{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1646933858216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1646933858219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 10 23:07:37 2022 " "Processing started: Thu Mar 10 23:07:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1646933858219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1646933858219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MPSOC -c toplevel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MPSOC -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1646933858219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1646933859433 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "toplevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"toplevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1646933860470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1646933860633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1646933860634 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1646933860634 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1646933863741 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1646933866655 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1646933866655 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49526 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1646933866753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49528 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1646933866753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49530 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1646933866753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49532 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1646933866753 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49534 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1646933866753 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1646933866753 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1646933866814 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1646933867566 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { CLK } } } { "toplevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 240 296 464 256 "CLK" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 313 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1646933873320 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1646933873320 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1646933880173 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1646933880173 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1646933880173 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'SoC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1646933882042 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_1.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1646933882202 ""}
{ "Info" "ISTA_SDC_FOUND" "SoC/synthesis/submodules/SoC_cpu_0.sdc " "Reading SDC File: 'SoC/synthesis/submodules/SoC_cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1646933882918 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1646933883890 "|toplevel|CLK"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1646933884958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1646933884958 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1646933884958 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1646933884958 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1646933884960 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1646933884961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1646933884961 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1646933884961 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1646933884961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888422 ""}  } { { "toplevel.bdf" "" { Schematic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/toplevel.bdf" { { 240 296 464 256 "CLK" "" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49515 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888422 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49001 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|jtag_break~1 " "Destination node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|jtag_break~1" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 11180 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetlatch~0 " "Destination node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetlatch~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 14126 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888422 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1646933888422 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 515 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|jtag_break~1 " "Destination node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|jtag_break~1" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 333 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 11649 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888422 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetlatch~0 " "Destination node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetlatch~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 316 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 14412 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888422 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1646933888422 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 8112 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888429 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49512 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888429 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1646933888429 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 335 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 49171 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888429 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888436 ""}  } { { "SoC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 8108 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888436 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0  " "Automatically promoted node SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888437 ""}  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 11467 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888437 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest  " "Automatically promoted node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|MonRd~0 " "Destination node SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|MonRd~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 547 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 10607 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888438 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 11467 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888438 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1646933888438 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_0.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_0.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_oci_debug:the_SoC_cpu_0_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 5688 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888438 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest  " "Automatically promoted node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1646933888440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|MonRd~0 " "Destination node SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|MonRd~0" {  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 547 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|MonRd~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 10940 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888440 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0 " "Destination node SoC:inst1\|altera_reset_controller:rst_controller_002\|merged_reset~0" {  } { { "SoC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|altera_reset_controller:rst_controller_002|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 11467 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1646933888440 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1646933888440 ""}  } { { "SoC/synthesis/submodules/SoC_cpu_1.v" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/SoC/synthesis/submodules/SoC_cpu_1.v" 317 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug\|resetrequest" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_oci_debug:the_SoC_cpu_1_nios2_oci_debug|resetrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" { { 0 { 0 ""} 0 2867 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1646933888440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1646933896290 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1646933896352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1646933896352 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1646933896452 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1646933896529 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1646933896652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1646933897280 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Packed 16 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1646933905321 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1646933905321 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1 1646933905321 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1646933905321 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:40 " "Fitter preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1646933906822 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1646933923640 ""}
{ "Error" "EFITAPI_FITAPI_VPR_STATUS_FAILED_MORE_RAMS_OF_TYPE_NEEDED_THAN_ARE_IN_COMPILATION_DEVICE" "432 M9K " "Selected device has 432 RAM location(s) of type M9K.  However, the current design needs more than 432 to successfully fit" { { "Info" "IFITAPI_FITAPI_VPR_RAM_CELLS_CONSTRAINED_TO_ONE_BLOCK_TYPE" "M9K " "List of RAM cells constrained to M9K locations" { { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[0\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[1\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[2\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[3\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[4\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[16\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[24\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[5\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[25\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[27\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[26\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[21\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[15\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[23\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[7\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[31\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[20\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[19\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[18\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[17\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[14\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[30\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[13\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[29\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[12\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[28\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[11\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[10\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[9\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[8\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[6\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[22\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_2n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_2n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci\|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem\|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_2n72:auto_generated\|q_a\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_nios2_oci:the_SoC_cpu_0_nios2_oci|SoC_cpu_0_nios2_ocimem:the_SoC_cpu_0_nios2_ocimem|SoC_cpu_0_ociram_lpm_dram_bdp_component_module:SoC_cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_2n72:auto_generated|q_a[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[0\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[1\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[2\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[3\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[4\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[16\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[24\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[5\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[19\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[15\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[23\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[7\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[31\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[18\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[17\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[14\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[30\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[13\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[29\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[12\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[28\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[11\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[27\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[10\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[26\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[9\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[25\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[8\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[6\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[22\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[21\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[20\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_3n72.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_3n72.tdf" 38 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci\|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem\|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_3n72:auto_generated\|q_a\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_nios2_oci:the_SoC_cpu_1_nios2_oci|SoC_cpu_1_nios2_ocimem:the_SoC_cpu_1_nios2_ocimem|SoC_cpu_1_ociram_lpm_dram_bdp_component_module:SoC_cpu_1_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_3n72:auto_generated|q_a[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\]\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 482 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic\|rdata\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|alt_jtag_atlantic:SoC_jtag_uart_0_alt_jtag_atlantic|rdata[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[16\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[17\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_fng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_fng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag\|altsyncram:the_altsyncram\|altsyncram_fng1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_tag_module:SoC_cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_fng1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[21\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[20\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[19\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[18\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[17\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[16\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[31\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[30\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[29\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[28\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[27\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[26\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[25\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[24\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[23\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[22\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_9dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_9dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_9dg1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_b_module:SoC_cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_9dg1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[21\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[20\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[19\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[18\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[17\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[16\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[31\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[30\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[29\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[28\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[27\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[26\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[25\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[24\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[23\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[22\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_8dg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_8dg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8dg1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_register_bank_a_module:SoC_cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_8dg1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_cng1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cng1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag\|altsyncram:the_altsyncram\|altsyncram_cng1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_tag_module:SoC_cpu_1_ic_tag|altsyncram:the_altsyncram|altsyncram_cng1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[19\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[18\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[17\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[16\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[20\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[31\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[30\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[29\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[28\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[27\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[26\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[25\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[24\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[23\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[22\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[21\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_bdg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_bdg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bdg1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_b_module:SoC_cpu_1_register_bank_b|altsyncram:the_altsyncram|altsyncram_bdg1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[19\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[18\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[17\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[16\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[20\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[31\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[30\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[29\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[28\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[27\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[26\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[25\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[24\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[23\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[22\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[21\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_adg1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_adg1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_adg1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_register_bank_a_module:SoC_cpu_1_register_bank_a|altsyncram:the_altsyncram|altsyncram_adg1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\] " "Node \"SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_0:cpu_0\|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_0:cpu_0|SoC_cpu_0_ic_data_module:SoC_cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a213 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4944 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a213" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a207 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4806 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a207" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a215 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4990 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a215" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a199 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4622 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a199" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a223 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5174 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a223" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a212 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4921 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a212" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a211 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4898 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a211" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a210 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4875 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a210" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a209 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4852 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a209" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a208 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4829 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a208" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a206 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4783 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a206" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a222 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5151 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a222" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a205 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4760 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a205" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a221 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5128 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a221" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a204 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4737 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a204" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a220 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5105 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a220" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a203 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4714 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a203" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a219 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5082 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a219" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a202 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4691 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a202" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a218 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5059 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a218" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a201 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4668 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a201" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a217 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5036 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a217" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a200 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4645 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a200" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a216 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5013 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a216" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a198 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4599 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a198" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a214 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4967 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a214" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a197 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4576 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a197" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a196 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4553 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a196" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a195 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4530 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a195" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a194 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4507 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a194" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a193 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4484 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a193" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a192 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4461 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a192" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a181 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4208 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a181" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a175 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4070 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a175" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a183 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4254 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a183" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a167 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3886 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a167" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a191 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4438 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a191" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a180 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4185 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a180" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a179 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4162 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a179" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a178 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4139 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a178" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a177 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4116 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a177" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a176 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4093 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a176" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a174 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4047 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a174" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a190 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4415 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a190" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a173 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4024 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a173" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a189 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4392 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a189" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a172 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4001 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a172" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a188 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4369 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a188" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a171 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3978 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a171" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a187 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4346 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a187" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a170 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3955 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a170" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a186 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4323 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a186" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a169 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3932 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a169" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a185 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4300 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a185" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a168 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3909 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a168" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a184 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4277 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a184" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a166 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3863 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a166" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a182 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 4231 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a182" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a165 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3840 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a165" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a164 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3817 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a164" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a163 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3794 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a163" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a162 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3771 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a162" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a161 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3748 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a161" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a160 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3725 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a160" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a149 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3472 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a149" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a143 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3334 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a143" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a151 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3518 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a151" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a135 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3150 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a135" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a159 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3702 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a159" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a148 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3449 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a148" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a147 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3426 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a147" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a146 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3403 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a146" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a145 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3380 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a145" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a144 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3357 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a144" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a142 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3311 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a142" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a158 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3679 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a158" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a141 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3288 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a141" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a157 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3656 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a157" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a140 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3265 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a140" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a156 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3633 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a156" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a139 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3242 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a139" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a155 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3610 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a155" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a138 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3219 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a138" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a154 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3587 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a154" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a137 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3196 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a137" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a153 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3564 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a153" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a136 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3173 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a136" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a152 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3541 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a152" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a134 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3127 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a134" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a150 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3495 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a150" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a133 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3104 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a133" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a132 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3081 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a132" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a131 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3058 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a131" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a130 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3035 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a130" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a129 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 3012 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a129" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a128 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2989 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a128" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a245 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5680 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a245" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a239 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5542 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a239" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a247 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5726 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a247" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a231 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5358 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a231" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a255 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5910 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a255" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a244 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5657 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a244" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a243 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5634 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a243" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a242 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5611 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a242" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a241 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5588 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a241" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a240 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5565 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a240" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a238 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5519 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a238" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a254 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5887 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a254" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a237 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5496 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a237" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a253 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5864 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a253" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a236 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5473 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a236" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a252 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5841 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a252" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a235 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5450 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a235" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a251 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5818 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a251" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a234 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5427 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a234" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a250 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5795 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a250" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a233 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5404 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a233" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a249 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5772 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a249" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a232 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5381 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a232" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a248 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5749 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a248" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a230 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5335 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a230" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a246 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5703 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a246" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a229 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5312 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a229" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a228 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5289 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a228" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a227 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5266 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a227" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a226 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5243 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a226" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a225 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5220 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a225" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a224 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 5197 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a224" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a53 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1264 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a53" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a47 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1126 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a47" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a55 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1310 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a55" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a39 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 942 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a39" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a63 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1494 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a63" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a52 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1241 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a52" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a51 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1218 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a51" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a50 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1195 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a50" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a49 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1172 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a49" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a48 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1149 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a48" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a46 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1103 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a46" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a62 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1471 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a62" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a45 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1080 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a45" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a61 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1448 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a61" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a44 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1057 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a44" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a60 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1425 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a60" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a43 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1034 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a43" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a59 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1402 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a59" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a42 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1011 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a42" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a58 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1379 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a58" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a41 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 988 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a41" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a57 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1356 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a57" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a40 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 965 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a40" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a56 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1333 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a56" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a38 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 919 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a38" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a54 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1287 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a54" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a37 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 896 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a37" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a36 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 873 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a36" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a35 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 850 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a35" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a34 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 827 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a34" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a33 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 804 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a33" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a32 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 781 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a32" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a85 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2000 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a85" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a79 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1862 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a79" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a87 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2046 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a87" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a71 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1678 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a71" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a95 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2230 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a95" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a84 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1977 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a84" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a83 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1954 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a83" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a82 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1931 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a82" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a81 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1908 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a81" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a80 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1885 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a80" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a78 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1839 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a78" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a94 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2207 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a94" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a77 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1816 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a77" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a93 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2184 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a93" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a76 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1793 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a76" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a92 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2161 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a92" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a75 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1770 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a75" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a91 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2138 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a91" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a74 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1747 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a74" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a90 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2115 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a90" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a73 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1724 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a73" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a89 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2092 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a89" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a72 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1701 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a72" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a88 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2069 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a88" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a70 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1655 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a70" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a86 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2023 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a86" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a69 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1632 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a69" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a68 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1609 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a68" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a67 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1586 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a67" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a66 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1563 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a66" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a65 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1540 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a65" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a64 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 1517 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a64" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a21 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 528 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a21" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a15 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 390 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a15" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a23 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 574 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a23" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a7 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 206 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a7" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a31 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 758 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a31" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a20 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 505 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a20" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a19 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 482 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a19" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a18 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 459 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a18" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a17 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 436 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a17" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a16 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 413 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a16" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a14 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 367 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a14" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a30 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 735 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a30" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a13 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 344 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a13" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a29 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 712 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a29" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a12 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 321 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a12" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a28 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 689 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a28" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a11 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 298 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a11" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a27 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 666 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a27" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a10 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 275 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a10" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a26 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 643 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a26" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a9 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 252 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a9" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a25 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 620 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a25" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a8 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 229 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a8" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a24 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 597 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a24" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a6 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 183 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a6" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a22 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 551 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a22" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a5 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 160 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a5" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a4 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 137 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a4" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a3 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 114 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a3" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a2 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 91 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a2" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a1 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 68 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a1" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a0 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 45 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a0" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a117 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2736 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a117" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a111 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2598 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a111" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a119 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2782 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a119" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a103 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2414 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a103" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a127 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2966 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a127" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a116 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2713 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a116" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a115 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2690 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a115" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a114 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2667 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a114" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a113 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2644 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a113" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a112 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2621 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a112" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a110 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2575 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a110" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a126 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2943 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a126" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a109 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2552 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a109" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a125 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2920 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a125" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a108 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2529 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a108" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a124 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2897 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a124" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a107 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2506 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a107" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a123 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2874 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a123" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a106 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2483 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a106" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a122 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2851 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a122" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a105 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2460 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a105" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a121 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2828 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a121" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a104 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2437 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a104" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a120 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2805 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a120" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a102 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2391 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a102" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a118 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2759 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a118" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a101 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2368 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a101" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a100 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2345 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a100" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a99 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2322 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a99" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a98 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2299 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a98" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a97 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2276 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a97" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a96 " "Node \"SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_tnc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_tnc1.tdf" 2253 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_tnc1:auto_generated\|ram_block1a96" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_tnc1:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a693 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a693\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15984 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a693" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a693 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a687 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a687\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15846 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a687" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a687 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a695 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a695\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16030 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a695" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a695 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a679 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a679\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15662 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a679" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a679 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a703 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a703\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16214 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a703" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a703 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a692 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a692\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15961 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a692" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a692 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a691 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a691\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15938 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a691" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a691 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a690 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a690\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15915 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a690" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a690 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a689 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a689\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15892 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a689" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a689 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a688 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a688\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15869 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a688" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a688 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a686 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a686\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15823 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a686" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a686 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a702 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a702\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16191 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a702" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a702 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a685 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a685\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15800 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a685" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a685 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a701 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a701\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16168 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a701" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a701 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a684 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a684\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15777 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a684" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a684 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a700 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a700\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16145 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a700" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a700 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a683 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a683\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15754 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a683" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a683 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a699 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a699\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16122 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a699" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a699 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a682 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a682\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15731 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a682" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a682 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a698 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a698\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16099 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a698" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a698 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a681 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a681\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15708 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a681" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a681 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a697 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a697\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16076 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a697" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a697 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a680 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a680\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15685 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a680" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a680 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a696 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a696\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16053 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a696" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a696 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a678 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a678\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15639 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a678" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a678 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a694 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a694\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16007 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a694" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a694 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a677 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a677\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15616 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a677" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a677 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a676 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a676\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15593 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a676" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a676 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a675 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a675\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15570 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a675" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a675 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a674 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a674\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15547 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a674" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a674 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a673 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a673\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15524 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a673" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a673 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a672 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a672\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15501 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a672" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a672 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a725 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a725\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16720 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a725" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a725 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a719 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a719\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16582 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a719" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a719 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a727 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a727\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16766 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a727" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a727 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a711 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a711\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16398 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a711" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a711 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a735 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a735\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16950 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a735" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a735 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a724 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a724\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16697 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a724" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a724 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a723 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a723\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16674 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a723" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a723 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a722 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a722\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16651 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a722" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a722 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a721 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a721\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16628 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a721" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a721 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a720 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a720\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16605 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a720" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a720 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a718 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a718\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16559 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a718" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a718 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a734 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a734\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16927 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a734" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a734 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a717 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a717\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16536 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a717" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a717 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a733 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a733\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16904 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a733" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a733 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a716 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a716\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16513 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a716" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a716 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a732 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a732\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16881 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a732" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a732 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a715 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a715\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16490 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a715" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a715 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a731 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a731\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16858 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a731" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a731 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a714 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a714\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16467 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a714" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a714 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a730 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a730\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16835 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a730" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a730 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a713 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a713\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16444 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a713" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a713 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a729 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a729\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16812 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a729" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a729 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a712 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a712\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16421 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a712" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a712 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a728 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a728\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16789 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a728" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a728 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a710 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a710\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16375 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a710" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a710 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a726 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a726\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16743 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a726" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a726 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a709 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a709\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16352 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a709" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a709 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a708 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a708\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16329 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a708" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a708 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a707 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a707\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16306 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a707" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a707 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a706 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a706\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16283 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a706" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a706 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a705 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a705\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16260 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a705" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a705 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a704 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a704\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16237 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a704" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a704 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a661 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a661\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15248 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a661" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a661 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a655 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a655\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15110 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a655" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a655 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a663 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a663\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15294 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a663" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a663 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a647 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a647\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14926 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a647" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a647 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a671 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a671\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15478 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a671" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a671 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a660 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a660\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15225 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a660" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a660 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a659 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a659\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15202 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a659" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a659 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a658 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a658\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15179 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a658" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a658 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a657 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a657\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15156 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a657" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a657 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a656 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a656\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15133 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a656" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a656 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a654 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a654\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15087 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a654" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a654 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a670 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a670\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15455 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a670" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a670 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a653 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a653\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15064 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a653" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a653 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a669 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a669\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15432 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a669" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a669 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a652 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a652\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15041 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a652" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a652 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a668 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a668\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15409 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a668" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a668 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a651 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a651\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15018 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a651" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a651 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a667 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a667\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15386 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a667" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a667 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a650 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a650\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14995 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a650" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a650 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a666 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a666\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15363 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a666" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a666 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a649 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a649\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14972 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a649" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a649 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a665 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a665\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15340 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a665" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a665 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a648 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a648\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14949 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a648" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a648 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a664 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a664\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15317 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a664" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a664 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a646 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a646\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14903 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a646" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a646 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a662 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a662\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 15271 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a662" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a662 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a645 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a645\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14880 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a645" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a645 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a644 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a644\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14857 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a644" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a644 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a643 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a643\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14834 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a643" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a643 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a642 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a642\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14811 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a642" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a642 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a641 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a641\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14788 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a641" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a641 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a640 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a640\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14765 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a640" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a640 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a757 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a757\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17456 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a757" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a757 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a751 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a751\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17318 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a751" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a751 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a759 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a759\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17502 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a759" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a759 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a743 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a743\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17134 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a743" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a743 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a767 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a767\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17686 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a767" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a767 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a756 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a756\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17433 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a756" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a756 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a755 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a755\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17410 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a755" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a755 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a754 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a754\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17387 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a754" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a754 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a753 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a753\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17364 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a753" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a753 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a752 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a752\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17341 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a752" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a752 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a750 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a750\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17295 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a750" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a750 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a766 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a766\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17663 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a766" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a766 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a749 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a749\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17272 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a749" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a749 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a765 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a765\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17640 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a765" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a765 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a748 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a748\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17249 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a748" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a748 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a764 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a764\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17617 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a764" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a764 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a747 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a747\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17226 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a747" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a747 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a763 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a763\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17594 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a763" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a763 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a746 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a746\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17203 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a746" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a746 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a762 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a762\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17571 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a762" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a762 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a745 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a745\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17180 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a745" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a745 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a761 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a761\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17548 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a761" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a761 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a744 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a744\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17157 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a744" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a744 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a760 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a760\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17525 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a760" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a760 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a742 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a742\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17111 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a742" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a742 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a758 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a758\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17479 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a758" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a758 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a741 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a741\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17088 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a741" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a741 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a740 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a740\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17065 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a740" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a740 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a739 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a739\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17042 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a739" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a739 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a738 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a738\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17019 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a738" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a738 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a737 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a737\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16996 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a737" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a737 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a736 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a736\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 16973 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a736" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a736 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a565 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a565\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13040 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a565" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a565 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a559 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a559\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12902 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a559" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a559 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a567 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a567\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13086 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a567" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a567 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a551 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a551\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12718 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a551" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a551 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a575 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a575\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13270 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a575" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a575 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a564 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a564\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13017 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a564" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a564 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a563 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a563\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12994 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a563" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a563 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a562 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a562\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12971 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a562" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a562 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a561 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a561\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12948 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a561" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a561 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a560 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a560\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12925 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a560" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a560 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a558 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a558\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12879 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a558" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a558 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a574 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a574\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13247 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a574" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a574 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a557 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a557\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12856 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a557" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a557 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a573 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a573\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13224 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a573" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a573 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a556 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a556\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12833 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a556" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a556 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a572 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a572\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13201 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a572" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a572 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a555 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a555\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12810 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a555" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a555 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a571 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a571\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13178 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a571" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a571 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a554 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a554\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12787 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a554" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a554 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a570 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a570\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13155 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a570" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a570 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a553 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a553\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12764 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a553" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a553 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a569 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a569\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13132 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a569" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a569 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a552 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a552\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12741 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a552" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a552 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a568 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a568\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13109 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a568" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a568 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a550 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a550\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12695 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a550" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a550 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a566 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a566\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13063 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a566" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a566 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a549 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a549\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12672 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a549" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a549 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a548 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a548\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12649 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a548" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a548 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a547 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a547\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12626 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a547" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a547 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a546 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a546\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12603 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a546" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a546 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a545 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a545\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12580 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a545" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a545 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a544 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a544\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12557 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a544" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a544 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a597 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a597\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13776 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a597" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a597 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a591 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a591\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13638 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a591" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a591 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a599 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a599\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13822 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a599" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a599 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a583 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a583\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13454 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a583" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a583 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a607 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a607\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14006 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a607" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a607 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a596 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a596\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13753 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a596" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a596 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a595 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a595\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13730 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a595" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a595 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a594 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a594\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13707 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a594" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a594 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a593 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a593\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13684 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a593" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a593 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a592 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a592\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13661 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a592" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a592 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a590 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a590\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13615 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a590" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a590 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a606 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a606\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13983 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a606" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a606 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a589 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a589\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13592 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a589" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a589 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a605 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a605\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13960 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a605" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a605 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a588 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a588\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13569 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a588" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a588 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a604 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a604\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13937 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a604" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a604 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a587 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a587\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13546 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a587" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a587 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a603 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a603\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13914 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a603" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a603 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a586 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a586\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13523 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a586" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a586 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a602 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a602\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13891 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a602" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a602 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a585 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a585\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13500 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a585" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a585 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a601 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a601\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13868 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a601" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a601 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a584 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a584\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13477 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a584" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a584 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a600 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a600\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13845 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a600" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a600 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a582 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a582\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13431 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a582" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a582 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a598 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a598\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13799 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a598" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a598 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a581 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a581\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13408 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a581" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a581 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a580 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a580\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13385 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a580" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a580 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a579 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a579\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13362 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a579" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a579 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a578 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a578\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13339 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a578" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a578 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a577 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a577\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13316 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a577" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a577 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a576 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a576\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 13293 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a576" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a576 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a533 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a533\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12304 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a533" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a533 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a527 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a527\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12166 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a527" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a527 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a535 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a535\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12350 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a535" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a535 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a519 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a519\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11982 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a519" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a519 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a543 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a543\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12534 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a543" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a543 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a532 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a532\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12281 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a532" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a532 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a531 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a531\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12258 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a531" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a531 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a530 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a530\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12235 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a530" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a530 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a529 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a529\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12212 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a529" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a529 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a528 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a528\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12189 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a528" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a528 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a526 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a526\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12143 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a526" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a526 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a542 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a542\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12511 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a542" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a542 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a525 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a525\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12120 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a525" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a525 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a541 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a541\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12488 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a541" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a541 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a524 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a524\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12097 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a524" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a524 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a540 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a540\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12465 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a540" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a540 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a523 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a523\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12074 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a523" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a523 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a539 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a539\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12442 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a539" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a539 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a522 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a522\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12051 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a522" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a522 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a538 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a538\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12419 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a538" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a538 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a521 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a521\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12028 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a521" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a521 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a537 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a537\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12396 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a537" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a537 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a520 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a520\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12005 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a520" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a520 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a536 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a536\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12373 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a536" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a536 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a518 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a518\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11959 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a518" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a518 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a534 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a534\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 12327 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a534" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a534 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a517 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a517\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11936 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a517" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a517 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a516 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a516\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11913 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a516" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a516 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a515 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a515\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11890 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a515" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a515 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a514 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a514\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11867 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a514" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a514 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a513 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a513\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11844 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a513" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a513 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a512 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a512\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11821 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a512" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a512 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a629 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a629\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14512 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a629" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a629 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a623 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a623\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14374 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a623" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a623 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a631 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a631\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14558 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a631" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a631 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a615 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a615\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14190 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a615" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a615 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a639 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a639\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14742 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a639" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a639 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a628 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a628\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14489 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a628" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a628 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a627 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a627\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14466 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a627" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a627 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a626 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a626\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14443 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a626" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a626 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a625 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a625\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14420 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a625" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a625 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a624 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a624\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14397 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a624" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a624 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a622 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a622\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14351 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a622" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a622 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a638 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a638\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14719 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a638" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a638 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a621 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a621\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14328 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a621" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a621 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a637 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a637\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14696 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a637" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a637 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a620 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a620\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14305 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a620" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a620 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a636 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a636\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14673 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a636" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a636 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a619 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a619\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14282 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a619" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a619 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a635 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a635\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14650 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a635" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a635 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a618 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a618\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14259 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a618" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a618 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a634 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a634\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14627 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a634" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a634 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a617 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a617\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14236 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a617" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a617 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a633 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a633\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14604 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a633" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a633 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a616 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a616\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14213 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a616" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a616 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a632 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a632\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14581 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a632" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a632 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a614 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a614\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14167 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a614" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a614 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a630 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a630\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14535 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a630" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a630 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a613 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a613\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14144 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a613" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a613 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a612 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a612\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14121 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a612" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a612 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a611 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a611\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14098 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a611" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a611 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a610 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a610\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14075 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a610" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a610 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a609 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a609\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14052 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a609" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a609 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a608 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a608\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 14029 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a608" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a608 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a853 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a853\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19664 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a853" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a853 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a847 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a847\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19526 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a847" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a847 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a855 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a855\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19710 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a855" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a855 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a839 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a839\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19342 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a839" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a839 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a863 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a863\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19894 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a863" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a863 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a852 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a852\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19641 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a852" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a852 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a851 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a851\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19618 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a851" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a851 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a850 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a850\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19595 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a850" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a850 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a849 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a849\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19572 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a849" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a849 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a848 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a848\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19549 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a848" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a848 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a846 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a846\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19503 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a846" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a846 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a862 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a862\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19871 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a862" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a862 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a845 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a845\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19480 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a845" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a845 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a861 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a861\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19848 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a861" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a861 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a844 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a844\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19457 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a844" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a844 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a860 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a860\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19825 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a860" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a860 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a843 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a843\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19434 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a843" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a843 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a859 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a859\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19802 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a859" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a859 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a842 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a842\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19411 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a842" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a842 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a858 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a858\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19779 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a858" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a858 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a841 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a841\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19388 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a841" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a841 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a857 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a857\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19756 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a857" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a857 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a840 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a840\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19365 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a840" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a840 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a856 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a856\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19733 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a856" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a856 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a838 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a838\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19319 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a838" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a838 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a854 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a854\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19687 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a854" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a854 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a837 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a837\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19296 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a837" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a837 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a836 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a836\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19273 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a836" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a836 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a835 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a835\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19250 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a835" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a835 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a834 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a834\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19227 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a834" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a834 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a833 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a833\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19204 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a833" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a833 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a832 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a832\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19181 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a832" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a832 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a789 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a789\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18192 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a789" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a789 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a783 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a783\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18054 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a783" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a783 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a791 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a791\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18238 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a791" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a791 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a775 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a775\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17870 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a775" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a775 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a799 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a799\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18422 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a799" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a799 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a788 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a788\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18169 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a788" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a788 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a787 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a787\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18146 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a787" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a787 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a786 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a786\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18123 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a786" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a786 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a785 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a785\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18100 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a785" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a785 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a784 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a784\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18077 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a784" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a784 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a782 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a782\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18031 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a782" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a782 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a798 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a798\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18399 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a798" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a798 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a781 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a781\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18008 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a781" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a781 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a797 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a797\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18376 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a797" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a797 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a780 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a780\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17985 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a780" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a780 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a796 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a796\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18353 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a796" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a796 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a779 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a779\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17962 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a779" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a779 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a795 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a795\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18330 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a795" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a795 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a778 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a778\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17939 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a778" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a778 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a794 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a794\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18307 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a794" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a794 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a777 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a777\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17916 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a777" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a777 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a793 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a793\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18284 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a793" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a793 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a776 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a776\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17893 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a776" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a776 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a792 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a792\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18261 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a792" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a792 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a774 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a774\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17847 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a774" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a774 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a790 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a790\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18215 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a790" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a790 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a773 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a773\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17824 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a773" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a773 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a772 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a772\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17801 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a772" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a772 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a771 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a771\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17778 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a771" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a771 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a770 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a770\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17755 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a770" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a770 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a769 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a769\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17732 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a769" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a769 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a768 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a768\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 17709 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a768" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a768 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a885 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a885\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20400 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a885" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a885 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a879 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a879\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20262 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a879" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a879 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a887 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a887\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20446 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a887" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a887 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a871 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a871\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20078 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a871" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a871 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a895 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a895\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20630 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a895" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a895 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a884 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a884\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20377 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a884" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a884 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a883 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a883\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20354 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a883" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a883 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a882 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a882\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20331 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a882" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a882 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a881 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a881\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20308 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a881" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a881 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a880 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a880\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20285 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a880" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a880 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a878 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a878\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20239 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a878" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a878 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a894 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a894\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20607 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a894" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a894 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a877 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a877\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20216 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a877" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a877 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a893 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a893\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20584 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a893" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a893 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a876 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a876\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20193 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a876" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a876 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a892 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a892\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20561 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a892" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a892 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a875 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a875\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20170 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a875" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a875 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a891 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a891\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20538 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a891" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a891 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a874 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a874\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20147 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a874" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a874 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a890 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a890\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20515 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a890" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a890 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a873 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a873\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20124 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a873" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a873 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a889 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a889\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20492 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a889" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a889 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a872 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a872\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20101 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a872" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a872 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a888 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a888\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20469 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a888" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a888 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a870 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a870\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20055 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a870" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a870 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a886 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a886\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20423 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a886" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a886 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a869 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a869\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20032 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a869" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a869 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a868 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a868\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20009 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a868" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a868 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a867 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a867\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19986 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a867" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a867 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a866 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a866\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19963 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a866" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a866 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a865 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a865\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19940 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a865" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a865 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a864 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a864\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19917 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a864" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a864 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a821 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a821\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18928 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a821" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a821 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a815 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a815\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18790 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a815" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a815 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a823 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a823\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18974 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a823" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a823 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a807 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a807\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18606 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a807" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a807 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a831 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a831\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19158 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a831" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a831 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a820 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a820\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18905 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a820" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a820 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a819 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a819\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18882 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a819" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a819 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a818 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a818\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18859 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a818" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a818 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a817 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a817\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18836 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a817" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a817 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a816 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a816\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18813 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a816" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a816 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a814 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a814\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18767 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a814" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a814 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a830 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a830\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19135 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a830" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a830 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a813 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a813\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18744 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a813" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a813 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a829 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a829\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19112 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a829" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a829 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a812 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a812\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18721 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a812" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a812 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a828 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a828\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19089 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a828" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a828 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a811 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a811\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18698 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a811" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a811 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a827 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a827\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19066 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a827" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a827 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a810 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a810\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18675 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a810" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a810 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a826 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a826\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19043 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a826" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a826 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a809 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a809\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18652 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a809" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a809 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a825 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a825\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 19020 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a825" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a825 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a808 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a808\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18629 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a808" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a808 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a824 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a824\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18997 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a824" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a824 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a806 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a806\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18583 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a806" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a806 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a822 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a822\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18951 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a822" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a822 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a805 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a805\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18560 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a805" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a805 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a804 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a804\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18537 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a804" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a804 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a803 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a803\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18514 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a803" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a803 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a802 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a802\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18491 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a802" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a802 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a801 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a801\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18468 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a801" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a801 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a800 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a800\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 18445 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a800" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a800 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a981 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a981\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22608 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a981" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a981 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a975 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a975\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22470 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a975" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a975 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a983 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a983\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22654 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a983" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a983 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a967 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a967\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22286 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a967" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a967 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a991 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a991\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22838 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a991" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a991 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a980 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a980\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22585 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a980" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a980 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a979 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a979\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22562 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a979" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a979 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a978 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a978\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22539 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a978" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a978 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a977 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a977\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22516 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a977" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a977 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a976 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a976\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22493 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a976" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a976 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a974 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a974\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22447 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a974" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a974 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a990 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a990\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22815 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a990" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a990 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a973 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a973\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22424 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a973" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a973 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a989 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a989\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22792 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a989" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a989 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a972 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a972\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22401 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a972" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a972 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a988 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a988\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22769 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a988" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a988 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a971 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a971\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22378 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a971" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a971 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a987 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a987\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22746 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a987" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a987 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a970 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a970\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22355 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a970" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a970 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a986 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a986\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22723 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a986" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a986 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a969 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a969\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22332 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a969" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a969 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a985 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a985\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22700 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a985" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a985 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a968 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a968\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22309 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a968" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a968 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a984 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a984\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22677 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a984" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a984 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a966 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a966\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22263 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a966" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a966 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a982 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a982\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22631 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a982" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a982 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a965 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a965\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22240 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a965" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a965 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a964 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a964\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22217 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a964" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a964 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a963 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a963\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22194 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a963" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a963 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a962 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a962\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22171 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a962" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a962 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a961 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a961\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22148 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a961" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a961 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a960 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a960\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22125 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a960" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a960 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a917 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a917\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21136 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a917" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a917 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a911 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a911\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20998 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a911" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a911 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a919 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a919\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21182 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a919" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a919 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a903 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a903\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20814 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a903" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a903 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a927 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a927\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21366 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a927" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a927 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a916 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a916\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21113 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a916" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a916 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a915 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a915\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21090 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a915" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a915 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a914 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a914\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21067 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a914" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a914 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a913 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a913\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21044 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a913" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a913 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a912 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a912\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21021 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a912" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a912 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a910 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a910\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20975 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a910" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a910 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a926 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a926\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21343 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a926" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a926 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a909 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a909\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20952 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a909" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a909 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a925 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a925\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21320 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a925" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a925 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a908 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a908\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20929 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a908" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a908 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a924 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a924\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21297 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a924" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a924 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a907 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a907\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20906 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a907" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a907 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a923 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a923\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21274 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a923" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a923 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a906 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a906\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20883 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a906" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a906 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a922 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a922\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21251 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a922" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a922 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a905 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a905\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20860 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a905" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a905 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a921 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a921\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21228 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a921" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a921 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a904 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a904\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20837 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a904" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a904 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a920 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a920\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21205 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a920" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a920 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a902 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a902\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20791 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a902" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a902 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a918 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a918\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21159 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a918" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a918 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a901 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a901\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20768 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a901" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a901 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a900 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a900\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20745 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a900" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a900 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a899 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a899\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20722 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a899" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a899 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a898 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a898\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20699 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a898" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a898 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a897 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a897\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20676 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a897" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a897 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a896 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a896\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 20653 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a896" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a896 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1013 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1013\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23344 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1013" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1013 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1007 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1007\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23206 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1007" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1007 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1015 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1015\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23390 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1015" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1015 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a999 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a999\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23022 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a999" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a999 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1023 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1023\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23574 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1023" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1023 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1012 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1012\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23321 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1012" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1012 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1011 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1011\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23298 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1011" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1011 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1010 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1010\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23275 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1010" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1010 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1009 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1009\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23252 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1009" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1009 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1008 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1008\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23229 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1008" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1008 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1006 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1006\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23183 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1006" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1006 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1022 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1022\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23551 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1022" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1022 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1005 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1005\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23160 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1005" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1005 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1021 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1021\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23528 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1021" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1021 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1004 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1004\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23137 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1004" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1004 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1020 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1020\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23505 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1020" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1020 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1003 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1003\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23114 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1003" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1003 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1019 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1019\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23482 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1019" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1019 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1002 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1002\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23091 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1002" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1002 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1018 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1018\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23459 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1018" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1018 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1001 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1001\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23068 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1001" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1001 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1017 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1017\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23436 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1017" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1017 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1000 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1000\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23045 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1000" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1000 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1016 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1016\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23413 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1016" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1016 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a998 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a998\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22999 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a998" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a998 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1014 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1014\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 23367 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1014" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1014 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a997 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a997\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22976 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a997" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a997 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a996 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a996\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22953 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a996" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a996 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a995 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a995\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22930 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a995" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a995 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a994 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a994\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22907 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a994" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a994 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a993 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a993\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22884 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a993" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a993 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a992 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a992\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22861 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a992" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a992 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a949 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a949\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21872 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a949" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a949 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a943 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a943\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21734 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a943" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a943 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a951 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a951\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21918 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a951" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a951 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a935 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a935\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21550 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a935" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a935 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a959 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a959\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22102 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a959" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a959 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a948 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a948\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21849 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a948" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a948 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a947 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a947\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21826 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a947" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a947 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a946 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a946\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21803 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a946" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a946 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a945 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a945\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21780 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a945" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a945 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a944 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a944\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21757 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a944" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a944 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a942 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a942\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21711 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a942" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a942 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a958 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a958\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22079 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a958" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a958 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a941 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a941\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21688 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a941" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a941 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a957 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a957\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22056 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a957" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a957 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a940 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a940\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21665 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a940" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a940 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a956 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a956\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22033 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a956" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a956 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a939 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a939\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21642 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a939" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a939 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a955 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a955\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 22010 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a955" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a955 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a938 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a938\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21619 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a938" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a938 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a954 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a954\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21987 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a954" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a954 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a937 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a937\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21596 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a937" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a937 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a953 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a953\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21964 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a953" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a953 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a936 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a936\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21573 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a936" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a936 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a952 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a952\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21941 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a952" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a952 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a934 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a934\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21527 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a934" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a934 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a950 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a950\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21895 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a950" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a950 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a933 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a933\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21504 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a933" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a933 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a932 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a932\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21481 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a932" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a932 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a931 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a931\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21458 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a931" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a931 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a930 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a930\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21435 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a930" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a930 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a929 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a929\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21412 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a929" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a929 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a928 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a928\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 21389 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a928" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a928 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a341 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a341\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7888 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a341" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a341 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a335 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a335\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7750 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a335" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a335 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a343 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a343\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7934 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a343" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a343 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a327 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a327\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7566 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a327" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a327 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a351 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a351\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8118 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a351" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a351 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a340 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a340\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7865 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a340" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a340 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a339 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a339\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7842 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a339" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a339 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a338 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a338\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7819 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a338" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a338 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a337 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a337\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7796 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a337" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a337 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a336 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a336\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7773 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a336" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a336 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a334 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a334\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7727 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a334" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a334 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a350 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a350\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8095 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a350" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a350 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a333 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a333\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7704 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a333" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a333 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a349 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a349\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8072 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a349" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a349 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a332 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a332\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7681 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a332" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a332 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a348 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a348\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8049 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a348" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a348 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a331 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a331\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7658 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a331" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a331 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a347 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a347\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8026 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a347" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a347 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a330 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a330\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7635 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a330" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a330 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a346 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a346\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8003 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a346" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a346 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a329 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a329\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7612 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a329" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a329 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a345 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a345\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7980 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a345" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a345 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a328 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a328\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7589 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a328" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a328 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a344 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a344\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7957 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a344" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a344 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a326 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a326\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7543 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a326" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a326 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a342 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a342\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7911 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a342" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a342 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a325 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a325\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7520 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a325" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a325 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a324 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a324\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7497 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a324" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a324 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a323 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a323\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7474 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a323" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a323 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a322 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a322\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7451 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a322" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a322 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a321 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a321\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7428 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a321" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a321 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a320 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a320\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7405 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a320" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a320 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a277 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a277\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6416 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a277" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a277 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a271 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a271\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6278 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a271" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a271 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a279 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a279\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6462 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a279" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a279 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a263 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a263\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6094 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a263" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a263 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a287 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a287\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6646 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a287" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a287 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a276 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a276\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6393 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a276" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a276 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a275 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a275\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6370 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a275" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a275 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a274 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a274\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6347 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a274" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a274 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a273 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a273\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6324 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a273" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a273 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a272 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a272\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6301 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a272" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a272 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a270 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a270\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6255 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a270" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a270 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a286 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a286\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6623 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a286" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a286 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a269 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a269\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6232 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a269" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a269 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a285 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a285\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6600 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a285" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a285 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a268 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a268\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6209 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a268" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a268 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a284 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a284\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6577 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a284" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a284 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a267 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a267\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6186 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a267" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a267 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a283 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a283\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6554 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a283" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a283 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a266 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a266\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6163 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a266" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a266 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a282 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a282\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6531 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a282" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a282 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a265 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a265\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6140 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a265" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a265 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a281 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a281\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6508 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a281" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a281 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a264 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a264\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6117 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a264" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a264 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a280 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a280\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6485 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a280" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a280 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a262 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a262\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6071 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a262" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a262 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a278 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a278\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6439 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a278" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a278 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a261 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a261\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6048 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a261" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a261 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a260 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a260\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6025 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a260" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a260 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a259 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a259\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6002 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a259" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a259 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a258 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a258\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5979 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a258" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a258 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a257 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a257\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5956 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a257" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a257 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a256 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a256\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5933 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a256" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a256 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a373 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a373\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8624 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a373" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a373 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a367 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a367\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8486 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a367" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a367 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a375 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a375\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8670 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a375" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a375 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a359 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a359\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8302 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a359" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a359 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a383 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a383\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8854 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a383" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a383 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a372 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a372\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8601 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a372" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a372 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a371 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a371\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8578 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a371" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a371 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a370 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a370\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8555 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a370" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a370 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a369 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a369\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8532 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a369" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a369 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a368 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a368\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8509 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a368" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a368 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a366 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a366\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8463 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a366" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a366 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a382 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a382\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8831 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a382" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a382 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a365 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a365\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8440 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a365" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a365 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a381 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a381\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8808 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a381" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a381 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a364 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a364\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8417 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a364" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a364 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a380 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a380\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8785 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a380" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a380 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a363 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a363\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8394 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a363" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a363 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a379 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a379\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8762 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a379" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a379 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a362 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a362\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8371 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a362" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a362 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a378 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a378\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8739 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a378" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a378 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a361 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a361\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8348 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a361" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a361 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a377 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a377\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8716 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a377" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a377 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a360 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a360\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8325 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a360" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a360 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a376 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a376\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8693 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a376" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a376 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a358 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a358\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8279 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a358" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a358 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a374 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a374\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8647 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a374" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a374 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a357 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a357\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8256 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a357" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a357 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a356 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a356\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8233 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a356" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a356 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a355 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a355\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8210 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a355" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a355 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a354 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a354\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8187 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a354" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a354 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a353 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a353\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8164 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a353" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a353 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a352 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a352\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8141 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a352" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a352 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a309 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a309\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7152 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a309" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a309 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a303 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a303\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7014 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a303" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a303 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a311 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a311\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7198 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a311" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a311 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a295 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a295\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6830 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a295" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a295 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a319 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a319\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7382 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a319" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a319 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a308 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a308\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7129 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a308" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a308 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a307 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a307\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7106 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a307" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a307 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a306 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a306\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7083 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a306" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a306 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a305 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a305\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7060 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a305" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a305 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a304 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a304\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7037 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a304" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a304 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a302 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a302\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6991 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a302" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a302 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a318 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a318\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7359 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a318" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a318 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a301 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a301\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6968 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a301" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a301 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a317 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a317\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7336 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a317" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a317 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a300 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a300\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6945 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a300" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a300 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a316 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a316\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7313 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a316" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a316 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a299 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a299\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6922 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a299" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a299 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a315 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a315\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7290 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a315" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a315 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a298 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a298\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6899 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a298" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a298 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a314 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a314\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7267 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a314" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a314 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a297 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a297\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6876 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a297" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a297 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a313 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a313\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7244 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a313" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a313 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a296 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a296\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6853 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a296" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a296 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a312 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a312\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7221 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a312" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a312 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a294 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a294\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6807 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a294" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a294 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a310 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a310\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 7175 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a310" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a310 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a293 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a293\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6784 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a293" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a293 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a292 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a292\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6761 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a292" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a292 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a291 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a291\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6738 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a291" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a291 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a290 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a290\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6715 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a290" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a290 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a289 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a289\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6692 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a289" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a289 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a288 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a288\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 6669 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a288" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a288 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a501 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a501\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11568 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a501" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a501 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a495 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a495\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11430 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a495" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a495 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a503 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a503\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11614 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a503" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a503 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a487 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a487\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11246 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a487" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a487 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a511 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a511\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11798 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a511" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a511 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a500 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a500\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11545 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a500" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a500 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a499 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a499\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11522 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a499" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a499 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a498 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a498\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11499 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a498" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a498 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a497 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a497\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11476 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a497" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a497 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a496 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a496\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11453 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a496" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a496 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a494 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a494\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11407 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a494" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a494 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a510 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a510\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11775 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a510" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a510 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a493 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a493\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11384 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a493" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a493 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a509 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a509\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11752 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a509" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a509 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a492 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a492\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11361 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a492" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a492 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a508 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a508\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11729 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a508" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a508 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a491 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a491\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11338 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a491" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a491 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a507 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a507\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11706 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a507" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a507 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a490 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a490\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11315 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a490" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a490 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a506 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a506\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11683 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a506" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a506 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a489 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a489\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11292 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a489" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a489 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a505 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a505\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11660 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a505" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a505 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a488 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a488\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11269 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a488" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a488 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a504 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a504\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11637 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a504" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a504 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a486 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a486\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11223 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a486" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a486 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a502 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a502\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11591 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a502" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a502 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a485 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a485\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11200 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a485" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a485 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a484 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a484\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11177 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a484" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a484 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a483 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a483\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11154 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a483" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a483 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a482 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a482\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11131 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a482" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a482 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a481 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a481\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11108 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a481" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a481 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a480 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a480\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11085 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a480" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a480 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a437 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a437\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10096 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a437" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a437 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a431 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a431\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9958 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a431" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a431 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a439 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a439\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10142 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a439" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a439 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a423 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a423\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9774 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a423" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a423 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a447 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a447\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10326 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a447" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a447 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a436 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a436\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10073 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a436" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a436 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a435 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a435\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10050 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a435" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a435 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a434 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a434\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10027 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a434" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a434 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a433 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a433\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10004 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a433" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a433 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a432 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a432\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9981 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a432" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a432 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a430 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a430\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9935 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a430" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a430 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a446 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a446\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10303 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a446" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a446 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a429 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a429\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9912 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a429" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a429 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a445 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a445\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10280 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a445" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a445 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a428 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a428\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9889 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a428" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a428 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a444 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a444\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10257 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a444" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a444 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a427 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a427\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9866 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a427" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a427 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a443 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a443\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10234 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a443" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a443 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a426 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a426\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9843 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a426" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a426 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a442 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a442\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10211 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a442" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a442 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a425 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a425\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9820 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a425" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a425 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a441 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a441\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10188 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a441" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a441 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a424 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a424\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9797 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a424" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a424 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a440 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a440\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10165 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a440" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a440 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a422 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a422\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9751 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a422" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a422 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a438 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a438\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10119 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a438" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a438 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a421 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a421\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9728 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a421" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a421 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a420 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a420\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9705 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a420" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a420 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a419 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a419\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9682 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a419" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a419 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a418 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a418\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9659 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a418" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a418 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a417 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a417\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9636 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a417" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a417 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a416 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a416\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9613 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a416" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a416 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a469 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a469\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10832 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a469" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a469 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a463 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a463\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10694 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a463" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a463 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a471 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a471\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10878 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a471" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a471 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a455 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a455\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10510 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a455" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a455 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a479 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a479\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11062 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a479" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a479 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a468 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a468\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10809 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a468" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a468 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a467 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a467\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10786 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a467" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a467 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a466 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a466\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10763 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a466" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a466 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a465 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a465\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10740 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a465" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a465 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a464 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a464\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10717 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a464" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a464 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a462 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a462\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10671 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a462" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a462 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a478 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a478\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11039 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a478" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a478 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a461 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a461\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10648 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a461" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a461 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a477 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a477\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 11016 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a477" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a477 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a460 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a460\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10625 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a460" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a460 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a476 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a476\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10993 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a476" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a476 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a459 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a459\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10602 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a459" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a459 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a475 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a475\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10970 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a475" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a475 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a458 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a458\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10579 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a458" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a458 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a474 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a474\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10947 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a474" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a474 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a457 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a457\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10556 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a457" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a457 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a473 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a473\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10924 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a473" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a473 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a456 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a456\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10533 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a456" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a456 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a472 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a472\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10901 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a472" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a472 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a454 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a454\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10487 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a454" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a454 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a470 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a470\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10855 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a470" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a470 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a453 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a453\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10464 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a453" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a453 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a452 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a452\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10441 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a452" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a452 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a451 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a451\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10418 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a451" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a451 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a450 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a450\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10395 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a450" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a450 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a449 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a449\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10372 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a449" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a449 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a448 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a448\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 10349 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a448" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a448 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a405 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a405\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9360 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a405" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a405 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a399 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a399\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9222 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a399" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a399 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a407 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a407\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9406 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a407" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a407 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a391 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a391\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9038 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a391" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a391 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a415 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a415\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9590 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a415" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a415 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a404 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a404\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9337 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a404" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a404 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a403 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a403\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9314 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a403" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a403 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a402 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a402\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9291 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a402" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a402 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a401 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a401\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9268 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a401" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a401 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a400 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a400\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9245 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a400" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a400 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a398 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a398\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9199 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a398" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a398 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a414 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a414\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9567 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a414" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a414 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a397 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a397\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9176 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a397" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a397 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a413 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a413\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9544 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a413" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a413 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a396 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a396\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9153 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a396" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a396 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a412 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a412\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9521 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a412" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a412 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a395 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a395\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9130 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a395" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a395 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a411 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a411\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9498 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a411" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a411 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a394 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a394\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9107 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a394" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a394 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a410 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a410\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9475 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a410" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a410 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a393 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a393\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9084 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a393" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a393 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a409 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a409\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9452 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a409" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a409 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a392 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a392\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9061 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a392" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a392 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a408 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a408\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9429 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a408" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a408 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a390 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a390\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9015 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a390" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a390 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a406 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a406\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 9383 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a406" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a406 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a389 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a389\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8992 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a389" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a389 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a388 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a388\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8969 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a388" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a388 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a387 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a387\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8946 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a387" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a387 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a386 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a386\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8923 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a386" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a386 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a385 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a385\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8900 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a385" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a385 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a384 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a384\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 8877 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a384" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a384 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a181 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4208 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a181" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a175 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4070 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a175" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a183 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4254 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a183" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a167 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3886 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a167" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a191 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4438 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a191" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a180 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4185 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a180" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a179 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4162 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a179" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a178 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4139 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a178" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a177 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4116 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a177" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a176 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4093 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a176" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a174 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4047 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a174" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a190 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4415 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a190" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a173 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4024 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a173" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a189 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4392 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a189" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a172 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4001 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a172" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a188 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4369 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a188" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a171 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3978 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a171" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a187 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4346 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a187" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a170 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3955 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a170" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a186 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4323 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a186" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a169 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3932 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a169" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a185 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4300 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a185" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a168 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3909 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a168" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a184 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4277 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a184" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a166 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3863 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a166" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a182 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4231 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a182" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a165 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3840 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a165" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a164 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3817 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a164" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a163 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3794 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a163" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a162 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3771 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a162" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a161 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3748 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a161" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a160 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3725 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a160" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a213 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4944 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a213" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a207 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4806 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a207" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a215 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4990 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a215" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a199 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4622 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a199" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a223 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5174 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a223" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a212 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4921 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a212" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a211 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4898 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a211" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a210 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4875 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a210" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a209 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4852 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a209" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a208 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4829 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a208" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a206 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4783 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a206" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a222 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5151 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a222" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a205 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4760 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a205" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a221 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5128 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a221" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a204 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4737 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a204" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a220 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5105 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a220" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a203 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4714 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a203" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a219 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5082 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a219" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a202 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4691 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a202" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a218 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5059 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a218" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a201 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4668 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a201" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a217 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5036 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a217" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a200 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4645 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a200" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a216 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5013 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a216" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a198 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4599 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a198" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a214 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4967 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a214" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a197 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4576 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a197" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a196 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4553 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a196" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a195 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4530 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a195" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a194 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4507 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a194" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a193 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4484 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a193" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a192 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 4461 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a192" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a149 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3472 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a149" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a143 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3334 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a143" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a151 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3518 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a151" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a135 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3150 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a135" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a159 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3702 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a159" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a148 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3449 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a148" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a147 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3426 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a147" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a146 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3403 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a146" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a145 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3380 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a145" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a144 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3357 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a144" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a142 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3311 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a142" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a158 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3679 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a158" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a141 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3288 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a141" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a157 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3656 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a157" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a140 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3265 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a140" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a156 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3633 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a156" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a139 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3242 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a139" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a155 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3610 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a155" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a138 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3219 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a138" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a154 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3587 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a154" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a137 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3196 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a137" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a153 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3564 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a153" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a136 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3173 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a136" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a152 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3541 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a152" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a134 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3127 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a134" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a150 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3495 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a150" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a133 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3104 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a133" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a132 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3081 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a132" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a131 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3058 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a131" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a130 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3035 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a130" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a129 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 3012 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a129" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a128 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2989 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a128" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a245 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5680 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a245" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a239 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5542 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a239" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a247 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5726 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a247" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a231 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5358 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a231" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a255 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5910 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a255" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a244 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5657 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a244" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a243 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5634 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a243" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a242 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5611 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a242" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a241 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5588 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a241" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a240 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5565 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a240" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a238 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5519 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a238" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a254 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5887 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a254" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a237 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5496 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a237" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a253 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5864 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a253" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a236 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5473 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a236" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a252 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5841 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a252" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a235 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5450 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a235" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a251 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5818 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a251" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a234 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5427 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a234" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a250 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5795 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a250" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a233 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5404 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a233" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a249 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5772 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a249" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a232 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5381 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a232" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a248 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5749 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a248" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a230 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5335 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a230" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a246 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5703 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a246" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a229 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5312 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a229" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a228 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5289 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a228" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a227 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5266 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a227" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a226 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5243 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a226" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a225 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5220 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a225" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a224 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 5197 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a224" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a53 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1264 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a53" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a47 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1126 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a47" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a55 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1310 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a55" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a39 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 942 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a39" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a63 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1494 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a63" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a52 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1241 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a52" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a51 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1218 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a51" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a50 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1195 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a50" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a49 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1172 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a49" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a48 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1149 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a48" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a46 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1103 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a46" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a62 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1471 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a62" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a45 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1080 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a45" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a61 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1448 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a61" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a44 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1057 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a44" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a60 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1425 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a60" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a43 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1034 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a43" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a59 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1402 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a59" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a42 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1011 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a42" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a58 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1379 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a58" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a41 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 988 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a41" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a57 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1356 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a57" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a40 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 965 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a40" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a56 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1333 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a56" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a38 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 919 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a38" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a54 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1287 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a54" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a37 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 896 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a37" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a36 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 873 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a36" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a35 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 850 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a35" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a34 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 827 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a34" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a33 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 804 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a33" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a32 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 781 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a32" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a85 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2000 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a85" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a79 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1862 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a79" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a87 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2046 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a87" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a71 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1678 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a71" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a95 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2230 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a95" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a84 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1977 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a84" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a83 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1954 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a83" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a82 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1931 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a82" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a81 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1908 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a81" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a80 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1885 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a80" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a78 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1839 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a78" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a94 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2207 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a94" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a77 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1816 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a77" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a93 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2184 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a93" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a76 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1793 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a76" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a92 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2161 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a92" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a75 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1770 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a75" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a91 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2138 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a91" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a74 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1747 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a74" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a90 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2115 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a90" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a73 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1724 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a73" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a89 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2092 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a89" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a72 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1701 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a72" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a88 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2069 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a88" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a70 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1655 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a70" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a86 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2023 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a86" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a69 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1632 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a69" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a68 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1609 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a68" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a67 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1586 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a67" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a66 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1563 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a66" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a65 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1540 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a65" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a64 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 1517 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a64" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a21 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 528 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a21" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a15 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 390 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a15" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a23 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 574 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a23" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a7 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 206 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a7" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a31 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 758 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a31" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a20 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 505 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a20" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a19 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 482 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a19" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a18 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 459 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a18" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a17 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 436 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a17" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a16 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 413 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a16" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a14 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 367 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a14" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a30 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 735 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a30" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a13 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 344 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a13" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a29 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 712 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a29" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a12 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 321 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a12" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a28 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 689 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a28" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a11 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 298 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a11" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a27 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 666 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a27" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a10 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 275 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a10" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a26 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 643 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a26" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a9 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 252 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a9" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a25 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 620 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a25" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a8 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 229 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a8" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a24 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 597 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a24" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a6 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 183 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a6" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a22 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 551 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a22" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a5 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 160 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a5" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a4 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 137 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a4" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a3 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 114 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a3" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a2 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 91 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a2" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 68 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a1" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a0 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 45 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a0" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a117 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2736 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a117" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a111 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2598 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a111" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a119 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2782 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a119" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a103 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2414 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a103" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a127 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2966 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a127" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a116 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2713 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a116" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a115 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2690 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a115" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a114 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2667 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a114" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a113 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2644 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a113" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a112 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2621 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a112" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a110 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2575 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a110" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a126 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2943 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a126" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a109 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2552 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a109" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a125 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2920 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a125" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a108 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2529 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a108" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a124 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2897 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a124" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a107 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2506 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a107" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a123 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2874 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a123" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a106 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2483 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a106" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a122 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2851 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a122" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a105 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2460 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a105" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a121 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2828 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a121" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a104 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2437 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a104" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a120 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2805 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a120" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a102 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2391 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a102" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a118 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2759 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a118" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a101 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2368 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a101" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a100 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2345 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a100" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a99 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2322 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a99" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a98 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2299 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a98" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a97 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2276 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a97" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a96 " "Node \"SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_qcd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_qcd1.tdf" 2253 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_shared:onchip_memory_shared\|altsyncram:the_altsyncram\|altsyncram_qcd1:auto_generated\|ram_block1a96" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_shared:onchip_memory_shared|altsyncram:the_altsyncram|altsyncram_qcd1:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[11\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[11] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[12\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[12] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[16\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[16] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[15\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[15] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[13\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[13] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[14\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[14] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[21\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[21] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[9\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[9] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[22\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[22] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[23\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[23] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[24\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[24] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[25\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[25] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[26\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[26] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[27\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[27] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[28\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[28] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[29\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[29] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[30\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[30] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[31\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[31] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[8\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[8] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[20\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[20] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[19\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[19] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[18\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[18] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[17\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[17] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\] " "Node \"SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_cjd1.tdf" 33 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_cpu_1:cpu_1\|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\|q_b\[10\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_cpu_1:cpu_1|SoC_cpu_1_ic_data_module:SoC_cpu_1_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|q_b[10] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a211 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a211\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4898 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a211" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a211 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a207 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a207\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4806 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a207" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a207 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a215 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a215\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4990 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a215" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a215 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a199 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a199\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4622 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a199" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a199 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a223 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a223\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5174 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a223" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a223 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a210 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a210\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4875 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a210" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a210 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a209 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a209\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4852 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a209" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a209 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a208 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a208\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4829 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a208" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a208 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a206 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a206\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4783 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a206" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a206 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a222 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a222\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5151 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a222" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a222 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a205 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a205\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4760 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a205" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a205 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a221 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a221\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5128 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a221" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a221 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a204 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a204\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4737 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a204" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a204 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a220 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a220\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5105 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a220" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a220 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a203 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a203\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4714 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a203" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a203 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a219 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a219\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5082 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a219" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a219 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a202 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a202\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4691 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a202" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a202 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a218 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a218\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5059 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a218" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a218 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a201 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a201\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4668 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a201" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a201 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a217 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a217\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5036 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a217" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a217 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a200 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a200\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4645 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a200" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a200 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a216 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a216\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5013 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a216" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a216 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a198 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a198\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4599 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a198" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a198 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a214 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a214\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4967 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a214" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a214 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a197 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a197\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4576 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a197" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a197 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a213 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a213\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4944 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a213" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a213 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a196 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a196\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4553 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a196" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a196 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a212 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a212\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4921 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a212" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a212 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a195 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a195\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4530 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a195" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a195 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a194 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a194\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4507 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a194" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a194 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a193 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a193\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4484 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a193" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a193 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a192 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a192\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4461 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a192" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a192 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a179 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a179\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4162 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a179" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a179 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a175 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a175\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4070 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a175" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a175 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a183 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a183\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4254 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a183" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a183 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a167 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a167\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3886 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a167" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a167 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a191 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a191\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4438 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a191" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a191 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a178 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a178\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4139 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a178" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a178 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a177 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a177\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4116 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a177" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a177 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a176 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a176\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4093 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a176" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a176 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a174 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a174\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4047 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a174" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a174 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a190 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a190\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4415 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a190" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a190 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a173 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a173\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4024 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a173" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a173 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a189 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a189\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4392 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a189" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a189 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a172 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a172\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4001 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a172" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a172 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a188 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a188\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4369 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a188" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a188 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a171 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a171\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3978 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a171" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a171 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a187 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a187\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4346 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a187" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a187 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a170 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a170\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3955 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a170" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a170 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a186 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a186\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4323 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a186" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a186 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a169 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a169\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3932 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a169" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a169 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a185 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a185\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4300 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a185" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a185 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a168 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a168\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3909 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a168" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a168 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a184 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a184\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4277 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a184" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a184 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a166 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a166\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3863 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a166" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a166 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a182 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a182\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4231 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a182" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a182 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a165 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a165\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3840 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a165" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a165 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a181 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a181\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4208 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a181" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a181 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a164 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a164\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3817 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a164" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a164 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a180 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a180\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 4185 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a180" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a180 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a163 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a163\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3794 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a163" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a163 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a162 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a162\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3771 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a162" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a162 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a161 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a161\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3748 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a161" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a161 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a160 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a160\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3725 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a160" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a160 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a147 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a147\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3426 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a147" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a147 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a143 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a143\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3334 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a143" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a143 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a151 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a151\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3518 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a151" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a151 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a135 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a135\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3150 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a135" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a135 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a159 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a159\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3702 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a159" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a159 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a146 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a146\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3403 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a146" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a146 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a145 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a145\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3380 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a145" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a145 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a144 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a144\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3357 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a144" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a144 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a142 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a142\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3311 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a142" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a142 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a158 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a158\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3679 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a158" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a158 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a141 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a141\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3288 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a141" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a141 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a157 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a157\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3656 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a157" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a157 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a140 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a140\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3265 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a140" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a140 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a156 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a156\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3633 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a156" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a156 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a139 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a139\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3242 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a139" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a139 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a155 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a155\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3610 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a155" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a155 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a138 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a138\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3219 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a138" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a138 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a154 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a154\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3587 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a154" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a154 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a137 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a137\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3196 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a137" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a137 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a153 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a153\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3564 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a153" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a153 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a136 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a136\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3173 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a136" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a136 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a152 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a152\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3541 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a152" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a152 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a134 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a134\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3127 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a134" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a134 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a150 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a150\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3495 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a150" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a150 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a133 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a133\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3104 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a133" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a133 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a149 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a149\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3472 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a149" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a149 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a132 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a132\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3081 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a132" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a132 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a148 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a148\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3449 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a148" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a148 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a131 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a131\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3058 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a131" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a131 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a130 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a130\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3035 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a130" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a130 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a129 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a129\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 3012 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a129" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a129 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a128 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a128\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2989 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a128" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a128 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a243 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a243\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5634 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a243" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a243 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a239 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a239\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5542 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a239" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a239 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a247 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a247\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5726 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a247" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a247 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a231 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a231\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5358 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a231" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a231 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a255 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a255\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5910 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a255" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a255 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a242 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a242\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5611 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a242" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a242 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a241 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a241\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5588 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a241" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a241 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a240 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a240\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5565 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a240" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a240 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a238 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a238\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5519 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a238" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a238 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a254 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a254\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5887 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a254" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a254 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a237 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a237\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5496 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a237" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a237 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a253 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a253\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5864 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a253" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a253 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a236 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a236\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5473 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a236" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a236 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a252 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a252\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5841 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a252" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a252 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a235 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a235\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5450 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a235" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a235 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a251 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a251\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5818 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a251" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a251 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a234 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a234\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5427 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a234" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a234 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a250 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a250\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5795 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a250" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a250 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a233 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a233\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5404 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a233" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a233 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a249 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a249\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5772 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a249" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a249 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a232 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a232\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5381 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a232" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a232 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a248 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a248\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5749 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a248" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a248 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a230 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a230\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5335 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a230" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a230 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a246 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a246\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5703 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a246" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a246 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a229 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a229\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5312 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a229" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a229 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a245 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a245\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5680 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a245" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a245 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a228 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a228\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5289 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a228" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a228 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a244 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a244\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5657 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a244" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a244 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a227 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a227\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5266 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a227" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a227 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a226 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a226\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5243 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a226" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a226 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a225 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a225\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5220 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a225" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a225 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a224 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a224\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 5197 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a224" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a224 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a51 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1218 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a51" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a51 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a47 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1126 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a47" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a47 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a55 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1310 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a55" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a55 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a39 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 942 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a39" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a39 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a63 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1494 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a63" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a63 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a50 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1195 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a50" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a50 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a49 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1172 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a49" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a49 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a48 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1149 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a48" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a48 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a46 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1103 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a46" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a46 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a62 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1471 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a62" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a62 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a45 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1080 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a45" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a45 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a61 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1448 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a61" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a61 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a44 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1057 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a44" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a44 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a60 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1425 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a60" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a60 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a43 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1034 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a43" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a43 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a59 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1402 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a59" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a59 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a42 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1011 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a42" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a42 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a58 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1379 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a58" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a58 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a41 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 988 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a41" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a41 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a57 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1356 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a57" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a57 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a40 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 965 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a40" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a40 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a56 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1333 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a56" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a56 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a38 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 919 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a38" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a38 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a54 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1287 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a54" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a54 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a37 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 896 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a37" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a37 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a53 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1264 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a53" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a53 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a36 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 873 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a36" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a36 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a52 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1241 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a52" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a52 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a35 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 850 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a35" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a35 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a34 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 827 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a34" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a34 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a33 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 804 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a33" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a33 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a32 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 781 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a32" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a32 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a83 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1954 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a83" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a83 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a79 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1862 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a79" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a79 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a87 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2046 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a87" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a87 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a71 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1678 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a71" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a71 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a95 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2230 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a95" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a95 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a82 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1931 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a82" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a82 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a81 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1908 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a81" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a81 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a80 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1885 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a80" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a80 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a78 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1839 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a78" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a78 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a94 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2207 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a94" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a94 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a77 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1816 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a77" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a77 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a93 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2184 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a93" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a93 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a76 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1793 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a76" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a76 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a92 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2161 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a92" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a92 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a75 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1770 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a75" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a75 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a91 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2138 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a91" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a91 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a74 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1747 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a74" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a74 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a90 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2115 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a90" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a90 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a73 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1724 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a73" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a73 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a89 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2092 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a89" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a89 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a72 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1701 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a72" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a72 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a88 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2069 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a88" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a88 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a70 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1655 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a70" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a70 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a86 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2023 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a86" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a86 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a69 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1632 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a69" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a69 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a85 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2000 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a85" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a85 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a68 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1609 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a68" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a68 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a84 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1977 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a84" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a84 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a67 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1586 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a67" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a67 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a66 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1563 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a66" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a66 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a65 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1540 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a65" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a65 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a64 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 1517 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a64" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a64 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a19 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 482 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a19" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a19 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a15 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 390 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a15" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a15 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a23 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 574 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a23" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a23 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a7 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 206 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a7" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a7 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a31 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 758 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a31" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a31 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a18 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 459 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a18" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a18 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a17 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 436 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a17" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a17 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a16 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 413 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a16" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a16 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a14 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 367 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a14" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a14 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a30 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 735 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a30" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a30 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a13 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 344 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a13" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a13 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a29 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 712 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a29" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a29 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a12 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 321 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a12" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a12 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a28 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 689 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a28" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a28 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a11 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 298 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a11" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a11 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a27 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 666 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a27" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a27 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a10 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 275 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a10" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a10 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a26 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 643 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a26" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a26 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a9 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 252 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a9" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a9 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a25 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 620 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a25" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a25 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a8 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 229 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a8" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a8 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a24 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 597 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a24" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a24 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a6 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 183 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a6" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a6 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a22 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 551 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a22" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a22 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a5 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 160 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a5" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a5 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a21 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 528 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a21" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a21 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a4 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 137 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a4" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a4 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a20 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 505 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a20" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a20 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a3 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 114 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a3" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a3 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a2 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 91 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a2" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a2 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a1 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 68 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a1" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a1 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a0 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 45 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a0" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a0 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a115 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2690 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a115" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a115 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a111 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2598 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a111" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a111 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a119 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2782 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a119" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a119 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a103 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2414 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a103" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a103 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a127 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2966 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a127" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a127 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a114 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2667 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a114" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a114 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a113 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2644 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a113" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a113 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a112 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2621 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a112" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a112 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a110 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2575 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a110" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a110 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a126 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2943 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a126" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a126 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a109 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2552 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a109" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a109 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a125 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2920 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a125" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a125 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a108 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2529 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a108" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a108 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a124 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2897 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a124" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a124 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a107 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2506 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a107" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a107 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a123 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2874 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a123" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a123 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a106 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2483 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a106" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a106 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a122 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2851 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a122" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a122 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a105 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2460 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a105" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a105 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a121 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2828 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a121" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a121 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a104 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2437 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a104" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a104 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a120 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2805 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a120" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a120 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a102 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2391 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a102" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a102 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a118 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2759 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a118" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a118 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a101 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2368 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a101" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a101 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a117 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2736 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a117" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a117 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a100 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2345 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a100" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a100 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a116 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2713 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a116" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a116 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a99 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2322 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a99" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a99 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a98 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2299 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a98" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a98 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a97 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2276 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a97" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a97 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a96 " "Node \"SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_unc1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_unc1.tdf" 2253 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_onchip_memory_1:onchip_memory_1\|altsyncram:the_altsyncram\|altsyncram_unc1:auto_generated\|ram_block1a96" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_unc1:auto_generated|ram_block1a96 } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_0\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_0|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[7\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[7] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[6\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[6] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[5\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[5] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[4\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[4] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[3\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[3] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[2\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[2] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[1\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[1] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""} { "Info" "IFITAPI_FITAPI_ATOM_NAME" "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\] " "Node \"SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\]\"" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/db/altsyncram_r1m1.tdf" 35 2 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SoC:inst1\|SoC_jtag_uart_0:jtag_uart_1\|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r\|scfifo:rfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\|q_b\[0\]" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SoC:inst1|SoC_jtag_uart_0:jtag_uart_1|SoC_jtag_uart_0_scfifo_r:the_SoC_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|q_b[0] } "NODE_NAME" } }  } 0 170000 "Node \"%1!s!\"" 0 0 "" 0 -1 1646933925027 ""}  } {  } 0 170057 "List of RAM cells constrained to %1!s! locations" 0 0 "" 0 -1 1646933925027 ""}  } { { "c:/altera/12.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/" "MEM" } }  } 0 170048 "Selected device has %1!d! RAM location(s) of type %2!s!.  However, the current design needs more than %1!d! to successfully fit" 0 0 "" 0 -1 1646933925027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1646933925943 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "" 0 -1 1646933964867 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/output_files/toplevel.fit.smsg " "Generated suppressed messages file C:/Users/akila/Documents/co503/repo/FPGA_CO503/Lab3/part1/output_files/toplevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1646933971279 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1646933988053 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 10 23:09:48 2022 " "Processing ended: Thu Mar 10 23:09:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1646933988053 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1646933988053 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1646933988053 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1646933988053 ""}
