FIRRTL version 1.1.0
circuit SystolicArrayArch :
  module PE :
    input clock : Clock
    input reset : UInt<1>
    input io_in : UInt<32>
    input io_up : UInt<32>
    input io_down : UInt<32>
    input io_left : UInt<32>
    input io_right : UInt<32>
    output io_out : UInt<32>

    node _io_out_T = add(io_in, io_up) @[SystolicArch.scala 79:19]
    node _io_out_T_1 = tail(_io_out_T, 1) @[SystolicArch.scala 79:19]
    node _io_out_T_2 = add(_io_out_T_1, io_down) @[SystolicArch.scala 79:27]
    node _io_out_T_3 = tail(_io_out_T_2, 1) @[SystolicArch.scala 79:27]
    node _io_out_T_4 = add(_io_out_T_3, io_left) @[SystolicArch.scala 79:37]
    node _io_out_T_5 = tail(_io_out_T_4, 1) @[SystolicArch.scala 79:37]
    node _io_out_T_6 = add(_io_out_T_5, io_right) @[SystolicArch.scala 79:47]
    node _io_out_T_7 = tail(_io_out_T_6, 1) @[SystolicArch.scala 79:47]
    io_out <= _io_out_T_7 @[SystolicArch.scala 79:10]

  module SystolicArrayArch :
    input clock : Clock
    input reset : UInt<1>
    input io_input_0_0 : UInt<32>
    input io_input_0_1 : UInt<32>
    input io_input_0_2 : UInt<32>
    input io_input_1_0 : UInt<32>
    input io_input_1_1 : UInt<32>
    input io_input_1_2 : UInt<32>
    input io_input_2_0 : UInt<32>
    input io_input_2_1 : UInt<32>
    input io_input_2_2 : UInt<32>
    output io_output_0_0 : UInt<32>
    output io_output_0_1 : UInt<32>
    output io_output_0_2 : UInt<32>
    output io_output_1_0 : UInt<32>
    output io_output_1_1 : UInt<32>
    output io_output_1_2 : UInt<32>
    output io_output_2_0 : UInt<32>
    output io_output_2_1 : UInt<32>
    output io_output_2_2 : UInt<32>

    inst pes_0_0 of PE @[SystolicArch.scala 13:26]
    inst pes_0_1 of PE @[SystolicArch.scala 13:26]
    inst pes_0_2 of PE @[SystolicArch.scala 13:26]
    inst pes_1_0 of PE @[SystolicArch.scala 13:26]
    inst pes_1_1 of PE @[SystolicArch.scala 13:26]
    inst pes_1_2 of PE @[SystolicArch.scala 13:26]
    inst pes_2_0 of PE @[SystolicArch.scala 13:26]
    inst pes_2_1 of PE @[SystolicArch.scala 13:26]
    inst pes_2_2 of PE @[SystolicArch.scala 13:26]
    reg counter_value : UInt<17>, clock with :
      reset => (UInt<1>("h0"), counter_value) @[Counter.scala 61:40]
    node _T = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_1 = eq(_T, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_2 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_4 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_6 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_8 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_10 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_12 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_14 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_16 = bits(reset, 0, 0) @[SystolicArch.scala 36:13]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[SystolicArch.scala 36:13]
    node _T_18 = bits(reset, 0, 0) @[SystolicArch.scala 45:9]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[SystolicArch.scala 45:9]
    node _T_20 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_22 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_24 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_26 = bits(reset, 0, 0) @[SystolicArch.scala 48:11]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[SystolicArch.scala 48:11]
    node _T_28 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_30 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_31 = eq(_T_30, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_32 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_34 = bits(reset, 0, 0) @[SystolicArch.scala 48:11]
    node _T_35 = eq(_T_34, UInt<1>("h0")) @[SystolicArch.scala 48:11]
    node _T_36 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_37 = eq(_T_36, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_38 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_39 = eq(_T_38, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_40 = bits(reset, 0, 0) @[SystolicArch.scala 47:31]
    node _T_41 = eq(_T_40, UInt<1>("h0")) @[SystolicArch.scala 47:31]
    node _T_42 = bits(reset, 0, 0) @[SystolicArch.scala 48:11]
    node _T_43 = eq(_T_42, UInt<1>("h0")) @[SystolicArch.scala 48:11]
    node _T_44 = bits(reset, 0, 0) @[SystolicArch.scala 50:9]
    node _T_45 = eq(_T_44, UInt<1>("h0")) @[SystolicArch.scala 50:9]
    node _T_46 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_47 = eq(_T_46, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_48 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_49 = eq(_T_48, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_50 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_51 = eq(_T_50, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_52 = bits(reset, 0, 0) @[SystolicArch.scala 53:11]
    node _T_53 = eq(_T_52, UInt<1>("h0")) @[SystolicArch.scala 53:11]
    node _T_54 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_55 = eq(_T_54, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_56 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_57 = eq(_T_56, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_58 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_59 = eq(_T_58, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_60 = bits(reset, 0, 0) @[SystolicArch.scala 53:11]
    node _T_61 = eq(_T_60, UInt<1>("h0")) @[SystolicArch.scala 53:11]
    node _T_62 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_63 = eq(_T_62, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_64 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_65 = eq(_T_64, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_66 = bits(reset, 0, 0) @[SystolicArch.scala 52:31]
    node _T_67 = eq(_T_66, UInt<1>("h0")) @[SystolicArch.scala 52:31]
    node _T_68 = bits(reset, 0, 0) @[SystolicArch.scala 53:11]
    node _T_69 = eq(_T_68, UInt<1>("h0")) @[SystolicArch.scala 53:11]
    node _T_70 = bits(reset, 0, 0) @[SystolicArch.scala 55:9]
    node _T_71 = eq(_T_70, UInt<1>("h0")) @[SystolicArch.scala 55:9]
    node _T_72 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_73 = eq(_T_72, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_74 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_75 = eq(_T_74, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_76 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_77 = eq(_T_76, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_78 = bits(reset, 0, 0) @[SystolicArch.scala 58:11]
    node _T_79 = eq(_T_78, UInt<1>("h0")) @[SystolicArch.scala 58:11]
    node _T_80 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_81 = eq(_T_80, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_82 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_83 = eq(_T_82, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_84 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_85 = eq(_T_84, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_86 = bits(reset, 0, 0) @[SystolicArch.scala 58:11]
    node _T_87 = eq(_T_86, UInt<1>("h0")) @[SystolicArch.scala 58:11]
    node _T_88 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_89 = eq(_T_88, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_90 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_91 = eq(_T_90, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_92 = bits(reset, 0, 0) @[SystolicArch.scala 57:29]
    node _T_93 = eq(_T_92, UInt<1>("h0")) @[SystolicArch.scala 57:29]
    node _T_94 = bits(reset, 0, 0) @[SystolicArch.scala 58:11]
    node _T_95 = eq(_T_94, UInt<1>("h0")) @[SystolicArch.scala 58:11]
    node _T_96 = bits(reset, 0, 0) @[SystolicArch.scala 60:9]
    node _T_97 = eq(_T_96, UInt<1>("h0")) @[SystolicArch.scala 60:9]
    node _T_98 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_99 = eq(_T_98, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_100 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_101 = eq(_T_100, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_102 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_103 = eq(_T_102, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_104 = bits(reset, 0, 0) @[SystolicArch.scala 63:11]
    node _T_105 = eq(_T_104, UInt<1>("h0")) @[SystolicArch.scala 63:11]
    node _T_106 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_107 = eq(_T_106, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_108 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_109 = eq(_T_108, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_110 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_112 = bits(reset, 0, 0) @[SystolicArch.scala 63:11]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[SystolicArch.scala 63:11]
    node _T_114 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_115 = eq(_T_114, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_116 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_117 = eq(_T_116, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_118 = bits(reset, 0, 0) @[SystolicArch.scala 62:29]
    node _T_119 = eq(_T_118, UInt<1>("h0")) @[SystolicArch.scala 62:29]
    node _T_120 = bits(reset, 0, 0) @[SystolicArch.scala 63:11]
    node _T_121 = eq(_T_120, UInt<1>("h0")) @[SystolicArch.scala 63:11]
    io_output_0_0 <= pes_0_0.io_out @[SystolicArch.scala 40:23]
    io_output_0_1 <= pes_0_1.io_out @[SystolicArch.scala 40:23]
    io_output_0_2 <= pes_0_2.io_out @[SystolicArch.scala 40:23]
    io_output_1_0 <= pes_1_0.io_out @[SystolicArch.scala 40:23]
    io_output_1_1 <= pes_1_1.io_out @[SystolicArch.scala 40:23]
    io_output_1_2 <= pes_1_2.io_out @[SystolicArch.scala 40:23]
    io_output_2_0 <= pes_2_0.io_out @[SystolicArch.scala 40:23]
    io_output_2_1 <= pes_2_1.io_out @[SystolicArch.scala 40:23]
    io_output_2_2 <= pes_2_2.io_out @[SystolicArch.scala 40:23]
    pes_0_0.clock <= clock
    pes_0_0.reset <= reset
    pes_0_0.io_in <= io_input_0_0 @[SystolicArch.scala 28:23]
    pes_0_0.io_up <= UInt<32>("h0") @[SystolicArch.scala 33:23]
    pes_0_0.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_0_0.io_left <= UInt<32>("h0") @[SystolicArch.scala 34:25]
    pes_0_0.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_0_1.clock <= clock
    pes_0_1.reset <= reset
    pes_0_1.io_in <= io_input_0_1 @[SystolicArch.scala 28:23]
    pes_0_1.io_up <= UInt<32>("h0") @[SystolicArch.scala 33:23]
    pes_0_1.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_0_1.io_left <= pes_0_0.io_out @[SystolicArch.scala 34:25]
    pes_0_1.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_0_2.clock <= clock
    pes_0_2.reset <= reset
    pes_0_2.io_in <= io_input_0_2 @[SystolicArch.scala 28:23]
    pes_0_2.io_up <= UInt<32>("h0") @[SystolicArch.scala 33:23]
    pes_0_2.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_0_2.io_left <= pes_0_1.io_out @[SystolicArch.scala 34:25]
    pes_0_2.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_1_0.clock <= clock
    pes_1_0.reset <= reset
    pes_1_0.io_in <= io_input_1_0 @[SystolicArch.scala 28:23]
    pes_1_0.io_up <= pes_0_0.io_out @[SystolicArch.scala 33:23]
    pes_1_0.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_1_0.io_left <= UInt<32>("h0") @[SystolicArch.scala 34:25]
    pes_1_0.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_1_1.clock <= clock
    pes_1_1.reset <= reset
    pes_1_1.io_in <= io_input_1_1 @[SystolicArch.scala 28:23]
    pes_1_1.io_up <= pes_0_1.io_out @[SystolicArch.scala 33:23]
    pes_1_1.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_1_1.io_left <= pes_1_0.io_out @[SystolicArch.scala 34:25]
    pes_1_1.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_1_2.clock <= clock
    pes_1_2.reset <= reset
    pes_1_2.io_in <= io_input_1_2 @[SystolicArch.scala 28:23]
    pes_1_2.io_up <= pes_0_2.io_out @[SystolicArch.scala 33:23]
    pes_1_2.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_1_2.io_left <= pes_1_1.io_out @[SystolicArch.scala 34:25]
    pes_1_2.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_2_0.clock <= clock
    pes_2_0.reset <= reset
    pes_2_0.io_in <= io_input_2_0 @[SystolicArch.scala 28:23]
    pes_2_0.io_up <= pes_1_0.io_out @[SystolicArch.scala 33:23]
    pes_2_0.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_2_0.io_left <= UInt<32>("h0") @[SystolicArch.scala 34:25]
    pes_2_0.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_2_1.clock <= clock
    pes_2_1.reset <= reset
    pes_2_1.io_in <= io_input_2_1 @[SystolicArch.scala 28:23]
    pes_2_1.io_up <= pes_1_1.io_out @[SystolicArch.scala 33:23]
    pes_2_1.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_2_1.io_left <= pes_2_0.io_out @[SystolicArch.scala 34:25]
    pes_2_1.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    pes_2_2.clock <= clock
    pes_2_2.reset <= reset
    pes_2_2.io_in <= io_input_2_2 @[SystolicArch.scala 28:23]
    pes_2_2.io_up <= pes_1_2.io_out @[SystolicArch.scala 33:23]
    pes_2_2.io_down <= UInt<32>("h0") @[SystolicArch.scala 16:22]
    pes_2_2.io_left <= pes_2_1.io_out @[SystolicArch.scala 34:25]
    pes_2_2.io_right <= UInt<32>("h0") @[SystolicArch.scala 18:23]
    counter_value <= mux(reset, UInt<17>("h0"), counter_value) @[Counter.scala 61:{40,40,40}]
    printf(clock, and(and(UInt<1>("h1"), _T_1), UInt<1>("h1")), "PE(0)(0) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_0_0, UInt<1>("h0"), UInt<1>("h0"), pes_0_0.io_out) : printf @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_3), UInt<1>("h1")), "PE(0)(1) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_0_1, UInt<1>("h0"), pes_0_0.io_out, pes_0_1.io_out) : printf_1 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_5), UInt<1>("h1")), "PE(0)(2) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_0_2, UInt<1>("h0"), pes_0_1.io_out, pes_0_2.io_out) : printf_2 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_7), UInt<1>("h1")), "PE(1)(0) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_1_0, pes_0_0.io_out, UInt<1>("h0"), pes_1_0.io_out) : printf_3 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_9), UInt<1>("h1")), "PE(1)(1) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_1_1, pes_0_1.io_out, pes_1_0.io_out, pes_1_1.io_out) : printf_4 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_11), UInt<1>("h1")), "PE(1)(2) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_1_2, pes_0_2.io_out, pes_1_1.io_out, pes_1_2.io_out) : printf_5 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_13), UInt<1>("h1")), "PE(2)(0) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_2_0, pes_1_0.io_out, UInt<1>("h0"), pes_2_0.io_out) : printf_6 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_15), UInt<1>("h1")), "PE(2)(1) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_2_1, pes_1_1.io_out, pes_2_0.io_out, pes_2_1.io_out) : printf_7 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_17), UInt<1>("h1")), "PE(2)(2) - In: %d, Up: %d, Left: %d, Out: %d\n", io_input_2_2, pes_1_2.io_out, pes_2_1.io_out, pes_2_2.io_out) : printf_8 @[SystolicArch.scala 36:13]
    printf(clock, and(and(UInt<1>("h1"), _T_19), UInt<1>("h1")), "Cycle: %d, Inputs: ", counter_value) : printf_9 @[SystolicArch.scala 45:9]
    printf(clock, and(and(UInt<1>("h1"), _T_21), UInt<1>("h1")), "SystolicArrayArch.io.input[0][0]: IO[UInt<32>], ") : printf_10 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_23), UInt<1>("h1")), "SystolicArrayArch.io.input[0][1]: IO[UInt<32>], ") : printf_11 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_25), UInt<1>("h1")), "SystolicArrayArch.io.input[0][2]: IO[UInt<32>], ") : printf_12 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_27), UInt<1>("h1")), "\n") : printf_13 @[SystolicArch.scala 48:11]
    printf(clock, and(and(UInt<1>("h1"), _T_29), UInt<1>("h1")), "SystolicArrayArch.io.input[1][0]: IO[UInt<32>], ") : printf_14 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_31), UInt<1>("h1")), "SystolicArrayArch.io.input[1][1]: IO[UInt<32>], ") : printf_15 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_33), UInt<1>("h1")), "SystolicArrayArch.io.input[1][2]: IO[UInt<32>], ") : printf_16 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_35), UInt<1>("h1")), "\n") : printf_17 @[SystolicArch.scala 48:11]
    printf(clock, and(and(UInt<1>("h1"), _T_37), UInt<1>("h1")), "SystolicArrayArch.io.input[2][0]: IO[UInt<32>], ") : printf_18 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_39), UInt<1>("h1")), "SystolicArrayArch.io.input[2][1]: IO[UInt<32>], ") : printf_19 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_41), UInt<1>("h1")), "SystolicArrayArch.io.input[2][2]: IO[UInt<32>], ") : printf_20 @[SystolicArch.scala 47:31]
    printf(clock, and(and(UInt<1>("h1"), _T_43), UInt<1>("h1")), "\n") : printf_21 @[SystolicArch.scala 48:11]
    printf(clock, and(and(UInt<1>("h1"), _T_45), UInt<1>("h1")), "Outputs: ") : printf_22 @[SystolicArch.scala 50:9]
    printf(clock, and(and(UInt<1>("h1"), _T_47), UInt<1>("h1")), "SystolicArrayArch.io.output[0][0]: IO[UInt<32>], ") : printf_23 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_49), UInt<1>("h1")), "SystolicArrayArch.io.output[0][1]: IO[UInt<32>], ") : printf_24 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_51), UInt<1>("h1")), "SystolicArrayArch.io.output[0][2]: IO[UInt<32>], ") : printf_25 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_53), UInt<1>("h1")), "\n") : printf_26 @[SystolicArch.scala 53:11]
    printf(clock, and(and(UInt<1>("h1"), _T_55), UInt<1>("h1")), "SystolicArrayArch.io.output[1][0]: IO[UInt<32>], ") : printf_27 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_57), UInt<1>("h1")), "SystolicArrayArch.io.output[1][1]: IO[UInt<32>], ") : printf_28 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_59), UInt<1>("h1")), "SystolicArrayArch.io.output[1][2]: IO[UInt<32>], ") : printf_29 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_61), UInt<1>("h1")), "\n") : printf_30 @[SystolicArch.scala 53:11]
    printf(clock, and(and(UInt<1>("h1"), _T_63), UInt<1>("h1")), "SystolicArrayArch.io.output[2][0]: IO[UInt<32>], ") : printf_31 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_65), UInt<1>("h1")), "SystolicArrayArch.io.output[2][1]: IO[UInt<32>], ") : printf_32 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_67), UInt<1>("h1")), "SystolicArrayArch.io.output[2][2]: IO[UInt<32>], ") : printf_33 @[SystolicArch.scala 52:31]
    printf(clock, and(and(UInt<1>("h1"), _T_69), UInt<1>("h1")), "\n") : printf_34 @[SystolicArch.scala 53:11]
    printf(clock, and(and(UInt<1>("h1"), _T_71), UInt<1>("h1")), "PE Inputs: ") : printf_35 @[SystolicArch.scala 55:9]
    printf(clock, and(and(UInt<1>("h1"), _T_73), UInt<1>("h1")), "PE.io.in: IO[UInt<32>], ") : printf_36 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_75), UInt<1>("h1")), "PE_1.io.in: IO[UInt<32>], ") : printf_37 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_77), UInt<1>("h1")), "PE_2.io.in: IO[UInt<32>], ") : printf_38 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_79), UInt<1>("h1")), "\n") : printf_39 @[SystolicArch.scala 58:11]
    printf(clock, and(and(UInt<1>("h1"), _T_81), UInt<1>("h1")), "PE_3.io.in: IO[UInt<32>], ") : printf_40 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_83), UInt<1>("h1")), "PE_4.io.in: IO[UInt<32>], ") : printf_41 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_85), UInt<1>("h1")), "PE_5.io.in: IO[UInt<32>], ") : printf_42 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_87), UInt<1>("h1")), "\n") : printf_43 @[SystolicArch.scala 58:11]
    printf(clock, and(and(UInt<1>("h1"), _T_89), UInt<1>("h1")), "PE_6.io.in: IO[UInt<32>], ") : printf_44 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_91), UInt<1>("h1")), "PE_7.io.in: IO[UInt<32>], ") : printf_45 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_93), UInt<1>("h1")), "PE_8.io.in: IO[UInt<32>], ") : printf_46 @[SystolicArch.scala 57:29]
    printf(clock, and(and(UInt<1>("h1"), _T_95), UInt<1>("h1")), "\n") : printf_47 @[SystolicArch.scala 58:11]
    printf(clock, and(and(UInt<1>("h1"), _T_97), UInt<1>("h1")), "PE Outputs: ") : printf_48 @[SystolicArch.scala 60:9]
    printf(clock, and(and(UInt<1>("h1"), _T_99), UInt<1>("h1")), "PE.io.out: IO[UInt<32>], ") : printf_49 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_101), UInt<1>("h1")), "PE_1.io.out: IO[UInt<32>], ") : printf_50 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_103), UInt<1>("h1")), "PE_2.io.out: IO[UInt<32>], ") : printf_51 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_105), UInt<1>("h1")), "\n") : printf_52 @[SystolicArch.scala 63:11]
    printf(clock, and(and(UInt<1>("h1"), _T_107), UInt<1>("h1")), "PE_3.io.out: IO[UInt<32>], ") : printf_53 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_109), UInt<1>("h1")), "PE_4.io.out: IO[UInt<32>], ") : printf_54 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_111), UInt<1>("h1")), "PE_5.io.out: IO[UInt<32>], ") : printf_55 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_113), UInt<1>("h1")), "\n") : printf_56 @[SystolicArch.scala 63:11]
    printf(clock, and(and(UInt<1>("h1"), _T_115), UInt<1>("h1")), "PE_6.io.out: IO[UInt<32>], ") : printf_57 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_117), UInt<1>("h1")), "PE_7.io.out: IO[UInt<32>], ") : printf_58 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_119), UInt<1>("h1")), "PE_8.io.out: IO[UInt<32>], ") : printf_59 @[SystolicArch.scala 62:29]
    printf(clock, and(and(UInt<1>("h1"), _T_121), UInt<1>("h1")), "\n") : printf_60 @[SystolicArch.scala 63:11]
