library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity srg is
    Port ( 
        clk  : in STD_LOGIC;              -- Clock signal
        rst  : in STD_LOGIC;              -- Reset signal
        pl   : in STD_LOGIC;              -- Parallel load control
        lr   : in STD_LOGIC;              -- Left/Right shift control
        din  : in STD_LOGIC_VECTOR (3 downto 0);  -- 4-bit data input
        dout : out STD_LOGIC_VECTOR (3 downto 0)  -- 4-bit data output
    );
end srg;

architecture Behavioral of srg is
begin
    process(clk, rst)
        variable temp : std_logic_vector(3 downto 0);  -- Temporary storage for shift register
    begin
        -- Check for clock edge and reset
        if clk'event and clk = '1' then
            if rst = '1' then
                temp := "0000";  -- Reset temp to zero
            else
                if pl = '1' then
                    -- Parallel load operation: load din into temp
                    temp := din;
                elsif lr = '1' then
                    -- Left shift operation: shift left and add '0' at LSB
                    temp := temp(2 downto 0) & '0';
                else
                    -- Right shift operation: shift right and add '0' at MSB
                    temp := '0' & temp(3 downto 1);
                end if;
            end if;
        end if;
        -- Output the current state of temp
        dout <= temp;
    end process;
end Behavioral;



Pin Locking:

## Clock Constraint
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_IBUF]
set_property PACKAGE_PIN R2 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports clk]

## Reset Signal
set_property PACKAGE_PIN T1 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports rst]

## Parallel Load Control
set_property PACKAGE_PIN U1 [get_ports pl]
set_property IOSTANDARD LVCMOS33 [get_ports pl]

## Left/Right Shift Control
set_property PACKAGE_PIN w2 [get_ports lr]
set_property IOSTANDARD LVCMOS33 [get_ports lr]

## Data Input (4 bits)
set_property PACKAGE_PIN V17 [get_ports din[0]]
set_property PACKAGE_PIN V16 [get_ports din[1]]
set_property PACKAGE_PIN W16 [get_ports din[2]]
set_property PACKAGE_PIN W17 [get_ports din[3]]
set_property IOSTANDARD LVCMOS33 [get_ports {din[*]}]

## Data Output (4 bits)
set_property PACKAGE_PIN U16 [get_ports dout[0]]
set_property PACKAGE_PIN E19 [get_ports dout[1]]
set_property PACKAGE_PIN U19 [get_ports dout[2]]
set_property PACKAGE_PIN V19 [get_ports dout[3]]
set_property IOSTANDARD LVCMOS33 [get_ports {dout[*]}]
