
---------- Begin Simulation Statistics ----------
final_tick                                82459056000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131046                       # Simulator instruction rate (inst/s)
host_mem_usage                                 720336                       # Number of bytes of host memory used
host_op_rate                                   131309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   763.09                       # Real time elapsed on the host
host_tick_rate                              108059360                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100200384                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082459                       # Number of seconds simulated
sim_ticks                                 82459056000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100200384                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.649181                       # CPI: cycles per instruction
system.cpu.discardedOps                        213554                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32797597                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606362                       # IPC: instructions per cycle
system.cpu.numCycles                        164918112                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                47349883     47.26%     47.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20682      0.02%     47.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     47.28% # Class of committed instruction
system.cpu.op_class_0::MemRead               41786327     41.70%     88.98% # Class of committed instruction
system.cpu.op_class_0::MemWrite              11043491     11.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100200384                       # Class of committed instruction
system.cpu.tickCycles                       132120515                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       107273                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        231125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           32                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          309                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1363491                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            309                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              38422                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73184                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34083                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85436                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38422                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       354983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 354983                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25221376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25221376                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123858                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123858    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123858                       # Request fanout histogram
system.membus.reqLayer0.occupancy           845892500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1162614750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            390743                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       702770                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          206                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           85970                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           291378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          291378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           445                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       390298                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1096                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2044516                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2045612                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        83328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    167841536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              167924864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          107576                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9367552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           789697                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020776                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 789356     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    341      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             789697                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1941329500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1704191497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               558232                       # number of demand (read+write) hits
system.l2.demand_hits::total                   558260                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  28                       # number of overall hits
system.l2.overall_hits::.cpu.data              558232                       # number of overall hits
system.l2.overall_hits::total                  558260                       # number of overall hits
system.l2.demand_misses::.cpu.inst                417                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123444                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123861                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               417                       # number of overall misses
system.l2.overall_misses::.cpu.data            123444                       # number of overall misses
system.l2.overall_misses::total                123861                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35790500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11268028500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11303819000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35790500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11268028500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11303819000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              445                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           681676                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               682121                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             445                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          681676                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              682121                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.937079                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.181089                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.181582                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.937079                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.181089                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.181582                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85828.537170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91280.487509                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91262.132552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85828.537170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91280.487509                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91262.132552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73184                       # number of writebacks
system.l2.writebacks::total                     73184                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123858                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123858                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31620500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10033399500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10065020000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31620500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10033399500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10065020000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.937079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.181085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.181578                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.937079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.181085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.181578                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75828.537170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81280.931781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81262.574884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75828.537170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81280.931781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81262.574884                       # average overall mshr miss latency
system.l2.replacements                         107576                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       629586                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           629586                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       629586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       629586                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          200                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              200                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          200                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          200                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            205942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205942                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85436                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7953923000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7953923000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        291378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            291378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.293214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.293214                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93098.026593                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93098.026593                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7099563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7099563000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.293214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.293214                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83098.026593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83098.026593                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 28                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              417                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35790500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35790500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            445                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85828.537170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85828.537170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31620500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.937079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75828.537170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75828.537170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        352290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            352290                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        38008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           38008                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3314105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3314105500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       390298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        390298                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.097382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.097382                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87194.945801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87194.945801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        38005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        38005                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2933836500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2933836500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.097374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.097374                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77196.066307                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77196.066307                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15942.605186                       # Cycle average of tags in use
system.l2.tags.total_refs                     1363456                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123960                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.999161                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.294369                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        47.071877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15870.238941                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968643                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973059                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          619                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9170                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6541                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11031632                       # Number of tag accesses
system.l2.tags.data_accesses                 11031632                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    146368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    246840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006196380250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8818                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8818                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              451594                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137701                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123858                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73184                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247716                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146368                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                247716                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146368                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104581                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  104877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.086414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.340898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.831694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          8795     99.74%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           21      0.24%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8818                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.596167                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.566475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.020986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6400     72.58%     72.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      0.40%     72.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2141     24.28%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      0.53%     97.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              181      2.05%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8818                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15853824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9367552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    192.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    113.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82458161000                       # Total gap between requests
system.mem_ctrls.avgGap                     418480.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        53376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15797760                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9366080                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 647303.068810295314                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 191583080.941406846046                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 113584613.435302972794                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          834                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       246882                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       146368                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     26850000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9276145500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1916259663750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32194.24                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37573.19                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13092067.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        53376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15800448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15853824                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9367552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9367552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          417                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       123441                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         123858                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        73184                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         73184                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       647303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    191615679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        192262982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       647303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       647303                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    113602465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       113602465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    113602465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       647303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    191615679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       305865447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               247674                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              146345                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        15770                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        15754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        15668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        15512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        15718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        15604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        15593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        15260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        15296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        15294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        15539                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        15228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        15356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        15604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        15570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         9212                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         9266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         9256                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         9068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         9272                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         9174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         9180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         9344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8911                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         9074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         8670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         9098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         9136                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4659108000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1238370000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9302995500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18811.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37561.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              204445                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             116625                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.55                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        72948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   345.685804                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   220.422963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   358.331453                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3518      4.82%      4.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        44412     60.88%     65.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4815      6.60%     72.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1626      2.23%     74.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1304      1.79%     76.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1828      2.51%     78.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          849      1.16%     79.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          865      1.19%     81.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13731     18.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        72948                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15851136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9366080                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              192.230384                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              113.584613                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       257575500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       136904625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      876756300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     378904140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6509037600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  17420119980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  16994702880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42574001025                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   516.304735                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43985446500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2753400000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35720209500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       263280360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       139933035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      891636060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     385016760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6509037600.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18187952160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16348107360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42724963335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.135489                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  42295891750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2753400000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  37409764250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      8832365                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8832365                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8832365                       # number of overall hits
system.cpu.icache.overall_hits::total         8832365                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          445                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            445                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          445                       # number of overall misses
system.cpu.icache.overall_misses::total           445                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37242000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37242000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37242000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37242000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8832810                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8832810                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8832810                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8832810                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000050                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000050                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000050                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 83689.887640                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 83689.887640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 83689.887640                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 83689.887640                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          206                       # number of writebacks
system.cpu.icache.writebacks::total               206                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          445                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          445                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          445                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36797000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36797000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36797000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36797000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82689.887640                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82689.887640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82689.887640                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82689.887640                       # average overall mshr miss latency
system.cpu.icache.replacements                    206                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8832365                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8832365                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          445                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           445                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37242000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8832810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8832810                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000050                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 83689.887640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 83689.887640                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          445                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36797000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36797000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82689.887640                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82689.887640                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           220.242554                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8832810                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               445                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19849.011236                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   220.242554                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.860322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.860322                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          239                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17666065                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17666065                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100200384                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50510490                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50510490                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50511084                       # number of overall hits
system.cpu.dcache.overall_hits::total        50511084                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       713139                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         713139                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       720958                       # number of overall misses
system.cpu.dcache.overall_misses::total        720958                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20944514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20944514000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20944514000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20944514000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     51223629                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51223629                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     51232042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51232042                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013922                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014072                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29369.469346                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29369.469346                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 29050.948876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 29050.948876                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       629586                       # number of writebacks
system.cpu.dcache.writebacks::total            629586                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35418                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35418                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35418                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35418                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       677721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       677721                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       681675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       681675                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17834179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17834179000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18177799000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18177799000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013231                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013231                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013306                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013306                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26314.927529                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26314.927529                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26666.371805                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26666.371805                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     39796381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        39796381                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388960                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388960                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7805386000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7805386000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     40185341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     40185341                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009679                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20067.323118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20067.323118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2617                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       386343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       386343                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7270088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7270088000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009614                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18817.703440                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18817.703440                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10714109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10714109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       324179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       324179                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13139128000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13139128000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11038288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11038288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40530.472362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40530.472362                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32801                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32801                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       291378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       291378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10564091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10564091000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 36255.623280                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36255.623280                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           594                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8413                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.929395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.929395                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3954                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3954                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    343620000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    343620000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469987                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 86904.400607                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86904.400607                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           62                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        82000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.015873                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        82000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        81000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.015873                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           63                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           63                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           503.737555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51192885                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            681676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             75.098559                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   503.737555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983862                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         103146012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        103146012                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4449736                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3674266                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88627                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2136239                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2133694                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.880865                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   76344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             532                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                274                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              258                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          156                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            43657327                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           42520408                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11121959                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82459056000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
