$date
	Fri Jan  2 22:15:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench_instruction_pointer $end
$var wire 32 ! s_oMemoryAddress [31:0] $end
$var wire 32 " s_oLinkAddress [31:0] $end
$var parameter 32 # ResetAddress $end
$var reg 1 $ Clock $end
$var reg 64 % ClockPeriod [63:0] $end
$var reg 1 & Reset $end
$var reg 1 ' s_iLoad $end
$var reg 32 ( s_iLoadAddress [31:0] $end
$var reg 1 ) s_iStall $end
$var reg 1 * s_iStride $end
$scope module DUT $end
$var wire 1 $ i_Clock $end
$var wire 1 ' i_Load $end
$var wire 32 + i_LoadAddress [31:0] $end
$var wire 1 & i_Reset $end
$var wire 1 ) i_Stall $end
$var wire 1 * i_Stride $end
$var wire 32 , o_LinkAddress [31:0] $end
$var wire 32 - o_MemoryAddress [31:0] $end
$var wire 32 . s_LinkAddress [31:0] $end
$var parameter 32 / p_ResetAddress $end
$var reg 32 0 s_IPAddress [31:0] $end
$var reg 32 1 s_IPData [31:0] $end
$var reg 1 2 s_IPWriteEnable $end
$var reg 32 3 s_Stride [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000000000000000000000 /
b10000000000000000000000 #
$end
#0
$dumpvars
b10 3
12
bx 1
bx 0
bx .
bx -
bx ,
b0 +
0*
0)
b0 (
0'
0&
b1010 %
1$
bx "
bx !
$end
#5000
b10000000000000000000000 1
1&
#10000
0$
#20000
b10000000000000000000010 "
b10000000000000000000010 ,
b10000000000000000000010 .
b10000000000000000000000 !
b10000000000000000000000 -
b10000000000000000000000 0
1$
#25000
b10000000000000000000010 1
0&
#30000
0$
#40000
b10000000000000000000100 1
b10000000000000000000100 "
b10000000000000000000100 ,
b10000000000000000000100 .
b10000000000000000000010 !
b10000000000000000000010 -
b10000000000000000000010 0
1$
#50000
b10000000000000000000110 "
b10000000000000000000110 ,
b10000000000000000000110 .
b100 3
1*
0$
#60000
b10000000000000000001000 1
b10000000000000000001000 "
b10000000000000000001000 ,
b10000000000000000001000 .
b10000000000000000000100 !
b10000000000000000000100 -
b10000000000000000000100 0
1$
