{
  "design": {
    "design_info": {
      "boundary_crc": "0x96B7762927301676",
      "device": "xc7a35ticsg324-1L",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "can_top_0": "",
      "initializer_0": "",
      "MODULE_CONTROLLER_0": "",
      "ATTACK_MODULE_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "can_signal_in": {
        "direction": "I"
      },
      "to_dominant": {
        "direction": "O"
      },
      "triger": {
        "direction": "O"
      },
      "debug_0": {
        "direction": "O"
      },
      "debug_1": {
        "direction": "O"
      },
      "debug_2": {
        "direction": "O"
      },
      "to_recessive": {
        "direction": "O"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN2_JITTER_PS": {
            "value": "166.66"
          },
          "CLKOUT1_JITTER": {
            "value": "346.176"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "301.601"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "16"
          },
          "CLKOUT2_JITTER": {
            "value": "302.524"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "301.601"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "32"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "290.458"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "301.601"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "40"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "60.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "30"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "24"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "5"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_INCLK_SWITCHOVER": {
            "value": "false"
          },
          "USE_LOCKED": {
            "value": "true"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "can_top_0": {
        "vlnv": "xilinx.com:module_ref:can_top:1.0",
        "xci_name": "design_1_can_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "can_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst_i": {
            "direction": "I"
          },
          "ale_i": {
            "direction": "I"
          },
          "rd_i": {
            "direction": "I"
          },
          "wr_i": {
            "direction": "I"
          },
          "cs_can_i": {
            "direction": "I"
          },
          "clk_i": {
            "direction": "I"
          },
          "rx_i": {
            "direction": "I"
          },
          "tx_o": {
            "direction": "O"
          },
          "bus_off_on": {
            "direction": "O"
          },
          "irq_on": {
            "direction": "O"
          },
          "clkout_o": {
            "direction": "O"
          },
          "port_0_i": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "sample_point": {
            "direction": "O"
          },
          "sample_point_q": {
            "direction": "O"
          },
          "rsyn_t": {
            "direction": "O"
          },
          "sampled_bit": {
            "direction": "O"
          },
          "go_sync": {
            "direction": "O"
          },
          "debug": {
            "direction": "O"
          }
        }
      },
      "initializer_0": {
        "vlnv": "xilinx.com:module_ref:initializer:1.0",
        "xci_name": "design_1_initializer_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "initializer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "port_0_io": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rst_o": {
            "direction": "O"
          },
          "ale_o": {
            "direction": "O"
          },
          "rd_o": {
            "direction": "O"
          },
          "wr_o": {
            "direction": "O"
          },
          "cs_can_o": {
            "direction": "O"
          },
          "clk_o": {
            "direction": "O"
          },
          "clk_i": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "32000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rx_i": {
            "direction": "O"
          },
          "tx_o": {
            "direction": "I"
          },
          "bus_off_on": {
            "direction": "I"
          },
          "irq_on": {
            "direction": "I"
          },
          "debug": {
            "direction": "O"
          }
        }
      },
      "MODULE_CONTROLLER_0": {
        "vlnv": "xilinx.com:module_ref:MODULE_CONTROLLER:1.0",
        "xci_name": "design_1_MODULE_CONTROLLER_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "MODULE_CONTROLLER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "can_signal_in": {
            "direction": "I"
          },
          "sample_point": {
            "direction": "I"
          },
          "triger": {
            "direction": "O"
          },
          "state": {
            "direction": "O"
          },
          "attack_state": {
            "direction": "O"
          },
          "debug": {
            "direction": "O"
          },
          "debug_1": {
            "direction": "O"
          },
          "debug_2": {
            "direction": "O"
          }
        }
      },
      "ATTACK_MODULE_0": {
        "vlnv": "xilinx.com:module_ref:ATTACK_MODULE:1.0",
        "xci_name": "design_1_ATTACK_MODULE_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ATTACK_MODULE",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "can_signal_in": {
            "direction": "I"
          },
          "state": {
            "direction": "I"
          },
          "attack_state": {
            "direction": "I"
          },
          "sample_point": {
            "direction": "I"
          },
          "sample_point_q": {
            "direction": "I"
          },
          "rsyn_t": {
            "direction": "I"
          },
          "go_sync": {
            "direction": "I"
          },
          "to_dominant": {
            "direction": "O"
          },
          "to_recessive": {
            "direction": "O"
          },
          "debug": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "initializer_0_rd_i": {
        "ports": [
          "initializer_0/rd_o",
          "can_top_0/rd_i"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "MODULE_CONTROLLER_0_TRIGER": {
        "ports": [
          "MODULE_CONTROLLER_0/triger",
          "triger"
        ]
      },
      "can_top_0_clkout_o": {
        "ports": [
          "can_top_0/clkout_o",
          "debug_2"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "MODULE_CONTROLLER_0/reset",
          "ATTACK_MODULE_0/rst"
        ]
      },
      "initializer_0_clk_o": {
        "ports": [
          "initializer_0/clk_o",
          "can_top_0/clk_i",
          "MODULE_CONTROLLER_0/clk",
          "ATTACK_MODULE_0/clk"
        ]
      },
      "can_signal_in_1": {
        "ports": [
          "can_signal_in",
          "can_top_0/rx_i",
          "MODULE_CONTROLLER_0/can_signal_in",
          "ATTACK_MODULE_0/can_signal_in"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "initializer_0/clk_i"
        ]
      },
      "initializer_0_wr_o": {
        "ports": [
          "initializer_0/wr_o",
          "can_top_0/wr_i"
        ]
      },
      "initializer_0_cs_can_o": {
        "ports": [
          "initializer_0/cs_can_o",
          "can_top_0/cs_can_i"
        ]
      },
      "initializer_0_rst_o": {
        "ports": [
          "initializer_0/rst_o",
          "can_top_0/rst_i"
        ]
      },
      "initializer_0_ale_o": {
        "ports": [
          "initializer_0/ale_o",
          "can_top_0/ale_i"
        ]
      },
      "initializer_0_port_0_io": {
        "ports": [
          "initializer_0/port_0_io",
          "can_top_0/port_0_i"
        ]
      },
      "can_top_0_sample_point_q": {
        "ports": [
          "can_top_0/sample_point_q",
          "debug_1",
          "ATTACK_MODULE_0/sample_point_q"
        ]
      },
      "can_top_0_sample_point": {
        "ports": [
          "can_top_0/sample_point",
          "MODULE_CONTROLLER_0/sample_point",
          "ATTACK_MODULE_0/sample_point"
        ]
      },
      "MODULE_CONTROLLER_0_attack_state": {
        "ports": [
          "MODULE_CONTROLLER_0/attack_state",
          "ATTACK_MODULE_0/attack_state"
        ]
      },
      "MODULE_CONTROLLER_0_state": {
        "ports": [
          "MODULE_CONTROLLER_0/state",
          "ATTACK_MODULE_0/state"
        ]
      },
      "ATTACK_MODULE_0_to_dominant": {
        "ports": [
          "ATTACK_MODULE_0/to_dominant",
          "to_dominant"
        ]
      },
      "ATTACK_MODULE_0_to_recessive": {
        "ports": [
          "ATTACK_MODULE_0/to_recessive",
          "to_recessive"
        ]
      },
      "can_top_0_rsyn_t": {
        "ports": [
          "can_top_0/rsyn_t",
          "ATTACK_MODULE_0/rsyn_t"
        ]
      },
      "ATTACK_MODULE_0_debug": {
        "ports": [
          "ATTACK_MODULE_0/debug",
          "debug_0"
        ]
      },
      "can_top_0_go_sync": {
        "ports": [
          "can_top_0/go_sync",
          "ATTACK_MODULE_0/go_sync"
        ]
      }
    }
  }
}