
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.12 (git sha1 2156e20)


-- Parsing `src/meta_mem.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: src/meta_mem.v
Parsing Verilog input from `src/meta_mem.v' to AST representation.
Generating RTLIL representation for module `\memory'.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_T.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: src/tetron_T.v
Parsing Verilog input from `src/tetron_T.v' to AST representation.
Generating RTLIL representation for module `\tetron_T_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:21.13-21.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:22.13-22.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:23.13-23.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:24.13-24.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:25.13-25.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:26.13-26.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:27.13-27.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:28.13-28.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:31.17-31.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:32.17-32.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:34.17-34.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:35.17-35.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:36.17-36.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:37.17-37.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:39.17-39.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:40.17-40.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:44.17-44.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:45.17-45.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:47.17-47.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:48.17-48.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:49.17-49.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:50.17-50.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:52.17-52.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:53.17-53.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:58.17-58.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:59.17-59.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:61.17-61.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:62.17-62.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:63.17-63.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:64.17-64.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:66.17-66.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:67.17-67.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_T.v:71.17-71.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_T.v:72.17-72.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_T.v:74.17-74.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_T.v:75.17-75.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_T.v:76.17-76.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_T.v:77.17-77.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_T.v:79.17-79.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_T.v:80.17-80.35.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_O.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: src/tetron_O.v
Parsing Verilog input from `src/tetron_O.v' to AST representation.
Generating RTLIL representation for module `\tetron_O_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_O.v:21.13-21.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_O.v:22.13-22.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_O.v:23.13-23.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_O.v:24.13-24.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_O.v:25.13-25.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_O.v:26.13-26.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_O.v:27.13-27.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_O.v:28.13-28.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_O.v:30.13-30.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_O.v:31.13-31.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_O.v:33.13-33.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_O.v:34.13-34.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_O.v:35.13-35.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_O.v:36.13-36.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_O.v:37.13-37.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_O.v:38.13-38.30.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_Lb.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: src/tetron_Lb.v
Parsing Verilog input from `src/tetron_Lb.v' to AST representation.
Generating RTLIL representation for module `\tetron_Lb_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:21.13-21.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:22.13-22.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:23.13-23.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:24.13-24.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:25.13-25.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:26.13-26.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:27.13-27.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:28.13-28.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:31.17-31.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:32.17-32.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:34.17-34.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:35.17-35.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:36.17-36.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:37.17-37.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:39.17-39.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:40.17-40.35.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:44.17-44.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:45.17-45.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:47.17-47.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:48.17-48.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:49.17-49.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:50.17-50.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:52.17-52.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:53.17-53.35.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:58.17-58.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:59.17-59.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:61.17-61.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:62.17-62.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:63.17-63.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:64.17-64.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:66.17-66.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:67.17-67.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_Lb.v:71.17-71.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_Lb.v:72.17-72.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_Lb.v:74.17-74.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_Lb.v:75.17-75.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_Lb.v:76.17-76.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_Lb.v:77.17-77.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_Lb.v:79.17-79.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_Lb.v:80.17-80.34.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_La.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: src/tetron_La.v
Parsing Verilog input from `src/tetron_La.v' to AST representation.
Generating RTLIL representation for module `\tetron_La_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:21.13-21.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:22.13-22.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:23.13-23.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:24.13-24.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:25.13-25.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:26.13-26.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:27.13-27.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:28.13-28.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:31.17-31.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:32.17-32.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:34.17-34.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:35.17-35.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:36.17-36.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:37.17-37.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:39.17-39.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:40.17-40.35.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:44.17-44.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:45.17-45.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:47.17-47.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:48.17-48.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:49.17-49.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:50.17-50.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:52.17-52.35.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:53.17-53.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:58.17-58.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:59.17-59.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:61.17-61.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:62.17-62.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:63.17-63.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:64.17-64.35.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:66.17-66.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:67.17-67.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_La.v:71.17-71.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_La.v:72.17-72.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_La.v:74.17-74.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_La.v:75.17-75.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_La.v:76.17-76.35.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_La.v:77.17-77.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_La.v:79.17-79.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_La.v:80.17-80.35.
Successfully finished Verilog frontend.

-- Parsing `src/shifter.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: src/shifter.v
Parsing Verilog input from `src/shifter.v' to AST representation.
Generating RTLIL representation for module `\shifter'.
Warning: wire '\debugled' is assigned in a block at src/shifter.v:53.9-53.35.
Successfully finished Verilog frontend.

-- Parsing `src/meta_memrow.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: src/meta_memrow.v
Parsing Verilog input from `src/meta_memrow.v' to AST representation.
Generating RTLIL representation for module `\memcell_row'.
Successfully finished Verilog frontend.

-- Parsing `src/meta_memcell.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: src/meta_memcell.v
Parsing Verilog input from `src/meta_memcell.v' to AST representation.
Generating RTLIL representation for module `\memcell'.
Successfully finished Verilog frontend.

-- Parsing `src/vga_core.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: src/vga_core.v
Parsing Verilog input from `src/vga_core.v' to AST representation.
Generating RTLIL representation for module `\VGAcore'.
Warning: reg '\r' is assigned in a continuous assignment at src/vga_core.v:60.12-60.50.
Warning: reg '\b' is assigned in a continuous assignment at src/vga_core.v:61.12-61.50.
Warning: reg '\g' is assigned in a continuous assignment at src/vga_core.v:62.12-62.50.
Successfully finished Verilog frontend.

-- Parsing `src/timer.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: src/timer.v
Parsing Verilog input from `src/timer.v' to AST representation.
Generating RTLIL representation for module `\timer'.
Successfully finished Verilog frontend.

-- Parsing `src/volatile_cell_storage.v' using frontend `verilog' --

11. Executing Verilog-2005 frontend: src/volatile_cell_storage.v
Parsing Verilog input from `src/volatile_cell_storage.v' to AST representation.
Generating RTLIL representation for module `\cellstorage'.
Warning: reg '\P1blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:58.12-58.127.
Warning: reg '\P2blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:59.12-59.127.
Warning: reg '\P3blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:60.12-60.127.
Warning: reg '\P4blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:61.12-61.127.
Warning: reg '\P1blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:63.12-63.127.
Warning: reg '\P2blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:64.12-64.127.
Warning: reg '\P3blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:65.12-65.127.
Warning: reg '\P4blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:66.12-66.127.
Successfully finished Verilog frontend.

-- Parsing `src/vga_pll.v' using frontend `verilog' --

12. Executing Verilog-2005 frontend: src/vga_pll.v
Parsing Verilog input from `src/vga_pll.v' to AST representation.
Generating RTLIL representation for module `\vga_pll'.
Successfully finished Verilog frontend.

-- Parsing `src/tetron_I.v' using frontend `verilog' --

13. Executing Verilog-2005 frontend: src/tetron_I.v
Parsing Verilog input from `src/tetron_I.v' to AST representation.
Generating RTLIL representation for module `\tetron_I_shaper'.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:21.13-21.30.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:22.13-22.30.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:23.13-23.30.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:24.13-24.30.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:25.13-25.30.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:26.13-26.30.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:27.13-27.30.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:28.13-28.30.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:31.17-31.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:32.17-32.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:33.17-33.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:34.17-34.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:35.17-35.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:36.17-36.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:37.17-37.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:38.17-38.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:42.17-42.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:43.17-43.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:44.17-44.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:45.17-45.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:46.17-46.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:47.17-47.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:48.17-48.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:49.17-49.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:53.17-53.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:54.17-54.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:55.17-55.34.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:56.17-56.35.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:57.17-57.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:58.17-58.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:59.17-59.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:60.17-60.34.
Warning: wire '\blk1_voffset' is assigned in a block at src/tetron_I.v:64.17-64.34.
Warning: wire '\blk1_hoffset' is assigned in a block at src/tetron_I.v:65.17-65.34.
Warning: wire '\blk2_voffset' is assigned in a block at src/tetron_I.v:66.17-66.35.
Warning: wire '\blk2_hoffset' is assigned in a block at src/tetron_I.v:67.17-67.34.
Warning: wire '\blk3_voffset' is assigned in a block at src/tetron_I.v:68.17-68.34.
Warning: wire '\blk3_hoffset' is assigned in a block at src/tetron_I.v:69.17-69.34.
Warning: wire '\blk4_voffset' is assigned in a block at src/tetron_I.v:70.17-70.34.
Warning: wire '\blk4_hoffset' is assigned in a block at src/tetron_I.v:71.17-71.34.
Successfully finished Verilog frontend.

-- Parsing `src/top.v' using frontend `verilog' --

14. Executing Verilog-2005 frontend: src/top.v
Parsing Verilog input from `src/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

-- Parsing `src/gmanager.v' using frontend `verilog' --

15. Executing Verilog-2005 frontend: src/gmanager.v
Parsing Verilog input from `src/gmanager.v' to AST representation.
Generating RTLIL representation for module `\gmanager'.
Successfully finished Verilog frontend.

-- Parsing `src/shader.v' using frontend `verilog' --

16. Executing Verilog-2005 frontend: src/shader.v
Parsing Verilog input from `src/shader.v' to AST representation.
Generating RTLIL representation for module `\shader'.
Successfully finished Verilog frontend.

-- Parsing `src/mod24.v' using frontend `verilog' --

17. Executing Verilog-2005 frontend: src/mod24.v
Parsing Verilog input from `src/mod24.v' to AST representation.
Generating RTLIL representation for module `\blknum_horizontal'.
Generating RTLIL representation for module `\offsetmap'.
Generating RTLIL representation for module `\blkoffset_horizontal'.
Successfully finished Verilog frontend.

-- Parsing `src/color_lut.v' using frontend `verilog' --

18. Executing Verilog-2005 frontend: src/color_lut.v
Parsing Verilog input from `src/color_lut.v' to AST representation.
Generating RTLIL representation for module `\color_lut'.
Successfully finished Verilog frontend.

-- Parsing `src/blockmemory.v' using frontend `verilog' --

19. Executing Verilog-2005 frontend: src/blockmemory.v
Parsing Verilog input from `src/blockmemory.v' to AST representation.
Generating RTLIL representation for module `\blkmemory'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top top -json fpga/vga_tetris.json' --

20. Executing SYNTH_ICE40 pass.

20.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

20.2. Executing HIERARCHY pass (managing design hierarchy).

20.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \VGAcore
Used module:     \gmanager
Used module:         \color_lut
Used module:         \shader
Used module:         \blkoffset_horizontal
Used module:             \offsetmap
Used module:         \blknum_horizontal
Used module:     \cellstorage
Used module:         \tetron_T_shaper
Used module:         \tetron_Lb_shaper
Used module:         \tetron_La_shaper
Used module:         \tetron_O_shaper
Used module:         \tetron_I_shaper
Used module:     \blkmemory
Used module:         \memory
Used module:             \memcell_row
Used module:                 \memcell
Used module:         \shifter
Used module:     \vga_pll
Used module:     \timer
Reprocessing module cellstorage because instantiated module tetron_I_shaper has become available.
Generating RTLIL representation for module `\cellstorage'.
Warning: reg '\P1blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:58.12-58.127.
Warning: reg '\P2blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:59.12-59.127.
Warning: reg '\P3blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:60.12-60.127.
Warning: reg '\P4blk_v' is assigned in a continuous assignment at src/volatile_cell_storage.v:61.12-61.127.
Warning: reg '\P1blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:63.12-63.127.
Warning: reg '\P2blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:64.12-64.127.
Warning: reg '\P3blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:65.12-65.127.
Warning: reg '\P4blk_h' is assigned in a continuous assignment at src/volatile_cell_storage.v:66.12-66.127.

20.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \VGAcore
Used module:     \gmanager
Used module:         \color_lut
Used module:         \shader
Used module:         \blkoffset_horizontal
Used module:             \offsetmap
Used module:         \blknum_horizontal
Used module:     \cellstorage
Used module:         \tetron_T_shaper
Used module:         \tetron_Lb_shaper
Used module:         \tetron_La_shaper
Used module:         \tetron_O_shaper
Used module:         \tetron_I_shaper
Used module:     \blkmemory
Used module:         \memory
Used module:             \memcell_row
Used module:                 \memcell
Used module:         \shifter
Used module:     \vga_pll
Used module:     \timer

20.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \VGAcore
Used module:     \gmanager
Used module:         \color_lut
Used module:         \shader
Used module:         \blkoffset_horizontal
Used module:             \offsetmap
Used module:         \blknum_horizontal
Used module:     \cellstorage
Used module:         \tetron_T_shaper
Used module:         \tetron_Lb_shaper
Used module:         \tetron_La_shaper
Used module:         \tetron_O_shaper
Used module:         \tetron_I_shaper
Used module:     \blkmemory
Used module:         \memory
Used module:             \memcell_row
Used module:                 \memcell
Used module:         \shifter
Used module:     \vga_pll
Used module:     \timer
Removed 0 unused modules.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_3_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_3_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_2_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_2_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_1_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_1_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_0_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.hitbox_checker_0_x from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.color_requestor_y from 5 bits to 6 bits.
Warning: Resizing cell port blkmemory.mem.color_requestor_x from 5 bits to 6 bits.
Warning: Resizing cell port gmanager.hh.blkid from 5 bits to 6 bits.

20.3. Executing PROC pass (convert processes to netlists).

20.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

20.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$src/volatile_cell_storage.v:130$1421 in module cellstorage.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1196 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1189 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1185 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1178 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1175 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1172 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1169 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1166 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1158 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1151 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1147 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1140 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1137 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1134 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1131 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1128 in module SB_DFFSR.
Marked 6 switch rules as full_case in process $proc$src/blockmemory.v:96$925 in module blkmemory.
Marked 1 switch rules as full_case in process $proc$src/color_lut.v:8$908 in module color_lut.
Marked 2 switch rules as full_case in process $proc$src/gmanager.v:69$676 in module gmanager.
Marked 1 switch rules as full_case in process $proc$src/tetron_I.v:19$654 in module tetron_I_shaper.
Marked 2 switch rules as full_case in process $proc$src/timer.v:10$527 in module timer.
Marked 1 switch rules as full_case in process $proc$src/vga_core.v:64$511 in module VGAcore.
Marked 2 switch rules as full_case in process $proc$src/meta_memcell.v:22$505 in module memcell.
Marked 1 switch rules as full_case in process $proc$src/tetron_La.v:19$384 in module tetron_La_shaper.
Marked 1 switch rules as full_case in process $proc$src/tetron_Lb.v:19$378 in module tetron_Lb_shaper.
Marked 1 switch rules as full_case in process $proc$src/tetron_O.v:19$376 in module tetron_O_shaper.
Marked 1 switch rules as full_case in process $proc$src/tetron_T.v:19$370 in module tetron_T_shaper.
Removed a total of 0 dead cases.

20.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 26 redundant assignments.
Promoted 116 assignments to connections.

20.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1199'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1188'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1177'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1174'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1171'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1168'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1165'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1163'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1161'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1157'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1150'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1146'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1139'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1136'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1133'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1130'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1127'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1125'.
  Set init value: \Q = 1'0
Found init rule in `\top.$proc$src/top.v:30$662'.
  Set init value: \resetn_gen = 4'0000

20.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1196'.
Found async reset \R in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1185'.
Found async reset \S in `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1175'.
Found async reset \R in `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1169'.
Found async reset \S in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1158'.
Found async reset \R in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1147'.
Found async reset \S in `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1137'.
Found async reset \R in `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1131'.

20.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
Creating decoders for process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
     1/19: $0\buttdebounceR[5:0]
     2/19: $0\buttdebounceT[5:0]
     3/19: $0\buttdebounceL[5:0]
     4/19: $0\state[7:0]
     5/19: $0\process_decline[0:0]
     6/19: $0\process_steal[0:0]
     7/19: $0\postdecline_cool[0:0]
     8/19: $0\cooldown[0:0]
     9/19: $0\movement_available[0:0]
    10/19: $0\tetron_type[3:0]
    11/19: $0\keep_tetron_rotation[2:0]
    12/19: $0\keep_tetron_h[4:0]
    13/19: $0\keep_tetron_v[4:0]
    14/19: $0\tetron_h[4:0]
    15/19: $0\tetron_v[4:0]
    16/19: $0\volatile_blk_color[2:0]
    17/19: $0\movement_intent[0:0]
    18/19: $0\movement_request[0:0]
    19/19: $0\tetron_rotation[2:0]
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1199'.
Creating decoders for process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1195'.
Creating decoders for process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1189'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1188'.
Creating decoders for process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1184'.
Creating decoders for process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1178'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1177'.
Creating decoders for process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1175'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1174'.
Creating decoders for process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1172'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1171'.
Creating decoders for process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1169'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1168'.
Creating decoders for process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1166'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1165'.
Creating decoders for process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1164'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1163'.
Creating decoders for process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$1162'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1161'.
Creating decoders for process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1158'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1157'.
Creating decoders for process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1151'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1150'.
Creating decoders for process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1147'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1146'.
Creating decoders for process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1140'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1139'.
Creating decoders for process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1137'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1136'.
Creating decoders for process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1134'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1133'.
Creating decoders for process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1131'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1130'.
Creating decoders for process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1128'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1127'.
Creating decoders for process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1126'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1125'.
Creating decoders for process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$1124'.
Creating decoders for process `\blkmemory.$proc$src/blockmemory.v:96$925'.
     1/12: $0\perq[3:0]
     2/12: $0\resetperiod_state[20:0]
     3/12: $0\resetperiod[0:0]
     4/12: $0\stealstatus[3:0]
     5/12: $0\mm_colorsetter_value[2:0]
     6/12: $0\mm_colorsetter_commit[0:0]
     7/12: $0\mm_colosetter_y[5:0]
     8/12: $0\mm_colosetter_x[5:0]
     9/12: $0\proposed_memval[2:0]
    10/12: $0\movement_steal[0:0]
    11/12: $0\movement_commit[0:0]
    12/12: $0\movement_declined[0:0]
Creating decoders for process `\color_lut.$proc$src/color_lut.v:8$908'.
     1/1: $0\color[11:0]
Creating decoders for process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
Creating decoders for process `\gmanager.$proc$src/gmanager.v:69$676'.
     1/4: $2\pixstream[11:0]
     2/4: $2\ipixstream[11:0]
     3/4: $1\ipixstream[11:0]
     4/4: $1\pixstream[11:0]
Creating decoders for process `\top.$proc$src/top.v:30$662'.
Creating decoders for process `\top.$proc$src/top.v:34$660'.
Creating decoders for process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\timer.$proc$src/timer.v:10$527'.
     1/2: $0\counter[24:0]
     2/2: $0\trigger[0:0]
Creating decoders for process `\VGAcore.$proc$src/vga_core.v:64$511'.
     1/11: $0\proposed_b[3:0]
     2/11: $0\proposed_g[3:0]
     3/11: $0\proposed_r[3:0]
     4/11: $0\hscan_pos[9:0]
     5/11: $0\v_drawing_pixels[0:0]
     6/11: $0\h_drawing_pixels[0:0]
     7/11: $0\vscan_pos[9:0]
     8/11: $0\vreadwire[9:0]
     9/11: $0\hreadwire[9:0]
    10/11: $0\v_sync[0:0]
    11/11: $0\h_sync[0:0]
Creating decoders for process `\memcell.$proc$src/meta_memcell.v:22$505'.
     1/1: $0\priv_mem[2:0]
Creating decoders for process `\shifter.$proc$src/shifter.v:28$404'.
Creating decoders for process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]
Creating decoders for process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
     1/8: $0\blk4_hoffset[4:0]
     2/8: $0\blk4_voffset[4:0]
     3/8: $0\blk3_hoffset[4:0]
     4/8: $0\blk3_voffset[4:0]
     5/8: $0\blk2_hoffset[4:0]
     6/8: $0\blk2_voffset[4:0]
     7/8: $0\blk1_hoffset[4:0]
     8/8: $0\blk1_voffset[4:0]

20.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cellstorage.\itetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\itetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\itetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\itetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\itetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\otetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\latetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\lbtetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_h[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[0]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[1]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[2]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\cellstorage.\ttetron_blk_v[3]' from process `\cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
No latch inferred for signal `\color_lut.\color' from process `\color_lut.$proc$src/color_lut.v:8$908'.
No latch inferred for signal `\blknum_horizontal.\locators[0]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[1]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[2]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[3]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[4]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[5]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[6]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[7]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[8]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[9]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[10]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[11]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[12]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[13]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[14]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[15]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[16]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[17]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[18]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[19]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[20]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[21]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[22]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.
No latch inferred for signal `\blknum_horizontal.\locators[23]' from process `\blknum_horizontal.$proc$src/mod24.v:0$758'.

20.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cellstorage.\tetron_rotation' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `\cellstorage.\movement_request' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `\cellstorage.\movement_intent' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `\cellstorage.\volatile_blk_color' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2432' with positive edge clock.
Creating register for signal `\cellstorage.\tetron_v' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2433' with positive edge clock.
Creating register for signal `\cellstorage.\tetron_h' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2434' with positive edge clock.
Creating register for signal `\cellstorage.\keep_tetron_v' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2435' with positive edge clock.
Creating register for signal `\cellstorage.\keep_tetron_h' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2436' with positive edge clock.
Creating register for signal `\cellstorage.\keep_tetron_rotation' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2437' with positive edge clock.
Creating register for signal `\cellstorage.\tetron_type' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2438' with positive edge clock.
Creating register for signal `\cellstorage.\movement_available' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `\cellstorage.\cooldown' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2440' with positive edge clock.
Creating register for signal `\cellstorage.\postdecline_cool' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `\cellstorage.\process_steal' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `\cellstorage.\state' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `\cellstorage.\buttdebounceL' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `\cellstorage.\buttdebounceR' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `\cellstorage.\buttdebounceT' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `\cellstorage.\process_decline' using process `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1196'.
  created $adff cell `$procdff$2448' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1189'.
  created $dff cell `$procdff$2449' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1185'.
  created $adff cell `$procdff$2450' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1178'.
  created $dff cell `$procdff$2451' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1175'.
  created $adff cell `$procdff$2452' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1172'.
  created $dff cell `$procdff$2453' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1169'.
  created $adff cell `$procdff$2454' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1166'.
  created $dff cell `$procdff$2455' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1164'.
  created $dff cell `$procdff$2456' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$1162'.
  created $dff cell `$procdff$2457' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1158'.
  created $adff cell `$procdff$2458' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1151'.
  created $dff cell `$procdff$2459' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1147'.
  created $adff cell `$procdff$2460' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1140'.
  created $dff cell `$procdff$2461' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1137'.
  created $adff cell `$procdff$2462' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1134'.
  created $dff cell `$procdff$2463' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1131'.
  created $adff cell `$procdff$2464' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1128'.
  created $dff cell `$procdff$2465' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1126'.
  created $dff cell `$procdff$2466' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$1124'.
  created $dff cell `$procdff$2467' with positive edge clock.
Creating register for signal `\blkmemory.\movement_declined' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2468' with positive edge clock.
Creating register for signal `\blkmemory.\movement_commit' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2469' with positive edge clock.
Creating register for signal `\blkmemory.\movement_steal' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2470' with positive edge clock.
Creating register for signal `\blkmemory.\proposed_memval' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2471' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colosetter_x' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2472' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colosetter_y' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2473' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colorsetter_commit' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2474' with positive edge clock.
Creating register for signal `\blkmemory.\mm_colorsetter_value' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2475' with positive edge clock.
Creating register for signal `\blkmemory.\stealstatus' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2476' with positive edge clock.
Creating register for signal `\blkmemory.\resetperiod' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2477' with positive edge clock.
Creating register for signal `\blkmemory.\resetperiod_state' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2478' with positive edge clock.
Creating register for signal `\blkmemory.\perq' using process `\blkmemory.$proc$src/blockmemory.v:96$925'.
  created $dff cell `$procdff$2479' with positive edge clock.
Creating register for signal `\gmanager.\pixstream' using process `\gmanager.$proc$src/gmanager.v:69$676'.
  created $dff cell `$procdff$2480' with positive edge clock.
Creating register for signal `\gmanager.\ipixstream' using process `\gmanager.$proc$src/gmanager.v:69$676'.
  created $dff cell `$procdff$2481' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$src/top.v:34$660'.
  created $dff cell `$procdff$2482' with positive edge clock.
Creating register for signal `\top.\resetn_gen' using process `\top.$proc$src/top.v:34$660'.
  created $dff cell `$procdff$2483' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk1_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2484' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk1_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2485' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk2_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2486' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk2_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2487' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk3_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2488' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk3_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2489' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk4_voffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2490' with positive edge clock.
Creating register for signal `\tetron_I_shaper.\blk4_hoffset' using process `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
  created $dff cell `$procdff$2491' with positive edge clock.
Creating register for signal `\timer.\trigger' using process `\timer.$proc$src/timer.v:10$527'.
  created $dff cell `$procdff$2492' with positive edge clock.
Creating register for signal `\timer.\counter' using process `\timer.$proc$src/timer.v:10$527'.
  created $dff cell `$procdff$2493' with positive edge clock.
Creating register for signal `\VGAcore.\h_sync' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2494' with positive edge clock.
Creating register for signal `\VGAcore.\v_sync' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2495' with positive edge clock.
Creating register for signal `\VGAcore.\hreadwire' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2496' with positive edge clock.
Creating register for signal `\VGAcore.\vreadwire' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2497' with positive edge clock.
Creating register for signal `\VGAcore.\hscan_pos' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2498' with positive edge clock.
Creating register for signal `\VGAcore.\vscan_pos' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2499' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_r' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2500' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_b' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2501' with positive edge clock.
Creating register for signal `\VGAcore.\proposed_g' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2502' with positive edge clock.
Creating register for signal `\VGAcore.\h_drawing_pixels' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2503' with positive edge clock.
Creating register for signal `\VGAcore.\v_drawing_pixels' using process `\VGAcore.$proc$src/vga_core.v:64$511'.
  created $dff cell `$procdff$2504' with positive edge clock.
Creating register for signal `\memcell.\priv_mem' using process `\memcell.$proc$src/meta_memcell.v:22$505'.
  created $dff cell `$procdff$2505' with positive edge clock.
Creating register for signal `\shifter.\rowshift' using process `\shifter.$proc$src/shifter.v:28$404'.
  created $dff cell `$procdff$2506' with positive edge clock.
Creating register for signal `\shifter.\debugled' using process `\shifter.$proc$src/shifter.v:28$404'.
  created $dff cell `$procdff$2507' with positive edge clock.
Creating register for signal `\shifter.\totp' using process `\shifter.$proc$src/shifter.v:28$404'.
  created $dff cell `$procdff$2508' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk1_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2509' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk1_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2510' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk2_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2511' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk2_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2512' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk3_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2513' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk3_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2514' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk4_voffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2515' with positive edge clock.
Creating register for signal `\tetron_La_shaper.\blk4_hoffset' using process `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
  created $dff cell `$procdff$2516' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk1_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2517' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk1_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk2_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk2_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk3_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk3_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk4_voffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2523' with positive edge clock.
Creating register for signal `\tetron_Lb_shaper.\blk4_hoffset' using process `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
  created $dff cell `$procdff$2524' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk1_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2525' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk1_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2526' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk2_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk2_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2528' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk3_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk3_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk4_voffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `\tetron_O_shaper.\blk4_hoffset' using process `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk1_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk1_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk2_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk2_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk3_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk3_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk4_voffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `\tetron_T_shaper.\blk4_hoffset' using process `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
  created $dff cell `$procdff$2540' with positive edge clock.

20.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

20.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `cellstorage.$proc$src/volatile_cell_storage.v:0$1467'.
Found and cleaned up 12 empty switches in `\cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
Removing empty process `cellstorage.$proc$src/volatile_cell_storage.v:130$1421'.
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1199'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1196'.
Removing empty process `SB_DFFNES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1386$1196'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1195'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1189'.
Removing empty process `SB_DFFNESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1328$1189'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1188'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1185'.
Removing empty process `SB_DFFNER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1251$1185'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1184'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1178'.
Removing empty process `SB_DFFNESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1193$1178'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1177'.
Removing empty process `SB_DFFNS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1122$1175'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1174'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1172'.
Removing empty process `SB_DFFNSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1072$1172'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1171'.
Removing empty process `SB_DFFNR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:1001$1169'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1168'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1166'.
Removing empty process `SB_DFFNSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:951$1166'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1165'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1164'.
Removing empty process `SB_DFFNE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:906$1164'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1163'.
Removing empty process `SB_DFFN.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:868$1162'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1161'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1158'.
Removing empty process `SB_DFFES.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:789$1158'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1157'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1151'.
Removing empty process `SB_DFFESS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:731$1151'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1150'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1147'.
Removing empty process `SB_DFFER.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:654$1147'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1146'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1140'.
Removing empty process `SB_DFFESR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:596$1140'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1139'.
Removing empty process `SB_DFFS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:525$1137'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1136'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1134'.
Removing empty process `SB_DFFSS.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:475$1134'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1133'.
Removing empty process `SB_DFFR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:404$1131'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1130'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1128'.
Removing empty process `SB_DFFSR.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:354$1128'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1127'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1126'.
Removing empty process `SB_DFFE.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:309$1126'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:0$1125'.
Removing empty process `SB_DFF.$proc$/usr/bin/../share/yosys/ice40/cells_sim.v:271$1124'.
Found and cleaned up 18 empty switches in `\blkmemory.$proc$src/blockmemory.v:96$925'.
Removing empty process `blkmemory.$proc$src/blockmemory.v:96$925'.
Found and cleaned up 1 empty switch in `\color_lut.$proc$src/color_lut.v:8$908'.
Removing empty process `color_lut.$proc$src/color_lut.v:8$908'.
Removing empty process `blknum_horizontal.$proc$src/mod24.v:0$758'.
Found and cleaned up 3 empty switches in `\gmanager.$proc$src/gmanager.v:69$676'.
Removing empty process `gmanager.$proc$src/gmanager.v:69$676'.
Removing empty process `top.$proc$src/top.v:30$662'.
Removing empty process `top.$proc$src/top.v:34$660'.
Found and cleaned up 5 empty switches in `\tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
Removing empty process `tetron_I_shaper.$proc$src/tetron_I.v:19$654'.
Found and cleaned up 2 empty switches in `\timer.$proc$src/timer.v:10$527'.
Removing empty process `timer.$proc$src/timer.v:10$527'.
Found and cleaned up 3 empty switches in `\VGAcore.$proc$src/vga_core.v:64$511'.
Removing empty process `VGAcore.$proc$src/vga_core.v:64$511'.
Found and cleaned up 3 empty switches in `\memcell.$proc$src/meta_memcell.v:22$505'.
Removing empty process `memcell.$proc$src/meta_memcell.v:22$505'.
Removing empty process `shifter.$proc$src/shifter.v:28$404'.
Found and cleaned up 5 empty switches in `\tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
Removing empty process `tetron_La_shaper.$proc$src/tetron_La.v:19$384'.
Found and cleaned up 5 empty switches in `\tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
Removing empty process `tetron_Lb_shaper.$proc$src/tetron_Lb.v:19$378'.
Found and cleaned up 1 empty switch in `\tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
Removing empty process `tetron_O_shaper.$proc$src/tetron_O.v:19$376'.
Found and cleaned up 5 empty switches in `\tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
Removing empty process `tetron_T_shaper.$proc$src/tetron_T.v:19$370'.
Cleaned up 81 empty switches.

20.3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module cellstorage.
<suppressed ~21 debug messages>
Optimizing module blkmemory.
<suppressed ~15 debug messages>
Optimizing module color_lut.
<suppressed ~1 debug messages>
Optimizing module blkoffset_horizontal.
Optimizing module offsetmap.
<suppressed ~1 debug messages>
Optimizing module blknum_horizontal.
<suppressed ~1 debug messages>
Optimizing module shader.
<suppressed ~1 debug messages>
Optimizing module gmanager.
<suppressed ~5 debug messages>
Optimizing module top.
Optimizing module tetron_I_shaper.
<suppressed ~9 debug messages>
Optimizing module vga_pll.
Optimizing module timer.
<suppressed ~2 debug messages>
Optimizing module VGAcore.
<suppressed ~11 debug messages>
Optimizing module memcell.
<suppressed ~2 debug messages>
Optimizing module memcell_row.
<suppressed ~2 debug messages>
Optimizing module shifter.
<suppressed ~15 debug messages>
Optimizing module tetron_La_shaper.
<suppressed ~9 debug messages>
Optimizing module tetron_Lb_shaper.
<suppressed ~9 debug messages>
Optimizing module tetron_O_shaper.
<suppressed ~4 debug messages>
Optimizing module tetron_T_shaper.
<suppressed ~9 debug messages>
Optimizing module memory.
<suppressed ~6 debug messages>

20.4. Executing FLATTEN pass (flatten design).
Deleting now unused module cellstorage.
Deleting now unused module blkmemory.
Deleting now unused module color_lut.
Deleting now unused module blkoffset_horizontal.
Deleting now unused module offsetmap.
Deleting now unused module blknum_horizontal.
Deleting now unused module shader.
Deleting now unused module gmanager.
Deleting now unused module tetron_I_shaper.
Deleting now unused module vga_pll.
Deleting now unused module timer.
Deleting now unused module VGAcore.
Deleting now unused module memcell.
Deleting now unused module memcell_row.
Deleting now unused module shifter.
Deleting now unused module tetron_La_shaper.
Deleting now unused module tetron_Lb_shaper.
Deleting now unused module tetron_O_shaper.
Deleting now unused module tetron_T_shaper.
Deleting now unused module memory.
<suppressed ~52 debug messages>

20.5. Executing TRIBUF pass.

20.6. Executing DEMINOUT pass (demote inout ports to input or output).

20.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~20 debug messages>

20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 298 unused cells and 2730 unused wires.
<suppressed ~335 debug messages>

20.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\led2 is used but has no driver.
Warning: Wire top.\memory.mem.rowfull_stat [22] is used but has no driver.
Found and reported 2 problems.

20.10. Executing OPT pass (performing simple optimizations).

20.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

20.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1617 debug messages>
Removed a total of 539 cells.

20.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\memory.$procmux$1753: \memory.resetperiod -> 1'0
      Replacing known input bits on port A of cell $flatten\memory.$procmux$1751: \memory.resetperiod -> 1'1
      Replacing known input bits on port A of cell $flatten\vcell.$procmux$1529: \vcell.movement_available -> 1'1
      Replacing known input bits on port A of cell $flatten\vcell.$procmux$1522: \vcell.movement_available -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\game_manager.$procmux$1979.
    dead port 2/2 on $mux $flatten\game_manager.$procmux$1982.
    dead port 2/2 on $mux $flatten\game_manager.$procmux$1988.
Removed 3 multiplexer ports.
<suppressed ~761 debug messages>

20.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

20.10.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\vcell.\oshaper.$procdff$2525 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\vcell.\oshaper.$procdff$2525 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\vcell.\oshaper.$procdff$2525 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\vcell.\oshaper.$procdff$2525 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\vcell.\oshaper.$procdff$2525 ($dff) from module top.

20.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 624 unused wires.
<suppressed ~82 debug messages>

20.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

20.10.9. Rerunning OPT passes. (Maybe there is more to do..)

20.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~758 debug messages>

20.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.10.13. Executing OPT_DFF pass (perform DFF optimizations).

20.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

20.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.10.16. Rerunning OPT passes. (Maybe there is more to do..)

20.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~758 debug messages>

20.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.10.20. Executing OPT_DFF pass (perform DFF optimizations).

20.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.10.23. Finished OPT passes. (There is nothing left to do.)

20.11. Executing FSM pass (extract and optimize FSM).

20.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.game_manager.ipixstream as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.memory.stealstatus.
Not marking top.vcell.ishaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.ishaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lashaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.lbshaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.oshaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk1_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk1_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk2_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk2_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk3_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk3_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk4_hoffset as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.vcell.tshaper.blk4_voffset as FSM state register:
    Users of register don't seem to benefit from recoding.

20.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\memory.stealstatus' from module `\top'.
  found $dff cell for state register: $flatten\memory.$procdff$2476
  root of input selection tree: $flatten\memory.$0\stealstatus[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \reset
  found state code: 4'0000
  found ctrl input: \memory.resetperiod
  found ctrl input: $flatten\memory.$gt$src/blockmemory.v:142$942_Y
  found ctrl input: $flatten\memory.$and$src/blockmemory.v:133$940_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:133$939_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:143$943_Y
  found ctrl input: $flatten\memory.$procmux$1779_CMP
  found ctrl input: \vcell.movement_intent
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:181$953_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:173$951_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:165$949_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:157$947_Y
  found ctrl input: $flatten\memory.$eq$src/blockmemory.v:149$945_Y
  found state code: 4'0001
  found state code: 4'0010
  found state code: 4'0011
  found state code: 4'0100
  found state code: 4'0101
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:186$954_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:181$953_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:173$951_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:165$949_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:157$947_Y
  found ctrl output: $flatten\memory.$eq$src/blockmemory.v:149$945_Y
  ctrl inputs: { \vcell.movement_intent \memory.resetperiod $flatten\memory.$eq$src/blockmemory.v:133$939_Y $flatten\memory.$and$src/blockmemory.v:133$940_Y $flatten\memory.$gt$src/blockmemory.v:142$942_Y $flatten\memory.$eq$src/blockmemory.v:143$943_Y $flatten\memory.$procmux$1779_CMP \reset }
  ctrl outputs: { $flatten\memory.$0\stealstatus[3:0] $flatten\memory.$eq$src/blockmemory.v:149$945_Y $flatten\memory.$eq$src/blockmemory.v:157$947_Y $flatten\memory.$eq$src/blockmemory.v:165$949_Y $flatten\memory.$eq$src/blockmemory.v:173$951_Y $flatten\memory.$eq$src/blockmemory.v:181$953_Y $flatten\memory.$eq$src/blockmemory.v:186$954_Y }
  transition:     4'0000 8'-------0 ->     4'0000 10'0000100000
  transition:     4'0000 8'-0000--1 ->     4'0000 10'0000100000
  transition:     4'0000 8'-0100--1 ->     4'0000 10'0000100000
  transition:     4'0000 8'-0-10--1 ->     4'0000 10'0000100000
  transition:     4'0000 8'-00010-1 ->     4'0000 10'0000100000
  transition:     4'0000 8'-01010-1 ->     4'0000 10'0000100000
  transition:     4'0000 8'-0-110-1 ->     4'0000 10'0000100000
  transition:     4'0000 8'-0001101 ->     4'0000 10'0000100000
  transition:     4'0000 8'-0101101 ->     4'0000 10'0000100000
  transition:     4'0000 8'-0-11101 ->     4'0000 10'0000100000
  transition:     4'0000 8'00--1111 ->     4'0001 10'0001100000
  transition:     4'0000 8'10001111 ->     4'0000 10'0000100000
  transition:     4'0000 8'10101111 ->     4'0000 10'0000100000
  transition:     4'0000 8'10-11111 ->     4'0000 10'0000100000
  transition:     4'0000 8'-1-----1 ->     4'0000 10'0000100000
  transition:     4'0100 8'-------0 ->     4'0000 10'0000000010
  transition:     4'0100 8'-0000--1 ->     4'0100 10'0100000010
  transition:     4'0100 8'-0100--1 ->     4'0000 10'0000000010
  transition:     4'0100 8'-0-10--1 ->     4'0100 10'0100000010
  transition:     4'0100 8'-00010-1 ->     4'0100 10'0100000010
  transition:     4'0100 8'-01010-1 ->     4'0000 10'0000000010
  transition:     4'0100 8'-0-110-1 ->     4'0100 10'0100000010
  transition:     4'0100 8'-0001101 ->     4'0100 10'0100000010
  transition:     4'0100 8'-0101101 ->     4'0000 10'0000000010
  transition:     4'0100 8'-0-11101 ->     4'0100 10'0100000010
  transition:     4'0100 8'00--1111 ->     4'0101 10'0101000010
  transition:     4'0100 8'10001111 ->     4'0100 10'0100000010
  transition:     4'0100 8'10101111 ->     4'0000 10'0000000010
  transition:     4'0100 8'10-11111 ->     4'0100 10'0100000010
  transition:     4'0100 8'-1-----1 ->     4'0100 10'0100000010
  transition:     4'0010 8'-------0 ->     4'0000 10'0000001000
  transition:     4'0010 8'-0000--1 ->     4'0010 10'0010001000
  transition:     4'0010 8'-0100--1 ->     4'0000 10'0000001000
  transition:     4'0010 8'-0-10--1 ->     4'0010 10'0010001000
  transition:     4'0010 8'-00010-1 ->     4'0010 10'0010001000
  transition:     4'0010 8'-01010-1 ->     4'0000 10'0000001000
  transition:     4'0010 8'-0-110-1 ->     4'0010 10'0010001000
  transition:     4'0010 8'-0001101 ->     4'0010 10'0010001000
  transition:     4'0010 8'-0101101 ->     4'0000 10'0000001000
  transition:     4'0010 8'-0-11101 ->     4'0010 10'0010001000
  transition:     4'0010 8'00--1111 ->     4'0011 10'0011001000
  transition:     4'0010 8'10001111 ->     4'0010 10'0010001000
  transition:     4'0010 8'10101111 ->     4'0000 10'0000001000
  transition:     4'0010 8'10-11111 ->     4'0010 10'0010001000
  transition:     4'0010 8'-1-----1 ->     4'0010 10'0010001000
  transition:     4'0001 8'-------0 ->     4'0000 10'0000010000
  transition:     4'0001 8'-0000--1 ->     4'0001 10'0001010000
  transition:     4'0001 8'-0100--1 ->     4'0000 10'0000010000
  transition:     4'0001 8'-0-10--1 ->     4'0001 10'0001010000
  transition:     4'0001 8'-00010-1 ->     4'0001 10'0001010000
  transition:     4'0001 8'-01010-1 ->     4'0000 10'0000010000
  transition:     4'0001 8'-0-110-1 ->     4'0001 10'0001010000
  transition:     4'0001 8'-0001101 ->     4'0001 10'0001010000
  transition:     4'0001 8'-0101101 ->     4'0000 10'0000010000
  transition:     4'0001 8'-0-11101 ->     4'0001 10'0001010000
  transition:     4'0001 8'00--1111 ->     4'0010 10'0010010000
  transition:     4'0001 8'10001111 ->     4'0001 10'0001010000
  transition:     4'0001 8'10101111 ->     4'0000 10'0000010000
  transition:     4'0001 8'10-11111 ->     4'0001 10'0001010000
  transition:     4'0001 8'-1-----1 ->     4'0001 10'0001010000
  transition:     4'0101 8'-------0 ->     4'0000 10'0000000001
  transition:     4'0101 8'-0000--1 ->     4'0101 10'0101000001
  transition:     4'0101 8'-0100--1 ->     4'0000 10'0000000001
  transition:     4'0101 8'-0-10--1 ->     4'0101 10'0101000001
  transition:     4'0101 8'-00010-1 ->     4'0101 10'0101000001
  transition:     4'0101 8'-01010-1 ->     4'0000 10'0000000001
  transition:     4'0101 8'-0-110-1 ->     4'0101 10'0101000001
  transition:     4'0101 8'-0001101 ->     4'0101 10'0101000001
  transition:     4'0101 8'-0101101 ->     4'0000 10'0000000001
  transition:     4'0101 8'-0-11101 ->     4'0101 10'0101000001
  transition:     4'0101 8'00001111 ->     4'0101 10'0101000001
  transition:     4'0101 8'00101111 ->     4'0000 10'0000000001
  transition:     4'0101 8'00-11111 ->     4'0101 10'0101000001
  transition:     4'0101 8'10001111 ->     4'0101 10'0101000001
  transition:     4'0101 8'10101111 ->     4'0000 10'0000000001
  transition:     4'0101 8'10-11111 ->     4'0101 10'0101000001
  transition:     4'0101 8'-1-----1 ->     4'0101 10'0101000001
  transition:     4'0011 8'-------0 ->     4'0000 10'0000000100
  transition:     4'0011 8'-0000--1 ->     4'0011 10'0011000100
  transition:     4'0011 8'-0100--1 ->     4'0000 10'0000000100
  transition:     4'0011 8'-0-10--1 ->     4'0011 10'0011000100
  transition:     4'0011 8'-00010-1 ->     4'0011 10'0011000100
  transition:     4'0011 8'-01010-1 ->     4'0000 10'0000000100
  transition:     4'0011 8'-0-110-1 ->     4'0011 10'0011000100
  transition:     4'0011 8'-0001101 ->     4'0011 10'0011000100
  transition:     4'0011 8'-0101101 ->     4'0000 10'0000000100
  transition:     4'0011 8'-0-11101 ->     4'0011 10'0011000100
  transition:     4'0011 8'00--1111 ->     4'0100 10'0100000100
  transition:     4'0011 8'10001111 ->     4'0011 10'0011000100
  transition:     4'0011 8'10101111 ->     4'0000 10'0000000100
  transition:     4'0011 8'10-11111 ->     4'0011 10'0011000100
  transition:     4'0011 8'-1-----1 ->     4'0011 10'0011000100

20.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\memory.stealstatus$2541' from module `\top'.
  Merging pattern 8'-0001101 and 8'-0101101 from group (0 0 10'0000100000).
  Merging pattern 8'-0101101 and 8'-0001101 from group (0 0 10'0000100000).
  Merging pattern 8'10001111 and 8'10101111 from group (0 0 10'0000100000).
  Merging pattern 8'10101111 and 8'10001111 from group (0 0 10'0000100000).
  Merging pattern 8'-00010-1 and 8'-01010-1 from group (0 0 10'0000100000).
  Merging pattern 8'-01010-1 and 8'-00010-1 from group (0 0 10'0000100000).
  Merging pattern 8'-0000--1 and 8'-0100--1 from group (0 0 10'0000100000).
  Merging pattern 8'-0100--1 and 8'-0000--1 from group (0 0 10'0000100000).
  Merging pattern 8'-0-01101 and 8'-0-11101 from group (0 0 10'0000100000).
  Merging pattern 8'-0-11101 and 8'-0-01101 from group (0 0 10'0000100000).
  Merging pattern 8'10-01111 and 8'10-11111 from group (0 0 10'0000100000).
  Merging pattern 8'10-11111 and 8'10-01111 from group (0 0 10'0000100000).
  Merging pattern 8'-0-010-1 and 8'-0-110-1 from group (0 0 10'0000100000).
  Merging pattern 8'-0-110-1 and 8'-0-010-1 from group (0 0 10'0000100000).
  Merging pattern 8'-0-00--1 and 8'-0-10--1 from group (0 0 10'0000100000).
  Merging pattern 8'-0-10--1 and 8'-0-00--1 from group (0 0 10'0000100000).
  Merging pattern 8'00101111 and 8'10101111 from group (4 0 10'0000000001).
  Merging pattern 8'10101111 and 8'00101111 from group (4 0 10'0000000001).
  Merging pattern 8'-0101101 and 8'-0101111 from group (4 0 10'0000000001).
  Merging pattern 8'-0101111 and 8'-0101101 from group (4 0 10'0000000001).
  Merging pattern 8'-01010-1 and 8'-01011-1 from group (4 0 10'0000000001).
  Merging pattern 8'-01011-1 and 8'-01010-1 from group (4 0 10'0000000001).
  Merging pattern 8'-0100--1 and 8'-0101--1 from group (4 0 10'0000000001).
  Merging pattern 8'-0101--1 and 8'-0100--1 from group (4 0 10'0000000001).
  Merging pattern 8'00001111 and 8'10001111 from group (4 4 10'0101000001).
  Merging pattern 8'10001111 and 8'00001111 from group (4 4 10'0101000001).
  Merging pattern 8'00-11111 and 8'10-11111 from group (4 4 10'0101000001).
  Merging pattern 8'10-11111 and 8'00-11111 from group (4 4 10'0101000001).
  Merging pattern 8'-0001101 and 8'-0001111 from group (4 4 10'0101000001).
  Merging pattern 8'-0-11101 and 8'-0-11111 from group (4 4 10'0101000001).
  Merging pattern 8'-0001111 and 8'-0001101 from group (4 4 10'0101000001).
  Merging pattern 8'-0-11111 and 8'-0-11101 from group (4 4 10'0101000001).
  Merging pattern 8'-00010-1 and 8'-00011-1 from group (4 4 10'0101000001).
  Merging pattern 8'-0-110-1 and 8'-0-111-1 from group (4 4 10'0101000001).
  Merging pattern 8'-00011-1 and 8'-00010-1 from group (4 4 10'0101000001).
  Merging pattern 8'-0-111-1 and 8'-0-110-1 from group (4 4 10'0101000001).
  Merging pattern 8'-0000--1 and 8'-0001--1 from group (4 4 10'0101000001).
  Merging pattern 8'-0-10--1 and 8'-0-11--1 from group (4 4 10'0101000001).
  Merging pattern 8'-0001--1 and 8'-0000--1 from group (4 4 10'0101000001).
  Merging pattern 8'-0-11--1 and 8'-0-10--1 from group (4 4 10'0101000001).

20.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 20 unused cells and 20 unused wires.
<suppressed ~21 debug messages>

20.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\memory.stealstatus$2541' from module `\top'.
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [0].
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [1].
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [2].
  Removing unused output signal $flatten\memory.$0\stealstatus[3:0] [3].

20.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\memory.stealstatus$2541' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> -----1
  0100 -> ----1-
  0010 -> ---1--
  0001 -> --1---
  0101 -> -1----
  0011 -> 1-----

20.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\memory.stealstatus$2541' from module `top':
-------------------------------------

  Information on FSM $fsm$\memory.stealstatus$2541 (\memory.stealstatus):

  Number of input signals:    8
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \reset
    1: $flatten\memory.$procmux$1779_CMP
    2: $flatten\memory.$eq$src/blockmemory.v:143$943_Y
    3: $flatten\memory.$gt$src/blockmemory.v:142$942_Y
    4: $flatten\memory.$and$src/blockmemory.v:133$940_Y
    5: $flatten\memory.$eq$src/blockmemory.v:133$939_Y
    6: \memory.resetperiod
    7: \vcell.movement_intent

  Output signals:
    0: $flatten\memory.$eq$src/blockmemory.v:186$954_Y
    1: $flatten\memory.$eq$src/blockmemory.v:181$953_Y
    2: $flatten\memory.$eq$src/blockmemory.v:173$951_Y
    3: $flatten\memory.$eq$src/blockmemory.v:165$949_Y
    4: $flatten\memory.$eq$src/blockmemory.v:157$947_Y
    5: $flatten\memory.$eq$src/blockmemory.v:149$945_Y

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 8'-------0   ->     0 6'100000
      1:     0 8'-0--1101   ->     0 6'100000
      2:     0 8'10--1111   ->     0 6'100000
      3:     0 8'-0--10-1   ->     0 6'100000
      4:     0 8'-0--0--1   ->     0 6'100000
      5:     0 8'-1-----1   ->     0 6'100000
      6:     0 8'00--1111   ->     3 6'100000
      7:     1 8'-------0   ->     0 6'000010
      8:     1 8'-0101101   ->     0 6'000010
      9:     1 8'10101111   ->     0 6'000010
     10:     1 8'-01010-1   ->     0 6'000010
     11:     1 8'-0100--1   ->     0 6'000010
     12:     1 8'-0001101   ->     1 6'000010
     13:     1 8'-0-11101   ->     1 6'000010
     14:     1 8'10001111   ->     1 6'000010
     15:     1 8'10-11111   ->     1 6'000010
     16:     1 8'-00010-1   ->     1 6'000010
     17:     1 8'-0-110-1   ->     1 6'000010
     18:     1 8'-0000--1   ->     1 6'000010
     19:     1 8'-0-10--1   ->     1 6'000010
     20:     1 8'-1-----1   ->     1 6'000010
     21:     1 8'00--1111   ->     4 6'000010
     22:     2 8'-------0   ->     0 6'001000
     23:     2 8'-0101101   ->     0 6'001000
     24:     2 8'10101111   ->     0 6'001000
     25:     2 8'-01010-1   ->     0 6'001000
     26:     2 8'-0100--1   ->     0 6'001000
     27:     2 8'-0001101   ->     2 6'001000
     28:     2 8'-0-11101   ->     2 6'001000
     29:     2 8'10001111   ->     2 6'001000
     30:     2 8'10-11111   ->     2 6'001000
     31:     2 8'-00010-1   ->     2 6'001000
     32:     2 8'-0-110-1   ->     2 6'001000
     33:     2 8'-0000--1   ->     2 6'001000
     34:     2 8'-0-10--1   ->     2 6'001000
     35:     2 8'-1-----1   ->     2 6'001000
     36:     2 8'00--1111   ->     5 6'001000
     37:     3 8'-------0   ->     0 6'010000
     38:     3 8'-0101101   ->     0 6'010000
     39:     3 8'10101111   ->     0 6'010000
     40:     3 8'-01010-1   ->     0 6'010000
     41:     3 8'-0100--1   ->     0 6'010000
     42:     3 8'00--1111   ->     2 6'010000
     43:     3 8'-0001101   ->     3 6'010000
     44:     3 8'-0-11101   ->     3 6'010000
     45:     3 8'10001111   ->     3 6'010000
     46:     3 8'10-11111   ->     3 6'010000
     47:     3 8'-00010-1   ->     3 6'010000
     48:     3 8'-0-110-1   ->     3 6'010000
     49:     3 8'-0000--1   ->     3 6'010000
     50:     3 8'-0-10--1   ->     3 6'010000
     51:     3 8'-1-----1   ->     3 6'010000
     52:     4 8'-------0   ->     0 6'000001
     53:     4 8'-010---1   ->     0 6'000001
     54:     4 8'-000---1   ->     4 6'000001
     55:     4 8'-0-1---1   ->     4 6'000001
     56:     4 8'-1-----1   ->     4 6'000001
     57:     5 8'-------0   ->     0 6'000100
     58:     5 8'-0101101   ->     0 6'000100
     59:     5 8'10101111   ->     0 6'000100
     60:     5 8'-01010-1   ->     0 6'000100
     61:     5 8'-0100--1   ->     0 6'000100
     62:     5 8'00--1111   ->     1 6'000100
     63:     5 8'-0001101   ->     5 6'000100
     64:     5 8'-0-11101   ->     5 6'000100
     65:     5 8'10001111   ->     5 6'000100
     66:     5 8'10-11111   ->     5 6'000100
     67:     5 8'-00010-1   ->     5 6'000100
     68:     5 8'-0-110-1   ->     5 6'000100
     69:     5 8'-0000--1   ->     5 6'000100
     70:     5 8'-0-10--1   ->     5 6'000100
     71:     5 8'-1-----1   ->     5 6'000100

-------------------------------------

20.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\memory.stealstatus$2541' from module `\top'.

20.12. Executing OPT pass (performing simple optimizations).

20.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

20.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

20.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~756 debug messages>

20.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2540 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2347_Y, Q = \vcell.tshaper.blk4_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2769 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$2347_Y, Q = \vcell.tshaper.blk4_hoffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2539 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2356_Y, Q = \vcell.tshaper.blk4_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2773 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$2356_Y, Q = \vcell.tshaper.blk4_voffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2538 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2367_Y, Q = \vcell.tshaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2781 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$2367_Y, Q = \vcell.tshaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2537 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2380_Y, Q = \vcell.tshaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2789 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$2380_Y, Q = \vcell.tshaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2536 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2385_Y [4:1], Q = \vcell.tshaper.blk2_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2536 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2389_Y [0], Q = \vcell.tshaper.blk2_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2798 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$2389_Y [0], Q = \vcell.tshaper.blk2_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$2793 ($sdff) from module top (D = 4'0000, Q = \vcell.tshaper.blk2_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2806 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2806 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2806 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2806 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2535 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2402_Y [0], Q = \vcell.tshaper.blk2_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2535 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2396_Y [4:1], Q = \vcell.tshaper.blk2_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2808 ($sdff) from module top (D = 4'0000, Q = \vcell.tshaper.blk2_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2813 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2813 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2813 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2813 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$2807 ($sdff) from module top (D = $flatten\vcell.\tshaper.$procmux$2402_Y [0], Q = \vcell.tshaper.blk2_voffset [0]).
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2534 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2407_Y, Q = \vcell.tshaper.blk1_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2817 ($sdff) from module top (D = 5'00000, Q = \vcell.tshaper.blk1_hoffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2822 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2822 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2822 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2822 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2822 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\tshaper.$procdff$2533 ($dff) from module top (D = $flatten\vcell.\tshaper.$procmux$2418_Y, Q = \vcell.tshaper.blk1_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2823 ($sdff) from module top (D = 5'00000, Q = \vcell.tshaper.blk1_voffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2828 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2828 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2828 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2828 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2828 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2524 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2239_Y [0], Q = \vcell.lbshaper.blk4_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2524 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2235_Y [4:1], Q = \vcell.lbshaper.blk4_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2830 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2235_Y [4:1], Q = \vcell.lbshaper.blk4_hoffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$2829 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2239_Y [0], Q = \vcell.lbshaper.blk4_hoffset [0]).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2523 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2250_Y [0], Q = \vcell.lbshaper.blk4_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2523 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2248_Y [4:1], Q = \vcell.lbshaper.blk4_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2842 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2248_Y [4:1], Q = \vcell.lbshaper.blk4_voffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$2841 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2250_Y [0], Q = \vcell.lbshaper.blk4_voffset [0]).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2522 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2259_Y, Q = \vcell.lbshaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2853 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2259_Y, Q = \vcell.lbshaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2521 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2272_Y, Q = \vcell.lbshaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2861 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2272_Y, Q = \vcell.lbshaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2520 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2277_Y [4:1], Q = \vcell.lbshaper.blk2_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2520 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2281_Y [0], Q = \vcell.lbshaper.blk2_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2870 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2281_Y [0], Q = \vcell.lbshaper.blk2_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$2865 ($sdff) from module top (D = 4'0000, Q = \vcell.lbshaper.blk2_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2878 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2878 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2878 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2878 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2519 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2294_Y [0], Q = \vcell.lbshaper.blk2_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2519 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2288_Y [4:1], Q = \vcell.lbshaper.blk2_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2880 ($sdff) from module top (D = 4'0000, Q = \vcell.lbshaper.blk2_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2885 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2885 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2885 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2885 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$2879 ($sdff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2294_Y [0], Q = \vcell.lbshaper.blk2_voffset [0]).
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2518 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2299_Y, Q = \vcell.lbshaper.blk1_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2889 ($sdff) from module top (D = 5'00000, Q = \vcell.lbshaper.blk1_hoffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2894 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2894 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2894 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2894 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2894 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lbshaper.$procdff$2517 ($dff) from module top (D = $flatten\vcell.\lbshaper.$procmux$2310_Y, Q = \vcell.lbshaper.blk1_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2895 ($sdff) from module top (D = 5'00000, Q = \vcell.lbshaper.blk1_voffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2900 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2900 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2900 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2900 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2900 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2516 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2151_Y, Q = \vcell.lashaper.blk4_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2901 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2151_Y, Q = \vcell.lashaper.blk4_hoffset).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2515 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2162_Y [0], Q = \vcell.lashaper.blk4_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2515 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2158_Y [4:1], Q = \vcell.lashaper.blk4_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2906 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2158_Y [4:1], Q = \vcell.lashaper.blk4_voffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$2905 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2162_Y [0], Q = \vcell.lashaper.blk4_voffset [0]).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2514 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2171_Y, Q = \vcell.lashaper.blk3_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2917 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2171_Y, Q = \vcell.lashaper.blk3_hoffset).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2513 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2184_Y, Q = \vcell.lashaper.blk3_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2925 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2184_Y, Q = \vcell.lashaper.blk3_voffset).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2512 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2189_Y [4:1], Q = \vcell.lashaper.blk2_hoffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2512 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2193_Y [0], Q = \vcell.lashaper.blk2_hoffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2934 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2193_Y [0], Q = \vcell.lashaper.blk2_hoffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$2929 ($sdff) from module top (D = 4'0000, Q = \vcell.lashaper.blk2_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2942 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2942 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2942 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2942 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2511 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2206_Y [0], Q = \vcell.lashaper.blk2_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2511 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2200_Y [4:1], Q = \vcell.lashaper.blk2_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2944 ($sdff) from module top (D = 4'0000, Q = \vcell.lashaper.blk2_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2949 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2949 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2949 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2949 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$2943 ($sdff) from module top (D = $flatten\vcell.\lashaper.$procmux$2206_Y [0], Q = \vcell.lashaper.blk2_voffset [0]).
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2510 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2211_Y, Q = \vcell.lashaper.blk1_hoffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2953 ($sdff) from module top (D = 5'00000, Q = \vcell.lashaper.blk1_hoffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2958 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2958 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2958 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2958 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2958 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\lashaper.$procdff$2509 ($dff) from module top (D = $flatten\vcell.\lashaper.$procmux$2222_Y, Q = \vcell.lashaper.blk1_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2959 ($sdff) from module top (D = 5'00000, Q = \vcell.lashaper.blk1_voffset).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2964 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2964 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2964 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2964 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2964 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2491 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2004_Y [0], Q = \vcell.ishaper.blk4_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2491 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$1998_Y [4:2], Q = \vcell.ishaper.blk4_hoffset [4:2], rval = 3'000).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2491 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2002_Y [1], Q = \vcell.ishaper.blk4_hoffset [1], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2971 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2002_Y [1], Q = \vcell.ishaper.blk4_hoffset [1]).
Adding EN signal on $auto$ff.cc:262:slice$2966 ($sdff) from module top (D = 3'000, Q = \vcell.ishaper.blk4_hoffset [4:2]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2979 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2979 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2979 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$2965 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2004_Y [0], Q = \vcell.ishaper.blk4_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2490 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2015_Y [1], Q = \vcell.ishaper.blk4_voffset [1], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2490 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2009_Y [4:2], Q = \vcell.ishaper.blk4_voffset [4:2], rval = 3'000).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2490 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2013_Y [0], Q = \vcell.ishaper.blk4_voffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2989 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2013_Y [0], Q = \vcell.ishaper.blk4_voffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$2984 ($sdff) from module top (D = 3'000, Q = \vcell.ishaper.blk4_voffset [4:2]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2997 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2997 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2997 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$2983 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2015_Y [1], Q = \vcell.ishaper.blk4_voffset [1]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2489 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2026_Y [0], Q = \vcell.ishaper.blk3_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2489 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2020_Y [4:1], Q = \vcell.ishaper.blk3_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3002 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk3_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3007 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3007 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3007 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3007 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$3001 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2026_Y [0], Q = \vcell.ishaper.blk3_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2488 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2037_Y [0], Q = \vcell.ishaper.blk3_voffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2488 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2031_Y [4:1], Q = \vcell.ishaper.blk3_voffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3012 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk3_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3017 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3017 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3017 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3017 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$3011 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2037_Y [0], Q = \vcell.ishaper.blk3_voffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2487 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2048_Y [0], Q = \vcell.ishaper.blk2_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2487 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2046_Y [4:1], Q = \vcell.ishaper.blk2_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3022 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2046_Y [4:1], Q = \vcell.ishaper.blk2_hoffset [4:1]).
Adding EN signal on $auto$ff.cc:262:slice$3021 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2048_Y [0], Q = \vcell.ishaper.blk2_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2486 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2059_Y, Q = \vcell.ishaper.blk2_voffset, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$3033 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2059_Y, Q = \vcell.ishaper.blk2_voffset).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2485 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2070_Y [0], Q = \vcell.ishaper.blk1_hoffset [0], rval = 1'0).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2485 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2064_Y [4:1], Q = \vcell.ishaper.blk1_hoffset [4:1], rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3038 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk1_hoffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3043 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3043 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3043 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3043 ($sdffe) from module top.
Adding EN signal on $auto$ff.cc:262:slice$3037 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2070_Y [0], Q = \vcell.ishaper.blk1_hoffset [0]).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2484 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2075_Y [4:1], Q = \vcell.ishaper.blk1_voffset [4:1], rval = 4'0000).
Adding SRST signal on $flatten\vcell.\ishaper.$procdff$2484 ($dff) from module top (D = $flatten\vcell.\ishaper.$procmux$2079_Y [0], Q = \vcell.ishaper.blk1_voffset [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3052 ($sdff) from module top (D = $flatten\vcell.\ishaper.$procmux$2079_Y [0], Q = \vcell.ishaper.blk1_voffset [0]).
Adding EN signal on $auto$ff.cc:262:slice$3047 ($sdff) from module top (D = 4'0000, Q = \vcell.ishaper.blk1_voffset [4:1]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3060 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3060 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3060 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3060 ($sdffe) from module top.
Adding SRST signal on $flatten\vcell.$procdff$2447 ($dff) from module top (D = $flatten\vcell.$procmux$1485_Y, Q = \vcell.process_decline, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3061 ($sdff) from module top (D = $flatten\vcell.$procmux$1482_Y, Q = \vcell.process_decline).
Adding SRST signal on $flatten\vcell.$procdff$2446 ($dff) from module top (D = { \butt2 \vcell.buttdebounceT [5:1] }, Q = \vcell.buttdebounceT, rval = 6'000000).
Adding SRST signal on $flatten\vcell.$procdff$2445 ($dff) from module top (D = { \butt3 \vcell.buttdebounceR [5:1] }, Q = \vcell.buttdebounceR, rval = 6'000000).
Adding SRST signal on $flatten\vcell.$procdff$2444 ($dff) from module top (D = { \butt1 \vcell.buttdebounceL [5:1] }, Q = \vcell.buttdebounceL, rval = 6'000000).
Adding SRST signal on $flatten\vcell.$procdff$2443 ($dff) from module top (D = { \vcell.state [6:0] $flatten\vcell.$xor$src/volatile_cell_storage.v:157$1425_Y }, Q = \vcell.state, rval = 8'11110000).
Adding SRST signal on $flatten\vcell.$procdff$2442 ($dff) from module top (D = $flatten\vcell.$procmux$1495_Y, Q = \vcell.process_steal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3073 ($sdff) from module top (D = $flatten\vcell.$procmux$1492_Y, Q = \vcell.process_steal).
Adding SRST signal on $flatten\vcell.$procdff$2440 ($dff) from module top (D = $flatten\vcell.$procmux$1517_Y, Q = \vcell.cooldown, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3081 ($sdff) from module top (D = $flatten\vcell.$procmux$1512_Y, Q = \vcell.cooldown).
Adding SRST signal on $flatten\vcell.$procdff$2439 ($dff) from module top (D = $flatten\vcell.$procmux$1540_Y, Q = \vcell.movement_available, rval = 1'1).
Adding SRST signal on $flatten\vcell.$procdff$2438 ($dff) from module top (D = $flatten\vcell.$procmux$1548_Y, Q = \vcell.tetron_type, rval = 4'0100).
Adding EN signal on $auto$ff.cc:262:slice$3090 ($sdff) from module top (D = $flatten\vcell.$mod$src/volatile_cell_storage.v:220$1461_Y [3:0], Q = \vcell.tetron_type).
Adding SRST signal on $flatten\vcell.$procdff$2437 ($dff) from module top (D = $flatten\vcell.$procmux$1558_Y, Q = \vcell.keep_tetron_rotation, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3096 ($sdff) from module top (D = $flatten\vcell.$procmux$1555_Y, Q = \vcell.keep_tetron_rotation).
Adding SRST signal on $flatten\vcell.$procdff$2436 ($dff) from module top (D = $flatten\vcell.$procmux$1566_Y, Q = \vcell.keep_tetron_h, rval = 5'00101).
Adding EN signal on $auto$ff.cc:262:slice$3104 ($sdff) from module top (D = \vcell.tetron_h, Q = \vcell.keep_tetron_h).
Adding SRST signal on $flatten\vcell.$procdff$2435 ($dff) from module top (D = $flatten\vcell.$procmux$1574_Y, Q = \vcell.keep_tetron_v, rval = 5'00101).
Adding EN signal on $auto$ff.cc:262:slice$3110 ($sdff) from module top (D = \vcell.tetron_v, Q = \vcell.keep_tetron_v).
Adding SRST signal on $flatten\vcell.$procdff$2434 ($dff) from module top (D = $flatten\vcell.$procmux$1587_Y, Q = \vcell.tetron_h, rval = 5'00101).
Adding EN signal on $auto$ff.cc:262:slice$3116 ($sdff) from module top (D = $flatten\vcell.$procmux$1587_Y, Q = \vcell.tetron_h).
Adding SRST signal on $flatten\vcell.$procdff$2433 ($dff) from module top (D = $flatten\vcell.$procmux$1606_Y, Q = \vcell.tetron_v, rval = 5'00101).
Adding EN signal on $auto$ff.cc:262:slice$3124 ($sdff) from module top (D = $flatten\vcell.$procmux$1606_Y, Q = \vcell.tetron_v).
Adding SRST signal on $flatten\vcell.$procdff$2432 ($dff) from module top (D = $flatten\vcell.$procmux$1614_Y, Q = \vcell.volatile_blk_color, rval = 3'100).
Adding EN signal on $auto$ff.cc:262:slice$3134 ($sdff) from module top (D = $flatten\vcell.$ternary$src/volatile_cell_storage.v:219$1460_Y, Q = \vcell.volatile_blk_color).
Adding SRST signal on $flatten\vcell.$procdff$2431 ($dff) from module top (D = $flatten\vcell.$procmux$1631_Y, Q = \vcell.movement_intent, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3140 ($sdff) from module top (D = $flatten\vcell.$procmux$1629_Y, Q = \vcell.movement_intent).
Adding SRST signal on $flatten\vcell.$procdff$2430 ($dff) from module top (D = $flatten\vcell.$procmux$1654_Y, Q = \vcell.movement_request, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3146 ($sdff) from module top (D = $flatten\vcell.$procmux$1654_Y, Q = \vcell.movement_request).
Adding SRST signal on $flatten\vcell.$procdff$2429 ($dff) from module top (D = $flatten\vcell.$procmux$1675_Y, Q = \vcell.tetron_rotation, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3154 ($sdff) from module top (D = $flatten\vcell.$procmux$1675_Y, Q = \vcell.tetron_rotation).
Adding SRST signal on $flatten\t.$procdff$2493 ($dff) from module top (D = $flatten\t.$add$src/timer.v:18$530_Y, Q = \t.counter, rval = 25'0000000000000000000000000).
Adding EN signal on $flatten\t.$procdff$2492 ($dff) from module top (D = $flatten\t.$procmux$2093_Y, Q = \t.trigger).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_9.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3174 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_9.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_9.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3178 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_9.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_9.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3182 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_9.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_9.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3186 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_9.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_9.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3190 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_9.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_9.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3194 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_9.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_9.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3198 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_9.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_9.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3202 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_9.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_9.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3206 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_9.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_9.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3210 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_9.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_9.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3214 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_9.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_9.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_9.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_9.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3218 ($sdff) from module top (D = $flatten\memory.\mem.\row_9.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_9.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_8.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3222 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_8.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_8.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3226 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_8.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_8.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3230 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_8.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_8.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3234 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_8.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_8.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3238 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_8.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_8.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3242 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_8.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_8.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3246 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_8.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_8.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3250 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_8.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_8.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3254 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_8.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_8.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3258 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_8.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_8.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3262 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_8.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_8.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_8.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_8.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3266 ($sdff) from module top (D = $flatten\memory.\mem.\row_8.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_8.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_7.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3270 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_7.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_7.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3274 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_7.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_7.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3278 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_7.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_7.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3282 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_7.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_7.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3286 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_7.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_7.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3290 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_7.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_7.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3294 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_7.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_7.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3298 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_7.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_7.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3302 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_7.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_7.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3306 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_7.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_7.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3310 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_7.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_7.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_7.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_7.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3314 ($sdff) from module top (D = $flatten\memory.\mem.\row_7.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_7.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_6.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3318 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_6.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_6.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3322 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_6.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_6.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3326 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_6.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_6.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3330 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_6.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_6.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3334 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_6.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_6.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3338 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_6.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_6.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3342 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_6.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_6.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3346 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_6.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_6.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3350 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_6.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_6.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3354 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_6.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_6.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3358 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_6.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_6.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_6.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_6.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3362 ($sdff) from module top (D = $flatten\memory.\mem.\row_6.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_6.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_5.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3366 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_5.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_5.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3370 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_5.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_5.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3374 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_5.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_5.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3378 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_5.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_5.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3382 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_5.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_5.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3386 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_5.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_5.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3390 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_5.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_5.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3394 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_5.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_5.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3398 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_5.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_5.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3402 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_5.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_5.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3406 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_5.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_5.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_5.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_5.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3410 ($sdff) from module top (D = $flatten\memory.\mem.\row_5.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_5.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_4.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3414 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_4.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_4.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3418 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_4.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_4.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3422 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_4.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_4.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3426 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_4.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_4.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3430 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_4.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_4.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3434 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_4.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_4.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3438 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_4.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_4.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3442 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_4.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_4.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3446 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_4.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_4.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3450 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_4.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_4.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3454 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_4.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_4.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_4.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_4.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3458 ($sdff) from module top (D = $flatten\memory.\mem.\row_4.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_4.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_3.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3462 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_3.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_3.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3466 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_3.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_3.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3470 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_3.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_3.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3474 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_3.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_3.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3478 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_3.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_3.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3482 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_3.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_3.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3486 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_3.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_3.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3490 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_3.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_3.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3494 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_3.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_3.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3498 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_3.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_3.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3502 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_3.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_3.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_3.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_3.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3506 ($sdff) from module top (D = $flatten\memory.\mem.\row_3.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_3.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_21.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3510 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_21.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_21.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3514 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_21.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_21.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3518 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_21.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_21.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3522 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_21.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_21.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3526 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_21.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_21.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3530 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_21.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_21.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3534 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_21.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_21.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3538 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_21.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_21.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3542 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_21.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_21.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3546 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_21.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_21.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3550 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_21.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_21.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_21.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_21.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3554 ($sdff) from module top (D = $flatten\memory.\mem.\row_21.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_21.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_20.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3558 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_20.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_20.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3562 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_20.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_20.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3566 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_20.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_20.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3570 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_20.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_20.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3574 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_20.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_20.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3578 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_20.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_20.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3582 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_20.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_20.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3586 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_20.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_20.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3590 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_20.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_20.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3594 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_20.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_20.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3598 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_20.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_20.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_20.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_20.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3602 ($sdff) from module top (D = $flatten\memory.\mem.\row_20.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_20.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_2.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3606 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_2.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_2.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3610 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_2.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_2.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3614 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_2.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_2.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3618 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_2.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_2.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3622 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_2.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_2.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3626 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_2.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_2.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3630 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_2.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_2.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3634 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_2.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_2.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3638 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_2.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_2.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3642 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_2.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_2.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3646 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_2.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_2.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_2.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_2.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3650 ($sdff) from module top (D = $flatten\memory.\mem.\row_2.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_2.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_19.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3654 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_19.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_19.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3658 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_19.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_19.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3662 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_19.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_19.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3666 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_19.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_19.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3670 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_19.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_19.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3674 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_19.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_19.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3678 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_19.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_19.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3682 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_19.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_19.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3686 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_19.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_19.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3690 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_19.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_19.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3694 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_19.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_19.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_19.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_19.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3698 ($sdff) from module top (D = $flatten\memory.\mem.\row_19.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_19.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_18.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3702 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_18.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_18.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3706 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_18.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_18.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3710 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_18.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_18.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3714 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_18.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_18.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3718 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_18.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_18.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3722 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_18.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_18.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3726 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_18.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_18.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3730 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_18.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_18.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3734 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_18.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_18.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3738 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_18.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_18.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3742 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_18.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_18.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_18.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_18.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3746 ($sdff) from module top (D = $flatten\memory.\mem.\row_18.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_18.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_17.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3750 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_17.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_17.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3754 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_17.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_17.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3758 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_17.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_17.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3762 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_17.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_17.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3766 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_17.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_17.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3770 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_17.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_17.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3774 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_17.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_17.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3778 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_17.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_17.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3782 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_17.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_17.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3786 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_17.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_17.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3790 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_17.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_17.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_17.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_17.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3794 ($sdff) from module top (D = $flatten\memory.\mem.\row_17.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_17.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_16.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3798 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_16.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_16.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3802 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_16.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_16.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3806 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_16.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_16.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3810 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_16.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_16.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3814 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_16.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_16.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3818 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_16.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_16.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3822 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_16.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_16.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3826 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_16.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_16.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3830 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_16.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_16.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3834 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_16.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_16.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3838 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_16.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_16.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_16.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_16.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3842 ($sdff) from module top (D = $flatten\memory.\mem.\row_16.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_16.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_15.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3846 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_15.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_15.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3850 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_15.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_15.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3854 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_15.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_15.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3858 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_15.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_15.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3862 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_15.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_15.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3866 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_15.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_15.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3870 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_15.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_15.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3874 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_15.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_15.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3878 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_15.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_15.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3882 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_15.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_15.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3886 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_15.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_15.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_15.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_15.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3890 ($sdff) from module top (D = $flatten\memory.\mem.\row_15.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_15.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_14.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3894 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_14.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_14.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3898 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_14.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_14.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3902 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_14.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_14.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3906 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_14.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_14.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3910 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_14.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_14.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3914 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_14.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_14.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3918 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_14.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_14.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3922 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_14.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_14.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3926 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_14.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_14.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3930 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_14.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_14.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3934 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_14.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_14.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_14.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_14.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3938 ($sdff) from module top (D = $flatten\memory.\mem.\row_14.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_14.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_13.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3942 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_13.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_13.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3946 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_13.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_13.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3950 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_13.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_13.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3954 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_13.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_13.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3958 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_13.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_13.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3962 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_13.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_13.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3966 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_13.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_13.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3970 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_13.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_13.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3974 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_13.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_13.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3978 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_13.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_13.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3982 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_13.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_13.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_13.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_13.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3986 ($sdff) from module top (D = $flatten\memory.\mem.\row_13.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_13.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_12.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3990 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_12.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_12.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3994 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_12.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_12.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$3998 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_12.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_12.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4002 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_12.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_12.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4006 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_12.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_12.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4010 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_12.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_12.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4014 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_12.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_12.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4018 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_12.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_12.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4022 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_12.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_12.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4026 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_12.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_12.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4030 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_12.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_12.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_12.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_12.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4034 ($sdff) from module top (D = $flatten\memory.\mem.\row_12.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_12.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_11.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4038 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_11.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_11.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4042 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_11.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_11.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4046 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_11.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_11.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4050 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_11.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_11.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4054 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_11.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_11.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4058 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_11.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_11.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4062 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_11.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_11.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4066 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_11.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_11.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4070 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_11.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_11.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4074 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_11.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_11.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4078 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_11.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_11.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_11.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_11.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4082 ($sdff) from module top (D = $flatten\memory.\mem.\row_11.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_11.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_10.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4086 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_10.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_10.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4090 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_10.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_10.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4094 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_10.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_10.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4098 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_10.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_10.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4102 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_10.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_10.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4106 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_10.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_10.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4110 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_10.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_10.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4114 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_10.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_10.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4118 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_10.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_10.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4122 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_10.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_10.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4126 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_10.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_10.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_10.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_10.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4130 ($sdff) from module top (D = $flatten\memory.\mem.\row_10.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_10.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_1.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4134 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_1.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_1.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4138 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_1.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_1.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4142 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_1.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_1.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4146 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_1.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_1.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4150 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_1.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_1.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4154 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_1.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_1.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4158 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_1.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_1.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4162 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_1.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_1.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4166 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_1.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_1.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4170 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_1.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_1.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4174 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_1.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_1.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_1.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_1.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4178 ($sdff) from module top (D = $flatten\memory.\mem.\row_1.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_1.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_9.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_0.cell_9.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4182 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_9.$procmux$2140_Y, Q = \memory.mem.row_0.cell_9.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_8.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_0.cell_8.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4186 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_8.$procmux$2140_Y, Q = \memory.mem.row_0.cell_8.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_7.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_0.cell_7.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4190 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_7.$procmux$2140_Y, Q = \memory.mem.row_0.cell_7.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_6.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_0.cell_6.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4194 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_6.$procmux$2140_Y, Q = \memory.mem.row_0.cell_6.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_5.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_0.cell_5.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4198 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_5.$procmux$2140_Y, Q = \memory.mem.row_0.cell_5.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_4.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_0.cell_4.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4202 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_4.$procmux$2140_Y, Q = \memory.mem.row_0.cell_4.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_3.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_0.cell_3.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4206 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_3.$procmux$2140_Y, Q = \memory.mem.row_0.cell_3.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_2.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_0.cell_2.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4210 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_2.$procmux$2140_Y, Q = \memory.mem.row_0.cell_2.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_11.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_0.cell_11.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4214 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_11.$procmux$2140_Y, Q = \memory.mem.row_0.cell_11.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_10.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_0.cell_10.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4218 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_10.$procmux$2140_Y, Q = \memory.mem.row_0.cell_10.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_1.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_0.cell_1.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4222 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_1.$procmux$2140_Y, Q = \memory.mem.row_0.cell_1.priv_mem).
Adding SRST signal on $flatten\memory.\mem.\row_0.\cell_0.$procdff$2505 ($dff) from module top (D = $flatten\memory.\mem.\row_0.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_0.cell_0.priv_mem, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$4226 ($sdff) from module top (D = $flatten\memory.\mem.\row_0.\cell_0.$procmux$2140_Y, Q = \memory.mem.row_0.cell_0.priv_mem).
Adding SRST signal on $flatten\memory.$procdff$2479 ($dff) from module top (D = $flatten\memory.$procmux$1733_Y, Q = \memory.perq, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$4230 ($sdff) from module top (D = $flatten\memory.$procmux$1730_Y, Q = \memory.perq).
Adding SRST signal on $flatten\memory.$procdff$2478 ($dff) from module top (D = $flatten\memory.$procmux$1745_Y, Q = \memory.resetperiod_state, rval = 21'000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4238 ($sdff) from module top (D = $flatten\memory.$procmux$1743_Y, Q = \memory.resetperiod_state).
Adding SRST signal on $flatten\memory.$procdff$2477 ($dff) from module top (D = $flatten\memory.$procmux$1753_Y, Q = \memory.resetperiod, rval = 1'1).
Adding SRST signal on $flatten\memory.$procdff$2475 ($dff) from module top (D = $flatten\memory.$procmux$1810_Y, Q = \memory.mm_colorsetter_value, rval = 3'110).
Adding EN signal on $auto$ff.cc:262:slice$4245 ($sdff) from module top (D = $flatten\memory.$procmux$1798_Y, Q = \memory.mm_colorsetter_value).
Adding SRST signal on $flatten\memory.$procdff$2474 ($dff) from module top (D = $flatten\memory.$procmux$1839_Y, Q = \memory.mm_colorsetter_commit, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$4255 ($sdff) from module top (D = $flatten\memory.$procmux$1839_Y, Q = \memory.mm_colorsetter_commit).
Adding SRST signal on $flatten\memory.$procdff$2473 ($dff) from module top (D = $flatten\memory.$procmux$1866_Y, Q = \memory.mm_colosetter_y, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$4271 ($sdff) from module top (D = $flatten\memory.$procmux$1866_Y, Q = \memory.mm_colosetter_y).
Adding SRST signal on $flatten\memory.$procdff$2472 ($dff) from module top (D = $flatten\memory.$procmux$1893_Y, Q = \memory.mm_colosetter_x, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$4287 ($sdff) from module top (D = $flatten\memory.$procmux$1893_Y, Q = \memory.mm_colosetter_x).
Adding SRST signal on $flatten\memory.$procdff$2471 ($dff) from module top (D = $flatten\memory.$procmux$1899_Y, Q = \memory.proposed_memval, rval = 3'111).
Adding EN signal on $auto$ff.cc:262:slice$4303 ($sdff) from module top (D = \memory.memvalwire, Q = \memory.proposed_memval).
Adding SRST signal on $flatten\memory.$procdff$2470 ($dff) from module top (D = $flatten\memory.$procmux$1923_Y, Q = \memory.movement_steal, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4305 ($sdff) from module top (D = $flatten\memory.$procmux$1920_Y, Q = \memory.movement_steal).
Adding SRST signal on $flatten\memory.$procdff$2469 ($dff) from module top (D = $flatten\memory.$procmux$1942_Y, Q = \memory.movement_commit, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4307 ($sdff) from module top (D = $flatten\memory.$procmux$1939_Y, Q = \memory.movement_commit).
Adding SRST signal on $flatten\memory.$procdff$2468 ($dff) from module top (D = $flatten\memory.$procmux$1964_Y, Q = \memory.movement_declined, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$4309 ($sdff) from module top (D = $flatten\memory.$procmux$1961_Y, Q = \memory.movement_declined).
Adding SRST signal on $flatten\game_manager.$procdff$2481 ($dff) from module top (D = $flatten\game_manager.$2\ipixstream[11:0], Q = \game_manager.ipixstream, rval = 12'000000000000).
Adding EN signal on $auto$ff.cc:262:slice$4311 ($sdff) from module top (D = \game_manager.texture_lookup, Q = \game_manager.ipixstream).
Adding SRST signal on $flatten\game_manager.$procdff$2480 ($dff) from module top (D = $flatten\game_manager.$procmux$1993_Y [3:0], Q = \game_manager.pixstream [3:0], rval = 4'0000).
Adding SRST signal on $flatten\game_manager.$procdff$2480 ($dff) from module top (D = \game_manager.shaded [11:4], Q = \game_manager.pixstream [11:4], rval = 8'00000000).
Adding EN signal on $flatten\core.$procdff$2504 ($dff) from module top (D = $flatten\core.$lt$src/vga_core.v:82$515_Y, Q = \core.v_drawing_pixels).
Adding EN signal on $flatten\core.$procdff$2503 ($dff) from module top (D = $flatten\core.$lt$src/vga_core.v:81$514_Y, Q = \core.h_drawing_pixels).
Adding SRST signal on $flatten\core.$procdff$2502 ($dff) from module top (D = \game_manager.pixstream [7:4], Q = \core.proposed_g, rval = 4'0000).
Adding SRST signal on $flatten\core.$procdff$2501 ($dff) from module top (D = \game_manager.pixstream [11:8], Q = \core.proposed_b, rval = 4'0000).
Adding SRST signal on $flatten\core.$procdff$2500 ($dff) from module top (D = \game_manager.pixstream [3:0], Q = \core.proposed_r, rval = 4'0000).
Adding SRST signal on $flatten\core.$procdff$2499 ($dff) from module top (D = $flatten\core.$procmux$2118_Y, Q = \core.vscan_pos, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$4322 ($sdff) from module top (D = $flatten\core.$add$src/vga_core.v:89$525_Y, Q = \core.vscan_pos).
Adding SRST signal on $flatten\core.$procdff$2498 ($dff) from module top (D = $flatten\core.$add$src/vga_core.v:79$513_Y, Q = \core.hscan_pos, rval = 10'0000000000).
Adding EN signal on $flatten\core.$procdff$2497 ($dff) from module top (D = \core.vscan_pos, Q = \core.vreadwire).
Adding EN signal on $flatten\core.$procdff$2496 ($dff) from module top (D = \core.hscan_pos, Q = \core.hreadwire).
Adding EN signal on $flatten\core.$procdff$2495 ($dff) from module top (D = $flatten\core.$logic_not$src/vga_core.v:85$523_Y, Q = \core.v_sync).
Adding EN signal on $flatten\core.$procdff$2494 ($dff) from module top (D = $flatten\core.$logic_not$src/vga_core.v:84$519_Y, Q = \core.h_sync).

20.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 438 unused cells and 480 unused wires.
<suppressed ~439 debug messages>

20.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~317 debug messages>

20.12.9. Rerunning OPT passes. (Maybe there is more to do..)

20.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~737 debug messages>

20.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~420 debug messages>
Removed a total of 140 cells.

20.12.13. Executing OPT_DFF pass (perform DFF optimizations).

20.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 146 unused wires.
<suppressed ~7 debug messages>

20.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.12.16. Rerunning OPT passes. (Maybe there is more to do..)

20.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~735 debug messages>

20.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.12.20. Executing OPT_DFF pass (perform DFF optimizations).

20.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.12.23. Finished OPT passes. (There is nothing left to do.)

20.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 25) from port B of cell top.$flatten\t.$eq$src/timer.v:14$529 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2720 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2716 ($eq).
Removed top 3 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2729 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2745 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2733 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2753 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2749 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2761 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2757 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2558 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2556 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:382$3 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:427$5 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:472$7 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:517$9 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:562$11 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:607$13 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:652$15 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:697$17 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:742$19 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:787$21 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:832$23 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:877$25 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:922$27 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:967$29 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1012$31 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1057$33 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1102$35 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1147$37 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1192$39 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1237$41 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1282$43 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$47 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$53 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$59 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$65 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$71 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$77 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$83 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1319$89 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$112 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$115 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$118 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$121 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$124 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$127 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$130 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$133 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$136 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$139 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$142 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$145 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$148 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$151 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1323$154 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$177 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$180 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$183 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$186 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$189 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$192 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$195 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$198 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$201 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$204 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$207 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$210 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$213 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$216 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1324$219 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$242 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$245 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$248 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$251 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$254 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$257 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$260 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$263 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$266 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$269 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$272 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$275 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$278 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$281 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1325$284 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$307 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$310 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$313 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$316 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$319 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$322 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$325 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$328 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$331 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$334 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$337 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$340 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$343 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$346 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.$eq$src/meta_mem.v:1326$349 ($eq).
Removed cell top.$flatten\memory.\mem.\row_0.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:214$502 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:201$500 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:188$498 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:175$496 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:162$494 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:149$492 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:136$490 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:123$488 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:110$486 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:97$484 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:84$482 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$477 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$474 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$471 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$468 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$465 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$462 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$459 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$456 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$453 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$450 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\memory.\mem.\row_0.$eq$src/meta_memrow.v:61$447 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_0.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_1.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_1.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_2.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_2.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_3.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_3.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_4.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_4.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_5.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_5.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_6.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_6.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_7.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_7.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_8.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_8.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_9.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_9.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_10.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_10.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_11.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_11.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_12.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_12.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_13.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_13.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_14.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_14.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_15.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_15.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_16.\cell_0.$procmux$2137 ($mux).
Removed top 6 bits (of 9) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4276 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4258 ($ne).
Removed top 7 bits (of 10) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4260 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:198:make_patterns_logic$4264 ($ne).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_16.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_17.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_17.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_18.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_18.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_19.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_19.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_20.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_20.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_11.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_10.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_9.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_8.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_7.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_6.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_5.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_4.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_3.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_2.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_1.$procmux$2137 ($mux).
Removed cell top.$flatten\memory.\mem.\row_21.\cell_0.$procmux$2137 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_21.$shiftx$src/meta_memrow.v:0$444 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_21.$shiftx$src/meta_memrow.v:0$443 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_21.$shiftx$src/meta_memrow.v:0$442 ($shiftx).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\mem.\row_21.$shiftx$src/meta_memrow.v:0$441 ($shiftx).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:52$439 ($le).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:23$394 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:23$395 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:23$396 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:23$397 ($mux).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:51$438 ($le).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:50$437 ($le).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:49$436 ($le).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:25$401 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:25$402 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:25$403 ($mux).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:48$435 ($le).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:47$434 ($le).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:46$433 ($le).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:45$432 ($le).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:29$409 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:29$409 ($gt).
Removed top 1 bits (of 6) from port A of cell top.$flatten\memory.\sh.$gt$src/shifter.v:29$410 ($gt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\memory.\sh.$gt$src/shifter.v:29$410 ($gt).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:29$411 ($mux).
Removed top 1 bits (of 6) from mux cell top.$flatten\memory.\sh.$ternary$src/shifter.v:29$412 ($mux).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:44$431 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:44$431 ($le).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:43$430 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:43$430 ($le).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:42$429 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:42$429 ($le).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:41$428 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:41$428 ($le).
Removed top 5 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:30$417 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:30$417 ($le).
Removed top 5 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:31$418 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:31$418 ($le).
Removed top 4 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:32$419 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:32$419 ($le).
Removed top 4 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:33$420 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:33$420 ($le).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:34$421 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:34$421 ($le).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:35$422 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:35$422 ($le).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:36$423 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:36$423 ($le).
Removed top 3 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:37$424 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:37$424 ($le).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:38$425 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:38$425 ($le).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:39$426 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:39$426 ($le).
Removed top 2 bits (of 6) from port A of cell top.$flatten\memory.\sh.$le$src/shifter.v:40$427 ($le).
Removed top 1 bits (of 6) from port B of cell top.$flatten\memory.\sh.$le$src/shifter.v:40$427 ($le).
Removed cell top.$flatten\memory.$procmux$1891 ($mux).
Removed cell top.$flatten\memory.$procmux$1888 ($mux).
Removed cell top.$flatten\memory.$procmux$1886 ($mux).
Removed cell top.$flatten\memory.$procmux$1884 ($mux).
Removed cell top.$flatten\memory.$procmux$1882 ($mux).
Removed cell top.$flatten\memory.$procmux$1873 ($mux).
Removed cell top.$flatten\memory.$procmux$1864 ($mux).
Removed cell top.$flatten\memory.$procmux$1861 ($mux).
Removed cell top.$flatten\memory.$procmux$1859 ($mux).
Removed cell top.$flatten\memory.$procmux$1857 ($mux).
Removed cell top.$flatten\memory.$procmux$1855 ($mux).
Removed cell top.$flatten\memory.$procmux$1846 ($mux).
Removed cell top.$flatten\memory.$procmux$1837 ($mux).
Removed cell top.$flatten\memory.$procmux$1834 ($mux).
Removed cell top.$flatten\memory.$procmux$1832 ($mux).
Removed cell top.$flatten\memory.$procmux$1830 ($mux).
Removed cell top.$flatten\memory.$procmux$1828 ($mux).
Removed cell top.$flatten\memory.$procmux$1817 ($mux).
Removed cell top.$flatten\memory.$procmux$1792 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2580 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2576 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2574 ($eq).
Removed cell top.$flatten\memory.$procmux$1739 ($mux).
Removed cell top.$flatten\memory.$procmux$1725 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:176$952 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:176$952 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:168$950 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:168$950 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2570 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:160$948 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:160$948 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:152$946 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:152$946 ($sub).
Removed top 1 bits (of 6) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2568 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\memory.$eq$src/blockmemory.v:143$943 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\memory.$gt$src/blockmemory.v:142$942 ($gt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$ge$src/blockmemory.v:127$938 ($ge).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$lt$src/blockmemory.v:122$935 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$ge$src/blockmemory.v:122$934 ($ge).
Removed top 27 bits (of 32) from port B of cell top.$flatten\memory.$sub$src/blockmemory.v:119$932 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\memory.$sub$src/blockmemory.v:119$932 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$flatten\memory.$lt$src/blockmemory.v:117$930 ($lt).
Removed top 27 bits (of 32) from port B of cell top.$flatten\memory.$ge$src/blockmemory.v:117$929 ($ge).
Removed top 27 bits (of 32) from port B of cell top.$flatten\memory.$lt$src/blockmemory.v:112$927 ($lt).
Removed cell top.$flatten\vcell.\lbshaper.$procmux$2244 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lbshaper.$procmux$2250 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2162 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2206 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\oshaper.$procmux$2324 ($mux).
Removed top 4 bits (of 5) from FF cell top.$flatten\vcell.\oshaper.$procdff$2527 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$flatten\vcell.\ishaper.$eq$src/tetron_I.v:41$657 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.\ishaper.$eq$src/tetron_I.v:52$658 ($eq).
Removed cell top.$flatten\vcell.\ishaper.$procmux$1998 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2000 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2002 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2004 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2009 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2011 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2013 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2015 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2020 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2022 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2024 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2026 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2031 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2033 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2035 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2037 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2042 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2048 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2053 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2066 ($mux).
Removed cell top.$flatten\vcell.\ishaper.$procmux$2068 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2070 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\ishaper.$procmux$2079 ($mux).
Removed cell top.$flatten\vcell.$procmux$1673 ($mux).
Removed cell top.$flatten\vcell.$procmux$1670 ($mux).
Removed cell top.$flatten\vcell.$procmux$1667 ($mux).
Removed cell top.$flatten\vcell.$procmux$1664 ($mux).
Removed cell top.$flatten\vcell.$procmux$1659 ($mux).
Removed cell top.$flatten\vcell.$procmux$1636 ($mux).
Removed cell top.$flatten\vcell.$procmux$1604 ($mux).
Removed cell top.$flatten\vcell.$procmux$1598 ($mux).
Removed cell top.$flatten\vcell.$procmux$1592 ($mux).
Removed cell top.$flatten\vcell.$procmux$1585 ($mux).
Removed cell top.$flatten\vcell.$procmux$1579 ($mux).
Removed cell top.$flatten\vcell.$procmux$1553 ($mux).
Removed cell top.$flatten\vcell.$procmux$1504 ($mux).
Removed cell top.$flatten\vcell.$procmux$1490 ($mux).
Removed cell top.$flatten\vcell.$procmux$1480 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:100$1465 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:90$1464 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:80$1463 ($eq).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\vcell.$mod$src/volatile_cell_storage.v:220$1461 ($and).
Removed top 4 bits (of 8) from port A of cell top.$flatten\vcell.$mod$src/volatile_cell_storage.v:220$1461 ($and).
Removed top 1 bits (of 3) from port B of cell top.$flatten\vcell.$eq$src/volatile_cell_storage.v:179$1441 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:66$1416 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:65$1412 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:65$1411 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:64$1410 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:64$1409 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:64$1408 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:64$1407 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:63$1401 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:61$1397 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:61$1396 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:60$1391 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1390 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1389 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1388 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:59$1387 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\vcell.$add$src/volatile_cell_storage.v:58$1381 ($add).
Removed top 1 bits (of 3) from port B of cell top.$flatten\game_manager.\c.$procmux$1974_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\game_manager.\c.$procmux$1975_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\game_manager.\c.$procmux$1976_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\game_manager.\sh.$eq$src/shader.v:9$682 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$ge$src/shader.v:9$684 ($ge).
Removed top 30 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$gt$src/shader.v:10$686 ($gt).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$lt$src/shader.v:10$687 ($lt).
Removed top 30 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$gt$src/shader.v:10$689 ($gt).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$lt$src/shader.v:10$691 ($lt).
Removed top 11 bits (of 12) from port Y of cell top.$flatten\game_manager.\sh.$and$src/shader.v:20$699 ($and).
Removed top 11 bits (of 12) from port B of cell top.$flatten\game_manager.\sh.$and$src/shader.v:21$702 ($and).
Removed top 11 bits (of 12) from port Y of cell top.$flatten\game_manager.\sh.$and$src/shader.v:21$702 ($and).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.$sub$src/mod24.v:58$907 ($sub).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.$sub$src/mod24.v:58$907 ($sub).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.$sub$src/mod24.v:58$907 ($sub).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$906 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$906 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$906 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$905 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$904 ($mux).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$899 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$899 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$899 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$898 ($mux).
Removed top 6 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$897 ($mux).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$892 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$892 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$892 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$891 ($mux).
Removed top 5 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$890 ($mux).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$885 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$885 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$885 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$884 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$883 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:40$880 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:40$879 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$878 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$878 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$878 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$877 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:39$873 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:39$872 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$871 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$871 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$871 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$870 ($mux).
Removed top 6 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$869 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:38$866 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:38$865 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$864 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$864 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$864 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863 ($mux).
Removed top 5 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862 ($mux).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:37$859 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:37$858 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$857 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$857 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$857 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$856 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:36$852 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:36$851 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$850 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$850 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$850 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$849 ($mux).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$848 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:35$845 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:35$844 ($eq).
Removed top 4 bits (of 10) from port Y of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$843 ($or).
Removed top 4 bits (of 10) from port A of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$843 ($or).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$843 ($or).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$842 ($mux).
Removed top 6 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$841 ($mux).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:34$838 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:34$837 ($eq).
Removed top 4 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$836 ($mux).
Removed top 5 bits (of 10) from mux cell top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$835 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:33$832 ($eq).
Removed top 4 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$712 ($mux).
Removed top 3 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$714 ($mux).
Removed top 4 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$715 ($or).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$715 ($or).
Removed top 3 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$715 ($or).
Removed top 3 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$716 ($mux).
Removed top 3 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$717 ($or).
Removed top 3 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$717 ($or).
Removed top 3 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:18$717 ($or).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$718 ($mux).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$719 ($mux).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$720 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$720 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$720 ($or).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$721 ($mux).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$722 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$722 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$722 ($or).
Removed top 2 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$723 ($mux).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$724 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$724 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:19$724 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$725 ($mux).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$726 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$727 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$727 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$727 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$728 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$729 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$729 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$729 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$730 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$731 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$731 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:20$731 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$732 ($mux).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$733 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$734 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$734 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$734 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$735 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$736 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$736 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$736 ($or).
Removed top 1 bits (of 5) from mux cell top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$737 ($mux).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$738 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$738 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:21$738 ($or).
Removed top 3 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$753 ($or).
Removed top 2 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$753 ($or).
Removed top 2 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$753 ($or).
Removed top 2 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$754 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$754 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$754 ($or).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$755 ($or).
Removed top 1 bits (of 5) from port B of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$755 ($or).
Removed top 1 bits (of 5) from port Y of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$755 ($or).
Removed top 1 bits (of 5) from port A of cell top.$flatten\game_manager.\h.$or$src/mod24.v:25$756 ($or).
Removed top 27 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$762 ($ge).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$763 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$765 ($ge).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$766 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$768 ($ge).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$769 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$771 ($ge).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$772 ($lt).
Removed top 25 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$774 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$775 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$777 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$778 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$780 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$781 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$783 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$784 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$786 ($ge).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$787 ($lt).
Removed top 24 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$789 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$790 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$792 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$793 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$795 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$796 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$798 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$799 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$801 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$802 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$804 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$805 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$807 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$808 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$810 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$811 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$813 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$814 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$816 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$817 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$819 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$820 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$822 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$823 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$825 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$826 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$ge$src/mod24.v:15$828 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.\h.$lt$src/mod24.v:15$829 ($lt).
Removed top 8 bits (of 12) from mux cell top.$flatten\game_manager.$procmux$1993 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\game_manager.\sh.$le$src/shader.v:9$679 ($le).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:43$675 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\game_manager.$sub$src/gmanager.v:43$675 ($sub).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$674 ($sub).
Removed top 26 bits (of 32) from port Y of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$674 ($sub).
Removed top 26 bits (of 32) from port A of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$674 ($sub).
Removed top 4 bits (of 10) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:35$674 ($sub).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$sub$src/gmanager.v:34$670 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\game_manager.$sub$src/gmanager.v:34$670 ($sub).
Removed top 22 bits (of 32) from port B of cell top.$flatten\game_manager.$lt$src/gmanager.v:29$668 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$ge$src/gmanager.v:29$667 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\game_manager.$lt$src/gmanager.v:28$665 ($lt).
Removed top 26 bits (of 32) from port B of cell top.$flatten\game_manager.$ge$src/gmanager.v:28$664 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:85$521 ($lt).
Removed top 23 bits (of 32) from port B of cell top.$flatten\core.$ge$src/vga_core.v:85$520 ($ge).
Removed top 22 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:84$517 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\core.$ge$src/vga_core.v:84$516 ($ge).
Removed top 23 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:82$515 ($lt).
Removed top 22 bits (of 32) from port B of cell top.$flatten\core.$lt$src/vga_core.v:81$514 ($lt).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2160 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\vcell.\lashaper.$procmux$2204 ($mux).
Removed cell top.$flatten\vcell.\lashaper.$procmux$2158 ($mux).
Removed top 3 bits (of 4) from FF cell top.$auto$ff.cc:262:slice$2911 ($sdffe).
Removed top 8 bits (of 12) from wire top.$flatten\game_manager.$procmux$1993_Y.
Removed top 22 bits (of 32) from wire top.$flatten\game_manager.$sub$src/gmanager.v:34$670_Y.
Removed top 4 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:18$713_Y.
Removed top 3 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:18$715_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:19$720_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:19$722_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:20$727_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:20$729_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:21$734_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:21$736_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:25$753_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:25$754_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$or$src/mod24.v:25$755_Y.
Removed top 3 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$714_Y.
Removed top 3 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:18$716_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$718_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$721_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:19$723_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$725_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$726_Y.
Removed top 2 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$728_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:20$730_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$732_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$733_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$735_Y.
Removed top 1 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:21$737_Y.
Removed top 3 bits (of 5) from wire top.$flatten\game_manager.\h.$ternary$src/mod24.v:23$751_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:33$832_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:34$838_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:35$845_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:36$852_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:37$859_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:38$866_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:39$873_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:40$880_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:41$887_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:42$894_Y.
Removed top 9 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$eq$src/mod24.v:43$901_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$843_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$850_Y.
Removed top 8 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$864_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$871_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$878_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$885_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$892_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$or$src/mod24.v:33$899_Y.
Removed top 5 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$835_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$836_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$841_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$842_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$848_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$849_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$869_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$870_Y.
Removed top 8 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$877_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$883_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$884_Y.
Removed top 5 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$890_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$891_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$897_Y.
Removed top 6 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$898_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$904_Y.
Removed top 4 bits (of 10) from wire top.$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$905_Y.
Removed top 11 bits (of 12) from wire top.$flatten\game_manager.\sh.$and$src/shader.v:20$699_Y.
Removed top 11 bits (of 12) from wire top.$flatten\game_manager.\sh.$and$src/shader.v:21$702_Y.
Removed top 11 bits (of 12) from wire top.$flatten\game_manager.\sh.$logic_not$src/shader.v:21$701_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:160$948_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:168$950_Y.
Removed top 26 bits (of 32) from wire top.$flatten\memory.$sub$src/blockmemory.v:176$952_Y.
Removed top 1 bits (of 6) from wire top.$flatten\memory.\sh.$0\totp[5:0].
Removed top 1 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:23$394_Y.
Removed top 1 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:23$395_Y.
Removed top 1 bits (of 6) from wire top.$flatten\memory.\sh.$ternary$src/shifter.v:29$411_Y.
Removed top 28 bits (of 32) from wire top.$flatten\vcell.$mod$src/volatile_cell_storage.v:220$1461_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2000_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2002_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2004_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2011_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2013_Y.
Removed top 3 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2015_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2022_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2024_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2026_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2033_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2035_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2037_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2048_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2070_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\ishaper.$procmux$2079_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2160_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2162_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2204_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lashaper.$procmux$2206_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\lbshaper.$procmux$2250_Y.
Removed top 4 bits (of 5) from wire top.$flatten\vcell.\oshaper.$0\blk2_hoffset[4:0].

20.14. Executing PEEPOPT pass (run peephole optimizers).

20.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 398 unused wires.
<suppressed ~1 debug messages>

20.16. Executing SHARE pass (SAT-based resource sharing).

20.17. Executing TECHMAP pass (map to technology primitives).

20.17.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

20.17.2. Continuing TECHMAP pass.
Using template $paramod$63c7f1a5c4d320eda7bf5de8a615386686b975ab\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~2380 debug messages>

20.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~28 debug messages>

20.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 31 unused wires.
<suppressed ~1 debug messages>

20.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\core.$add$src/vga_core.v:79$513 ($add).
  creating $macc model for $flatten\core.$add$src/vga_core.v:89$525 ($add).
  creating $macc model for $flatten\game_manager.$sub$src/gmanager.v:34$670 ($sub).
  creating $macc model for $flatten\game_manager.$sub$src/gmanager.v:35$674 ($sub).
  creating $macc model for $flatten\game_manager.$sub$src/gmanager.v:43$675 ($sub).
  creating $macc model for $flatten\game_manager.\hh.$sub$src/mod24.v:58$907 ($sub).
  creating $macc model for $flatten\memory.$add$src/blockmemory.v:115$928 ($add).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:119$932 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:152$946 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:160$948 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:168$950 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:176$952 ($sub).
  creating $macc model for $flatten\memory.$sub$src/blockmemory.v:194$955 ($sub).
  creating $macc model for $flatten\t.$add$src/timer.v:18$530 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:161$1426 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:167$1431 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:179$1442 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1381 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1386 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1387 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1388 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1389 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1390 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1391 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1393 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1394 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1395 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1396 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1397 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1398 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1399 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1400 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1401 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1406 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1407 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1408 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1409 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1410 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1411 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1412 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1413 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1414 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1415 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1416 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1418 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1419 ($add).
  creating $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1420 ($add).
  creating $macc model for $flatten\vcell.$sub$src/volatile_cell_storage.v:173$1436 ($sub).
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1419 into $flatten\vcell.$add$src/volatile_cell_storage.v:66$1420.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1418 into $flatten\vcell.$add$src/volatile_cell_storage.v:66$1420.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1416 into $flatten\vcell.$add$src/volatile_cell_storage.v:66$1420.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1414 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1415.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1413 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1415.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1412 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1415.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1411 into $flatten\vcell.$add$src/volatile_cell_storage.v:65$1415.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1409 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1410.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1408 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1410.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1407 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1410.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1406 into $flatten\vcell.$add$src/volatile_cell_storage.v:64$1410.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1399 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1400.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1398 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1400.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1397 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1400.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1396 into $flatten\vcell.$add$src/volatile_cell_storage.v:61$1400.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1394 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1395.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1393 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1395.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1391 into $flatten\vcell.$add$src/volatile_cell_storage.v:60$1395.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1389 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1390.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1388 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1390.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1387 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1390.
  merging $macc model for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1386 into $flatten\vcell.$add$src/volatile_cell_storage.v:59$1390.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:63$1401.
  creating $alu model for $macc $flatten\vcell.$sub$src/volatile_cell_storage.v:173$1436.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:58$1381.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:179$1442.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:167$1431.
  creating $alu model for $macc $flatten\vcell.$add$src/volatile_cell_storage.v:161$1426.
  creating $alu model for $macc $flatten\t.$add$src/timer.v:18$530.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:194$955.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:176$952.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:168$950.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:160$948.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:152$946.
  creating $alu model for $macc $flatten\memory.$sub$src/blockmemory.v:119$932.
  creating $alu model for $macc $flatten\memory.$add$src/blockmemory.v:115$928.
  creating $alu model for $macc $flatten\game_manager.\hh.$sub$src/mod24.v:58$907.
  creating $alu model for $macc $flatten\game_manager.$sub$src/gmanager.v:43$675.
  creating $alu model for $macc $flatten\game_manager.$sub$src/gmanager.v:35$674.
  creating $alu model for $macc $flatten\game_manager.$sub$src/gmanager.v:34$670.
  creating $alu model for $macc $flatten\core.$add$src/vga_core.v:89$525.
  creating $alu model for $macc $flatten\core.$add$src/vga_core.v:79$513.
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:60$1395: $auto$alumacc.cc:365:replace_macc$4435
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:64$1410: $auto$alumacc.cc:365:replace_macc$4436
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:59$1390: $auto$alumacc.cc:365:replace_macc$4437
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:61$1400: $auto$alumacc.cc:365:replace_macc$4438
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:65$1415: $auto$alumacc.cc:365:replace_macc$4439
  creating $macc cell for $flatten\vcell.$add$src/volatile_cell_storage.v:66$1420: $auto$alumacc.cc:365:replace_macc$4440
  creating $alu model for $flatten\core.$ge$src/vga_core.v:84$516 ($ge): new $alu
  creating $alu model for $flatten\core.$ge$src/vga_core.v:85$520 ($ge): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:81$514 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:82$515 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:84$517 ($lt): new $alu
  creating $alu model for $flatten\core.$lt$src/vga_core.v:85$521 ($lt): new $alu
  creating $alu model for $flatten\game_manager.$ge$src/gmanager.v:28$664 ($ge): new $alu
  creating $alu model for $flatten\game_manager.$ge$src/gmanager.v:29$667 ($ge): new $alu
  creating $alu model for $flatten\game_manager.$lt$src/gmanager.v:28$665 ($lt): new $alu
  creating $alu model for $flatten\game_manager.$lt$src/gmanager.v:29$668 ($lt): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$762 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$765 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$768 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$771 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$774 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$777 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$780 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$783 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$786 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$789 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$792 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$795 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$798 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$801 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$804 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$807 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$810 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$813 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$816 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$819 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$822 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$825 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$ge$src/mod24.v:15$828 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$763 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$765.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$766 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$768.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$769 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$771.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$772 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$774.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$775 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$777.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$778 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$780.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$781 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$783.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$784 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$786.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$787 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$789.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$790 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$792.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$793 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$795.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$796 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$798.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$799 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$801.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$802 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$804.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$805 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$807.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$808 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$810.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$811 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$813.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$814 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$816.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$817 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$819.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$820 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$822.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$823 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$825.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$826 ($lt): merged with $flatten\game_manager.\h.$ge$src/mod24.v:15$828.
  creating $alu model for $flatten\game_manager.\h.$lt$src/mod24.v:15$829 ($lt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$ge$src/shader.v:9$684 ($ge): new $alu
  creating $alu model for $flatten\game_manager.\sh.$gt$src/shader.v:10$686 ($gt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$gt$src/shader.v:10$689 ($gt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$gt$src/shader.v:12$695 ($gt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$le$src/shader.v:9$679 ($le): new $alu
  creating $alu model for $flatten\game_manager.\sh.$lt$src/shader.v:10$687 ($lt): new $alu
  creating $alu model for $flatten\game_manager.\sh.$lt$src/shader.v:10$691 ($lt): new $alu
  creating $alu model for $flatten\memory.$ge$src/blockmemory.v:117$929 ($ge): new $alu
  creating $alu model for $flatten\memory.$ge$src/blockmemory.v:122$934 ($ge): new $alu
  creating $alu model for $flatten\memory.$ge$src/blockmemory.v:127$938 ($ge): new $alu
  creating $alu model for $flatten\memory.$lt$src/blockmemory.v:112$927 ($lt): merged with $flatten\memory.$ge$src/blockmemory.v:117$929.
  creating $alu model for $flatten\memory.$lt$src/blockmemory.v:117$930 ($lt): merged with $flatten\memory.$ge$src/blockmemory.v:122$934.
  creating $alu model for $flatten\memory.$lt$src/blockmemory.v:122$935 ($lt): merged with $flatten\memory.$ge$src/blockmemory.v:127$938.
  creating $alu model for $flatten\memory.\sh.$gt$src/shifter.v:29$409 ($gt): new $alu
  creating $alu model for $flatten\memory.\sh.$gt$src/shifter.v:29$410 ($gt): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:30$417 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:31$418 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:32$419 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:33$420 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:34$421 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:35$422 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:36$423 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:37$424 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:38$425 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:39$426 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:40$427 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:41$428 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:42$429 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:43$430 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:44$431 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:45$432 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:46$433 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:47$434 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:48$435 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:49$436 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:50$437 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:51$438 ($le): new $alu
  creating $alu model for $flatten\memory.\sh.$le$src/shifter.v:52$439 ($le): new $alu
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:52$439: $auto$alumacc.cc:485:replace_alu$4510
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:51$438: $auto$alumacc.cc:485:replace_alu$4519
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:50$437: $auto$alumacc.cc:485:replace_alu$4528
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:49$436: $auto$alumacc.cc:485:replace_alu$4537
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:48$435: $auto$alumacc.cc:485:replace_alu$4546
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:47$434: $auto$alumacc.cc:485:replace_alu$4555
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:46$433: $auto$alumacc.cc:485:replace_alu$4564
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:45$432: $auto$alumacc.cc:485:replace_alu$4573
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:44$431: $auto$alumacc.cc:485:replace_alu$4582
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:43$430: $auto$alumacc.cc:485:replace_alu$4591
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:42$429: $auto$alumacc.cc:485:replace_alu$4600
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:41$428: $auto$alumacc.cc:485:replace_alu$4609
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:40$427: $auto$alumacc.cc:485:replace_alu$4618
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:39$426: $auto$alumacc.cc:485:replace_alu$4627
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:38$425: $auto$alumacc.cc:485:replace_alu$4636
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:37$424: $auto$alumacc.cc:485:replace_alu$4645
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:36$423: $auto$alumacc.cc:485:replace_alu$4654
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:35$422: $auto$alumacc.cc:485:replace_alu$4663
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:34$421: $auto$alumacc.cc:485:replace_alu$4672
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:33$420: $auto$alumacc.cc:485:replace_alu$4681
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:32$419: $auto$alumacc.cc:485:replace_alu$4690
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:31$418: $auto$alumacc.cc:485:replace_alu$4699
  creating $alu cell for $flatten\memory.\sh.$le$src/shifter.v:30$417: $auto$alumacc.cc:485:replace_alu$4708
  creating $alu cell for $flatten\memory.\sh.$gt$src/shifter.v:29$410: $auto$alumacc.cc:485:replace_alu$4717
  creating $alu cell for $flatten\memory.\sh.$gt$src/shifter.v:29$409: $auto$alumacc.cc:485:replace_alu$4722
  creating $alu cell for $flatten\memory.$ge$src/blockmemory.v:127$938, $flatten\memory.$lt$src/blockmemory.v:122$935: $auto$alumacc.cc:485:replace_alu$4727
  creating $alu cell for $flatten\memory.$ge$src/blockmemory.v:122$934, $flatten\memory.$lt$src/blockmemory.v:117$930: $auto$alumacc.cc:485:replace_alu$4740
  creating $alu cell for $flatten\memory.$ge$src/blockmemory.v:117$929, $flatten\memory.$lt$src/blockmemory.v:112$927: $auto$alumacc.cc:485:replace_alu$4753
  creating $alu cell for $flatten\game_manager.\sh.$lt$src/shader.v:10$691: $auto$alumacc.cc:485:replace_alu$4766
  creating $alu cell for $flatten\game_manager.\sh.$lt$src/shader.v:10$687: $auto$alumacc.cc:485:replace_alu$4777
  creating $alu cell for $flatten\game_manager.\sh.$le$src/shader.v:9$679: $auto$alumacc.cc:485:replace_alu$4788
  creating $alu cell for $flatten\game_manager.\sh.$gt$src/shader.v:12$695: $auto$alumacc.cc:485:replace_alu$4801
  creating $alu cell for $flatten\game_manager.\sh.$gt$src/shader.v:10$689: $auto$alumacc.cc:485:replace_alu$4806
  creating $alu cell for $flatten\game_manager.\sh.$gt$src/shader.v:10$686: $auto$alumacc.cc:485:replace_alu$4811
  creating $alu cell for $flatten\game_manager.\sh.$ge$src/shader.v:9$684: $auto$alumacc.cc:485:replace_alu$4816
  creating $alu cell for $flatten\game_manager.\h.$lt$src/mod24.v:15$829: $auto$alumacc.cc:485:replace_alu$4825
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$828, $flatten\game_manager.\h.$lt$src/mod24.v:15$826: $auto$alumacc.cc:485:replace_alu$4830
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$825, $flatten\game_manager.\h.$lt$src/mod24.v:15$823: $auto$alumacc.cc:485:replace_alu$4843
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$822, $flatten\game_manager.\h.$lt$src/mod24.v:15$820: $auto$alumacc.cc:485:replace_alu$4856
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$819, $flatten\game_manager.\h.$lt$src/mod24.v:15$817: $auto$alumacc.cc:485:replace_alu$4869
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$816, $flatten\game_manager.\h.$lt$src/mod24.v:15$814: $auto$alumacc.cc:485:replace_alu$4882
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$813, $flatten\game_manager.\h.$lt$src/mod24.v:15$811: $auto$alumacc.cc:485:replace_alu$4895
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$810, $flatten\game_manager.\h.$lt$src/mod24.v:15$808: $auto$alumacc.cc:485:replace_alu$4908
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$807, $flatten\game_manager.\h.$lt$src/mod24.v:15$805: $auto$alumacc.cc:485:replace_alu$4921
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$804, $flatten\game_manager.\h.$lt$src/mod24.v:15$802: $auto$alumacc.cc:485:replace_alu$4934
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$801, $flatten\game_manager.\h.$lt$src/mod24.v:15$799: $auto$alumacc.cc:485:replace_alu$4947
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$798, $flatten\game_manager.\h.$lt$src/mod24.v:15$796: $auto$alumacc.cc:485:replace_alu$4960
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$795, $flatten\game_manager.\h.$lt$src/mod24.v:15$793: $auto$alumacc.cc:485:replace_alu$4973
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$792, $flatten\game_manager.\h.$lt$src/mod24.v:15$790: $auto$alumacc.cc:485:replace_alu$4986
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$789, $flatten\game_manager.\h.$lt$src/mod24.v:15$787: $auto$alumacc.cc:485:replace_alu$4999
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$786, $flatten\game_manager.\h.$lt$src/mod24.v:15$784: $auto$alumacc.cc:485:replace_alu$5012
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$783, $flatten\game_manager.\h.$lt$src/mod24.v:15$781: $auto$alumacc.cc:485:replace_alu$5025
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$780, $flatten\game_manager.\h.$lt$src/mod24.v:15$778: $auto$alumacc.cc:485:replace_alu$5038
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$777, $flatten\game_manager.\h.$lt$src/mod24.v:15$775: $auto$alumacc.cc:485:replace_alu$5051
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$774, $flatten\game_manager.\h.$lt$src/mod24.v:15$772: $auto$alumacc.cc:485:replace_alu$5064
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$771, $flatten\game_manager.\h.$lt$src/mod24.v:15$769: $auto$alumacc.cc:485:replace_alu$5077
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$768, $flatten\game_manager.\h.$lt$src/mod24.v:15$766: $auto$alumacc.cc:485:replace_alu$5090
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$765, $flatten\game_manager.\h.$lt$src/mod24.v:15$763: $auto$alumacc.cc:485:replace_alu$5103
  creating $alu cell for $flatten\game_manager.\h.$ge$src/mod24.v:15$762: $auto$alumacc.cc:485:replace_alu$5116
  creating $alu cell for $flatten\game_manager.$lt$src/gmanager.v:29$668: $auto$alumacc.cc:485:replace_alu$5125
  creating $alu cell for $flatten\game_manager.$lt$src/gmanager.v:28$665: $auto$alumacc.cc:485:replace_alu$5130
  creating $alu cell for $flatten\game_manager.$ge$src/gmanager.v:29$667: $auto$alumacc.cc:485:replace_alu$5141
  creating $alu cell for $flatten\game_manager.$ge$src/gmanager.v:28$664: $auto$alumacc.cc:485:replace_alu$5150
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:85$521: $auto$alumacc.cc:485:replace_alu$5159
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:84$517: $auto$alumacc.cc:485:replace_alu$5170
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:82$515: $auto$alumacc.cc:485:replace_alu$5175
  creating $alu cell for $flatten\core.$lt$src/vga_core.v:81$514: $auto$alumacc.cc:485:replace_alu$5186
  creating $alu cell for $flatten\core.$ge$src/vga_core.v:85$520: $auto$alumacc.cc:485:replace_alu$5191
  creating $alu cell for $flatten\core.$ge$src/vga_core.v:84$516: $auto$alumacc.cc:485:replace_alu$5200
  creating $alu cell for $flatten\core.$add$src/vga_core.v:79$513: $auto$alumacc.cc:485:replace_alu$5213
  creating $alu cell for $flatten\core.$add$src/vga_core.v:89$525: $auto$alumacc.cc:485:replace_alu$5216
  creating $alu cell for $flatten\game_manager.$sub$src/gmanager.v:34$670: $auto$alumacc.cc:485:replace_alu$5219
  creating $alu cell for $flatten\game_manager.$sub$src/gmanager.v:35$674: $auto$alumacc.cc:485:replace_alu$5222
  creating $alu cell for $flatten\game_manager.$sub$src/gmanager.v:43$675: $auto$alumacc.cc:485:replace_alu$5225
  creating $alu cell for $flatten\game_manager.\hh.$sub$src/mod24.v:58$907: $auto$alumacc.cc:485:replace_alu$5228
  creating $alu cell for $flatten\memory.$add$src/blockmemory.v:115$928: $auto$alumacc.cc:485:replace_alu$5231
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:119$932: $auto$alumacc.cc:485:replace_alu$5234
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:152$946: $auto$alumacc.cc:485:replace_alu$5237
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:160$948: $auto$alumacc.cc:485:replace_alu$5240
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:168$950: $auto$alumacc.cc:485:replace_alu$5243
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:176$952: $auto$alumacc.cc:485:replace_alu$5246
  creating $alu cell for $flatten\memory.$sub$src/blockmemory.v:194$955: $auto$alumacc.cc:485:replace_alu$5249
  creating $alu cell for $flatten\t.$add$src/timer.v:18$530: $auto$alumacc.cc:485:replace_alu$5252
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:161$1426: $auto$alumacc.cc:485:replace_alu$5255
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:167$1431: $auto$alumacc.cc:485:replace_alu$5258
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:179$1442: $auto$alumacc.cc:485:replace_alu$5261
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:58$1381: $auto$alumacc.cc:485:replace_alu$5264
  creating $alu cell for $flatten\vcell.$sub$src/volatile_cell_storage.v:173$1436: $auto$alumacc.cc:485:replace_alu$5267
  creating $alu cell for $flatten\vcell.$add$src/volatile_cell_storage.v:63$1401: $auto$alumacc.cc:485:replace_alu$5270
  created 89 $alu and 6 $macc cells.

20.21. Executing OPT pass (performing simple optimizations).

20.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

20.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

20.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~724 debug messages>

20.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.21.6. Executing OPT_DFF pass (perform DFF optimizations).

20.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 24 unused cells and 109 unused wires.
<suppressed ~25 debug messages>

20.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.21.9. Rerunning OPT passes. (Maybe there is more to do..)

20.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~724 debug messages>

20.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.21.13. Executing OPT_DFF pass (perform DFF optimizations).

20.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.21.16. Finished OPT passes. (There is nothing left to do.)

20.22. Executing MEMORY pass.

20.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

20.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

20.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

20.22.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

20.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.22.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

20.22.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

20.22.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.22.9. Executing MEMORY_COLLECT pass (generating $mem cells).

20.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

20.25. Executing TECHMAP pass (map to technology primitives).

20.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

20.25.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

20.26. Executing ICE40_BRAMINIT pass.

20.27. Executing OPT pass (performing simple optimizations).

20.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~140 debug messages>

20.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~135 debug messages>
Removed a total of 45 cells.

20.27.3. Executing OPT_DFF pass (perform DFF optimizations).

20.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 20 unused cells and 97 unused wires.
<suppressed ~21 debug messages>

20.27.5. Finished fast OPT passes.

20.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

20.29. Executing OPT pass (performing simple optimizations).

20.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~717 debug messages>

20.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\game_manager.\c.$procmux$1969:
      Old ports: A=12'011001100110, B=84'111111110000000011111111110000001100000011110000000000001111111100000000000001111111, Y=\game_manager.texture_lookup
      New ports: A=11'01100100110, B=77'11111110000000011111111100000110000001110000000000011111111000000000000111111, Y={ \game_manager.texture_lookup [11:7] \game_manager.texture_lookup [5:0] }
      New connections: \game_manager.texture_lookup [6] = \game_manager.texture_lookup [5]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:18$714:
      Old ports: A=2'00, B=2'10, Y={ $auto$opt_expr.cc:205:group_cell_inputs$5318 $auto$wreduce.cc:454:run$4350 [0] }
      New ports: A=1'0, B=1'1, Y=$auto$opt_expr.cc:205:group_cell_inputs$5318
      New connections: $auto$wreduce.cc:454:run$4350 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:18$716:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$4351 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4351 [0]
      New connections: $auto$wreduce.cc:454:run$4351 [1] = $auto$wreduce.cc:454:run$4351 [0]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$718:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$4352 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4352 [2]
      New connections: $auto$wreduce.cc:454:run$4352 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$719:
      Old ports: A=3'000, B=3'101, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:19$719_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:19$719_Y [0]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:19$719_Y [2:1] = { $flatten\game_manager.\h.$ternary$src/mod24.v:19$719_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$721:
      Old ports: A=3'000, B=3'110, Y=$auto$wreduce.cc:454:run$4353 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4353 [1]
      New connections: { $auto$wreduce.cc:454:run$4353 [2] $auto$wreduce.cc:454:run$4353 [0] } = { $auto$wreduce.cc:454:run$4353 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:19$723:
      Old ports: A=3'000, B=3'111, Y=$auto$wreduce.cc:454:run$4354 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4354 [0]
      New connections: $auto$wreduce.cc:454:run$4354 [2:1] = { $auto$wreduce.cc:454:run$4354 [0] $auto$wreduce.cc:454:run$4354 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$725:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$4355 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4355 [3]
      New connections: $auto$wreduce.cc:454:run$4355 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$726:
      Old ports: A=4'0000, B=4'1001, Y=$auto$wreduce.cc:454:run$4356 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4356 [0]
      New connections: $auto$wreduce.cc:454:run$4356 [3:1] = { $auto$wreduce.cc:454:run$4356 [0] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$728:
      Old ports: A=4'0000, B=4'1010, Y=$auto$wreduce.cc:454:run$4357 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4357 [1]
      New connections: { $auto$wreduce.cc:454:run$4357 [3:2] $auto$wreduce.cc:454:run$4357 [0] } = { $auto$wreduce.cc:454:run$4357 [1] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:20$730:
      Old ports: A=4'0000, B=4'1011, Y=$auto$wreduce.cc:454:run$4358 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4358 [0]
      New connections: $auto$wreduce.cc:454:run$4358 [3:1] = { $auto$wreduce.cc:454:run$4358 [0] 1'0 $auto$wreduce.cc:454:run$4358 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$732:
      Old ports: A=4'0000, B=4'1100, Y=$auto$wreduce.cc:454:run$4359 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4359 [2]
      New connections: { $auto$wreduce.cc:454:run$4359 [3] $auto$wreduce.cc:454:run$4359 [1:0] } = { $auto$wreduce.cc:454:run$4359 [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$733:
      Old ports: A=4'0000, B=4'1101, Y=$auto$wreduce.cc:454:run$4360 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4360 [0]
      New connections: $auto$wreduce.cc:454:run$4360 [3:1] = { $auto$wreduce.cc:454:run$4360 [0] $auto$wreduce.cc:454:run$4360 [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$735:
      Old ports: A=4'0000, B=4'1110, Y=$auto$wreduce.cc:454:run$4361 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4361 [1]
      New connections: { $auto$wreduce.cc:454:run$4361 [3:2] $auto$wreduce.cc:454:run$4361 [0] } = { $auto$wreduce.cc:454:run$4361 [1] $auto$wreduce.cc:454:run$4361 [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:21$737:
      Old ports: A=4'0000, B=4'1111, Y=$auto$wreduce.cc:454:run$4362 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4362 [0]
      New connections: $auto$wreduce.cc:454:run$4362 [3:1] = { $auto$wreduce.cc:454:run$4362 [0] $auto$wreduce.cc:454:run$4362 [0] $auto$wreduce.cc:454:run$4362 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$739:
      Old ports: A=5'00000, B=5'10000, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$739_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$739_Y [4]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:22$739_Y [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$740:
      Old ports: A=5'00000, B=5'10001, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$740_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$740_Y [0]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:22$740_Y [4:1] = { $flatten\game_manager.\h.$ternary$src/mod24.v:22$740_Y [0] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$742:
      Old ports: A=5'00000, B=5'10010, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$742_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$742_Y [1]
      New connections: { $flatten\game_manager.\h.$ternary$src/mod24.v:22$742_Y [4:2] $flatten\game_manager.\h.$ternary$src/mod24.v:22$742_Y [0] } = { $flatten\game_manager.\h.$ternary$src/mod24.v:22$742_Y [1] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:22$744:
      Old ports: A=5'00000, B=5'10011, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$744_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:22$744_Y [0]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:22$744_Y [4:1] = { $flatten\game_manager.\h.$ternary$src/mod24.v:22$744_Y [0] 2'00 $flatten\game_manager.\h.$ternary$src/mod24.v:22$744_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$746:
      Old ports: A=5'00000, B=5'10100, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$746_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$746_Y [2]
      New connections: { $flatten\game_manager.\h.$ternary$src/mod24.v:23$746_Y [4:3] $flatten\game_manager.\h.$ternary$src/mod24.v:23$746_Y [1:0] } = { $flatten\game_manager.\h.$ternary$src/mod24.v:23$746_Y [2] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$747:
      Old ports: A=5'00000, B=5'10101, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$747_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$747_Y [0]
      New connections: $flatten\game_manager.\h.$ternary$src/mod24.v:23$747_Y [4:1] = { $flatten\game_manager.\h.$ternary$src/mod24.v:23$747_Y [0] 1'0 $flatten\game_manager.\h.$ternary$src/mod24.v:23$747_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$749:
      Old ports: A=5'00000, B=5'10110, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$749_Y
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\h.$ternary$src/mod24.v:23$749_Y [1]
      New connections: { $flatten\game_manager.\h.$ternary$src/mod24.v:23$749_Y [4:2] $flatten\game_manager.\h.$ternary$src/mod24.v:23$749_Y [0] } = { $flatten\game_manager.\h.$ternary$src/mod24.v:23$749_Y [1] 1'0 $flatten\game_manager.\h.$ternary$src/mod24.v:23$749_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\h.$ternary$src/mod24.v:23$751:
      Old ports: A=5'00000, B=5'10111, Y=$auto$wreduce.cc:454:run$4363
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4363 [0]
      New connections: $auto$wreduce.cc:454:run$4363 [4:1] = { $auto$wreduce.cc:454:run$4363 [0] 1'0 $auto$wreduce.cc:454:run$4363 [0] $auto$wreduce.cc:454:run$4363 [0] }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$835:
      Old ports: A=5'00000, B=5'11000, Y=$auto$wreduce.cc:454:run$4383 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4383 [3]
      New connections: { $auto$wreduce.cc:454:run$4383 [4] $auto$wreduce.cc:454:run$4383 [2:0] } = { $auto$wreduce.cc:454:run$4383 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$836:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$4383 [4:0] }, B=6'000000, Y=$auto$wreduce.cc:454:run$4384 [5:0]
      New ports: A=$auto$wreduce.cc:454:run$4383 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$4384 [4:0]
      New connections: $auto$wreduce.cc:454:run$4384 [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$841:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$4385 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4385 [3]
      New connections: $auto$wreduce.cc:454:run$4385 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$842:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$4385 [3:0] }, B=6'110000, Y=$auto$wreduce.cc:454:run$4386 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4385 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$4386 [4:0]
      New connections: $auto$wreduce.cc:454:run$4386 [5] = $auto$wreduce.cc:454:run$4386 [4]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$848:
      Old ports: A=6'000000, B=6'111000, Y=$auto$wreduce.cc:454:run$4387 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4387 [3]
      New connections: { $auto$wreduce.cc:454:run$4387 [5:4] $auto$wreduce.cc:454:run$4387 [2:0] } = { $auto$wreduce.cc:454:run$4387 [3] $auto$wreduce.cc:454:run$4387 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855:
      Old ports: A=6'000000, B=6'101000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855_Y [5:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855_Y [5:4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855_Y [3] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862:
      Old ports: A=5'00000, B=5'11000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863:
      Old ports: A={ 1'0 $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [4:0] }, B=6'000000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [5:0]
      New ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [4:0], B=5'00000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [4:0]
      New connections: $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$869:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$4389 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4389 [3]
      New connections: $auto$wreduce.cc:454:run$4389 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$870:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$4389 [3:0] }, B=6'110000, Y=$auto$wreduce.cc:454:run$4390 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4389 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$4390 [4:0]
      New connections: $auto$wreduce.cc:454:run$4390 [5] = $auto$wreduce.cc:454:run$4390 [4]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876:
      Old ports: A=6'000000, B=6'111000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [5:0]
      New ports: A=1'0, B=1'1, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [5:4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [3] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$883:
      Old ports: A=6'000000, B=6'101000, Y=$auto$wreduce.cc:454:run$4392 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4392 [3]
      New connections: { $auto$wreduce.cc:454:run$4392 [5:4] $auto$wreduce.cc:454:run$4392 [2:0] } = { $auto$wreduce.cc:454:run$4392 [3] 4'0000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$890:
      Old ports: A=5'00000, B=5'11000, Y=$auto$wreduce.cc:454:run$4394 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4394 [3]
      New connections: { $auto$wreduce.cc:454:run$4394 [4] $auto$wreduce.cc:454:run$4394 [2:0] } = { $auto$wreduce.cc:454:run$4394 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$891:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$4394 [4:0] }, B=6'000000, Y=$auto$wreduce.cc:454:run$4395 [5:0]
      New ports: A=$auto$wreduce.cc:454:run$4394 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$4395 [4:0]
      New connections: $auto$wreduce.cc:454:run$4395 [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$897:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$4396 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4396 [3]
      New connections: $auto$wreduce.cc:454:run$4396 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$898:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$4396 [3:0] }, B=6'110000, Y=$auto$wreduce.cc:454:run$4397 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4396 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$4397 [4:0]
      New connections: $auto$wreduce.cc:454:run$4397 [5] = $auto$wreduce.cc:454:run$4397 [4]
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$904:
      Old ports: A=6'000000, B=6'111000, Y=$auto$wreduce.cc:454:run$4398 [5:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4398 [3]
      New connections: { $auto$wreduce.cc:454:run$4398 [5:4] $auto$wreduce.cc:454:run$4398 [2:0] } = { $auto$wreduce.cc:454:run$4398 [3] $auto$wreduce.cc:454:run$4398 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\sh.$ternary$src/shader.v:20$705:
      Old ports: A=12'000000000000, B={ \game_manager.ipixstream [11] 3'000 \game_manager.ipixstream [7] 3'000 \game_manager.ipixstream [3] 3'000 }, Y=$flatten\game_manager.\sh.$ternary$src/shader.v:20$705_Y
      New ports: A=3'000, B={ \game_manager.ipixstream [11] \game_manager.ipixstream [7] \game_manager.ipixstream [3] }, Y={ $flatten\game_manager.\sh.$ternary$src/shader.v:20$705_Y [11] $flatten\game_manager.\sh.$ternary$src/shader.v:20$705_Y [7] $flatten\game_manager.\sh.$ternary$src/shader.v:20$705_Y [3] }
      New connections: { $flatten\game_manager.\sh.$ternary$src/shader.v:20$705_Y [10:8] $flatten\game_manager.\sh.$ternary$src/shader.v:20$705_Y [6:4] $flatten\game_manager.\sh.$ternary$src/shader.v:20$705_Y [2:0] } = 9'000000000
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$1875:
      Old ports: A={ 1'0 \memory.P1blk_v }, B={ 1'0 \memory.P2blk_v }, Y=$flatten\memory.$procmux$1875_Y
      New ports: A=\memory.P1blk_v, B=\memory.P2blk_v, Y=$flatten\memory.$procmux$1875_Y [4:0]
      New connections: $flatten\memory.$procmux$1875_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:23$394:
      Old ports: A=5'00000, B=5'10100, Y=$auto$wreduce.cc:454:run$4407 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4407 [2]
      New connections: { $auto$wreduce.cc:454:run$4407 [4:3] $auto$wreduce.cc:454:run$4407 [1:0] } = { $auto$wreduce.cc:454:run$4407 [2] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:25$402:
      Old ports: A=5'00000, B=5'10110, Y=$flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [4:0]
      New ports: A=1'0, B=1'1, Y=$flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [1]
      New connections: { $flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [4:2] $flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [0] } = { $flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [1] 1'0 $flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2000:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:454:run$4411 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$4411 [1]
      New connections: $auto$wreduce.cc:454:run$4411 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2011:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$4414 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$4414 [1]
      New connections: $auto$wreduce.cc:454:run$4414 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2044:
      Old ports: A=5'11111, B=5'00000, Y=$flatten\vcell.\ishaper.$procmux$2044_Y
      New ports: A=1'1, B=1'0, Y=$flatten\vcell.\ishaper.$procmux$2044_Y [0]
      New connections: $flatten\vcell.\ishaper.$procmux$2044_Y [4:1] = { $flatten\vcell.\ishaper.$procmux$2044_Y [0] $flatten\vcell.\ishaper.$procmux$2044_Y [0] $flatten\vcell.\ishaper.$procmux$2044_Y [0] $flatten\vcell.\ishaper.$procmux$2044_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2055:
      Old ports: A=5'00000, B=5'11111, Y=$flatten\vcell.\ishaper.$procmux$2055_Y
      New ports: A=1'0, B=1'1, Y=$flatten\vcell.\ishaper.$procmux$2055_Y [0]
      New connections: $flatten\vcell.\ishaper.$procmux$2055_Y [4:1] = { $flatten\vcell.\ishaper.$procmux$2055_Y [0] $flatten\vcell.\ishaper.$procmux$2055_Y [0] $flatten\vcell.\ishaper.$procmux$2055_Y [0] $flatten\vcell.\ishaper.$procmux$2055_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2147:
      Old ports: A=5'11111, B=5'00001, Y=$flatten\vcell.\lashaper.$procmux$2147_Y
      New ports: A=1'1, B=1'0, Y=$flatten\vcell.\lashaper.$procmux$2147_Y [1]
      New connections: { $flatten\vcell.\lashaper.$procmux$2147_Y [4:2] $flatten\vcell.\lashaper.$procmux$2147_Y [0] } = { $flatten\vcell.\lashaper.$procmux$2147_Y [1] $flatten\vcell.\lashaper.$procmux$2147_Y [1] $flatten\vcell.\lashaper.$procmux$2147_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lbshaper.$procmux$2246:
      Old ports: A=5'00001, B=5'11111, Y=$flatten\vcell.\lbshaper.$procmux$2246_Y
      New ports: A=1'0, B=1'1, Y=$flatten\vcell.\lbshaper.$procmux$2246_Y [1]
      New connections: { $flatten\vcell.\lbshaper.$procmux$2246_Y [4:2] $flatten\vcell.\lbshaper.$procmux$2246_Y [0] } = { $flatten\vcell.\lbshaper.$procmux$2246_Y [1] $flatten\vcell.\lbshaper.$procmux$2246_Y [1] $flatten\vcell.\lbshaper.$procmux$2246_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$2343:
      Old ports: A=5'00000, B=5'00001, Y=$flatten\vcell.\tshaper.$procmux$2343_Y
      New ports: A=1'0, B=1'1, Y=$flatten\vcell.\tshaper.$procmux$2343_Y [0]
      New connections: $flatten\vcell.\tshaper.$procmux$2343_Y [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$2354:
      Old ports: A=5'00001, B=5'00000, Y=$flatten\vcell.\tshaper.$procmux$2354_Y
      New ports: A=1'1, B=1'0, Y=$flatten\vcell.\tshaper.$procmux$2354_Y [0]
      New connections: $flatten\vcell.\tshaper.$procmux$2354_Y [4:1] = 4'0000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:33$836:
      Old ports: A=$auto$wreduce.cc:454:run$4383 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$4384 [4:0]
      New ports: A=$auto$wreduce.cc:454:run$4383 [3], B=1'0, Y=$auto$wreduce.cc:454:run$4384 [3]
      New connections: { $auto$wreduce.cc:454:run$4384 [4] $auto$wreduce.cc:454:run$4384 [2:0] } = { $auto$wreduce.cc:454:run$4384 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:34$842:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$4385 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$4386 [4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4385 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$4386 [4:3]
      New connections: $auto$wreduce.cc:454:run$4386 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:35$849:
      Old ports: A=$auto$wreduce.cc:454:run$4387 [5:0], B=6'100000, Y=$auto$wreduce.cc:454:run$4388 [5:0]
      New ports: A={ $auto$wreduce.cc:454:run$4387 [3] $auto$wreduce.cc:454:run$4387 [3] }, B=2'10, Y={ $auto$wreduce.cc:454:run$4388 [5] $auto$wreduce.cc:454:run$4388 [3] }
      New connections: { $auto$wreduce.cc:454:run$4388 [4] $auto$wreduce.cc:454:run$4388 [2:0] } = { $auto$wreduce.cc:454:run$4388 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$856:
      Old ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855_Y [5:0], B=6'010000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$856_Y [5:0]
      New ports: A={ 1'0 $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$855_Y [3] }, B=2'10, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$856_Y [4:3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$856_Y [5] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$856_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:36$856_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863:
      Old ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [4:0], B=5'00000, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [4:0]
      New ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$862_Y [3], B=1'0, Y=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [3]
      New connections: { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [4] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [2:0] } = { $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:37$863_Y [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:38$870:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$4389 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$4390 [4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4389 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$4390 [4:3]
      New connections: $auto$wreduce.cc:454:run$4390 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$877:
      Old ports: A=$flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [5:0], B=6'100000, Y=$auto$wreduce.cc:454:run$4391 [5:0]
      New ports: A={ $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [3] $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:39$876_Y [3] }, B=2'10, Y={ $auto$wreduce.cc:454:run$4391 [5] $auto$wreduce.cc:454:run$4391 [3] }
      New connections: { $auto$wreduce.cc:454:run$4391 [4] $auto$wreduce.cc:454:run$4391 [2:0] } = { $auto$wreduce.cc:454:run$4391 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:40$884:
      Old ports: A=$auto$wreduce.cc:454:run$4392 [5:0], B=6'010000, Y=$auto$wreduce.cc:454:run$4393 [5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4392 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$4393 [4:3]
      New connections: { $auto$wreduce.cc:454:run$4393 [5] $auto$wreduce.cc:454:run$4393 [2:0] } = { $auto$wreduce.cc:454:run$4393 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:41$891:
      Old ports: A=$auto$wreduce.cc:454:run$4394 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$4395 [4:0]
      New ports: A=$auto$wreduce.cc:454:run$4394 [3], B=1'0, Y=$auto$wreduce.cc:454:run$4395 [3]
      New connections: { $auto$wreduce.cc:454:run$4395 [4] $auto$wreduce.cc:454:run$4395 [2:0] } = { $auto$wreduce.cc:454:run$4395 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:42$898:
      Old ports: A={ 1'0 $auto$wreduce.cc:454:run$4396 [3:0] }, B=5'10000, Y=$auto$wreduce.cc:454:run$4397 [4:0]
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$4396 [3] }, B=2'10, Y=$auto$wreduce.cc:454:run$4397 [4:3]
      New connections: $auto$wreduce.cc:454:run$4397 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\game_manager.\hh.\o.$ternary$src/mod24.v:43$905:
      Old ports: A=$auto$wreduce.cc:454:run$4398 [5:0], B=6'100000, Y=$auto$wreduce.cc:454:run$4399 [5:0]
      New ports: A={ $auto$wreduce.cc:454:run$4398 [3] $auto$wreduce.cc:454:run$4398 [3] }, B=2'10, Y={ $auto$wreduce.cc:454:run$4399 [5] $auto$wreduce.cc:454:run$4399 [3] }
      New connections: { $auto$wreduce.cc:454:run$4399 [4] $auto$wreduce.cc:454:run$4399 [2:0] } = { $auto$wreduce.cc:454:run$4399 [3] 3'000 }
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$1877:
      Old ports: A=$flatten\memory.$procmux$1875_Y, B={ 1'0 \memory.P3blk_v }, Y=$flatten\memory.$procmux$1877_Y
      New ports: A=$flatten\memory.$procmux$1875_Y [4:0], B=\memory.P3blk_v, Y=$flatten\memory.$procmux$1877_Y [4:0]
      New connections: $flatten\memory.$procmux$1877_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:23$395:
      Old ports: A=$auto$wreduce.cc:454:run$4407 [4:0], B=5'10011, Y=$auto$wreduce.cc:454:run$4408 [4:0]
      New ports: A={ $auto$wreduce.cc:454:run$4407 [2] $auto$wreduce.cc:454:run$4407 [2] 1'0 }, B=3'101, Y={ $auto$wreduce.cc:454:run$4408 [4] $auto$wreduce.cc:454:run$4408 [2] $auto$wreduce.cc:454:run$4408 [0] }
      New connections: { $auto$wreduce.cc:454:run$4408 [3] $auto$wreduce.cc:454:run$4408 [1] } = { 1'0 $auto$wreduce.cc:454:run$4408 [0] }
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:25$403:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [4:0], B=5'10101, Y=\memory.sh.point6 [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [1] $flatten\memory.\sh.$ternary$src/shifter.v:25$402_Y [1] 1'0 }, B=3'101, Y=\memory.sh.point6 [2:0]
      New connections: \memory.sh.point6 [4:3] = { \memory.sh.point6 [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2002:
      Old ports: A=$auto$wreduce.cc:454:run$4411 [1:0], B=2'10, Y=$auto$wreduce.cc:454:run$4412 [1:0]
      New ports: A=$auto$wreduce.cc:454:run$4411 [1], B=1'1, Y=$auto$wreduce.cc:454:run$4412 [1]
      New connections: $auto$wreduce.cc:454:run$4412 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2046:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2044_Y, B=5'11111, Y=$flatten\vcell.\ishaper.$procmux$2046_Y
      New ports: A=$flatten\vcell.\ishaper.$procmux$2044_Y [0], B=1'1, Y=$flatten\vcell.\ishaper.$procmux$2046_Y [0]
      New connections: $flatten\vcell.\ishaper.$procmux$2046_Y [4:1] = { $flatten\vcell.\ishaper.$procmux$2046_Y [0] $flatten\vcell.\ishaper.$procmux$2046_Y [0] $flatten\vcell.\ishaper.$procmux$2046_Y [0] $flatten\vcell.\ishaper.$procmux$2046_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2057:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2055_Y, B=5'00001, Y=$flatten\vcell.\ishaper.$procmux$2057_Y
      New ports: A={ $flatten\vcell.\ishaper.$procmux$2055_Y [0] $flatten\vcell.\ishaper.$procmux$2055_Y [0] }, B=2'01, Y=$flatten\vcell.\ishaper.$procmux$2057_Y [1:0]
      New connections: $flatten\vcell.\ishaper.$procmux$2057_Y [4:2] = { $flatten\vcell.\ishaper.$procmux$2057_Y [1] $flatten\vcell.\ishaper.$procmux$2057_Y [1] $flatten\vcell.\ishaper.$procmux$2057_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2149:
      Old ports: A=$flatten\vcell.\lashaper.$procmux$2147_Y, B=5'00001, Y=$flatten\vcell.\lashaper.$procmux$2149_Y
      New ports: A=$flatten\vcell.\lashaper.$procmux$2147_Y [1], B=1'0, Y=$flatten\vcell.\lashaper.$procmux$2149_Y [1]
      New connections: { $flatten\vcell.\lashaper.$procmux$2149_Y [4:2] $flatten\vcell.\lashaper.$procmux$2149_Y [0] } = { $flatten\vcell.\lashaper.$procmux$2149_Y [1] $flatten\vcell.\lashaper.$procmux$2149_Y [1] $flatten\vcell.\lashaper.$procmux$2149_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2182:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2055_Y, B=5'00000, Y=$flatten\vcell.\lashaper.$procmux$2182_Y
      New ports: A=$flatten\vcell.\ishaper.$procmux$2055_Y [0], B=1'0, Y=$flatten\vcell.\lashaper.$procmux$2182_Y [0]
      New connections: $flatten\vcell.\lashaper.$procmux$2182_Y [4:1] = { $flatten\vcell.\lashaper.$procmux$2182_Y [0] $flatten\vcell.\lashaper.$procmux$2182_Y [0] $flatten\vcell.\lashaper.$procmux$2182_Y [0] $flatten\vcell.\lashaper.$procmux$2182_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lbshaper.$procmux$2248:
      Old ports: A=$flatten\vcell.\lbshaper.$procmux$2246_Y, B=5'11111, Y=$flatten\vcell.\lbshaper.$procmux$2248_Y
      New ports: A=$flatten\vcell.\lbshaper.$procmux$2246_Y [1], B=1'1, Y=$flatten\vcell.\lbshaper.$procmux$2248_Y [1]
      New connections: { $flatten\vcell.\lbshaper.$procmux$2248_Y [4:2] $flatten\vcell.\lbshaper.$procmux$2248_Y [0] } = { $flatten\vcell.\lbshaper.$procmux$2248_Y [1] $flatten\vcell.\lbshaper.$procmux$2248_Y [1] $flatten\vcell.\lbshaper.$procmux$2248_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$2345:
      Old ports: A=$flatten\vcell.\tshaper.$procmux$2343_Y, B=5'00000, Y=$flatten\vcell.\tshaper.$procmux$2345_Y
      New ports: A=$flatten\vcell.\tshaper.$procmux$2343_Y [0], B=1'0, Y=$flatten\vcell.\tshaper.$procmux$2345_Y [0]
      New connections: $flatten\vcell.\tshaper.$procmux$2345_Y [4:1] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$2356:
      Old ports: A=$flatten\vcell.\tshaper.$procmux$2354_Y, B=5'11111, Y=$flatten\vcell.\tshaper.$procmux$2356_Y
      New ports: A={ 1'0 $flatten\vcell.\tshaper.$procmux$2354_Y [0] }, B=2'11, Y=$flatten\vcell.\tshaper.$procmux$2356_Y [1:0]
      New connections: $flatten\vcell.\tshaper.$procmux$2356_Y [4:2] = { $flatten\vcell.\tshaper.$procmux$2356_Y [1] $flatten\vcell.\tshaper.$procmux$2356_Y [1] $flatten\vcell.\tshaper.$procmux$2356_Y [1] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\memory.$procmux$1879:
      Old ports: A=$flatten\memory.$procmux$1877_Y, B={ 1'0 \memory.P4blk_v }, Y=$flatten\memory.$procmux$1879_Y
      New ports: A=$flatten\memory.$procmux$1877_Y [4:0], B=\memory.P4blk_v, Y=$flatten\memory.$procmux$1879_Y [4:0]
      New connections: $flatten\memory.$procmux$1879_Y [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:23$396:
      Old ports: A=$auto$wreduce.cc:454:run$4408 [4:0], B=5'10010, Y=$flatten\memory.\sh.$ternary$src/shifter.v:23$396_Y [4:0]
      New ports: A={ $auto$wreduce.cc:454:run$4408 [4] $auto$wreduce.cc:454:run$4408 [2] $auto$wreduce.cc:454:run$4408 [0] $auto$wreduce.cc:454:run$4408 [0] }, B=4'1010, Y={ $flatten\memory.\sh.$ternary$src/shifter.v:23$396_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:23$396_Y [2:0] }
      New connections: $flatten\memory.\sh.$ternary$src/shifter.v:23$396_Y [3] = 1'0
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:29$411:
      Old ports: A=\memory.sh.point6 [4:0], B=5'00000, Y=$auto$wreduce.cc:454:run$4409 [4:0]
      New ports: A=\memory.sh.point6 [2:0], B=3'000, Y=$auto$wreduce.cc:454:run$4409 [2:0]
      New connections: $auto$wreduce.cc:454:run$4409 [4:3] = { $auto$wreduce.cc:454:run$4409 [2] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\ishaper.$procmux$2059:
      Old ports: A=$flatten\vcell.\ishaper.$procmux$2057_Y, B=5'11111, Y=$flatten\vcell.\ishaper.$procmux$2059_Y
      New ports: A=$flatten\vcell.\ishaper.$procmux$2057_Y [1:0], B=2'11, Y=$flatten\vcell.\ishaper.$procmux$2059_Y [1:0]
      New connections: $flatten\vcell.\ishaper.$procmux$2059_Y [4:2] = { $flatten\vcell.\ishaper.$procmux$2059_Y [1] $flatten\vcell.\ishaper.$procmux$2059_Y [1] $flatten\vcell.\ishaper.$procmux$2059_Y [1] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2151:
      Old ports: A=$flatten\vcell.\lashaper.$procmux$2149_Y, B=5'11111, Y=$flatten\vcell.\lashaper.$procmux$2151_Y
      New ports: A=$flatten\vcell.\lashaper.$procmux$2149_Y [1], B=1'1, Y=$flatten\vcell.\lashaper.$procmux$2151_Y [1]
      New connections: { $flatten\vcell.\lashaper.$procmux$2151_Y [4:2] $flatten\vcell.\lashaper.$procmux$2151_Y [0] } = { $flatten\vcell.\lashaper.$procmux$2151_Y [1] $flatten\vcell.\lashaper.$procmux$2151_Y [1] $flatten\vcell.\lashaper.$procmux$2151_Y [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lashaper.$procmux$2184:
      Old ports: A=$flatten\vcell.\lashaper.$procmux$2182_Y, B=5'11111, Y=$flatten\vcell.\lashaper.$procmux$2184_Y
      New ports: A=$flatten\vcell.\lashaper.$procmux$2182_Y [0], B=1'1, Y=$flatten\vcell.\lashaper.$procmux$2184_Y [0]
      New connections: $flatten\vcell.\lashaper.$procmux$2184_Y [4:1] = { $flatten\vcell.\lashaper.$procmux$2184_Y [0] $flatten\vcell.\lashaper.$procmux$2184_Y [0] $flatten\vcell.\lashaper.$procmux$2184_Y [0] $flatten\vcell.\lashaper.$procmux$2184_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\vcell.\lbshaper.$procmux$2250:
      Old ports: A=$flatten\vcell.\lbshaper.$procmux$2248_Y [0], B=1'1, Y=$auto$wreduce.cc:454:run$4430 [0]
      New ports: A={ }, B={ }, Y={ }
      New connections: $auto$wreduce.cc:454:run$4430 [0] = 1'1
    New ctrl vector for $mux cell $flatten\vcell.\lbshaper.$procmux$2250: { }
    Consolidated identical input bits for $mux cell $flatten\vcell.\tshaper.$procmux$2347:
      Old ports: A=$flatten\vcell.\tshaper.$procmux$2345_Y, B=5'11111, Y=$flatten\vcell.\tshaper.$procmux$2347_Y
      New ports: A={ 1'0 $flatten\vcell.\tshaper.$procmux$2345_Y [0] }, B=2'11, Y=$flatten\vcell.\tshaper.$procmux$2347_Y [1:0]
      New connections: $flatten\vcell.\tshaper.$procmux$2347_Y [4:2] = { $flatten\vcell.\tshaper.$procmux$2347_Y [1] $flatten\vcell.\tshaper.$procmux$2347_Y [1] $flatten\vcell.\tshaper.$procmux$2347_Y [1] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:23$397:
      Old ports: A=$flatten\memory.\sh.$ternary$src/shifter.v:23$396_Y [4:0], B=5'10001, Y=\memory.sh.point5 [4:0]
      New ports: A={ $flatten\memory.\sh.$ternary$src/shifter.v:23$396_Y [4] $flatten\memory.\sh.$ternary$src/shifter.v:23$396_Y [2:0] }, B=4'1001, Y={ \memory.sh.point5 [4] \memory.sh.point5 [2:0] }
      New connections: \memory.sh.point5 [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\memory.\sh.$ternary$src/shifter.v:29$412:
      Old ports: A=\memory.sh.point5 [4:0], B={ $auto$wreduce.cc:454:run$4409 [2] 1'0 $auto$wreduce.cc:454:run$4409 [2:0] }, Y={ $auto$wreduce.cc:454:run$4406 [4] $auto$alumacc.cc:501:replace_alu$4574 [3:2] $auto$alumacc.cc:501:replace_alu$4538 [1] $auto$alumacc.cc:501:replace_alu$4520 [0] }
      New ports: A={ \memory.sh.point5 [4] \memory.sh.point5 [2:0] }, B={ $auto$wreduce.cc:454:run$4409 [2] $auto$wreduce.cc:454:run$4409 [2:0] }, Y={ $auto$wreduce.cc:454:run$4406 [4] $auto$alumacc.cc:501:replace_alu$4574 [2] $auto$alumacc.cc:501:replace_alu$4538 [1] $auto$alumacc.cc:501:replace_alu$4520 [0] }
      New connections: $auto$alumacc.cc:501:replace_alu$4574 [3] = 1'0
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$alumacc.cc:75:get_eq$4578: 1'0
  Optimizing cells in module \top.
Performed a total of 86 changes.

20.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

20.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3091 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3091 ($sdffe) from module top.

20.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~1 debug messages>

20.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~207 debug messages>

20.29.9. Rerunning OPT passes. (Maybe there is more to do..)

20.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~715 debug messages>

20.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~72 debug messages>
Removed a total of 20 cells.

20.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Handling always-active SRST on $auto$ff.cc:262:slice$2911 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2911 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2902 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2902 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2902 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2902 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2902 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2902 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2886 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2886 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2875 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2875 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2862 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2862 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2862 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2862 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2862 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2862 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2858 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2858 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2858 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2858 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2858 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2858 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2847 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2847 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2847 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2847 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2847 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2838 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2838 ($sdffe) from module top.
Handling always-active SRST on $auto$ff.cc:262:slice$2835 ($sdffe) from module top (changing to const D).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2835 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2835 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2835 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2835 ($sdffe) from module top.

20.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 96 unused wires.
<suppressed ~5 debug messages>

20.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.29.16. Rerunning OPT passes. (Maybe there is more to do..)

20.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~713 debug messages>

20.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

20.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.29.20. Executing OPT_DFF pass (perform DFF optimizations).

20.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.29.23. Finished OPT passes. (There is nothing left to do.)

20.30. Executing ICE40_WRAPCARRY pass (wrap carries).

20.31. Executing TECHMAP pass (map to technology primitives).

20.31.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

20.31.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

20.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using template $paramod$e04283ca12514baf3d204c6994bec8f178dd89f8\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:59d930a2422782b39b85cd49134a384b3d87fce0$paramod$524f4122ef6340492631f8c3d6d495706ea733a6\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_80_ice40_alu for cells of type $alu.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_80_ice40_alu for cells of type $alu.
Using template $paramod$d1615bf4e5e328245ffd1550e5fe105901cda77b\_90_alu for cells of type $alu.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_80_ice40_alu for cells of type $alu.
Using template $paramod$d9d6055bedde760961c6356c4015e2f0000ae9c2\_80_ice40_alu for cells of type $alu.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_80_ice40_alu for cells of type $alu.
Using template $paramod$3ac6e4268d0279df14823f25676acf685165517e\_80_ice40_alu for cells of type $alu.
Using template $paramod$7af24cf7f572852703f08ef7a936c59efa2c57af\_80_ice40_alu for cells of type $alu.
Using template $paramod$03eba0cdd46566f6651a3011e0b5671fa6b5e494\_80_ice40_alu for cells of type $alu.
Using template $paramod$f85408ed1aa3d09e465edae8a7bf590332ae9f7b\_80_ice40_alu for cells of type $alu.
Using template $paramod$c6885379b74fbbf6906b35106e386e521d86cbb2\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$332fab4e157f868977379756d21fa99887c3c6c4\_80_ice40_alu for cells of type $alu.
Using template $paramod$420fbc8134b4c458452de534da94701c18f4eecd\_80_ice40_alu for cells of type $alu.
Using template $paramod$76faf6aa397909704a3ca45dba523dfa58393e7e\_80_ice40_alu for cells of type $alu.
Using template $paramod$a40b3a69ab2154dca9743e30e1e84efb03b892b4\_80_ice40_alu for cells of type $alu.
Using template $paramod$df9553132937e7736c5a38f2f1f29abeed1637af\_80_ice40_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper maccmap for cells of type $macc.
  add \vcell.tetron_h (5 bits, unsigned)
  add \vcell.tshaper.blk4_hoffset (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add \vcell.ishaper.blk4_hoffset [1:0] (2 bits, unsigned)
  add \vcell.tetron_v (5 bits, unsigned)
  add \vcell.ishaper.blk2_voffset (5 bits, unsigned)
  add bits { \vcell.oshaper.blk2_voffset [0] 2'00 \vcell.tshaper.blk2_voffset [0] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \vcell.tetron_h (5 bits, unsigned)
  add \vcell.tshaper.blk3_hoffset (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add bits { \vcell.ishaper.blk3_hoffset [0] \vcell.oshaper.blk2_voffset [0] } (2 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \vcell.tetron_h (5 bits, unsigned)
  add { \vcell.ishaper.blk2_hoffset [4:1] \vcell.ishaper.blk3_hoffset [0] } (5 bits, unsigned)
  add bits { \vcell.oshaper.blk2_voffset [0] 2'00 \vcell.tshaper.blk2_hoffset [0] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \vcell.tetron_v (5 bits, unsigned)
  add \vcell.tshaper.blk4_voffset (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add \vcell.ishaper.blk4_voffset [1:0] (2 bits, unsigned)
  add bits \vcell.oshaper.blk2_voffset [0] (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
  add \vcell.tetron_v (5 bits, unsigned)
  add \vcell.tshaper.blk3_voffset (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add 5'00000 (5 bits, unsigned)
  add bits \vcell.ishaper.blk3_voffset [0] (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$6e0a31ebf2a4e7bcebad5866b2b441901654250d\_90_pmux for cells of type $pmux.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ice40_alu for cells of type $alu.
Using template $paramod$93b49458bab1c00eb32aff458c583f46ff61e60f\_80_ice40_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ice40_alu for cells of type $alu.
Using template $paramod$d902cfcd8f5bceb817669b134f968d68db216af4\_80_ice40_alu for cells of type $alu.
Using template $paramod$9c32b45917accb56be6667e7eba7742d064d7fbb\_80_ice40_alu for cells of type $alu.
Using template $paramod$2d591d76303cd5065d50f216288bb81e81f2927d\_80_ice40_alu for cells of type $alu.
Using template $paramod$78648aff6d035ceca1e51be5292d8e9748cdc2be\_80_ice40_alu for cells of type $alu.
Using template $paramod$49641a5ace7a8dbedd31c417f5a1b54fcecf6c7d\_80_ice40_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ice40_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ice40_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000101 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
No more expansions possible.
<suppressed ~5185 debug messages>

20.32. Executing OPT pass (performing simple optimizations).

20.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3984 debug messages>

20.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4638 debug messages>
Removed a total of 1546 cells.

20.32.3. Executing OPT_DFF pass (perform DFF optimizations).

20.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3361 unused cells and 4335 unused wires.
<suppressed ~3364 debug messages>

20.32.5. Finished fast OPT passes.

20.33. Executing ICE40_OPT pass (performing simple optimizations).

20.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4510.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4510.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4510.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4519.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4519.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$4519.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4519.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$4519.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4528.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4528.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4528.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4528.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$4528.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4537.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4537.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$4537.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4537.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4537.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4546.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4546.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4546.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4546.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$4546.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4555.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4555.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$4555.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4555.slice[4].carry: CO=$auto$alumacc.cc:485:replace_alu$4555.C [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4564.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4564.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4564.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4564.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$4564.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4654.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4654.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4654.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4663.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4663.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$4663.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4672.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4672.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4672.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4681.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4681.slice[1].carry: CO=$auto$alumacc.cc:485:replace_alu$4681.C [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4690.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4690.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4690.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4699.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4699.slice[2].carry: CO=$auto$alumacc.cc:485:replace_alu$4699.C [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4708.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4708.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4708.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4717.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4717.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4717.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4717.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4722.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4722.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4722.slice[3].carry: CO=$auto$alumacc.cc:485:replace_alu$4722.C [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4727.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4727.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4740.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4727.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4753.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4727.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4766.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4766.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4777.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4777.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4788.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4777.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4806.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4766.BB [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4811.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4777.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4816.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4777.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4825.slice[0].carry: CO=\game_manager.h.pposition [6]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4830.slice[0].carry: CO=\game_manager.h.pposition [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4843.slice[0].carry: CO=\game_manager.h.pposition [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4856.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4869.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4882.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4895.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4908.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4921.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4934.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4947.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4960.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4973.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4986.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4999.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5012.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5025.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5038.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5051.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5064.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5077.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5090.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5103.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5116.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5125.slice[0].carry: CO=\core.hreadwire [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5130.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4766.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5141.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4801.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5150.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4766.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5159.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$5159.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5170.slice[0].carry: CO=\core.hscan_pos [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5175.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$5159.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5186.slice[0].carry: CO=\core.hscan_pos [7]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5191.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$5159.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5200.slice[0].carry: CO=\core.hscan_pos [4]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5213.slice[0].carry: CO=\core.hscan_pos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5216.slice[0].carry: CO=\core.vscan_pos [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5219.slice[0].carry: CO=\core.vreadwire [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5225.slice[0].carry: CO=\core.hreadwire [3]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5231.slice[0].carry: CO=\memory.resetperiod_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5234.slice[0].carry: CO=\memory.resetperiod_state [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5237.slice[0].carry: CO=\memory.P1blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5237.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$5237.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5240.slice[0].carry: CO=\memory.P2blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5240.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$5240.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5243.slice[0].carry: CO=\memory.P3blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5243.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$5243.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5246.slice[0].carry: CO=\memory.P4blk_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5246.slice[5].carry: CO=$auto$alumacc.cc:485:replace_alu$5246.C [5]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5249.slice[0].carry: CO=\memory.perq [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5252.slice[0].carry: CO=\t.counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5255.slice[0].carry: CO=\vcell.tetron_h [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5258.slice[0].carry: CO=\vcell.tetron_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5261.slice[0].carry: CO=\vcell.tetron_rotation [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$5267.slice[0].carry: CO=\vcell.tetron_v [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$maccmap.cc:240:synth$15944.slice[0].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5526.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5526.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5529.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5529.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5532.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5532.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5535.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5535.slice[3].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5538.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5538.slice[2].carry: CO=1'1
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5541.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$4510.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$opt_expr.cc:1765:replace_const_cells$5541.slice[3].carry: CO=1'1

20.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~88 debug messages>

20.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

20.33.4. Executing OPT_DFF pass (perform DFF optimizations).

20.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 47 unused cells and 18 unused wires.
<suppressed ~48 debug messages>

20.33.6. Rerunning OPT passes. (Removed registers in this run.)

20.33.7. Running ICE40 specific optimizations.

20.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.33.10. Executing OPT_DFF pass (perform DFF optimizations).

20.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.33.12. Finished OPT passes. (There is nothing left to do.)

20.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

20.35. Executing TECHMAP pass (map to technology primitives).

20.35.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

20.35.2. Continuing TECHMAP pass.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~1068 debug messages>

20.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$5213.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5216.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5219.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5225.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5231.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5234.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5237.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5237.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5240.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5240.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5243.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5243.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5246.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5246.slice[5].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5249.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5252.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5255.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5258.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5261.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$5267.slice[0].carry ($lut).
Mapping top.$auto$maccmap.cc:240:synth$15944.slice[0].carry ($lut).

20.38. Executing ICE40_OPT pass (performing simple optimizations).

20.38.1. Running ICE40 specific optimizations.

20.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~397 debug messages>

20.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~4794 debug messages>
Removed a total of 1598 cells.

20.38.4. Executing OPT_DFF pass (perform DFF optimizations).

20.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7768 unused wires.
<suppressed ~1 debug messages>

20.38.6. Rerunning OPT passes. (Removed registers in this run.)

20.38.7. Running ICE40 specific optimizations.

20.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

20.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.38.10. Executing OPT_DFF pass (perform DFF optimizations).

20.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.38.12. Rerunning OPT passes. (Removed registers in this run.)

20.38.13. Running ICE40 specific optimizations.

20.38.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

20.38.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

20.38.16. Executing OPT_DFF pass (perform DFF optimizations).

20.38.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

20.38.18. Finished OPT passes. (There is nothing left to do.)

20.39. Executing TECHMAP pass (map to technology primitives).

20.39.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

20.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

20.40. Executing ABC pass (technology mapping using ABC).

20.40.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 6850 gates and 8035 wires to a netlist network with 1183 inputs and 1329 outputs.

20.40.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    2360.
ABC: Participating nodes from both networks       =    4875.
ABC: Participating nodes from the first network   =    2366. (  62.96 % of nodes)
ABC: Participating nodes from the second network  =    2509. (  66.76 % of nodes)
ABC: Node pairs (any polarity)                    =    2366. (  62.96 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1850. (  49.23 % of names can be moved)
ABC: Total runtime =     0.06 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

20.40.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3755
ABC RESULTS:        internal signals:     5523
ABC RESULTS:           input signals:     1183
ABC RESULTS:          output signals:     1329
Removing temp directory.

20.41. Executing ICE40_WRAPCARRY pass (wrap carries).

20.42. Executing TECHMAP pass (map to technology primitives).

20.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

20.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 441 unused cells and 5389 unused wires.

20.43. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3905
  1-LUT               75
  2-LUT              515
  3-LUT             1843
  4-LUT             1472
  with \SB_CARRY    (#0)  135
  with \SB_CARRY    (#1)  159

Eliminating LUTs.
Number of LUTs:     3905
  1-LUT               75
  2-LUT              515
  3-LUT             1843
  4-LUT             1472
  with \SB_CARRY    (#0)  135
  with \SB_CARRY    (#1)  159

Combining LUTs.
Number of LUTs:     3891
  1-LUT               75
  2-LUT              500
  3-LUT             1836
  4-LUT             1480
  with \SB_CARRY    (#0)  135
  with \SB_CARRY    (#1)  159

Eliminated 0 LUTs.
Combined 14 LUTs.
<suppressed ~20511 debug messages>

20.44. Executing TECHMAP pass (map to technology primitives).

20.44.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

20.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$c92106469089edeb8ad4d6daf5067879a8f6ba9f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$de3d8c0ac9a85f776878d56395b6e0bf04ae72e7\$lut for cells of type $lut.
Using template $paramod$bdb7f9ed72fd4f5c7ad81c376f2d8a5c72a0098d\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$cc14edb43bcbbd83b718cef08414cb23048bb6d0\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$235c1e9d880d05dac2c9903e7bc7641affa7507a\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$04b674496422df8889c01c3744b94097628ccfbc\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$adac5163f2ca606e303e4fcb6e4ac1a8cfe9825d\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$d6d3aaeac1b9aa2c4b652c48e0deb565040dda72\$lut for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$569318b76cec28d6ada378e27835db79ad1e83ba\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$12c7f1171b139e4f4e6443ddc13932509cabbc36\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$d2e6d37235ab843778c678747f5760d5e87de899\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$5898ae4e52b22eca363a418fa94151158a507d30\$lut for cells of type $lut.
Using template $paramod$30c7bb594369ca20ff4ff844ba6ed3179f45572d\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$89add7395f09a7f1d31ba23a20843f5b8e155407\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$2f99e7dde0142f5eb4336d05fd90a596d3f2e038\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$4ce3b4964fe94da06961097fc968084f71d81dc7\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$4576b8d5ee9cf1f4828705b87052678c0802be85\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$f6718da5409ec8636fab31113c774a3123f56b0b\$lut for cells of type $lut.
Using template $paramod$a54d8b8d2c90a828ee71c2d82e7e1612992a7ab8\$lut for cells of type $lut.
Using template $paramod$2f5933953e311dffe5861a53a77e08849a1c7767\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000010 for cells of type $lut.
Using template $paramod$161491d8314cab9d5d32db4aa31f31f4ef4f6dc6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$71b048598aae7f2b81e655c1bee88bee1013148c\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$0de052767abdccc3aefc818722bdc3c7850d25d6\$lut for cells of type $lut.
Using template $paramod$1307f430048519f43ab1ac47bdca16ced42e5270\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$de5d058ee690ab1000716900700c3e1da7e31b2e\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$2167383712a3ef5a7aa9a279cd8db29e1fc2db5f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101001 for cells of type $lut.
Using template $paramod$4d80b2350afbf957388ad464d6a1930002dd1b04\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101000 for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5935 debug messages>
Removed 0 unused cells and 9014 unused wires.

20.45. Executing AUTONAME pass.
Renamed 145440 objects in module top (121 iterations).
<suppressed ~8013 debug messages>

20.46. Executing HIERARCHY pass (managing design hierarchy).

20.46.1. Analyzing design hierarchy..
Top module:  \top

20.46.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

20.47. Printing statistics.

=== top ===

   Number of wires:               6244
   Number of wire bits:          17308
   Number of public wires:        6244
   Number of public wire bits:   17308
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               5471
     SB_CARRY                      533
     SB_DFF                         28
     SB_DFFE                        25
     SB_DFFESR                     890
     SB_DFFESS                      16
     SB_DFFSR                       81
     SB_DFFSS                        6
     SB_LUT4                      3891
     SB_PLL40_PAD                    1

20.48. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

20.49. Executing JSON backend.

Warnings: 201 unique messages, 209 total
End of script. Logfile hash: b68c0852e2, CPU: user 8.89s system 0.05s, MEM: 120.46 MB peak
Yosys 0.12 (git sha1 2156e20)
Time spent: 24% 32x opt_expr (2 sec), 15% 27x opt_clean (1 sec), ...
