// Seed: 1870531475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1
);
  bit id_3;
  assign id_0 = id_1;
  id_4();
  supply1 id_5, id_6;
  assign id_5 = id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  initial id_0 <= id_3;
  parameter id_7 = id_6;
endmodule
module module_2 (
    output tri1 id_0
);
  assign id_0 = id_2 && 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
