0.6
2019.1
May 24 2019
15:06:07
C:/Users/AsUS/Dropbox/Semester 5/DSD_Lab/Az1/DSD_Lab_AYA/project_2.ip_user_files/bd/BCD_modulo_3/ip/BCD_modulo_3_util_vector_logic_0_0/sim/BCD_modulo_3_util_vector_logic_0_0.v,1603175385,verilog,,C:/Users/AsUS/Dropbox/Semester 5/DSD_Lab/Az1/DSD_Lab_AYA/project_2.ip_user_files/bd/BCD_modulo_3/sim/BCD_modulo_3.v,,BCD_modulo_3_util_vector_logic_0_0,,,,,,,,
C:/Users/AsUS/Dropbox/Semester 5/DSD_Lab/Az1/DSD_Lab_AYA/project_2.ip_user_files/bd/BCD_modulo_3/sim/BCD_modulo_3.v,1603131717,verilog,,C:/Users/AsUS/Dropbox/Semester 5/DSD_Lab/Az1/DSD_Lab_AYA/project_2.srcs/sources_1/new/testbench.v,,BCD_modulo_3,,,,,,,,
C:/Users/AsUS/Dropbox/Semester 5/DSD_Lab/Az1/DSD_Lab_AYA/project_2.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/AsUS/Dropbox/Semester 5/DSD_Lab/Az1/DSD_Lab_AYA/project_2.srcs/sources_1/new/testbench.v,1603175448,verilog,,,,testbench,,,,,,,,
