Nb_FPGA,Module,REG%,REG,LUT%,LUT,RAMLUT%,RAMLUT,LUT6%,LUT6,MUXCY%,MUXCY,BRAM%,BRAM,URAM%,URAM,DSP%,DSP,IOs,Path
1,U0_M0_F1, 4%,305977, 9%,356504, 1%,99, 2%,78703, 1%,18, 4%,83,31%,98, 0%,0,40,U0_M0_F1
1,U0_M0_F1_core, 4%,303784, 9%,352616, 1%,3, 2%,77414, 1%,18, 4%,83,31%,98, 0%,0,4378,U0_M0_F1.U0_M0_F1_core
1,core_sys, 3%,231509, 7%,266447, 1%,3, 2%,67806, 1%,18, 4%,83,31%,98, 0%,0,62146,U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys
1,core_chip, 3%,231511, 7%,266447, 1%,3, 2%,67806, 1%,18, 4%,83,31%,98, 0%,0,62146,U0_M0_F1.U0_M0_F1_core.core_chip_dut
1,archipelago, 1%,75071, 4%,124437, 0%,0, 1%,24788, 1%,5, 1%,1,31%,98, 0%,0,1483,U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago
1,rl_srams, 1%,57057, 2%,62241, 0%,0, 1%,1440, 1%,5, 1%,1,31%,98, 0%,0,969,U0_M0_F1.U0_M0_F1_core.core_chip_dut.icore_sys.iarchipelago.iesrams_rl_srams
