
ProcessAV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af4c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e9c  0800b0d4  0800b0d4  0000c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf70  0800bf70  0000d068  2**0
                  CONTENTS
  4 .ARM          00000008  0800bf70  0800bf70  0000cf70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bf78  0800bf78  0000d068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf78  0800bf78  0000cf78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf7c  0800bf7c  0000cf7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800bf80  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d068  2**0
                  CONTENTS
 10 .bss          0000068c  20000068  20000068  0000d068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006f4  200006f4  0000d068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d068  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019b0f  00000000  00000000  0000d098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003d07  00000000  00000000  00026ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001788  00000000  00000000  0002a8b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001222  00000000  00000000  0002c038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025729  00000000  00000000  0002d25a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ed0d  00000000  00000000  00052983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6c8c  00000000  00000000  00071690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014831c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006678  00000000  00000000  00148360  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0014e9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b0bc 	.word	0x0800b0bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	0800b0bc 	.word	0x0800b0bc

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <play_audio_file>:

static uint32_t *buffer; /*Buffer pentru redare audio folosit static in fisier*/


void play_audio_file(char *path)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b084      	sub	sp, #16
 80004bc:	af02      	add	r7, sp, #8
 80004be:	6078      	str	r0, [r7, #4]
	 * se va iesi din while(1), resetand fisierul la 0 si oprind fluxul DMA
	 * Input: path-ul fisierului dorit de redat
	 * Output: Void
	 */

	buffer = malloc(sizeof(uint32_t)*2048);
 80004c0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80004c4:	f00a fc62 	bl	800ad8c <malloc>
 80004c8:	4603      	mov	r3, r0
 80004ca:	461a      	mov	r2, r3
 80004cc:	4b20      	ldr	r3, [pc, #128]	@ (8000550 <play_audio_file+0x98>)
 80004ce:	601a      	str	r2, [r3, #0]

	if(buffer == NULL)
 80004d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000550 <play_audio_file+0x98>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d036      	beq.n	8000546 <play_audio_file+0x8e>
	{
		/*Alocare dinamica esuata*/
		return;
	}

	read_audio_file(path, buffer); /*Citire in prima jumatate a bufferului -> 1024 de elemente*/
 80004d8:	4b1d      	ldr	r3, [pc, #116]	@ (8000550 <play_audio_file+0x98>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4619      	mov	r1, r3
 80004de:	6878      	ldr	r0, [r7, #4]
 80004e0:	f001 fc72 	bl	8001dc8 <read_audio_file>
	HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, buffer, 2048, DAC_ALIGN_12B_R);
 80004e4:	4b1a      	ldr	r3, [pc, #104]	@ (8000550 <play_audio_file+0x98>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	2300      	movs	r3, #0
 80004ea:	9300      	str	r3, [sp, #0]
 80004ec:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80004f0:	2100      	movs	r1, #0
 80004f2:	4818      	ldr	r0, [pc, #96]	@ (8000554 <play_audio_file+0x9c>)
 80004f4:	f002 fa60 	bl	80029b8 <HAL_DAC_Start_DMA>

	while(1)
	{
		read_audio_file(path, buffer+1024);
 80004f8:	4b15      	ldr	r3, [pc, #84]	@ (8000550 <play_audio_file+0x98>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000500:	4619      	mov	r1, r3
 8000502:	6878      	ldr	r0, [r7, #4]
 8000504:	f001 fc60 	bl	8001dc8 <read_audio_file>
		while(flagDmaDAC == 0);
 8000508:	bf00      	nop
 800050a:	4b13      	ldr	r3, [pc, #76]	@ (8000558 <play_audio_file+0xa0>)
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	b2db      	uxtb	r3, r3
 8000510:	f083 0301 	eor.w	r3, r3, #1
 8000514:	b2db      	uxtb	r3, r3
 8000516:	2b00      	cmp	r3, #0
 8000518:	d1f7      	bne.n	800050a <play_audio_file+0x52>
		flagDmaDAC = 0;
 800051a:	4b0f      	ldr	r3, [pc, #60]	@ (8000558 <play_audio_file+0xa0>)
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]
		read_audio_file(path, buffer);
 8000520:	4b0b      	ldr	r3, [pc, #44]	@ (8000550 <play_audio_file+0x98>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4619      	mov	r1, r3
 8000526:	6878      	ldr	r0, [r7, #4]
 8000528:	f001 fc4e 	bl	8001dc8 <read_audio_file>
		while(flagDmaDAC == 0);
 800052c:	bf00      	nop
 800052e:	4b0a      	ldr	r3, [pc, #40]	@ (8000558 <play_audio_file+0xa0>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	b2db      	uxtb	r3, r3
 8000534:	f083 0301 	eor.w	r3, r3, #1
 8000538:	b2db      	uxtb	r3, r3
 800053a:	2b00      	cmp	r3, #0
 800053c:	d1f7      	bne.n	800052e <play_audio_file+0x76>
		flagDmaDAC = 0;
 800053e:	4b06      	ldr	r3, [pc, #24]	@ (8000558 <play_audio_file+0xa0>)
 8000540:	2200      	movs	r2, #0
 8000542:	701a      	strb	r2, [r3, #0]
		read_audio_file(path, buffer+1024);
 8000544:	e7d8      	b.n	80004f8 <play_audio_file+0x40>
		return;
 8000546:	bf00      	nop

	}

	free(buffer);

}
 8000548:	3708      	adds	r7, #8
 800054a:	46bd      	mov	sp, r7
 800054c:	bd80      	pop	{r7, pc}
 800054e:	bf00      	nop
 8000550:	20000084 	.word	0x20000084
 8000554:	20000088 	.word	0x20000088
 8000558:	2000032a 	.word	0x2000032a

0800055c <convert_color_16_to_18>:

#include "graphics.h"


void convert_color_16_to_18(uint16_t color, uint8_t *pixel)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	6039      	str	r1, [r7, #0]
 8000566:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 8000568:	88fb      	ldrh	r3, [r7, #6]
 800056a:	0adb      	lsrs	r3, r3, #11
 800056c:	b29b      	uxth	r3, r3
 800056e:	73fb      	strb	r3, [r7, #15]
	g = (color & 0x07E0) >> 5;
 8000570:	88fb      	ldrh	r3, [r7, #6]
 8000572:	115b      	asrs	r3, r3, #5
 8000574:	b2db      	uxtb	r3, r3
 8000576:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800057a:	73bb      	strb	r3, [r7, #14]
	b = color & 0x001F;
 800057c:	88fb      	ldrh	r3, [r7, #6]
 800057e:	b2db      	uxtb	r3, r3
 8000580:	f003 031f 	and.w	r3, r3, #31
 8000584:	737b      	strb	r3, [r7, #13]

	//16bit->18bit extindere respectand forma de transmisie

	r = (63*r)/31 << 2;
 8000586:	7bfa      	ldrb	r2, [r7, #15]
 8000588:	4613      	mov	r3, r2
 800058a:	019b      	lsls	r3, r3, #6
 800058c:	1a9b      	subs	r3, r3, r2
 800058e:	4a16      	ldr	r2, [pc, #88]	@ (80005e8 <convert_color_16_to_18+0x8c>)
 8000590:	fb82 1203 	smull	r1, r2, r2, r3
 8000594:	441a      	add	r2, r3
 8000596:	1112      	asrs	r2, r2, #4
 8000598:	17db      	asrs	r3, r3, #31
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	b2db      	uxtb	r3, r3
 800059e:	009b      	lsls	r3, r3, #2
 80005a0:	73fb      	strb	r3, [r7, #15]
	g = (63*g)/63 << 2;
 80005a2:	7bbb      	ldrb	r3, [r7, #14]
 80005a4:	009b      	lsls	r3, r3, #2
 80005a6:	73bb      	strb	r3, [r7, #14]
	b = (63*b)/31 << 2;
 80005a8:	7b7a      	ldrb	r2, [r7, #13]
 80005aa:	4613      	mov	r3, r2
 80005ac:	019b      	lsls	r3, r3, #6
 80005ae:	1a9b      	subs	r3, r3, r2
 80005b0:	4a0d      	ldr	r2, [pc, #52]	@ (80005e8 <convert_color_16_to_18+0x8c>)
 80005b2:	fb82 1203 	smull	r1, r2, r2, r3
 80005b6:	441a      	add	r2, r3
 80005b8:	1112      	asrs	r2, r2, #4
 80005ba:	17db      	asrs	r3, r3, #31
 80005bc:	1ad3      	subs	r3, r2, r3
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	737b      	strb	r3, [r7, #13]

	pixel[0] = r;
 80005c4:	683b      	ldr	r3, [r7, #0]
 80005c6:	7bfa      	ldrb	r2, [r7, #15]
 80005c8:	701a      	strb	r2, [r3, #0]
	pixel[1] = g;
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	3301      	adds	r3, #1
 80005ce:	7bba      	ldrb	r2, [r7, #14]
 80005d0:	701a      	strb	r2, [r3, #0]
	pixel[2] = b;
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	3302      	adds	r3, #2
 80005d6:	7b7a      	ldrb	r2, [r7, #13]
 80005d8:	701a      	strb	r2, [r3, #0]

}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	84210843 	.word	0x84210843

080005ec <write_color>:


void write_color(uint16_t color)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	4603      	mov	r3, r0
 80005f4:	80fb      	strh	r3, [r7, #6]
	 * Output: Void
	 */


	uint8_t data[3];
	convert_color_16_to_18(color, data);
 80005f6:	f107 020c 	add.w	r2, r7, #12
 80005fa:	88fb      	ldrh	r3, [r7, #6]
 80005fc:	4611      	mov	r1, r2
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ffac 	bl	800055c <convert_color_16_to_18>
	//flagDmaSpiTx = 0;

	//HAL_SPI_Transmit_DMA(&hspi1, data, 3);

	//while(flagDmaSpiTx == 0);
	HAL_SPI_Transmit(&hspi1, data, 3, HAL_MAX_DELAY);
 8000604:	f107 010c 	add.w	r1, r7, #12
 8000608:	f04f 33ff 	mov.w	r3, #4294967295
 800060c:	2203      	movs	r2, #3
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <write_color+0x30>)
 8000610:	f004 fdfd 	bl	800520e <HAL_SPI_Transmit>


}
 8000614:	bf00      	nop
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000180 	.word	0x20000180

08000620 <draw_pixel>:


void draw_pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000620:	b590      	push	{r4, r7, lr}
 8000622:	b085      	sub	sp, #20
 8000624:	af02      	add	r7, sp, #8
 8000626:	4603      	mov	r3, r0
 8000628:	80fb      	strh	r3, [r7, #6]
 800062a:	460b      	mov	r3, r1
 800062c:	80bb      	strh	r3, [r7, #4]
 800062e:	4613      	mov	r3, r2
 8000630:	807b      	strh	r3, [r7, #2]
	 * Functie pentru afisarea unui pixel pe ecran.
	 * Parametrii: Coordonatele (x,y) si culoarea
	 * Output: Void
	 */

	set_adress_window(x,y,x,y, 'w');
 8000632:	88bb      	ldrh	r3, [r7, #4]
 8000634:	88fa      	ldrh	r2, [r7, #6]
 8000636:	88b9      	ldrh	r1, [r7, #4]
 8000638:	88f8      	ldrh	r0, [r7, #6]
 800063a:	2477      	movs	r4, #119	@ 0x77
 800063c:	9400      	str	r4, [sp, #0]
 800063e:	f000 fced 	bl	800101c <set_adress_window>

	DC_DATA();
 8000642:	2201      	movs	r2, #1
 8000644:	2108      	movs	r1, #8
 8000646:	480a      	ldr	r0, [pc, #40]	@ (8000670 <draw_pixel+0x50>)
 8000648:	f003 f90e 	bl	8003868 <HAL_GPIO_WritePin>
	CS_A();
 800064c:	2200      	movs	r2, #0
 800064e:	2110      	movs	r1, #16
 8000650:	4807      	ldr	r0, [pc, #28]	@ (8000670 <draw_pixel+0x50>)
 8000652:	f003 f909 	bl	8003868 <HAL_GPIO_WritePin>

	write_color(color);
 8000656:	887b      	ldrh	r3, [r7, #2]
 8000658:	4618      	mov	r0, r3
 800065a:	f7ff ffc7 	bl	80005ec <write_color>

	CS_D();
 800065e:	2201      	movs	r2, #1
 8000660:	2110      	movs	r1, #16
 8000662:	4803      	ldr	r0, [pc, #12]	@ (8000670 <draw_pixel+0x50>)
 8000664:	f003 f900 	bl	8003868 <HAL_GPIO_WritePin>

}
 8000668:	bf00      	nop
 800066a:	370c      	adds	r7, #12
 800066c:	46bd      	mov	sp, r7
 800066e:	bd90      	pop	{r4, r7, pc}
 8000670:	40020c00 	.word	0x40020c00

08000674 <fill_screen1>:




void fill_screen1(uint16_t color)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b088      	sub	sp, #32
 8000678:	af02      	add	r7, sp, #8
 800067a:	4603      	mov	r3, r0
 800067c:	80fb      	strh	r3, [r7, #6]
	 * Input: Culoare pe 16 biti
	 * Output: Void
	 */
	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 800067e:	88fb      	ldrh	r3, [r7, #6]
 8000680:	0adb      	lsrs	r3, r3, #11
 8000682:	b29b      	uxth	r3, r3
 8000684:	74fb      	strb	r3, [r7, #19]
	g = (color & 0x07E0) >> 5;
 8000686:	88fb      	ldrh	r3, [r7, #6]
 8000688:	115b      	asrs	r3, r3, #5
 800068a:	b2db      	uxtb	r3, r3
 800068c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000690:	74bb      	strb	r3, [r7, #18]
	b = color & 0x001F;
 8000692:	88fb      	ldrh	r3, [r7, #6]
 8000694:	b2db      	uxtb	r3, r3
 8000696:	f003 031f 	and.w	r3, r3, #31
 800069a:	747b      	strb	r3, [r7, #17]

	r = (255*r)/31;
 800069c:	7cfa      	ldrb	r2, [r7, #19]
 800069e:	4613      	mov	r3, r2
 80006a0:	021b      	lsls	r3, r3, #8
 80006a2:	1a9b      	subs	r3, r3, r2
 80006a4:	4a3a      	ldr	r2, [pc, #232]	@ (8000790 <fill_screen1+0x11c>)
 80006a6:	fb82 1203 	smull	r1, r2, r2, r3
 80006aa:	441a      	add	r2, r3
 80006ac:	1112      	asrs	r2, r2, #4
 80006ae:	17db      	asrs	r3, r3, #31
 80006b0:	1ad3      	subs	r3, r2, r3
 80006b2:	74fb      	strb	r3, [r7, #19]
	g = (255*g)/63;
 80006b4:	7cba      	ldrb	r2, [r7, #18]
 80006b6:	4613      	mov	r3, r2
 80006b8:	021b      	lsls	r3, r3, #8
 80006ba:	1a9b      	subs	r3, r3, r2
 80006bc:	4a35      	ldr	r2, [pc, #212]	@ (8000794 <fill_screen1+0x120>)
 80006be:	fb82 1203 	smull	r1, r2, r2, r3
 80006c2:	441a      	add	r2, r3
 80006c4:	1152      	asrs	r2, r2, #5
 80006c6:	17db      	asrs	r3, r3, #31
 80006c8:	1ad3      	subs	r3, r2, r3
 80006ca:	74bb      	strb	r3, [r7, #18]
	b = (255*b)/31;
 80006cc:	7c7a      	ldrb	r2, [r7, #17]
 80006ce:	4613      	mov	r3, r2
 80006d0:	021b      	lsls	r3, r3, #8
 80006d2:	1a9b      	subs	r3, r3, r2
 80006d4:	4a2e      	ldr	r2, [pc, #184]	@ (8000790 <fill_screen1+0x11c>)
 80006d6:	fb82 1203 	smull	r1, r2, r2, r3
 80006da:	441a      	add	r2, r3
 80006dc:	1112      	asrs	r2, r2, #4
 80006de:	17db      	asrs	r3, r3, #31
 80006e0:	1ad3      	subs	r3, r2, r3
 80006e2:	747b      	strb	r3, [r7, #17]

	uint8_t pixel[] = {r,g,b};
 80006e4:	7cfb      	ldrb	r3, [r7, #19]
 80006e6:	723b      	strb	r3, [r7, #8]
 80006e8:	7cbb      	ldrb	r3, [r7, #18]
 80006ea:	727b      	strb	r3, [r7, #9]
 80006ec:	7c7b      	ldrb	r3, [r7, #17]
 80006ee:	72bb      	strb	r3, [r7, #10]
	uint8_t *line = malloc(320*sizeof(pixel));
 80006f0:	f44f 7070 	mov.w	r0, #960	@ 0x3c0
 80006f4:	f00a fb4a 	bl	800ad8c <malloc>
 80006f8:	4603      	mov	r3, r0
 80006fa:	60fb      	str	r3, [r7, #12]

	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 80006fc:	2377      	movs	r3, #119	@ 0x77
 80006fe:	9300      	str	r3, [sp, #0]
 8000700:	f240 13df 	movw	r3, #479	@ 0x1df
 8000704:	f240 123f 	movw	r2, #319	@ 0x13f
 8000708:	2100      	movs	r1, #0
 800070a:	2000      	movs	r0, #0
 800070c:	f000 fc86 	bl	800101c <set_adress_window>

	DC_DATA();
 8000710:	2201      	movs	r2, #1
 8000712:	2108      	movs	r1, #8
 8000714:	4820      	ldr	r0, [pc, #128]	@ (8000798 <fill_screen1+0x124>)
 8000716:	f003 f8a7 	bl	8003868 <HAL_GPIO_WritePin>
	CS_A();
 800071a:	2200      	movs	r2, #0
 800071c:	2110      	movs	r1, #16
 800071e:	481e      	ldr	r0, [pc, #120]	@ (8000798 <fill_screen1+0x124>)
 8000720:	f003 f8a2 	bl	8003868 <HAL_GPIO_WritePin>

	for(uint16_t x=0; x<320; x++)
 8000724:	2300      	movs	r3, #0
 8000726:	82fb      	strh	r3, [r7, #22]
 8000728:	e00f      	b.n	800074a <fill_screen1+0xd6>
	{
		memcpy(line + x*sizeof(pixel), pixel, sizeof(pixel));
 800072a:	8afa      	ldrh	r2, [r7, #22]
 800072c:	4613      	mov	r3, r2
 800072e:	005b      	lsls	r3, r3, #1
 8000730:	4413      	add	r3, r2
 8000732:	68fa      	ldr	r2, [r7, #12]
 8000734:	4413      	add	r3, r2
 8000736:	461a      	mov	r2, r3
 8000738:	f107 0308 	add.w	r3, r7, #8
 800073c:	8819      	ldrh	r1, [r3, #0]
 800073e:	789b      	ldrb	r3, [r3, #2]
 8000740:	8011      	strh	r1, [r2, #0]
 8000742:	7093      	strb	r3, [r2, #2]
	for(uint16_t x=0; x<320; x++)
 8000744:	8afb      	ldrh	r3, [r7, #22]
 8000746:	3301      	adds	r3, #1
 8000748:	82fb      	strh	r3, [r7, #22]
 800074a:	8afb      	ldrh	r3, [r7, #22]
 800074c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000750:	d3eb      	bcc.n	800072a <fill_screen1+0xb6>
	}

	for(uint16_t y=0; y<480; y++)
 8000752:	2300      	movs	r3, #0
 8000754:	82bb      	strh	r3, [r7, #20]
 8000756:	e00a      	b.n	800076e <fill_screen1+0xfa>
	{

		HAL_SPI_Transmit(&hspi1, line, 320*sizeof(pixel), HAL_MAX_DELAY);
 8000758:	f04f 33ff 	mov.w	r3, #4294967295
 800075c:	f44f 7270 	mov.w	r2, #960	@ 0x3c0
 8000760:	68f9      	ldr	r1, [r7, #12]
 8000762:	480e      	ldr	r0, [pc, #56]	@ (800079c <fill_screen1+0x128>)
 8000764:	f004 fd53 	bl	800520e <HAL_SPI_Transmit>
	for(uint16_t y=0; y<480; y++)
 8000768:	8abb      	ldrh	r3, [r7, #20]
 800076a:	3301      	adds	r3, #1
 800076c:	82bb      	strh	r3, [r7, #20]
 800076e:	8abb      	ldrh	r3, [r7, #20]
 8000770:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000774:	d3f0      	bcc.n	8000758 <fill_screen1+0xe4>

	}

	free(line);
 8000776:	68f8      	ldr	r0, [r7, #12]
 8000778:	f00a fb10 	bl	800ad9c <free>

	CS_D();
 800077c:	2201      	movs	r2, #1
 800077e:	2110      	movs	r1, #16
 8000780:	4805      	ldr	r0, [pc, #20]	@ (8000798 <fill_screen1+0x124>)
 8000782:	f003 f871 	bl	8003868 <HAL_GPIO_WritePin>

}
 8000786:	bf00      	nop
 8000788:	3718      	adds	r7, #24
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
 800078e:	bf00      	nop
 8000790:	84210843 	.word	0x84210843
 8000794:	82082083 	.word	0x82082083
 8000798:	40020c00 	.word	0x40020c00
 800079c:	20000180 	.word	0x20000180

080007a0 <fill_screen2>:


void fill_screen2(uint16_t color)
{
 80007a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80007a4:	b08f      	sub	sp, #60	@ 0x3c
 80007a6:	af02      	add	r7, sp, #8
 80007a8:	4603      	mov	r3, r0
 80007aa:	80fb      	strh	r3, [r7, #6]
 80007ac:	466b      	mov	r3, sp
 80007ae:	461e      	mov	r6, r3
	set_adress_window(0, 0, LCD_Width-1, LCD_Length-1, 'w');
 80007b0:	2377      	movs	r3, #119	@ 0x77
 80007b2:	9300      	str	r3, [sp, #0]
 80007b4:	f240 13df 	movw	r3, #479	@ 0x1df
 80007b8:	f240 123f 	movw	r2, #319	@ 0x13f
 80007bc:	2100      	movs	r1, #0
 80007be:	2000      	movs	r0, #0
 80007c0:	f000 fc2c 	bl	800101c <set_adress_window>

	uint32_t frameSize = 1200; //numarul de octeti dintr-un frame
 80007c4:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80007c8:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t nrPixel = 320*480;
 80007ca:	f44f 3316 	mov.w	r3, #153600	@ 0x25800
 80007ce:	623b      	str	r3, [r7, #32]

	uint8_t r,g,b;

	r = (color & 0xF800) >> 11;
 80007d0:	88fb      	ldrh	r3, [r7, #6]
 80007d2:	0adb      	lsrs	r3, r3, #11
 80007d4:	b29b      	uxth	r3, r3
 80007d6:	77fb      	strb	r3, [r7, #31]
	g = (color & 0x07E0) >> 5;
 80007d8:	88fb      	ldrh	r3, [r7, #6]
 80007da:	115b      	asrs	r3, r3, #5
 80007dc:	b2db      	uxtb	r3, r3
 80007de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80007e2:	77bb      	strb	r3, [r7, #30]
	b = color & 0x001F;
 80007e4:	88fb      	ldrh	r3, [r7, #6]
 80007e6:	b2db      	uxtb	r3, r3
 80007e8:	f003 031f 	and.w	r3, r3, #31
 80007ec:	777b      	strb	r3, [r7, #29]

	r = (255*r)/31;
 80007ee:	7ffa      	ldrb	r2, [r7, #31]
 80007f0:	4613      	mov	r3, r2
 80007f2:	021b      	lsls	r3, r3, #8
 80007f4:	1a9b      	subs	r3, r3, r2
 80007f6:	4a4f      	ldr	r2, [pc, #316]	@ (8000934 <fill_screen2+0x194>)
 80007f8:	fb82 1203 	smull	r1, r2, r2, r3
 80007fc:	441a      	add	r2, r3
 80007fe:	1112      	asrs	r2, r2, #4
 8000800:	17db      	asrs	r3, r3, #31
 8000802:	1ad3      	subs	r3, r2, r3
 8000804:	77fb      	strb	r3, [r7, #31]
	g = (255*g)/63;
 8000806:	7fba      	ldrb	r2, [r7, #30]
 8000808:	4613      	mov	r3, r2
 800080a:	021b      	lsls	r3, r3, #8
 800080c:	1a9b      	subs	r3, r3, r2
 800080e:	4a4a      	ldr	r2, [pc, #296]	@ (8000938 <fill_screen2+0x198>)
 8000810:	fb82 1203 	smull	r1, r2, r2, r3
 8000814:	441a      	add	r2, r3
 8000816:	1152      	asrs	r2, r2, #5
 8000818:	17db      	asrs	r3, r3, #31
 800081a:	1ad3      	subs	r3, r2, r3
 800081c:	77bb      	strb	r3, [r7, #30]
	b = (255*b)/31;
 800081e:	7f7a      	ldrb	r2, [r7, #29]
 8000820:	4613      	mov	r3, r2
 8000822:	021b      	lsls	r3, r3, #8
 8000824:	1a9b      	subs	r3, r3, r2
 8000826:	4a43      	ldr	r2, [pc, #268]	@ (8000934 <fill_screen2+0x194>)
 8000828:	fb82 1203 	smull	r1, r2, r2, r3
 800082c:	441a      	add	r2, r3
 800082e:	1112      	asrs	r2, r2, #4
 8000830:	17db      	asrs	r3, r3, #31
 8000832:	1ad3      	subs	r3, r2, r3
 8000834:	777b      	strb	r3, [r7, #29]

	DC_DATA();
 8000836:	2201      	movs	r2, #1
 8000838:	2108      	movs	r1, #8
 800083a:	4840      	ldr	r0, [pc, #256]	@ (800093c <fill_screen2+0x19c>)
 800083c:	f003 f814 	bl	8003868 <HAL_GPIO_WritePin>
	CS_A();
 8000840:	2200      	movs	r2, #0
 8000842:	2110      	movs	r1, #16
 8000844:	483d      	ldr	r0, [pc, #244]	@ (800093c <fill_screen2+0x19c>)
 8000846:	f003 f80f 	bl	8003868 <HAL_GPIO_WritePin>

	uint8_t frame[frameSize]; //nr de octeti de trimis intr-o tranmsisiune
 800084a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800084c:	460b      	mov	r3, r1
 800084e:	3b01      	subs	r3, #1
 8000850:	61bb      	str	r3, [r7, #24]
 8000852:	2300      	movs	r3, #0
 8000854:	4688      	mov	r8, r1
 8000856:	4699      	mov	r9, r3
 8000858:	f04f 0200 	mov.w	r2, #0
 800085c:	f04f 0300 	mov.w	r3, #0
 8000860:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000864:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000868:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800086c:	2300      	movs	r3, #0
 800086e:	460c      	mov	r4, r1
 8000870:	461d      	mov	r5, r3
 8000872:	f04f 0200 	mov.w	r2, #0
 8000876:	f04f 0300 	mov.w	r3, #0
 800087a:	00eb      	lsls	r3, r5, #3
 800087c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000880:	00e2      	lsls	r2, r4, #3
 8000882:	1dcb      	adds	r3, r1, #7
 8000884:	08db      	lsrs	r3, r3, #3
 8000886:	00db      	lsls	r3, r3, #3
 8000888:	ebad 0d03 	sub.w	sp, sp, r3
 800088c:	ab02      	add	r3, sp, #8
 800088e:	3300      	adds	r3, #0
 8000890:	617b      	str	r3, [r7, #20]

	for(uint32_t j=0; j<frameSize; j=j+3)
 8000892:	2300      	movs	r3, #0
 8000894:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000896:	e011      	b.n	80008bc <fill_screen2+0x11c>
	{
		frame[j] = r;
 8000898:	697a      	ldr	r2, [r7, #20]
 800089a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800089c:	4413      	add	r3, r2
 800089e:	7ffa      	ldrb	r2, [r7, #31]
 80008a0:	701a      	strb	r2, [r3, #0]
		frame[j+1] = g;
 80008a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008a4:	3301      	adds	r3, #1
 80008a6:	697a      	ldr	r2, [r7, #20]
 80008a8:	7fb9      	ldrb	r1, [r7, #30]
 80008aa:	54d1      	strb	r1, [r2, r3]
		frame[j+2] = b;
 80008ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008ae:	3302      	adds	r3, #2
 80008b0:	697a      	ldr	r2, [r7, #20]
 80008b2:	7f79      	ldrb	r1, [r7, #29]
 80008b4:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j=0; j<frameSize; j=j+3)
 80008b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80008b8:	3303      	adds	r3, #3
 80008ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80008bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80008be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008c0:	429a      	cmp	r2, r3
 80008c2:	d3e9      	bcc.n	8000898 <fill_screen2+0xf8>
	}

	uint32_t data = nrPixel * 3; //nr de octeti de trimis
 80008c4:	6a3a      	ldr	r2, [r7, #32]
 80008c6:	4613      	mov	r3, r2
 80008c8:	005b      	lsls	r3, r3, #1
 80008ca:	4413      	add	r3, r2
 80008cc:	613b      	str	r3, [r7, #16]
	uint32_t nrFrames = data / frameSize;
 80008ce:	693a      	ldr	r2, [r7, #16]
 80008d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d6:	60fb      	str	r3, [r7, #12]

	flagDmaSpiTx = 1;
 80008d8:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <fill_screen2+0x1a0>)
 80008da:	2201      	movs	r2, #1
 80008dc:	701a      	strb	r2, [r3, #0]

	for(uint32_t j = 0; j < (nrFrames); j++)
 80008de:	2300      	movs	r3, #0
 80008e0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80008e2:	e012      	b.n	800090a <fill_screen2+0x16a>
	{
		//HAL_SPI_Transmit(&hspi1, frame, frameSize, 10);

		while(flagDmaSpiTx == 0); //asteapta cat timp este 0
 80008e4:	bf00      	nop
 80008e6:	4b16      	ldr	r3, [pc, #88]	@ (8000940 <fill_screen2+0x1a0>)
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	b2db      	uxtb	r3, r3
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d0fa      	beq.n	80008e6 <fill_screen2+0x146>
		flagDmaSpiTx = 0;
 80008f0:	4b13      	ldr	r3, [pc, #76]	@ (8000940 <fill_screen2+0x1a0>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit_DMA(&hspi1, frame, frameSize);
 80008f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008f8:	b29b      	uxth	r3, r3
 80008fa:	461a      	mov	r2, r3
 80008fc:	6979      	ldr	r1, [r7, #20]
 80008fe:	4811      	ldr	r0, [pc, #68]	@ (8000944 <fill_screen2+0x1a4>)
 8000900:	f005 f88c 	bl	8005a1c <HAL_SPI_Transmit_DMA>
	for(uint32_t j = 0; j < (nrFrames); j++)
 8000904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000906:	3301      	adds	r3, #1
 8000908:	62bb      	str	r3, [r7, #40]	@ 0x28
 800090a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800090c:	68fb      	ldr	r3, [r7, #12]
 800090e:	429a      	cmp	r2, r3
 8000910:	d3e8      	bcc.n	80008e4 <fill_screen2+0x144>

	}

	//asteptam sa se finalizeze ultimul transfer -> asteptam flag1

	while(flagDmaSpiTx == 0);
 8000912:	bf00      	nop
 8000914:	4b0a      	ldr	r3, [pc, #40]	@ (8000940 <fill_screen2+0x1a0>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	b2db      	uxtb	r3, r3
 800091a:	2b00      	cmp	r3, #0
 800091c:	d0fa      	beq.n	8000914 <fill_screen2+0x174>
	CS_D();
 800091e:	2201      	movs	r2, #1
 8000920:	2110      	movs	r1, #16
 8000922:	4806      	ldr	r0, [pc, #24]	@ (800093c <fill_screen2+0x19c>)
 8000924:	f002 ffa0 	bl	8003868 <HAL_GPIO_WritePin>
 8000928:	46b5      	mov	sp, r6
}
 800092a:	bf00      	nop
 800092c:	3734      	adds	r7, #52	@ 0x34
 800092e:	46bd      	mov	sp, r7
 8000930:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000934:	84210843 	.word	0x84210843
 8000938:	82082083 	.word	0x82082083
 800093c:	40020c00 	.word	0x40020c00
 8000940:	20000328 	.word	0x20000328
 8000944:	20000180 	.word	0x20000180

08000948 <print_character>:



void print_character(uint16_t x, uint16_t y, char c, uint16_t fontColor, uint16_t backColor)
{
 8000948:	b590      	push	{r4, r7, lr}
 800094a:	b089      	sub	sp, #36	@ 0x24
 800094c:	af02      	add	r7, sp, #8
 800094e:	4604      	mov	r4, r0
 8000950:	4608      	mov	r0, r1
 8000952:	4611      	mov	r1, r2
 8000954:	461a      	mov	r2, r3
 8000956:	4623      	mov	r3, r4
 8000958:	80fb      	strh	r3, [r7, #6]
 800095a:	4603      	mov	r3, r0
 800095c:	80bb      	strh	r3, [r7, #4]
 800095e:	460b      	mov	r3, r1
 8000960:	70fb      	strb	r3, [r7, #3]
 8000962:	4613      	mov	r3, r2
 8000964:	803b      	strh	r3, [r7, #0]
	set_adress_window(x, y, x+font.width-1, y+font.height-1, 'w');
 8000966:	4b3a      	ldr	r3, [pc, #232]	@ (8000a50 <print_character+0x108>)
 8000968:	889a      	ldrh	r2, [r3, #4]
 800096a:	88fb      	ldrh	r3, [r7, #6]
 800096c:	4413      	add	r3, r2
 800096e:	b29b      	uxth	r3, r3
 8000970:	3b01      	subs	r3, #1
 8000972:	b29c      	uxth	r4, r3
 8000974:	4b36      	ldr	r3, [pc, #216]	@ (8000a50 <print_character+0x108>)
 8000976:	88da      	ldrh	r2, [r3, #6]
 8000978:	88bb      	ldrh	r3, [r7, #4]
 800097a:	4413      	add	r3, r2
 800097c:	b29b      	uxth	r3, r3
 800097e:	3b01      	subs	r3, #1
 8000980:	b29b      	uxth	r3, r3
 8000982:	88b9      	ldrh	r1, [r7, #4]
 8000984:	88f8      	ldrh	r0, [r7, #6]
 8000986:	2277      	movs	r2, #119	@ 0x77
 8000988:	9200      	str	r2, [sp, #0]
 800098a:	4622      	mov	r2, r4
 800098c:	f000 fb46 	bl	800101c <set_adress_window>

	uint16_t mask = 0x8000;
 8000990:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000994:	82bb      	strh	r3, [r7, #20]

	uint8_t i,j;
	uint16_t line = 0;
 8000996:	2300      	movs	r3, #0
 8000998:	827b      	strh	r3, [r7, #18]

	uint8_t dataFont[3];
	uint8_t dataBack[3];

	convert_color_16_to_18(fontColor, dataFont);
 800099a:	f107 020c 	add.w	r2, r7, #12
 800099e:	883b      	ldrh	r3, [r7, #0]
 80009a0:	4611      	mov	r1, r2
 80009a2:	4618      	mov	r0, r3
 80009a4:	f7ff fdda 	bl	800055c <convert_color_16_to_18>
	convert_color_16_to_18(backColor, dataBack);
 80009a8:	f107 0208 	add.w	r2, r7, #8
 80009ac:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80009ae:	4611      	mov	r1, r2
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff fdd3 	bl	800055c <convert_color_16_to_18>


	DC_DATA();
 80009b6:	2201      	movs	r2, #1
 80009b8:	2108      	movs	r1, #8
 80009ba:	4826      	ldr	r0, [pc, #152]	@ (8000a54 <print_character+0x10c>)
 80009bc:	f002 ff54 	bl	8003868 <HAL_GPIO_WritePin>
	CS_A();
 80009c0:	2200      	movs	r2, #0
 80009c2:	2110      	movs	r1, #16
 80009c4:	4823      	ldr	r0, [pc, #140]	@ (8000a54 <print_character+0x10c>)
 80009c6:	f002 ff4f 	bl	8003868 <HAL_GPIO_WritePin>

	for(i=0; i<font.height; i++)
 80009ca:	2300      	movs	r3, #0
 80009cc:	75fb      	strb	r3, [r7, #23]
 80009ce:	e030      	b.n	8000a32 <print_character+0xea>
	{
		line = font.data[((c-32)*font.height)+i];
 80009d0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a50 <print_character+0x108>)
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	78fb      	ldrb	r3, [r7, #3]
 80009d6:	3b20      	subs	r3, #32
 80009d8:	491d      	ldr	r1, [pc, #116]	@ (8000a50 <print_character+0x108>)
 80009da:	88c9      	ldrh	r1, [r1, #6]
 80009dc:	fb03 f101 	mul.w	r1, r3, r1
 80009e0:	7dfb      	ldrb	r3, [r7, #23]
 80009e2:	440b      	add	r3, r1
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	4413      	add	r3, r2
 80009e8:	881b      	ldrh	r3, [r3, #0]
 80009ea:	827b      	strh	r3, [r7, #18]

		for(j=0; j<font.width; j++)
 80009ec:	2300      	movs	r3, #0
 80009ee:	75bb      	strb	r3, [r7, #22]
 80009f0:	e016      	b.n	8000a20 <print_character+0xd8>
		{
			if(((line<<j) & (mask)) != 0)
 80009f2:	8a7a      	ldrh	r2, [r7, #18]
 80009f4:	7dbb      	ldrb	r3, [r7, #22]
 80009f6:	409a      	lsls	r2, r3
 80009f8:	8abb      	ldrh	r3, [r7, #20]
 80009fa:	4013      	ands	r3, r2
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d006      	beq.n	8000a0e <print_character+0xc6>
			{
				LCD_send_data_multi(dataFont,3);
 8000a00:	f107 030c 	add.w	r3, r7, #12
 8000a04:	2103      	movs	r1, #3
 8000a06:	4618      	mov	r0, r3
 8000a08:	f000 f98c 	bl	8000d24 <LCD_send_data_multi>
 8000a0c:	e005      	b.n	8000a1a <print_character+0xd2>
			}

			else
			{
				LCD_send_data_multi(dataBack,3);
 8000a0e:	f107 0308 	add.w	r3, r7, #8
 8000a12:	2103      	movs	r1, #3
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 f985 	bl	8000d24 <LCD_send_data_multi>
		for(j=0; j<font.width; j++)
 8000a1a:	7dbb      	ldrb	r3, [r7, #22]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	75bb      	strb	r3, [r7, #22]
 8000a20:	7dbb      	ldrb	r3, [r7, #22]
 8000a22:	b29a      	uxth	r2, r3
 8000a24:	4b0a      	ldr	r3, [pc, #40]	@ (8000a50 <print_character+0x108>)
 8000a26:	889b      	ldrh	r3, [r3, #4]
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d3e2      	bcc.n	80009f2 <print_character+0xaa>
	for(i=0; i<font.height; i++)
 8000a2c:	7dfb      	ldrb	r3, [r7, #23]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	75fb      	strb	r3, [r7, #23]
 8000a32:	7dfb      	ldrb	r3, [r7, #23]
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	4b06      	ldr	r3, [pc, #24]	@ (8000a50 <print_character+0x108>)
 8000a38:	88db      	ldrh	r3, [r3, #6]
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d3c8      	bcc.n	80009d0 <print_character+0x88>
			}
		}
	}

	CS_D();
 8000a3e:	2201      	movs	r2, #1
 8000a40:	2110      	movs	r1, #16
 8000a42:	4804      	ldr	r0, [pc, #16]	@ (8000a54 <print_character+0x10c>)
 8000a44:	f002 ff10 	bl	8003868 <HAL_GPIO_WritePin>

}
 8000a48:	bf00      	nop
 8000a4a:	371c      	adds	r7, #28
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd90      	pop	{r4, r7, pc}
 8000a50:	20000000 	.word	0x20000000
 8000a54:	40020c00 	.word	0x40020c00

08000a58 <print_string>:


void print_string(uint16_t x, uint16_t y, char* string, uint8_t n, uint16_t fontColor, uint16_t backColor)
{
 8000a58:	b590      	push	{r4, r7, lr}
 8000a5a:	b089      	sub	sp, #36	@ 0x24
 8000a5c:	af02      	add	r7, sp, #8
 8000a5e:	60ba      	str	r2, [r7, #8]
 8000a60:	461a      	mov	r2, r3
 8000a62:	4603      	mov	r3, r0
 8000a64:	81fb      	strh	r3, [r7, #14]
 8000a66:	460b      	mov	r3, r1
 8000a68:	81bb      	strh	r3, [r7, #12]
 8000a6a:	4613      	mov	r3, r2
 8000a6c:	71fb      	strb	r3, [r7, #7]

	char *temp = string;
 8000a6e:	68bb      	ldr	r3, [r7, #8]
 8000a70:	617b      	str	r3, [r7, #20]

	while(string<(temp+n))
 8000a72:	e027      	b.n	8000ac4 <print_string+0x6c>
	{
		if(x + font.width > 320)
 8000a74:	89fb      	ldrh	r3, [r7, #14]
 8000a76:	4a19      	ldr	r2, [pc, #100]	@ (8000adc <print_string+0x84>)
 8000a78:	8892      	ldrh	r2, [r2, #4]
 8000a7a:	4413      	add	r3, r2
 8000a7c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000a80:	dd07      	ble.n	8000a92 <print_string+0x3a>
		{
			x = font.width;
 8000a82:	4b16      	ldr	r3, [pc, #88]	@ (8000adc <print_string+0x84>)
 8000a84:	889b      	ldrh	r3, [r3, #4]
 8000a86:	81fb      	strh	r3, [r7, #14]
			y = y + font.height;
 8000a88:	4b14      	ldr	r3, [pc, #80]	@ (8000adc <print_string+0x84>)
 8000a8a:	88da      	ldrh	r2, [r3, #6]
 8000a8c:	89bb      	ldrh	r3, [r7, #12]
 8000a8e:	4413      	add	r3, r2
 8000a90:	81bb      	strh	r3, [r7, #12]
		}

		if((y + font.height) > 480)
 8000a92:	89bb      	ldrh	r3, [r7, #12]
 8000a94:	4a11      	ldr	r2, [pc, #68]	@ (8000adc <print_string+0x84>)
 8000a96:	88d2      	ldrh	r2, [r2, #6]
 8000a98:	4413      	add	r3, r2
 8000a9a:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000a9e:	dc18      	bgt.n	8000ad2 <print_string+0x7a>
		{
			return;
		}

		print_character(x, y, *string, fontColor, backColor);
 8000aa0:	68bb      	ldr	r3, [r7, #8]
 8000aa2:	781a      	ldrb	r2, [r3, #0]
 8000aa4:	8d3c      	ldrh	r4, [r7, #40]	@ 0x28
 8000aa6:	89b9      	ldrh	r1, [r7, #12]
 8000aa8:	89f8      	ldrh	r0, [r7, #14]
 8000aaa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8000aac:	9300      	str	r3, [sp, #0]
 8000aae:	4623      	mov	r3, r4
 8000ab0:	f7ff ff4a 	bl	8000948 <print_character>
		string++;
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	60bb      	str	r3, [r7, #8]
		x = x + font.width;
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <print_string+0x84>)
 8000abc:	889a      	ldrh	r2, [r3, #4]
 8000abe:	89fb      	ldrh	r3, [r7, #14]
 8000ac0:	4413      	add	r3, r2
 8000ac2:	81fb      	strh	r3, [r7, #14]
	while(string<(temp+n))
 8000ac4:	79fb      	ldrb	r3, [r7, #7]
 8000ac6:	697a      	ldr	r2, [r7, #20]
 8000ac8:	4413      	add	r3, r2
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	d3d1      	bcc.n	8000a74 <print_string+0x1c>
 8000ad0:	e000      	b.n	8000ad4 <print_string+0x7c>
			return;
 8000ad2:	bf00      	nop
	}

}
 8000ad4:	371c      	adds	r7, #28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	bd90      	pop	{r4, r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000000 	.word	0x20000000

08000ae0 <draw_horizontal_line>:


void draw_horizontal_line(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t color)
{
 8000ae0:	b590      	push	{r4, r7, lr}
 8000ae2:	b087      	sub	sp, #28
 8000ae4:	af02      	add	r7, sp, #8
 8000ae6:	4604      	mov	r4, r0
 8000ae8:	4608      	mov	r0, r1
 8000aea:	4611      	mov	r1, r2
 8000aec:	461a      	mov	r2, r3
 8000aee:	4623      	mov	r3, r4
 8000af0:	80fb      	strh	r3, [r7, #6]
 8000af2:	4603      	mov	r3, r0
 8000af4:	80bb      	strh	r3, [r7, #4]
 8000af6:	460b      	mov	r3, r1
 8000af8:	807b      	strh	r3, [r7, #2]
 8000afa:	4613      	mov	r3, r2
 8000afc:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii orizontale.
	 * Input: x0 si y0 coordonatele initiale, x1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	x1 = x0+x1; //aflam lungimea efectiva
 8000afe:	88fa      	ldrh	r2, [r7, #6]
 8000b00:	887b      	ldrh	r3, [r7, #2]
 8000b02:	4413      	add	r3, r2
 8000b04:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x1-1, y0, 'w');
 8000b06:	887b      	ldrh	r3, [r7, #2]
 8000b08:	3b01      	subs	r3, #1
 8000b0a:	b29a      	uxth	r2, r3
 8000b0c:	88bb      	ldrh	r3, [r7, #4]
 8000b0e:	88b9      	ldrh	r1, [r7, #4]
 8000b10:	88f8      	ldrh	r0, [r7, #6]
 8000b12:	2477      	movs	r4, #119	@ 0x77
 8000b14:	9400      	str	r4, [sp, #0]
 8000b16:	f000 fa81 	bl	800101c <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000b1a:	f107 0208 	add.w	r2, r7, #8
 8000b1e:	883b      	ldrh	r3, [r7, #0]
 8000b20:	4611      	mov	r1, r2
 8000b22:	4618      	mov	r0, r3
 8000b24:	f7ff fd1a 	bl	800055c <convert_color_16_to_18>

	for(uint16_t i=0; i<x1-x0; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	81fb      	strh	r3, [r7, #14]
 8000b2c:	e008      	b.n	8000b40 <draw_horizontal_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000b2e:	f107 0308 	add.w	r3, r7, #8
 8000b32:	2103      	movs	r1, #3
 8000b34:	4618      	mov	r0, r3
 8000b36:	f000 f8f5 	bl	8000d24 <LCD_send_data_multi>
	for(uint16_t i=0; i<x1-x0; i++)
 8000b3a:	89fb      	ldrh	r3, [r7, #14]
 8000b3c:	3301      	adds	r3, #1
 8000b3e:	81fb      	strh	r3, [r7, #14]
 8000b40:	89fa      	ldrh	r2, [r7, #14]
 8000b42:	8879      	ldrh	r1, [r7, #2]
 8000b44:	88fb      	ldrh	r3, [r7, #6]
 8000b46:	1acb      	subs	r3, r1, r3
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	dbf0      	blt.n	8000b2e <draw_horizontal_line+0x4e>
	}


}
 8000b4c:	bf00      	nop
 8000b4e:	bf00      	nop
 8000b50:	3714      	adds	r7, #20
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd90      	pop	{r4, r7, pc}

08000b56 <draw_vertical_line>:


void draw_vertical_line(uint16_t x0, uint16_t y0, uint16_t y1, uint16_t color)
{
 8000b56:	b590      	push	{r4, r7, lr}
 8000b58:	b087      	sub	sp, #28
 8000b5a:	af02      	add	r7, sp, #8
 8000b5c:	4604      	mov	r4, r0
 8000b5e:	4608      	mov	r0, r1
 8000b60:	4611      	mov	r1, r2
 8000b62:	461a      	mov	r2, r3
 8000b64:	4623      	mov	r3, r4
 8000b66:	80fb      	strh	r3, [r7, #6]
 8000b68:	4603      	mov	r3, r0
 8000b6a:	80bb      	strh	r3, [r7, #4]
 8000b6c:	460b      	mov	r3, r1
 8000b6e:	807b      	strh	r3, [r7, #2]
 8000b70:	4613      	mov	r3, r2
 8000b72:	803b      	strh	r3, [r7, #0]
	 * Functie pentru desenarea grafica unei linii verticale.
	 * Input: x0 si y0 coordonatele initiale, y1 lungimea relativa liniei, si culoarea
	 * Output: Void
	 */

	y1 = y0+y1; //aflam lungimea efectiva
 8000b74:	88ba      	ldrh	r2, [r7, #4]
 8000b76:	887b      	ldrh	r3, [r7, #2]
 8000b78:	4413      	add	r3, r2
 8000b7a:	807b      	strh	r3, [r7, #2]
	set_adress_window(x0, y0, x0, y1-1, 'w');
 8000b7c:	887b      	ldrh	r3, [r7, #2]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	b29b      	uxth	r3, r3
 8000b82:	88fa      	ldrh	r2, [r7, #6]
 8000b84:	88b9      	ldrh	r1, [r7, #4]
 8000b86:	88f8      	ldrh	r0, [r7, #6]
 8000b88:	2477      	movs	r4, #119	@ 0x77
 8000b8a:	9400      	str	r4, [sp, #0]
 8000b8c:	f000 fa46 	bl	800101c <set_adress_window>

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel);
 8000b90:	f107 0208 	add.w	r2, r7, #8
 8000b94:	883b      	ldrh	r3, [r7, #0]
 8000b96:	4611      	mov	r1, r2
 8000b98:	4618      	mov	r0, r3
 8000b9a:	f7ff fcdf 	bl	800055c <convert_color_16_to_18>

	for(uint16_t i=0; i<y1-y0; i++)
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	81fb      	strh	r3, [r7, #14]
 8000ba2:	e008      	b.n	8000bb6 <draw_vertical_line+0x60>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000ba4:	f107 0308 	add.w	r3, r7, #8
 8000ba8:	2103      	movs	r1, #3
 8000baa:	4618      	mov	r0, r3
 8000bac:	f000 f8ba 	bl	8000d24 <LCD_send_data_multi>
	for(uint16_t i=0; i<y1-y0; i++)
 8000bb0:	89fb      	ldrh	r3, [r7, #14]
 8000bb2:	3301      	adds	r3, #1
 8000bb4:	81fb      	strh	r3, [r7, #14]
 8000bb6:	89fa      	ldrh	r2, [r7, #14]
 8000bb8:	8879      	ldrh	r1, [r7, #2]
 8000bba:	88bb      	ldrh	r3, [r7, #4]
 8000bbc:	1acb      	subs	r3, r1, r3
 8000bbe:	429a      	cmp	r2, r3
 8000bc0:	dbf0      	blt.n	8000ba4 <draw_vertical_line+0x4e>
	}


}
 8000bc2:	bf00      	nop
 8000bc4:	bf00      	nop
 8000bc6:	3714      	adds	r7, #20
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd90      	pop	{r4, r7, pc}

08000bcc <draw_entity>:


void draw_entity(ENTITY entity, uint16_t color)
{
 8000bcc:	b590      	push	{r4, r7, lr}
 8000bce:	b089      	sub	sp, #36	@ 0x24
 8000bd0:	af02      	add	r7, sp, #8
 8000bd2:	1d3c      	adds	r4, r7, #4
 8000bd4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8000bd8:	807b      	strh	r3, [r7, #2]
	 *
	 * Feature: De dat ca parametru numele unui fisier ce contine datele imaginii
	 * de afisat si nu culoarea, parametrul color e doar de test
	 */

	uint16_t pixelNr = entity.x1*entity.y1;
 8000bda:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000bde:	b29a      	uxth	r2, r3
 8000be0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	fb12 f303 	smulbb	r3, r2, r3
 8000bea:	82bb      	strh	r3, [r7, #20]

	uint8_t pixel[3];
	convert_color_16_to_18(color, pixel); /*Culoare de test*/
 8000bec:	f107 0210 	add.w	r2, r7, #16
 8000bf0:	887b      	ldrh	r3, [r7, #2]
 8000bf2:	4611      	mov	r1, r2
 8000bf4:	4618      	mov	r0, r3
 8000bf6:	f7ff fcb1 	bl	800055c <convert_color_16_to_18>

	set_adress_window(entity.x0, entity.y0, entity.x1+entity.x0-1, entity.y1+entity.y0-1, 'w');
 8000bfa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000bfe:	b298      	uxth	r0, r3
 8000c00:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c04:	b299      	uxth	r1, r3
 8000c06:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	4413      	add	r3, r2
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	3b01      	subs	r3, #1
 8000c18:	b29c      	uxth	r4, r3
 8000c1a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000c1e:	b29a      	uxth	r2, r3
 8000c20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000c24:	b29b      	uxth	r3, r3
 8000c26:	4413      	add	r3, r2
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	3b01      	subs	r3, #1
 8000c2c:	b29b      	uxth	r3, r3
 8000c2e:	2277      	movs	r2, #119	@ 0x77
 8000c30:	9200      	str	r2, [sp, #0]
 8000c32:	4622      	mov	r2, r4
 8000c34:	f000 f9f2 	bl	800101c <set_adress_window>


	for(uint16_t i=0; i<pixelNr;i++)
 8000c38:	2300      	movs	r3, #0
 8000c3a:	82fb      	strh	r3, [r7, #22]
 8000c3c:	e008      	b.n	8000c50 <draw_entity+0x84>
	{
		LCD_send_data_multi(pixel,sizeof(pixel));
 8000c3e:	f107 0310 	add.w	r3, r7, #16
 8000c42:	2103      	movs	r1, #3
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 f86d 	bl	8000d24 <LCD_send_data_multi>
	for(uint16_t i=0; i<pixelNr;i++)
 8000c4a:	8afb      	ldrh	r3, [r7, #22]
 8000c4c:	3301      	adds	r3, #1
 8000c4e:	82fb      	strh	r3, [r7, #22]
 8000c50:	8afa      	ldrh	r2, [r7, #22]
 8000c52:	8abb      	ldrh	r3, [r7, #20]
 8000c54:	429a      	cmp	r2, r3
 8000c56:	d3f2      	bcc.n	8000c3e <draw_entity+0x72>
	}


}
 8000c58:	bf00      	nop
 8000c5a:	bf00      	nop
 8000c5c:	371c      	adds	r7, #28
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd90      	pop	{r4, r7, pc}

08000c62 <translation_entity>:


void translation_entity(ENTITY *entity, int16_t x, int16_t y, uint16_t color)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b088      	sub	sp, #32
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	60f8      	str	r0, [r7, #12]
 8000c6a:	4608      	mov	r0, r1
 8000c6c:	4611      	mov	r1, r2
 8000c6e:	461a      	mov	r2, r3
 8000c70:	4603      	mov	r3, r0
 8000c72:	817b      	strh	r3, [r7, #10]
 8000c74:	460b      	mov	r3, r1
 8000c76:	813b      	strh	r3, [r7, #8]
 8000c78:	4613      	mov	r3, r2
 8000c7a:	80fb      	strh	r3, [r7, #6]
	 * de afisat
	 * Momentan de rezumam la un exemplu simplu pentru a demonstra functionalitatea
	 */


	if(x<0 || x>LCD_Width || y<0 || y> LCD_Length)
 8000c7c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	db26      	blt.n	8000cd2 <translation_entity+0x70>
 8000c84:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000c88:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8000c8c:	dc21      	bgt.n	8000cd2 <translation_entity+0x70>
 8000c8e:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	db1d      	blt.n	8000cd2 <translation_entity+0x70>
 8000c96:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000c9a:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8000c9e:	dc18      	bgt.n	8000cd2 <translation_entity+0x70>
	{
		return;
	}


	ENTITY temp = *entity;
 8000ca0:	68fa      	ldr	r2, [r7, #12]
 8000ca2:	f107 0314 	add.w	r3, r7, #20
 8000ca6:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ca8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	entity->x0 = x;
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	897a      	ldrh	r2, [r7, #10]
 8000cb0:	801a      	strh	r2, [r3, #0]
	entity->y0 = y;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	893a      	ldrh	r2, [r7, #8]
 8000cb6:	805a      	strh	r2, [r3, #2]

	draw_entity(*entity,color);
 8000cb8:	88fb      	ldrh	r3, [r7, #6]
 8000cba:	68fa      	ldr	r2, [r7, #12]
 8000cbc:	ca07      	ldmia	r2, {r0, r1, r2}
 8000cbe:	f7ff ff85 	bl	8000bcc <draw_entity>
	draw_entity(temp, 0xFFFF); /*Culoarea fundalului*/
 8000cc2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cc6:	f107 0214 	add.w	r2, r7, #20
 8000cca:	ca07      	ldmia	r2, {r0, r1, r2}
 8000ccc:	f7ff ff7e 	bl	8000bcc <draw_entity>
 8000cd0:	e000      	b.n	8000cd4 <translation_entity+0x72>
		return;
 8000cd2:	bf00      	nop

}
 8000cd4:	3720      	adds	r7, #32
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <LCD_send_command>:
#include "lcd.h"


void LCD_send_command(uint8_t cmd)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	71fb      	strb	r3, [r7, #7]
	 * pentru a realiza transmiterea comenzii (DC,CS).
	 * Input: 1. Comanda pe 8 biti (de obicei in hexazecimal)
	 * Output: Void
	 */

	DC_COMMAND();                                                //Modul de comanda DC LOW
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	2108      	movs	r1, #8
 8000cea:	480c      	ldr	r0, [pc, #48]	@ (8000d1c <LCD_send_command+0x40>)
 8000cec:	f002 fdbc 	bl	8003868 <HAL_GPIO_WritePin>
	CS_A();                                                      //selectare dispozitiv CS LOW
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	2110      	movs	r1, #16
 8000cf4:	4809      	ldr	r0, [pc, #36]	@ (8000d1c <LCD_send_command+0x40>)
 8000cf6:	f002 fdb7 	bl	8003868 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&cmd, 1, HAL_MAX_DELAY);  //Transmitere SPI comanda
 8000cfa:	1df9      	adds	r1, r7, #7
 8000cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8000d00:	2201      	movs	r2, #1
 8000d02:	4807      	ldr	r0, [pc, #28]	@ (8000d20 <LCD_send_command+0x44>)
 8000d04:	f004 fa83 	bl	800520e <HAL_SPI_Transmit>

	CS_D();                                                      //deselectare ecran CS HIGH
 8000d08:	2201      	movs	r2, #1
 8000d0a:	2110      	movs	r1, #16
 8000d0c:	4803      	ldr	r0, [pc, #12]	@ (8000d1c <LCD_send_command+0x40>)
 8000d0e:	f002 fdab 	bl	8003868 <HAL_GPIO_WritePin>


}
 8000d12:	bf00      	nop
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	40020c00 	.word	0x40020c00
 8000d20:	20000180 	.word	0x20000180

08000d24 <LCD_send_data_multi>:


void LCD_send_data_multi(uint8_t *data, unsigned int size)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b086      	sub	sp, #24
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
 8000d2c:	6039      	str	r1, [r7, #0]
	 * Output: Void
	 */

	//flagDmaSpiTx = 1;

	unsigned int valMaxFrame = 1024; //numarul maxim de octeti pe frame
 8000d2e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d32:	613b      	str	r3, [r7, #16]
	unsigned int nrFrames = size/valMaxFrame; //numarul de frameuri de trimis
 8000d34:	683a      	ldr	r2, [r7, #0]
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d3c:	617b      	str	r3, [r7, #20]
	unsigned int remainder = size%valMaxFrame; //restul de trimis daca e cazul
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	fbb3 f2f2 	udiv	r2, r3, r2
 8000d46:	6939      	ldr	r1, [r7, #16]
 8000d48:	fb01 f202 	mul.w	r2, r1, r2
 8000d4c:	1a9b      	subs	r3, r3, r2
 8000d4e:	60fb      	str	r3, [r7, #12]

	DC_DATA();
 8000d50:	2201      	movs	r2, #1
 8000d52:	2108      	movs	r1, #8
 8000d54:	481d      	ldr	r0, [pc, #116]	@ (8000dcc <LCD_send_data_multi+0xa8>)
 8000d56:	f002 fd87 	bl	8003868 <HAL_GPIO_WritePin>
	CS_A();
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2110      	movs	r1, #16
 8000d5e:	481b      	ldr	r0, [pc, #108]	@ (8000dcc <LCD_send_data_multi+0xa8>)
 8000d60:	f002 fd82 	bl	8003868 <HAL_GPIO_WritePin>


	if(size <= valMaxFrame)
 8000d64:	683a      	ldr	r2, [r7, #0]
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d817      	bhi.n	8000d9c <LCD_send_data_multi+0x78>
	{
		//flagDmaSpiTx = 0;
		//HAL_SPI_Transmit_DMA(&hspi1, data, size);
		HAL_SPI_Transmit(&hspi1, data, size, HAL_MAX_DELAY);
 8000d6c:	683b      	ldr	r3, [r7, #0]
 8000d6e:	b29a      	uxth	r2, r3
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
 8000d74:	6879      	ldr	r1, [r7, #4]
 8000d76:	4816      	ldr	r0, [pc, #88]	@ (8000dd0 <LCD_send_data_multi+0xac>)
 8000d78:	f004 fa49 	bl	800520e <HAL_SPI_Transmit>
 8000d7c:	e01c      	b.n	8000db8 <LCD_send_data_multi+0x94>
		while(nrFrames != 0)
		{
			//while(flagDmaSpiTx == 0);
			//flagDmaSpiTx = 0;
			//HAL_SPI_Transmit_DMA(&hspi1, data, valMaxFrame);
			HAL_SPI_Transmit(&hspi1, data, valMaxFrame, HAL_MAX_DELAY);
 8000d7e:	693b      	ldr	r3, [r7, #16]
 8000d80:	b29a      	uxth	r2, r3
 8000d82:	f04f 33ff 	mov.w	r3, #4294967295
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	4811      	ldr	r0, [pc, #68]	@ (8000dd0 <LCD_send_data_multi+0xac>)
 8000d8a:	f004 fa40 	bl	800520e <HAL_SPI_Transmit>
			data = data+valMaxFrame;
 8000d8e:	687a      	ldr	r2, [r7, #4]
 8000d90:	693b      	ldr	r3, [r7, #16]
 8000d92:	4413      	add	r3, r2
 8000d94:	607b      	str	r3, [r7, #4]
			nrFrames--;
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	3b01      	subs	r3, #1
 8000d9a:	617b      	str	r3, [r7, #20]
		while(nrFrames != 0)
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d1ed      	bne.n	8000d7e <LCD_send_data_multi+0x5a>
		}

		if(remainder != 0)
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d007      	beq.n	8000db8 <LCD_send_data_multi+0x94>
		{
			//while(flagDmaSpiTx == 0);
			//flagDmaSpiTx = 0;
			//HAL_SPI_Transmit_DMA(&hspi1, data, remainder);
			HAL_SPI_Transmit(&hspi1, data, remainder, HAL_MAX_DELAY);
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	b29a      	uxth	r2, r3
 8000dac:	f04f 33ff 	mov.w	r3, #4294967295
 8000db0:	6879      	ldr	r1, [r7, #4]
 8000db2:	4807      	ldr	r0, [pc, #28]	@ (8000dd0 <LCD_send_data_multi+0xac>)
 8000db4:	f004 fa2b 	bl	800520e <HAL_SPI_Transmit>

		}
	}

	//while(flagDmaSpiTx == 0);
	CS_D();
 8000db8:	2201      	movs	r2, #1
 8000dba:	2110      	movs	r1, #16
 8000dbc:	4803      	ldr	r0, [pc, #12]	@ (8000dcc <LCD_send_data_multi+0xa8>)
 8000dbe:	f002 fd53 	bl	8003868 <HAL_GPIO_WritePin>

}
 8000dc2:	bf00      	nop
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40020c00 	.word	0x40020c00
 8000dd0:	20000180 	.word	0x20000180

08000dd4 <LCD_send_data>:


void LCD_send_data(uint8_t data)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
	 * Functie de transmitere a unui singur octet prin SPI (analog cu transmiterea comenzilor).
	 * Parametrii: 1. Datele de transmis pe un octet
	 * Date returnate: Void
	 */

	DC_DATA();
 8000dde:	2201      	movs	r2, #1
 8000de0:	2108      	movs	r1, #8
 8000de2:	480c      	ldr	r0, [pc, #48]	@ (8000e14 <LCD_send_data+0x40>)
 8000de4:	f002 fd40 	bl	8003868 <HAL_GPIO_WritePin>
	CS_A();
 8000de8:	2200      	movs	r2, #0
 8000dea:	2110      	movs	r1, #16
 8000dec:	4809      	ldr	r0, [pc, #36]	@ (8000e14 <LCD_send_data+0x40>)
 8000dee:	f002 fd3b 	bl	8003868 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi1, (uint8_t*)&data, 1, HAL_MAX_DELAY);
 8000df2:	1df9      	adds	r1, r7, #7
 8000df4:	f04f 33ff 	mov.w	r3, #4294967295
 8000df8:	2201      	movs	r2, #1
 8000dfa:	4807      	ldr	r0, [pc, #28]	@ (8000e18 <LCD_send_data+0x44>)
 8000dfc:	f004 fa07 	bl	800520e <HAL_SPI_Transmit>

	CS_D();
 8000e00:	2201      	movs	r2, #1
 8000e02:	2110      	movs	r1, #16
 8000e04:	4803      	ldr	r0, [pc, #12]	@ (8000e14 <LCD_send_data+0x40>)
 8000e06:	f002 fd2f 	bl	8003868 <HAL_GPIO_WritePin>

}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40020c00 	.word	0x40020c00
 8000e18:	20000180 	.word	0x20000180

08000e1c <ILI9488_driver_init>:



void ILI9488_driver_init()
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
	 * Output: Void
	 */

	//Mai intai vom incepe printr-un RESET HW

	RST_A();
 8000e20:	2200      	movs	r2, #0
 8000e22:	2140      	movs	r1, #64	@ 0x40
 8000e24:	487c      	ldr	r0, [pc, #496]	@ (8001018 <ILI9488_driver_init+0x1fc>)
 8000e26:	f002 fd1f 	bl	8003868 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8000e2a:	200a      	movs	r0, #10
 8000e2c:	f001 fc6c 	bl	8002708 <HAL_Delay>
	RST_D();
 8000e30:	2201      	movs	r2, #1
 8000e32:	2140      	movs	r1, #64	@ 0x40
 8000e34:	4878      	ldr	r0, [pc, #480]	@ (8001018 <ILI9488_driver_init+0x1fc>)
 8000e36:	f002 fd17 	bl	8003868 <HAL_GPIO_WritePin>

	//Vom continua prin diferite comenzi urmate de setari specifice pentru initializare

	LCD_send_command(0x01); //Reset SW de driver
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	f7ff ff4e 	bl	8000cdc <LCD_send_command>
	HAL_Delay(150);
 8000e40:	2096      	movs	r0, #150	@ 0x96
 8000e42:	f001 fc61 	bl	8002708 <HAL_Delay>
	LCD_send_command(ILI9488_SLPOUT); //scoatem sistemul din sleep
 8000e46:	2011      	movs	r0, #17
 8000e48:	f7ff ff48 	bl	8000cdc <LCD_send_command>
	HAL_Delay(255);
 8000e4c:	20ff      	movs	r0, #255	@ 0xff
 8000e4e:	f001 fc5b 	bl	8002708 <HAL_Delay>

	LCD_send_command(0xE0); //Comanda pentru a seta controlul la nivel de GAMMA pozitiv
 8000e52:	20e0      	movs	r0, #224	@ 0xe0
 8000e54:	f7ff ff42 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x00);	   //Urmat de parametrii ce vor defini curba gamma
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f7ff ffbb 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0C);
 8000e5e:	200c      	movs	r0, #12
 8000e60:	f7ff ffb8 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x05);
 8000e64:	2005      	movs	r0, #5
 8000e66:	f7ff ffb5 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x04);
 8000e6a:	2004      	movs	r0, #4
 8000e6c:	f7ff ffb2 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0F);
 8000e70:	200f      	movs	r0, #15
 8000e72:	f7ff ffaf 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x06);
 8000e76:	2006      	movs	r0, #6
 8000e78:	f7ff ffac 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x3A);
 8000e7c:	203a      	movs	r0, #58	@ 0x3a
 8000e7e:	f7ff ffa9 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x56);
 8000e82:	2056      	movs	r0, #86	@ 0x56
 8000e84:	f7ff ffa6 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x4D);
 8000e88:	204d      	movs	r0, #77	@ 0x4d
 8000e8a:	f7ff ffa3 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x03);
 8000e8e:	2003      	movs	r0, #3
 8000e90:	f7ff ffa0 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0A);
 8000e94:	200a      	movs	r0, #10
 8000e96:	f7ff ff9d 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x06);
 8000e9a:	2006      	movs	r0, #6
 8000e9c:	f7ff ff9a 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x30);
 8000ea0:	2030      	movs	r0, #48	@ 0x30
 8000ea2:	f7ff ff97 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x3E);
 8000ea6:	203e      	movs	r0, #62	@ 0x3e
 8000ea8:	f7ff ff94 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0F);
 8000eac:	200f      	movs	r0, #15
 8000eae:	f7ff ff91 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xE1);  //Comanda pentru a seta controlul la nivel de GAMMA negativ
 8000eb2:	20e1      	movs	r0, #225	@ 0xe1
 8000eb4:	f7ff ff12 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x00);
 8000eb8:	2000      	movs	r0, #0
 8000eba:	f7ff ff8b 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x13);
 8000ebe:	2013      	movs	r0, #19
 8000ec0:	f7ff ff88 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x18);
 8000ec4:	2018      	movs	r0, #24
 8000ec6:	f7ff ff85 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x01);
 8000eca:	2001      	movs	r0, #1
 8000ecc:	f7ff ff82 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x11);
 8000ed0:	2011      	movs	r0, #17
 8000ed2:	f7ff ff7f 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x06);
 8000ed6:	2006      	movs	r0, #6
 8000ed8:	f7ff ff7c 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x38);
 8000edc:	2038      	movs	r0, #56	@ 0x38
 8000ede:	f7ff ff79 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x34);
 8000ee2:	2034      	movs	r0, #52	@ 0x34
 8000ee4:	f7ff ff76 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x4D);
 8000ee8:	204d      	movs	r0, #77	@ 0x4d
 8000eea:	f7ff ff73 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x06);
 8000eee:	2006      	movs	r0, #6
 8000ef0:	f7ff ff70 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0D);
 8000ef4:	200d      	movs	r0, #13
 8000ef6:	f7ff ff6d 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0B);
 8000efa:	200b      	movs	r0, #11
 8000efc:	f7ff ff6a 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x31);
 8000f00:	2031      	movs	r0, #49	@ 0x31
 8000f02:	f7ff ff67 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x37);
 8000f06:	2037      	movs	r0, #55	@ 0x37
 8000f08:	f7ff ff64 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0F);
 8000f0c:	200f      	movs	r0, #15
 8000f0e:	f7ff ff61 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xC0); //Comanda pentru PowerControl1
 8000f12:	20c0      	movs	r0, #192	@ 0xc0
 8000f14:	f7ff fee2 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x18);
 8000f18:	2018      	movs	r0, #24
 8000f1a:	f7ff ff5b 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x16);
 8000f1e:	2016      	movs	r0, #22
 8000f20:	f7ff ff58 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xC1); //Comanda pentru PowerControl2
 8000f24:	20c1      	movs	r0, #193	@ 0xc1
 8000f26:	f7ff fed9 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x45);
 8000f2a:	2045      	movs	r0, #69	@ 0x45
 8000f2c:	f7ff ff52 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xC2); //Comanda pentru PowerControl3
 8000f30:	20c2      	movs	r0, #194	@ 0xc2
 8000f32:	f7ff fed3 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x33);
 8000f36:	2033      	movs	r0, #51	@ 0x33
 8000f38:	f7ff ff4c 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xC3); //Comanda pentru PowerControl3
 8000f3c:	20c3      	movs	r0, #195	@ 0xc3
 8000f3e:	f7ff fecd 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x33);
 8000f42:	2033      	movs	r0, #51	@ 0x33
 8000f44:	f7ff ff46 	bl	8000dd4 <LCD_send_data>


	LCD_send_command(0x36); //Comanda pentru modul de setare al pixelilor (pg 192)
 8000f48:	2036      	movs	r0, #54	@ 0x36
 8000f4a:	f7ff fec7 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x5C);    //Comanda pentru setare mod RGB, Scriere st-dr sus-jos 5C
 8000f4e:	205c      	movs	r0, #92	@ 0x5c
 8000f50:	f7ff ff40 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0x3A); //Comanda pentru setarea numarului de biti asociat unui pixel
 8000f54:	203a      	movs	r0, #58	@ 0x3a
 8000f56:	f7ff fec1 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x06);    //0x66 reprezinta formatul de 18 biti
 8000f5a:	2006      	movs	r0, #6
 8000f5c:	f7ff ff3a 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0x00); //NOP pentru mic delay
 8000f60:	2000      	movs	r0, #0
 8000f62:	f7ff febb 	bl	8000cdc <LCD_send_command>
	LCD_send_command(0x00);
 8000f66:	2000      	movs	r0, #0
 8000f68:	f7ff feb8 	bl	8000cdc <LCD_send_command>

	LCD_send_command(0xB0); //Comanda pentru setarea interfetei de comunicare cu display-ul
 8000f6c:	20b0      	movs	r0, #176	@ 0xb0
 8000f6e:	f7ff feb5 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x00);    //Folosim pinul SDO: SDA_EN 0 0 0 VSPL HSPL DPL EPL (pg219)
 8000f72:	2000      	movs	r0, #0
 8000f74:	f7ff ff2e 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xB1); //Comanda pentru rata de refresh pentru 24 bit culoare
 8000f78:	20b1      	movs	r0, #177	@ 0xb1
 8000f7a:	f7ff feaf 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0xA0);    //Aproximaiv 60HZ
 8000f7e:	20a0      	movs	r0, #160	@ 0xa0
 8000f80:	f7ff ff28 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x11);  //Date pentru selectie zona de memorie a datelor pe ecran (nu folosim)
 8000f84:	2011      	movs	r0, #17
 8000f86:	f7ff ff25 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xB4); //Comanda pentru contrast
 8000f8a:	20b4      	movs	r0, #180	@ 0xb4
 8000f8c:	f7ff fea6 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x02);    //Contrast 2-Dot standard
 8000f90:	2002      	movs	r0, #2
 8000f92:	f7ff ff1f 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xB5); //Comanda pentru Blanking Porch
 8000f96:	20b5      	movs	r0, #181	@ 0xb5
 8000f98:	f7ff fea0 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x02);
 8000f9c:	2002      	movs	r0, #2
 8000f9e:	f7ff ff19 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x02);
 8000fa2:	2002      	movs	r0, #2
 8000fa4:	f7ff ff16 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x0A);
 8000fa8:	200a      	movs	r0, #10
 8000faa:	f7ff ff13 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x04);
 8000fae:	2004      	movs	r0, #4
 8000fb0:	f7ff ff10 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xB6); //Display Function Control
 8000fb4:	20b6      	movs	r0, #182	@ 0xb6
 8000fb6:	f7ff fe91 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x02);
 8000fba:	2002      	movs	r0, #2
 8000fbc:	f7ff ff0a 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x02);
 8000fc0:	2002      	movs	r0, #2
 8000fc2:	f7ff ff07 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x3B);
 8000fc6:	203b      	movs	r0, #59	@ 0x3b
 8000fc8:	f7ff ff04 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0XE9); //Set Image Function
 8000fcc:	20e9      	movs	r0, #233	@ 0xe9
 8000fce:	f7ff fe85 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0x00);    //Dezactivam modul de 24 de biti
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff fefe 	bl	8000dd4 <LCD_send_data>

	LCD_send_command(0xF7); //Comanda pentru DSI dar folosim SPI
 8000fd8:	20f7      	movs	r0, #247	@ 0xf7
 8000fda:	f7ff fe7f 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0xA9);
 8000fde:	20a9      	movs	r0, #169	@ 0xa9
 8000fe0:	f7ff fef8 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x51);
 8000fe4:	2051      	movs	r0, #81	@ 0x51
 8000fe6:	f7ff fef5 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x2C);
 8000fea:	202c      	movs	r0, #44	@ 0x2c
 8000fec:	f7ff fef2 	bl	8000dd4 <LCD_send_data>
	LCD_send_data(0x82);
 8000ff0:	2082      	movs	r0, #130	@ 0x82
 8000ff2:	f7ff feef 	bl	8000dd4 <LCD_send_data>


	LCD_send_command(ILI9488_SLPOUT);
 8000ff6:	2011      	movs	r0, #17
 8000ff8:	f7ff fe70 	bl	8000cdc <LCD_send_command>
	HAL_Delay(255);
 8000ffc:	20ff      	movs	r0, #255	@ 0xff
 8000ffe:	f001 fb83 	bl	8002708 <HAL_Delay>
	LCD_send_command(0x51); //Luminozittea Display
 8001002:	2051      	movs	r0, #81	@ 0x51
 8001004:	f7ff fe6a 	bl	8000cdc <LCD_send_command>
	LCD_send_data(0xFF);    //maxima
 8001008:	20ff      	movs	r0, #255	@ 0xff
 800100a:	f7ff fee3 	bl	8000dd4 <LCD_send_data>
	LCD_send_command(ILI9488_DISPON);
 800100e:	2029      	movs	r0, #41	@ 0x29
 8001010:	f7ff fe64 	bl	8000cdc <LCD_send_command>


}
 8001014:	bf00      	nop
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40020c00 	.word	0x40020c00

0800101c <set_adress_window>:




void set_adress_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, char x)
{
 800101c:	b590      	push	{r4, r7, lr}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	4604      	mov	r4, r0
 8001024:	4608      	mov	r0, r1
 8001026:	4611      	mov	r1, r2
 8001028:	461a      	mov	r2, r3
 800102a:	4623      	mov	r3, r4
 800102c:	80fb      	strh	r3, [r7, #6]
 800102e:	4603      	mov	r3, r0
 8001030:	80bb      	strh	r3, [r7, #4]
 8001032:	460b      	mov	r3, r1
 8001034:	807b      	strh	r3, [r7, #2]
 8001036:	4613      	mov	r3, r2
 8001038:	803b      	strh	r3, [r7, #0]
	 * Output: Void
	 */

	uint8_t data[4];

	LCD_send_command(ILI9488_CASET); //setare coloana anume x0-x1
 800103a:	202a      	movs	r0, #42	@ 0x2a
 800103c:	f7ff fe4e 	bl	8000cdc <LCD_send_command>
										//se vor tranmite mai intai MSB apoi LSB (pg 175)

	data[0] = (x0 >> 8) & 0x00FF; data[1] = x0 & 0x00FF; //coordonate de start x0
 8001040:	88fb      	ldrh	r3, [r7, #6]
 8001042:	0a1b      	lsrs	r3, r3, #8
 8001044:	b29b      	uxth	r3, r3
 8001046:	b2db      	uxtb	r3, r3
 8001048:	733b      	strb	r3, [r7, #12]
 800104a:	88fb      	ldrh	r3, [r7, #6]
 800104c:	b2db      	uxtb	r3, r3
 800104e:	737b      	strb	r3, [r7, #13]
	data[2] = (x1 >> 8) & 0x00FF; data[3] = x1 & 0x00FF; //coordonate de final x1
 8001050:	887b      	ldrh	r3, [r7, #2]
 8001052:	0a1b      	lsrs	r3, r3, #8
 8001054:	b29b      	uxth	r3, r3
 8001056:	b2db      	uxtb	r3, r3
 8001058:	73bb      	strb	r3, [r7, #14]
 800105a:	887b      	ldrh	r3, [r7, #2]
 800105c:	b2db      	uxtb	r3, r3
 800105e:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 8001060:	f107 030c 	add.w	r3, r7, #12
 8001064:	2104      	movs	r1, #4
 8001066:	4618      	mov	r0, r3
 8001068:	f7ff fe5c 	bl	8000d24 <LCD_send_data_multi>


	LCD_send_command(ILI9488_PASET);
 800106c:	202b      	movs	r0, #43	@ 0x2b
 800106e:	f7ff fe35 	bl	8000cdc <LCD_send_command>

	data[0] = (y0 >> 8) & 0x00FF; data[1] = y0 & 0x00FF; //coordonate de start y0
 8001072:	88bb      	ldrh	r3, [r7, #4]
 8001074:	0a1b      	lsrs	r3, r3, #8
 8001076:	b29b      	uxth	r3, r3
 8001078:	b2db      	uxtb	r3, r3
 800107a:	733b      	strb	r3, [r7, #12]
 800107c:	88bb      	ldrh	r3, [r7, #4]
 800107e:	b2db      	uxtb	r3, r3
 8001080:	737b      	strb	r3, [r7, #13]
	data[2] = (y1 >> 8) & 0x00FF; data[3] = y1 & 0x00FF; //coordonate de final y1
 8001082:	883b      	ldrh	r3, [r7, #0]
 8001084:	0a1b      	lsrs	r3, r3, #8
 8001086:	b29b      	uxth	r3, r3
 8001088:	b2db      	uxtb	r3, r3
 800108a:	73bb      	strb	r3, [r7, #14]
 800108c:	883b      	ldrh	r3, [r7, #0]
 800108e:	b2db      	uxtb	r3, r3
 8001090:	73fb      	strb	r3, [r7, #15]
	LCD_send_data_multi(data, sizeof(data));
 8001092:	f107 030c 	add.w	r3, r7, #12
 8001096:	2104      	movs	r1, #4
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fe43 	bl	8000d24 <LCD_send_data_multi>

	if(x == 'w')
 800109e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010a2:	2b77      	cmp	r3, #119	@ 0x77
 80010a4:	d102      	bne.n	80010ac <set_adress_window+0x90>
	{
		LCD_send_command(ILI9488_RAMWR); //Comanda pentru a pregati ecranul sa primeasca culori
 80010a6:	202c      	movs	r0, #44	@ 0x2c
 80010a8:	f7ff fe18 	bl	8000cdc <LCD_send_command>
										//Dupa ce am setat intervalul de selectie
	}

	if(x == 'r')
 80010ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010b0:	2b72      	cmp	r3, #114	@ 0x72
 80010b2:	d102      	bne.n	80010ba <set_adress_window+0x9e>
	{
		LCD_send_command(ILI9488_RAMRD);
 80010b4:	202e      	movs	r0, #46	@ 0x2e
 80010b6:	f7ff fe11 	bl	8000cdc <LCD_send_command>
	}


}
 80010ba:	bf00      	nop
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd90      	pop	{r4, r7, pc}
	...

080010c4 <read_pixel_frame>:



void read_pixel_frame(uint16_t x0, uint16_t y0, uint16_t x, uint16_t y, uint8_t*data)
{
 80010c4:	b590      	push	{r4, r7, lr}
 80010c6:	b087      	sub	sp, #28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	4604      	mov	r4, r0
 80010cc:	4608      	mov	r0, r1
 80010ce:	4611      	mov	r1, r2
 80010d0:	461a      	mov	r2, r3
 80010d2:	4623      	mov	r3, r4
 80010d4:	80fb      	strh	r3, [r7, #6]
 80010d6:	4603      	mov	r3, r0
 80010d8:	80bb      	strh	r3, [r7, #4]
 80010da:	460b      	mov	r3, r1
 80010dc:	807b      	strh	r3, [r7, #2]
 80010de:	4613      	mov	r3, r2
 80010e0:	803b      	strh	r3, [r7, #0]
	* Functie pentru receptionarea datelor aferente unei portiuni din ecran.
	* Se va selecta o fereastra de adresare LCD-ului, ca mai apoi sa se trimita comanda
	* de transmitere a datelor LCD->MCU.
	*/

	hspi1.Instance->CR1 &= ~SPI_CR1_SPE; //dezactivare temporara SPI
 80010e2:	4b7b      	ldr	r3, [pc, #492]	@ (80012d0 <read_pixel_frame+0x20c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b79      	ldr	r3, [pc, #484]	@ (80012d0 <read_pixel_frame+0x20c>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80010f0:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 &= ~SPI_CR1_BR;  //resetare valoare BD
 80010f2:	4b77      	ldr	r3, [pc, #476]	@ (80012d0 <read_pixel_frame+0x20c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b75      	ldr	r3, [pc, #468]	@ (80012d0 <read_pixel_frame+0x20c>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 8001100:	601a      	str	r2, [r3, #0]
	hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_8; //setare valoare BD prescaler de 8
 8001102:	4b73      	ldr	r3, [pc, #460]	@ (80012d0 <read_pixel_frame+0x20c>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	4b71      	ldr	r3, [pc, #452]	@ (80012d0 <read_pixel_frame+0x20c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f042 0210 	orr.w	r2, r2, #16
 8001110:	601a      	str	r2, [r3, #0]

	hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 8001112:	4b6f      	ldr	r3, [pc, #444]	@ (80012d0 <read_pixel_frame+0x20c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b6d      	ldr	r3, [pc, #436]	@ (80012d0 <read_pixel_frame+0x20c>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001120:	601a      	str	r2, [r3, #0]


	flagDmaSpiRx = 0;
 8001122:	4b6c      	ldr	r3, [pc, #432]	@ (80012d4 <read_pixel_frame+0x210>)
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]

	uint16_t byteNr = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	82fb      	strh	r3, [r7, #22]
	byteNr = ((abs(x-x0))*(abs(y-y0))*3);
 800112c:	887a      	ldrh	r2, [r7, #2]
 800112e:	88fb      	ldrh	r3, [r7, #6]
 8001130:	1ad3      	subs	r3, r2, r3
 8001132:	2b00      	cmp	r3, #0
 8001134:	bfb8      	it	lt
 8001136:	425b      	neglt	r3, r3
 8001138:	b29a      	uxth	r2, r3
 800113a:	8839      	ldrh	r1, [r7, #0]
 800113c:	88bb      	ldrh	r3, [r7, #4]
 800113e:	1acb      	subs	r3, r1, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	bfb8      	it	lt
 8001144:	425b      	neglt	r3, r3
 8001146:	b29b      	uxth	r3, r3
 8001148:	fb12 f303 	smulbb	r3, r2, r3
 800114c:	b29b      	uxth	r3, r3
 800114e:	461a      	mov	r2, r3
 8001150:	0052      	lsls	r2, r2, #1
 8001152:	4413      	add	r3, r2
 8001154:	82fb      	strh	r3, [r7, #22]

    uint8_t dummy[1] = {0};
 8001156:	2300      	movs	r3, #0
 8001158:	753b      	strb	r3, [r7, #20]

    free(data);
 800115a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800115c:	f009 fe1e 	bl	800ad9c <free>
    data = malloc(byteNr);
 8001160:	8afb      	ldrh	r3, [r7, #22]
 8001162:	4618      	mov	r0, r3
 8001164:	f009 fe12 	bl	800ad8c <malloc>
 8001168:	4603      	mov	r3, r0
 800116a:	62bb      	str	r3, [r7, #40]	@ 0x28

    x--;
 800116c:	887b      	ldrh	r3, [r7, #2]
 800116e:	3b01      	subs	r3, #1
 8001170:	807b      	strh	r3, [r7, #2]
    y--;
 8001172:	883b      	ldrh	r3, [r7, #0]
 8001174:	3b01      	subs	r3, #1
 8001176:	803b      	strh	r3, [r7, #0]

    uint8_t xPos[4] = {x0 >> 8, x0 & 0xFF, x >> 8, x & 0xFF};
 8001178:	88fb      	ldrh	r3, [r7, #6]
 800117a:	0a1b      	lsrs	r3, r3, #8
 800117c:	b29b      	uxth	r3, r3
 800117e:	b2db      	uxtb	r3, r3
 8001180:	743b      	strb	r3, [r7, #16]
 8001182:	88fb      	ldrh	r3, [r7, #6]
 8001184:	b2db      	uxtb	r3, r3
 8001186:	747b      	strb	r3, [r7, #17]
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	0a1b      	lsrs	r3, r3, #8
 800118c:	b29b      	uxth	r3, r3
 800118e:	b2db      	uxtb	r3, r3
 8001190:	74bb      	strb	r3, [r7, #18]
 8001192:	887b      	ldrh	r3, [r7, #2]
 8001194:	b2db      	uxtb	r3, r3
 8001196:	74fb      	strb	r3, [r7, #19]
    uint8_t yPos[4] = {y0 >> 8, y0 & 0xFF, y >> 8, y & 0xFF};
 8001198:	88bb      	ldrh	r3, [r7, #4]
 800119a:	0a1b      	lsrs	r3, r3, #8
 800119c:	b29b      	uxth	r3, r3
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	733b      	strb	r3, [r7, #12]
 80011a2:	88bb      	ldrh	r3, [r7, #4]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	737b      	strb	r3, [r7, #13]
 80011a8:	883b      	ldrh	r3, [r7, #0]
 80011aa:	0a1b      	lsrs	r3, r3, #8
 80011ac:	b29b      	uxth	r3, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	73bb      	strb	r3, [r7, #14]
 80011b2:	883b      	ldrh	r3, [r7, #0]
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	73fb      	strb	r3, [r7, #15]

    CS_A();
 80011b8:	2200      	movs	r2, #0
 80011ba:	2110      	movs	r1, #16
 80011bc:	4846      	ldr	r0, [pc, #280]	@ (80012d8 <read_pixel_frame+0x214>)
 80011be:	f002 fb53 	bl	8003868 <HAL_GPIO_WritePin>

    DC_COMMAND();
 80011c2:	2200      	movs	r2, #0
 80011c4:	2108      	movs	r1, #8
 80011c6:	4844      	ldr	r0, [pc, #272]	@ (80012d8 <read_pixel_frame+0x214>)
 80011c8:	f002 fb4e 	bl	8003868 <HAL_GPIO_WritePin>
    uint8_t cmdCset = 0x2A;
 80011cc:	232a      	movs	r3, #42	@ 0x2a
 80011ce:	72fb      	strb	r3, [r7, #11]
    HAL_SPI_Transmit(&hspi1, &cmdCset, 1, HAL_MAX_DELAY);
 80011d0:	f107 010b 	add.w	r1, r7, #11
 80011d4:	f04f 33ff 	mov.w	r3, #4294967295
 80011d8:	2201      	movs	r2, #1
 80011da:	483d      	ldr	r0, [pc, #244]	@ (80012d0 <read_pixel_frame+0x20c>)
 80011dc:	f004 f817 	bl	800520e <HAL_SPI_Transmit>
    DC_DATA();
 80011e0:	2201      	movs	r2, #1
 80011e2:	2108      	movs	r1, #8
 80011e4:	483c      	ldr	r0, [pc, #240]	@ (80012d8 <read_pixel_frame+0x214>)
 80011e6:	f002 fb3f 	bl	8003868 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, xPos, 4, HAL_MAX_DELAY);
 80011ea:	f107 0110 	add.w	r1, r7, #16
 80011ee:	f04f 33ff 	mov.w	r3, #4294967295
 80011f2:	2204      	movs	r2, #4
 80011f4:	4836      	ldr	r0, [pc, #216]	@ (80012d0 <read_pixel_frame+0x20c>)
 80011f6:	f004 f80a 	bl	800520e <HAL_SPI_Transmit>

    DC_COMMAND();
 80011fa:	2200      	movs	r2, #0
 80011fc:	2108      	movs	r1, #8
 80011fe:	4836      	ldr	r0, [pc, #216]	@ (80012d8 <read_pixel_frame+0x214>)
 8001200:	f002 fb32 	bl	8003868 <HAL_GPIO_WritePin>
    uint8_t cmdPset = 0x2B;
 8001204:	232b      	movs	r3, #43	@ 0x2b
 8001206:	72bb      	strb	r3, [r7, #10]
    HAL_SPI_Transmit(&hspi1, &cmdPset, 1, HAL_MAX_DELAY);
 8001208:	f107 010a 	add.w	r1, r7, #10
 800120c:	f04f 33ff 	mov.w	r3, #4294967295
 8001210:	2201      	movs	r2, #1
 8001212:	482f      	ldr	r0, [pc, #188]	@ (80012d0 <read_pixel_frame+0x20c>)
 8001214:	f003 fffb 	bl	800520e <HAL_SPI_Transmit>
    DC_DATA();
 8001218:	2201      	movs	r2, #1
 800121a:	2108      	movs	r1, #8
 800121c:	482e      	ldr	r0, [pc, #184]	@ (80012d8 <read_pixel_frame+0x214>)
 800121e:	f002 fb23 	bl	8003868 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, yPos, 4, HAL_MAX_DELAY);
 8001222:	f107 010c 	add.w	r1, r7, #12
 8001226:	f04f 33ff 	mov.w	r3, #4294967295
 800122a:	2204      	movs	r2, #4
 800122c:	4828      	ldr	r0, [pc, #160]	@ (80012d0 <read_pixel_frame+0x20c>)
 800122e:	f003 ffee 	bl	800520e <HAL_SPI_Transmit>

    DC_COMMAND();
 8001232:	2200      	movs	r2, #0
 8001234:	2108      	movs	r1, #8
 8001236:	4828      	ldr	r0, [pc, #160]	@ (80012d8 <read_pixel_frame+0x214>)
 8001238:	f002 fb16 	bl	8003868 <HAL_GPIO_WritePin>
    uint8_t cmdRamRead = 0x2E;
 800123c:	232e      	movs	r3, #46	@ 0x2e
 800123e:	727b      	strb	r3, [r7, #9]
    HAL_SPI_Transmit(&hspi1, &cmdRamRead, 1, HAL_MAX_DELAY);
 8001240:	f107 0109 	add.w	r1, r7, #9
 8001244:	f04f 33ff 	mov.w	r3, #4294967295
 8001248:	2201      	movs	r2, #1
 800124a:	4821      	ldr	r0, [pc, #132]	@ (80012d0 <read_pixel_frame+0x20c>)
 800124c:	f003 ffdf 	bl	800520e <HAL_SPI_Transmit>
    DC_DATA();
 8001250:	2201      	movs	r2, #1
 8001252:	2108      	movs	r1, #8
 8001254:	4820      	ldr	r0, [pc, #128]	@ (80012d8 <read_pixel_frame+0x214>)
 8001256:	f002 fb07 	bl	8003868 <HAL_GPIO_WritePin>

    HAL_SPI_Receive(&hspi1, dummy, 1, HAL_MAX_DELAY);
 800125a:	f107 0114 	add.w	r1, r7, #20
 800125e:	f04f 33ff 	mov.w	r3, #4294967295
 8001262:	2201      	movs	r2, #1
 8001264:	481a      	ldr	r0, [pc, #104]	@ (80012d0 <read_pixel_frame+0x20c>)
 8001266:	f004 f916 	bl	8005496 <HAL_SPI_Receive>
    HAL_SPI_Receive_DMA(&hspi1, data, byteNr);
 800126a:	8afb      	ldrh	r3, [r7, #22]
 800126c:	461a      	mov	r2, r3
 800126e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001270:	4817      	ldr	r0, [pc, #92]	@ (80012d0 <read_pixel_frame+0x20c>)
 8001272:	f004 fc85 	bl	8005b80 <HAL_SPI_Receive_DMA>

    while(flagDmaSpiRx == 0);
 8001276:	bf00      	nop
 8001278:	4b16      	ldr	r3, [pc, #88]	@ (80012d4 <read_pixel_frame+0x210>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2b00      	cmp	r3, #0
 8001280:	d0fa      	beq.n	8001278 <read_pixel_frame+0x1b4>
    CS_D();
 8001282:	2201      	movs	r2, #1
 8001284:	2110      	movs	r1, #16
 8001286:	4814      	ldr	r0, [pc, #80]	@ (80012d8 <read_pixel_frame+0x214>)
 8001288:	f002 faee 	bl	8003868 <HAL_GPIO_WritePin>

    //HAL_UART_Transmit(&huart1, dummy, 1, HAL_MAX_DELAY);
    //HAL_UART_Transmit(&huart1, data, byteNr, HAL_MAX_DELAY);


    hspi1.Instance->CR1 &= ~SPI_CR1_SPE;
 800128c:	4b10      	ldr	r3, [pc, #64]	@ (80012d0 <read_pixel_frame+0x20c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <read_pixel_frame+0x20c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800129a:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 &= ~SPI_CR1_BR;
 800129c:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <read_pixel_frame+0x20c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4b0b      	ldr	r3, [pc, #44]	@ (80012d0 <read_pixel_frame+0x20c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f022 0238 	bic.w	r2, r2, #56	@ 0x38
 80012aa:	601a      	str	r2, [r3, #0]
    hspi1.Instance->CR1 |= SPI_BAUDRATEPRESCALER_2;
 80012ac:	4b08      	ldr	r3, [pc, #32]	@ (80012d0 <read_pixel_frame+0x20c>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	4b07      	ldr	r3, [pc, #28]	@ (80012d0 <read_pixel_frame+0x20c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	601a      	str	r2, [r3, #0]

    hspi1.Instance->CR1 |= SPI_CR1_SPE; //reactivare SPI
 80012b8:	4b05      	ldr	r3, [pc, #20]	@ (80012d0 <read_pixel_frame+0x20c>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	4b04      	ldr	r3, [pc, #16]	@ (80012d0 <read_pixel_frame+0x20c>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80012c6:	601a      	str	r2, [r3, #0]

}
 80012c8:	bf00      	nop
 80012ca:	371c      	adds	r7, #28
 80012cc:	46bd      	mov	sp, r7
 80012ce:	bd90      	pop	{r4, r7, pc}
 80012d0:	20000180 	.word	0x20000180
 80012d4:	20000329 	.word	0x20000329
 80012d8:	40020c00 	.word	0x40020c00

080012dc <HAL_SPI_TxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


  void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
  {
 80012dc:	b480      	push	{r7}
 80012de:	b083      	sub	sp, #12
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	   * folosind DMA. Odata terminat transferul SPI prin DMA,
	   * aceasta functia de CallBack se va apela, setandu-ne un flag
	   * pentru a indica starea acestui transfer de date.
	   */

	  flagDmaSpiTx = 1;
 80012e4:	4b04      	ldr	r3, [pc, #16]	@ (80012f8 <HAL_SPI_TxCpltCallback+0x1c>)
 80012e6:	2201      	movs	r2, #1
 80012e8:	701a      	strb	r2, [r3, #0]

  }
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	20000328 	.word	0x20000328

080012fc <HAL_SPI_RxCpltCallback>:


  void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
  {
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
	  /*
	   * Functie de CallBack pentru terminarea receptiei datelor
	   * prin SPI folosind DMA (analog cu functia HAL_SPI_TxCpltCallback)
	   */

	  flagDmaSpiRx = 1;
 8001304:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <HAL_SPI_RxCpltCallback+0x1c>)
 8001306:	2201      	movs	r2, #1
 8001308:	701a      	strb	r2, [r3, #0]

  }
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	20000329 	.word	0x20000329

0800131c <HAL_DAC_ConvHalfCpltCallbackCh1>:


  void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
  {
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
      /*
       * Functie de CallBack pentru finalizare 1/2 din transfer DMA pe DAC
       */

	  flagDmaDAC = 1;
 8001324:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <HAL_DAC_ConvHalfCpltCallbackCh1+0x1c>)
 8001326:	2201      	movs	r2, #1
 8001328:	701a      	strb	r2, [r3, #0]

  }
 800132a:	bf00      	nop
 800132c:	370c      	adds	r7, #12
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	2000032a 	.word	0x2000032a

0800133c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 8001342:	b084      	sub	sp, #16
 8001344:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001346:	f001 f96d 	bl	8002624 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800134a:	f000 faa5 	bl	8001898 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134e:	f000 fc41 	bl	8001bd4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001352:	f000 fc01 	bl	8001b58 <MX_DMA_Init>
  MX_SPI1_Init();
 8001356:	f000 fb53 	bl	8001a00 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800135a:	f000 fbd3 	bl	8001b04 <MX_USART1_UART_Init>
  MX_DAC_Init();
 800135e:	f000 fb05 	bl	800196c <MX_DAC_Init>
  MX_TIM2_Init();
 8001362:	f000 fb83 	bl	8001a6c <MX_TIM2_Init>
  MX_SDIO_SD_Init();
 8001366:	f000 fb2b 	bl	80019c0 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 800136a:	f007 f809 	bl	8008380 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  init_cardSD();  /*Initializare sistem de fisiere card SD*/
 800136e:	f000 fc95 	bl	8001c9c <init_cardSD>
  ILI9488_driver_init();  /*Initializare driver ecran LCD*/
 8001372:	f7ff fd53 	bl	8000e1c <ILI9488_driver_init>
  HAL_TIM_Base_Start(&htim2); /*Initializare timer2 pentru trigger DMA pe DAC*/
 8001376:	48b7      	ldr	r0, [pc, #732]	@ (8001654 <main+0x318>)
 8001378:	f005 f8c0 	bl	80064fc <HAL_TIM_Base_Start>


  fill_screen1(0xF100);
 800137c:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 8001380:	f7ff f978 	bl	8000674 <fill_screen1>
  HAL_Delay(1000);
 8001384:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001388:	f001 f9be 	bl	8002708 <HAL_Delay>
  fill_screen2(0xF00F);
 800138c:	f24f 000f 	movw	r0, #61455	@ 0xf00f
 8001390:	f7ff fa06 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 8001394:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001398:	f001 f9b6 	bl	8002708 <HAL_Delay>
  fill_screen2(0x3F51);
 800139c:	f643 7051 	movw	r0, #16209	@ 0x3f51
 80013a0:	f7ff f9fe 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 80013a4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013a8:	f001 f9ae 	bl	8002708 <HAL_Delay>
  fill_screen2(0xFFFF);
 80013ac:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80013b0:	f7ff f9f6 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 80013b4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013b8:	f001 f9a6 	bl	8002708 <HAL_Delay>

  //Test translation

  ENTITY entity;

  entity.x0 = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013c2:	f102 0204 	add.w	r2, r2, #4
 80013c6:	8013      	strh	r3, [r2, #0]
  entity.y0 = 0;
 80013c8:	2300      	movs	r3, #0
 80013ca:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013ce:	f102 0206 	add.w	r2, r2, #6
 80013d2:	8013      	strh	r3, [r2, #0]
  entity.x1 = 32;
 80013d4:	2320      	movs	r3, #32
 80013d6:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013da:	f102 0208 	add.w	r2, r2, #8
 80013de:	8013      	strh	r3, [r2, #0]
  entity.y1 = 32;
 80013e0:	2320      	movs	r3, #32
 80013e2:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013e6:	f102 020a 	add.w	r2, r2, #10
 80013ea:	8013      	strh	r3, [r2, #0]

  draw_entity(entity,0xF100);
 80013ec:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 80013f0:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80013f4:	f102 0204 	add.w	r2, r2, #4
 80013f8:	ca07      	ldmia	r2, {r0, r1, r2}
 80013fa:	f7ff fbe7 	bl	8000bcc <draw_entity>
  HAL_Delay(1000);
 80013fe:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001402:	f001 f981 	bl	8002708 <HAL_Delay>
  translation_entity(&entity, entity.x0+32, entity.y0, 0xF100);
 8001406:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800140a:	f103 0304 	add.w	r3, r3, #4
 800140e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001412:	b29b      	uxth	r3, r3
 8001414:	3320      	adds	r3, #32
 8001416:	b29b      	uxth	r3, r3
 8001418:	b219      	sxth	r1, r3
 800141a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800141e:	f103 0306 	add.w	r3, r3, #6
 8001422:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001426:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 800142a:	f100 0004 	add.w	r0, r0, #4
 800142e:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001432:	f7ff fc16 	bl	8000c62 <translation_entity>
  HAL_Delay(1000);
 8001436:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800143a:	f001 f965 	bl	8002708 <HAL_Delay>
  translation_entity(&entity, entity.x0+32, entity.y0, 0xF100);
 800143e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001442:	f103 0304 	add.w	r3, r3, #4
 8001446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800144a:	b29b      	uxth	r3, r3
 800144c:	3320      	adds	r3, #32
 800144e:	b29b      	uxth	r3, r3
 8001450:	b219      	sxth	r1, r3
 8001452:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001456:	f103 0306 	add.w	r3, r3, #6
 800145a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800145e:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 8001462:	f100 0004 	add.w	r0, r0, #4
 8001466:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 800146a:	f7ff fbfa 	bl	8000c62 <translation_entity>
  HAL_Delay(1000);
 800146e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001472:	f001 f949 	bl	8002708 <HAL_Delay>
  translation_entity(&entity, entity.x0+32, entity.y0, 0xF100);
 8001476:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800147a:	f103 0304 	add.w	r3, r3, #4
 800147e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001482:	b29b      	uxth	r3, r3
 8001484:	3320      	adds	r3, #32
 8001486:	b29b      	uxth	r3, r3
 8001488:	b219      	sxth	r1, r3
 800148a:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800148e:	f103 0306 	add.w	r3, r3, #6
 8001492:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001496:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 800149a:	f100 0004 	add.w	r0, r0, #4
 800149e:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 80014a2:	f7ff fbde 	bl	8000c62 <translation_entity>
  HAL_Delay(1000);
 80014a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014aa:	f001 f92d 	bl	8002708 <HAL_Delay>
  translation_entity(&entity, entity.x0+32, entity.y0, 0xF100);
 80014ae:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80014b2:	f103 0304 	add.w	r3, r3, #4
 80014b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014ba:	b29b      	uxth	r3, r3
 80014bc:	3320      	adds	r3, #32
 80014be:	b29b      	uxth	r3, r3
 80014c0:	b219      	sxth	r1, r3
 80014c2:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80014c6:	f103 0306 	add.w	r3, r3, #6
 80014ca:	f9b3 2000 	ldrsh.w	r2, [r3]
 80014ce:	f507 5080 	add.w	r0, r7, #4096	@ 0x1000
 80014d2:	f100 0004 	add.w	r0, r0, #4
 80014d6:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 80014da:	f7ff fbc2 	bl	8000c62 <translation_entity>
  HAL_Delay(1000);
 80014de:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014e2:	f001 f911 	bl	8002708 <HAL_Delay>


  //Test_SD_Card();
  unsigned int startTick = 0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80014ec:	6013      	str	r3, [r2, #0]
  unsigned int endTick = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80014f4:	f102 021c 	add.w	r2, r2, #28
 80014f8:	6013      	str	r3, [r2, #0]
  unsigned int getTime = 0;
 80014fa:	2300      	movs	r3, #0
 80014fc:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001500:	f102 0218 	add.w	r2, r2, #24
 8001504:	6013      	str	r3, [r2, #0]

  play_audio_file("audio/mine.txt"); //doremi mine songita song22
 8001506:	4854      	ldr	r0, [pc, #336]	@ (8001658 <main+0x31c>)
 8001508:	f7fe ffd6 	bl	80004b8 <play_audio_file>

  char *fileData = NULL;
 800150c:	2300      	movs	r3, #0
 800150e:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 8001512:	f102 0214 	add.w	r2, r2, #20
 8001516:	6013      	str	r3, [r2, #0]
  read_file("audio/text.txt", fileData);
 8001518:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800151c:	f103 0314 	add.w	r3, r3, #20
 8001520:	6819      	ldr	r1, [r3, #0]
 8001522:	484e      	ldr	r0, [pc, #312]	@ (800165c <main+0x320>)
 8001524:	f000 fbc8 	bl	8001cb8 <read_file>
  HAL_Delay(1000);
 8001528:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800152c:	f001 f8ec 	bl	8002708 <HAL_Delay>

  uint32_t sampleData[1024]; /*23 de ms pentru redare DMA dintre care 7 ms pentru citire din fisier*/
  	  	  	  	  	  	  	 /*Vor ramane aproximativ 16 ms pentru prelucrarea frame-ului (pentru 1024 de esantioane)*/

  startTick = HAL_GetTick();
 8001530:	f001 f8de 	bl	80026f0 <HAL_GetTick>
 8001534:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001538:	6018      	str	r0, [r3, #0]
  read_audio_file("audio/random.txt", sampleData);
 800153a:	f107 0308 	add.w	r3, r7, #8
 800153e:	3b04      	subs	r3, #4
 8001540:	4619      	mov	r1, r3
 8001542:	4847      	ldr	r0, [pc, #284]	@ (8001660 <main+0x324>)
 8001544:	f000 fc40 	bl	8001dc8 <read_audio_file>
  endTick = HAL_GetTick();
 8001548:	f001 f8d2 	bl	80026f0 <HAL_GetTick>
 800154c:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001550:	f103 031c 	add.w	r3, r3, #28
 8001554:	6018      	str	r0, [r3, #0]
  getTime = endTick - startTick;
 8001556:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 800155a:	f103 031c 	add.w	r3, r3, #28
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800156c:	f102 0218 	add.w	r2, r2, #24
 8001570:	6013      	str	r3, [r2, #0]

  HAL_Delay(100);
 8001572:	2064      	movs	r0, #100	@ 0x64
 8001574:	f001 f8c8 	bl	8002708 <HAL_Delay>

  startTick = HAL_GetTick();
 8001578:	f001 f8ba 	bl	80026f0 <HAL_GetTick>
 800157c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001580:	6018      	str	r0, [r3, #0]
  read_audio_file("audio/random.txt", sampleData);
 8001582:	f107 0308 	add.w	r3, r7, #8
 8001586:	3b04      	subs	r3, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4835      	ldr	r0, [pc, #212]	@ (8001660 <main+0x324>)
 800158c:	f000 fc1c 	bl	8001dc8 <read_audio_file>
  endTick = HAL_GetTick();
 8001590:	f001 f8ae 	bl	80026f0 <HAL_GetTick>
 8001594:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001598:	f103 031c 	add.w	r3, r3, #28
 800159c:	6018      	str	r0, [r3, #0]
  getTime = endTick - startTick;
 800159e:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 80015a2:	f103 031c 	add.w	r3, r3, #28
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 80015b4:	f102 0218 	add.w	r2, r2, #24
 80015b8:	6013      	str	r3, [r2, #0]

  HAL_Delay(100);
 80015ba:	2064      	movs	r0, #100	@ 0x64
 80015bc:	f001 f8a4 	bl	8002708 <HAL_Delay>
  read_audio_file("audio/text.txt", sampleData);
 80015c0:	f107 0308 	add.w	r3, r7, #8
 80015c4:	3b04      	subs	r3, #4
 80015c6:	4619      	mov	r1, r3
 80015c8:	4824      	ldr	r0, [pc, #144]	@ (800165c <main+0x320>)
 80015ca:	f000 fbfd 	bl	8001dc8 <read_audio_file>
  HAL_Delay(100);
 80015ce:	2064      	movs	r0, #100	@ 0x64
 80015d0:	f001 f89a 	bl	8002708 <HAL_Delay>
  read_audio_file("audio/text.txt", sampleData);
 80015d4:	f107 0308 	add.w	r3, r7, #8
 80015d8:	3b04      	subs	r3, #4
 80015da:	4619      	mov	r1, r3
 80015dc:	481f      	ldr	r0, [pc, #124]	@ (800165c <main+0x320>)
 80015de:	f000 fbf3 	bl	8001dc8 <read_audio_file>
  HAL_Delay(100);
 80015e2:	2064      	movs	r0, #100	@ 0x64
 80015e4:	f001 f890 	bl	8002708 <HAL_Delay>
  read_audio_file("audio/text.txt", sampleData);
 80015e8:	f107 0308 	add.w	r3, r7, #8
 80015ec:	3b04      	subs	r3, #4
 80015ee:	4619      	mov	r1, r3
 80015f0:	481a      	ldr	r0, [pc, #104]	@ (800165c <main+0x320>)
 80015f2:	f000 fbe9 	bl	8001dc8 <read_audio_file>
  HAL_Delay(100);
 80015f6:	2064      	movs	r0, #100	@ 0x64
 80015f8:	f001 f886 	bl	8002708 <HAL_Delay>

  for(uint8_t i=0;i<100;i++)
 80015fc:	2300      	movs	r3, #0
 80015fe:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001602:	f102 0207 	add.w	r2, r2, #7
 8001606:	7013      	strb	r3, [r2, #0]
 8001608:	e0a4      	b.n	8001754 <main+0x418>
  {
	  for(uint8_t j=0; j<100;j++)
 800160a:	2300      	movs	r3, #0
 800160c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001610:	f102 0206 	add.w	r2, r2, #6
 8001614:	7013      	strb	r3, [r2, #0]
 8001616:	e08a      	b.n	800172e <main+0x3f2>
	  {

		  if(i==j)
 8001618:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800161c:	f103 0307 	add.w	r3, r3, #7
 8001620:	781a      	ldrb	r2, [r3, #0]
 8001622:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001626:	f103 0306 	add.w	r3, r3, #6
 800162a:	781b      	ldrb	r3, [r3, #0]
 800162c:	429a      	cmp	r2, r3
 800162e:	d119      	bne.n	8001664 <main+0x328>
		  {
			  draw_pixel(i,j,0xF100);
 8001630:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001634:	f103 0307 	add.w	r3, r3, #7
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	b29b      	uxth	r3, r3
 800163c:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001640:	f102 0206 	add.w	r2, r2, #6
 8001644:	7812      	ldrb	r2, [r2, #0]
 8001646:	b291      	uxth	r1, r2
 8001648:	f44f 4271 	mov.w	r2, #61696	@ 0xf100
 800164c:	4618      	mov	r0, r3
 800164e:	f7fe ffe7 	bl	8000620 <draw_pixel>
			  continue;
 8001652:	e061      	b.n	8001718 <main+0x3dc>
 8001654:	20000298 	.word	0x20000298
 8001658:	0800b0d4 	.word	0x0800b0d4
 800165c:	0800b0e4 	.word	0x0800b0e4
 8001660:	0800b0f4 	.word	0x0800b0f4
		  }



		  if((i == 80 && j==20) || (i == 80 && j==19) || (i == 81 && j==20) || (i == 81 && j==19))
 8001664:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001668:	f103 0307 	add.w	r3, r3, #7
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b50      	cmp	r3, #80	@ 0x50
 8001670:	d106      	bne.n	8001680 <main+0x344>
 8001672:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001676:	f103 0306 	add.w	r3, r3, #6
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b14      	cmp	r3, #20
 800167e:	d029      	beq.n	80016d4 <main+0x398>
 8001680:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001684:	f103 0307 	add.w	r3, r3, #7
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b50      	cmp	r3, #80	@ 0x50
 800168c:	d106      	bne.n	800169c <main+0x360>
 800168e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001692:	f103 0306 	add.w	r3, r3, #6
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	2b13      	cmp	r3, #19
 800169a:	d01b      	beq.n	80016d4 <main+0x398>
 800169c:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80016a0:	f103 0307 	add.w	r3, r3, #7
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b51      	cmp	r3, #81	@ 0x51
 80016a8:	d106      	bne.n	80016b8 <main+0x37c>
 80016aa:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80016ae:	f103 0306 	add.w	r3, r3, #6
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b14      	cmp	r3, #20
 80016b6:	d00d      	beq.n	80016d4 <main+0x398>
 80016b8:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80016bc:	f103 0307 	add.w	r3, r3, #7
 80016c0:	781b      	ldrb	r3, [r3, #0]
 80016c2:	2b51      	cmp	r3, #81	@ 0x51
 80016c4:	d117      	bne.n	80016f6 <main+0x3ba>
 80016c6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80016ca:	f103 0306 	add.w	r3, r3, #6
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b13      	cmp	r3, #19
 80016d2:	d110      	bne.n	80016f6 <main+0x3ba>
		  {
			  draw_pixel(i,j,0x001F);
 80016d4:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80016d8:	f103 0307 	add.w	r3, r3, #7
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 80016e4:	f102 0206 	add.w	r2, r2, #6
 80016e8:	7812      	ldrb	r2, [r2, #0]
 80016ea:	b291      	uxth	r1, r2
 80016ec:	221f      	movs	r2, #31
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7fe ff96 	bl	8000620 <draw_pixel>
			  continue;
 80016f4:	e010      	b.n	8001718 <main+0x3dc>
		  }


		  draw_pixel(i,j,0xFFFF);
 80016f6:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80016fa:	f103 0307 	add.w	r3, r3, #7
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	b29b      	uxth	r3, r3
 8001702:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001706:	f102 0206 	add.w	r2, r2, #6
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	b291      	uxth	r1, r2
 800170e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff84 	bl	8000620 <draw_pixel>
	  for(uint8_t j=0; j<100;j++)
 8001718:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 800171c:	f103 0306 	add.w	r3, r3, #6
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	3301      	adds	r3, #1
 8001724:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8001728:	f102 0206 	add.w	r2, r2, #6
 800172c:	7013      	strb	r3, [r2, #0]
 800172e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001732:	f103 0306 	add.w	r3, r3, #6
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	2b63      	cmp	r3, #99	@ 0x63
 800173a:	f67f af6d 	bls.w	8001618 <main+0x2dc>
  for(uint8_t i=0;i<100;i++)
 800173e:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001742:	f103 0307 	add.w	r3, r3, #7
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	3301      	adds	r3, #1
 800174a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800174e:	f102 0207 	add.w	r2, r2, #7
 8001752:	7013      	strb	r3, [r2, #0]
 8001754:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8001758:	f103 0307 	add.w	r3, r3, #7
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	2b63      	cmp	r3, #99	@ 0x63
 8001760:	f67f af53 	bls.w	800160a <main+0x2ce>

  LCD_send_command(ILI9488_DISPON);

  */

  fill_screen2(0xF100);
 8001764:	f44f 4071 	mov.w	r0, #61696	@ 0xf100
 8001768:	f7ff f81a 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 800176c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001770:	f000 ffca 	bl	8002708 <HAL_Delay>
  fill_screen2(0xF150);
 8001774:	f24f 1050 	movw	r0, #61776	@ 0xf150
 8001778:	f7ff f812 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 800177c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001780:	f000 ffc2 	bl	8002708 <HAL_Delay>
  fill_screen2(0xF111);
 8001784:	f24f 1011 	movw	r0, #61713	@ 0xf111
 8001788:	f7ff f80a 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 800178c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001790:	f000 ffba 	bl	8002708 <HAL_Delay>
  fill_screen2(0xF10F);
 8001794:	f24f 100f 	movw	r0, #61711	@ 0xf10f
 8001798:	f7ff f802 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 800179c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017a0:	f000 ffb2 	bl	8002708 <HAL_Delay>
  fill_screen2(0xFFFF);
 80017a4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80017a8:	f7fe fffa 	bl	80007a0 <fill_screen2>
  HAL_Delay(1000);
 80017ac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80017b0:	f000 ffaa 	bl	8002708 <HAL_Delay>
  fill_screen2(0xFFFF);
 80017b4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 80017b8:	f7fe fff2 	bl	80007a0 <fill_screen2>

  print_string(36, 200, "Licenta 2025", 12, 0x1F00, 0x001F);
 80017bc:	231f      	movs	r3, #31
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80017c4:	9300      	str	r3, [sp, #0]
 80017c6:	230c      	movs	r3, #12
 80017c8:	4a2f      	ldr	r2, [pc, #188]	@ (8001888 <main+0x54c>)
 80017ca:	21c8      	movs	r1, #200	@ 0xc8
 80017cc:	2024      	movs	r0, #36	@ 0x24
 80017ce:	f7ff f943 	bl	8000a58 <print_string>

  uint8_t dataToSend[] = {0x01, 0x02, 0x03, 0x04};
 80017d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017d6:	461a      	mov	r2, r3
 80017d8:	4b2c      	ldr	r3, [pc, #176]	@ (800188c <main+0x550>)
 80017da:	f842 3c28 	str.w	r3, [r2, #-40]
  HAL_SPI_Transmit_DMA(&hspi1, dataToSend, sizeof(dataToSend));
 80017de:	f107 0308 	add.w	r3, r7, #8
 80017e2:	3b08      	subs	r3, #8
 80017e4:	2204      	movs	r2, #4
 80017e6:	4619      	mov	r1, r3
 80017e8:	4829      	ldr	r0, [pc, #164]	@ (8001890 <main+0x554>)
 80017ea:	f004 f917 	bl	8005a1c <HAL_SPI_Transmit_DMA>

  draw_horizontal_line(20, 20, 80, 0xF100);
 80017ee:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 80017f2:	2250      	movs	r2, #80	@ 0x50
 80017f4:	2114      	movs	r1, #20
 80017f6:	2014      	movs	r0, #20
 80017f8:	f7ff f972 	bl	8000ae0 <draw_horizontal_line>
  draw_vertical_line(20, 20, 80, 0xF100);
 80017fc:	f44f 4371 	mov.w	r3, #61696	@ 0xf100
 8001800:	2250      	movs	r2, #80	@ 0x50
 8001802:	2114      	movs	r1, #20
 8001804:	2014      	movs	r0, #20
 8001806:	f7ff f9a6 	bl	8000b56 <draw_vertical_line>

  flagDmaSpiTx = 0;
 800180a:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <main+0x558>)
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]

  draw_pixel(0,0,0x001F);
 8001810:	221f      	movs	r2, #31
 8001812:	2100      	movs	r1, #0
 8001814:	2000      	movs	r0, #0
 8001816:	f7fe ff03 	bl	8000620 <draw_pixel>
  draw_pixel(1,0,0xF800);
 800181a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800181e:	2100      	movs	r1, #0
 8001820:	2001      	movs	r0, #1
 8001822:	f7fe fefd 	bl	8000620 <draw_pixel>
  draw_pixel(0,1,0x001F);
 8001826:	221f      	movs	r2, #31
 8001828:	2101      	movs	r1, #1
 800182a:	2000      	movs	r0, #0
 800182c:	f7fe fef8 	bl	8000620 <draw_pixel>
  draw_pixel(1,1,0xF800);
 8001830:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001834:	2101      	movs	r1, #1
 8001836:	2001      	movs	r0, #1
 8001838:	f7fe fef2 	bl	8000620 <draw_pixel>

  HAL_Delay(50);
 800183c:	2032      	movs	r0, #50	@ 0x32
 800183e:	f000 ff63 	bl	8002708 <HAL_Delay>

  uint8_t *dataRec;
  dataRec = malloc(sizeof(uint8_t));
 8001842:	2001      	movs	r0, #1
 8001844:	f009 faa2 	bl	800ad8c <malloc>
 8001848:	4603      	mov	r3, r0
 800184a:	f507 5280 	add.w	r2, r7, #4096	@ 0x1000
 800184e:	f102 0210 	add.w	r2, r2, #16
 8001852:	6013      	str	r3, [r2, #0]
  //dataRec = LCD_read_data(2,2,0,0);
  //free(dataRec);
  read_pixel_frame(0,0,2,2,dataRec);
 8001854:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001858:	f103 0310 	add.w	r3, r3, #16
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	9300      	str	r3, [sp, #0]
 8001860:	2302      	movs	r3, #2
 8001862:	2202      	movs	r2, #2
 8001864:	2100      	movs	r1, #0
 8001866:	2000      	movs	r0, #0
 8001868:	f7ff fc2c 	bl	80010c4 <read_pixel_frame>
  //read_pixel_format();
  //HAL_UART_Transmit(&huart1, (uint8_t*)"Pixel Data: ",12,HAL_MAX_DELAY);
  free(dataRec);
 800186c:	f507 5380 	add.w	r3, r7, #4096	@ 0x1000
 8001870:	f103 0310 	add.w	r3, r3, #16
 8001874:	6818      	ldr	r0, [r3, #0]
 8001876:	f009 fa91 	bl	800ad9c <free>

  HAL_Delay(3000);
 800187a:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800187e:	f000 ff43 	bl	8002708 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001882:	bf00      	nop
 8001884:	e7fd      	b.n	8001882 <main+0x546>
 8001886:	bf00      	nop
 8001888:	0800b108 	.word	0x0800b108
 800188c:	04030201 	.word	0x04030201
 8001890:	20000180 	.word	0x20000180
 8001894:	20000328 	.word	0x20000328

08001898 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b094      	sub	sp, #80	@ 0x50
 800189c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800189e:	f107 0320 	add.w	r3, r7, #32
 80018a2:	2230      	movs	r2, #48	@ 0x30
 80018a4:	2100      	movs	r1, #0
 80018a6:	4618      	mov	r0, r3
 80018a8:	f009 fb64 	bl	800af74 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018ac:	f107 030c 	add.w	r3, r7, #12
 80018b0:	2200      	movs	r2, #0
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	605a      	str	r2, [r3, #4]
 80018b6:	609a      	str	r2, [r3, #8]
 80018b8:	60da      	str	r2, [r3, #12]
 80018ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018bc:	2300      	movs	r3, #0
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	4b28      	ldr	r3, [pc, #160]	@ (8001964 <SystemClock_Config+0xcc>)
 80018c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018c4:	4a27      	ldr	r2, [pc, #156]	@ (8001964 <SystemClock_Config+0xcc>)
 80018c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80018cc:	4b25      	ldr	r3, [pc, #148]	@ (8001964 <SystemClock_Config+0xcc>)
 80018ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d4:	60bb      	str	r3, [r7, #8]
 80018d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018d8:	2300      	movs	r3, #0
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	4b22      	ldr	r3, [pc, #136]	@ (8001968 <SystemClock_Config+0xd0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a21      	ldr	r2, [pc, #132]	@ (8001968 <SystemClock_Config+0xd0>)
 80018e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018e6:	6013      	str	r3, [r2, #0]
 80018e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001968 <SystemClock_Config+0xd0>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018f0:	607b      	str	r3, [r7, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018f4:	2301      	movs	r3, #1
 80018f6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018fe:	2302      	movs	r3, #2
 8001900:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001902:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001906:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001908:	2304      	movs	r3, #4
 800190a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800190c:	23a8      	movs	r3, #168	@ 0xa8
 800190e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001910:	2302      	movs	r3, #2
 8001912:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001914:	2307      	movs	r3, #7
 8001916:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001918:	f107 0320 	add.w	r3, r7, #32
 800191c:	4618      	mov	r0, r3
 800191e:	f001 ffbd 	bl	800389c <HAL_RCC_OscConfig>
 8001922:	4603      	mov	r3, r0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d001      	beq.n	800192c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001928:	f000 f9b2 	bl	8001c90 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800192c:	230f      	movs	r3, #15
 800192e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001930:	2302      	movs	r3, #2
 8001932:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001934:	2300      	movs	r3, #0
 8001936:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001938:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800193c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800193e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001942:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001944:	f107 030c 	add.w	r3, r7, #12
 8001948:	2105      	movs	r1, #5
 800194a:	4618      	mov	r0, r3
 800194c:	f002 fa1e 	bl	8003d8c <HAL_RCC_ClockConfig>
 8001950:	4603      	mov	r3, r0
 8001952:	2b00      	cmp	r3, #0
 8001954:	d001      	beq.n	800195a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001956:	f000 f99b 	bl	8001c90 <Error_Handler>
  }
}
 800195a:	bf00      	nop
 800195c:	3750      	adds	r7, #80	@ 0x50
 800195e:	46bd      	mov	sp, r7
 8001960:	bd80      	pop	{r7, pc}
 8001962:	bf00      	nop
 8001964:	40023800 	.word	0x40023800
 8001968:	40007000 	.word	0x40007000

0800196c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001972:	463b      	mov	r3, r7
 8001974:	2200      	movs	r2, #0
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800197a:	4b0f      	ldr	r3, [pc, #60]	@ (80019b8 <MX_DAC_Init+0x4c>)
 800197c:	4a0f      	ldr	r2, [pc, #60]	@ (80019bc <MX_DAC_Init+0x50>)
 800197e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001980:	480d      	ldr	r0, [pc, #52]	@ (80019b8 <MX_DAC_Init+0x4c>)
 8001982:	f000 fff6 	bl	8002972 <HAL_DAC_Init>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800198c:	f000 f980 	bl	8001c90 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001990:	2324      	movs	r3, #36	@ 0x24
 8001992:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001994:	2300      	movs	r3, #0
 8001996:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001998:	463b      	mov	r3, r7
 800199a:	2200      	movs	r2, #0
 800199c:	4619      	mov	r1, r3
 800199e:	4806      	ldr	r0, [pc, #24]	@ (80019b8 <MX_DAC_Init+0x4c>)
 80019a0:	f001 f8e0 	bl	8002b64 <HAL_DAC_ConfigChannel>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80019aa:	f000 f971 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	20000088 	.word	0x20000088
 80019bc:	40007400 	.word	0x40007400

080019c0 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <MX_SDIO_SD_Init+0x38>)
 80019c6:	4a0d      	ldr	r2, [pc, #52]	@ (80019fc <MX_SDIO_SD_Init+0x3c>)
 80019c8:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80019ca:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <MX_SDIO_SD_Init+0x38>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80019d0:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <MX_SDIO_SD_Init+0x38>)
 80019d2:	2200      	movs	r2, #0
 80019d4:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80019d6:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <MX_SDIO_SD_Init+0x38>)
 80019d8:	2200      	movs	r2, #0
 80019da:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80019dc:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <MX_SDIO_SD_Init+0x38>)
 80019de:	2200      	movs	r2, #0
 80019e0:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80019e2:	4b05      	ldr	r3, [pc, #20]	@ (80019f8 <MX_SDIO_SD_Init+0x38>)
 80019e4:	2200      	movs	r2, #0
 80019e6:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 8;
 80019e8:	4b03      	ldr	r3, [pc, #12]	@ (80019f8 <MX_SDIO_SD_Init+0x38>)
 80019ea:	2208      	movs	r2, #8
 80019ec:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80019ee:	bf00      	nop
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	200000fc 	.word	0x200000fc
 80019fc:	40012c00 	.word	0x40012c00

08001a00 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a04:	4b17      	ldr	r3, [pc, #92]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a06:	4a18      	ldr	r2, [pc, #96]	@ (8001a68 <MX_SPI1_Init+0x68>)
 8001a08:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a0a:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001a10:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a12:	4b14      	ldr	r3, [pc, #80]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a18:	4b12      	ldr	r3, [pc, #72]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a1e:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a24:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a32:	4b0c      	ldr	r3, [pc, #48]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a38:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a3e:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a44:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a4a:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a4c:	220a      	movs	r2, #10
 8001a4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a50:	4804      	ldr	r0, [pc, #16]	@ (8001a64 <MX_SPI1_Init+0x64>)
 8001a52:	f003 fb53 	bl	80050fc <HAL_SPI_Init>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a5c:	f000 f918 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a60:	bf00      	nop
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	20000180 	.word	0x20000180
 8001a68:	40013000 	.word	0x40013000

08001a6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b086      	sub	sp, #24
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a72:	f107 0308 	add.w	r3, r7, #8
 8001a76:	2200      	movs	r2, #0
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	605a      	str	r2, [r3, #4]
 8001a7c:	609a      	str	r2, [r3, #8]
 8001a7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a80:	463b      	mov	r3, r7
 8001a82:	2200      	movs	r2, #0
 8001a84:	601a      	str	r2, [r3, #0]
 8001a86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001a88:	4b1d      	ldr	r3, [pc, #116]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001a8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001a8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001a90:	4b1b      	ldr	r3, [pc, #108]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001a92:	2253      	movs	r2, #83	@ 0x53
 8001a94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a96:	4b1a      	ldr	r3, [pc, #104]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 23;
 8001a9c:	4b18      	ldr	r3, [pc, #96]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001a9e:	2217      	movs	r2, #23
 8001aa0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa2:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa8:	4b15      	ldr	r3, [pc, #84]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001aae:	4814      	ldr	r0, [pc, #80]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001ab0:	f004 fcd4 	bl	800645c <HAL_TIM_Base_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 8001aba:	f000 f8e9 	bl	8001c90 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ac4:	f107 0308 	add.w	r3, r7, #8
 8001ac8:	4619      	mov	r1, r3
 8001aca:	480d      	ldr	r0, [pc, #52]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001acc:	f004 fd7e 	bl	80065cc <HAL_TIM_ConfigClockSource>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d001      	beq.n	8001ada <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001ad6:	f000 f8db 	bl	8001c90 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001ada:	2320      	movs	r3, #32
 8001adc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4806      	ldr	r0, [pc, #24]	@ (8001b00 <MX_TIM2_Init+0x94>)
 8001ae8:	f004 ff7e 	bl	80069e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001af2:	f000 f8cd 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	3718      	adds	r7, #24
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	20000298 	.word	0x20000298

08001b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b0a:	4a12      	ldr	r2, [pc, #72]	@ (8001b54 <MX_USART1_UART_Init+0x50>)
 8001b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001b0e:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b10:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b22:	4b0b      	ldr	r3, [pc, #44]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b2e:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b3a:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b3c:	f004 ffd0 	bl	8006ae0 <HAL_UART_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b46:	f000 f8a3 	bl	8001c90 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	200002e0 	.word	0x200002e0
 8001b54:	40011000 	.word	0x40011000

08001b58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	607b      	str	r3, [r7, #4]
 8001b62:	4b1b      	ldr	r3, [pc, #108]	@ (8001bd0 <MX_DMA_Init+0x78>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b66:	4a1a      	ldr	r2, [pc, #104]	@ (8001bd0 <MX_DMA_Init+0x78>)
 8001b68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6e:	4b18      	ldr	r3, [pc, #96]	@ (8001bd0 <MX_DMA_Init+0x78>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b76:	607b      	str	r3, [r7, #4]
 8001b78:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	603b      	str	r3, [r7, #0]
 8001b7e:	4b14      	ldr	r3, [pc, #80]	@ (8001bd0 <MX_DMA_Init+0x78>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b82:	4a13      	ldr	r2, [pc, #76]	@ (8001bd0 <MX_DMA_Init+0x78>)
 8001b84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b8a:	4b11      	ldr	r3, [pc, #68]	@ (8001bd0 <MX_DMA_Init+0x78>)
 8001b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b8e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b92:	603b      	str	r3, [r7, #0]
 8001b94:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001b96:	2200      	movs	r2, #0
 8001b98:	2100      	movs	r1, #0
 8001b9a:	2010      	movs	r0, #16
 8001b9c:	f000 feb3 	bl	8002906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ba0:	2010      	movs	r0, #16
 8001ba2:	f000 fecc 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	2100      	movs	r1, #0
 8001baa:	2038      	movs	r0, #56	@ 0x38
 8001bac:	f000 feab 	bl	8002906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001bb0:	2038      	movs	r0, #56	@ 0x38
 8001bb2:	f000 fec4 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	2100      	movs	r1, #0
 8001bba:	203b      	movs	r0, #59	@ 0x3b
 8001bbc:	f000 fea3 	bl	8002906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001bc0:	203b      	movs	r0, #59	@ 0x3b
 8001bc2:	f000 febc 	bl	800293e <HAL_NVIC_EnableIRQ>

}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b08a      	sub	sp, #40	@ 0x28
 8001bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bda:	f107 0314 	add.w	r3, r7, #20
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
 8001be2:	605a      	str	r2, [r3, #4]
 8001be4:	609a      	str	r2, [r3, #8]
 8001be6:	60da      	str	r2, [r3, #12]
 8001be8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bea:	2300      	movs	r3, #0
 8001bec:	613b      	str	r3, [r7, #16]
 8001bee:	4b26      	ldr	r3, [pc, #152]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bf2:	4a25      	ldr	r2, [pc, #148]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bfa:	4b23      	ldr	r3, [pc, #140]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c02:	613b      	str	r3, [r7, #16]
 8001c04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	60fb      	str	r3, [r7, #12]
 8001c0a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c10:	f043 0301 	orr.w	r3, r3, #1
 8001c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c16:	4b1c      	ldr	r3, [pc, #112]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c1a:	f003 0301 	and.w	r3, r3, #1
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	60bb      	str	r3, [r7, #8]
 8001c26:	4b18      	ldr	r3, [pc, #96]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a17      	ldr	r2, [pc, #92]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c2c:	f043 0304 	orr.w	r3, r3, #4
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	60bb      	str	r3, [r7, #8]
 8001c3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	607b      	str	r3, [r7, #4]
 8001c42:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c46:	4a10      	ldr	r2, [pc, #64]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c48:	f043 0308 	orr.w	r3, r3, #8
 8001c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001c88 <MX_GPIO_Init+0xb4>)
 8001c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c52:	f003 0308 	and.w	r3, r3, #8
 8001c56:	607b      	str	r3, [r7, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6, GPIO_PIN_RESET);
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	2158      	movs	r1, #88	@ 0x58
 8001c5e:	480b      	ldr	r0, [pc, #44]	@ (8001c8c <MX_GPIO_Init+0xb8>)
 8001c60:	f001 fe02 	bl	8003868 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD3 PD4 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 8001c64:	2358      	movs	r3, #88	@ 0x58
 8001c66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c70:	2300      	movs	r3, #0
 8001c72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c74:	f107 0314 	add.w	r3, r7, #20
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4804      	ldr	r0, [pc, #16]	@ (8001c8c <MX_GPIO_Init+0xb8>)
 8001c7c:	f001 fc58 	bl	8003530 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c80:	bf00      	nop
 8001c82:	3728      	adds	r7, #40	@ 0x28
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020c00 	.word	0x40020c00

08001c90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c90:	b480      	push	{r7}
 8001c92:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c94:	b672      	cpsid	i
}
 8001c96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <Error_Handler+0x8>

08001c9c <init_cardSD>:

static FATFS fs; /*variabila statica pentru sistemul de fisiere card SD*/


void init_cardSD()
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	/*
	 * Functie pentru initializarea cardului SD. Se va monta
	 * sistemul de fisiere prin variabila fs declarata static
	 */

	f_mount(&fs, "", 1);
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	4903      	ldr	r1, [pc, #12]	@ (8001cb0 <init_cardSD+0x14>)
 8001ca4:	4803      	ldr	r0, [pc, #12]	@ (8001cb4 <init_cardSD+0x18>)
 8001ca6:	f008 fa25 	bl	800a0f4 <f_mount>

}
 8001caa:	bf00      	nop
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	0800b118 	.word	0x0800b118
 8001cb4:	2000032c 	.word	0x2000032c

08001cb8 <read_file>:



void read_file(char *filePathName, char*fileData)
{
 8001cb8:	b590      	push	{r4, r7, lr}
 8001cba:	f5ad 7d11 	sub.w	sp, sp, #580	@ 0x244
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001cc4:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001cc8:	6018      	str	r0, [r3, #0]
 8001cca:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001cce:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001cd2:	6019      	str	r1, [r3, #0]

	FRESULT res;  //stocarea starii cardului SD (util pentru depanare)
	FIL file;  //stocarea informatiilor despre fisierul deschis
	UINT byteRead;  //contor pentru numarul total de octeti cititi efectivi

	fileData = (char*)malloc(128*sizeof(char));
 8001cd4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001cd8:	f5a3 7410 	sub.w	r4, r3, #576	@ 0x240
 8001cdc:	2080      	movs	r0, #128	@ 0x80
 8001cde:	f009 f855 	bl	800ad8c <malloc>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	6023      	str	r3, [r4, #0]

	res = f_open(&file, filePathName, FA_READ);
 8001ce6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001cea:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8001cee:	f107 000c 	add.w	r0, r7, #12
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	6819      	ldr	r1, [r3, #0]
 8001cf6:	f008 fa43 	bl	800a180 <f_open>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f

	if(res != FR_OK)
 8001d00:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d131      	bne.n	8001d6c <read_file+0xb4>
	{
		return;
	}

	f_read(&file, fileData, (sizeof(fileData)*128)-1, &byteRead);
 8001d08:	f107 0308 	add.w	r3, r7, #8
 8001d0c:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001d10:	f5a2 7110 	sub.w	r1, r2, #576	@ 0x240
 8001d14:	f107 000c 	add.w	r0, r7, #12
 8001d18:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8001d1c:	6809      	ldr	r1, [r1, #0]
 8001d1e:	f008 fbe9 	bl	800a4f4 <f_read>
	fileData[byteRead] = '\0';
 8001d22:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001d26:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8001d30:	f5a2 7210 	sub.w	r2, r2, #576	@ 0x240
 8001d34:	6812      	ldr	r2, [r2, #0]
 8001d36:	4413      	add	r3, r2
 8001d38:	2200      	movs	r2, #0
 8001d3a:	701a      	strb	r2, [r3, #0]

	fileData = (char*)realloc(fileData, byteRead);
 8001d3c:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001d40:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8001d44:	681a      	ldr	r2, [r3, #0]
 8001d46:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001d4a:	f5a3 7410 	sub.w	r4, r3, #576	@ 0x240
 8001d4e:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8001d52:	f5a3 7310 	sub.w	r3, r3, #576	@ 0x240
 8001d56:	4611      	mov	r1, r2
 8001d58:	6818      	ldr	r0, [r3, #0]
 8001d5a:	f009 f8d5 	bl	800af08 <realloc>
 8001d5e:	6020      	str	r0, [r4, #0]

	f_close(&file);
 8001d60:	f107 030c 	add.w	r3, r7, #12
 8001d64:	4618      	mov	r0, r3
 8001d66:	f008 fd82 	bl	800a86e <f_close>
 8001d6a:	e000      	b.n	8001d6e <read_file+0xb6>
		return;
 8001d6c:	bf00      	nop


}
 8001d6e:	f507 7711 	add.w	r7, r7, #580	@ 0x244
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd90      	pop	{r4, r7, pc}

08001d76 <string_to_int>:

*/


static uint16_t string_to_int(char *string)
{
 8001d76:	b480      	push	{r7}
 8001d78:	b085      	sub	sp, #20
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
	unsigned int number = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]

	while((*string) != '\n')
 8001d82:	e015      	b.n	8001db0 <string_to_int+0x3a>
	{
		if(((*string) >= '0') && ((*string)<='9'))
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b2f      	cmp	r3, #47	@ 0x2f
 8001d8a:	d90e      	bls.n	8001daa <string_to_int+0x34>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b39      	cmp	r3, #57	@ 0x39
 8001d92:	d80a      	bhi.n	8001daa <string_to_int+0x34>
		{
			number = number * 10 + ((*string) - '0');
 8001d94:	68fa      	ldr	r2, [r7, #12]
 8001d96:	4613      	mov	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	4413      	add	r3, r2
 8001d9c:	005b      	lsls	r3, r3, #1
 8001d9e:	461a      	mov	r2, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	4413      	add	r3, r2
 8001da6:	3b30      	subs	r3, #48	@ 0x30
 8001da8:	60fb      	str	r3, [r7, #12]
		}

		string++;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	3301      	adds	r3, #1
 8001dae:	607b      	str	r3, [r7, #4]
	while((*string) != '\n')
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b0a      	cmp	r3, #10
 8001db6:	d1e5      	bne.n	8001d84 <string_to_int+0xe>
	}

	return number;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	b29b      	uxth	r3, r3
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3714      	adds	r7, #20
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr

08001dc8 <read_audio_file>:



void read_audio_file(char *filePathName, uint32_t *buffer)
{
 8001dc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001dcc:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001dd6:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001dda:	6018      	str	r0, [r3, #0]
 8001ddc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001de0:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001de4:	6019      	str	r1, [r3, #0]
 8001de6:	466b      	mov	r3, sp
 8001de8:	461e      	mov	r6, r3

	FRESULT res;
	FIL file;
	UINT byteRead;

	res = f_open(&file, filePathName, FA_READ);
 8001dea:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001dee:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001df2:	f107 0018 	add.w	r0, r7, #24
 8001df6:	2201      	movs	r2, #1
 8001df8:	6819      	ldr	r1, [r3, #0]
 8001dfa:	f008 f9c1 	bl	800a180 <f_open>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257

	if(res != FR_OK)
 8001e04:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f040 80fa 	bne.w	8002002 <read_audio_file+0x23a>

	static DWORD fileSize;
	static uint16_t currentFrame = 0;
	static FSIZE_t currentPosition = 0;

	f_lseek(&file, currentPosition); /*Revenim la pozitia anterioara citirii*/
 8001e0e:	4b80      	ldr	r3, [pc, #512]	@ (8002010 <read_audio_file+0x248>)
 8001e10:	681a      	ldr	r2, [r3, #0]
 8001e12:	f107 0318 	add.w	r3, r7, #24
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f008 fd52 	bl	800a8c2 <f_lseek>


	if(flagNewAudioFile == 1)
 8001e1e:	4b7d      	ldr	r3, [pc, #500]	@ (8002014 <read_audio_file+0x24c>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d017      	beq.n	8001e56 <read_audio_file+0x8e>
		/*
		 * Reactualizare valorilor statice pentru deschiderea unui nou
		 * fisier audio
		*/

		flagNewAudioFile = 0;
 8001e26:	4b7b      	ldr	r3, [pc, #492]	@ (8002014 <read_audio_file+0x24c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	701a      	strb	r2, [r3, #0]
		currentFrame = 0;
 8001e2c:	4b7a      	ldr	r3, [pc, #488]	@ (8002018 <read_audio_file+0x250>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	801a      	strh	r2, [r3, #0]

		currentPosition = 0;
 8001e32:	4b77      	ldr	r3, [pc, #476]	@ (8002010 <read_audio_file+0x248>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	601a      	str	r2, [r3, #0]
		f_lseek(&file, currentPosition); /*Mutam cursorul la inceputul fisierului*/
 8001e38:	4b75      	ldr	r3, [pc, #468]	@ (8002010 <read_audio_file+0x248>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	f107 0318 	add.w	r3, r7, #24
 8001e40:	4611      	mov	r1, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f008 fd3d 	bl	800a8c2 <f_lseek>

		fileSize = f_size(&file); /*Aflam dimensiune in octeti a fisierului*/
 8001e48:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001e4c:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001e50:	68db      	ldr	r3, [r3, #12]
 8001e52:	4a72      	ldr	r2, [pc, #456]	@ (800201c <read_audio_file+0x254>)
 8001e54:	6013      	str	r3, [r2, #0]
	}

	const int n = 5120; /*1024 *5 caractere de prelucrat*/
 8001e56:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e5a:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
	unsigned int nrFrames = fileSize / n;
 8001e5e:	4b6f      	ldr	r3, [pc, #444]	@ (800201c <read_audio_file+0x254>)
 8001e60:	681a      	ldr	r2, [r3, #0]
 8001e62:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e6a:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c

	if(fileSize%n != 0)
 8001e6e:	4b6b      	ldr	r3, [pc, #428]	@ (800201c <read_audio_file+0x254>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001e76:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e7a:	fb01 f202 	mul.w	r2, r1, r2
 8001e7e:	1a9b      	subs	r3, r3, r2
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d004      	beq.n	8001e8e <read_audio_file+0xc6>
	{
		nrFrames++;
 8001e84:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001e88:	3301      	adds	r3, #1
 8001e8a:	f8c7 325c 	str.w	r3, [r7, #604]	@ 0x25c
	}

	uint8_t index = 0;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	f887 325b 	strb.w	r3, [r7, #603]	@ 0x25b
	char tempBuffer[n];
 8001e94:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 8001e9e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	4698      	mov	r8, r3
 8001ea6:	4691      	mov	r9, r2
 8001ea8:	f04f 0200 	mov.w	r2, #0
 8001eac:	f04f 0300 	mov.w	r3, #0
 8001eb0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001eb4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001eb8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ebc:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	461c      	mov	r4, r3
 8001ec4:	4615      	mov	r5, r2
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	f04f 0300 	mov.w	r3, #0
 8001ece:	00eb      	lsls	r3, r5, #3
 8001ed0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ed4:	00e2      	lsls	r2, r4, #3
 8001ed6:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001eda:	3307      	adds	r3, #7
 8001edc:	08db      	lsrs	r3, r3, #3
 8001ede:	00db      	lsls	r3, r3, #3
 8001ee0:	ebad 0d03 	sub.w	sp, sp, r3
 8001ee4:	466b      	mov	r3, sp
 8001ee6:	3300      	adds	r3, #0
 8001ee8:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248
	char nrCharBuffer[5];

	f_read(&file, tempBuffer, (sizeof(char)*n)-1, &byteRead);
 8001eec:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001ef0:	1e5a      	subs	r2, r3, #1
 8001ef2:	f107 0314 	add.w	r3, r7, #20
 8001ef6:	f107 0018 	add.w	r0, r7, #24
 8001efa:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001efe:	f008 faf9 	bl	800a4f4 <f_read>
	tempBuffer[byteRead] = '\n';
 8001f02:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001f06:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8001f10:	210a      	movs	r1, #10
 8001f12:	54d1      	strb	r1, [r2, r3]


	for(uint16_t i=0; i< byteRead; i++)
 8001f14:	2300      	movs	r3, #0
 8001f16:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258
 8001f1a:	e040      	b.n	8001f9e <read_audio_file+0x1d6>
		/*
		 * Vom parcurge tempBuffer si vom transforma caracterele citite
		 * in numere zecimale de interes
		 */

		if(tempBuffer[i] != '\n')
 8001f1c:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8001f20:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8001f24:	5cd3      	ldrb	r3, [r2, r3]
 8001f26:	2b0a      	cmp	r3, #10
 8001f28:	d011      	beq.n	8001f4e <read_audio_file+0x186>
		{
			nrCharBuffer[index] = tempBuffer[i];
 8001f2a:	f8b7 2258 	ldrh.w	r2, [r7, #600]	@ 0x258
 8001f2e:	f897 325b 	ldrb.w	r3, [r7, #603]	@ 0x25b
 8001f32:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001f36:	5c89      	ldrb	r1, [r1, r2]
 8001f38:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001f3c:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 8001f40:	54d1      	strb	r1, [r2, r3]
			index++;
 8001f42:	f897 325b 	ldrb.w	r3, [r7, #603]	@ 0x25b
 8001f46:	3301      	adds	r3, #1
 8001f48:	f887 325b 	strb.w	r3, [r7, #603]	@ 0x25b
 8001f4c:	e022      	b.n	8001f94 <read_audio_file+0x1cc>
		else
		{
			/*Vom avea in nrCharBuffer esantionul in char si il vom
			 * converti la int*/

			nrCharBuffer[index] = '\n';
 8001f4e:	f897 325b 	ldrb.w	r3, [r7, #603]	@ 0x25b
 8001f52:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001f56:	f5a2 7215 	sub.w	r2, r2, #596	@ 0x254
 8001f5a:	210a      	movs	r1, #10
 8001f5c:	54d1      	strb	r1, [r2, r3]
			*buffer = string_to_int(nrCharBuffer);
 8001f5e:	f107 030c 	add.w	r3, r7, #12
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff ff07 	bl	8001d76 <string_to_int>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001f70:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	601a      	str	r2, [r3, #0]
			buffer++;
 8001f78:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001f7c:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001f80:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001f84:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 8001f88:	6812      	ldr	r2, [r2, #0]
 8001f8a:	3204      	adds	r2, #4
 8001f8c:	601a      	str	r2, [r3, #0]

			index = 0;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	f887 325b 	strb.w	r3, [r7, #603]	@ 0x25b
	for(uint16_t i=0; i< byteRead; i++)
 8001f94:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8001f98:	3301      	adds	r3, #1
 8001f9a:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258
 8001f9e:	f8b7 2258 	ldrh.w	r2, [r7, #600]	@ 0x258
 8001fa2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001fa6:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d3b5      	bcc.n	8001f1c <read_audio_file+0x154>


	}


	if(currentFrame == nrFrames)
 8001fb0:	4b19      	ldr	r3, [pc, #100]	@ (8002018 <read_audio_file+0x250>)
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	461a      	mov	r2, r3
 8001fb6:	f8d7 325c 	ldr.w	r3, [r7, #604]	@ 0x25c
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d108      	bne.n	8001fd0 <read_audio_file+0x208>
	{
		/*Resetare flag pentru reinitializare*/

		flagNewAudioFile = 1;
 8001fbe:	4b15      	ldr	r3, [pc, #84]	@ (8002014 <read_audio_file+0x24c>)
 8001fc0:	2201      	movs	r2, #1
 8001fc2:	701a      	strb	r2, [r3, #0]
		f_close(&file);
 8001fc4:	f107 0318 	add.w	r3, r7, #24
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f008 fc50 	bl	800a86e <f_close>
		return;
 8001fce:	e018      	b.n	8002002 <read_audio_file+0x23a>
	}

	currentFrame++;
 8001fd0:	4b11      	ldr	r3, [pc, #68]	@ (8002018 <read_audio_file+0x250>)
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	b29a      	uxth	r2, r3
 8001fd8:	4b0f      	ldr	r3, [pc, #60]	@ (8002018 <read_audio_file+0x250>)
 8001fda:	801a      	strh	r2, [r3, #0]

	currentPosition = f_tell(&file);
 8001fdc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001fe0:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001fe4:	699b      	ldr	r3, [r3, #24]
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <read_audio_file+0x248>)
 8001fe8:	6013      	str	r3, [r2, #0]
	currentPosition++;
 8001fea:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <read_audio_file+0x248>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	4a07      	ldr	r2, [pc, #28]	@ (8002010 <read_audio_file+0x248>)
 8001ff2:	6013      	str	r3, [r2, #0]

	f_close(&file);
 8001ff4:	f107 0318 	add.w	r3, r7, #24
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f008 fc38 	bl	800a86e <f_close>
 8001ffe:	46b5      	mov	sp, r6
 8002000:	e000      	b.n	8002004 <read_audio_file+0x23c>
		return;
 8002002:	46b5      	mov	sp, r6


}
 8002004:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8002008:	46bd      	mov	sp, r7
 800200a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800200e:	bf00      	nop
 8002010:	2000055c 	.word	0x2000055c
 8002014:	20000008 	.word	0x20000008
 8002018:	20000560 	.word	0x20000560
 800201c:	20000564 	.word	0x20000564

08002020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002020:	b480      	push	{r7}
 8002022:	b083      	sub	sp, #12
 8002024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002026:	2300      	movs	r3, #0
 8002028:	607b      	str	r3, [r7, #4]
 800202a:	4b10      	ldr	r3, [pc, #64]	@ (800206c <HAL_MspInit+0x4c>)
 800202c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202e:	4a0f      	ldr	r2, [pc, #60]	@ (800206c <HAL_MspInit+0x4c>)
 8002030:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002034:	6453      	str	r3, [r2, #68]	@ 0x44
 8002036:	4b0d      	ldr	r3, [pc, #52]	@ (800206c <HAL_MspInit+0x4c>)
 8002038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800203a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800203e:	607b      	str	r3, [r7, #4]
 8002040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	603b      	str	r3, [r7, #0]
 8002046:	4b09      	ldr	r3, [pc, #36]	@ (800206c <HAL_MspInit+0x4c>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	4a08      	ldr	r2, [pc, #32]	@ (800206c <HAL_MspInit+0x4c>)
 800204c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002050:	6413      	str	r3, [r2, #64]	@ 0x40
 8002052:	4b06      	ldr	r3, [pc, #24]	@ (800206c <HAL_MspInit+0x4c>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205a:	603b      	str	r3, [r7, #0]
 800205c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800205e:	bf00      	nop
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
 800206a:	bf00      	nop
 800206c:	40023800 	.word	0x40023800

08002070 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b08a      	sub	sp, #40	@ 0x28
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002078:	f107 0314 	add.w	r3, r7, #20
 800207c:	2200      	movs	r2, #0
 800207e:	601a      	str	r2, [r3, #0]
 8002080:	605a      	str	r2, [r3, #4]
 8002082:	609a      	str	r2, [r3, #8]
 8002084:	60da      	str	r2, [r3, #12]
 8002086:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a30      	ldr	r2, [pc, #192]	@ (8002150 <HAL_DAC_MspInit+0xe0>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d159      	bne.n	8002146 <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	613b      	str	r3, [r7, #16]
 8002096:	4b2f      	ldr	r3, [pc, #188]	@ (8002154 <HAL_DAC_MspInit+0xe4>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209a:	4a2e      	ldr	r2, [pc, #184]	@ (8002154 <HAL_DAC_MspInit+0xe4>)
 800209c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80020a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020a2:	4b2c      	ldr	r3, [pc, #176]	@ (8002154 <HAL_DAC_MspInit+0xe4>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020aa:	613b      	str	r3, [r7, #16]
 80020ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	60fb      	str	r3, [r7, #12]
 80020b2:	4b28      	ldr	r3, [pc, #160]	@ (8002154 <HAL_DAC_MspInit+0xe4>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	4a27      	ldr	r2, [pc, #156]	@ (8002154 <HAL_DAC_MspInit+0xe4>)
 80020b8:	f043 0301 	orr.w	r3, r3, #1
 80020bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020be:	4b25      	ldr	r3, [pc, #148]	@ (8002154 <HAL_DAC_MspInit+0xe4>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	f003 0301 	and.w	r3, r3, #1
 80020c6:	60fb      	str	r3, [r7, #12]
 80020c8:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020ca:	2310      	movs	r3, #16
 80020cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020ce:	2303      	movs	r3, #3
 80020d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020d6:	f107 0314 	add.w	r3, r7, #20
 80020da:	4619      	mov	r1, r3
 80020dc:	481e      	ldr	r0, [pc, #120]	@ (8002158 <HAL_DAC_MspInit+0xe8>)
 80020de:	f001 fa27 	bl	8003530 <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80020e2:	4b1e      	ldr	r3, [pc, #120]	@ (800215c <HAL_DAC_MspInit+0xec>)
 80020e4:	4a1e      	ldr	r2, [pc, #120]	@ (8002160 <HAL_DAC_MspInit+0xf0>)
 80020e6:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80020e8:	4b1c      	ldr	r3, [pc, #112]	@ (800215c <HAL_DAC_MspInit+0xec>)
 80020ea:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 80020ee:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80020f0:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <HAL_DAC_MspInit+0xec>)
 80020f2:	2240      	movs	r2, #64	@ 0x40
 80020f4:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020f6:	4b19      	ldr	r3, [pc, #100]	@ (800215c <HAL_DAC_MspInit+0xec>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80020fc:	4b17      	ldr	r3, [pc, #92]	@ (800215c <HAL_DAC_MspInit+0xec>)
 80020fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002102:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002104:	4b15      	ldr	r3, [pc, #84]	@ (800215c <HAL_DAC_MspInit+0xec>)
 8002106:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800210a:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800210c:	4b13      	ldr	r3, [pc, #76]	@ (800215c <HAL_DAC_MspInit+0xec>)
 800210e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002112:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 8002114:	4b11      	ldr	r3, [pc, #68]	@ (800215c <HAL_DAC_MspInit+0xec>)
 8002116:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800211a:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800211c:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <HAL_DAC_MspInit+0xec>)
 800211e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002122:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002124:	4b0d      	ldr	r3, [pc, #52]	@ (800215c <HAL_DAC_MspInit+0xec>)
 8002126:	2200      	movs	r2, #0
 8002128:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 800212a:	480c      	ldr	r0, [pc, #48]	@ (800215c <HAL_DAC_MspInit+0xec>)
 800212c:	f000 fdfe 	bl	8002d2c <HAL_DMA_Init>
 8002130:	4603      	mov	r3, r0
 8002132:	2b00      	cmp	r3, #0
 8002134:	d001      	beq.n	800213a <HAL_DAC_MspInit+0xca>
    {
      Error_Handler();
 8002136:	f7ff fdab 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4a07      	ldr	r2, [pc, #28]	@ (800215c <HAL_DAC_MspInit+0xec>)
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	4a06      	ldr	r2, [pc, #24]	@ (800215c <HAL_DAC_MspInit+0xec>)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002146:	bf00      	nop
 8002148:	3728      	adds	r7, #40	@ 0x28
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}
 800214e:	bf00      	nop
 8002150:	40007400 	.word	0x40007400
 8002154:	40023800 	.word	0x40023800
 8002158:	40020000 	.word	0x40020000
 800215c:	2000009c 	.word	0x2000009c
 8002160:	40026088 	.word	0x40026088

08002164 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b08a      	sub	sp, #40	@ 0x28
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216c:	f107 0314 	add.w	r3, r7, #20
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a31      	ldr	r2, [pc, #196]	@ (8002248 <HAL_SD_MspInit+0xe4>)
 8002182:	4293      	cmp	r3, r2
 8002184:	d15b      	bne.n	800223e <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	613b      	str	r3, [r7, #16]
 800218a:	4b30      	ldr	r3, [pc, #192]	@ (800224c <HAL_SD_MspInit+0xe8>)
 800218c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218e:	4a2f      	ldr	r2, [pc, #188]	@ (800224c <HAL_SD_MspInit+0xe8>)
 8002190:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002194:	6453      	str	r3, [r2, #68]	@ 0x44
 8002196:	4b2d      	ldr	r3, [pc, #180]	@ (800224c <HAL_SD_MspInit+0xe8>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800219e:	613b      	str	r3, [r7, #16]
 80021a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	4b29      	ldr	r3, [pc, #164]	@ (800224c <HAL_SD_MspInit+0xe8>)
 80021a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021aa:	4a28      	ldr	r2, [pc, #160]	@ (800224c <HAL_SD_MspInit+0xe8>)
 80021ac:	f043 0304 	orr.w	r3, r3, #4
 80021b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021b2:	4b26      	ldr	r3, [pc, #152]	@ (800224c <HAL_SD_MspInit+0xe8>)
 80021b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b6:	f003 0304 	and.w	r3, r3, #4
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60bb      	str	r3, [r7, #8]
 80021c2:	4b22      	ldr	r3, [pc, #136]	@ (800224c <HAL_SD_MspInit+0xe8>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	4a21      	ldr	r2, [pc, #132]	@ (800224c <HAL_SD_MspInit+0xe8>)
 80021c8:	f043 0308 	orr.w	r3, r3, #8
 80021cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ce:	4b1f      	ldr	r3, [pc, #124]	@ (800224c <HAL_SD_MspInit+0xe8>)
 80021d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021d2:	f003 0308 	and.w	r3, r3, #8
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80021da:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80021de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e0:	2302      	movs	r3, #2
 80021e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021e4:	2301      	movs	r3, #1
 80021e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021e8:	2303      	movs	r3, #3
 80021ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80021ec:	230c      	movs	r3, #12
 80021ee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021f0:	f107 0314 	add.w	r3, r7, #20
 80021f4:	4619      	mov	r1, r3
 80021f6:	4816      	ldr	r0, [pc, #88]	@ (8002250 <HAL_SD_MspInit+0xec>)
 80021f8:	f001 f99a 	bl	8003530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80021fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002200:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002202:	2302      	movs	r3, #2
 8002204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220a:	2303      	movs	r3, #3
 800220c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800220e:	230c      	movs	r3, #12
 8002210:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	4619      	mov	r1, r3
 8002218:	480d      	ldr	r0, [pc, #52]	@ (8002250 <HAL_SD_MspInit+0xec>)
 800221a:	f001 f989 	bl	8003530 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800221e:	2304      	movs	r3, #4
 8002220:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002226:	2301      	movs	r3, #1
 8002228:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800222a:	2303      	movs	r3, #3
 800222c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800222e:	230c      	movs	r3, #12
 8002230:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002232:	f107 0314 	add.w	r3, r7, #20
 8002236:	4619      	mov	r1, r3
 8002238:	4806      	ldr	r0, [pc, #24]	@ (8002254 <HAL_SD_MspInit+0xf0>)
 800223a:	f001 f979 	bl	8003530 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800223e:	bf00      	nop
 8002240:	3728      	adds	r7, #40	@ 0x28
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	40012c00 	.word	0x40012c00
 800224c:	40023800 	.word	0x40023800
 8002250:	40020800 	.word	0x40020800
 8002254:	40020c00 	.word	0x40020c00

08002258 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b08a      	sub	sp, #40	@ 0x28
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
 800226a:	609a      	str	r2, [r3, #8]
 800226c:	60da      	str	r2, [r3, #12]
 800226e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a47      	ldr	r2, [pc, #284]	@ (8002394 <HAL_SPI_MspInit+0x13c>)
 8002276:	4293      	cmp	r3, r2
 8002278:	f040 8088 	bne.w	800238c <HAL_SPI_MspInit+0x134>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800227c:	2300      	movs	r3, #0
 800227e:	613b      	str	r3, [r7, #16]
 8002280:	4b45      	ldr	r3, [pc, #276]	@ (8002398 <HAL_SPI_MspInit+0x140>)
 8002282:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002284:	4a44      	ldr	r2, [pc, #272]	@ (8002398 <HAL_SPI_MspInit+0x140>)
 8002286:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800228a:	6453      	str	r3, [r2, #68]	@ 0x44
 800228c:	4b42      	ldr	r3, [pc, #264]	@ (8002398 <HAL_SPI_MspInit+0x140>)
 800228e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002290:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002294:	613b      	str	r3, [r7, #16]
 8002296:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002298:	2300      	movs	r3, #0
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	4b3e      	ldr	r3, [pc, #248]	@ (8002398 <HAL_SPI_MspInit+0x140>)
 800229e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a0:	4a3d      	ldr	r2, [pc, #244]	@ (8002398 <HAL_SPI_MspInit+0x140>)
 80022a2:	f043 0301 	orr.w	r3, r3, #1
 80022a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002398 <HAL_SPI_MspInit+0x140>)
 80022aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	60fb      	str	r3, [r7, #12]
 80022b2:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80022b4:	23e0      	movs	r3, #224	@ 0xe0
 80022b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022b8:	2302      	movs	r3, #2
 80022ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022bc:	2300      	movs	r3, #0
 80022be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c0:	2303      	movs	r3, #3
 80022c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80022c4:	2305      	movs	r3, #5
 80022c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022c8:	f107 0314 	add.w	r3, r7, #20
 80022cc:	4619      	mov	r1, r3
 80022ce:	4833      	ldr	r0, [pc, #204]	@ (800239c <HAL_SPI_MspInit+0x144>)
 80022d0:	f001 f92e 	bl	8003530 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80022d4:	4b32      	ldr	r3, [pc, #200]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 80022d6:	4a33      	ldr	r2, [pc, #204]	@ (80023a4 <HAL_SPI_MspInit+0x14c>)
 80022d8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80022da:	4b31      	ldr	r3, [pc, #196]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 80022dc:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80022e0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022e2:	4b2f      	ldr	r3, [pc, #188]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 80022e4:	2240      	movs	r2, #64	@ 0x40
 80022e6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022e8:	4b2d      	ldr	r3, [pc, #180]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022ee:	4b2c      	ldr	r3, [pc, #176]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 80022f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022f4:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022f6:	4b2a      	ldr	r3, [pc, #168]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022fc:	4b28      	ldr	r3, [pc, #160]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 80022fe:	2200      	movs	r2, #0
 8002300:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002302:	4b27      	ldr	r3, [pc, #156]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 8002304:	2200      	movs	r2, #0
 8002306:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002308:	4b25      	ldr	r3, [pc, #148]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 800230a:	2200      	movs	r2, #0
 800230c:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800230e:	4b24      	ldr	r3, [pc, #144]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 8002310:	2200      	movs	r2, #0
 8002312:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002314:	4822      	ldr	r0, [pc, #136]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 8002316:	f000 fd09 	bl	8002d2c <HAL_DMA_Init>
 800231a:	4603      	mov	r3, r0
 800231c:	2b00      	cmp	r3, #0
 800231e:	d001      	beq.n	8002324 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8002320:	f7ff fcb6 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4a1e      	ldr	r2, [pc, #120]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 8002328:	649a      	str	r2, [r3, #72]	@ 0x48
 800232a:	4a1d      	ldr	r2, [pc, #116]	@ (80023a0 <HAL_SPI_MspInit+0x148>)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8002330:	4b1d      	ldr	r3, [pc, #116]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002332:	4a1e      	ldr	r2, [pc, #120]	@ (80023ac <HAL_SPI_MspInit+0x154>)
 8002334:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002336:	4b1c      	ldr	r3, [pc, #112]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002338:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 800233c:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800233e:	4b1a      	ldr	r3, [pc, #104]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002340:	2200      	movs	r2, #0
 8002342:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002344:	4b18      	ldr	r3, [pc, #96]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002346:	2200      	movs	r2, #0
 8002348:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800234a:	4b17      	ldr	r3, [pc, #92]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 800234c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002350:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002352:	4b15      	ldr	r3, [pc, #84]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002354:	2200      	movs	r2, #0
 8002356:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002358:	4b13      	ldr	r3, [pc, #76]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 800235a:	2200      	movs	r2, #0
 800235c:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 800235e:	4b12      	ldr	r3, [pc, #72]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002360:	2200      	movs	r2, #0
 8002362:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002364:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002366:	2200      	movs	r2, #0
 8002368:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800236a:	4b0f      	ldr	r3, [pc, #60]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 800236c:	2200      	movs	r2, #0
 800236e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8002370:	480d      	ldr	r0, [pc, #52]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002372:	f000 fcdb 	bl	8002d2c <HAL_DMA_Init>
 8002376:	4603      	mov	r3, r0
 8002378:	2b00      	cmp	r3, #0
 800237a:	d001      	beq.n	8002380 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 800237c:	f7ff fc88 	bl	8001c90 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a09      	ldr	r2, [pc, #36]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002384:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002386:	4a08      	ldr	r2, [pc, #32]	@ (80023a8 <HAL_SPI_MspInit+0x150>)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800238c:	bf00      	nop
 800238e:	3728      	adds	r7, #40	@ 0x28
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40013000 	.word	0x40013000
 8002398:	40023800 	.word	0x40023800
 800239c:	40020000 	.word	0x40020000
 80023a0:	200001d8 	.word	0x200001d8
 80023a4:	40026458 	.word	0x40026458
 80023a8:	20000238 	.word	0x20000238
 80023ac:	40026410 	.word	0x40026410

080023b0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023c0:	d10d      	bne.n	80023de <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
 80023c6:	4b09      	ldr	r3, [pc, #36]	@ (80023ec <HAL_TIM_Base_MspInit+0x3c>)
 80023c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ca:	4a08      	ldr	r2, [pc, #32]	@ (80023ec <HAL_TIM_Base_MspInit+0x3c>)
 80023cc:	f043 0301 	orr.w	r3, r3, #1
 80023d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80023d2:	4b06      	ldr	r3, [pc, #24]	@ (80023ec <HAL_TIM_Base_MspInit+0x3c>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023de:	bf00      	nop
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
 80023ea:	bf00      	nop
 80023ec:	40023800 	.word	0x40023800

080023f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b08a      	sub	sp, #40	@ 0x28
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023f8:	f107 0314 	add.w	r3, r7, #20
 80023fc:	2200      	movs	r2, #0
 80023fe:	601a      	str	r2, [r3, #0]
 8002400:	605a      	str	r2, [r3, #4]
 8002402:	609a      	str	r2, [r3, #8]
 8002404:	60da      	str	r2, [r3, #12]
 8002406:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a1d      	ldr	r2, [pc, #116]	@ (8002484 <HAL_UART_MspInit+0x94>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d134      	bne.n	800247c <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
 8002416:	4b1c      	ldr	r3, [pc, #112]	@ (8002488 <HAL_UART_MspInit+0x98>)
 8002418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241a:	4a1b      	ldr	r2, [pc, #108]	@ (8002488 <HAL_UART_MspInit+0x98>)
 800241c:	f043 0310 	orr.w	r3, r3, #16
 8002420:	6453      	str	r3, [r2, #68]	@ 0x44
 8002422:	4b19      	ldr	r3, [pc, #100]	@ (8002488 <HAL_UART_MspInit+0x98>)
 8002424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002426:	f003 0310 	and.w	r3, r3, #16
 800242a:	613b      	str	r3, [r7, #16]
 800242c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800242e:	2300      	movs	r3, #0
 8002430:	60fb      	str	r3, [r7, #12]
 8002432:	4b15      	ldr	r3, [pc, #84]	@ (8002488 <HAL_UART_MspInit+0x98>)
 8002434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002436:	4a14      	ldr	r2, [pc, #80]	@ (8002488 <HAL_UART_MspInit+0x98>)
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	6313      	str	r3, [r2, #48]	@ 0x30
 800243e:	4b12      	ldr	r3, [pc, #72]	@ (8002488 <HAL_UART_MspInit+0x98>)
 8002440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800244a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800244e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002450:	2302      	movs	r3, #2
 8002452:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002454:	2300      	movs	r3, #0
 8002456:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002458:	2303      	movs	r3, #3
 800245a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800245c:	2307      	movs	r3, #7
 800245e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	4619      	mov	r1, r3
 8002466:	4809      	ldr	r0, [pc, #36]	@ (800248c <HAL_UART_MspInit+0x9c>)
 8002468:	f001 f862 	bl	8003530 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800246c:	2200      	movs	r2, #0
 800246e:	2100      	movs	r1, #0
 8002470:	2025      	movs	r0, #37	@ 0x25
 8002472:	f000 fa48 	bl	8002906 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002476:	2025      	movs	r0, #37	@ 0x25
 8002478:	f000 fa61 	bl	800293e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800247c:	bf00      	nop
 800247e:	3728      	adds	r7, #40	@ 0x28
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}
 8002484:	40011000 	.word	0x40011000
 8002488:	40023800 	.word	0x40023800
 800248c:	40020000 	.word	0x40020000

08002490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002494:	bf00      	nop
 8002496:	e7fd      	b.n	8002494 <NMI_Handler+0x4>

08002498 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800249c:	bf00      	nop
 800249e:	e7fd      	b.n	800249c <HardFault_Handler+0x4>

080024a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024a0:	b480      	push	{r7}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024a4:	bf00      	nop
 80024a6:	e7fd      	b.n	80024a4 <MemManage_Handler+0x4>

080024a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ac:	bf00      	nop
 80024ae:	e7fd      	b.n	80024ac <BusFault_Handler+0x4>

080024b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024b4:	bf00      	nop
 80024b6:	e7fd      	b.n	80024b4 <UsageFault_Handler+0x4>

080024b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024d8:	bf00      	nop
 80024da:	46bd      	mov	sp, r7
 80024dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e0:	4770      	bx	lr

080024e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024e6:	f000 f8ef 	bl	80026c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
	...

080024f0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80024f4:	4802      	ldr	r0, [pc, #8]	@ (8002500 <DMA1_Stream5_IRQHandler+0x10>)
 80024f6:	f000 fdb1 	bl	800305c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80024fa:	bf00      	nop
 80024fc:	bd80      	pop	{r7, pc}
 80024fe:	bf00      	nop
 8002500:	2000009c 	.word	0x2000009c

08002504 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002508:	4802      	ldr	r0, [pc, #8]	@ (8002514 <USART1_IRQHandler+0x10>)
 800250a:	f004 fb39 	bl	8006b80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800250e:	bf00      	nop
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	200002e0 	.word	0x200002e0

08002518 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800251c:	4802      	ldr	r0, [pc, #8]	@ (8002528 <DMA2_Stream0_IRQHandler+0x10>)
 800251e:	f000 fd9d 	bl	800305c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002522:	bf00      	nop
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	20000238 	.word	0x20000238

0800252c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002530:	4802      	ldr	r0, [pc, #8]	@ (800253c <DMA2_Stream3_IRQHandler+0x10>)
 8002532:	f000 fd93 	bl	800305c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002536:	bf00      	nop
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	200001d8 	.word	0x200001d8

08002540 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b086      	sub	sp, #24
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002548:	4a14      	ldr	r2, [pc, #80]	@ (800259c <_sbrk+0x5c>)
 800254a:	4b15      	ldr	r3, [pc, #84]	@ (80025a0 <_sbrk+0x60>)
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002554:	4b13      	ldr	r3, [pc, #76]	@ (80025a4 <_sbrk+0x64>)
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d102      	bne.n	8002562 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800255c:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <_sbrk+0x64>)
 800255e:	4a12      	ldr	r2, [pc, #72]	@ (80025a8 <_sbrk+0x68>)
 8002560:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002562:	4b10      	ldr	r3, [pc, #64]	@ (80025a4 <_sbrk+0x64>)
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4413      	add	r3, r2
 800256a:	693a      	ldr	r2, [r7, #16]
 800256c:	429a      	cmp	r2, r3
 800256e:	d207      	bcs.n	8002580 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002570:	f008 fd18 	bl	800afa4 <__errno>
 8002574:	4603      	mov	r3, r0
 8002576:	220c      	movs	r2, #12
 8002578:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295
 800257e:	e009      	b.n	8002594 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002580:	4b08      	ldr	r3, [pc, #32]	@ (80025a4 <_sbrk+0x64>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002586:	4b07      	ldr	r3, [pc, #28]	@ (80025a4 <_sbrk+0x64>)
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4413      	add	r3, r2
 800258e:	4a05      	ldr	r2, [pc, #20]	@ (80025a4 <_sbrk+0x64>)
 8002590:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002592:	68fb      	ldr	r3, [r7, #12]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3718      	adds	r7, #24
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20020000 	.word	0x20020000
 80025a0:	00000400 	.word	0x00000400
 80025a4:	20000568 	.word	0x20000568
 80025a8:	200006f8 	.word	0x200006f8

080025ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025ac:	b480      	push	{r7}
 80025ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025b0:	4b06      	ldr	r3, [pc, #24]	@ (80025cc <SystemInit+0x20>)
 80025b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025b6:	4a05      	ldr	r2, [pc, #20]	@ (80025cc <SystemInit+0x20>)
 80025b8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025bc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025c0:	bf00      	nop
 80025c2:	46bd      	mov	sp, r7
 80025c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80025d0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002608 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80025d4:	f7ff ffea 	bl	80025ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80025d8:	480c      	ldr	r0, [pc, #48]	@ (800260c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025da:	490d      	ldr	r1, [pc, #52]	@ (8002610 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002614 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025e0:	e002      	b.n	80025e8 <LoopCopyDataInit>

080025e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e6:	3304      	adds	r3, #4

080025e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025ec:	d3f9      	bcc.n	80025e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002618 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025f0:	4c0a      	ldr	r4, [pc, #40]	@ (800261c <LoopFillZerobss+0x22>)
  movs r3, #0
 80025f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f4:	e001      	b.n	80025fa <LoopFillZerobss>

080025f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f8:	3204      	adds	r2, #4

080025fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025fc:	d3fb      	bcc.n	80025f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025fe:	f008 fcd7 	bl	800afb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002602:	f7fe fe9b 	bl	800133c <main>
  bx  lr    
 8002606:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002608:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800260c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002610:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002614:	0800bf80 	.word	0x0800bf80
  ldr r2, =_sbss
 8002618:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 800261c:	200006f4 	.word	0x200006f4

08002620 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002620:	e7fe      	b.n	8002620 <ADC_IRQHandler>
	...

08002624 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002628:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <HAL_Init+0x40>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a0d      	ldr	r2, [pc, #52]	@ (8002664 <HAL_Init+0x40>)
 800262e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002632:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002634:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <HAL_Init+0x40>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a0a      	ldr	r2, [pc, #40]	@ (8002664 <HAL_Init+0x40>)
 800263a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800263e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002640:	4b08      	ldr	r3, [pc, #32]	@ (8002664 <HAL_Init+0x40>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4a07      	ldr	r2, [pc, #28]	@ (8002664 <HAL_Init+0x40>)
 8002646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800264a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800264c:	2003      	movs	r0, #3
 800264e:	f000 f94f 	bl	80028f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002652:	200f      	movs	r0, #15
 8002654:	f000 f808 	bl	8002668 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002658:	f7ff fce2 	bl	8002020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40023c00 	.word	0x40023c00

08002668 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002670:	4b12      	ldr	r3, [pc, #72]	@ (80026bc <HAL_InitTick+0x54>)
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	4b12      	ldr	r3, [pc, #72]	@ (80026c0 <HAL_InitTick+0x58>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	4619      	mov	r1, r3
 800267a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800267e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002682:	fbb2 f3f3 	udiv	r3, r2, r3
 8002686:	4618      	mov	r0, r3
 8002688:	f000 f967 	bl	800295a <HAL_SYSTICK_Config>
 800268c:	4603      	mov	r3, r0
 800268e:	2b00      	cmp	r3, #0
 8002690:	d001      	beq.n	8002696 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e00e      	b.n	80026b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2b0f      	cmp	r3, #15
 800269a:	d80a      	bhi.n	80026b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800269c:	2200      	movs	r2, #0
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	f04f 30ff 	mov.w	r0, #4294967295
 80026a4:	f000 f92f 	bl	8002906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026a8:	4a06      	ldr	r2, [pc, #24]	@ (80026c4 <HAL_InitTick+0x5c>)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e000      	b.n	80026b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3708      	adds	r7, #8
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	2000000c 	.word	0x2000000c
 80026c0:	20000014 	.word	0x20000014
 80026c4:	20000010 	.word	0x20000010

080026c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026c8:	b480      	push	{r7}
 80026ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026cc:	4b06      	ldr	r3, [pc, #24]	@ (80026e8 <HAL_IncTick+0x20>)
 80026ce:	781b      	ldrb	r3, [r3, #0]
 80026d0:	461a      	mov	r2, r3
 80026d2:	4b06      	ldr	r3, [pc, #24]	@ (80026ec <HAL_IncTick+0x24>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4413      	add	r3, r2
 80026d8:	4a04      	ldr	r2, [pc, #16]	@ (80026ec <HAL_IncTick+0x24>)
 80026da:	6013      	str	r3, [r2, #0]
}
 80026dc:	bf00      	nop
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	20000014 	.word	0x20000014
 80026ec:	2000056c 	.word	0x2000056c

080026f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  return uwTick;
 80026f4:	4b03      	ldr	r3, [pc, #12]	@ (8002704 <HAL_GetTick+0x14>)
 80026f6:	681b      	ldr	r3, [r3, #0]
}
 80026f8:	4618      	mov	r0, r3
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
 8002702:	bf00      	nop
 8002704:	2000056c 	.word	0x2000056c

08002708 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b084      	sub	sp, #16
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002710:	f7ff ffee 	bl	80026f0 <HAL_GetTick>
 8002714:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002720:	d005      	beq.n	800272e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002722:	4b0a      	ldr	r3, [pc, #40]	@ (800274c <HAL_Delay+0x44>)
 8002724:	781b      	ldrb	r3, [r3, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	4413      	add	r3, r2
 800272c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800272e:	bf00      	nop
 8002730:	f7ff ffde 	bl	80026f0 <HAL_GetTick>
 8002734:	4602      	mov	r2, r0
 8002736:	68bb      	ldr	r3, [r7, #8]
 8002738:	1ad3      	subs	r3, r2, r3
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	429a      	cmp	r2, r3
 800273e:	d8f7      	bhi.n	8002730 <HAL_Delay+0x28>
  {
  }
}
 8002740:	bf00      	nop
 8002742:	bf00      	nop
 8002744:	3710      	adds	r7, #16
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	20000014 	.word	0x20000014

08002750 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002750:	b480      	push	{r7}
 8002752:	b085      	sub	sp, #20
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f003 0307 	and.w	r3, r3, #7
 800275e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002760:	4b0c      	ldr	r3, [pc, #48]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002766:	68ba      	ldr	r2, [r7, #8]
 8002768:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800276c:	4013      	ands	r3, r2
 800276e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002778:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800277c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002780:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002782:	4a04      	ldr	r2, [pc, #16]	@ (8002794 <__NVIC_SetPriorityGrouping+0x44>)
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60d3      	str	r3, [r2, #12]
}
 8002788:	bf00      	nop
 800278a:	3714      	adds	r7, #20
 800278c:	46bd      	mov	sp, r7
 800278e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002792:	4770      	bx	lr
 8002794:	e000ed00 	.word	0xe000ed00

08002798 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800279c:	4b04      	ldr	r3, [pc, #16]	@ (80027b0 <__NVIC_GetPriorityGrouping+0x18>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	0a1b      	lsrs	r3, r3, #8
 80027a2:	f003 0307 	and.w	r3, r3, #7
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	46bd      	mov	sp, r7
 80027aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	db0b      	blt.n	80027de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027c6:	79fb      	ldrb	r3, [r7, #7]
 80027c8:	f003 021f 	and.w	r2, r3, #31
 80027cc:	4907      	ldr	r1, [pc, #28]	@ (80027ec <__NVIC_EnableIRQ+0x38>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	095b      	lsrs	r3, r3, #5
 80027d4:	2001      	movs	r0, #1
 80027d6:	fa00 f202 	lsl.w	r2, r0, r2
 80027da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027de:	bf00      	nop
 80027e0:	370c      	adds	r7, #12
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
 80027ea:	bf00      	nop
 80027ec:	e000e100 	.word	0xe000e100

080027f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b083      	sub	sp, #12
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	4603      	mov	r3, r0
 80027f8:	6039      	str	r1, [r7, #0]
 80027fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	2b00      	cmp	r3, #0
 8002802:	db0a      	blt.n	800281a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	b2da      	uxtb	r2, r3
 8002808:	490c      	ldr	r1, [pc, #48]	@ (800283c <__NVIC_SetPriority+0x4c>)
 800280a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800280e:	0112      	lsls	r2, r2, #4
 8002810:	b2d2      	uxtb	r2, r2
 8002812:	440b      	add	r3, r1
 8002814:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002818:	e00a      	b.n	8002830 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	b2da      	uxtb	r2, r3
 800281e:	4908      	ldr	r1, [pc, #32]	@ (8002840 <__NVIC_SetPriority+0x50>)
 8002820:	79fb      	ldrb	r3, [r7, #7]
 8002822:	f003 030f 	and.w	r3, r3, #15
 8002826:	3b04      	subs	r3, #4
 8002828:	0112      	lsls	r2, r2, #4
 800282a:	b2d2      	uxtb	r2, r2
 800282c:	440b      	add	r3, r1
 800282e:	761a      	strb	r2, [r3, #24]
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr
 800283c:	e000e100 	.word	0xe000e100
 8002840:	e000ed00 	.word	0xe000ed00

08002844 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002844:	b480      	push	{r7}
 8002846:	b089      	sub	sp, #36	@ 0x24
 8002848:	af00      	add	r7, sp, #0
 800284a:	60f8      	str	r0, [r7, #12]
 800284c:	60b9      	str	r1, [r7, #8]
 800284e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002858:	69fb      	ldr	r3, [r7, #28]
 800285a:	f1c3 0307 	rsb	r3, r3, #7
 800285e:	2b04      	cmp	r3, #4
 8002860:	bf28      	it	cs
 8002862:	2304      	movcs	r3, #4
 8002864:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3304      	adds	r3, #4
 800286a:	2b06      	cmp	r3, #6
 800286c:	d902      	bls.n	8002874 <NVIC_EncodePriority+0x30>
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	3b03      	subs	r3, #3
 8002872:	e000      	b.n	8002876 <NVIC_EncodePriority+0x32>
 8002874:	2300      	movs	r3, #0
 8002876:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002878:	f04f 32ff 	mov.w	r2, #4294967295
 800287c:	69bb      	ldr	r3, [r7, #24]
 800287e:	fa02 f303 	lsl.w	r3, r2, r3
 8002882:	43da      	mvns	r2, r3
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	401a      	ands	r2, r3
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800288c:	f04f 31ff 	mov.w	r1, #4294967295
 8002890:	697b      	ldr	r3, [r7, #20]
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	43d9      	mvns	r1, r3
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800289c:	4313      	orrs	r3, r2
         );
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3724      	adds	r7, #36	@ 0x24
 80028a2:	46bd      	mov	sp, r7
 80028a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a8:	4770      	bx	lr
	...

080028ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028ac:	b580      	push	{r7, lr}
 80028ae:	b082      	sub	sp, #8
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	3b01      	subs	r3, #1
 80028b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028bc:	d301      	bcc.n	80028c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028be:	2301      	movs	r3, #1
 80028c0:	e00f      	b.n	80028e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028c2:	4a0a      	ldr	r2, [pc, #40]	@ (80028ec <SysTick_Config+0x40>)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	3b01      	subs	r3, #1
 80028c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028ca:	210f      	movs	r1, #15
 80028cc:	f04f 30ff 	mov.w	r0, #4294967295
 80028d0:	f7ff ff8e 	bl	80027f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028d4:	4b05      	ldr	r3, [pc, #20]	@ (80028ec <SysTick_Config+0x40>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028da:	4b04      	ldr	r3, [pc, #16]	@ (80028ec <SysTick_Config+0x40>)
 80028dc:	2207      	movs	r2, #7
 80028de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028e0:	2300      	movs	r3, #0
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	3708      	adds	r7, #8
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	e000e010 	.word	0xe000e010

080028f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f8:	6878      	ldr	r0, [r7, #4]
 80028fa:	f7ff ff29 	bl	8002750 <__NVIC_SetPriorityGrouping>
}
 80028fe:	bf00      	nop
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	4603      	mov	r3, r0
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
 8002912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002914:	2300      	movs	r3, #0
 8002916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002918:	f7ff ff3e 	bl	8002798 <__NVIC_GetPriorityGrouping>
 800291c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800291e:	687a      	ldr	r2, [r7, #4]
 8002920:	68b9      	ldr	r1, [r7, #8]
 8002922:	6978      	ldr	r0, [r7, #20]
 8002924:	f7ff ff8e 	bl	8002844 <NVIC_EncodePriority>
 8002928:	4602      	mov	r2, r0
 800292a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff5d 	bl	80027f0 <__NVIC_SetPriority>
}
 8002936:	bf00      	nop
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800293e:	b580      	push	{r7, lr}
 8002940:	b082      	sub	sp, #8
 8002942:	af00      	add	r7, sp, #0
 8002944:	4603      	mov	r3, r0
 8002946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800294c:	4618      	mov	r0, r3
 800294e:	f7ff ff31 	bl	80027b4 <__NVIC_EnableIRQ>
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f7ff ffa2 	bl	80028ac <SysTick_Config>
 8002968:	4603      	mov	r3, r0
}
 800296a:	4618      	mov	r0, r3
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	b082      	sub	sp, #8
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e014      	b.n	80029ae <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	791b      	ldrb	r3, [r3, #4]
 8002988:	b2db      	uxtb	r3, r3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d105      	bne.n	800299a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002994:	6878      	ldr	r0, [r7, #4]
 8002996:	f7ff fb6b 	bl	8002070 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2202      	movs	r2, #2
 800299e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2200      	movs	r2, #0
 80029a4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
	...

080029b8 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b086      	sub	sp, #24
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
 80029c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80029c6:	2301      	movs	r3, #1
 80029c8:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d101      	bne.n	80029d4 <HAL_DAC_Start_DMA+0x1c>
  {
    return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e0a2      	b.n	8002b1a <HAL_DAC_Start_DMA+0x162>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	795b      	ldrb	r3, [r3, #5]
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_DAC_Start_DMA+0x28>
 80029dc:	2302      	movs	r3, #2
 80029de:	e09c      	b.n	8002b1a <HAL_DAC_Start_DMA+0x162>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2201      	movs	r2, #1
 80029e4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2202      	movs	r2, #2
 80029ea:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d129      	bne.n	8002a46 <HAL_DAC_Start_DMA+0x8e>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	4a4b      	ldr	r2, [pc, #300]	@ (8002b24 <HAL_DAC_Start_DMA+0x16c>)
 80029f8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	4a4a      	ldr	r2, [pc, #296]	@ (8002b28 <HAL_DAC_Start_DMA+0x170>)
 8002a00:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	4a49      	ldr	r2, [pc, #292]	@ (8002b2c <HAL_DAC_Start_DMA+0x174>)
 8002a08:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002a18:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8002a1a:	6a3b      	ldr	r3, [r7, #32]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_DAC_Start_DMA+0x70>
 8002a20:	6a3b      	ldr	r3, [r7, #32]
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d005      	beq.n	8002a32 <HAL_DAC_Start_DMA+0x7a>
 8002a26:	e009      	b.n	8002a3c <HAL_DAC_Start_DMA+0x84>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	3308      	adds	r3, #8
 8002a2e:	613b      	str	r3, [r7, #16]
        break;
 8002a30:	e033      	b.n	8002a9a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	330c      	adds	r3, #12
 8002a38:	613b      	str	r3, [r7, #16]
        break;
 8002a3a:	e02e      	b.n	8002a9a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	3310      	adds	r3, #16
 8002a42:	613b      	str	r3, [r7, #16]
        break;
 8002a44:	e029      	b.n	8002a9a <HAL_DAC_Start_DMA+0xe2>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	4a39      	ldr	r2, [pc, #228]	@ (8002b30 <HAL_DAC_Start_DMA+0x178>)
 8002a4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	68db      	ldr	r3, [r3, #12]
 8002a52:	4a38      	ldr	r2, [pc, #224]	@ (8002b34 <HAL_DAC_Start_DMA+0x17c>)
 8002a54:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	68db      	ldr	r3, [r3, #12]
 8002a5a:	4a37      	ldr	r2, [pc, #220]	@ (8002b38 <HAL_DAC_Start_DMA+0x180>)
 8002a5c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	681a      	ldr	r2, [r3, #0]
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002a6c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8002a6e:	6a3b      	ldr	r3, [r7, #32]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_DAC_Start_DMA+0xc4>
 8002a74:	6a3b      	ldr	r3, [r7, #32]
 8002a76:	2b04      	cmp	r3, #4
 8002a78:	d005      	beq.n	8002a86 <HAL_DAC_Start_DMA+0xce>
 8002a7a:	e009      	b.n	8002a90 <HAL_DAC_Start_DMA+0xd8>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	3314      	adds	r3, #20
 8002a82:	613b      	str	r3, [r7, #16]
        break;
 8002a84:	e009      	b.n	8002a9a <HAL_DAC_Start_DMA+0xe2>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	3318      	adds	r3, #24
 8002a8c:	613b      	str	r3, [r7, #16]
        break;
 8002a8e:	e004      	b.n	8002a9a <HAL_DAC_Start_DMA+0xe2>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	331c      	adds	r3, #28
 8002a96:	613b      	str	r3, [r7, #16]
        break;
 8002a98:	bf00      	nop
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
  if (Channel == DAC_CHANNEL_1)
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d111      	bne.n	8002ac4 <HAL_DAC_Start_DMA+0x10c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002aae:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	6898      	ldr	r0, [r3, #8]
 8002ab4:	6879      	ldr	r1, [r7, #4]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	f000 f9e5 	bl	8002e88 <HAL_DMA_Start_IT>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	75fb      	strb	r3, [r7, #23]
 8002ac2:	e010      	b.n	8002ae6 <HAL_DAC_Start_DMA+0x12e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8002ad2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	68d8      	ldr	r0, [r3, #12]
 8002ad8:	6879      	ldr	r1, [r7, #4]
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	693a      	ldr	r2, [r7, #16]
 8002ade:	f000 f9d3 	bl	8002e88 <HAL_DMA_Start_IT>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	75fb      	strb	r3, [r7, #23]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8002aec:	7dfb      	ldrb	r3, [r7, #23]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d10c      	bne.n	8002b0c <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6819      	ldr	r1, [r3, #0]
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2201      	movs	r2, #1
 8002b00:	409a      	lsls	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	430a      	orrs	r2, r1
 8002b08:	601a      	str	r2, [r3, #0]
 8002b0a:	e005      	b.n	8002b18 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	f043 0204 	orr.w	r2, r3, #4
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	08002c17 	.word	0x08002c17
 8002b28:	08002c39 	.word	0x08002c39
 8002b2c:	08002c55 	.word	0x08002c55
 8002b30:	08002cbf 	.word	0x08002cbf
 8002b34:	08002ce1 	.word	0x08002ce1
 8002b38:	08002cfd 	.word	0x08002cfd

08002b3c <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr

08002b50 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b62:	4770      	bx	lr

08002b64 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b089      	sub	sp, #36	@ 0x24
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	60f8      	str	r0, [r7, #12]
 8002b6c:	60b9      	str	r1, [r7, #8]
 8002b6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b70:	2300      	movs	r3, #0
 8002b72:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <HAL_DAC_ConfigChannel+0x1c>
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d101      	bne.n	8002b84 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	e042      	b.n	8002c0a <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	795b      	ldrb	r3, [r3, #5]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d101      	bne.n	8002b90 <HAL_DAC_ConfigChannel+0x2c>
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	e03c      	b.n	8002c0a <HAL_DAC_ConfigChannel+0xa6>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2201      	movs	r2, #1
 8002b94:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2202      	movs	r2, #2
 8002b9a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	f003 0310 	and.w	r3, r3, #16
 8002baa:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002bae:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002bb2:	43db      	mvns	r3, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002bba:	68bb      	ldr	r3, [r7, #8]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	68bb      	ldr	r3, [r7, #8]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f003 0310 	and.w	r3, r3, #16
 8002bcc:	697a      	ldr	r2, [r7, #20]
 8002bce:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd2:	69ba      	ldr	r2, [r7, #24]
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	6819      	ldr	r1, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f003 0310 	and.w	r3, r3, #16
 8002bec:	22c0      	movs	r2, #192	@ 0xc0
 8002bee:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf2:	43da      	mvns	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	400a      	ands	r2, r1
 8002bfa:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002c08:	7ffb      	ldrb	r3, [r7, #31]
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3724      	adds	r7, #36	@ 0x24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b084      	sub	sp, #16
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c22:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f7ff ff89 	bl	8002b3c <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2201      	movs	r2, #1
 8002c2e:	711a      	strb	r2, [r3, #4]
}
 8002c30:	bf00      	nop
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c44:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f7fe fb68 	bl	800131c <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002c4c:	bf00      	nop
 8002c4e:	3710      	adds	r7, #16
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c60:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	691b      	ldr	r3, [r3, #16]
 8002c66:	f043 0204 	orr.w	r2, r3, #4
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002c6e:	68f8      	ldr	r0, [r7, #12]
 8002c70:	f7ff ff6e 	bl	8002b50 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2201      	movs	r2, #1
 8002c78:	711a      	strb	r2, [r3, #4]
}
 8002c7a:	bf00      	nop
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002cb2:	bf00      	nop
 8002cb4:	370c      	adds	r7, #12
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr

08002cbe <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002cbe:	b580      	push	{r7, lr}
 8002cc0:	b084      	sub	sp, #16
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cca:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002ccc:	68f8      	ldr	r0, [r7, #12]
 8002cce:	f7ff ffd8 	bl	8002c82 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	711a      	strb	r2, [r3, #4]
}
 8002cd8:	bf00      	nop
 8002cda:	3710      	adds	r7, #16
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b084      	sub	sp, #16
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cec:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f7ff ffd1 	bl	8002c96 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002cf4:	bf00      	nop
 8002cf6:	3710      	adds	r7, #16
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d08:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	691b      	ldr	r3, [r3, #16]
 8002d0e:	f043 0204 	orr.w	r2, r3, #4
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002d16:	68f8      	ldr	r0, [r7, #12]
 8002d18:	f7ff ffc7 	bl	8002caa <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	711a      	strb	r2, [r3, #4]
}
 8002d22:	bf00      	nop
 8002d24:	3710      	adds	r7, #16
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
	...

08002d2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002d34:	2300      	movs	r3, #0
 8002d36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002d38:	f7ff fcda 	bl	80026f0 <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d101      	bne.n	8002d48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e099      	b.n	8002e7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f022 0201 	bic.w	r2, r2, #1
 8002d66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d68:	e00f      	b.n	8002d8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d6a:	f7ff fcc1 	bl	80026f0 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b05      	cmp	r3, #5
 8002d76:	d908      	bls.n	8002d8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2203      	movs	r2, #3
 8002d82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e078      	b.n	8002e7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f003 0301 	and.w	r3, r3, #1
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1e8      	bne.n	8002d6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002da0:	697a      	ldr	r2, [r7, #20]
 8002da2:	4b38      	ldr	r3, [pc, #224]	@ (8002e84 <HAL_DMA_Init+0x158>)
 8002da4:	4013      	ands	r3, r2
 8002da6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	685a      	ldr	r2, [r3, #4]
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002db6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	691b      	ldr	r3, [r3, #16]
 8002dbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002dc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	699b      	ldr	r3, [r3, #24]
 8002dc8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002dce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002dd6:	697a      	ldr	r2, [r7, #20]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de0:	2b04      	cmp	r3, #4
 8002de2:	d107      	bne.n	8002df4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dec:	4313      	orrs	r3, r2
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	4313      	orrs	r3, r2
 8002df2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	697a      	ldr	r2, [r7, #20]
 8002dfa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	695b      	ldr	r3, [r3, #20]
 8002e02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	f023 0307 	bic.w	r3, r3, #7
 8002e0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1a:	2b04      	cmp	r3, #4
 8002e1c:	d117      	bne.n	8002e4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e22:	697a      	ldr	r2, [r7, #20]
 8002e24:	4313      	orrs	r3, r2
 8002e26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d00e      	beq.n	8002e4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002e30:	6878      	ldr	r0, [r7, #4]
 8002e32:	f000 fb01 	bl	8003438 <DMA_CheckFifoParam>
 8002e36:	4603      	mov	r3, r0
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d008      	beq.n	8002e4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2240      	movs	r2, #64	@ 0x40
 8002e40:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2201      	movs	r2, #1
 8002e46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e016      	b.n	8002e7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	697a      	ldr	r2, [r7, #20]
 8002e54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e56:	6878      	ldr	r0, [r7, #4]
 8002e58:	f000 fab8 	bl	80033cc <DMA_CalcBaseAndBitshift>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e64:	223f      	movs	r2, #63	@ 0x3f
 8002e66:	409a      	lsls	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2200      	movs	r2, #0
 8002e70:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	2201      	movs	r2, #1
 8002e76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002e7a:	2300      	movs	r3, #0
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	f010803f 	.word	0xf010803f

08002e88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b086      	sub	sp, #24
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	60f8      	str	r0, [r7, #12]
 8002e90:	60b9      	str	r1, [r7, #8]
 8002e92:	607a      	str	r2, [r7, #4]
 8002e94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_DMA_Start_IT+0x26>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e040      	b.n	8002f30 <HAL_DMA_Start_IT+0xa8>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d12f      	bne.n	8002f22 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2202      	movs	r2, #2
 8002ec6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	687a      	ldr	r2, [r7, #4]
 8002ed4:	68b9      	ldr	r1, [r7, #8]
 8002ed6:	68f8      	ldr	r0, [r7, #12]
 8002ed8:	f000 fa4a 	bl	8003370 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee0:	223f      	movs	r2, #63	@ 0x3f
 8002ee2:	409a      	lsls	r2, r3
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f042 0216 	orr.w	r2, r2, #22
 8002ef6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d007      	beq.n	8002f10 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0208 	orr.w	r2, r2, #8
 8002f0e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f042 0201 	orr.w	r2, r2, #1
 8002f1e:	601a      	str	r2, [r3, #0]
 8002f20:	e005      	b.n	8002f2e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002f2e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	3718      	adds	r7, #24
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}

08002f38 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f44:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f46:	f7ff fbd3 	bl	80026f0 <HAL_GetTick>
 8002f4a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f52:	b2db      	uxtb	r3, r3
 8002f54:	2b02      	cmp	r3, #2
 8002f56:	d008      	beq.n	8002f6a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2280      	movs	r2, #128	@ 0x80
 8002f5c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e052      	b.n	8003010 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	681a      	ldr	r2, [r3, #0]
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f022 0216 	bic.w	r2, r2, #22
 8002f78:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	695a      	ldr	r2, [r3, #20]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f88:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d103      	bne.n	8002f9a <HAL_DMA_Abort+0x62>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d007      	beq.n	8002faa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f022 0208 	bic.w	r2, r2, #8
 8002fa8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f022 0201 	bic.w	r2, r2, #1
 8002fb8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fba:	e013      	b.n	8002fe4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fbc:	f7ff fb98 	bl	80026f0 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b05      	cmp	r3, #5
 8002fc8:	d90c      	bls.n	8002fe4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2220      	movs	r2, #32
 8002fce:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2203      	movs	r2, #3
 8002fd4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e015      	b.n	8003010 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d1e4      	bne.n	8002fbc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff6:	223f      	movs	r2, #63	@ 0x3f
 8002ff8:	409a      	lsls	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2200      	movs	r2, #0
 800300a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800300e:	2300      	movs	r3, #0
}
 8003010:	4618      	mov	r0, r3
 8003012:	3710      	adds	r7, #16
 8003014:	46bd      	mov	sp, r7
 8003016:	bd80      	pop	{r7, pc}

08003018 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b02      	cmp	r3, #2
 800302a:	d004      	beq.n	8003036 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2280      	movs	r2, #128	@ 0x80
 8003030:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e00c      	b.n	8003050 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2205      	movs	r2, #5
 800303a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f022 0201 	bic.w	r2, r2, #1
 800304c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr

0800305c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b086      	sub	sp, #24
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003068:	4b8e      	ldr	r3, [pc, #568]	@ (80032a4 <HAL_DMA_IRQHandler+0x248>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a8e      	ldr	r2, [pc, #568]	@ (80032a8 <HAL_DMA_IRQHandler+0x24c>)
 800306e:	fba2 2303 	umull	r2, r3, r2, r3
 8003072:	0a9b      	lsrs	r3, r3, #10
 8003074:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800307a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003086:	2208      	movs	r2, #8
 8003088:	409a      	lsls	r2, r3
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	4013      	ands	r3, r2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d01a      	beq.n	80030c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d013      	beq.n	80030c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0204 	bic.w	r2, r2, #4
 80030ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b4:	2208      	movs	r2, #8
 80030b6:	409a      	lsls	r2, r3
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c0:	f043 0201 	orr.w	r2, r3, #1
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030cc:	2201      	movs	r2, #1
 80030ce:	409a      	lsls	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	4013      	ands	r3, r2
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d012      	beq.n	80030fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	695b      	ldr	r3, [r3, #20]
 80030de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ea:	2201      	movs	r2, #1
 80030ec:	409a      	lsls	r2, r3
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030f6:	f043 0202 	orr.w	r2, r3, #2
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003102:	2204      	movs	r2, #4
 8003104:	409a      	lsls	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d012      	beq.n	8003134 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00b      	beq.n	8003134 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003120:	2204      	movs	r2, #4
 8003122:	409a      	lsls	r2, r3
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800312c:	f043 0204 	orr.w	r2, r3, #4
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003138:	2210      	movs	r2, #16
 800313a:	409a      	lsls	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d043      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0308 	and.w	r3, r3, #8
 800314e:	2b00      	cmp	r3, #0
 8003150:	d03c      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003156:	2210      	movs	r2, #16
 8003158:	409a      	lsls	r2, r3
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d018      	beq.n	800319e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d108      	bne.n	800318c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800317e:	2b00      	cmp	r3, #0
 8003180:	d024      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003186:	6878      	ldr	r0, [r7, #4]
 8003188:	4798      	blx	r3
 800318a:	e01f      	b.n	80031cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01b      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	4798      	blx	r3
 800319c:	e016      	b.n	80031cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d107      	bne.n	80031bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f022 0208 	bic.w	r2, r2, #8
 80031ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c8:	6878      	ldr	r0, [r7, #4]
 80031ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d0:	2220      	movs	r2, #32
 80031d2:	409a      	lsls	r2, r3
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	f000 808f 	beq.w	80032fc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0310 	and.w	r3, r3, #16
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	f000 8087 	beq.w	80032fc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f2:	2220      	movs	r2, #32
 80031f4:	409a      	lsls	r2, r3
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003200:	b2db      	uxtb	r3, r3
 8003202:	2b05      	cmp	r3, #5
 8003204:	d136      	bne.n	8003274 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	681a      	ldr	r2, [r3, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f022 0216 	bic.w	r2, r2, #22
 8003214:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	695a      	ldr	r2, [r3, #20]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003224:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800322a:	2b00      	cmp	r3, #0
 800322c:	d103      	bne.n	8003236 <HAL_DMA_IRQHandler+0x1da>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003232:	2b00      	cmp	r3, #0
 8003234:	d007      	beq.n	8003246 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f022 0208 	bic.w	r2, r2, #8
 8003244:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800324a:	223f      	movs	r2, #63	@ 0x3f
 800324c:	409a      	lsls	r2, r3
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003266:	2b00      	cmp	r3, #0
 8003268:	d07e      	beq.n	8003368 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	4798      	blx	r3
        }
        return;
 8003272:	e079      	b.n	8003368 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d01d      	beq.n	80032be <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800328c:	2b00      	cmp	r3, #0
 800328e:	d10d      	bne.n	80032ac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003294:	2b00      	cmp	r3, #0
 8003296:	d031      	beq.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	4798      	blx	r3
 80032a0:	e02c      	b.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
 80032a2:	bf00      	nop
 80032a4:	2000000c 	.word	0x2000000c
 80032a8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d023      	beq.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	4798      	blx	r3
 80032bc:	e01e      	b.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d10f      	bne.n	80032ec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f022 0210 	bic.w	r2, r2, #16
 80032da:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2200      	movs	r2, #0
 80032e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003300:	2b00      	cmp	r3, #0
 8003302:	d032      	beq.n	800336a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d022      	beq.n	8003356 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2205      	movs	r2, #5
 8003314:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681a      	ldr	r2, [r3, #0]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f022 0201 	bic.w	r2, r2, #1
 8003326:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	3301      	adds	r3, #1
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	697a      	ldr	r2, [r7, #20]
 8003330:	429a      	cmp	r2, r3
 8003332:	d307      	bcc.n	8003344 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d1f2      	bne.n	8003328 <HAL_DMA_IRQHandler+0x2cc>
 8003342:	e000      	b.n	8003346 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003344:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2200      	movs	r2, #0
 8003352:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800335a:	2b00      	cmp	r3, #0
 800335c:	d005      	beq.n	800336a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	4798      	blx	r3
 8003366:	e000      	b.n	800336a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003368:	bf00      	nop
    }
  }
}
 800336a:	3718      	adds	r7, #24
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
 800337c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681a      	ldr	r2, [r3, #0]
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800338c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	683a      	ldr	r2, [r7, #0]
 8003394:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	2b40      	cmp	r3, #64	@ 0x40
 800339c:	d108      	bne.n	80033b0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68ba      	ldr	r2, [r7, #8]
 80033ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80033ae:	e007      	b.n	80033c0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68ba      	ldr	r2, [r7, #8]
 80033b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	60da      	str	r2, [r3, #12]
}
 80033c0:	bf00      	nop
 80033c2:	3714      	adds	r7, #20
 80033c4:	46bd      	mov	sp, r7
 80033c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ca:	4770      	bx	lr

080033cc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b085      	sub	sp, #20
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	b2db      	uxtb	r3, r3
 80033da:	3b10      	subs	r3, #16
 80033dc:	4a14      	ldr	r2, [pc, #80]	@ (8003430 <DMA_CalcBaseAndBitshift+0x64>)
 80033de:	fba2 2303 	umull	r2, r3, r2, r3
 80033e2:	091b      	lsrs	r3, r3, #4
 80033e4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033e6:	4a13      	ldr	r2, [pc, #76]	@ (8003434 <DMA_CalcBaseAndBitshift+0x68>)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	4413      	add	r3, r2
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	461a      	mov	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	2b03      	cmp	r3, #3
 80033f8:	d909      	bls.n	800340e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003402:	f023 0303 	bic.w	r3, r3, #3
 8003406:	1d1a      	adds	r2, r3, #4
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	659a      	str	r2, [r3, #88]	@ 0x58
 800340c:	e007      	b.n	800341e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003416:	f023 0303 	bic.w	r3, r3, #3
 800341a:	687a      	ldr	r2, [r7, #4]
 800341c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003422:	4618      	mov	r0, r3
 8003424:	3714      	adds	r7, #20
 8003426:	46bd      	mov	sp, r7
 8003428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	aaaaaaab 	.word	0xaaaaaaab
 8003434:	0800bed4 	.word	0x0800bed4

08003438 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003440:	2300      	movs	r3, #0
 8003442:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003448:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	2b00      	cmp	r3, #0
 8003450:	d11f      	bne.n	8003492 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003452:	68bb      	ldr	r3, [r7, #8]
 8003454:	2b03      	cmp	r3, #3
 8003456:	d856      	bhi.n	8003506 <DMA_CheckFifoParam+0xce>
 8003458:	a201      	add	r2, pc, #4	@ (adr r2, 8003460 <DMA_CheckFifoParam+0x28>)
 800345a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800345e:	bf00      	nop
 8003460:	08003471 	.word	0x08003471
 8003464:	08003483 	.word	0x08003483
 8003468:	08003471 	.word	0x08003471
 800346c:	08003507 	.word	0x08003507
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003474:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d046      	beq.n	800350a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800347c:	2301      	movs	r3, #1
 800347e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003480:	e043      	b.n	800350a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003486:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800348a:	d140      	bne.n	800350e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003490:	e03d      	b.n	800350e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	699b      	ldr	r3, [r3, #24]
 8003496:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800349a:	d121      	bne.n	80034e0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2b03      	cmp	r3, #3
 80034a0:	d837      	bhi.n	8003512 <DMA_CheckFifoParam+0xda>
 80034a2:	a201      	add	r2, pc, #4	@ (adr r2, 80034a8 <DMA_CheckFifoParam+0x70>)
 80034a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034a8:	080034b9 	.word	0x080034b9
 80034ac:	080034bf 	.word	0x080034bf
 80034b0:	080034b9 	.word	0x080034b9
 80034b4:	080034d1 	.word	0x080034d1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	73fb      	strb	r3, [r7, #15]
      break;
 80034bc:	e030      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034c2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d025      	beq.n	8003516 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034ce:	e022      	b.n	8003516 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034d8:	d11f      	bne.n	800351a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034de:	e01c      	b.n	800351a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d903      	bls.n	80034ee <DMA_CheckFifoParam+0xb6>
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	2b03      	cmp	r3, #3
 80034ea:	d003      	beq.n	80034f4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034ec:	e018      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	73fb      	strb	r3, [r7, #15]
      break;
 80034f2:	e015      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00e      	beq.n	800351e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	73fb      	strb	r3, [r7, #15]
      break;
 8003504:	e00b      	b.n	800351e <DMA_CheckFifoParam+0xe6>
      break;
 8003506:	bf00      	nop
 8003508:	e00a      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 800350a:	bf00      	nop
 800350c:	e008      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 800350e:	bf00      	nop
 8003510:	e006      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 8003512:	bf00      	nop
 8003514:	e004      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 8003516:	bf00      	nop
 8003518:	e002      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;   
 800351a:	bf00      	nop
 800351c:	e000      	b.n	8003520 <DMA_CheckFifoParam+0xe8>
      break;
 800351e:	bf00      	nop
    }
  } 
  
  return status; 
 8003520:	7bfb      	ldrb	r3, [r7, #15]
}
 8003522:	4618      	mov	r0, r3
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop

08003530 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003530:	b480      	push	{r7}
 8003532:	b089      	sub	sp, #36	@ 0x24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800353a:	2300      	movs	r3, #0
 800353c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800353e:	2300      	movs	r3, #0
 8003540:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003542:	2300      	movs	r3, #0
 8003544:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003546:	2300      	movs	r3, #0
 8003548:	61fb      	str	r3, [r7, #28]
 800354a:	e16b      	b.n	8003824 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800354c:	2201      	movs	r2, #1
 800354e:	69fb      	ldr	r3, [r7, #28]
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	697a      	ldr	r2, [r7, #20]
 800355c:	4013      	ands	r3, r2
 800355e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	429a      	cmp	r2, r3
 8003566:	f040 815a 	bne.w	800381e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f003 0303 	and.w	r3, r3, #3
 8003572:	2b01      	cmp	r3, #1
 8003574:	d005      	beq.n	8003582 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003576:	683b      	ldr	r3, [r7, #0]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800357e:	2b02      	cmp	r3, #2
 8003580:	d130      	bne.n	80035e4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003588:	69fb      	ldr	r3, [r7, #28]
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	2203      	movs	r2, #3
 800358e:	fa02 f303 	lsl.w	r3, r2, r3
 8003592:	43db      	mvns	r3, r3
 8003594:	69ba      	ldr	r2, [r7, #24]
 8003596:	4013      	ands	r3, r2
 8003598:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	69fb      	ldr	r3, [r7, #28]
 80035a0:	005b      	lsls	r3, r3, #1
 80035a2:	fa02 f303 	lsl.w	r3, r2, r3
 80035a6:	69ba      	ldr	r2, [r7, #24]
 80035a8:	4313      	orrs	r3, r2
 80035aa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035b8:	2201      	movs	r2, #1
 80035ba:	69fb      	ldr	r3, [r7, #28]
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	43db      	mvns	r3, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4013      	ands	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	091b      	lsrs	r3, r3, #4
 80035ce:	f003 0201 	and.w	r2, r3, #1
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	fa02 f303 	lsl.w	r3, r2, r3
 80035d8:	69ba      	ldr	r2, [r7, #24]
 80035da:	4313      	orrs	r3, r2
 80035dc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	f003 0303 	and.w	r3, r3, #3
 80035ec:	2b03      	cmp	r3, #3
 80035ee:	d017      	beq.n	8003620 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68db      	ldr	r3, [r3, #12]
 80035f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	005b      	lsls	r3, r3, #1
 80035fa:	2203      	movs	r2, #3
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	43db      	mvns	r3, r3
 8003602:	69ba      	ldr	r2, [r7, #24]
 8003604:	4013      	ands	r3, r2
 8003606:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	005b      	lsls	r3, r3, #1
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	4313      	orrs	r3, r2
 8003618:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	69ba      	ldr	r2, [r7, #24]
 800361e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	f003 0303 	and.w	r3, r3, #3
 8003628:	2b02      	cmp	r3, #2
 800362a:	d123      	bne.n	8003674 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	08da      	lsrs	r2, r3, #3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	3208      	adds	r2, #8
 8003634:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003638:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800363a:	69fb      	ldr	r3, [r7, #28]
 800363c:	f003 0307 	and.w	r3, r3, #7
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	220f      	movs	r2, #15
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	43db      	mvns	r3, r3
 800364a:	69ba      	ldr	r2, [r7, #24]
 800364c:	4013      	ands	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	691a      	ldr	r2, [r3, #16]
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	f003 0307 	and.w	r3, r3, #7
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	fa02 f303 	lsl.w	r3, r2, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4313      	orrs	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	08da      	lsrs	r2, r3, #3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3208      	adds	r2, #8
 800366e:	69b9      	ldr	r1, [r7, #24]
 8003670:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	005b      	lsls	r3, r3, #1
 800367e:	2203      	movs	r2, #3
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	43db      	mvns	r3, r3
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	4013      	ands	r3, r2
 800368a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f003 0203 	and.w	r2, r3, #3
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	005b      	lsls	r3, r3, #1
 8003698:	fa02 f303 	lsl.w	r3, r2, r3
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	4313      	orrs	r3, r2
 80036a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	685b      	ldr	r3, [r3, #4]
 80036ac:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f000 80b4 	beq.w	800381e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036b6:	2300      	movs	r3, #0
 80036b8:	60fb      	str	r3, [r7, #12]
 80036ba:	4b60      	ldr	r3, [pc, #384]	@ (800383c <HAL_GPIO_Init+0x30c>)
 80036bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036be:	4a5f      	ldr	r2, [pc, #380]	@ (800383c <HAL_GPIO_Init+0x30c>)
 80036c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80036c6:	4b5d      	ldr	r3, [pc, #372]	@ (800383c <HAL_GPIO_Init+0x30c>)
 80036c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036ce:	60fb      	str	r3, [r7, #12]
 80036d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036d2:	4a5b      	ldr	r2, [pc, #364]	@ (8003840 <HAL_GPIO_Init+0x310>)
 80036d4:	69fb      	ldr	r3, [r7, #28]
 80036d6:	089b      	lsrs	r3, r3, #2
 80036d8:	3302      	adds	r3, #2
 80036da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	220f      	movs	r2, #15
 80036ea:	fa02 f303 	lsl.w	r3, r2, r3
 80036ee:	43db      	mvns	r3, r3
 80036f0:	69ba      	ldr	r2, [r7, #24]
 80036f2:	4013      	ands	r3, r2
 80036f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a52      	ldr	r2, [pc, #328]	@ (8003844 <HAL_GPIO_Init+0x314>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d02b      	beq.n	8003756 <HAL_GPIO_Init+0x226>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a51      	ldr	r2, [pc, #324]	@ (8003848 <HAL_GPIO_Init+0x318>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d025      	beq.n	8003752 <HAL_GPIO_Init+0x222>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a50      	ldr	r2, [pc, #320]	@ (800384c <HAL_GPIO_Init+0x31c>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d01f      	beq.n	800374e <HAL_GPIO_Init+0x21e>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a4f      	ldr	r2, [pc, #316]	@ (8003850 <HAL_GPIO_Init+0x320>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d019      	beq.n	800374a <HAL_GPIO_Init+0x21a>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	4a4e      	ldr	r2, [pc, #312]	@ (8003854 <HAL_GPIO_Init+0x324>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d013      	beq.n	8003746 <HAL_GPIO_Init+0x216>
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	4a4d      	ldr	r2, [pc, #308]	@ (8003858 <HAL_GPIO_Init+0x328>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d00d      	beq.n	8003742 <HAL_GPIO_Init+0x212>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4a4c      	ldr	r2, [pc, #304]	@ (800385c <HAL_GPIO_Init+0x32c>)
 800372a:	4293      	cmp	r3, r2
 800372c:	d007      	beq.n	800373e <HAL_GPIO_Init+0x20e>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4a4b      	ldr	r2, [pc, #300]	@ (8003860 <HAL_GPIO_Init+0x330>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d101      	bne.n	800373a <HAL_GPIO_Init+0x20a>
 8003736:	2307      	movs	r3, #7
 8003738:	e00e      	b.n	8003758 <HAL_GPIO_Init+0x228>
 800373a:	2308      	movs	r3, #8
 800373c:	e00c      	b.n	8003758 <HAL_GPIO_Init+0x228>
 800373e:	2306      	movs	r3, #6
 8003740:	e00a      	b.n	8003758 <HAL_GPIO_Init+0x228>
 8003742:	2305      	movs	r3, #5
 8003744:	e008      	b.n	8003758 <HAL_GPIO_Init+0x228>
 8003746:	2304      	movs	r3, #4
 8003748:	e006      	b.n	8003758 <HAL_GPIO_Init+0x228>
 800374a:	2303      	movs	r3, #3
 800374c:	e004      	b.n	8003758 <HAL_GPIO_Init+0x228>
 800374e:	2302      	movs	r3, #2
 8003750:	e002      	b.n	8003758 <HAL_GPIO_Init+0x228>
 8003752:	2301      	movs	r3, #1
 8003754:	e000      	b.n	8003758 <HAL_GPIO_Init+0x228>
 8003756:	2300      	movs	r3, #0
 8003758:	69fa      	ldr	r2, [r7, #28]
 800375a:	f002 0203 	and.w	r2, r2, #3
 800375e:	0092      	lsls	r2, r2, #2
 8003760:	4093      	lsls	r3, r2
 8003762:	69ba      	ldr	r2, [r7, #24]
 8003764:	4313      	orrs	r3, r2
 8003766:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003768:	4935      	ldr	r1, [pc, #212]	@ (8003840 <HAL_GPIO_Init+0x310>)
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	089b      	lsrs	r3, r3, #2
 800376e:	3302      	adds	r3, #2
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003776:	4b3b      	ldr	r3, [pc, #236]	@ (8003864 <HAL_GPIO_Init+0x334>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	43db      	mvns	r3, r3
 8003780:	69ba      	ldr	r2, [r7, #24]
 8003782:	4013      	ands	r3, r2
 8003784:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	4313      	orrs	r3, r2
 8003798:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800379a:	4a32      	ldr	r2, [pc, #200]	@ (8003864 <HAL_GPIO_Init+0x334>)
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037a0:	4b30      	ldr	r3, [pc, #192]	@ (8003864 <HAL_GPIO_Init+0x334>)
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	43db      	mvns	r3, r3
 80037aa:	69ba      	ldr	r2, [r7, #24]
 80037ac:	4013      	ands	r3, r2
 80037ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	685b      	ldr	r3, [r3, #4]
 80037b4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	4313      	orrs	r3, r2
 80037c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037c4:	4a27      	ldr	r2, [pc, #156]	@ (8003864 <HAL_GPIO_Init+0x334>)
 80037c6:	69bb      	ldr	r3, [r7, #24]
 80037c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037ca:	4b26      	ldr	r3, [pc, #152]	@ (8003864 <HAL_GPIO_Init+0x334>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	43db      	mvns	r3, r3
 80037d4:	69ba      	ldr	r2, [r7, #24]
 80037d6:	4013      	ands	r3, r2
 80037d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	685b      	ldr	r3, [r3, #4]
 80037de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d003      	beq.n	80037ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037ee:	4a1d      	ldr	r2, [pc, #116]	@ (8003864 <HAL_GPIO_Init+0x334>)
 80037f0:	69bb      	ldr	r3, [r7, #24]
 80037f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003864 <HAL_GPIO_Init+0x334>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	43db      	mvns	r3, r3
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	4013      	ands	r3, r2
 8003802:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800380c:	2b00      	cmp	r3, #0
 800380e:	d003      	beq.n	8003818 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003810:	69ba      	ldr	r2, [r7, #24]
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	4313      	orrs	r3, r2
 8003816:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003818:	4a12      	ldr	r2, [pc, #72]	@ (8003864 <HAL_GPIO_Init+0x334>)
 800381a:	69bb      	ldr	r3, [r7, #24]
 800381c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800381e:	69fb      	ldr	r3, [r7, #28]
 8003820:	3301      	adds	r3, #1
 8003822:	61fb      	str	r3, [r7, #28]
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	2b0f      	cmp	r3, #15
 8003828:	f67f ae90 	bls.w	800354c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800382c:	bf00      	nop
 800382e:	bf00      	nop
 8003830:	3724      	adds	r7, #36	@ 0x24
 8003832:	46bd      	mov	sp, r7
 8003834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003838:	4770      	bx	lr
 800383a:	bf00      	nop
 800383c:	40023800 	.word	0x40023800
 8003840:	40013800 	.word	0x40013800
 8003844:	40020000 	.word	0x40020000
 8003848:	40020400 	.word	0x40020400
 800384c:	40020800 	.word	0x40020800
 8003850:	40020c00 	.word	0x40020c00
 8003854:	40021000 	.word	0x40021000
 8003858:	40021400 	.word	0x40021400
 800385c:	40021800 	.word	0x40021800
 8003860:	40021c00 	.word	0x40021c00
 8003864:	40013c00 	.word	0x40013c00

08003868 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	460b      	mov	r3, r1
 8003872:	807b      	strh	r3, [r7, #2]
 8003874:	4613      	mov	r3, r2
 8003876:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003878:	787b      	ldrb	r3, [r7, #1]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d003      	beq.n	8003886 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800387e:	887a      	ldrh	r2, [r7, #2]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003884:	e003      	b.n	800388e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003886:	887b      	ldrh	r3, [r7, #2]
 8003888:	041a      	lsls	r2, r3, #16
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	619a      	str	r2, [r3, #24]
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
	...

0800389c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e267      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d075      	beq.n	80039a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038ba:	4b88      	ldr	r3, [pc, #544]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 030c 	and.w	r3, r3, #12
 80038c2:	2b04      	cmp	r3, #4
 80038c4:	d00c      	beq.n	80038e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038c6:	4b85      	ldr	r3, [pc, #532]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038ce:	2b08      	cmp	r3, #8
 80038d0:	d112      	bne.n	80038f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038d2:	4b82      	ldr	r3, [pc, #520]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038de:	d10b      	bne.n	80038f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038e0:	4b7e      	ldr	r3, [pc, #504]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d05b      	beq.n	80039a4 <HAL_RCC_OscConfig+0x108>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	685b      	ldr	r3, [r3, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d157      	bne.n	80039a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e242      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003900:	d106      	bne.n	8003910 <HAL_RCC_OscConfig+0x74>
 8003902:	4b76      	ldr	r3, [pc, #472]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a75      	ldr	r2, [pc, #468]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003908:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800390c:	6013      	str	r3, [r2, #0]
 800390e:	e01d      	b.n	800394c <HAL_RCC_OscConfig+0xb0>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003918:	d10c      	bne.n	8003934 <HAL_RCC_OscConfig+0x98>
 800391a:	4b70      	ldr	r3, [pc, #448]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a6f      	ldr	r2, [pc, #444]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003920:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	4b6d      	ldr	r3, [pc, #436]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a6c      	ldr	r2, [pc, #432]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 800392c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003930:	6013      	str	r3, [r2, #0]
 8003932:	e00b      	b.n	800394c <HAL_RCC_OscConfig+0xb0>
 8003934:	4b69      	ldr	r3, [pc, #420]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	4a68      	ldr	r2, [pc, #416]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 800393a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393e:	6013      	str	r3, [r2, #0]
 8003940:	4b66      	ldr	r3, [pc, #408]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	4a65      	ldr	r2, [pc, #404]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003946:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800394a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d013      	beq.n	800397c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003954:	f7fe fecc 	bl	80026f0 <HAL_GetTick>
 8003958:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800395a:	e008      	b.n	800396e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800395c:	f7fe fec8 	bl	80026f0 <HAL_GetTick>
 8003960:	4602      	mov	r2, r0
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	1ad3      	subs	r3, r2, r3
 8003966:	2b64      	cmp	r3, #100	@ 0x64
 8003968:	d901      	bls.n	800396e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e207      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396e:	4b5b      	ldr	r3, [pc, #364]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d0f0      	beq.n	800395c <HAL_RCC_OscConfig+0xc0>
 800397a:	e014      	b.n	80039a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397c:	f7fe feb8 	bl	80026f0 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003984:	f7fe feb4 	bl	80026f0 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b64      	cmp	r3, #100	@ 0x64
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e1f3      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003996:	4b51      	ldr	r3, [pc, #324]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0xe8>
 80039a2:	e000      	b.n	80039a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d063      	beq.n	8003a7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039b2:	4b4a      	ldr	r3, [pc, #296]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 030c 	and.w	r3, r3, #12
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00b      	beq.n	80039d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039be:	4b47      	ldr	r3, [pc, #284]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039c6:	2b08      	cmp	r3, #8
 80039c8:	d11c      	bne.n	8003a04 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ca:	4b44      	ldr	r3, [pc, #272]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d116      	bne.n	8003a04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039d6:	4b41      	ldr	r3, [pc, #260]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f003 0302 	and.w	r3, r3, #2
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d005      	beq.n	80039ee <HAL_RCC_OscConfig+0x152>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	68db      	ldr	r3, [r3, #12]
 80039e6:	2b01      	cmp	r3, #1
 80039e8:	d001      	beq.n	80039ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039ea:	2301      	movs	r3, #1
 80039ec:	e1c7      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ee:	4b3b      	ldr	r3, [pc, #236]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	691b      	ldr	r3, [r3, #16]
 80039fa:	00db      	lsls	r3, r3, #3
 80039fc:	4937      	ldr	r1, [pc, #220]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 80039fe:	4313      	orrs	r3, r2
 8003a00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a02:	e03a      	b.n	8003a7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	68db      	ldr	r3, [r3, #12]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d020      	beq.n	8003a4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a0c:	4b34      	ldr	r3, [pc, #208]	@ (8003ae0 <HAL_RCC_OscConfig+0x244>)
 8003a0e:	2201      	movs	r2, #1
 8003a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a12:	f7fe fe6d 	bl	80026f0 <HAL_GetTick>
 8003a16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a18:	e008      	b.n	8003a2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a1a:	f7fe fe69 	bl	80026f0 <HAL_GetTick>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	1ad3      	subs	r3, r2, r3
 8003a24:	2b02      	cmp	r3, #2
 8003a26:	d901      	bls.n	8003a2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a28:	2303      	movs	r3, #3
 8003a2a:	e1a8      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a2c:	4b2b      	ldr	r3, [pc, #172]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f003 0302 	and.w	r3, r3, #2
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d0f0      	beq.n	8003a1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a38:	4b28      	ldr	r3, [pc, #160]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	691b      	ldr	r3, [r3, #16]
 8003a44:	00db      	lsls	r3, r3, #3
 8003a46:	4925      	ldr	r1, [pc, #148]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	600b      	str	r3, [r1, #0]
 8003a4c:	e015      	b.n	8003a7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a4e:	4b24      	ldr	r3, [pc, #144]	@ (8003ae0 <HAL_RCC_OscConfig+0x244>)
 8003a50:	2200      	movs	r2, #0
 8003a52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a54:	f7fe fe4c 	bl	80026f0 <HAL_GetTick>
 8003a58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a5a:	e008      	b.n	8003a6e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a5c:	f7fe fe48 	bl	80026f0 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d901      	bls.n	8003a6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a6a:	2303      	movs	r3, #3
 8003a6c:	e187      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0302 	and.w	r3, r3, #2
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d1f0      	bne.n	8003a5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d036      	beq.n	8003af4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	695b      	ldr	r3, [r3, #20]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d016      	beq.n	8003abc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a8e:	4b15      	ldr	r3, [pc, #84]	@ (8003ae4 <HAL_RCC_OscConfig+0x248>)
 8003a90:	2201      	movs	r2, #1
 8003a92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a94:	f7fe fe2c 	bl	80026f0 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a9a:	e008      	b.n	8003aae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a9c:	f7fe fe28 	bl	80026f0 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e167      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aae:	4b0b      	ldr	r3, [pc, #44]	@ (8003adc <HAL_RCC_OscConfig+0x240>)
 8003ab0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d0f0      	beq.n	8003a9c <HAL_RCC_OscConfig+0x200>
 8003aba:	e01b      	b.n	8003af4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003abc:	4b09      	ldr	r3, [pc, #36]	@ (8003ae4 <HAL_RCC_OscConfig+0x248>)
 8003abe:	2200      	movs	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ac2:	f7fe fe15 	bl	80026f0 <HAL_GetTick>
 8003ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac8:	e00e      	b.n	8003ae8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aca:	f7fe fe11 	bl	80026f0 <HAL_GetTick>
 8003ace:	4602      	mov	r2, r0
 8003ad0:	693b      	ldr	r3, [r7, #16]
 8003ad2:	1ad3      	subs	r3, r2, r3
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d907      	bls.n	8003ae8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ad8:	2303      	movs	r3, #3
 8003ada:	e150      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
 8003adc:	40023800 	.word	0x40023800
 8003ae0:	42470000 	.word	0x42470000
 8003ae4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae8:	4b88      	ldr	r3, [pc, #544]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aec:	f003 0302 	and.w	r3, r3, #2
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d1ea      	bne.n	8003aca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 8097 	beq.w	8003c30 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b02:	2300      	movs	r3, #0
 8003b04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b06:	4b81      	ldr	r3, [pc, #516]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10f      	bne.n	8003b32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b12:	2300      	movs	r3, #0
 8003b14:	60bb      	str	r3, [r7, #8]
 8003b16:	4b7d      	ldr	r3, [pc, #500]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b1a:	4a7c      	ldr	r2, [pc, #496]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b20:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b22:	4b7a      	ldr	r3, [pc, #488]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b2a:	60bb      	str	r3, [r7, #8]
 8003b2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b32:	4b77      	ldr	r3, [pc, #476]	@ (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d118      	bne.n	8003b70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b3e:	4b74      	ldr	r3, [pc, #464]	@ (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a73      	ldr	r2, [pc, #460]	@ (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b4a:	f7fe fdd1 	bl	80026f0 <HAL_GetTick>
 8003b4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b50:	e008      	b.n	8003b64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b52:	f7fe fdcd 	bl	80026f0 <HAL_GetTick>
 8003b56:	4602      	mov	r2, r0
 8003b58:	693b      	ldr	r3, [r7, #16]
 8003b5a:	1ad3      	subs	r3, r2, r3
 8003b5c:	2b02      	cmp	r3, #2
 8003b5e:	d901      	bls.n	8003b64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b60:	2303      	movs	r3, #3
 8003b62:	e10c      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b64:	4b6a      	ldr	r3, [pc, #424]	@ (8003d10 <HAL_RCC_OscConfig+0x474>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d0f0      	beq.n	8003b52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d106      	bne.n	8003b86 <HAL_RCC_OscConfig+0x2ea>
 8003b78:	4b64      	ldr	r3, [pc, #400]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b7c:	4a63      	ldr	r2, [pc, #396]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b7e:	f043 0301 	orr.w	r3, r3, #1
 8003b82:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b84:	e01c      	b.n	8003bc0 <HAL_RCC_OscConfig+0x324>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	689b      	ldr	r3, [r3, #8]
 8003b8a:	2b05      	cmp	r3, #5
 8003b8c:	d10c      	bne.n	8003ba8 <HAL_RCC_OscConfig+0x30c>
 8003b8e:	4b5f      	ldr	r3, [pc, #380]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b92:	4a5e      	ldr	r2, [pc, #376]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b94:	f043 0304 	orr.w	r3, r3, #4
 8003b98:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b9a:	4b5c      	ldr	r3, [pc, #368]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003b9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9e:	4a5b      	ldr	r2, [pc, #364]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003ba0:	f043 0301 	orr.w	r3, r3, #1
 8003ba4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba6:	e00b      	b.n	8003bc0 <HAL_RCC_OscConfig+0x324>
 8003ba8:	4b58      	ldr	r3, [pc, #352]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003baa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bac:	4a57      	ldr	r2, [pc, #348]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003bae:	f023 0301 	bic.w	r3, r3, #1
 8003bb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb4:	4b55      	ldr	r3, [pc, #340]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003bb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb8:	4a54      	ldr	r2, [pc, #336]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003bba:	f023 0304 	bic.w	r3, r3, #4
 8003bbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d015      	beq.n	8003bf4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc8:	f7fe fd92 	bl	80026f0 <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bce:	e00a      	b.n	8003be6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bd0:	f7fe fd8e 	bl	80026f0 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d901      	bls.n	8003be6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003be2:	2303      	movs	r3, #3
 8003be4:	e0cb      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be6:	4b49      	ldr	r3, [pc, #292]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003be8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d0ee      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x334>
 8003bf2:	e014      	b.n	8003c1e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf4:	f7fe fd7c 	bl	80026f0 <HAL_GetTick>
 8003bf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bfa:	e00a      	b.n	8003c12 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bfc:	f7fe fd78 	bl	80026f0 <HAL_GetTick>
 8003c00:	4602      	mov	r2, r0
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	1ad3      	subs	r3, r2, r3
 8003c06:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d901      	bls.n	8003c12 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c0e:	2303      	movs	r3, #3
 8003c10:	e0b5      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c12:	4b3e      	ldr	r3, [pc, #248]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c14:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c16:	f003 0302 	and.w	r3, r3, #2
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1ee      	bne.n	8003bfc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c1e:	7dfb      	ldrb	r3, [r7, #23]
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d105      	bne.n	8003c30 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c24:	4b39      	ldr	r3, [pc, #228]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c28:	4a38      	ldr	r2, [pc, #224]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c2e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	699b      	ldr	r3, [r3, #24]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	f000 80a1 	beq.w	8003d7c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c3a:	4b34      	ldr	r3, [pc, #208]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	f003 030c 	and.w	r3, r3, #12
 8003c42:	2b08      	cmp	r3, #8
 8003c44:	d05c      	beq.n	8003d00 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d141      	bne.n	8003cd2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4e:	4b31      	ldr	r3, [pc, #196]	@ (8003d14 <HAL_RCC_OscConfig+0x478>)
 8003c50:	2200      	movs	r2, #0
 8003c52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c54:	f7fe fd4c 	bl	80026f0 <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c5c:	f7fe fd48 	bl	80026f0 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e087      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6e:	4b27      	ldr	r3, [pc, #156]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d1f0      	bne.n	8003c5c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69da      	ldr	r2, [r3, #28]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	431a      	orrs	r2, r3
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c88:	019b      	lsls	r3, r3, #6
 8003c8a:	431a      	orrs	r2, r3
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c90:	085b      	lsrs	r3, r3, #1
 8003c92:	3b01      	subs	r3, #1
 8003c94:	041b      	lsls	r3, r3, #16
 8003c96:	431a      	orrs	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c9c:	061b      	lsls	r3, r3, #24
 8003c9e:	491b      	ldr	r1, [pc, #108]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d14 <HAL_RCC_OscConfig+0x478>)
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003caa:	f7fe fd21 	bl	80026f0 <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cb0:	e008      	b.n	8003cc4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cb2:	f7fe fd1d 	bl	80026f0 <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	2b02      	cmp	r3, #2
 8003cbe:	d901      	bls.n	8003cc4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cc0:	2303      	movs	r3, #3
 8003cc2:	e05c      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc4:	4b11      	ldr	r3, [pc, #68]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d0f0      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x416>
 8003cd0:	e054      	b.n	8003d7c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cd2:	4b10      	ldr	r3, [pc, #64]	@ (8003d14 <HAL_RCC_OscConfig+0x478>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd8:	f7fe fd0a 	bl	80026f0 <HAL_GetTick>
 8003cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cde:	e008      	b.n	8003cf2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ce0:	f7fe fd06 	bl	80026f0 <HAL_GetTick>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	1ad3      	subs	r3, r2, r3
 8003cea:	2b02      	cmp	r3, #2
 8003cec:	d901      	bls.n	8003cf2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e045      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cf2:	4b06      	ldr	r3, [pc, #24]	@ (8003d0c <HAL_RCC_OscConfig+0x470>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d1f0      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x444>
 8003cfe:	e03d      	b.n	8003d7c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d107      	bne.n	8003d18 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d08:	2301      	movs	r3, #1
 8003d0a:	e038      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
 8003d0c:	40023800 	.word	0x40023800
 8003d10:	40007000 	.word	0x40007000
 8003d14:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d18:	4b1b      	ldr	r3, [pc, #108]	@ (8003d88 <HAL_RCC_OscConfig+0x4ec>)
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	699b      	ldr	r3, [r3, #24]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d028      	beq.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d121      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3e:	429a      	cmp	r2, r3
 8003d40:	d11a      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d42:	68fa      	ldr	r2, [r7, #12]
 8003d44:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d48:	4013      	ands	r3, r2
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d4e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d50:	4293      	cmp	r3, r2
 8003d52:	d111      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5e:	085b      	lsrs	r3, r3, #1
 8003d60:	3b01      	subs	r3, #1
 8003d62:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d107      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d72:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	3718      	adds	r7, #24
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bd80      	pop	{r7, pc}
 8003d86:	bf00      	nop
 8003d88:	40023800 	.word	0x40023800

08003d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e0cc      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003da0:	4b68      	ldr	r3, [pc, #416]	@ (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0307 	and.w	r3, r3, #7
 8003da8:	683a      	ldr	r2, [r7, #0]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	d90c      	bls.n	8003dc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dae:	4b65      	ldr	r3, [pc, #404]	@ (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003db0:	683a      	ldr	r2, [r7, #0]
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db6:	4b63      	ldr	r3, [pc, #396]	@ (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0307 	and.w	r3, r3, #7
 8003dbe:	683a      	ldr	r2, [r7, #0]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d001      	beq.n	8003dc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e0b8      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f003 0302 	and.w	r3, r3, #2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d020      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0304 	and.w	r3, r3, #4
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d005      	beq.n	8003dec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003de0:	4b59      	ldr	r3, [pc, #356]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	4a58      	ldr	r2, [pc, #352]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003de6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003dea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0308 	and.w	r3, r3, #8
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d005      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003df8:	4b53      	ldr	r3, [pc, #332]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	4a52      	ldr	r2, [pc, #328]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e04:	4b50      	ldr	r3, [pc, #320]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	494d      	ldr	r1, [pc, #308]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d044      	beq.n	8003eac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	685b      	ldr	r3, [r3, #4]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d107      	bne.n	8003e3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e2a:	4b47      	ldr	r3, [pc, #284]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d119      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e07f      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d003      	beq.n	8003e4a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e46:	2b03      	cmp	r3, #3
 8003e48:	d107      	bne.n	8003e5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e4a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d109      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e06f      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d101      	bne.n	8003e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	e067      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e6a:	4b37      	ldr	r3, [pc, #220]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	689b      	ldr	r3, [r3, #8]
 8003e6e:	f023 0203 	bic.w	r2, r3, #3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	4934      	ldr	r1, [pc, #208]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e7c:	f7fe fc38 	bl	80026f0 <HAL_GetTick>
 8003e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e82:	e00a      	b.n	8003e9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e84:	f7fe fc34 	bl	80026f0 <HAL_GetTick>
 8003e88:	4602      	mov	r2, r0
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	1ad3      	subs	r3, r2, r3
 8003e8e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e04f      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9a:	4b2b      	ldr	r3, [pc, #172]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 020c 	and.w	r2, r3, #12
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d1eb      	bne.n	8003e84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eac:	4b25      	ldr	r3, [pc, #148]	@ (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d20c      	bcs.n	8003ed4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eba:	4b22      	ldr	r3, [pc, #136]	@ (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ec2:	4b20      	ldr	r3, [pc, #128]	@ (8003f44 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0307 	and.w	r3, r3, #7
 8003eca:	683a      	ldr	r2, [r7, #0]
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d001      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e032      	b.n	8003f3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f003 0304 	and.w	r3, r3, #4
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d008      	beq.n	8003ef2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ee0:	4b19      	ldr	r3, [pc, #100]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	4916      	ldr	r1, [pc, #88]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0308 	and.w	r3, r3, #8
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d009      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003efe:	4b12      	ldr	r3, [pc, #72]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	490e      	ldr	r1, [pc, #56]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f12:	f000 f821 	bl	8003f58 <HAL_RCC_GetSysClockFreq>
 8003f16:	4602      	mov	r2, r0
 8003f18:	4b0b      	ldr	r3, [pc, #44]	@ (8003f48 <HAL_RCC_ClockConfig+0x1bc>)
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	091b      	lsrs	r3, r3, #4
 8003f1e:	f003 030f 	and.w	r3, r3, #15
 8003f22:	490a      	ldr	r1, [pc, #40]	@ (8003f4c <HAL_RCC_ClockConfig+0x1c0>)
 8003f24:	5ccb      	ldrb	r3, [r1, r3]
 8003f26:	fa22 f303 	lsr.w	r3, r2, r3
 8003f2a:	4a09      	ldr	r2, [pc, #36]	@ (8003f50 <HAL_RCC_ClockConfig+0x1c4>)
 8003f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f2e:	4b09      	ldr	r3, [pc, #36]	@ (8003f54 <HAL_RCC_ClockConfig+0x1c8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	4618      	mov	r0, r3
 8003f34:	f7fe fb98 	bl	8002668 <HAL_InitTick>

  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
 8003f42:	bf00      	nop
 8003f44:	40023c00 	.word	0x40023c00
 8003f48:	40023800 	.word	0x40023800
 8003f4c:	0800bebc 	.word	0x0800bebc
 8003f50:	2000000c 	.word	0x2000000c
 8003f54:	20000010 	.word	0x20000010

08003f58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f5c:	b094      	sub	sp, #80	@ 0x50
 8003f5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f70:	4b79      	ldr	r3, [pc, #484]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f72:	689b      	ldr	r3, [r3, #8]
 8003f74:	f003 030c 	and.w	r3, r3, #12
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d00d      	beq.n	8003f98 <HAL_RCC_GetSysClockFreq+0x40>
 8003f7c:	2b08      	cmp	r3, #8
 8003f7e:	f200 80e1 	bhi.w	8004144 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <HAL_RCC_GetSysClockFreq+0x34>
 8003f86:	2b04      	cmp	r3, #4
 8003f88:	d003      	beq.n	8003f92 <HAL_RCC_GetSysClockFreq+0x3a>
 8003f8a:	e0db      	b.n	8004144 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f8c:	4b73      	ldr	r3, [pc, #460]	@ (800415c <HAL_RCC_GetSysClockFreq+0x204>)
 8003f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f90:	e0db      	b.n	800414a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f92:	4b73      	ldr	r3, [pc, #460]	@ (8004160 <HAL_RCC_GetSysClockFreq+0x208>)
 8003f94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f96:	e0d8      	b.n	800414a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f98:	4b6f      	ldr	r3, [pc, #444]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fa0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fa2:	4b6d      	ldr	r3, [pc, #436]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d063      	beq.n	8004076 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fae:	4b6a      	ldr	r3, [pc, #424]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	099b      	lsrs	r3, r3, #6
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fc6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fca:	4622      	mov	r2, r4
 8003fcc:	462b      	mov	r3, r5
 8003fce:	f04f 0000 	mov.w	r0, #0
 8003fd2:	f04f 0100 	mov.w	r1, #0
 8003fd6:	0159      	lsls	r1, r3, #5
 8003fd8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fdc:	0150      	lsls	r0, r2, #5
 8003fde:	4602      	mov	r2, r0
 8003fe0:	460b      	mov	r3, r1
 8003fe2:	4621      	mov	r1, r4
 8003fe4:	1a51      	subs	r1, r2, r1
 8003fe6:	6139      	str	r1, [r7, #16]
 8003fe8:	4629      	mov	r1, r5
 8003fea:	eb63 0301 	sbc.w	r3, r3, r1
 8003fee:	617b      	str	r3, [r7, #20]
 8003ff0:	f04f 0200 	mov.w	r2, #0
 8003ff4:	f04f 0300 	mov.w	r3, #0
 8003ff8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ffc:	4659      	mov	r1, fp
 8003ffe:	018b      	lsls	r3, r1, #6
 8004000:	4651      	mov	r1, sl
 8004002:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004006:	4651      	mov	r1, sl
 8004008:	018a      	lsls	r2, r1, #6
 800400a:	4651      	mov	r1, sl
 800400c:	ebb2 0801 	subs.w	r8, r2, r1
 8004010:	4659      	mov	r1, fp
 8004012:	eb63 0901 	sbc.w	r9, r3, r1
 8004016:	f04f 0200 	mov.w	r2, #0
 800401a:	f04f 0300 	mov.w	r3, #0
 800401e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004022:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004026:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800402a:	4690      	mov	r8, r2
 800402c:	4699      	mov	r9, r3
 800402e:	4623      	mov	r3, r4
 8004030:	eb18 0303 	adds.w	r3, r8, r3
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	462b      	mov	r3, r5
 8004038:	eb49 0303 	adc.w	r3, r9, r3
 800403c:	60fb      	str	r3, [r7, #12]
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 0300 	mov.w	r3, #0
 8004046:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800404a:	4629      	mov	r1, r5
 800404c:	024b      	lsls	r3, r1, #9
 800404e:	4621      	mov	r1, r4
 8004050:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004054:	4621      	mov	r1, r4
 8004056:	024a      	lsls	r2, r1, #9
 8004058:	4610      	mov	r0, r2
 800405a:	4619      	mov	r1, r3
 800405c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800405e:	2200      	movs	r2, #0
 8004060:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004062:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004064:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004068:	f7fc f8ae 	bl	80001c8 <__aeabi_uldivmod>
 800406c:	4602      	mov	r2, r0
 800406e:	460b      	mov	r3, r1
 8004070:	4613      	mov	r3, r2
 8004072:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004074:	e058      	b.n	8004128 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004076:	4b38      	ldr	r3, [pc, #224]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	099b      	lsrs	r3, r3, #6
 800407c:	2200      	movs	r2, #0
 800407e:	4618      	mov	r0, r3
 8004080:	4611      	mov	r1, r2
 8004082:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004086:	623b      	str	r3, [r7, #32]
 8004088:	2300      	movs	r3, #0
 800408a:	627b      	str	r3, [r7, #36]	@ 0x24
 800408c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004090:	4642      	mov	r2, r8
 8004092:	464b      	mov	r3, r9
 8004094:	f04f 0000 	mov.w	r0, #0
 8004098:	f04f 0100 	mov.w	r1, #0
 800409c:	0159      	lsls	r1, r3, #5
 800409e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040a2:	0150      	lsls	r0, r2, #5
 80040a4:	4602      	mov	r2, r0
 80040a6:	460b      	mov	r3, r1
 80040a8:	4641      	mov	r1, r8
 80040aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80040ae:	4649      	mov	r1, r9
 80040b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80040b4:	f04f 0200 	mov.w	r2, #0
 80040b8:	f04f 0300 	mov.w	r3, #0
 80040bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040c8:	ebb2 040a 	subs.w	r4, r2, sl
 80040cc:	eb63 050b 	sbc.w	r5, r3, fp
 80040d0:	f04f 0200 	mov.w	r2, #0
 80040d4:	f04f 0300 	mov.w	r3, #0
 80040d8:	00eb      	lsls	r3, r5, #3
 80040da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040de:	00e2      	lsls	r2, r4, #3
 80040e0:	4614      	mov	r4, r2
 80040e2:	461d      	mov	r5, r3
 80040e4:	4643      	mov	r3, r8
 80040e6:	18e3      	adds	r3, r4, r3
 80040e8:	603b      	str	r3, [r7, #0]
 80040ea:	464b      	mov	r3, r9
 80040ec:	eb45 0303 	adc.w	r3, r5, r3
 80040f0:	607b      	str	r3, [r7, #4]
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040fe:	4629      	mov	r1, r5
 8004100:	028b      	lsls	r3, r1, #10
 8004102:	4621      	mov	r1, r4
 8004104:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004108:	4621      	mov	r1, r4
 800410a:	028a      	lsls	r2, r1, #10
 800410c:	4610      	mov	r0, r2
 800410e:	4619      	mov	r1, r3
 8004110:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004112:	2200      	movs	r2, #0
 8004114:	61bb      	str	r3, [r7, #24]
 8004116:	61fa      	str	r2, [r7, #28]
 8004118:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800411c:	f7fc f854 	bl	80001c8 <__aeabi_uldivmod>
 8004120:	4602      	mov	r2, r0
 8004122:	460b      	mov	r3, r1
 8004124:	4613      	mov	r3, r2
 8004126:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004128:	4b0b      	ldr	r3, [pc, #44]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x200>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	0c1b      	lsrs	r3, r3, #16
 800412e:	f003 0303 	and.w	r3, r3, #3
 8004132:	3301      	adds	r3, #1
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004138:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800413a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800413c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004140:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004142:	e002      	b.n	800414a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004144:	4b05      	ldr	r3, [pc, #20]	@ (800415c <HAL_RCC_GetSysClockFreq+0x204>)
 8004146:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004148:	bf00      	nop
    }
  }
  return sysclockfreq;
 800414a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800414c:	4618      	mov	r0, r3
 800414e:	3750      	adds	r7, #80	@ 0x50
 8004150:	46bd      	mov	sp, r7
 8004152:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004156:	bf00      	nop
 8004158:	40023800 	.word	0x40023800
 800415c:	00f42400 	.word	0x00f42400
 8004160:	007a1200 	.word	0x007a1200

08004164 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004168:	4b03      	ldr	r3, [pc, #12]	@ (8004178 <HAL_RCC_GetHCLKFreq+0x14>)
 800416a:	681b      	ldr	r3, [r3, #0]
}
 800416c:	4618      	mov	r0, r3
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	2000000c 	.word	0x2000000c

0800417c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800417c:	b580      	push	{r7, lr}
 800417e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004180:	f7ff fff0 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 8004184:	4602      	mov	r2, r0
 8004186:	4b05      	ldr	r3, [pc, #20]	@ (800419c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	0a9b      	lsrs	r3, r3, #10
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	4903      	ldr	r1, [pc, #12]	@ (80041a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004192:	5ccb      	ldrb	r3, [r1, r3]
 8004194:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004198:	4618      	mov	r0, r3
 800419a:	bd80      	pop	{r7, pc}
 800419c:	40023800 	.word	0x40023800
 80041a0:	0800becc 	.word	0x0800becc

080041a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041a8:	f7ff ffdc 	bl	8004164 <HAL_RCC_GetHCLKFreq>
 80041ac:	4602      	mov	r2, r0
 80041ae:	4b05      	ldr	r3, [pc, #20]	@ (80041c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	0b5b      	lsrs	r3, r3, #13
 80041b4:	f003 0307 	and.w	r3, r3, #7
 80041b8:	4903      	ldr	r1, [pc, #12]	@ (80041c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ba:	5ccb      	ldrb	r3, [r1, r3]
 80041bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041c0:	4618      	mov	r0, r3
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	40023800 	.word	0x40023800
 80041c8:	0800becc 	.word	0x0800becc

080041cc <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d101      	bne.n	80041de <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80041da:	2301      	movs	r3, #1
 80041dc:	e022      	b.n	8004224 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d105      	bne.n	80041f6 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80041f0:	6878      	ldr	r0, [r7, #4]
 80041f2:	f7fd ffb7 	bl	8002164 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2203      	movs	r2, #3
 80041fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f814 	bl	800422c <HAL_SD_InitCard>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e00a      	b.n	8004224 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	2200      	movs	r2, #0
 8004212:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3708      	adds	r7, #8
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800422c:	b5b0      	push	{r4, r5, r7, lr}
 800422e:	b08e      	sub	sp, #56	@ 0x38
 8004230:	af04      	add	r7, sp, #16
 8004232:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8004234:	2300      	movs	r3, #0
 8004236:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004238:	2300      	movs	r3, #0
 800423a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800423c:	2300      	movs	r3, #0
 800423e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004240:	2300      	movs	r3, #0
 8004242:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8004244:	2300      	movs	r3, #0
 8004246:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004248:	2376      	movs	r3, #118	@ 0x76
 800424a:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681d      	ldr	r5, [r3, #0]
 8004250:	466c      	mov	r4, sp
 8004252:	f107 0314 	add.w	r3, r7, #20
 8004256:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800425a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800425e:	f107 0308 	add.w	r3, r7, #8
 8004262:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004264:	4628      	mov	r0, r5
 8004266:	f003 fb59 	bl	800791c <SDIO_Init>
 800426a:	4603      	mov	r3, r0
 800426c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8004270:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004274:	2b00      	cmp	r3, #0
 8004276:	d001      	beq.n	800427c <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e04f      	b.n	800431c <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800427c:	4b29      	ldr	r3, [pc, #164]	@ (8004324 <HAL_SD_InitCard+0xf8>)
 800427e:	2200      	movs	r2, #0
 8004280:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4618      	mov	r0, r3
 8004288:	f003 fb91 	bl	80079ae <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800428c:	4b25      	ldr	r3, [pc, #148]	@ (8004324 <HAL_SD_InitCard+0xf8>)
 800428e:	2201      	movs	r2, #1
 8004290:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004292:	2002      	movs	r0, #2
 8004294:	f7fe fa38 	bl	8002708 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8004298:	6878      	ldr	r0, [r7, #4]
 800429a:	f000 fe79 	bl	8004f90 <SD_PowerON>
 800429e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00b      	beq.n	80042be <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2201      	movs	r2, #1
 80042aa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042b2:	6a3b      	ldr	r3, [r7, #32]
 80042b4:	431a      	orrs	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80042ba:	2301      	movs	r3, #1
 80042bc:	e02e      	b.n	800431c <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 fd98 	bl	8004df4 <SD_InitCard>
 80042c4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00b      	beq.n	80042e4 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	2201      	movs	r2, #1
 80042d0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042d8:	6a3b      	ldr	r3, [r7, #32]
 80042da:	431a      	orrs	r2, r3
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e01b      	b.n	800431c <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80042ec:	4618      	mov	r0, r3
 80042ee:	f003 fbf0 	bl	8007ad2 <SDMMC_CmdBlockLength>
 80042f2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d00f      	beq.n	800431a <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a0a      	ldr	r2, [pc, #40]	@ (8004328 <HAL_SD_InitCard+0xfc>)
 8004300:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	431a      	orrs	r2, r3
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e000      	b.n	800431c <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800431a:	2300      	movs	r3, #0
}
 800431c:	4618      	mov	r0, r3
 800431e:	3728      	adds	r7, #40	@ 0x28
 8004320:	46bd      	mov	sp, r7
 8004322:	bdb0      	pop	{r4, r5, r7, pc}
 8004324:	422580a0 	.word	0x422580a0
 8004328:	004005ff 	.word	0x004005ff

0800432c <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b092      	sub	sp, #72	@ 0x48
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
 8004338:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800433a:	f7fe f9d9 	bl	80026f0 <HAL_GetTick>
 800433e:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d107      	bne.n	800435e <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004352:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800435a:	2301      	movs	r3, #1
 800435c:	e1c5      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004364:	b2db      	uxtb	r3, r3
 8004366:	2b01      	cmp	r3, #1
 8004368:	f040 81b8 	bne.w	80046dc <HAL_SD_ReadBlocks+0x3b0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004372:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	441a      	add	r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800437c:	429a      	cmp	r2, r3
 800437e:	d907      	bls.n	8004390 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004384:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	e1ac      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	2203      	movs	r2, #3
 8004394:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2200      	movs	r2, #0
 800439e:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d002      	beq.n	80043ae <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 80043a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043aa:	025b      	lsls	r3, r3, #9
 80043ac:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80043ae:	f04f 33ff 	mov.w	r3, #4294967295
 80043b2:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	025b      	lsls	r3, r3, #9
 80043b8:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80043ba:	2390      	movs	r3, #144	@ 0x90
 80043bc:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80043be:	2302      	movs	r3, #2
 80043c0:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80043c2:	2300      	movs	r3, #0
 80043c4:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80043c6:	2301      	movs	r3, #1
 80043c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f107 0214 	add.w	r2, r7, #20
 80043d2:	4611      	mov	r1, r2
 80043d4:	4618      	mov	r0, r3
 80043d6:	f003 fb50 	bl	8007a7a <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d90a      	bls.n	80043f6 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	2202      	movs	r2, #2
 80043e4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80043ec:	4618      	mov	r0, r3
 80043ee:	f003 fbb4 	bl	8007b5a <SDMMC_CmdReadMultiBlock>
 80043f2:	6478      	str	r0, [r7, #68]	@ 0x44
 80043f4:	e009      	b.n	800440a <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2201      	movs	r2, #1
 80043fa:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004402:	4618      	mov	r0, r3
 8004404:	f003 fb87 	bl	8007b16 <SDMMC_CmdReadSingleBlock>
 8004408:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800440a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800440c:	2b00      	cmp	r3, #0
 800440e:	d012      	beq.n	8004436 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a7e      	ldr	r2, [pc, #504]	@ (8004610 <HAL_SD_ReadBlocks+0x2e4>)
 8004416:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800441c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800441e:	431a      	orrs	r2, r3
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e159      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8004436:	69bb      	ldr	r3, [r7, #24]
 8004438:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800443a:	e061      	b.n	8004500 <HAL_SD_ReadBlocks+0x1d4>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004442:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d03c      	beq.n	80044c4 <HAL_SD_ReadBlocks+0x198>
 800444a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800444c:	2b00      	cmp	r3, #0
 800444e:	d039      	beq.n	80044c4 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8004450:	2300      	movs	r3, #0
 8004452:	643b      	str	r3, [r7, #64]	@ 0x40
 8004454:	e033      	b.n	80044be <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4618      	mov	r0, r3
 800445c:	f003 fa89 	bl	8007972 <SDIO_ReadFIFO>
 8004460:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004464:	b2da      	uxtb	r2, r3
 8004466:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004468:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800446a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800446c:	3301      	adds	r3, #1
 800446e:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004472:	3b01      	subs	r3, #1
 8004474:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004478:	0a1b      	lsrs	r3, r3, #8
 800447a:	b2da      	uxtb	r2, r3
 800447c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800447e:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004482:	3301      	adds	r3, #1
 8004484:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004486:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004488:	3b01      	subs	r3, #1
 800448a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800448c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448e:	0c1b      	lsrs	r3, r3, #16
 8004490:	b2da      	uxtb	r2, r3
 8004492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004494:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004496:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004498:	3301      	adds	r3, #1
 800449a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800449c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800449e:	3b01      	subs	r3, #1
 80044a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80044a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044a4:	0e1b      	lsrs	r3, r3, #24
 80044a6:	b2da      	uxtb	r2, r3
 80044a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044aa:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80044ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ae:	3301      	adds	r3, #1
 80044b0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80044b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044b4:	3b01      	subs	r3, #1
 80044b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 80044b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044ba:	3301      	adds	r3, #1
 80044bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80044be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80044c0:	2b07      	cmp	r3, #7
 80044c2:	d9c8      	bls.n	8004456 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80044c4:	f7fe f914 	bl	80026f0 <HAL_GetTick>
 80044c8:	4602      	mov	r2, r0
 80044ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044cc:	1ad3      	subs	r3, r2, r3
 80044ce:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d902      	bls.n	80044da <HAL_SD_ReadBlocks+0x1ae>
 80044d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d112      	bne.n	8004500 <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	4a4c      	ldr	r2, [pc, #304]	@ (8004610 <HAL_SD_ReadBlocks+0x2e4>)
 80044e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2201      	movs	r2, #1
 80044f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e0f4      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004506:	f240 332a 	movw	r3, #810	@ 0x32a
 800450a:	4013      	ands	r3, r2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d095      	beq.n	800443c <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800451a:	2b00      	cmp	r3, #0
 800451c:	d022      	beq.n	8004564 <HAL_SD_ReadBlocks+0x238>
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	2b01      	cmp	r3, #1
 8004522:	d91f      	bls.n	8004564 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004528:	2b03      	cmp	r3, #3
 800452a:	d01b      	beq.n	8004564 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4618      	mov	r0, r3
 8004532:	f003 fb79 	bl	8007c28 <SDMMC_CmdStopTransfer>
 8004536:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004538:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800453a:	2b00      	cmp	r3, #0
 800453c:	d012      	beq.n	8004564 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	4a33      	ldr	r2, [pc, #204]	@ (8004610 <HAL_SD_ReadBlocks+0x2e4>)
 8004544:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800454a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800454c:	431a      	orrs	r2, r3
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2201      	movs	r2, #1
 8004556:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2200      	movs	r2, #0
 800455e:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8004560:	2301      	movs	r3, #1
 8004562:	e0c2      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800456a:	f003 0308 	and.w	r3, r3, #8
 800456e:	2b00      	cmp	r3, #0
 8004570:	d106      	bne.n	8004580 <HAL_SD_ReadBlocks+0x254>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004578:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800457c:	2b00      	cmp	r3, #0
 800457e:	d012      	beq.n	80045a6 <HAL_SD_ReadBlocks+0x27a>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a22      	ldr	r2, [pc, #136]	@ (8004610 <HAL_SD_ReadBlocks+0x2e4>)
 8004586:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800458c:	f043 0208 	orr.w	r2, r3, #8
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2201      	movs	r2, #1
 8004598:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80045a2:	2301      	movs	r3, #1
 80045a4:	e0a1      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045ac:	f003 0302 	and.w	r3, r3, #2
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d012      	beq.n	80045da <HAL_SD_ReadBlocks+0x2ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a15      	ldr	r2, [pc, #84]	@ (8004610 <HAL_SD_ReadBlocks+0x2e4>)
 80045ba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c0:	f043 0202 	orr.w	r2, r3, #2
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e087      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045e0:	f003 0320 	and.w	r3, r3, #32
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d064      	beq.n	80046b2 <HAL_SD_ReadBlocks+0x386>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a08      	ldr	r2, [pc, #32]	@ (8004610 <HAL_SD_ReadBlocks+0x2e4>)
 80045ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045f4:	f043 0220 	orr.w	r2, r3, #32
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e06d      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
 800460e:	bf00      	nop
 8004610:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4618      	mov	r0, r3
 800461a:	f003 f9aa 	bl	8007972 <SDIO_ReadFIFO>
 800461e:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8004620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004622:	b2da      	uxtb	r2, r3
 8004624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004626:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800462a:	3301      	adds	r3, #1
 800462c:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800462e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004630:	3b01      	subs	r3, #1
 8004632:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004636:	0a1b      	lsrs	r3, r3, #8
 8004638:	b2da      	uxtb	r2, r3
 800463a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800463c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800463e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004640:	3301      	adds	r3, #1
 8004642:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8004644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004646:	3b01      	subs	r3, #1
 8004648:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800464a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800464c:	0c1b      	lsrs	r3, r3, #16
 800464e:	b2da      	uxtb	r2, r3
 8004650:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004652:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004654:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004656:	3301      	adds	r3, #1
 8004658:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800465a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800465c:	3b01      	subs	r3, #1
 800465e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004662:	0e1b      	lsrs	r3, r3, #24
 8004664:	b2da      	uxtb	r2, r3
 8004666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004668:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800466a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800466c:	3301      	adds	r3, #1
 800466e:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8004670:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004672:	3b01      	subs	r3, #1
 8004674:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004676:	f7fe f83b 	bl	80026f0 <HAL_GetTick>
 800467a:	4602      	mov	r2, r0
 800467c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800467e:	1ad3      	subs	r3, r2, r3
 8004680:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004682:	429a      	cmp	r2, r3
 8004684:	d902      	bls.n	800468c <HAL_SD_ReadBlocks+0x360>
 8004686:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004688:	2b00      	cmp	r3, #0
 800468a:	d112      	bne.n	80046b2 <HAL_SD_ReadBlocks+0x386>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a18      	ldr	r2, [pc, #96]	@ (80046f4 <HAL_SD_ReadBlocks+0x3c8>)
 8004692:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004698:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e01b      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80046b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d002      	beq.n	80046c6 <HAL_SD_ReadBlocks+0x39a>
 80046c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1a6      	bne.n	8004614 <HAL_SD_ReadBlocks+0x2e8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f240 523a 	movw	r2, #1338	@ 0x53a
 80046ce:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80046d8:	2300      	movs	r3, #0
 80046da:	e006      	b.n	80046ea <HAL_SD_ReadBlocks+0x3be>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
  }
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3748      	adds	r7, #72	@ 0x48
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	004005ff 	.word	0x004005ff

080046f8 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b092      	sub	sp, #72	@ 0x48
 80046fc:	af00      	add	r7, sp, #0
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
 8004704:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004706:	f7fd fff3 	bl	80026f0 <HAL_GetTick>
 800470a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8004710:	68bb      	ldr	r3, [r7, #8]
 8004712:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d107      	bne.n	800472a <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004726:	2301      	movs	r3, #1
 8004728:	e16d      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b01      	cmp	r3, #1
 8004734:	f040 8160 	bne.w	80049f8 <HAL_SD_WriteBlocks+0x300>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800473e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	441a      	add	r2, r3
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004748:	429a      	cmp	r2, r3
 800474a:	d907      	bls.n	800475c <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004750:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004758:	2301      	movs	r3, #1
 800475a:	e154      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2203      	movs	r2, #3
 8004760:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2200      	movs	r2, #0
 800476a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004770:	2b01      	cmp	r3, #1
 8004772:	d002      	beq.n	800477a <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004774:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004776:	025b      	lsls	r3, r3, #9
 8004778:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800477a:	f04f 33ff 	mov.w	r3, #4294967295
 800477e:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	025b      	lsls	r3, r3, #9
 8004784:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004786:	2390      	movs	r3, #144	@ 0x90
 8004788:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800478a:	2300      	movs	r3, #0
 800478c:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800478e:	2300      	movs	r3, #0
 8004790:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004792:	2301      	movs	r3, #1
 8004794:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f107 0218 	add.w	r2, r7, #24
 800479e:	4611      	mov	r1, r2
 80047a0:	4618      	mov	r0, r3
 80047a2:	f003 f96a 	bl	8007a7a <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d90a      	bls.n	80047c2 <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2220      	movs	r2, #32
 80047b0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047b8:	4618      	mov	r0, r3
 80047ba:	f003 fa12 	bl	8007be2 <SDMMC_CmdWriteMultiBlock>
 80047be:	6478      	str	r0, [r7, #68]	@ 0x44
 80047c0:	e009      	b.n	80047d6 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2210      	movs	r2, #16
 80047c6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80047ce:	4618      	mov	r0, r3
 80047d0:	f003 f9e5 	bl	8007b9e <SDMMC_CmdWriteSingleBlock>
 80047d4:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80047d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d012      	beq.n	8004802 <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4a8b      	ldr	r2, [pc, #556]	@ (8004a10 <HAL_SD_WriteBlocks+0x318>)
 80047e2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ea:	431a      	orrs	r2, r3
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	2201      	movs	r2, #1
 80047f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	2200      	movs	r2, #0
 80047fc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e101      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8004802:	69fb      	ldr	r3, [r7, #28]
 8004804:	63fb      	str	r3, [r7, #60]	@ 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8004806:	e065      	b.n	80048d4 <HAL_SD_WriteBlocks+0x1dc>
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800480e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004812:	2b00      	cmp	r3, #0
 8004814:	d040      	beq.n	8004898 <HAL_SD_WriteBlocks+0x1a0>
 8004816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004818:	2b00      	cmp	r3, #0
 800481a:	d03d      	beq.n	8004898 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 800481c:	2300      	movs	r3, #0
 800481e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004820:	e037      	b.n	8004892 <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 8004822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004828:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800482a:	3301      	adds	r3, #1
 800482c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800482e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004830:	3b01      	subs	r3, #1
 8004832:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8004834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	021a      	lsls	r2, r3, #8
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	4313      	orrs	r3, r2
 800483e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004842:	3301      	adds	r3, #1
 8004844:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004846:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004848:	3b01      	subs	r3, #1
 800484a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 800484c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	041a      	lsls	r2, r3, #16
 8004852:	697b      	ldr	r3, [r7, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800485a:	3301      	adds	r3, #1
 800485c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800485e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004860:	3b01      	subs	r3, #1
 8004862:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004866:	781b      	ldrb	r3, [r3, #0]
 8004868:	061a      	lsls	r2, r3, #24
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	4313      	orrs	r3, r2
 800486e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004870:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004872:	3301      	adds	r3, #1
 8004874:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8004876:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004878:	3b01      	subs	r3, #1
 800487a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f107 0214 	add.w	r2, r7, #20
 8004884:	4611      	mov	r1, r2
 8004886:	4618      	mov	r0, r3
 8004888:	f003 f880 	bl	800798c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 800488c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800488e:	3301      	adds	r3, #1
 8004890:	643b      	str	r3, [r7, #64]	@ 0x40
 8004892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004894:	2b07      	cmp	r3, #7
 8004896:	d9c4      	bls.n	8004822 <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004898:	f7fd ff2a 	bl	80026f0 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d902      	bls.n	80048ae <HAL_SD_WriteBlocks+0x1b6>
 80048a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d112      	bne.n	80048d4 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a57      	ldr	r2, [pc, #348]	@ (8004a10 <HAL_SD_WriteBlocks+0x318>)
 80048b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048bc:	431a      	orrs	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2201      	movs	r2, #1
 80048c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2200      	movs	r2, #0
 80048ce:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80048d0:	2303      	movs	r3, #3
 80048d2:	e098      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80048da:	f240 331a 	movw	r3, #794	@ 0x31a
 80048de:	4013      	ands	r3, r2
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d091      	beq.n	8004808 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d022      	beq.n	8004938 <HAL_SD_WriteBlocks+0x240>
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	2b01      	cmp	r3, #1
 80048f6:	d91f      	bls.n	8004938 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80048fc:	2b03      	cmp	r3, #3
 80048fe:	d01b      	beq.n	8004938 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4618      	mov	r0, r3
 8004906:	f003 f98f 	bl	8007c28 <SDMMC_CmdStopTransfer>
 800490a:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800490c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800490e:	2b00      	cmp	r3, #0
 8004910:	d012      	beq.n	8004938 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a3e      	ldr	r2, [pc, #248]	@ (8004a10 <HAL_SD_WriteBlocks+0x318>)
 8004918:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800491e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004920:	431a      	orrs	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2200      	movs	r2, #0
 8004932:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e066      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
      }
    }

    /* Get error state */
#if defined(SDIO_STA_STBITERR)
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800493e:	f003 0308 	and.w	r3, r3, #8
 8004942:	2b00      	cmp	r3, #0
 8004944:	d106      	bne.n	8004954 <HAL_SD_WriteBlocks+0x25c>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800494c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004950:	2b00      	cmp	r3, #0
 8004952:	d012      	beq.n	800497a <HAL_SD_WriteBlocks+0x282>
#else /* SDIO_STA_STBITERR not defined */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */		
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a2d      	ldr	r2, [pc, #180]	@ (8004a10 <HAL_SD_WriteBlocks+0x318>)
 800495a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004960:	f043 0208 	orr.w	r2, r3, #8
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e045      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d012      	beq.n	80049ae <HAL_SD_WriteBlocks+0x2b6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4a20      	ldr	r2, [pc, #128]	@ (8004a10 <HAL_SD_WriteBlocks+0x318>)
 800498e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004994:	f043 0202 	orr.w	r2, r3, #2
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80049aa:	2301      	movs	r3, #1
 80049ac:	e02b      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049b4:	f003 0310 	and.w	r3, r3, #16
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d012      	beq.n	80049e2 <HAL_SD_WriteBlocks+0x2ea>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a13      	ldr	r2, [pc, #76]	@ (8004a10 <HAL_SD_WriteBlocks+0x318>)
 80049c2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049c8:	f043 0210 	orr.w	r2, r3, #16
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2201      	movs	r2, #1
 80049d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e011      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f240 523a 	movw	r2, #1338	@ 0x53a
 80049ea:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 80049f4:	2300      	movs	r3, #0
 80049f6:	e006      	b.n	8004a06 <HAL_SD_WriteBlocks+0x30e>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
  }
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3748      	adds	r7, #72	@ 0x48
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}
 8004a0e:	bf00      	nop
 8004a10:	004005ff 	.word	0x004005ff

08004a14 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004a14:	b480      	push	{r7}
 8004a16:	b083      	sub	sp, #12
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]
 8004a1c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a22:	0f9b      	lsrs	r3, r3, #30
 8004a24:	b2da      	uxtb	r2, r3
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a2e:	0e9b      	lsrs	r3, r3, #26
 8004a30:	b2db      	uxtb	r3, r3
 8004a32:	f003 030f 	and.w	r3, r3, #15
 8004a36:	b2da      	uxtb	r2, r3
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a40:	0e1b      	lsrs	r3, r3, #24
 8004a42:	b2db      	uxtb	r3, r3
 8004a44:	f003 0303 	and.w	r3, r3, #3
 8004a48:	b2da      	uxtb	r2, r3
 8004a4a:	683b      	ldr	r3, [r7, #0]
 8004a4c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a52:	0c1b      	lsrs	r3, r3, #16
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a5e:	0a1b      	lsrs	r3, r3, #8
 8004a60:	b2da      	uxtb	r2, r3
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a6a:	b2da      	uxtb	r2, r3
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a74:	0d1b      	lsrs	r3, r3, #20
 8004a76:	b29a      	uxth	r2, r3
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a80:	0c1b      	lsrs	r3, r3, #16
 8004a82:	b2db      	uxtb	r3, r3
 8004a84:	f003 030f 	and.w	r3, r3, #15
 8004a88:	b2da      	uxtb	r2, r3
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a92:	0bdb      	lsrs	r3, r3, #15
 8004a94:	b2db      	uxtb	r3, r3
 8004a96:	f003 0301 	and.w	r3, r3, #1
 8004a9a:	b2da      	uxtb	r2, r3
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004aa4:	0b9b      	lsrs	r3, r3, #14
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	b2da      	uxtb	r2, r3
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ab6:	0b5b      	lsrs	r3, r3, #13
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ac8:	0b1b      	lsrs	r3, r3, #12
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	f003 0301 	and.w	r3, r3, #1
 8004ad0:	b2da      	uxtb	r2, r3
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d163      	bne.n	8004bac <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004ae8:	009a      	lsls	r2, r3, #2
 8004aea:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004aee:	4013      	ands	r3, r2
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8004af4:	0f92      	lsrs	r2, r2, #30
 8004af6:	431a      	orrs	r2, r3
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b00:	0edb      	lsrs	r3, r3, #27
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	b2da      	uxtb	r2, r3
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b12:	0e1b      	lsrs	r3, r3, #24
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	b2da      	uxtb	r2, r3
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b24:	0d5b      	lsrs	r3, r3, #21
 8004b26:	b2db      	uxtb	r3, r3
 8004b28:	f003 0307 	and.w	r3, r3, #7
 8004b2c:	b2da      	uxtb	r2, r3
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b36:	0c9b      	lsrs	r3, r3, #18
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	f003 0307 	and.w	r3, r3, #7
 8004b3e:	b2da      	uxtb	r2, r3
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004b48:	0bdb      	lsrs	r3, r3, #15
 8004b4a:	b2db      	uxtb	r3, r3
 8004b4c:	f003 0307 	and.w	r3, r3, #7
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	691b      	ldr	r3, [r3, #16]
 8004b5a:	1c5a      	adds	r2, r3, #1
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	7e1b      	ldrb	r3, [r3, #24]
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	f003 0307 	and.w	r3, r3, #7
 8004b6a:	3302      	adds	r3, #2
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b72:	687a      	ldr	r2, [r7, #4]
 8004b74:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004b76:	fb03 f202 	mul.w	r2, r3, r2
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	7a1b      	ldrb	r3, [r3, #8]
 8004b82:	b2db      	uxtb	r3, r3
 8004b84:	f003 030f 	and.w	r3, r3, #15
 8004b88:	2201      	movs	r2, #1
 8004b8a:	409a      	lsls	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8004b98:	0a52      	lsrs	r2, r2, #9
 8004b9a:	fb03 f202 	mul.w	r2, r3, r2
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004ba8:	661a      	str	r2, [r3, #96]	@ 0x60
 8004baa:	e031      	b.n	8004c10 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d11d      	bne.n	8004bf0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bb8:	041b      	lsls	r3, r3, #16
 8004bba:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bc2:	0c1b      	lsrs	r3, r3, #16
 8004bc4:	431a      	orrs	r2, r3
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	3301      	adds	r3, #1
 8004bd0:	029a      	lsls	r2, r3, #10
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004be4:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	661a      	str	r2, [r3, #96]	@ 0x60
 8004bee:	e00f      	b.n	8004c10 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a58      	ldr	r2, [pc, #352]	@ (8004d58 <HAL_SD_GetCardCSD+0x344>)
 8004bf6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2201      	movs	r2, #1
 8004c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e09d      	b.n	8004d4c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c14:	0b9b      	lsrs	r3, r3, #14
 8004c16:	b2db      	uxtb	r3, r3
 8004c18:	f003 0301 	and.w	r3, r3, #1
 8004c1c:	b2da      	uxtb	r2, r3
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c26:	09db      	lsrs	r3, r3, #7
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	683b      	ldr	r3, [r7, #0]
 8004c42:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c48:	0fdb      	lsrs	r3, r3, #31
 8004c4a:	b2da      	uxtb	r2, r3
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c54:	0f5b      	lsrs	r3, r3, #29
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	f003 0303 	and.w	r3, r3, #3
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c66:	0e9b      	lsrs	r3, r3, #26
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	f003 0307 	and.w	r3, r3, #7
 8004c6e:	b2da      	uxtb	r2, r3
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c78:	0d9b      	lsrs	r3, r3, #22
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	f003 030f 	and.w	r3, r3, #15
 8004c80:	b2da      	uxtb	r2, r3
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c8a:	0d5b      	lsrs	r3, r3, #21
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	b2da      	uxtb	r2, r3
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca6:	0c1b      	lsrs	r3, r3, #16
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	b2da      	uxtb	r2, r3
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cba:	0bdb      	lsrs	r3, r3, #15
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	f003 0301 	and.w	r3, r3, #1
 8004cc2:	b2da      	uxtb	r2, r3
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cce:	0b9b      	lsrs	r3, r3, #14
 8004cd0:	b2db      	uxtb	r3, r3
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	b2da      	uxtb	r2, r3
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ce2:	0b5b      	lsrs	r3, r3, #13
 8004ce4:	b2db      	uxtb	r3, r3
 8004ce6:	f003 0301 	and.w	r3, r3, #1
 8004cea:	b2da      	uxtb	r2, r3
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cf6:	0b1b      	lsrs	r3, r3, #12
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	f003 0301 	and.w	r3, r3, #1
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d0a:	0a9b      	lsrs	r3, r3, #10
 8004d0c:	b2db      	uxtb	r3, r3
 8004d0e:	f003 0303 	and.w	r3, r3, #3
 8004d12:	b2da      	uxtb	r2, r3
 8004d14:	683b      	ldr	r3, [r7, #0]
 8004d16:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d1e:	0a1b      	lsrs	r3, r3, #8
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d32:	085b      	lsrs	r3, r3, #1
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004d3a:	b2da      	uxtb	r2, r3
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr
 8004d58:	004005ff 	.word	0x004005ff

08004d5c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8004d5c:	b480      	push	{r7}
 8004d5e:	b083      	sub	sp, #12
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	370c      	adds	r7, #12
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8004dc0:	f107 030c 	add.w	r3, r7, #12
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f000 f970 	bl	80050ac <SD_SendStatus>
 8004dcc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d005      	beq.n	8004de0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	431a      	orrs	r2, r3
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	0a5b      	lsrs	r3, r3, #9
 8004de4:	f003 030f 	and.w	r3, r3, #15
 8004de8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8004dea:	693b      	ldr	r3, [r7, #16]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3718      	adds	r7, #24
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004df4:	b5b0      	push	{r4, r5, r7, lr}
 8004df6:	b094      	sub	sp, #80	@ 0x50
 8004df8:	af04      	add	r7, sp, #16
 8004dfa:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4618      	mov	r0, r3
 8004e06:	f002 fde0 	bl	80079ca <SDIO_GetPowerState>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d102      	bne.n	8004e16 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004e10:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004e14:	e0b8      	b.n	8004f88 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e1a:	2b03      	cmp	r3, #3
 8004e1c:	d02f      	beq.n	8004e7e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	4618      	mov	r0, r3
 8004e24:	f002 ffc7 	bl	8007db6 <SDMMC_CmdSendCID>
 8004e28:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e2a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <SD_InitCard+0x40>
    {
      return errorstate;
 8004e30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e32:	e0a9      	b.n	8004f88 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2100      	movs	r1, #0
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f002 fe0a 	bl	8007a54 <SDIO_GetResponse>
 8004e40:	4602      	mov	r2, r0
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2104      	movs	r1, #4
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	f002 fe01 	bl	8007a54 <SDIO_GetResponse>
 8004e52:	4602      	mov	r2, r0
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	2108      	movs	r1, #8
 8004e5e:	4618      	mov	r0, r3
 8004e60:	f002 fdf8 	bl	8007a54 <SDIO_GetResponse>
 8004e64:	4602      	mov	r2, r0
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	210c      	movs	r1, #12
 8004e70:	4618      	mov	r0, r3
 8004e72:	f002 fdef 	bl	8007a54 <SDIO_GetResponse>
 8004e76:	4602      	mov	r2, r0
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e82:	2b03      	cmp	r3, #3
 8004e84:	d00d      	beq.n	8004ea2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f107 020e 	add.w	r2, r7, #14
 8004e8e:	4611      	mov	r1, r2
 8004e90:	4618      	mov	r0, r3
 8004e92:	f002 ffcd 	bl	8007e30 <SDMMC_CmdSetRelAdd>
 8004e96:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d001      	beq.n	8004ea2 <SD_InitCard+0xae>
    {
      return errorstate;
 8004e9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ea0:	e072      	b.n	8004f88 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ea6:	2b03      	cmp	r3, #3
 8004ea8:	d036      	beq.n	8004f18 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8004eaa:	89fb      	ldrh	r3, [r7, #14]
 8004eac:	461a      	mov	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eba:	041b      	lsls	r3, r3, #16
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4610      	mov	r0, r2
 8004ec0:	f002 ff97 	bl	8007df2 <SDMMC_CmdSendCSD>
 8004ec4:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ec6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d001      	beq.n	8004ed0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8004ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ece:	e05b      	b.n	8004f88 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2100      	movs	r1, #0
 8004ed6:	4618      	mov	r0, r3
 8004ed8:	f002 fdbc 	bl	8007a54 <SDIO_GetResponse>
 8004edc:	4602      	mov	r2, r0
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2104      	movs	r1, #4
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f002 fdb3 	bl	8007a54 <SDIO_GetResponse>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2108      	movs	r1, #8
 8004efa:	4618      	mov	r0, r3
 8004efc:	f002 fdaa 	bl	8007a54 <SDIO_GetResponse>
 8004f00:	4602      	mov	r2, r0
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	210c      	movs	r1, #12
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f002 fda1 	bl	8007a54 <SDIO_GetResponse>
 8004f12:	4602      	mov	r2, r0
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	2104      	movs	r1, #4
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f002 fd98 	bl	8007a54 <SDIO_GetResponse>
 8004f24:	4603      	mov	r3, r0
 8004f26:	0d1a      	lsrs	r2, r3, #20
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8004f2c:	f107 0310 	add.w	r3, r7, #16
 8004f30:	4619      	mov	r1, r3
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7ff fd6e 	bl	8004a14 <HAL_SD_GetCardCSD>
 8004f38:	4603      	mov	r3, r0
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d002      	beq.n	8004f44 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004f3e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8004f42:	e021      	b.n	8004f88 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6819      	ldr	r1, [r3, #0]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4c:	041b      	lsls	r3, r3, #16
 8004f4e:	2200      	movs	r2, #0
 8004f50:	461c      	mov	r4, r3
 8004f52:	4615      	mov	r5, r2
 8004f54:	4622      	mov	r2, r4
 8004f56:	462b      	mov	r3, r5
 8004f58:	4608      	mov	r0, r1
 8004f5a:	f002 fe87 	bl	8007c6c <SDMMC_CmdSelDesel>
 8004f5e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d001      	beq.n	8004f6a <SD_InitCard+0x176>
  {
    return errorstate;
 8004f66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f68:	e00e      	b.n	8004f88 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681d      	ldr	r5, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	466c      	mov	r4, sp
 8004f72:	f103 0210 	add.w	r2, r3, #16
 8004f76:	ca07      	ldmia	r2, {r0, r1, r2}
 8004f78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004f7c:	3304      	adds	r3, #4
 8004f7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f80:	4628      	mov	r0, r5
 8004f82:	f002 fccb 	bl	800791c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8004f86:	2300      	movs	r3, #0
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3740      	adds	r7, #64	@ 0x40
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bdb0      	pop	{r4, r5, r7, pc}

08004f90 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f98:	2300      	movs	r3, #0
 8004f9a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	617b      	str	r3, [r7, #20]
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f002 fe82 	bl	8007cb2 <SDMMC_CmdGoIdleState>
 8004fae:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d001      	beq.n	8004fba <SD_PowerON+0x2a>
  {
    return errorstate;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	e072      	b.n	80050a0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	f002 fe95 	bl	8007cee <SDMMC_CmdOperCond>
 8004fc4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00d      	beq.n	8004fe8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f002 fe6b 	bl	8007cb2 <SDMMC_CmdGoIdleState>
 8004fdc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d004      	beq.n	8004fee <SD_PowerON+0x5e>
    {
      return errorstate;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	e05b      	b.n	80050a0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2201      	movs	r2, #1
 8004fec:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004ff2:	2b01      	cmp	r3, #1
 8004ff4:	d137      	bne.n	8005066 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	2100      	movs	r1, #0
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	f002 fe95 	bl	8007d2c <SDMMC_CmdAppCommand>
 8005002:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d02d      	beq.n	8005066 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800500a:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800500e:	e047      	b.n	80050a0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2100      	movs	r1, #0
 8005016:	4618      	mov	r0, r3
 8005018:	f002 fe88 	bl	8007d2c <SDMMC_CmdAppCommand>
 800501c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d001      	beq.n	8005028 <SD_PowerON+0x98>
    {
      return errorstate;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	e03b      	b.n	80050a0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	491e      	ldr	r1, [pc, #120]	@ (80050a8 <SD_PowerON+0x118>)
 800502e:	4618      	mov	r0, r3
 8005030:	f002 fe9e 	bl	8007d70 <SDMMC_CmdAppOperCommand>
 8005034:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d002      	beq.n	8005042 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800503c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005040:	e02e      	b.n	80050a0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	2100      	movs	r1, #0
 8005048:	4618      	mov	r0, r3
 800504a:	f002 fd03 	bl	8007a54 <SDIO_GetResponse>
 800504e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	0fdb      	lsrs	r3, r3, #31
 8005054:	2b01      	cmp	r3, #1
 8005056:	d101      	bne.n	800505c <SD_PowerON+0xcc>
 8005058:	2301      	movs	r3, #1
 800505a:	e000      	b.n	800505e <SD_PowerON+0xce>
 800505c:	2300      	movs	r3, #0
 800505e:	613b      	str	r3, [r7, #16]

    count++;
 8005060:	68bb      	ldr	r3, [r7, #8]
 8005062:	3301      	adds	r3, #1
 8005064:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800506c:	4293      	cmp	r3, r2
 800506e:	d802      	bhi.n	8005076 <SD_PowerON+0xe6>
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d0cc      	beq.n	8005010 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800507c:	4293      	cmp	r3, r2
 800507e:	d902      	bls.n	8005086 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005080:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005084:	e00c      	b.n	80050a0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d003      	beq.n	8005098 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2201      	movs	r2, #1
 8005094:	645a      	str	r2, [r3, #68]	@ 0x44
 8005096:	e002      	b.n	800509e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3718      	adds	r7, #24
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}
 80050a8:	c1100000 	.word	0xc1100000

080050ac <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b084      	sub	sp, #16
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d102      	bne.n	80050c2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80050bc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80050c0:	e018      	b.n	80050f4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681a      	ldr	r2, [r3, #0]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050ca:	041b      	lsls	r3, r3, #16
 80050cc:	4619      	mov	r1, r3
 80050ce:	4610      	mov	r0, r2
 80050d0:	f002 fecf 	bl	8007e72 <SDMMC_CmdSendStatus>
 80050d4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d001      	beq.n	80050e0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	e009      	b.n	80050f4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2100      	movs	r1, #0
 80050e6:	4618      	mov	r0, r3
 80050e8:	f002 fcb4 	bl	8007a54 <SDIO_GetResponse>
 80050ec:	4602      	mov	r2, r0
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80050f2:	2300      	movs	r3, #0
}
 80050f4:	4618      	mov	r0, r3
 80050f6:	3710      	adds	r7, #16
 80050f8:	46bd      	mov	sp, r7
 80050fa:	bd80      	pop	{r7, pc}

080050fc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b082      	sub	sp, #8
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d101      	bne.n	800510e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e07b      	b.n	8005206 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005112:	2b00      	cmp	r3, #0
 8005114:	d108      	bne.n	8005128 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	685b      	ldr	r3, [r3, #4]
 800511a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800511e:	d009      	beq.n	8005134 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2200      	movs	r2, #0
 8005124:	61da      	str	r2, [r3, #28]
 8005126:	e005      	b.n	8005134 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2200      	movs	r2, #0
 8005132:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d106      	bne.n	8005154 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f7fd f882 	bl	8002258 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800516a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	689b      	ldr	r3, [r3, #8]
 8005178:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800517c:	431a      	orrs	r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	68db      	ldr	r3, [r3, #12]
 8005182:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005186:	431a      	orrs	r2, r3
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	f003 0302 	and.w	r3, r3, #2
 8005190:	431a      	orrs	r2, r3
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	695b      	ldr	r3, [r3, #20]
 8005196:	f003 0301 	and.w	r3, r3, #1
 800519a:	431a      	orrs	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	699b      	ldr	r3, [r3, #24]
 80051a0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80051a4:	431a      	orrs	r2, r3
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	69db      	ldr	r3, [r3, #28]
 80051aa:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051ae:	431a      	orrs	r2, r3
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	6a1b      	ldr	r3, [r3, #32]
 80051b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051b8:	ea42 0103 	orr.w	r1, r2, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051c0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	0c1b      	lsrs	r3, r3, #16
 80051d2:	f003 0104 	and.w	r1, r3, #4
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051da:	f003 0210 	and.w	r2, r3, #16
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	430a      	orrs	r2, r1
 80051e4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	69da      	ldr	r2, [r3, #28]
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80051f4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b088      	sub	sp, #32
 8005212:	af00      	add	r7, sp, #0
 8005214:	60f8      	str	r0, [r7, #12]
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	603b      	str	r3, [r7, #0]
 800521a:	4613      	mov	r3, r2
 800521c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800521e:	f7fd fa67 	bl	80026f0 <HAL_GetTick>
 8005222:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8005224:	88fb      	ldrh	r3, [r7, #6]
 8005226:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800522e:	b2db      	uxtb	r3, r3
 8005230:	2b01      	cmp	r3, #1
 8005232:	d001      	beq.n	8005238 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005234:	2302      	movs	r3, #2
 8005236:	e12a      	b.n	800548e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <HAL_SPI_Transmit+0x36>
 800523e:	88fb      	ldrh	r3, [r7, #6]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d101      	bne.n	8005248 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005244:	2301      	movs	r3, #1
 8005246:	e122      	b.n	800548e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800524e:	2b01      	cmp	r3, #1
 8005250:	d101      	bne.n	8005256 <HAL_SPI_Transmit+0x48>
 8005252:	2302      	movs	r3, #2
 8005254:	e11b      	b.n	800548e <HAL_SPI_Transmit+0x280>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2203      	movs	r2, #3
 8005262:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	88fa      	ldrh	r2, [r7, #6]
 8005276:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	88fa      	ldrh	r2, [r7, #6]
 800527c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2200      	movs	r2, #0
 8005282:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	2200      	movs	r2, #0
 8005288:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2200      	movs	r2, #0
 8005294:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80052a4:	d10f      	bne.n	80052c6 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80052b4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681a      	ldr	r2, [r3, #0]
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80052c4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052d0:	2b40      	cmp	r3, #64	@ 0x40
 80052d2:	d007      	beq.n	80052e4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	681a      	ldr	r2, [r3, #0]
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052e2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052ec:	d152      	bne.n	8005394 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	685b      	ldr	r3, [r3, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d002      	beq.n	80052fc <HAL_SPI_Transmit+0xee>
 80052f6:	8b7b      	ldrh	r3, [r7, #26]
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d145      	bne.n	8005388 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005300:	881a      	ldrh	r2, [r3, #0]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800530c:	1c9a      	adds	r2, r3, #2
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005316:	b29b      	uxth	r3, r3
 8005318:	3b01      	subs	r3, #1
 800531a:	b29a      	uxth	r2, r3
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005320:	e032      	b.n	8005388 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	f003 0302 	and.w	r3, r3, #2
 800532c:	2b02      	cmp	r3, #2
 800532e:	d112      	bne.n	8005356 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005334:	881a      	ldrh	r2, [r3, #0]
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005340:	1c9a      	adds	r2, r3, #2
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800534a:	b29b      	uxth	r3, r3
 800534c:	3b01      	subs	r3, #1
 800534e:	b29a      	uxth	r2, r3
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005354:	e018      	b.n	8005388 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005356:	f7fd f9cb 	bl	80026f0 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	429a      	cmp	r2, r3
 8005364:	d803      	bhi.n	800536e <HAL_SPI_Transmit+0x160>
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800536c:	d102      	bne.n	8005374 <HAL_SPI_Transmit+0x166>
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d109      	bne.n	8005388 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2201      	movs	r2, #1
 8005378:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005384:	2303      	movs	r3, #3
 8005386:	e082      	b.n	800548e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800538c:	b29b      	uxth	r3, r3
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1c7      	bne.n	8005322 <HAL_SPI_Transmit+0x114>
 8005392:	e053      	b.n	800543c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d002      	beq.n	80053a2 <HAL_SPI_Transmit+0x194>
 800539c:	8b7b      	ldrh	r3, [r7, #26]
 800539e:	2b01      	cmp	r3, #1
 80053a0:	d147      	bne.n	8005432 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	330c      	adds	r3, #12
 80053ac:	7812      	ldrb	r2, [r2, #0]
 80053ae:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b4:	1c5a      	adds	r2, r3, #1
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053be:	b29b      	uxth	r3, r3
 80053c0:	3b01      	subs	r3, #1
 80053c2:	b29a      	uxth	r2, r3
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80053c8:	e033      	b.n	8005432 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	689b      	ldr	r3, [r3, #8]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	d113      	bne.n	8005400 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	330c      	adds	r3, #12
 80053e2:	7812      	ldrb	r2, [r2, #0]
 80053e4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ea:	1c5a      	adds	r2, r3, #1
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053f4:	b29b      	uxth	r3, r3
 80053f6:	3b01      	subs	r3, #1
 80053f8:	b29a      	uxth	r2, r3
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053fe:	e018      	b.n	8005432 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005400:	f7fd f976 	bl	80026f0 <HAL_GetTick>
 8005404:	4602      	mov	r2, r0
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	1ad3      	subs	r3, r2, r3
 800540a:	683a      	ldr	r2, [r7, #0]
 800540c:	429a      	cmp	r2, r3
 800540e:	d803      	bhi.n	8005418 <HAL_SPI_Transmit+0x20a>
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005416:	d102      	bne.n	800541e <HAL_SPI_Transmit+0x210>
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d109      	bne.n	8005432 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2200      	movs	r2, #0
 800542a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e02d      	b.n	800548e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005436:	b29b      	uxth	r3, r3
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1c6      	bne.n	80053ca <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800543c:	69fa      	ldr	r2, [r7, #28]
 800543e:	6839      	ldr	r1, [r7, #0]
 8005440:	68f8      	ldr	r0, [r7, #12]
 8005442:	f000 ffb7 	bl	80063b4 <SPI_EndRxTxTransaction>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d002      	beq.n	8005452 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2220      	movs	r2, #32
 8005450:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	689b      	ldr	r3, [r3, #8]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10a      	bne.n	8005470 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	68db      	ldr	r3, [r3, #12]
 8005464:	617b      	str	r3, [r7, #20]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	617b      	str	r3, [r7, #20]
 800546e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005484:	2b00      	cmp	r3, #0
 8005486:	d001      	beq.n	800548c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8005488:	2301      	movs	r3, #1
 800548a:	e000      	b.n	800548e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800548c:	2300      	movs	r3, #0
  }
}
 800548e:	4618      	mov	r0, r3
 8005490:	3720      	adds	r7, #32
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}

08005496 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005496:	b580      	push	{r7, lr}
 8005498:	b088      	sub	sp, #32
 800549a:	af02      	add	r7, sp, #8
 800549c:	60f8      	str	r0, [r7, #12]
 800549e:	60b9      	str	r1, [r7, #8]
 80054a0:	603b      	str	r3, [r7, #0]
 80054a2:	4613      	mov	r3, r2
 80054a4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	2b01      	cmp	r3, #1
 80054b0:	d001      	beq.n	80054b6 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80054b2:	2302      	movs	r3, #2
 80054b4:	e104      	b.n	80056c0 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054be:	d112      	bne.n	80054e6 <HAL_SPI_Receive+0x50>
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d10e      	bne.n	80054e6 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2204      	movs	r2, #4
 80054cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80054d0:	88fa      	ldrh	r2, [r7, #6]
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	4613      	mov	r3, r2
 80054d8:	68ba      	ldr	r2, [r7, #8]
 80054da:	68b9      	ldr	r1, [r7, #8]
 80054dc:	68f8      	ldr	r0, [r7, #12]
 80054de:	f000 f8f3 	bl	80056c8 <HAL_SPI_TransmitReceive>
 80054e2:	4603      	mov	r3, r0
 80054e4:	e0ec      	b.n	80056c0 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054e6:	f7fd f903 	bl	80026f0 <HAL_GetTick>
 80054ea:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d002      	beq.n	80054f8 <HAL_SPI_Receive+0x62>
 80054f2:	88fb      	ldrh	r3, [r7, #6]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d101      	bne.n	80054fc <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 80054f8:	2301      	movs	r3, #1
 80054fa:	e0e1      	b.n	80056c0 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005502:	2b01      	cmp	r3, #1
 8005504:	d101      	bne.n	800550a <HAL_SPI_Receive+0x74>
 8005506:	2302      	movs	r3, #2
 8005508:	e0da      	b.n	80056c0 <HAL_SPI_Receive+0x22a>
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2201      	movs	r2, #1
 800550e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	2204      	movs	r2, #4
 8005516:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2200      	movs	r2, #0
 800551e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	68ba      	ldr	r2, [r7, #8]
 8005524:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	88fa      	ldrh	r2, [r7, #6]
 800552a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	88fa      	ldrh	r2, [r7, #6]
 8005530:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	2200      	movs	r2, #0
 8005536:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	2200      	movs	r2, #0
 8005542:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	2200      	movs	r2, #0
 800554e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005558:	d10f      	bne.n	800557a <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681a      	ldr	r2, [r3, #0]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005568:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681a      	ldr	r2, [r3, #0]
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005578:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005584:	2b40      	cmp	r3, #64	@ 0x40
 8005586:	d007      	beq.n	8005598 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005596:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	68db      	ldr	r3, [r3, #12]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d170      	bne.n	8005682 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80055a0:	e035      	b.n	800560e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	f003 0301 	and.w	r3, r3, #1
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d115      	bne.n	80055dc <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f103 020c 	add.w	r2, r3, #12
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055bc:	7812      	ldrb	r2, [r2, #0]
 80055be:	b2d2      	uxtb	r2, r2
 80055c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055c6:	1c5a      	adds	r2, r3, #1
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	3b01      	subs	r3, #1
 80055d4:	b29a      	uxth	r2, r3
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80055da:	e018      	b.n	800560e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80055dc:	f7fd f888 	bl	80026f0 <HAL_GetTick>
 80055e0:	4602      	mov	r2, r0
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	1ad3      	subs	r3, r2, r3
 80055e6:	683a      	ldr	r2, [r7, #0]
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d803      	bhi.n	80055f4 <HAL_SPI_Receive+0x15e>
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f2:	d102      	bne.n	80055fa <HAL_SPI_Receive+0x164>
 80055f4:	683b      	ldr	r3, [r7, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d109      	bne.n	800560e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e058      	b.n	80056c0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005612:	b29b      	uxth	r3, r3
 8005614:	2b00      	cmp	r3, #0
 8005616:	d1c4      	bne.n	80055a2 <HAL_SPI_Receive+0x10c>
 8005618:	e038      	b.n	800568c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	f003 0301 	and.w	r3, r3, #1
 8005624:	2b01      	cmp	r3, #1
 8005626:	d113      	bne.n	8005650 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68da      	ldr	r2, [r3, #12]
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005632:	b292      	uxth	r2, r2
 8005634:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800563a:	1c9a      	adds	r2, r3, #2
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005644:	b29b      	uxth	r3, r3
 8005646:	3b01      	subs	r3, #1
 8005648:	b29a      	uxth	r2, r3
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800564e:	e018      	b.n	8005682 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005650:	f7fd f84e 	bl	80026f0 <HAL_GetTick>
 8005654:	4602      	mov	r2, r0
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	683a      	ldr	r2, [r7, #0]
 800565c:	429a      	cmp	r2, r3
 800565e:	d803      	bhi.n	8005668 <HAL_SPI_Receive+0x1d2>
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005666:	d102      	bne.n	800566e <HAL_SPI_Receive+0x1d8>
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d109      	bne.n	8005682 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e01e      	b.n	80056c0 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005686:	b29b      	uxth	r3, r3
 8005688:	2b00      	cmp	r3, #0
 800568a:	d1c6      	bne.n	800561a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	6839      	ldr	r1, [r7, #0]
 8005690:	68f8      	ldr	r0, [r7, #12]
 8005692:	f000 fe29 	bl	80062e8 <SPI_EndRxTransaction>
 8005696:	4603      	mov	r3, r0
 8005698:	2b00      	cmp	r3, #0
 800569a:	d002      	beq.n	80056a2 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2220      	movs	r2, #32
 80056a0:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2201      	movs	r2, #1
 80056a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2200      	movs	r2, #0
 80056ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d001      	beq.n	80056be <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80056be:	2300      	movs	r3, #0
  }
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3718      	adds	r7, #24
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}

080056c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80056c8:	b580      	push	{r7, lr}
 80056ca:	b08a      	sub	sp, #40	@ 0x28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80056d6:	2301      	movs	r3, #1
 80056d8:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80056da:	f7fd f809 	bl	80026f0 <HAL_GetTick>
 80056de:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80056e6:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80056ee:	887b      	ldrh	r3, [r7, #2]
 80056f0:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80056f2:	7ffb      	ldrb	r3, [r7, #31]
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d00c      	beq.n	8005712 <HAL_SPI_TransmitReceive+0x4a>
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80056fe:	d106      	bne.n	800570e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d102      	bne.n	800570e <HAL_SPI_TransmitReceive+0x46>
 8005708:	7ffb      	ldrb	r3, [r7, #31]
 800570a:	2b04      	cmp	r3, #4
 800570c:	d001      	beq.n	8005712 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800570e:	2302      	movs	r3, #2
 8005710:	e17f      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d005      	beq.n	8005724 <HAL_SPI_TransmitReceive+0x5c>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2b00      	cmp	r3, #0
 800571c:	d002      	beq.n	8005724 <HAL_SPI_TransmitReceive+0x5c>
 800571e:	887b      	ldrh	r3, [r7, #2]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d101      	bne.n	8005728 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005724:	2301      	movs	r3, #1
 8005726:	e174      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800572e:	2b01      	cmp	r3, #1
 8005730:	d101      	bne.n	8005736 <HAL_SPI_TransmitReceive+0x6e>
 8005732:	2302      	movs	r3, #2
 8005734:	e16d      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x34a>
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	2201      	movs	r2, #1
 800573a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005744:	b2db      	uxtb	r3, r3
 8005746:	2b04      	cmp	r3, #4
 8005748:	d003      	beq.n	8005752 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	2205      	movs	r2, #5
 800574e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2200      	movs	r2, #0
 8005756:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	887a      	ldrh	r2, [r7, #2]
 8005762:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	887a      	ldrh	r2, [r7, #2]
 8005768:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	887a      	ldrh	r2, [r7, #2]
 8005774:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	887a      	ldrh	r2, [r7, #2]
 800577a:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	2200      	movs	r2, #0
 8005780:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	2200      	movs	r2, #0
 8005786:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005792:	2b40      	cmp	r3, #64	@ 0x40
 8005794:	d007      	beq.n	80057a6 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	681a      	ldr	r2, [r3, #0]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80057a4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80057ae:	d17e      	bne.n	80058ae <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d002      	beq.n	80057be <HAL_SPI_TransmitReceive+0xf6>
 80057b8:	8afb      	ldrh	r3, [r7, #22]
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d16c      	bne.n	8005898 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c2:	881a      	ldrh	r2, [r3, #0]
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ce:	1c9a      	adds	r2, r3, #2
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057d8:	b29b      	uxth	r3, r3
 80057da:	3b01      	subs	r3, #1
 80057dc:	b29a      	uxth	r2, r3
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80057e2:	e059      	b.n	8005898 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 0302 	and.w	r3, r3, #2
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d11b      	bne.n	800582a <HAL_SPI_TransmitReceive+0x162>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d016      	beq.n	800582a <HAL_SPI_TransmitReceive+0x162>
 80057fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d113      	bne.n	800582a <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005806:	881a      	ldrh	r2, [r3, #0]
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005812:	1c9a      	adds	r2, r3, #2
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800581c:	b29b      	uxth	r3, r3
 800581e:	3b01      	subs	r3, #1
 8005820:	b29a      	uxth	r2, r3
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005826:	2300      	movs	r3, #0
 8005828:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	f003 0301 	and.w	r3, r3, #1
 8005834:	2b01      	cmp	r3, #1
 8005836:	d119      	bne.n	800586c <HAL_SPI_TransmitReceive+0x1a4>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800583c:	b29b      	uxth	r3, r3
 800583e:	2b00      	cmp	r3, #0
 8005840:	d014      	beq.n	800586c <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68da      	ldr	r2, [r3, #12]
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800584c:	b292      	uxth	r2, r2
 800584e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005854:	1c9a      	adds	r2, r3, #2
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800585e:	b29b      	uxth	r3, r3
 8005860:	3b01      	subs	r3, #1
 8005862:	b29a      	uxth	r2, r3
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005868:	2301      	movs	r3, #1
 800586a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800586c:	f7fc ff40 	bl	80026f0 <HAL_GetTick>
 8005870:	4602      	mov	r2, r0
 8005872:	6a3b      	ldr	r3, [r7, #32]
 8005874:	1ad3      	subs	r3, r2, r3
 8005876:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005878:	429a      	cmp	r2, r3
 800587a:	d80d      	bhi.n	8005898 <HAL_SPI_TransmitReceive+0x1d0>
 800587c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005882:	d009      	beq.n	8005898 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e0bc      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800589c:	b29b      	uxth	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1a0      	bne.n	80057e4 <HAL_SPI_TransmitReceive+0x11c>
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d19b      	bne.n	80057e4 <HAL_SPI_TransmitReceive+0x11c>
 80058ac:	e082      	b.n	80059b4 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d002      	beq.n	80058bc <HAL_SPI_TransmitReceive+0x1f4>
 80058b6:	8afb      	ldrh	r3, [r7, #22]
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d171      	bne.n	80059a0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	330c      	adds	r3, #12
 80058c6:	7812      	ldrb	r2, [r2, #0]
 80058c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ce:	1c5a      	adds	r2, r3, #1
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058d8:	b29b      	uxth	r3, r3
 80058da:	3b01      	subs	r3, #1
 80058dc:	b29a      	uxth	r2, r3
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80058e2:	e05d      	b.n	80059a0 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f003 0302 	and.w	r3, r3, #2
 80058ee:	2b02      	cmp	r3, #2
 80058f0:	d11c      	bne.n	800592c <HAL_SPI_TransmitReceive+0x264>
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80058f6:	b29b      	uxth	r3, r3
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d017      	beq.n	800592c <HAL_SPI_TransmitReceive+0x264>
 80058fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d114      	bne.n	800592c <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	330c      	adds	r3, #12
 800590c:	7812      	ldrb	r2, [r2, #0]
 800590e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005914:	1c5a      	adds	r2, r3, #1
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800591e:	b29b      	uxth	r3, r3
 8005920:	3b01      	subs	r3, #1
 8005922:	b29a      	uxth	r2, r3
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005928:	2300      	movs	r3, #0
 800592a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	689b      	ldr	r3, [r3, #8]
 8005932:	f003 0301 	and.w	r3, r3, #1
 8005936:	2b01      	cmp	r3, #1
 8005938:	d119      	bne.n	800596e <HAL_SPI_TransmitReceive+0x2a6>
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800593e:	b29b      	uxth	r3, r3
 8005940:	2b00      	cmp	r3, #0
 8005942:	d014      	beq.n	800596e <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68da      	ldr	r2, [r3, #12]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594e:	b2d2      	uxtb	r2, r2
 8005950:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005960:	b29b      	uxth	r3, r3
 8005962:	3b01      	subs	r3, #1
 8005964:	b29a      	uxth	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800596a:	2301      	movs	r3, #1
 800596c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800596e:	f7fc febf 	bl	80026f0 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	6a3b      	ldr	r3, [r7, #32]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800597a:	429a      	cmp	r2, r3
 800597c:	d803      	bhi.n	8005986 <HAL_SPI_TransmitReceive+0x2be>
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005984:	d102      	bne.n	800598c <HAL_SPI_TransmitReceive+0x2c4>
 8005986:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005988:	2b00      	cmp	r3, #0
 800598a:	d109      	bne.n	80059a0 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e038      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d19c      	bne.n	80058e4 <HAL_SPI_TransmitReceive+0x21c>
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80059ae:	b29b      	uxth	r3, r3
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d197      	bne.n	80058e4 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80059b4:	6a3a      	ldr	r2, [r7, #32]
 80059b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80059b8:	68f8      	ldr	r0, [r7, #12]
 80059ba:	f000 fcfb 	bl	80063b4 <SPI_EndRxTxTransaction>
 80059be:	4603      	mov	r3, r0
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d008      	beq.n	80059d6 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2220      	movs	r2, #32
 80059c8:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80059d2:	2301      	movs	r3, #1
 80059d4:	e01d      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	689b      	ldr	r3, [r3, #8]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10a      	bne.n	80059f4 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80059de:	2300      	movs	r3, #0
 80059e0:	613b      	str	r3, [r7, #16]
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	68db      	ldr	r3, [r3, #12]
 80059e8:	613b      	str	r3, [r7, #16]
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689b      	ldr	r3, [r3, #8]
 80059f0:	613b      	str	r3, [r7, #16]
 80059f2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d001      	beq.n	8005a10 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e000      	b.n	8005a12 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005a10:	2300      	movs	r3, #0
  }
}
 8005a12:	4618      	mov	r0, r3
 8005a14:	3728      	adds	r7, #40	@ 0x28
 8005a16:	46bd      	mov	sp, r7
 8005a18:	bd80      	pop	{r7, pc}
	...

08005a1c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b084      	sub	sp, #16
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	4613      	mov	r3, r2
 8005a28:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d001      	beq.n	8005a3a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8005a36:	2302      	movs	r3, #2
 8005a38:	e097      	b.n	8005b6a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005a3a:	68bb      	ldr	r3, [r7, #8]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d002      	beq.n	8005a46 <HAL_SPI_Transmit_DMA+0x2a>
 8005a40:	88fb      	ldrh	r3, [r7, #6]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d101      	bne.n	8005a4a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8005a46:	2301      	movs	r3, #1
 8005a48:	e08f      	b.n	8005b6a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d101      	bne.n	8005a58 <HAL_SPI_Transmit_DMA+0x3c>
 8005a54:	2302      	movs	r3, #2
 8005a56:	e088      	b.n	8005b6a <HAL_SPI_Transmit_DMA+0x14e>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2203      	movs	r2, #3
 8005a64:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	68ba      	ldr	r2, [r7, #8]
 8005a72:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	88fa      	ldrh	r2, [r7, #6]
 8005a78:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	88fa      	ldrh	r2, [r7, #6]
 8005a7e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	2200      	movs	r2, #0
 8005a84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005aa6:	d10f      	bne.n	8005ac8 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005ab6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ac6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005acc:	4a29      	ldr	r2, [pc, #164]	@ (8005b74 <HAL_SPI_Transmit_DMA+0x158>)
 8005ace:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ad4:	4a28      	ldr	r2, [pc, #160]	@ (8005b78 <HAL_SPI_Transmit_DMA+0x15c>)
 8005ad6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005adc:	4a27      	ldr	r2, [pc, #156]	@ (8005b7c <HAL_SPI_Transmit_DMA+0x160>)
 8005ade:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af0:	4619      	mov	r1, r3
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	330c      	adds	r3, #12
 8005af8:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005afe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005b00:	f7fd f9c2 	bl	8002e88 <HAL_DMA_Start_IT>
 8005b04:	4603      	mov	r3, r0
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b0e:	f043 0210 	orr.w	r2, r3, #16
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e023      	b.n	8005b6a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b2c:	2b40      	cmp	r3, #64	@ 0x40
 8005b2e:	d007      	beq.n	8005b40 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005b3e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	2200      	movs	r2, #0
 8005b44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	685a      	ldr	r2, [r3, #4]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f042 0220 	orr.w	r2, r2, #32
 8005b56:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685a      	ldr	r2, [r3, #4]
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f042 0202 	orr.w	r2, r2, #2
 8005b66:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005b68:	2300      	movs	r3, #0
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3710      	adds	r7, #16
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bd80      	pop	{r7, pc}
 8005b72:	bf00      	nop
 8005b74:	08006145 	.word	0x08006145
 8005b78:	08005f65 	.word	0x08005f65
 8005b7c:	08006199 	.word	0x08006199

08005b80 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	60f8      	str	r0, [r7, #12]
 8005b88:	60b9      	str	r1, [r7, #8]
 8005b8a:	4613      	mov	r3, r2
 8005b8c:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d001      	beq.n	8005b9e <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8005b9a:	2302      	movs	r3, #2
 8005b9c:	e0a9      	b.n	8005cf2 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d110      	bne.n	8005bc8 <HAL_SPI_Receive_DMA+0x48>
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	685b      	ldr	r3, [r3, #4]
 8005baa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005bae:	d10b      	bne.n	8005bc8 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2204      	movs	r2, #4
 8005bb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8005bb8:	88fb      	ldrh	r3, [r7, #6]
 8005bba:	68ba      	ldr	r2, [r7, #8]
 8005bbc:	68b9      	ldr	r1, [r7, #8]
 8005bbe:	68f8      	ldr	r0, [r7, #12]
 8005bc0:	f000 f8a2 	bl	8005d08 <HAL_SPI_TransmitReceive_DMA>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	e094      	b.n	8005cf2 <HAL_SPI_Receive_DMA+0x172>
  }

  if ((pData == NULL) || (Size == 0U))
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d002      	beq.n	8005bd4 <HAL_SPI_Receive_DMA+0x54>
 8005bce:	88fb      	ldrh	r3, [r7, #6]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d101      	bne.n	8005bd8 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e08c      	b.n	8005cf2 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d101      	bne.n	8005be6 <HAL_SPI_Receive_DMA+0x66>
 8005be2:	2302      	movs	r3, #2
 8005be4:	e085      	b.n	8005cf2 <HAL_SPI_Receive_DMA+0x172>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2201      	movs	r2, #1
 8005bea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  
  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2204      	movs	r2, #4
 8005bf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	68ba      	ldr	r2, [r7, #8]
 8005c00:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	88fa      	ldrh	r2, [r7, #6]
 8005c06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	88fa      	ldrh	r2, [r7, #6]
 8005c0c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	2200      	movs	r2, #0
 8005c12:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->TxXferSize  = 0U;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	2200      	movs	r2, #0
 8005c24:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	689b      	ldr	r3, [r3, #8]
 8005c2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c2e:	d10f      	bne.n	8005c50 <HAL_SPI_Receive_DMA+0xd0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c3e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	681a      	ldr	r2, [r3, #0]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005c4e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c54:	4a29      	ldr	r2, [pc, #164]	@ (8005cfc <HAL_SPI_Receive_DMA+0x17c>)
 8005c56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c5c:	4a28      	ldr	r2, [pc, #160]	@ (8005d00 <HAL_SPI_Receive_DMA+0x180>)
 8005c5e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c64:	4a27      	ldr	r2, [pc, #156]	@ (8005d04 <HAL_SPI_Receive_DMA+0x184>)
 8005c66:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	330c      	adds	r3, #12
 8005c7a:	4619      	mov	r1, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c80:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005c86:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005c88:	f7fd f8fe 	bl	8002e88 <HAL_DMA_Start_IT>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00b      	beq.n	8005caa <HAL_SPI_Receive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c96:	f043 0210 	orr.w	r2, r3, #16
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	e023      	b.n	8005cf2 <HAL_SPI_Receive_DMA+0x172>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cb4:	2b40      	cmp	r3, #64	@ 0x40
 8005cb6:	d007      	beq.n	8005cc8 <HAL_SPI_Receive_DMA+0x148>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005cc6:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	685a      	ldr	r2, [r3, #4]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f042 0220 	orr.w	r2, r2, #32
 8005cde:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	685a      	ldr	r2, [r3, #4]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f042 0201 	orr.w	r2, r2, #1
 8005cee:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005cf0:	2300      	movs	r3, #0
}
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	3710      	adds	r7, #16
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	bd80      	pop	{r7, pc}
 8005cfa:	bf00      	nop
 8005cfc:	08006161 	.word	0x08006161
 8005d00:	0800600d 	.word	0x0800600d
 8005d04:	08006199 	.word	0x08006199

08005d08 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8005d08:	b580      	push	{r7, lr}
 8005d0a:	b086      	sub	sp, #24
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	60f8      	str	r0, [r7, #12]
 8005d10:	60b9      	str	r1, [r7, #8]
 8005d12:	607a      	str	r2, [r7, #4]
 8005d14:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d1c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8005d24:	7dfb      	ldrb	r3, [r7, #23]
 8005d26:	2b01      	cmp	r3, #1
 8005d28:	d00c      	beq.n	8005d44 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8005d2a:	693b      	ldr	r3, [r7, #16]
 8005d2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005d30:	d106      	bne.n	8005d40 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d102      	bne.n	8005d40 <HAL_SPI_TransmitReceive_DMA+0x38>
 8005d3a:	7dfb      	ldrb	r3, [r7, #23]
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d001      	beq.n	8005d44 <HAL_SPI_TransmitReceive_DMA+0x3c>
  {
    return HAL_BUSY;
 8005d40:	2302      	movs	r3, #2
 8005d42:	e0cf      	b.n	8005ee4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d005      	beq.n	8005d56 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d002      	beq.n	8005d56 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8005d50:	887b      	ldrh	r3, [r7, #2]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e0c4      	b.n	8005ee4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d101      	bne.n	8005d68 <HAL_SPI_TransmitReceive_DMA+0x60>
 8005d64:	2302      	movs	r3, #2
 8005d66:	e0bd      	b.n	8005ee4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	2b04      	cmp	r3, #4
 8005d7a:	d003      	beq.n	8005d84 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2205      	movs	r2, #5
 8005d80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	68ba      	ldr	r2, [r7, #8]
 8005d8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	887a      	ldrh	r2, [r7, #2]
 8005d94:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	887a      	ldrh	r2, [r7, #2]
 8005d9a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	687a      	ldr	r2, [r7, #4]
 8005da0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	887a      	ldrh	r2, [r7, #2]
 8005da6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	887a      	ldrh	r2, [r7, #2]
 8005dac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2200      	movs	r2, #0
 8005db2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	2200      	movs	r2, #0
 8005db8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	2b04      	cmp	r3, #4
 8005dc4:	d108      	bne.n	8005dd8 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dca:	4a48      	ldr	r2, [pc, #288]	@ (8005eec <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8005dcc:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dd2:	4a47      	ldr	r2, [pc, #284]	@ (8005ef0 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8005dd4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005dd6:	e007      	b.n	8005de8 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ddc:	4a45      	ldr	r2, [pc, #276]	@ (8005ef4 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8005dde:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005de4:	4a44      	ldr	r2, [pc, #272]	@ (8005ef8 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8005de6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dec:	4a43      	ldr	r2, [pc, #268]	@ (8005efc <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8005dee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005df4:	2200      	movs	r2, #0
 8005df6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	330c      	adds	r3, #12
 8005e02:	4619      	mov	r1, r3
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e08:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e0e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8005e10:	f7fd f83a 	bl	8002e88 <HAL_DMA_Start_IT>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00b      	beq.n	8005e32 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e1e:	f043 0210 	orr.w	r2, r3, #16
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	e058      	b.n	8005ee4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	685a      	ldr	r2, [r3, #4]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f042 0201 	orr.w	r2, r2, #1
 8005e40:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e46:	2200      	movs	r2, #0
 8005e48:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e4e:	2200      	movs	r2, #0
 8005e50:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e56:	2200      	movs	r2, #0
 8005e58:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005e5e:	2200      	movs	r2, #0
 8005e60:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e6a:	4619      	mov	r1, r3
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	330c      	adds	r3, #12
 8005e72:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e78:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8005e7a:	f7fd f805 	bl	8002e88 <HAL_DMA_Start_IT>
 8005e7e:	4603      	mov	r3, r0
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d00b      	beq.n	8005e9c <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e88:	f043 0210 	orr.w	r2, r3, #16
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e023      	b.n	8005ee4 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ea6:	2b40      	cmp	r3, #64	@ 0x40
 8005ea8:	d007      	beq.n	8005eba <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005eb8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	685a      	ldr	r2, [r3, #4]
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f042 0220 	orr.w	r2, r2, #32
 8005ed0:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685a      	ldr	r2, [r3, #4]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f042 0202 	orr.w	r2, r2, #2
 8005ee0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8005ee2:	2300      	movs	r3, #0
}
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	3718      	adds	r7, #24
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bd80      	pop	{r7, pc}
 8005eec:	08006161 	.word	0x08006161
 8005ef0:	0800600d 	.word	0x0800600d
 8005ef4:	0800617d 	.word	0x0800617d
 8005ef8:	080060b5 	.word	0x080060b5
 8005efc:	08006199 	.word	0x08006199

08005f00 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005f00:	b480      	push	{r7}
 8005f02:	b083      	sub	sp, #12
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8005f08:	bf00      	nop
 8005f0a:	370c      	adds	r7, #12
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr

08005f14 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005f14:	b480      	push	{r7}
 8005f16:	b083      	sub	sp, #12
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr

08005f28 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8005f30:	bf00      	nop
 8005f32:	370c      	adds	r7, #12
 8005f34:	46bd      	mov	sp, r7
 8005f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3a:	4770      	bx	lr

08005f3c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b083      	sub	sp, #12
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8005f44:	bf00      	nop
 8005f46:	370c      	adds	r7, #12
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr

08005f50 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005f50:	b480      	push	{r7}
 8005f52:	b083      	sub	sp, #12
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005f58:	bf00      	nop
 8005f5a:	370c      	adds	r7, #12
 8005f5c:	46bd      	mov	sp, r7
 8005f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f62:	4770      	bx	lr

08005f64 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b086      	sub	sp, #24
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f70:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f72:	f7fc fbbd 	bl	80026f0 <HAL_GetTick>
 8005f76:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f86:	d03b      	beq.n	8006000 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8005f88:	697b      	ldr	r3, [r7, #20]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685a      	ldr	r2, [r3, #4]
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f022 0220 	bic.w	r2, r2, #32
 8005f96:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005f98:	697b      	ldr	r3, [r7, #20]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	685a      	ldr	r2, [r3, #4]
 8005f9e:	697b      	ldr	r3, [r7, #20]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f022 0202 	bic.w	r2, r2, #2
 8005fa6:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8005fa8:	693a      	ldr	r2, [r7, #16]
 8005faa:	2164      	movs	r1, #100	@ 0x64
 8005fac:	6978      	ldr	r0, [r7, #20]
 8005fae:	f000 fa01 	bl	80063b4 <SPI_EndRxTxTransaction>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d005      	beq.n	8005fc4 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fbc:	f043 0220 	orr.w	r2, r3, #32
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d10a      	bne.n	8005fe2 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005fcc:	2300      	movs	r3, #0
 8005fce:	60fb      	str	r3, [r7, #12]
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	60fb      	str	r3, [r7, #12]
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	689b      	ldr	r3, [r3, #8]
 8005fde:	60fb      	str	r3, [r7, #12]
 8005fe0:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	2201      	movs	r2, #1
 8005fec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d003      	beq.n	8006000 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8005ff8:	6978      	ldr	r0, [r7, #20]
 8005ffa:	f7ff ffa9 	bl	8005f50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8005ffe:	e002      	b.n	8006006 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8006000:	6978      	ldr	r0, [r7, #20]
 8006002:	f7fb f96b 	bl	80012dc <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006018:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800601a:	f7fc fb69 	bl	80026f0 <HAL_GetTick>
 800601e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800602a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800602e:	d03b      	beq.n	80060a8 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	685a      	ldr	r2, [r3, #4]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f022 0220 	bic.w	r2, r2, #32
 800603e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d10d      	bne.n	8006064 <SPI_DMAReceiveCplt+0x58>
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006050:	d108      	bne.n	8006064 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f022 0203 	bic.w	r2, r2, #3
 8006060:	605a      	str	r2, [r3, #4]
 8006062:	e007      	b.n	8006074 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685a      	ldr	r2, [r3, #4]
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f022 0201 	bic.w	r2, r2, #1
 8006072:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006074:	68ba      	ldr	r2, [r7, #8]
 8006076:	2164      	movs	r1, #100	@ 0x64
 8006078:	68f8      	ldr	r0, [r7, #12]
 800607a:	f000 f935 	bl	80062e8 <SPI_EndRxTransaction>
 800607e:	4603      	mov	r3, r0
 8006080:	2b00      	cmp	r3, #0
 8006082:	d002      	beq.n	800608a <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2220      	movs	r2, #32
 8006088:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	2200      	movs	r2, #0
 800608e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800609c:	2b00      	cmp	r3, #0
 800609e:	d003      	beq.n	80060a8 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80060a0:	68f8      	ldr	r0, [r7, #12]
 80060a2:	f7ff ff55 	bl	8005f50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80060a6:	e002      	b.n	80060ae <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	f7fb f927 	bl	80012fc <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80060ae:	3710      	adds	r7, #16
 80060b0:	46bd      	mov	sp, r7
 80060b2:	bd80      	pop	{r7, pc}

080060b4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b084      	sub	sp, #16
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060c0:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80060c2:	f7fc fb15 	bl	80026f0 <HAL_GetTick>
 80060c6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80060d6:	d02f      	beq.n	8006138 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685a      	ldr	r2, [r3, #4]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f022 0220 	bic.w	r2, r2, #32
 80060e6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80060e8:	68ba      	ldr	r2, [r7, #8]
 80060ea:	2164      	movs	r1, #100	@ 0x64
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 f961 	bl	80063b4 <SPI_EndRxTxTransaction>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d005      	beq.n	8006104 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fc:	f043 0220 	orr.w	r2, r3, #32
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	685a      	ldr	r2, [r3, #4]
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f022 0203 	bic.w	r2, r2, #3
 8006112:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2200      	movs	r2, #0
 8006118:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	2200      	movs	r2, #0
 800611e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	2201      	movs	r2, #1
 8006124:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800612c:	2b00      	cmp	r3, #0
 800612e:	d003      	beq.n	8006138 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006130:	68f8      	ldr	r0, [r7, #12]
 8006132:	f7ff ff0d 	bl	8005f50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006136:	e002      	b.n	800613e <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006138:	68f8      	ldr	r0, [r7, #12]
 800613a:	f7ff fee1 	bl	8005f00 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800613e:	3710      	adds	r7, #16
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006150:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8006152:	68f8      	ldr	r0, [r7, #12]
 8006154:	f7ff fede 	bl	8005f14 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006158:	bf00      	nop
 800615a:	3710      	adds	r7, #16
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b084      	sub	sp, #16
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800616c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800616e:	68f8      	ldr	r0, [r7, #12]
 8006170:	f7ff feda 	bl	8005f28 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006174:	bf00      	nop
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}

0800617c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b084      	sub	sp, #16
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006188:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f7ff fed6 	bl	8005f3c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006190:	bf00      	nop
 8006192:	3710      	adds	r7, #16
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}

08006198 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a4:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f022 0203 	bic.w	r2, r2, #3
 80061b4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061ba:	f043 0210 	orr.w	r2, r3, #16
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2201      	movs	r2, #1
 80061c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f7ff fec0 	bl	8005f50 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80061d0:	bf00      	nop
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b088      	sub	sp, #32
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	603b      	str	r3, [r7, #0]
 80061e4:	4613      	mov	r3, r2
 80061e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80061e8:	f7fc fa82 	bl	80026f0 <HAL_GetTick>
 80061ec:	4602      	mov	r2, r0
 80061ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061f0:	1a9b      	subs	r3, r3, r2
 80061f2:	683a      	ldr	r2, [r7, #0]
 80061f4:	4413      	add	r3, r2
 80061f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80061f8:	f7fc fa7a 	bl	80026f0 <HAL_GetTick>
 80061fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80061fe:	4b39      	ldr	r3, [pc, #228]	@ (80062e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	015b      	lsls	r3, r3, #5
 8006204:	0d1b      	lsrs	r3, r3, #20
 8006206:	69fa      	ldr	r2, [r7, #28]
 8006208:	fb02 f303 	mul.w	r3, r2, r3
 800620c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800620e:	e054      	b.n	80062ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006216:	d050      	beq.n	80062ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006218:	f7fc fa6a 	bl	80026f0 <HAL_GetTick>
 800621c:	4602      	mov	r2, r0
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	1ad3      	subs	r3, r2, r3
 8006222:	69fa      	ldr	r2, [r7, #28]
 8006224:	429a      	cmp	r2, r3
 8006226:	d902      	bls.n	800622e <SPI_WaitFlagStateUntilTimeout+0x56>
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d13d      	bne.n	80062aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	685a      	ldr	r2, [r3, #4]
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800623c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	685b      	ldr	r3, [r3, #4]
 8006242:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006246:	d111      	bne.n	800626c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006250:	d004      	beq.n	800625c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	689b      	ldr	r3, [r3, #8]
 8006256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800625a:	d107      	bne.n	800626c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800626a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006270:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006274:	d10f      	bne.n	8006296 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006284:	601a      	str	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006294:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2201      	movs	r2, #1
 800629a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80062a6:	2303      	movs	r3, #3
 80062a8:	e017      	b.n	80062da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	2b00      	cmp	r3, #0
 80062ae:	d101      	bne.n	80062b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80062b0:	2300      	movs	r3, #0
 80062b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	3b01      	subs	r3, #1
 80062b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689a      	ldr	r2, [r3, #8]
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	4013      	ands	r3, r2
 80062c4:	68ba      	ldr	r2, [r7, #8]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	bf0c      	ite	eq
 80062ca:	2301      	moveq	r3, #1
 80062cc:	2300      	movne	r3, #0
 80062ce:	b2db      	uxtb	r3, r3
 80062d0:	461a      	mov	r2, r3
 80062d2:	79fb      	ldrb	r3, [r7, #7]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d19b      	bne.n	8006210 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80062d8:	2300      	movs	r3, #0
}
 80062da:	4618      	mov	r0, r3
 80062dc:	3720      	adds	r7, #32
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
 80062e2:	bf00      	nop
 80062e4:	2000000c 	.word	0x2000000c

080062e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	b086      	sub	sp, #24
 80062ec:	af02      	add	r7, sp, #8
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80062fc:	d111      	bne.n	8006322 <SPI_EndRxTransaction+0x3a>
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	689b      	ldr	r3, [r3, #8]
 8006302:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006306:	d004      	beq.n	8006312 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	689b      	ldr	r3, [r3, #8]
 800630c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006310:	d107      	bne.n	8006322 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006320:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	685b      	ldr	r3, [r3, #4]
 8006326:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800632a:	d12a      	bne.n	8006382 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	689b      	ldr	r3, [r3, #8]
 8006330:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006334:	d012      	beq.n	800635c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	9300      	str	r3, [sp, #0]
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	2200      	movs	r2, #0
 800633e:	2180      	movs	r1, #128	@ 0x80
 8006340:	68f8      	ldr	r0, [r7, #12]
 8006342:	f7ff ff49 	bl	80061d8 <SPI_WaitFlagStateUntilTimeout>
 8006346:	4603      	mov	r3, r0
 8006348:	2b00      	cmp	r3, #0
 800634a:	d02d      	beq.n	80063a8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006350:	f043 0220 	orr.w	r2, r3, #32
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8006358:	2303      	movs	r3, #3
 800635a:	e026      	b.n	80063aa <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	9300      	str	r3, [sp, #0]
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	2200      	movs	r2, #0
 8006364:	2101      	movs	r1, #1
 8006366:	68f8      	ldr	r0, [r7, #12]
 8006368:	f7ff ff36 	bl	80061d8 <SPI_WaitFlagStateUntilTimeout>
 800636c:	4603      	mov	r3, r0
 800636e:	2b00      	cmp	r3, #0
 8006370:	d01a      	beq.n	80063a8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006376:	f043 0220 	orr.w	r2, r3, #32
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e013      	b.n	80063aa <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	9300      	str	r3, [sp, #0]
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	2200      	movs	r2, #0
 800638a:	2101      	movs	r1, #1
 800638c:	68f8      	ldr	r0, [r7, #12]
 800638e:	f7ff ff23 	bl	80061d8 <SPI_WaitFlagStateUntilTimeout>
 8006392:	4603      	mov	r3, r0
 8006394:	2b00      	cmp	r3, #0
 8006396:	d007      	beq.n	80063a8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800639c:	f043 0220 	orr.w	r2, r3, #32
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80063a4:	2303      	movs	r3, #3
 80063a6:	e000      	b.n	80063aa <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
	...

080063b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b088      	sub	sp, #32
 80063b8:	af02      	add	r7, sp, #8
 80063ba:	60f8      	str	r0, [r7, #12]
 80063bc:	60b9      	str	r1, [r7, #8]
 80063be:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	2201      	movs	r2, #1
 80063c8:	2102      	movs	r1, #2
 80063ca:	68f8      	ldr	r0, [r7, #12]
 80063cc:	f7ff ff04 	bl	80061d8 <SPI_WaitFlagStateUntilTimeout>
 80063d0:	4603      	mov	r3, r0
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d007      	beq.n	80063e6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063da:	f043 0220 	orr.w	r2, r3, #32
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e032      	b.n	800644c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80063e6:	4b1b      	ldr	r3, [pc, #108]	@ (8006454 <SPI_EndRxTxTransaction+0xa0>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a1b      	ldr	r2, [pc, #108]	@ (8006458 <SPI_EndRxTxTransaction+0xa4>)
 80063ec:	fba2 2303 	umull	r2, r3, r2, r3
 80063f0:	0d5b      	lsrs	r3, r3, #21
 80063f2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80063f6:	fb02 f303 	mul.w	r3, r2, r3
 80063fa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006404:	d112      	bne.n	800642c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	2200      	movs	r2, #0
 800640e:	2180      	movs	r1, #128	@ 0x80
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f7ff fee1 	bl	80061d8 <SPI_WaitFlagStateUntilTimeout>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d016      	beq.n	800644a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006420:	f043 0220 	orr.w	r2, r3, #32
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e00f      	b.n	800644c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d00a      	beq.n	8006448 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8006432:	697b      	ldr	r3, [r7, #20]
 8006434:	3b01      	subs	r3, #1
 8006436:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006442:	2b80      	cmp	r3, #128	@ 0x80
 8006444:	d0f2      	beq.n	800642c <SPI_EndRxTxTransaction+0x78>
 8006446:	e000      	b.n	800644a <SPI_EndRxTxTransaction+0x96>
        break;
 8006448:	bf00      	nop
  }

  return HAL_OK;
 800644a:	2300      	movs	r3, #0
}
 800644c:	4618      	mov	r0, r3
 800644e:	3718      	adds	r7, #24
 8006450:	46bd      	mov	sp, r7
 8006452:	bd80      	pop	{r7, pc}
 8006454:	2000000c 	.word	0x2000000c
 8006458:	165e9f81 	.word	0x165e9f81

0800645c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b082      	sub	sp, #8
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e041      	b.n	80064f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d106      	bne.n	8006488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f7fb ff94 	bl	80023b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	2202      	movs	r2, #2
 800648c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	3304      	adds	r3, #4
 8006498:	4619      	mov	r1, r3
 800649a:	4610      	mov	r0, r2
 800649c:	f000 f95e 	bl	800675c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}
	...

080064fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b085      	sub	sp, #20
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800650a:	b2db      	uxtb	r3, r3
 800650c:	2b01      	cmp	r3, #1
 800650e:	d001      	beq.n	8006514 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006510:	2301      	movs	r3, #1
 8006512:	e046      	b.n	80065a2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2202      	movs	r2, #2
 8006518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	4a23      	ldr	r2, [pc, #140]	@ (80065b0 <HAL_TIM_Base_Start+0xb4>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d022      	beq.n	800656c <HAL_TIM_Base_Start+0x70>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800652e:	d01d      	beq.n	800656c <HAL_TIM_Base_Start+0x70>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a1f      	ldr	r2, [pc, #124]	@ (80065b4 <HAL_TIM_Base_Start+0xb8>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d018      	beq.n	800656c <HAL_TIM_Base_Start+0x70>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a1e      	ldr	r2, [pc, #120]	@ (80065b8 <HAL_TIM_Base_Start+0xbc>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d013      	beq.n	800656c <HAL_TIM_Base_Start+0x70>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	4a1c      	ldr	r2, [pc, #112]	@ (80065bc <HAL_TIM_Base_Start+0xc0>)
 800654a:	4293      	cmp	r3, r2
 800654c:	d00e      	beq.n	800656c <HAL_TIM_Base_Start+0x70>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a1b      	ldr	r2, [pc, #108]	@ (80065c0 <HAL_TIM_Base_Start+0xc4>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d009      	beq.n	800656c <HAL_TIM_Base_Start+0x70>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a19      	ldr	r2, [pc, #100]	@ (80065c4 <HAL_TIM_Base_Start+0xc8>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d004      	beq.n	800656c <HAL_TIM_Base_Start+0x70>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4a18      	ldr	r2, [pc, #96]	@ (80065c8 <HAL_TIM_Base_Start+0xcc>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d111      	bne.n	8006590 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	f003 0307 	and.w	r3, r3, #7
 8006576:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	2b06      	cmp	r3, #6
 800657c:	d010      	beq.n	80065a0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	681a      	ldr	r2, [r3, #0]
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f042 0201 	orr.w	r2, r2, #1
 800658c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658e:	e007      	b.n	80065a0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f042 0201 	orr.w	r2, r2, #1
 800659e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065a0:	2300      	movs	r3, #0
}
 80065a2:	4618      	mov	r0, r3
 80065a4:	3714      	adds	r7, #20
 80065a6:	46bd      	mov	sp, r7
 80065a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ac:	4770      	bx	lr
 80065ae:	bf00      	nop
 80065b0:	40010000 	.word	0x40010000
 80065b4:	40000400 	.word	0x40000400
 80065b8:	40000800 	.word	0x40000800
 80065bc:	40000c00 	.word	0x40000c00
 80065c0:	40010400 	.word	0x40010400
 80065c4:	40014000 	.word	0x40014000
 80065c8:	40001800 	.word	0x40001800

080065cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065d6:	2300      	movs	r3, #0
 80065d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80065e0:	2b01      	cmp	r3, #1
 80065e2:	d101      	bne.n	80065e8 <HAL_TIM_ConfigClockSource+0x1c>
 80065e4:	2302      	movs	r3, #2
 80065e6:	e0b4      	b.n	8006752 <HAL_TIM_ConfigClockSource+0x186>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2201      	movs	r2, #1
 80065ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2202      	movs	r2, #2
 80065f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006606:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800660e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006620:	d03e      	beq.n	80066a0 <HAL_TIM_ConfigClockSource+0xd4>
 8006622:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006626:	f200 8087 	bhi.w	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 800662a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800662e:	f000 8086 	beq.w	800673e <HAL_TIM_ConfigClockSource+0x172>
 8006632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006636:	d87f      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 8006638:	2b70      	cmp	r3, #112	@ 0x70
 800663a:	d01a      	beq.n	8006672 <HAL_TIM_ConfigClockSource+0xa6>
 800663c:	2b70      	cmp	r3, #112	@ 0x70
 800663e:	d87b      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 8006640:	2b60      	cmp	r3, #96	@ 0x60
 8006642:	d050      	beq.n	80066e6 <HAL_TIM_ConfigClockSource+0x11a>
 8006644:	2b60      	cmp	r3, #96	@ 0x60
 8006646:	d877      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 8006648:	2b50      	cmp	r3, #80	@ 0x50
 800664a:	d03c      	beq.n	80066c6 <HAL_TIM_ConfigClockSource+0xfa>
 800664c:	2b50      	cmp	r3, #80	@ 0x50
 800664e:	d873      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 8006650:	2b40      	cmp	r3, #64	@ 0x40
 8006652:	d058      	beq.n	8006706 <HAL_TIM_ConfigClockSource+0x13a>
 8006654:	2b40      	cmp	r3, #64	@ 0x40
 8006656:	d86f      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 8006658:	2b30      	cmp	r3, #48	@ 0x30
 800665a:	d064      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15a>
 800665c:	2b30      	cmp	r3, #48	@ 0x30
 800665e:	d86b      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 8006660:	2b20      	cmp	r3, #32
 8006662:	d060      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15a>
 8006664:	2b20      	cmp	r3, #32
 8006666:	d867      	bhi.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
 8006668:	2b00      	cmp	r3, #0
 800666a:	d05c      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15a>
 800666c:	2b10      	cmp	r3, #16
 800666e:	d05a      	beq.n	8006726 <HAL_TIM_ConfigClockSource+0x15a>
 8006670:	e062      	b.n	8006738 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800667a:	683b      	ldr	r3, [r7, #0]
 800667c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006682:	f000 f991 	bl	80069a8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006694:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	68ba      	ldr	r2, [r7, #8]
 800669c:	609a      	str	r2, [r3, #8]
      break;
 800669e:	e04f      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80066a8:	683b      	ldr	r3, [r7, #0]
 80066aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80066b0:	f000 f97a 	bl	80069a8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	689a      	ldr	r2, [r3, #8]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066c2:	609a      	str	r2, [r3, #8]
      break;
 80066c4:	e03c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ca:	683b      	ldr	r3, [r7, #0]
 80066cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80066d2:	461a      	mov	r2, r3
 80066d4:	f000 f8ee 	bl	80068b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	2150      	movs	r1, #80	@ 0x50
 80066de:	4618      	mov	r0, r3
 80066e0:	f000 f947 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 80066e4:	e02c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80066f2:	461a      	mov	r2, r3
 80066f4:	f000 f90d 	bl	8006912 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	2160      	movs	r1, #96	@ 0x60
 80066fe:	4618      	mov	r0, r3
 8006700:	f000 f937 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 8006704:	e01c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006712:	461a      	mov	r2, r3
 8006714:	f000 f8ce 	bl	80068b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	2140      	movs	r1, #64	@ 0x40
 800671e:	4618      	mov	r0, r3
 8006720:	f000 f927 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 8006724:	e00c      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681a      	ldr	r2, [r3, #0]
 800672a:	683b      	ldr	r3, [r7, #0]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4619      	mov	r1, r3
 8006730:	4610      	mov	r0, r2
 8006732:	f000 f91e 	bl	8006972 <TIM_ITRx_SetConfig>
      break;
 8006736:	e003      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006738:	2301      	movs	r3, #1
 800673a:	73fb      	strb	r3, [r7, #15]
      break;
 800673c:	e000      	b.n	8006740 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800673e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2201      	movs	r2, #1
 8006744:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006750:	7bfb      	ldrb	r3, [r7, #15]
}
 8006752:	4618      	mov	r0, r3
 8006754:	3710      	adds	r7, #16
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
	...

0800675c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800675c:	b480      	push	{r7}
 800675e:	b085      	sub	sp, #20
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
 8006764:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	4a46      	ldr	r2, [pc, #280]	@ (8006888 <TIM_Base_SetConfig+0x12c>)
 8006770:	4293      	cmp	r3, r2
 8006772:	d013      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800677a:	d00f      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	4a43      	ldr	r2, [pc, #268]	@ (800688c <TIM_Base_SetConfig+0x130>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d00b      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	4a42      	ldr	r2, [pc, #264]	@ (8006890 <TIM_Base_SetConfig+0x134>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d007      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a41      	ldr	r2, [pc, #260]	@ (8006894 <TIM_Base_SetConfig+0x138>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d003      	beq.n	800679c <TIM_Base_SetConfig+0x40>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	4a40      	ldr	r2, [pc, #256]	@ (8006898 <TIM_Base_SetConfig+0x13c>)
 8006798:	4293      	cmp	r3, r2
 800679a:	d108      	bne.n	80067ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	4313      	orrs	r3, r2
 80067ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	4a35      	ldr	r2, [pc, #212]	@ (8006888 <TIM_Base_SetConfig+0x12c>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d02b      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067bc:	d027      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	4a32      	ldr	r2, [pc, #200]	@ (800688c <TIM_Base_SetConfig+0x130>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d023      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	4a31      	ldr	r2, [pc, #196]	@ (8006890 <TIM_Base_SetConfig+0x134>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d01f      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	4a30      	ldr	r2, [pc, #192]	@ (8006894 <TIM_Base_SetConfig+0x138>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d01b      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	4a2f      	ldr	r2, [pc, #188]	@ (8006898 <TIM_Base_SetConfig+0x13c>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d017      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4a2e      	ldr	r2, [pc, #184]	@ (800689c <TIM_Base_SetConfig+0x140>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d013      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	4a2d      	ldr	r2, [pc, #180]	@ (80068a0 <TIM_Base_SetConfig+0x144>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d00f      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	4a2c      	ldr	r2, [pc, #176]	@ (80068a4 <TIM_Base_SetConfig+0x148>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d00b      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a2b      	ldr	r2, [pc, #172]	@ (80068a8 <TIM_Base_SetConfig+0x14c>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d007      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a2a      	ldr	r2, [pc, #168]	@ (80068ac <TIM_Base_SetConfig+0x150>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d003      	beq.n	800680e <TIM_Base_SetConfig+0xb2>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a29      	ldr	r2, [pc, #164]	@ (80068b0 <TIM_Base_SetConfig+0x154>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d108      	bne.n	8006820 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006814:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	68fa      	ldr	r2, [r7, #12]
 800681c:	4313      	orrs	r3, r2
 800681e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	695b      	ldr	r3, [r3, #20]
 800682a:	4313      	orrs	r3, r2
 800682c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	68fa      	ldr	r2, [r7, #12]
 8006832:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	689a      	ldr	r2, [r3, #8]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800683c:	683b      	ldr	r3, [r7, #0]
 800683e:	681a      	ldr	r2, [r3, #0]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a10      	ldr	r2, [pc, #64]	@ (8006888 <TIM_Base_SetConfig+0x12c>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d003      	beq.n	8006854 <TIM_Base_SetConfig+0xf8>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a12      	ldr	r2, [pc, #72]	@ (8006898 <TIM_Base_SetConfig+0x13c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d103      	bne.n	800685c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	691a      	ldr	r2, [r3, #16]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2201      	movs	r2, #1
 8006860:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	691b      	ldr	r3, [r3, #16]
 8006866:	f003 0301 	and.w	r3, r3, #1
 800686a:	2b01      	cmp	r3, #1
 800686c:	d105      	bne.n	800687a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	691b      	ldr	r3, [r3, #16]
 8006872:	f023 0201 	bic.w	r2, r3, #1
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	611a      	str	r2, [r3, #16]
  }
}
 800687a:	bf00      	nop
 800687c:	3714      	adds	r7, #20
 800687e:	46bd      	mov	sp, r7
 8006880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006884:	4770      	bx	lr
 8006886:	bf00      	nop
 8006888:	40010000 	.word	0x40010000
 800688c:	40000400 	.word	0x40000400
 8006890:	40000800 	.word	0x40000800
 8006894:	40000c00 	.word	0x40000c00
 8006898:	40010400 	.word	0x40010400
 800689c:	40014000 	.word	0x40014000
 80068a0:	40014400 	.word	0x40014400
 80068a4:	40014800 	.word	0x40014800
 80068a8:	40001800 	.word	0x40001800
 80068ac:	40001c00 	.word	0x40001c00
 80068b0:	40002000 	.word	0x40002000

080068b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b087      	sub	sp, #28
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6a1b      	ldr	r3, [r3, #32]
 80068c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	6a1b      	ldr	r3, [r3, #32]
 80068ca:	f023 0201 	bic.w	r2, r3, #1
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	699b      	ldr	r3, [r3, #24]
 80068d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	011b      	lsls	r3, r3, #4
 80068e4:	693a      	ldr	r2, [r7, #16]
 80068e6:	4313      	orrs	r3, r2
 80068e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f023 030a 	bic.w	r3, r3, #10
 80068f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068f2:	697a      	ldr	r2, [r7, #20]
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	4313      	orrs	r3, r2
 80068f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	621a      	str	r2, [r3, #32]
}
 8006906:	bf00      	nop
 8006908:	371c      	adds	r7, #28
 800690a:	46bd      	mov	sp, r7
 800690c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006910:	4770      	bx	lr

08006912 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006912:	b480      	push	{r7}
 8006914:	b087      	sub	sp, #28
 8006916:	af00      	add	r7, sp, #0
 8006918:	60f8      	str	r0, [r7, #12]
 800691a:	60b9      	str	r1, [r7, #8]
 800691c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	6a1b      	ldr	r3, [r3, #32]
 8006922:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	6a1b      	ldr	r3, [r3, #32]
 8006928:	f023 0210 	bic.w	r2, r3, #16
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	699b      	ldr	r3, [r3, #24]
 8006934:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800693c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	031b      	lsls	r3, r3, #12
 8006942:	693a      	ldr	r2, [r7, #16]
 8006944:	4313      	orrs	r3, r2
 8006946:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800694e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	011b      	lsls	r3, r3, #4
 8006954:	697a      	ldr	r2, [r7, #20]
 8006956:	4313      	orrs	r3, r2
 8006958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	693a      	ldr	r2, [r7, #16]
 800695e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	697a      	ldr	r2, [r7, #20]
 8006964:	621a      	str	r2, [r3, #32]
}
 8006966:	bf00      	nop
 8006968:	371c      	adds	r7, #28
 800696a:	46bd      	mov	sp, r7
 800696c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006970:	4770      	bx	lr

08006972 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006972:	b480      	push	{r7}
 8006974:	b085      	sub	sp, #20
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
 800697a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006988:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800698a:	683a      	ldr	r2, [r7, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	4313      	orrs	r3, r2
 8006990:	f043 0307 	orr.w	r3, r3, #7
 8006994:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	68fa      	ldr	r2, [r7, #12]
 800699a:	609a      	str	r2, [r3, #8]
}
 800699c:	bf00      	nop
 800699e:	3714      	adds	r7, #20
 80069a0:	46bd      	mov	sp, r7
 80069a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a6:	4770      	bx	lr

080069a8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
 80069b4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	689b      	ldr	r3, [r3, #8]
 80069ba:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069c2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	021a      	lsls	r2, r3, #8
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	431a      	orrs	r2, r3
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	4313      	orrs	r3, r2
 80069d0:	697a      	ldr	r2, [r7, #20]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	609a      	str	r2, [r3, #8]
}
 80069dc:	bf00      	nop
 80069de:	371c      	adds	r7, #28
 80069e0:	46bd      	mov	sp, r7
 80069e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e6:	4770      	bx	lr

080069e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d101      	bne.n	8006a00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069fc:	2302      	movs	r3, #2
 80069fe:	e05a      	b.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a21      	ldr	r2, [pc, #132]	@ (8006ac4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d022      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4c:	d01d      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d018      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006acc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d013      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a1a      	ldr	r2, [pc, #104]	@ (8006ad0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d00e      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a18      	ldr	r2, [pc, #96]	@ (8006ad4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d009      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a17      	ldr	r2, [pc, #92]	@ (8006ad8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d004      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a15      	ldr	r2, [pc, #84]	@ (8006adc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d10c      	bne.n	8006aa4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	68ba      	ldr	r2, [r7, #8]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68ba      	ldr	r2, [r7, #8]
 8006aa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	40010000 	.word	0x40010000
 8006ac8:	40000400 	.word	0x40000400
 8006acc:	40000800 	.word	0x40000800
 8006ad0:	40000c00 	.word	0x40000c00
 8006ad4:	40010400 	.word	0x40010400
 8006ad8:	40014000 	.word	0x40014000
 8006adc:	40001800 	.word	0x40001800

08006ae0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b082      	sub	sp, #8
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d101      	bne.n	8006af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006aee:	2301      	movs	r3, #1
 8006af0:	e042      	b.n	8006b78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006af8:	b2db      	uxtb	r3, r3
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d106      	bne.n	8006b0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	f7fb fc72 	bl	80023f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2224      	movs	r2, #36	@ 0x24
 8006b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	68da      	ldr	r2, [r3, #12]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fc85 	bl	8007434 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	691a      	ldr	r2, [r3, #16]
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	695a      	ldr	r2, [r3, #20]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	68da      	ldr	r2, [r3, #12]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2220      	movs	r2, #32
 8006b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2220      	movs	r2, #32
 8006b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	2200      	movs	r2, #0
 8006b74:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006b76:	2300      	movs	r3, #0
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3708      	adds	r7, #8
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b0ba      	sub	sp, #232	@ 0xe8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	695b      	ldr	r3, [r3, #20]
 8006ba2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006bac:	2300      	movs	r3, #0
 8006bae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006bb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bb6:	f003 030f 	and.w	r3, r3, #15
 8006bba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006bbe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d10f      	bne.n	8006be6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006bca:	f003 0320 	and.w	r3, r3, #32
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d009      	beq.n	8006be6 <HAL_UART_IRQHandler+0x66>
 8006bd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006bd6:	f003 0320 	and.w	r3, r3, #32
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 fb69 	bl	80072b6 <UART_Receive_IT>
      return;
 8006be4:	e25b      	b.n	800709e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006be6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	f000 80de 	beq.w	8006dac <HAL_UART_IRQHandler+0x22c>
 8006bf0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d106      	bne.n	8006c0a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006bfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c00:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	f000 80d1 	beq.w	8006dac <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006c0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c0e:	f003 0301 	and.w	r3, r3, #1
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d00b      	beq.n	8006c2e <HAL_UART_IRQHandler+0xae>
 8006c16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d005      	beq.n	8006c2e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c26:	f043 0201 	orr.w	r2, r3, #1
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c32:	f003 0304 	and.w	r3, r3, #4
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d00b      	beq.n	8006c52 <HAL_UART_IRQHandler+0xd2>
 8006c3a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d005      	beq.n	8006c52 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c4a:	f043 0202 	orr.w	r2, r3, #2
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006c52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c56:	f003 0302 	and.w	r3, r3, #2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d00b      	beq.n	8006c76 <HAL_UART_IRQHandler+0xf6>
 8006c5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d005      	beq.n	8006c76 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c6e:	f043 0204 	orr.w	r2, r3, #4
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006c76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006c7a:	f003 0308 	and.w	r3, r3, #8
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d011      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x126>
 8006c82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006c86:	f003 0320 	and.w	r3, r3, #32
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d105      	bne.n	8006c9a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006c8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d005      	beq.n	8006ca6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c9e:	f043 0208 	orr.w	r2, r3, #8
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f000 81f2 	beq.w	8007094 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006cb0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006cb4:	f003 0320 	and.w	r3, r3, #32
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d008      	beq.n	8006cce <HAL_UART_IRQHandler+0x14e>
 8006cbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006cc0:	f003 0320 	and.w	r3, r3, #32
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d002      	beq.n	8006cce <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f000 faf4 	bl	80072b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	695b      	ldr	r3, [r3, #20]
 8006cd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cd8:	2b40      	cmp	r3, #64	@ 0x40
 8006cda:	bf0c      	ite	eq
 8006cdc:	2301      	moveq	r3, #1
 8006cde:	2300      	movne	r3, #0
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cea:	f003 0308 	and.w	r3, r3, #8
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d103      	bne.n	8006cfa <HAL_UART_IRQHandler+0x17a>
 8006cf2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d04f      	beq.n	8006d9a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f000 f9fc 	bl	80070f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d0a:	2b40      	cmp	r3, #64	@ 0x40
 8006d0c:	d141      	bne.n	8006d92 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	3314      	adds	r3, #20
 8006d14:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006d1c:	e853 3f00 	ldrex	r3, [r3]
 8006d20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006d24:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006d28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006d2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	3314      	adds	r3, #20
 8006d36:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006d3a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006d3e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d42:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006d46:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006d4a:	e841 2300 	strex	r3, r2, [r1]
 8006d4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006d52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1d9      	bne.n	8006d0e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d013      	beq.n	8006d8a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d66:	4a7e      	ldr	r2, [pc, #504]	@ (8006f60 <HAL_UART_IRQHandler+0x3e0>)
 8006d68:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fc f952 	bl	8003018 <HAL_DMA_Abort_IT>
 8006d74:	4603      	mov	r3, r0
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d016      	beq.n	8006da8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d7e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d80:	687a      	ldr	r2, [r7, #4]
 8006d82:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006d84:	4610      	mov	r0, r2
 8006d86:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d88:	e00e      	b.n	8006da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f99e 	bl	80070cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d90:	e00a      	b.n	8006da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 f99a 	bl	80070cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d98:	e006      	b.n	8006da8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006d9a:	6878      	ldr	r0, [r7, #4]
 8006d9c:	f000 f996 	bl	80070cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006da6:	e175      	b.n	8007094 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006da8:	bf00      	nop
    return;
 8006daa:	e173      	b.n	8007094 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	f040 814f 	bne.w	8007054 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006db6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dba:	f003 0310 	and.w	r3, r3, #16
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 8148 	beq.w	8007054 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006dc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006dc8:	f003 0310 	and.w	r3, r3, #16
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	f000 8141 	beq.w	8007054 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	60bb      	str	r3, [r7, #8]
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	60bb      	str	r3, [r7, #8]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	60bb      	str	r3, [r7, #8]
 8006de6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	695b      	ldr	r3, [r3, #20]
 8006dee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006df2:	2b40      	cmp	r3, #64	@ 0x40
 8006df4:	f040 80b6 	bne.w	8006f64 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006e04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	f000 8145 	beq.w	8007098 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e12:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e16:	429a      	cmp	r2, r3
 8006e18:	f080 813e 	bcs.w	8007098 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006e22:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e28:	69db      	ldr	r3, [r3, #28]
 8006e2a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e2e:	f000 8088 	beq.w	8006f42 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	330c      	adds	r3, #12
 8006e38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006e40:	e853 3f00 	ldrex	r3, [r3]
 8006e44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006e48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006e4c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006e50:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	330c      	adds	r3, #12
 8006e5a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8006e5e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006e62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e66:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006e6a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006e6e:	e841 2300 	strex	r3, r2, [r1]
 8006e72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006e76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d1d9      	bne.n	8006e32 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	3314      	adds	r3, #20
 8006e84:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e86:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006e88:	e853 3f00 	ldrex	r3, [r3]
 8006e8c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006e8e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006e90:	f023 0301 	bic.w	r3, r3, #1
 8006e94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	3314      	adds	r3, #20
 8006e9e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006ea2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006ea6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ea8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006eaa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006eae:	e841 2300 	strex	r3, r2, [r1]
 8006eb2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006eb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1e1      	bne.n	8006e7e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	3314      	adds	r3, #20
 8006ec0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006ec4:	e853 3f00 	ldrex	r3, [r3]
 8006ec8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006eca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006ecc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ed0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	3314      	adds	r3, #20
 8006eda:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006ede:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006ee0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006ee4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006ee6:	e841 2300 	strex	r3, r2, [r1]
 8006eea:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006eec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d1e3      	bne.n	8006eba <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2200      	movs	r2, #0
 8006efe:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	330c      	adds	r3, #12
 8006f06:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f0a:	e853 3f00 	ldrex	r3, [r3]
 8006f0e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006f10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006f12:	f023 0310 	bic.w	r3, r3, #16
 8006f16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	330c      	adds	r3, #12
 8006f20:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006f24:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006f26:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f28:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f2a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f2c:	e841 2300 	strex	r3, r2, [r1]
 8006f30:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006f32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d1e3      	bne.n	8006f00 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7fb fffb 	bl	8002f38 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2202      	movs	r2, #2
 8006f46:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	4619      	mov	r1, r3
 8006f58:	6878      	ldr	r0, [r7, #4]
 8006f5a:	f000 f8c1 	bl	80070e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f5e:	e09b      	b.n	8007098 <HAL_UART_IRQHandler+0x518>
 8006f60:	080071bf 	.word	0x080071bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	1ad3      	subs	r3, r2, r3
 8006f70:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006f78:	b29b      	uxth	r3, r3
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f000 808e 	beq.w	800709c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006f80:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	f000 8089 	beq.w	800709c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	330c      	adds	r3, #12
 8006f90:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f94:	e853 3f00 	ldrex	r3, [r3]
 8006f98:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f9c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006fa0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	330c      	adds	r3, #12
 8006faa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006fae:	647a      	str	r2, [r7, #68]	@ 0x44
 8006fb0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006fb4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006fb6:	e841 2300 	strex	r3, r2, [r1]
 8006fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006fbc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d1e3      	bne.n	8006f8a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	3314      	adds	r3, #20
 8006fc8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fcc:	e853 3f00 	ldrex	r3, [r3]
 8006fd0:	623b      	str	r3, [r7, #32]
   return(result);
 8006fd2:	6a3b      	ldr	r3, [r7, #32]
 8006fd4:	f023 0301 	bic.w	r3, r3, #1
 8006fd8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	3314      	adds	r3, #20
 8006fe2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006fe6:	633a      	str	r2, [r7, #48]	@ 0x30
 8006fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fee:	e841 2300 	strex	r3, r2, [r1]
 8006ff2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d1e3      	bne.n	8006fc2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2220      	movs	r2, #32
 8006ffe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	2200      	movs	r2, #0
 8007006:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	330c      	adds	r3, #12
 800700e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	e853 3f00 	ldrex	r3, [r3]
 8007016:	60fb      	str	r3, [r7, #12]
   return(result);
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	f023 0310 	bic.w	r3, r3, #16
 800701e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	330c      	adds	r3, #12
 8007028:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800702c:	61fa      	str	r2, [r7, #28]
 800702e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007030:	69b9      	ldr	r1, [r7, #24]
 8007032:	69fa      	ldr	r2, [r7, #28]
 8007034:	e841 2300 	strex	r3, r2, [r1]
 8007038:	617b      	str	r3, [r7, #20]
   return(result);
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d1e3      	bne.n	8007008 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007046:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800704a:	4619      	mov	r1, r3
 800704c:	6878      	ldr	r0, [r7, #4]
 800704e:	f000 f847 	bl	80070e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007052:	e023      	b.n	800709c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800705c:	2b00      	cmp	r3, #0
 800705e:	d009      	beq.n	8007074 <HAL_UART_IRQHandler+0x4f4>
 8007060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007068:	2b00      	cmp	r3, #0
 800706a:	d003      	beq.n	8007074 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f8ba 	bl	80071e6 <UART_Transmit_IT>
    return;
 8007072:	e014      	b.n	800709e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007078:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00e      	beq.n	800709e <HAL_UART_IRQHandler+0x51e>
 8007080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007084:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007088:	2b00      	cmp	r3, #0
 800708a:	d008      	beq.n	800709e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800708c:	6878      	ldr	r0, [r7, #4]
 800708e:	f000 f8fa 	bl	8007286 <UART_EndTransmit_IT>
    return;
 8007092:	e004      	b.n	800709e <HAL_UART_IRQHandler+0x51e>
    return;
 8007094:	bf00      	nop
 8007096:	e002      	b.n	800709e <HAL_UART_IRQHandler+0x51e>
      return;
 8007098:	bf00      	nop
 800709a:	e000      	b.n	800709e <HAL_UART_IRQHandler+0x51e>
      return;
 800709c:	bf00      	nop
  }
}
 800709e:	37e8      	adds	r7, #232	@ 0xe8
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80070ac:	bf00      	nop
 80070ae:	370c      	adds	r7, #12
 80070b0:	46bd      	mov	sp, r7
 80070b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b6:	4770      	bx	lr

080070b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b083      	sub	sp, #12
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80070c0:	bf00      	nop
 80070c2:	370c      	adds	r7, #12
 80070c4:	46bd      	mov	sp, r7
 80070c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80070d4:	bf00      	nop
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070de:	4770      	bx	lr

080070e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80070e0:	b480      	push	{r7}
 80070e2:	b083      	sub	sp, #12
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	460b      	mov	r3, r1
 80070ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80070ec:	bf00      	nop
 80070ee:	370c      	adds	r7, #12
 80070f0:	46bd      	mov	sp, r7
 80070f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f6:	4770      	bx	lr

080070f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80070f8:	b480      	push	{r7}
 80070fa:	b095      	sub	sp, #84	@ 0x54
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	330c      	adds	r3, #12
 8007106:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800710a:	e853 3f00 	ldrex	r3, [r3]
 800710e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007112:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	330c      	adds	r3, #12
 800711e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007120:	643a      	str	r2, [r7, #64]	@ 0x40
 8007122:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007124:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007126:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007128:	e841 2300 	strex	r3, r2, [r1]
 800712c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800712e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007130:	2b00      	cmp	r3, #0
 8007132:	d1e5      	bne.n	8007100 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	3314      	adds	r3, #20
 800713a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	e853 3f00 	ldrex	r3, [r3]
 8007142:	61fb      	str	r3, [r7, #28]
   return(result);
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	f023 0301 	bic.w	r3, r3, #1
 800714a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	3314      	adds	r3, #20
 8007152:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007154:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007156:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800715a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e5      	bne.n	8007134 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800716c:	2b01      	cmp	r3, #1
 800716e:	d119      	bne.n	80071a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	330c      	adds	r3, #12
 8007176:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	e853 3f00 	ldrex	r3, [r3]
 800717e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	f023 0310 	bic.w	r3, r3, #16
 8007186:	647b      	str	r3, [r7, #68]	@ 0x44
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	330c      	adds	r3, #12
 800718e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007190:	61ba      	str	r2, [r7, #24]
 8007192:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007194:	6979      	ldr	r1, [r7, #20]
 8007196:	69ba      	ldr	r2, [r7, #24]
 8007198:	e841 2300 	strex	r3, r2, [r1]
 800719c:	613b      	str	r3, [r7, #16]
   return(result);
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d1e5      	bne.n	8007170 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	2220      	movs	r2, #32
 80071a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80071b2:	bf00      	nop
 80071b4:	3754      	adds	r7, #84	@ 0x54
 80071b6:	46bd      	mov	sp, r7
 80071b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071bc:	4770      	bx	lr

080071be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80071be:	b580      	push	{r7, lr}
 80071c0:	b084      	sub	sp, #16
 80071c2:	af00      	add	r7, sp, #0
 80071c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	2200      	movs	r2, #0
 80071d0:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071d8:	68f8      	ldr	r0, [r7, #12]
 80071da:	f7ff ff77 	bl	80070cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80071de:	bf00      	nop
 80071e0:	3710      	adds	r7, #16
 80071e2:	46bd      	mov	sp, r7
 80071e4:	bd80      	pop	{r7, pc}

080071e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80071e6:	b480      	push	{r7}
 80071e8:	b085      	sub	sp, #20
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b21      	cmp	r3, #33	@ 0x21
 80071f8:	d13e      	bne.n	8007278 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	689b      	ldr	r3, [r3, #8]
 80071fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007202:	d114      	bne.n	800722e <UART_Transmit_IT+0x48>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	691b      	ldr	r3, [r3, #16]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d110      	bne.n	800722e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6a1b      	ldr	r3, [r3, #32]
 8007210:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	881b      	ldrh	r3, [r3, #0]
 8007216:	461a      	mov	r2, r3
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007220:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6a1b      	ldr	r3, [r3, #32]
 8007226:	1c9a      	adds	r2, r3, #2
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	621a      	str	r2, [r3, #32]
 800722c:	e008      	b.n	8007240 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6a1b      	ldr	r3, [r3, #32]
 8007232:	1c59      	adds	r1, r3, #1
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	6211      	str	r1, [r2, #32]
 8007238:	781a      	ldrb	r2, [r3, #0]
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007244:	b29b      	uxth	r3, r3
 8007246:	3b01      	subs	r3, #1
 8007248:	b29b      	uxth	r3, r3
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	4619      	mov	r1, r3
 800724e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007250:	2b00      	cmp	r3, #0
 8007252:	d10f      	bne.n	8007274 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68da      	ldr	r2, [r3, #12]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007262:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68da      	ldr	r2, [r3, #12]
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007272:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007274:	2300      	movs	r3, #0
 8007276:	e000      	b.n	800727a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007278:	2302      	movs	r3, #2
  }
}
 800727a:	4618      	mov	r0, r3
 800727c:	3714      	adds	r7, #20
 800727e:	46bd      	mov	sp, r7
 8007280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007284:	4770      	bx	lr

08007286 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007286:	b580      	push	{r7, lr}
 8007288:	b082      	sub	sp, #8
 800728a:	af00      	add	r7, sp, #0
 800728c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68da      	ldr	r2, [r3, #12]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800729c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2220      	movs	r2, #32
 80072a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	f7ff fefc 	bl	80070a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3708      	adds	r7, #8
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}

080072b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80072b6:	b580      	push	{r7, lr}
 80072b8:	b08c      	sub	sp, #48	@ 0x30
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	2b22      	cmp	r3, #34	@ 0x22
 80072c8:	f040 80ae 	bne.w	8007428 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80072d4:	d117      	bne.n	8007306 <UART_Receive_IT+0x50>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d113      	bne.n	8007306 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80072de:	2300      	movs	r3, #0
 80072e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072e6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072f4:	b29a      	uxth	r2, r3
 80072f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072fe:	1c9a      	adds	r2, r3, #2
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	629a      	str	r2, [r3, #40]	@ 0x28
 8007304:	e026      	b.n	8007354 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800730a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800730c:	2300      	movs	r3, #0
 800730e:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	689b      	ldr	r3, [r3, #8]
 8007314:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007318:	d007      	beq.n	800732a <UART_Receive_IT+0x74>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d10a      	bne.n	8007338 <UART_Receive_IT+0x82>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d106      	bne.n	8007338 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	685b      	ldr	r3, [r3, #4]
 8007330:	b2da      	uxtb	r2, r3
 8007332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007334:	701a      	strb	r2, [r3, #0]
 8007336:	e008      	b.n	800734a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	685b      	ldr	r3, [r3, #4]
 800733e:	b2db      	uxtb	r3, r3
 8007340:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007344:	b2da      	uxtb	r2, r3
 8007346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007348:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800734e:	1c5a      	adds	r2, r3, #1
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007358:	b29b      	uxth	r3, r3
 800735a:	3b01      	subs	r3, #1
 800735c:	b29b      	uxth	r3, r3
 800735e:	687a      	ldr	r2, [r7, #4]
 8007360:	4619      	mov	r1, r3
 8007362:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007364:	2b00      	cmp	r3, #0
 8007366:	d15d      	bne.n	8007424 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68da      	ldr	r2, [r3, #12]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f022 0220 	bic.w	r2, r2, #32
 8007376:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68da      	ldr	r2, [r3, #12]
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007386:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	695a      	ldr	r2, [r3, #20]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f022 0201 	bic.w	r2, r2, #1
 8007396:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2220      	movs	r2, #32
 800739c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073aa:	2b01      	cmp	r3, #1
 80073ac:	d135      	bne.n	800741a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	330c      	adds	r3, #12
 80073ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073bc:	697b      	ldr	r3, [r7, #20]
 80073be:	e853 3f00 	ldrex	r3, [r3]
 80073c2:	613b      	str	r3, [r7, #16]
   return(result);
 80073c4:	693b      	ldr	r3, [r7, #16]
 80073c6:	f023 0310 	bic.w	r3, r3, #16
 80073ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	330c      	adds	r3, #12
 80073d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073d4:	623a      	str	r2, [r7, #32]
 80073d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073d8:	69f9      	ldr	r1, [r7, #28]
 80073da:	6a3a      	ldr	r2, [r7, #32]
 80073dc:	e841 2300 	strex	r3, r2, [r1]
 80073e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d1e5      	bne.n	80073b4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f003 0310 	and.w	r3, r3, #16
 80073f2:	2b10      	cmp	r3, #16
 80073f4:	d10a      	bne.n	800740c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80073f6:	2300      	movs	r3, #0
 80073f8:	60fb      	str	r3, [r7, #12]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	60fb      	str	r3, [r7, #12]
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	60fb      	str	r3, [r7, #12]
 800740a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007410:	4619      	mov	r1, r3
 8007412:	6878      	ldr	r0, [r7, #4]
 8007414:	f7ff fe64 	bl	80070e0 <HAL_UARTEx_RxEventCallback>
 8007418:	e002      	b.n	8007420 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800741a:	6878      	ldr	r0, [r7, #4]
 800741c:	f7ff fe4c 	bl	80070b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007420:	2300      	movs	r3, #0
 8007422:	e002      	b.n	800742a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007424:	2300      	movs	r3, #0
 8007426:	e000      	b.n	800742a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007428:	2302      	movs	r3, #2
  }
}
 800742a:	4618      	mov	r0, r3
 800742c:	3730      	adds	r7, #48	@ 0x30
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
	...

08007434 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007434:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007438:	b0c0      	sub	sp, #256	@ 0x100
 800743a:	af00      	add	r7, sp, #0
 800743c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	691b      	ldr	r3, [r3, #16]
 8007448:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800744c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007450:	68d9      	ldr	r1, [r3, #12]
 8007452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	ea40 0301 	orr.w	r3, r0, r1
 800745c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800745e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007462:	689a      	ldr	r2, [r3, #8]
 8007464:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	431a      	orrs	r2, r3
 800746c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007470:	695b      	ldr	r3, [r3, #20]
 8007472:	431a      	orrs	r2, r3
 8007474:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007478:	69db      	ldr	r3, [r3, #28]
 800747a:	4313      	orrs	r3, r2
 800747c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	68db      	ldr	r3, [r3, #12]
 8007488:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800748c:	f021 010c 	bic.w	r1, r1, #12
 8007490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007494:	681a      	ldr	r2, [r3, #0]
 8007496:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800749a:	430b      	orrs	r3, r1
 800749c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800749e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	695b      	ldr	r3, [r3, #20]
 80074a6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80074aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074ae:	6999      	ldr	r1, [r3, #24]
 80074b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	ea40 0301 	orr.w	r3, r0, r1
 80074ba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80074bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074c0:	681a      	ldr	r2, [r3, #0]
 80074c2:	4b8f      	ldr	r3, [pc, #572]	@ (8007700 <UART_SetConfig+0x2cc>)
 80074c4:	429a      	cmp	r2, r3
 80074c6:	d005      	beq.n	80074d4 <UART_SetConfig+0xa0>
 80074c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074cc:	681a      	ldr	r2, [r3, #0]
 80074ce:	4b8d      	ldr	r3, [pc, #564]	@ (8007704 <UART_SetConfig+0x2d0>)
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d104      	bne.n	80074de <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80074d4:	f7fc fe66 	bl	80041a4 <HAL_RCC_GetPCLK2Freq>
 80074d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80074dc:	e003      	b.n	80074e6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80074de:	f7fc fe4d 	bl	800417c <HAL_RCC_GetPCLK1Freq>
 80074e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80074e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074ea:	69db      	ldr	r3, [r3, #28]
 80074ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80074f0:	f040 810c 	bne.w	800770c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80074f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074f8:	2200      	movs	r2, #0
 80074fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80074fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007502:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007506:	4622      	mov	r2, r4
 8007508:	462b      	mov	r3, r5
 800750a:	1891      	adds	r1, r2, r2
 800750c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800750e:	415b      	adcs	r3, r3
 8007510:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007512:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007516:	4621      	mov	r1, r4
 8007518:	eb12 0801 	adds.w	r8, r2, r1
 800751c:	4629      	mov	r1, r5
 800751e:	eb43 0901 	adc.w	r9, r3, r1
 8007522:	f04f 0200 	mov.w	r2, #0
 8007526:	f04f 0300 	mov.w	r3, #0
 800752a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800752e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007532:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007536:	4690      	mov	r8, r2
 8007538:	4699      	mov	r9, r3
 800753a:	4623      	mov	r3, r4
 800753c:	eb18 0303 	adds.w	r3, r8, r3
 8007540:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007544:	462b      	mov	r3, r5
 8007546:	eb49 0303 	adc.w	r3, r9, r3
 800754a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800754e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007552:	685b      	ldr	r3, [r3, #4]
 8007554:	2200      	movs	r2, #0
 8007556:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800755a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800755e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007562:	460b      	mov	r3, r1
 8007564:	18db      	adds	r3, r3, r3
 8007566:	653b      	str	r3, [r7, #80]	@ 0x50
 8007568:	4613      	mov	r3, r2
 800756a:	eb42 0303 	adc.w	r3, r2, r3
 800756e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007570:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007574:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007578:	f7f8 fe26 	bl	80001c8 <__aeabi_uldivmod>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4b61      	ldr	r3, [pc, #388]	@ (8007708 <UART_SetConfig+0x2d4>)
 8007582:	fba3 2302 	umull	r2, r3, r3, r2
 8007586:	095b      	lsrs	r3, r3, #5
 8007588:	011c      	lsls	r4, r3, #4
 800758a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800758e:	2200      	movs	r2, #0
 8007590:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007594:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007598:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800759c:	4642      	mov	r2, r8
 800759e:	464b      	mov	r3, r9
 80075a0:	1891      	adds	r1, r2, r2
 80075a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80075a4:	415b      	adcs	r3, r3
 80075a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80075ac:	4641      	mov	r1, r8
 80075ae:	eb12 0a01 	adds.w	sl, r2, r1
 80075b2:	4649      	mov	r1, r9
 80075b4:	eb43 0b01 	adc.w	fp, r3, r1
 80075b8:	f04f 0200 	mov.w	r2, #0
 80075bc:	f04f 0300 	mov.w	r3, #0
 80075c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80075c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80075c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80075cc:	4692      	mov	sl, r2
 80075ce:	469b      	mov	fp, r3
 80075d0:	4643      	mov	r3, r8
 80075d2:	eb1a 0303 	adds.w	r3, sl, r3
 80075d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80075da:	464b      	mov	r3, r9
 80075dc:	eb4b 0303 	adc.w	r3, fp, r3
 80075e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80075e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80075f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80075f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80075f8:	460b      	mov	r3, r1
 80075fa:	18db      	adds	r3, r3, r3
 80075fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80075fe:	4613      	mov	r3, r2
 8007600:	eb42 0303 	adc.w	r3, r2, r3
 8007604:	647b      	str	r3, [r7, #68]	@ 0x44
 8007606:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800760a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800760e:	f7f8 fddb 	bl	80001c8 <__aeabi_uldivmod>
 8007612:	4602      	mov	r2, r0
 8007614:	460b      	mov	r3, r1
 8007616:	4611      	mov	r1, r2
 8007618:	4b3b      	ldr	r3, [pc, #236]	@ (8007708 <UART_SetConfig+0x2d4>)
 800761a:	fba3 2301 	umull	r2, r3, r3, r1
 800761e:	095b      	lsrs	r3, r3, #5
 8007620:	2264      	movs	r2, #100	@ 0x64
 8007622:	fb02 f303 	mul.w	r3, r2, r3
 8007626:	1acb      	subs	r3, r1, r3
 8007628:	00db      	lsls	r3, r3, #3
 800762a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800762e:	4b36      	ldr	r3, [pc, #216]	@ (8007708 <UART_SetConfig+0x2d4>)
 8007630:	fba3 2302 	umull	r2, r3, r3, r2
 8007634:	095b      	lsrs	r3, r3, #5
 8007636:	005b      	lsls	r3, r3, #1
 8007638:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800763c:	441c      	add	r4, r3
 800763e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007642:	2200      	movs	r2, #0
 8007644:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007648:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800764c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007650:	4642      	mov	r2, r8
 8007652:	464b      	mov	r3, r9
 8007654:	1891      	adds	r1, r2, r2
 8007656:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007658:	415b      	adcs	r3, r3
 800765a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800765c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007660:	4641      	mov	r1, r8
 8007662:	1851      	adds	r1, r2, r1
 8007664:	6339      	str	r1, [r7, #48]	@ 0x30
 8007666:	4649      	mov	r1, r9
 8007668:	414b      	adcs	r3, r1
 800766a:	637b      	str	r3, [r7, #52]	@ 0x34
 800766c:	f04f 0200 	mov.w	r2, #0
 8007670:	f04f 0300 	mov.w	r3, #0
 8007674:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007678:	4659      	mov	r1, fp
 800767a:	00cb      	lsls	r3, r1, #3
 800767c:	4651      	mov	r1, sl
 800767e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007682:	4651      	mov	r1, sl
 8007684:	00ca      	lsls	r2, r1, #3
 8007686:	4610      	mov	r0, r2
 8007688:	4619      	mov	r1, r3
 800768a:	4603      	mov	r3, r0
 800768c:	4642      	mov	r2, r8
 800768e:	189b      	adds	r3, r3, r2
 8007690:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007694:	464b      	mov	r3, r9
 8007696:	460a      	mov	r2, r1
 8007698:	eb42 0303 	adc.w	r3, r2, r3
 800769c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80076ac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80076b0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80076b4:	460b      	mov	r3, r1
 80076b6:	18db      	adds	r3, r3, r3
 80076b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80076ba:	4613      	mov	r3, r2
 80076bc:	eb42 0303 	adc.w	r3, r2, r3
 80076c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80076c6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80076ca:	f7f8 fd7d 	bl	80001c8 <__aeabi_uldivmod>
 80076ce:	4602      	mov	r2, r0
 80076d0:	460b      	mov	r3, r1
 80076d2:	4b0d      	ldr	r3, [pc, #52]	@ (8007708 <UART_SetConfig+0x2d4>)
 80076d4:	fba3 1302 	umull	r1, r3, r3, r2
 80076d8:	095b      	lsrs	r3, r3, #5
 80076da:	2164      	movs	r1, #100	@ 0x64
 80076dc:	fb01 f303 	mul.w	r3, r1, r3
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	00db      	lsls	r3, r3, #3
 80076e4:	3332      	adds	r3, #50	@ 0x32
 80076e6:	4a08      	ldr	r2, [pc, #32]	@ (8007708 <UART_SetConfig+0x2d4>)
 80076e8:	fba2 2303 	umull	r2, r3, r2, r3
 80076ec:	095b      	lsrs	r3, r3, #5
 80076ee:	f003 0207 	and.w	r2, r3, #7
 80076f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4422      	add	r2, r4
 80076fa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80076fc:	e106      	b.n	800790c <UART_SetConfig+0x4d8>
 80076fe:	bf00      	nop
 8007700:	40011000 	.word	0x40011000
 8007704:	40011400 	.word	0x40011400
 8007708:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800770c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007710:	2200      	movs	r2, #0
 8007712:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007716:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800771a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800771e:	4642      	mov	r2, r8
 8007720:	464b      	mov	r3, r9
 8007722:	1891      	adds	r1, r2, r2
 8007724:	6239      	str	r1, [r7, #32]
 8007726:	415b      	adcs	r3, r3
 8007728:	627b      	str	r3, [r7, #36]	@ 0x24
 800772a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800772e:	4641      	mov	r1, r8
 8007730:	1854      	adds	r4, r2, r1
 8007732:	4649      	mov	r1, r9
 8007734:	eb43 0501 	adc.w	r5, r3, r1
 8007738:	f04f 0200 	mov.w	r2, #0
 800773c:	f04f 0300 	mov.w	r3, #0
 8007740:	00eb      	lsls	r3, r5, #3
 8007742:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007746:	00e2      	lsls	r2, r4, #3
 8007748:	4614      	mov	r4, r2
 800774a:	461d      	mov	r5, r3
 800774c:	4643      	mov	r3, r8
 800774e:	18e3      	adds	r3, r4, r3
 8007750:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007754:	464b      	mov	r3, r9
 8007756:	eb45 0303 	adc.w	r3, r5, r3
 800775a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800775e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	2200      	movs	r2, #0
 8007766:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800776a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800776e:	f04f 0200 	mov.w	r2, #0
 8007772:	f04f 0300 	mov.w	r3, #0
 8007776:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800777a:	4629      	mov	r1, r5
 800777c:	008b      	lsls	r3, r1, #2
 800777e:	4621      	mov	r1, r4
 8007780:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007784:	4621      	mov	r1, r4
 8007786:	008a      	lsls	r2, r1, #2
 8007788:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800778c:	f7f8 fd1c 	bl	80001c8 <__aeabi_uldivmod>
 8007790:	4602      	mov	r2, r0
 8007792:	460b      	mov	r3, r1
 8007794:	4b60      	ldr	r3, [pc, #384]	@ (8007918 <UART_SetConfig+0x4e4>)
 8007796:	fba3 2302 	umull	r2, r3, r3, r2
 800779a:	095b      	lsrs	r3, r3, #5
 800779c:	011c      	lsls	r4, r3, #4
 800779e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80077a2:	2200      	movs	r2, #0
 80077a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80077a8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80077ac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80077b0:	4642      	mov	r2, r8
 80077b2:	464b      	mov	r3, r9
 80077b4:	1891      	adds	r1, r2, r2
 80077b6:	61b9      	str	r1, [r7, #24]
 80077b8:	415b      	adcs	r3, r3
 80077ba:	61fb      	str	r3, [r7, #28]
 80077bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80077c0:	4641      	mov	r1, r8
 80077c2:	1851      	adds	r1, r2, r1
 80077c4:	6139      	str	r1, [r7, #16]
 80077c6:	4649      	mov	r1, r9
 80077c8:	414b      	adcs	r3, r1
 80077ca:	617b      	str	r3, [r7, #20]
 80077cc:	f04f 0200 	mov.w	r2, #0
 80077d0:	f04f 0300 	mov.w	r3, #0
 80077d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80077d8:	4659      	mov	r1, fp
 80077da:	00cb      	lsls	r3, r1, #3
 80077dc:	4651      	mov	r1, sl
 80077de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80077e2:	4651      	mov	r1, sl
 80077e4:	00ca      	lsls	r2, r1, #3
 80077e6:	4610      	mov	r0, r2
 80077e8:	4619      	mov	r1, r3
 80077ea:	4603      	mov	r3, r0
 80077ec:	4642      	mov	r2, r8
 80077ee:	189b      	adds	r3, r3, r2
 80077f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80077f4:	464b      	mov	r3, r9
 80077f6:	460a      	mov	r2, r1
 80077f8:	eb42 0303 	adc.w	r3, r2, r3
 80077fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007800:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007804:	685b      	ldr	r3, [r3, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	67bb      	str	r3, [r7, #120]	@ 0x78
 800780a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800780c:	f04f 0200 	mov.w	r2, #0
 8007810:	f04f 0300 	mov.w	r3, #0
 8007814:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007818:	4649      	mov	r1, r9
 800781a:	008b      	lsls	r3, r1, #2
 800781c:	4641      	mov	r1, r8
 800781e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007822:	4641      	mov	r1, r8
 8007824:	008a      	lsls	r2, r1, #2
 8007826:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800782a:	f7f8 fccd 	bl	80001c8 <__aeabi_uldivmod>
 800782e:	4602      	mov	r2, r0
 8007830:	460b      	mov	r3, r1
 8007832:	4611      	mov	r1, r2
 8007834:	4b38      	ldr	r3, [pc, #224]	@ (8007918 <UART_SetConfig+0x4e4>)
 8007836:	fba3 2301 	umull	r2, r3, r3, r1
 800783a:	095b      	lsrs	r3, r3, #5
 800783c:	2264      	movs	r2, #100	@ 0x64
 800783e:	fb02 f303 	mul.w	r3, r2, r3
 8007842:	1acb      	subs	r3, r1, r3
 8007844:	011b      	lsls	r3, r3, #4
 8007846:	3332      	adds	r3, #50	@ 0x32
 8007848:	4a33      	ldr	r2, [pc, #204]	@ (8007918 <UART_SetConfig+0x4e4>)
 800784a:	fba2 2303 	umull	r2, r3, r2, r3
 800784e:	095b      	lsrs	r3, r3, #5
 8007850:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007854:	441c      	add	r4, r3
 8007856:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800785a:	2200      	movs	r2, #0
 800785c:	673b      	str	r3, [r7, #112]	@ 0x70
 800785e:	677a      	str	r2, [r7, #116]	@ 0x74
 8007860:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007864:	4642      	mov	r2, r8
 8007866:	464b      	mov	r3, r9
 8007868:	1891      	adds	r1, r2, r2
 800786a:	60b9      	str	r1, [r7, #8]
 800786c:	415b      	adcs	r3, r3
 800786e:	60fb      	str	r3, [r7, #12]
 8007870:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007874:	4641      	mov	r1, r8
 8007876:	1851      	adds	r1, r2, r1
 8007878:	6039      	str	r1, [r7, #0]
 800787a:	4649      	mov	r1, r9
 800787c:	414b      	adcs	r3, r1
 800787e:	607b      	str	r3, [r7, #4]
 8007880:	f04f 0200 	mov.w	r2, #0
 8007884:	f04f 0300 	mov.w	r3, #0
 8007888:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800788c:	4659      	mov	r1, fp
 800788e:	00cb      	lsls	r3, r1, #3
 8007890:	4651      	mov	r1, sl
 8007892:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007896:	4651      	mov	r1, sl
 8007898:	00ca      	lsls	r2, r1, #3
 800789a:	4610      	mov	r0, r2
 800789c:	4619      	mov	r1, r3
 800789e:	4603      	mov	r3, r0
 80078a0:	4642      	mov	r2, r8
 80078a2:	189b      	adds	r3, r3, r2
 80078a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80078a6:	464b      	mov	r3, r9
 80078a8:	460a      	mov	r2, r1
 80078aa:	eb42 0303 	adc.w	r3, r2, r3
 80078ae:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80078b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	2200      	movs	r2, #0
 80078b8:	663b      	str	r3, [r7, #96]	@ 0x60
 80078ba:	667a      	str	r2, [r7, #100]	@ 0x64
 80078bc:	f04f 0200 	mov.w	r2, #0
 80078c0:	f04f 0300 	mov.w	r3, #0
 80078c4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80078c8:	4649      	mov	r1, r9
 80078ca:	008b      	lsls	r3, r1, #2
 80078cc:	4641      	mov	r1, r8
 80078ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80078d2:	4641      	mov	r1, r8
 80078d4:	008a      	lsls	r2, r1, #2
 80078d6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80078da:	f7f8 fc75 	bl	80001c8 <__aeabi_uldivmod>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007918 <UART_SetConfig+0x4e4>)
 80078e4:	fba3 1302 	umull	r1, r3, r3, r2
 80078e8:	095b      	lsrs	r3, r3, #5
 80078ea:	2164      	movs	r1, #100	@ 0x64
 80078ec:	fb01 f303 	mul.w	r3, r1, r3
 80078f0:	1ad3      	subs	r3, r2, r3
 80078f2:	011b      	lsls	r3, r3, #4
 80078f4:	3332      	adds	r3, #50	@ 0x32
 80078f6:	4a08      	ldr	r2, [pc, #32]	@ (8007918 <UART_SetConfig+0x4e4>)
 80078f8:	fba2 2303 	umull	r2, r3, r2, r3
 80078fc:	095b      	lsrs	r3, r3, #5
 80078fe:	f003 020f 	and.w	r2, r3, #15
 8007902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4422      	add	r2, r4
 800790a:	609a      	str	r2, [r3, #8]
}
 800790c:	bf00      	nop
 800790e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007912:	46bd      	mov	sp, r7
 8007914:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007918:	51eb851f 	.word	0x51eb851f

0800791c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800791c:	b084      	sub	sp, #16
 800791e:	b480      	push	{r7}
 8007920:	b085      	sub	sp, #20
 8007922:	af00      	add	r7, sp, #0
 8007924:	6078      	str	r0, [r7, #4]
 8007926:	f107 001c 	add.w	r0, r7, #28
 800792a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800792e:	2300      	movs	r3, #0
 8007930:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8007932:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007934:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007936:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800793a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800793c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800793e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007940:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8007942:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8007946:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8007956:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800795a:	68fa      	ldr	r2, [r7, #12]
 800795c:	431a      	orrs	r2, r3
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007962:	2300      	movs	r3, #0
}
 8007964:	4618      	mov	r0, r3
 8007966:	3714      	adds	r7, #20
 8007968:	46bd      	mov	sp, r7
 800796a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800796e:	b004      	add	sp, #16
 8007970:	4770      	bx	lr

08007972 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007972:	b480      	push	{r7}
 8007974:	b083      	sub	sp, #12
 8007976:	af00      	add	r7, sp, #0
 8007978:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8007980:	4618      	mov	r0, r3
 8007982:	370c      	adds	r7, #12
 8007984:	46bd      	mov	sp, r7
 8007986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798a:	4770      	bx	lr

0800798c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800798c:	b480      	push	{r7}
 800798e:	b083      	sub	sp, #12
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	681a      	ldr	r2, [r3, #0]
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr

080079ae <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80079ae:	b480      	push	{r7}
 80079b0:	b083      	sub	sp, #12
 80079b2:	af00      	add	r7, sp, #0
 80079b4:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2203      	movs	r2, #3
 80079ba:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	370c      	adds	r7, #12
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80079ca:	b480      	push	{r7}
 80079cc:	b083      	sub	sp, #12
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f003 0303 	and.w	r3, r3, #3
}
 80079da:	4618      	mov	r0, r3
 80079dc:	370c      	adds	r7, #12
 80079de:	46bd      	mov	sp, r7
 80079e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e4:	4770      	bx	lr

080079e6 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b085      	sub	sp, #20
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80079f0:	2300      	movs	r3, #0
 80079f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681a      	ldr	r2, [r3, #0]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007a00:	683b      	ldr	r3, [r7, #0]
 8007a02:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007a04:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007a0a:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007a10:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007a12:	68fa      	ldr	r2, [r7, #12]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	68db      	ldr	r3, [r3, #12]
 8007a1c:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007a20:	f023 030f 	bic.w	r3, r3, #15
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	431a      	orrs	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007a2c:	2300      	movs	r3, #0
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a38:	4770      	bx	lr

08007a3a <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007a3a:	b480      	push	{r7}
 8007a3c:	b083      	sub	sp, #12
 8007a3e:	af00      	add	r7, sp, #0
 8007a40:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	691b      	ldr	r3, [r3, #16]
 8007a46:	b2db      	uxtb	r3, r3
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	370c      	adds	r7, #12
 8007a4c:	46bd      	mov	sp, r7
 8007a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a52:	4770      	bx	lr

08007a54 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b085      	sub	sp, #20
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	3314      	adds	r3, #20
 8007a62:	461a      	mov	r2, r3
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	4413      	add	r3, r2
 8007a68:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
}  
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3714      	adds	r7, #20
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr

08007a7a <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007a7a:	b480      	push	{r7}
 8007a7c:	b085      	sub	sp, #20
 8007a7e:	af00      	add	r7, sp, #0
 8007a80:	6078      	str	r0, [r7, #4]
 8007a82:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007a84:	2300      	movs	r3, #0
 8007a86:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007a88:	683b      	ldr	r3, [r7, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	685a      	ldr	r2, [r3, #4]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007aa0:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007aa6:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007aac:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007aae:	68fa      	ldr	r2, [r7, #12]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab8:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	431a      	orrs	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007ac4:	2300      	movs	r3, #0

}
 8007ac6:	4618      	mov	r0, r3
 8007ac8:	3714      	adds	r7, #20
 8007aca:	46bd      	mov	sp, r7
 8007acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad0:	4770      	bx	lr

08007ad2 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b088      	sub	sp, #32
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	6078      	str	r0, [r7, #4]
 8007ada:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007ae0:	2310      	movs	r3, #16
 8007ae2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ae4:	2340      	movs	r3, #64	@ 0x40
 8007ae6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ae8:	2300      	movs	r3, #0
 8007aea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007aec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007af0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007af2:	f107 0308 	add.w	r3, r7, #8
 8007af6:	4619      	mov	r1, r3
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f7ff ff74 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007afe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b02:	2110      	movs	r1, #16
 8007b04:	6878      	ldr	r0, [r7, #4]
 8007b06:	f000 f9d7 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007b0a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b0c:	69fb      	ldr	r3, [r7, #28]
}
 8007b0e:	4618      	mov	r0, r3
 8007b10:	3720      	adds	r7, #32
 8007b12:	46bd      	mov	sp, r7
 8007b14:	bd80      	pop	{r7, pc}

08007b16 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007b16:	b580      	push	{r7, lr}
 8007b18:	b088      	sub	sp, #32
 8007b1a:	af00      	add	r7, sp, #0
 8007b1c:	6078      	str	r0, [r7, #4]
 8007b1e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007b20:	683b      	ldr	r3, [r7, #0]
 8007b22:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007b24:	2311      	movs	r3, #17
 8007b26:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b28:	2340      	movs	r3, #64	@ 0x40
 8007b2a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b34:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b36:	f107 0308 	add.w	r3, r7, #8
 8007b3a:	4619      	mov	r1, r3
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	f7ff ff52 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007b42:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b46:	2111      	movs	r1, #17
 8007b48:	6878      	ldr	r0, [r7, #4]
 8007b4a:	f000 f9b5 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007b4e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b50:	69fb      	ldr	r3, [r7, #28]
}
 8007b52:	4618      	mov	r0, r3
 8007b54:	3720      	adds	r7, #32
 8007b56:	46bd      	mov	sp, r7
 8007b58:	bd80      	pop	{r7, pc}

08007b5a <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007b5a:	b580      	push	{r7, lr}
 8007b5c:	b088      	sub	sp, #32
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
 8007b62:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8007b68:	2312      	movs	r3, #18
 8007b6a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007b6c:	2340      	movs	r3, #64	@ 0x40
 8007b6e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007b70:	2300      	movs	r3, #0
 8007b72:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007b74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007b78:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007b7a:	f107 0308 	add.w	r3, r7, #8
 8007b7e:	4619      	mov	r1, r3
 8007b80:	6878      	ldr	r0, [r7, #4]
 8007b82:	f7ff ff30 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b8a:	2112      	movs	r1, #18
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f000 f993 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007b92:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007b94:	69fb      	ldr	r3, [r7, #28]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	3720      	adds	r7, #32
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	bd80      	pop	{r7, pc}

08007b9e <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b088      	sub	sp, #32
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
 8007ba6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8007bac:	2318      	movs	r3, #24
 8007bae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007bb0:	2340      	movs	r3, #64	@ 0x40
 8007bb2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bb4:	2300      	movs	r3, #0
 8007bb6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bb8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007bbc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007bbe:	f107 0308 	add.w	r3, r7, #8
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f7ff ff0e 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8007bca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bce:	2118      	movs	r1, #24
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 f971 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007bd6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007bd8:	69fb      	ldr	r3, [r7, #28]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3720      	adds	r7, #32
 8007bde:	46bd      	mov	sp, r7
 8007be0:	bd80      	pop	{r7, pc}

08007be2 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8007be2:	b580      	push	{r7, lr}
 8007be4:	b088      	sub	sp, #32
 8007be6:	af00      	add	r7, sp, #0
 8007be8:	6078      	str	r0, [r7, #4]
 8007bea:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8007bf0:	2319      	movs	r3, #25
 8007bf2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007bf4:	2340      	movs	r3, #64	@ 0x40
 8007bf6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007bfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c00:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c02:	f107 0308 	add.w	r3, r7, #8
 8007c06:	4619      	mov	r1, r3
 8007c08:	6878      	ldr	r0, [r7, #4]
 8007c0a:	f7ff feec 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8007c0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c12:	2119      	movs	r1, #25
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f000 f94f 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007c1a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c1c:	69fb      	ldr	r3, [r7, #28]
}
 8007c1e:	4618      	mov	r0, r3
 8007c20:	3720      	adds	r7, #32
 8007c22:	46bd      	mov	sp, r7
 8007c24:	bd80      	pop	{r7, pc}
	...

08007c28 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8007c30:	2300      	movs	r3, #0
 8007c32:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8007c34:	230c      	movs	r3, #12
 8007c36:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c38:	2340      	movs	r3, #64	@ 0x40
 8007c3a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c44:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c46:	f107 0308 	add.w	r3, r7, #8
 8007c4a:	4619      	mov	r1, r3
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7ff feca 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8007c52:	4a05      	ldr	r2, [pc, #20]	@ (8007c68 <SDMMC_CmdStopTransfer+0x40>)
 8007c54:	210c      	movs	r1, #12
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 f92e 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007c5c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007c5e:	69fb      	ldr	r3, [r7, #28]
}
 8007c60:	4618      	mov	r0, r3
 8007c62:	3720      	adds	r7, #32
 8007c64:	46bd      	mov	sp, r7
 8007c66:	bd80      	pop	{r7, pc}
 8007c68:	05f5e100 	.word	0x05f5e100

08007c6c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b08a      	sub	sp, #40	@ 0x28
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8007c78:	683b      	ldr	r3, [r7, #0]
 8007c7a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8007c7c:	2307      	movs	r3, #7
 8007c7e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007c80:	2340      	movs	r3, #64	@ 0x40
 8007c82:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007c84:	2300      	movs	r3, #0
 8007c86:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007c88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007c8c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007c8e:	f107 0310 	add.w	r3, r7, #16
 8007c92:	4619      	mov	r1, r3
 8007c94:	68f8      	ldr	r0, [r7, #12]
 8007c96:	f7ff fea6 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8007c9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c9e:	2107      	movs	r1, #7
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	f000 f909 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007ca6:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8007ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007caa:	4618      	mov	r0, r3
 8007cac:	3728      	adds	r7, #40	@ 0x28
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	bd80      	pop	{r7, pc}

08007cb2 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8007cb2:	b580      	push	{r7, lr}
 8007cb4:	b088      	sub	sp, #32
 8007cb6:	af00      	add	r7, sp, #0
 8007cb8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007cca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007cce:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007cd0:	f107 0308 	add.w	r3, r7, #8
 8007cd4:	4619      	mov	r1, r3
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f7ff fe85 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8007cdc:	6878      	ldr	r0, [r7, #4]
 8007cde:	f000 fb23 	bl	8008328 <SDMMC_GetCmdError>
 8007ce2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007ce4:	69fb      	ldr	r3, [r7, #28]
}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3720      	adds	r7, #32
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b088      	sub	sp, #32
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8007cf6:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8007cfa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8007cfc:	2308      	movs	r3, #8
 8007cfe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d00:	2340      	movs	r3, #64	@ 0x40
 8007d02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d04:	2300      	movs	r3, #0
 8007d06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d08:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d0c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d0e:	f107 0308 	add.w	r3, r7, #8
 8007d12:	4619      	mov	r1, r3
 8007d14:	6878      	ldr	r0, [r7, #4]
 8007d16:	f7ff fe66 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8007d1a:	6878      	ldr	r0, [r7, #4]
 8007d1c:	f000 fab6 	bl	800828c <SDMMC_GetCmdResp7>
 8007d20:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d22:	69fb      	ldr	r3, [r7, #28]
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3720      	adds	r7, #32
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}

08007d2c <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b088      	sub	sp, #32
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8007d3a:	2337      	movs	r3, #55	@ 0x37
 8007d3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d3e:	2340      	movs	r3, #64	@ 0x40
 8007d40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d42:	2300      	movs	r3, #0
 8007d44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d4a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d4c:	f107 0308 	add.w	r3, r7, #8
 8007d50:	4619      	mov	r1, r3
 8007d52:	6878      	ldr	r0, [r7, #4]
 8007d54:	f7ff fe47 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8007d58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007d5c:	2137      	movs	r1, #55	@ 0x37
 8007d5e:	6878      	ldr	r0, [r7, #4]
 8007d60:	f000 f8aa 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007d64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007d66:	69fb      	ldr	r3, [r7, #28]
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3720      	adds	r7, #32
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}

08007d70 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b088      	sub	sp, #32
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
 8007d78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007d80:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007d84:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8007d86:	2329      	movs	r3, #41	@ 0x29
 8007d88:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007d8a:	2340      	movs	r3, #64	@ 0x40
 8007d8c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007d8e:	2300      	movs	r3, #0
 8007d90:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007d92:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d96:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007d98:	f107 0308 	add.w	r3, r7, #8
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	6878      	ldr	r0, [r7, #4]
 8007da0:	f7ff fe21 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8007da4:	6878      	ldr	r0, [r7, #4]
 8007da6:	f000 f9bd 	bl	8008124 <SDMMC_GetCmdResp3>
 8007daa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007dac:	69fb      	ldr	r3, [r7, #28]
}
 8007dae:	4618      	mov	r0, r3
 8007db0:	3720      	adds	r7, #32
 8007db2:	46bd      	mov	sp, r7
 8007db4:	bd80      	pop	{r7, pc}

08007db6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8007db6:	b580      	push	{r7, lr}
 8007db8:	b088      	sub	sp, #32
 8007dba:	af00      	add	r7, sp, #0
 8007dbc:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8007dc2:	2302      	movs	r3, #2
 8007dc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007dc6:	23c0      	movs	r3, #192	@ 0xc0
 8007dc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007dce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007dd2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007dd4:	f107 0308 	add.w	r3, r7, #8
 8007dd8:	4619      	mov	r1, r3
 8007dda:	6878      	ldr	r0, [r7, #4]
 8007ddc:	f7ff fe03 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007de0:	6878      	ldr	r0, [r7, #4]
 8007de2:	f000 f957 	bl	8008094 <SDMMC_GetCmdResp2>
 8007de6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007de8:	69fb      	ldr	r3, [r7, #28]
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3720      	adds	r7, #32
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b088      	sub	sp, #32
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	6078      	str	r0, [r7, #4]
 8007dfa:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8007e00:	2309      	movs	r3, #9
 8007e02:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8007e04:	23c0      	movs	r3, #192	@ 0xc0
 8007e06:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e0c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e10:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e12:	f107 0308 	add.w	r3, r7, #8
 8007e16:	4619      	mov	r1, r3
 8007e18:	6878      	ldr	r0, [r7, #4]
 8007e1a:	f7ff fde4 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f000 f938 	bl	8008094 <SDMMC_GetCmdResp2>
 8007e24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e26:	69fb      	ldr	r3, [r7, #28]
}
 8007e28:	4618      	mov	r0, r3
 8007e2a:	3720      	adds	r7, #32
 8007e2c:	46bd      	mov	sp, r7
 8007e2e:	bd80      	pop	{r7, pc}

08007e30 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b088      	sub	sp, #32
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
 8007e38:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8007e3e:	2303      	movs	r3, #3
 8007e40:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e42:	2340      	movs	r3, #64	@ 0x40
 8007e44:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e46:	2300      	movs	r3, #0
 8007e48:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e4a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e4e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e50:	f107 0308 	add.w	r3, r7, #8
 8007e54:	4619      	mov	r1, r3
 8007e56:	6878      	ldr	r0, [r7, #4]
 8007e58:	f7ff fdc5 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8007e5c:	683a      	ldr	r2, [r7, #0]
 8007e5e:	2103      	movs	r1, #3
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 f99d 	bl	80081a0 <SDMMC_GetCmdResp6>
 8007e66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007e68:	69fb      	ldr	r3, [r7, #28]
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3720      	adds	r7, #32
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}

08007e72 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8007e72:	b580      	push	{r7, lr}
 8007e74:	b088      	sub	sp, #32
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	6078      	str	r0, [r7, #4]
 8007e7a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8007e80:	230d      	movs	r3, #13
 8007e82:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007e84:	2340      	movs	r3, #64	@ 0x40
 8007e86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007e8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e90:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007e92:	f107 0308 	add.w	r3, r7, #8
 8007e96:	4619      	mov	r1, r3
 8007e98:	6878      	ldr	r0, [r7, #4]
 8007e9a:	f7ff fda4 	bl	80079e6 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8007e9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ea2:	210d      	movs	r1, #13
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 f807 	bl	8007eb8 <SDMMC_GetCmdResp1>
 8007eaa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007eac:	69fb      	ldr	r3, [r7, #28]
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3720      	adds	r7, #32
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
	...

08007eb8 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b088      	sub	sp, #32
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	460b      	mov	r3, r1
 8007ec2:	607a      	str	r2, [r7, #4]
 8007ec4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8007ec6:	4b70      	ldr	r3, [pc, #448]	@ (8008088 <SDMMC_GetCmdResp1+0x1d0>)
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	4a70      	ldr	r2, [pc, #448]	@ (800808c <SDMMC_GetCmdResp1+0x1d4>)
 8007ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed0:	0a5a      	lsrs	r2, r3, #9
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	fb02 f303 	mul.w	r3, r2, r3
 8007ed8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8007eda:	69fb      	ldr	r3, [r7, #28]
 8007edc:	1e5a      	subs	r2, r3, #1
 8007ede:	61fa      	str	r2, [r7, #28]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d102      	bne.n	8007eea <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8007ee4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007ee8:	e0c9      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007eee:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d0ef      	beq.n	8007eda <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d1ea      	bne.n	8007eda <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d004      	beq.n	8007f1a <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	2204      	movs	r2, #4
 8007f14:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8007f16:	2304      	movs	r3, #4
 8007f18:	e0b1      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f1e:	f003 0301 	and.w	r3, r3, #1
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d004      	beq.n	8007f30 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	2201      	movs	r2, #1
 8007f2a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f2c:	2301      	movs	r3, #1
 8007f2e:	e0a6      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	22c5      	movs	r2, #197	@ 0xc5
 8007f34:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8007f36:	68f8      	ldr	r0, [r7, #12]
 8007f38:	f7ff fd7f 	bl	8007a3a <SDIO_GetCommandResponse>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	461a      	mov	r2, r3
 8007f40:	7afb      	ldrb	r3, [r7, #11]
 8007f42:	4293      	cmp	r3, r2
 8007f44:	d001      	beq.n	8007f4a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8007f46:	2301      	movs	r3, #1
 8007f48:	e099      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8007f4a:	2100      	movs	r1, #0
 8007f4c:	68f8      	ldr	r0, [r7, #12]
 8007f4e:	f7ff fd81 	bl	8007a54 <SDIO_GetResponse>
 8007f52:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8007f54:	697a      	ldr	r2, [r7, #20]
 8007f56:	4b4e      	ldr	r3, [pc, #312]	@ (8008090 <SDMMC_GetCmdResp1+0x1d8>)
 8007f58:	4013      	ands	r3, r2
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d101      	bne.n	8007f62 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8007f5e:	2300      	movs	r3, #0
 8007f60:	e08d      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	da02      	bge.n	8007f6e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8007f68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007f6c:	e087      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8007f6e:	697b      	ldr	r3, [r7, #20]
 8007f70:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d001      	beq.n	8007f7c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8007f78:	2340      	movs	r3, #64	@ 0x40
 8007f7a:	e080      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8007f7c:	697b      	ldr	r3, [r7, #20]
 8007f7e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d001      	beq.n	8007f8a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8007f86:	2380      	movs	r3, #128	@ 0x80
 8007f88:	e079      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8007f8a:	697b      	ldr	r3, [r7, #20]
 8007f8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d002      	beq.n	8007f9a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8007f94:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f98:	e071      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d002      	beq.n	8007faa <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8007fa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007fa8:	e069      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d002      	beq.n	8007fba <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8007fb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fb8:	e061      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d002      	beq.n	8007fca <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8007fc4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007fc8:	e059      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d002      	beq.n	8007fda <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8007fd4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007fd8:	e051      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d002      	beq.n	8007fea <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8007fe4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007fe8:	e049      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d002      	beq.n	8007ffa <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8007ff4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8007ff8:	e041      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008000:	2b00      	cmp	r3, #0
 8008002:	d002      	beq.n	800800a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008004:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008008:	e039      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008010:	2b00      	cmp	r3, #0
 8008012:	d002      	beq.n	800801a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008014:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008018:	e031      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800801a:	697b      	ldr	r3, [r7, #20]
 800801c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008020:	2b00      	cmp	r3, #0
 8008022:	d002      	beq.n	800802a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008024:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008028:	e029      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800802a:	697b      	ldr	r3, [r7, #20]
 800802c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008030:	2b00      	cmp	r3, #0
 8008032:	d002      	beq.n	800803a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008034:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008038:	e021      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800803a:	697b      	ldr	r3, [r7, #20]
 800803c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008040:	2b00      	cmp	r3, #0
 8008042:	d002      	beq.n	800804a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008044:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008048:	e019      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800804a:	697b      	ldr	r3, [r7, #20]
 800804c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008050:	2b00      	cmp	r3, #0
 8008052:	d002      	beq.n	800805a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008054:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008058:	e011      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800805a:	697b      	ldr	r3, [r7, #20]
 800805c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008060:	2b00      	cmp	r3, #0
 8008062:	d002      	beq.n	800806a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008064:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8008068:	e009      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	f003 0308 	and.w	r3, r3, #8
 8008070:	2b00      	cmp	r3, #0
 8008072:	d002      	beq.n	800807a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008074:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8008078:	e001      	b.n	800807e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800807a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800807e:	4618      	mov	r0, r3
 8008080:	3720      	adds	r7, #32
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}
 8008086:	bf00      	nop
 8008088:	2000000c 	.word	0x2000000c
 800808c:	10624dd3 	.word	0x10624dd3
 8008090:	fdffe008 	.word	0xfdffe008

08008094 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8008094:	b480      	push	{r7}
 8008096:	b085      	sub	sp, #20
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800809c:	4b1f      	ldr	r3, [pc, #124]	@ (800811c <SDMMC_GetCmdResp2+0x88>)
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a1f      	ldr	r2, [pc, #124]	@ (8008120 <SDMMC_GetCmdResp2+0x8c>)
 80080a2:	fba2 2303 	umull	r2, r3, r2, r3
 80080a6:	0a5b      	lsrs	r3, r3, #9
 80080a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080ac:	fb02 f303 	mul.w	r3, r2, r3
 80080b0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	1e5a      	subs	r2, r3, #1
 80080b6:	60fa      	str	r2, [r7, #12]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d102      	bne.n	80080c2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80080bc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80080c0:	e026      	b.n	8008110 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080c6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80080c8:	68bb      	ldr	r3, [r7, #8]
 80080ca:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d0ef      	beq.n	80080b2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d1ea      	bne.n	80080b2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080e0:	f003 0304 	and.w	r3, r3, #4
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d004      	beq.n	80080f2 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2204      	movs	r2, #4
 80080ec:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80080ee:	2304      	movs	r3, #4
 80080f0:	e00e      	b.n	8008110 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80080f6:	f003 0301 	and.w	r3, r3, #1
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d004      	beq.n	8008108 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2201      	movs	r2, #1
 8008102:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008104:	2301      	movs	r3, #1
 8008106:	e003      	b.n	8008110 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	22c5      	movs	r2, #197	@ 0xc5
 800810c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800810e:	2300      	movs	r3, #0
}
 8008110:	4618      	mov	r0, r3
 8008112:	3714      	adds	r7, #20
 8008114:	46bd      	mov	sp, r7
 8008116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811a:	4770      	bx	lr
 800811c:	2000000c 	.word	0x2000000c
 8008120:	10624dd3 	.word	0x10624dd3

08008124 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800812c:	4b1a      	ldr	r3, [pc, #104]	@ (8008198 <SDMMC_GetCmdResp3+0x74>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4a1a      	ldr	r2, [pc, #104]	@ (800819c <SDMMC_GetCmdResp3+0x78>)
 8008132:	fba2 2303 	umull	r2, r3, r2, r3
 8008136:	0a5b      	lsrs	r3, r3, #9
 8008138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800813c:	fb02 f303 	mul.w	r3, r2, r3
 8008140:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	1e5a      	subs	r2, r3, #1
 8008146:	60fa      	str	r2, [r7, #12]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d102      	bne.n	8008152 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800814c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008150:	e01b      	b.n	800818a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008156:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800815e:	2b00      	cmp	r3, #0
 8008160:	d0ef      	beq.n	8008142 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1ea      	bne.n	8008142 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008170:	f003 0304 	and.w	r3, r3, #4
 8008174:	2b00      	cmp	r3, #0
 8008176:	d004      	beq.n	8008182 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2204      	movs	r2, #4
 800817c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800817e:	2304      	movs	r3, #4
 8008180:	e003      	b.n	800818a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	22c5      	movs	r2, #197	@ 0xc5
 8008186:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008188:	2300      	movs	r3, #0
}
 800818a:	4618      	mov	r0, r3
 800818c:	3714      	adds	r7, #20
 800818e:	46bd      	mov	sp, r7
 8008190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008194:	4770      	bx	lr
 8008196:	bf00      	nop
 8008198:	2000000c 	.word	0x2000000c
 800819c:	10624dd3 	.word	0x10624dd3

080081a0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b088      	sub	sp, #32
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	60f8      	str	r0, [r7, #12]
 80081a8:	460b      	mov	r3, r1
 80081aa:	607a      	str	r2, [r7, #4]
 80081ac:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80081ae:	4b35      	ldr	r3, [pc, #212]	@ (8008284 <SDMMC_GetCmdResp6+0xe4>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	4a35      	ldr	r2, [pc, #212]	@ (8008288 <SDMMC_GetCmdResp6+0xe8>)
 80081b4:	fba2 2303 	umull	r2, r3, r2, r3
 80081b8:	0a5b      	lsrs	r3, r3, #9
 80081ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081be:	fb02 f303 	mul.w	r3, r2, r3
 80081c2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	1e5a      	subs	r2, r3, #1
 80081c8:	61fa      	str	r2, [r7, #28]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d102      	bne.n	80081d4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80081ce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80081d2:	e052      	b.n	800827a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081d8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80081da:	69bb      	ldr	r3, [r7, #24]
 80081dc:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d0ef      	beq.n	80081c4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80081e4:	69bb      	ldr	r3, [r7, #24]
 80081e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d1ea      	bne.n	80081c4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081f2:	f003 0304 	and.w	r3, r3, #4
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d004      	beq.n	8008204 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2204      	movs	r2, #4
 80081fe:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008200:	2304      	movs	r3, #4
 8008202:	e03a      	b.n	800827a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008208:	f003 0301 	and.w	r3, r3, #1
 800820c:	2b00      	cmp	r3, #0
 800820e:	d004      	beq.n	800821a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	2201      	movs	r2, #1
 8008214:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008216:	2301      	movs	r3, #1
 8008218:	e02f      	b.n	800827a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800821a:	68f8      	ldr	r0, [r7, #12]
 800821c:	f7ff fc0d 	bl	8007a3a <SDIO_GetCommandResponse>
 8008220:	4603      	mov	r3, r0
 8008222:	461a      	mov	r2, r3
 8008224:	7afb      	ldrb	r3, [r7, #11]
 8008226:	4293      	cmp	r3, r2
 8008228:	d001      	beq.n	800822e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800822a:	2301      	movs	r3, #1
 800822c:	e025      	b.n	800827a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	22c5      	movs	r2, #197	@ 0xc5
 8008232:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008234:	2100      	movs	r1, #0
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f7ff fc0c 	bl	8007a54 <SDIO_GetResponse>
 800823c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8008244:	2b00      	cmp	r3, #0
 8008246:	d106      	bne.n	8008256 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	0c1b      	lsrs	r3, r3, #16
 800824c:	b29a      	uxth	r2, r3
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8008252:	2300      	movs	r3, #0
 8008254:	e011      	b.n	800827a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800825c:	2b00      	cmp	r3, #0
 800825e:	d002      	beq.n	8008266 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008260:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008264:	e009      	b.n	800827a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800826c:	2b00      	cmp	r3, #0
 800826e:	d002      	beq.n	8008276 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008270:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008274:	e001      	b.n	800827a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8008276:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800827a:	4618      	mov	r0, r3
 800827c:	3720      	adds	r7, #32
 800827e:	46bd      	mov	sp, r7
 8008280:	bd80      	pop	{r7, pc}
 8008282:	bf00      	nop
 8008284:	2000000c 	.word	0x2000000c
 8008288:	10624dd3 	.word	0x10624dd3

0800828c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008294:	4b22      	ldr	r3, [pc, #136]	@ (8008320 <SDMMC_GetCmdResp7+0x94>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a22      	ldr	r2, [pc, #136]	@ (8008324 <SDMMC_GetCmdResp7+0x98>)
 800829a:	fba2 2303 	umull	r2, r3, r2, r3
 800829e:	0a5b      	lsrs	r3, r3, #9
 80082a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082a4:	fb02 f303 	mul.w	r3, r2, r3
 80082a8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	1e5a      	subs	r2, r3, #1
 80082ae:	60fa      	str	r2, [r7, #12]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d102      	bne.n	80082ba <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80082b4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80082b8:	e02c      	b.n	8008314 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082be:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d0ef      	beq.n	80082aa <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80082ca:	68bb      	ldr	r3, [r7, #8]
 80082cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d1ea      	bne.n	80082aa <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082d8:	f003 0304 	and.w	r3, r3, #4
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d004      	beq.n	80082ea <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	2204      	movs	r2, #4
 80082e4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80082e6:	2304      	movs	r3, #4
 80082e8:	e014      	b.n	8008314 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80082ee:	f003 0301 	and.w	r3, r3, #1
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d004      	beq.n	8008300 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2201      	movs	r2, #1
 80082fa:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80082fc:	2301      	movs	r3, #1
 80082fe:	e009      	b.n	8008314 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008308:	2b00      	cmp	r3, #0
 800830a:	d002      	beq.n	8008312 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2240      	movs	r2, #64	@ 0x40
 8008310:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8008312:	2300      	movs	r3, #0
  
}
 8008314:	4618      	mov	r0, r3
 8008316:	3714      	adds	r7, #20
 8008318:	46bd      	mov	sp, r7
 800831a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831e:	4770      	bx	lr
 8008320:	2000000c 	.word	0x2000000c
 8008324:	10624dd3 	.word	0x10624dd3

08008328 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008328:	b480      	push	{r7}
 800832a:	b085      	sub	sp, #20
 800832c:	af00      	add	r7, sp, #0
 800832e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008330:	4b11      	ldr	r3, [pc, #68]	@ (8008378 <SDMMC_GetCmdError+0x50>)
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a11      	ldr	r2, [pc, #68]	@ (800837c <SDMMC_GetCmdError+0x54>)
 8008336:	fba2 2303 	umull	r2, r3, r2, r3
 800833a:	0a5b      	lsrs	r3, r3, #9
 800833c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008340:	fb02 f303 	mul.w	r3, r2, r3
 8008344:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	1e5a      	subs	r2, r3, #1
 800834a:	60fa      	str	r2, [r7, #12]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d102      	bne.n	8008356 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008350:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008354:	e009      	b.n	800836a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800835a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800835e:	2b00      	cmp	r3, #0
 8008360:	d0f1      	beq.n	8008346 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	22c5      	movs	r2, #197	@ 0xc5
 8008366:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3714      	adds	r7, #20
 800836e:	46bd      	mov	sp, r7
 8008370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008374:	4770      	bx	lr
 8008376:	bf00      	nop
 8008378:	2000000c 	.word	0x2000000c
 800837c:	10624dd3 	.word	0x10624dd3

08008380 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8008384:	4904      	ldr	r1, [pc, #16]	@ (8008398 <MX_FATFS_Init+0x18>)
 8008386:	4805      	ldr	r0, [pc, #20]	@ (800839c <MX_FATFS_Init+0x1c>)
 8008388:	f002 fcf0 	bl	800ad6c <FATFS_LinkDriver>
 800838c:	4603      	mov	r3, r0
 800838e:	461a      	mov	r2, r3
 8008390:	4b03      	ldr	r3, [pc, #12]	@ (80083a0 <MX_FATFS_Init+0x20>)
 8008392:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008394:	bf00      	nop
 8008396:	bd80      	pop	{r7, pc}
 8008398:	20000574 	.word	0x20000574
 800839c:	0800bedc 	.word	0x0800bedc
 80083a0:	20000570 	.word	0x20000570

080083a4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 80083a4:	b480      	push	{r7}
 80083a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 80083a8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 80083aa:	4618      	mov	r0, r3
 80083ac:	46bd      	mov	sp, r7
 80083ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083b2:	4770      	bx	lr

080083b4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80083ba:	2300      	movs	r3, #0
 80083bc:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80083be:	f000 f86b 	bl	8008498 <BSP_SD_IsDetected>
 80083c2:	4603      	mov	r3, r0
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d001      	beq.n	80083cc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e005      	b.n	80083d8 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80083cc:	4804      	ldr	r0, [pc, #16]	@ (80083e0 <BSP_SD_Init+0x2c>)
 80083ce:	f7fb fefd 	bl	80041cc <HAL_SD_Init>
 80083d2:	4603      	mov	r3, r0
 80083d4:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80083d6:	79fb      	ldrb	r3, [r7, #7]
}
 80083d8:	4618      	mov	r0, r3
 80083da:	3708      	adds	r7, #8
 80083dc:	46bd      	mov	sp, r7
 80083de:	bd80      	pop	{r7, pc}
 80083e0:	200000fc 	.word	0x200000fc

080083e4 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 80083e4:	b580      	push	{r7, lr}
 80083e6:	b088      	sub	sp, #32
 80083e8:	af02      	add	r7, sp, #8
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	607a      	str	r2, [r7, #4]
 80083f0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	9300      	str	r3, [sp, #0]
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	68ba      	ldr	r2, [r7, #8]
 80083fe:	68f9      	ldr	r1, [r7, #12]
 8008400:	4806      	ldr	r0, [pc, #24]	@ (800841c <BSP_SD_ReadBlocks+0x38>)
 8008402:	f7fb ff93 	bl	800432c <HAL_SD_ReadBlocks>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d001      	beq.n	8008410 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800840c:	2301      	movs	r3, #1
 800840e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8008410:	7dfb      	ldrb	r3, [r7, #23]
}
 8008412:	4618      	mov	r0, r3
 8008414:	3718      	adds	r7, #24
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}
 800841a:	bf00      	nop
 800841c:	200000fc 	.word	0x200000fc

08008420 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b088      	sub	sp, #32
 8008424:	af02      	add	r7, sp, #8
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	60b9      	str	r1, [r7, #8]
 800842a:	607a      	str	r2, [r7, #4]
 800842c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800842e:	2300      	movs	r3, #0
 8008430:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	68ba      	ldr	r2, [r7, #8]
 800843a:	68f9      	ldr	r1, [r7, #12]
 800843c:	4806      	ldr	r0, [pc, #24]	@ (8008458 <BSP_SD_WriteBlocks+0x38>)
 800843e:	f7fc f95b 	bl	80046f8 <HAL_SD_WriteBlocks>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d001      	beq.n	800844c <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8008448:	2301      	movs	r3, #1
 800844a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800844c:	7dfb      	ldrb	r3, [r7, #23]
}
 800844e:	4618      	mov	r0, r3
 8008450:	3718      	adds	r7, #24
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	200000fc 	.word	0x200000fc

0800845c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8008460:	4805      	ldr	r0, [pc, #20]	@ (8008478 <BSP_SD_GetCardState+0x1c>)
 8008462:	f7fc fca7 	bl	8004db4 <HAL_SD_GetCardState>
 8008466:	4603      	mov	r3, r0
 8008468:	2b04      	cmp	r3, #4
 800846a:	bf14      	ite	ne
 800846c:	2301      	movne	r3, #1
 800846e:	2300      	moveq	r3, #0
 8008470:	b2db      	uxtb	r3, r3
}
 8008472:	4618      	mov	r0, r3
 8008474:	bd80      	pop	{r7, pc}
 8008476:	bf00      	nop
 8008478:	200000fc 	.word	0x200000fc

0800847c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b082      	sub	sp, #8
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8008484:	6879      	ldr	r1, [r7, #4]
 8008486:	4803      	ldr	r0, [pc, #12]	@ (8008494 <BSP_SD_GetCardInfo+0x18>)
 8008488:	f7fc fc68 	bl	8004d5c <HAL_SD_GetCardInfo>
}
 800848c:	bf00      	nop
 800848e:	3708      	adds	r7, #8
 8008490:	46bd      	mov	sp, r7
 8008492:	bd80      	pop	{r7, pc}
 8008494:	200000fc 	.word	0x200000fc

08008498 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8008498:	b480      	push	{r7}
 800849a:	b083      	sub	sp, #12
 800849c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800849e:	2301      	movs	r3, #1
 80084a0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 80084a2:	79fb      	ldrb	r3, [r7, #7]
 80084a4:	b2db      	uxtb	r3, r3
}
 80084a6:	4618      	mov	r0, r3
 80084a8:	370c      	adds	r7, #12
 80084aa:	46bd      	mov	sp, r7
 80084ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b0:	4770      	bx	lr
	...

080084b4 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b082      	sub	sp, #8
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	4603      	mov	r3, r0
 80084bc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80084be:	4b0b      	ldr	r3, [pc, #44]	@ (80084ec <SD_CheckStatus+0x38>)
 80084c0:	2201      	movs	r2, #1
 80084c2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80084c4:	f7ff ffca 	bl	800845c <BSP_SD_GetCardState>
 80084c8:	4603      	mov	r3, r0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d107      	bne.n	80084de <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80084ce:	4b07      	ldr	r3, [pc, #28]	@ (80084ec <SD_CheckStatus+0x38>)
 80084d0:	781b      	ldrb	r3, [r3, #0]
 80084d2:	b2db      	uxtb	r3, r3
 80084d4:	f023 0301 	bic.w	r3, r3, #1
 80084d8:	b2da      	uxtb	r2, r3
 80084da:	4b04      	ldr	r3, [pc, #16]	@ (80084ec <SD_CheckStatus+0x38>)
 80084dc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80084de:	4b03      	ldr	r3, [pc, #12]	@ (80084ec <SD_CheckStatus+0x38>)
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	b2db      	uxtb	r3, r3
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3708      	adds	r7, #8
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}
 80084ec:	20000015 	.word	0x20000015

080084f0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80084f0:	b580      	push	{r7, lr}
 80084f2:	b082      	sub	sp, #8
 80084f4:	af00      	add	r7, sp, #0
 80084f6:	4603      	mov	r3, r0
 80084f8:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 80084fa:	4b0b      	ldr	r3, [pc, #44]	@ (8008528 <SD_initialize+0x38>)
 80084fc:	2201      	movs	r2, #1
 80084fe:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8008500:	f7ff ff58 	bl	80083b4 <BSP_SD_Init>
 8008504:	4603      	mov	r3, r0
 8008506:	2b00      	cmp	r3, #0
 8008508:	d107      	bne.n	800851a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800850a:	79fb      	ldrb	r3, [r7, #7]
 800850c:	4618      	mov	r0, r3
 800850e:	f7ff ffd1 	bl	80084b4 <SD_CheckStatus>
 8008512:	4603      	mov	r3, r0
 8008514:	461a      	mov	r2, r3
 8008516:	4b04      	ldr	r3, [pc, #16]	@ (8008528 <SD_initialize+0x38>)
 8008518:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800851a:	4b03      	ldr	r3, [pc, #12]	@ (8008528 <SD_initialize+0x38>)
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	b2db      	uxtb	r3, r3
}
 8008520:	4618      	mov	r0, r3
 8008522:	3708      	adds	r7, #8
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}
 8008528:	20000015 	.word	0x20000015

0800852c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800852c:	b580      	push	{r7, lr}
 800852e:	b082      	sub	sp, #8
 8008530:	af00      	add	r7, sp, #0
 8008532:	4603      	mov	r3, r0
 8008534:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8008536:	79fb      	ldrb	r3, [r7, #7]
 8008538:	4618      	mov	r0, r3
 800853a:	f7ff ffbb 	bl	80084b4 <SD_CheckStatus>
 800853e:	4603      	mov	r3, r0
}
 8008540:	4618      	mov	r0, r3
 8008542:	3708      	adds	r7, #8
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b086      	sub	sp, #24
 800854c:	af00      	add	r7, sp, #0
 800854e:	60b9      	str	r1, [r7, #8]
 8008550:	607a      	str	r2, [r7, #4]
 8008552:	603b      	str	r3, [r7, #0]
 8008554:	4603      	mov	r3, r0
 8008556:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8008558:	2301      	movs	r3, #1
 800855a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800855c:	f04f 33ff 	mov.w	r3, #4294967295
 8008560:	683a      	ldr	r2, [r7, #0]
 8008562:	6879      	ldr	r1, [r7, #4]
 8008564:	68b8      	ldr	r0, [r7, #8]
 8008566:	f7ff ff3d 	bl	80083e4 <BSP_SD_ReadBlocks>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d107      	bne.n	8008580 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8008570:	bf00      	nop
 8008572:	f7ff ff73 	bl	800845c <BSP_SD_GetCardState>
 8008576:	4603      	mov	r3, r0
 8008578:	2b00      	cmp	r3, #0
 800857a:	d1fa      	bne.n	8008572 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800857c:	2300      	movs	r3, #0
 800857e:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8008580:	7dfb      	ldrb	r3, [r7, #23]
}
 8008582:	4618      	mov	r0, r3
 8008584:	3718      	adds	r7, #24
 8008586:	46bd      	mov	sp, r7
 8008588:	bd80      	pop	{r7, pc}

0800858a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800858a:	b580      	push	{r7, lr}
 800858c:	b086      	sub	sp, #24
 800858e:	af00      	add	r7, sp, #0
 8008590:	60b9      	str	r1, [r7, #8]
 8008592:	607a      	str	r2, [r7, #4]
 8008594:	603b      	str	r3, [r7, #0]
 8008596:	4603      	mov	r3, r0
 8008598:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800859a:	2301      	movs	r3, #1
 800859c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800859e:	f04f 33ff 	mov.w	r3, #4294967295
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	6879      	ldr	r1, [r7, #4]
 80085a6:	68b8      	ldr	r0, [r7, #8]
 80085a8:	f7ff ff3a 	bl	8008420 <BSP_SD_WriteBlocks>
 80085ac:	4603      	mov	r3, r0
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d107      	bne.n	80085c2 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 80085b2:	bf00      	nop
 80085b4:	f7ff ff52 	bl	800845c <BSP_SD_GetCardState>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d1fa      	bne.n	80085b4 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 80085be:	2300      	movs	r3, #0
 80085c0:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 80085c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3718      	adds	r7, #24
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b08c      	sub	sp, #48	@ 0x30
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	4603      	mov	r3, r0
 80085d4:	603a      	str	r2, [r7, #0]
 80085d6:	71fb      	strb	r3, [r7, #7]
 80085d8:	460b      	mov	r3, r1
 80085da:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 80085dc:	2301      	movs	r3, #1
 80085de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80085e2:	4b25      	ldr	r3, [pc, #148]	@ (8008678 <SD_ioctl+0xac>)
 80085e4:	781b      	ldrb	r3, [r3, #0]
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	f003 0301 	and.w	r3, r3, #1
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d001      	beq.n	80085f4 <SD_ioctl+0x28>
 80085f0:	2303      	movs	r3, #3
 80085f2:	e03c      	b.n	800866e <SD_ioctl+0xa2>

  switch (cmd)
 80085f4:	79bb      	ldrb	r3, [r7, #6]
 80085f6:	2b03      	cmp	r3, #3
 80085f8:	d834      	bhi.n	8008664 <SD_ioctl+0x98>
 80085fa:	a201      	add	r2, pc, #4	@ (adr r2, 8008600 <SD_ioctl+0x34>)
 80085fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008600:	08008611 	.word	0x08008611
 8008604:	08008619 	.word	0x08008619
 8008608:	08008631 	.word	0x08008631
 800860c:	0800864b 	.word	0x0800864b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8008610:	2300      	movs	r3, #0
 8008612:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008616:	e028      	b.n	800866a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8008618:	f107 030c 	add.w	r3, r7, #12
 800861c:	4618      	mov	r0, r3
 800861e:	f7ff ff2d 	bl	800847c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8008622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8008628:	2300      	movs	r3, #0
 800862a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800862e:	e01c      	b.n	800866a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8008630:	f107 030c 	add.w	r3, r7, #12
 8008634:	4618      	mov	r0, r3
 8008636:	f7ff ff21 	bl	800847c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800863a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863c:	b29a      	uxth	r2, r3
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8008642:	2300      	movs	r3, #0
 8008644:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008648:	e00f      	b.n	800866a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800864a:	f107 030c 	add.w	r3, r7, #12
 800864e:	4618      	mov	r0, r3
 8008650:	f7ff ff14 	bl	800847c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8008654:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008656:	0a5a      	lsrs	r2, r3, #9
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800865c:	2300      	movs	r3, #0
 800865e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8008662:	e002      	b.n	800866a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8008664:	2304      	movs	r3, #4
 8008666:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800866a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800866e:	4618      	mov	r0, r3
 8008670:	3730      	adds	r7, #48	@ 0x30
 8008672:	46bd      	mov	sp, r7
 8008674:	bd80      	pop	{r7, pc}
 8008676:	bf00      	nop
 8008678:	20000015 	.word	0x20000015

0800867c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	4603      	mov	r3, r0
 8008684:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008686:	79fb      	ldrb	r3, [r7, #7]
 8008688:	4a08      	ldr	r2, [pc, #32]	@ (80086ac <disk_status+0x30>)
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4413      	add	r3, r2
 800868e:	685b      	ldr	r3, [r3, #4]
 8008690:	685b      	ldr	r3, [r3, #4]
 8008692:	79fa      	ldrb	r2, [r7, #7]
 8008694:	4905      	ldr	r1, [pc, #20]	@ (80086ac <disk_status+0x30>)
 8008696:	440a      	add	r2, r1
 8008698:	7a12      	ldrb	r2, [r2, #8]
 800869a:	4610      	mov	r0, r2
 800869c:	4798      	blx	r3
 800869e:	4603      	mov	r3, r0
 80086a0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80086a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086a4:	4618      	mov	r0, r3
 80086a6:	3710      	adds	r7, #16
 80086a8:	46bd      	mov	sp, r7
 80086aa:	bd80      	pop	{r7, pc}
 80086ac:	200005a0 	.word	0x200005a0

080086b0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	4603      	mov	r3, r0
 80086b8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80086ba:	2300      	movs	r3, #0
 80086bc:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 80086be:	79fb      	ldrb	r3, [r7, #7]
 80086c0:	4a0e      	ldr	r2, [pc, #56]	@ (80086fc <disk_initialize+0x4c>)
 80086c2:	5cd3      	ldrb	r3, [r2, r3]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d114      	bne.n	80086f2 <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80086c8:	79fb      	ldrb	r3, [r7, #7]
 80086ca:	4a0c      	ldr	r2, [pc, #48]	@ (80086fc <disk_initialize+0x4c>)
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	4413      	add	r3, r2
 80086d0:	685b      	ldr	r3, [r3, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	79fa      	ldrb	r2, [r7, #7]
 80086d6:	4909      	ldr	r1, [pc, #36]	@ (80086fc <disk_initialize+0x4c>)
 80086d8:	440a      	add	r2, r1
 80086da:	7a12      	ldrb	r2, [r2, #8]
 80086dc:	4610      	mov	r0, r2
 80086de:	4798      	blx	r3
 80086e0:	4603      	mov	r3, r0
 80086e2:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 80086e4:	7bfb      	ldrb	r3, [r7, #15]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d103      	bne.n	80086f2 <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 80086ea:	79fb      	ldrb	r3, [r7, #7]
 80086ec:	4a03      	ldr	r2, [pc, #12]	@ (80086fc <disk_initialize+0x4c>)
 80086ee:	2101      	movs	r1, #1
 80086f0:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 80086f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80086f4:	4618      	mov	r0, r3
 80086f6:	3710      	adds	r7, #16
 80086f8:	46bd      	mov	sp, r7
 80086fa:	bd80      	pop	{r7, pc}
 80086fc:	200005a0 	.word	0x200005a0

08008700 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8008700:	b590      	push	{r4, r7, lr}
 8008702:	b087      	sub	sp, #28
 8008704:	af00      	add	r7, sp, #0
 8008706:	60b9      	str	r1, [r7, #8]
 8008708:	607a      	str	r2, [r7, #4]
 800870a:	603b      	str	r3, [r7, #0]
 800870c:	4603      	mov	r3, r0
 800870e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8008710:	7bfb      	ldrb	r3, [r7, #15]
 8008712:	4a0a      	ldr	r2, [pc, #40]	@ (800873c <disk_read+0x3c>)
 8008714:	009b      	lsls	r3, r3, #2
 8008716:	4413      	add	r3, r2
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	689c      	ldr	r4, [r3, #8]
 800871c:	7bfb      	ldrb	r3, [r7, #15]
 800871e:	4a07      	ldr	r2, [pc, #28]	@ (800873c <disk_read+0x3c>)
 8008720:	4413      	add	r3, r2
 8008722:	7a18      	ldrb	r0, [r3, #8]
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	687a      	ldr	r2, [r7, #4]
 8008728:	68b9      	ldr	r1, [r7, #8]
 800872a:	47a0      	blx	r4
 800872c:	4603      	mov	r3, r0
 800872e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008730:	7dfb      	ldrb	r3, [r7, #23]
}
 8008732:	4618      	mov	r0, r3
 8008734:	371c      	adds	r7, #28
 8008736:	46bd      	mov	sp, r7
 8008738:	bd90      	pop	{r4, r7, pc}
 800873a:	bf00      	nop
 800873c:	200005a0 	.word	0x200005a0

08008740 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8008740:	b590      	push	{r4, r7, lr}
 8008742:	b087      	sub	sp, #28
 8008744:	af00      	add	r7, sp, #0
 8008746:	60b9      	str	r1, [r7, #8]
 8008748:	607a      	str	r2, [r7, #4]
 800874a:	603b      	str	r3, [r7, #0]
 800874c:	4603      	mov	r3, r0
 800874e:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8008750:	7bfb      	ldrb	r3, [r7, #15]
 8008752:	4a0a      	ldr	r2, [pc, #40]	@ (800877c <disk_write+0x3c>)
 8008754:	009b      	lsls	r3, r3, #2
 8008756:	4413      	add	r3, r2
 8008758:	685b      	ldr	r3, [r3, #4]
 800875a:	68dc      	ldr	r4, [r3, #12]
 800875c:	7bfb      	ldrb	r3, [r7, #15]
 800875e:	4a07      	ldr	r2, [pc, #28]	@ (800877c <disk_write+0x3c>)
 8008760:	4413      	add	r3, r2
 8008762:	7a18      	ldrb	r0, [r3, #8]
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	68b9      	ldr	r1, [r7, #8]
 800876a:	47a0      	blx	r4
 800876c:	4603      	mov	r3, r0
 800876e:	75fb      	strb	r3, [r7, #23]
  return res;
 8008770:	7dfb      	ldrb	r3, [r7, #23]
}
 8008772:	4618      	mov	r0, r3
 8008774:	371c      	adds	r7, #28
 8008776:	46bd      	mov	sp, r7
 8008778:	bd90      	pop	{r4, r7, pc}
 800877a:	bf00      	nop
 800877c:	200005a0 	.word	0x200005a0

08008780 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b084      	sub	sp, #16
 8008784:	af00      	add	r7, sp, #0
 8008786:	4603      	mov	r3, r0
 8008788:	603a      	str	r2, [r7, #0]
 800878a:	71fb      	strb	r3, [r7, #7]
 800878c:	460b      	mov	r3, r1
 800878e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008790:	79fb      	ldrb	r3, [r7, #7]
 8008792:	4a09      	ldr	r2, [pc, #36]	@ (80087b8 <disk_ioctl+0x38>)
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	4413      	add	r3, r2
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	691b      	ldr	r3, [r3, #16]
 800879c:	79fa      	ldrb	r2, [r7, #7]
 800879e:	4906      	ldr	r1, [pc, #24]	@ (80087b8 <disk_ioctl+0x38>)
 80087a0:	440a      	add	r2, r1
 80087a2:	7a10      	ldrb	r0, [r2, #8]
 80087a4:	79b9      	ldrb	r1, [r7, #6]
 80087a6:	683a      	ldr	r2, [r7, #0]
 80087a8:	4798      	blx	r3
 80087aa:	4603      	mov	r3, r0
 80087ac:	73fb      	strb	r3, [r7, #15]
  return res;
 80087ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3710      	adds	r7, #16
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}
 80087b8:	200005a0 	.word	0x200005a0

080087bc <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80087bc:	b480      	push	{r7}
 80087be:	b085      	sub	sp, #20
 80087c0:	af00      	add	r7, sp, #0
 80087c2:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	3301      	adds	r3, #1
 80087c8:	781b      	ldrb	r3, [r3, #0]
 80087ca:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80087cc:	89fb      	ldrh	r3, [r7, #14]
 80087ce:	021b      	lsls	r3, r3, #8
 80087d0:	b21a      	sxth	r2, r3
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	781b      	ldrb	r3, [r3, #0]
 80087d6:	b21b      	sxth	r3, r3
 80087d8:	4313      	orrs	r3, r2
 80087da:	b21b      	sxth	r3, r3
 80087dc:	81fb      	strh	r3, [r7, #14]
	return rv;
 80087de:	89fb      	ldrh	r3, [r7, #14]
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	3714      	adds	r7, #20
 80087e4:	46bd      	mov	sp, r7
 80087e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ea:	4770      	bx	lr

080087ec <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80087ec:	b480      	push	{r7}
 80087ee:	b085      	sub	sp, #20
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	3303      	adds	r3, #3
 80087f8:	781b      	ldrb	r3, [r3, #0]
 80087fa:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	021b      	lsls	r3, r3, #8
 8008800:	687a      	ldr	r2, [r7, #4]
 8008802:	3202      	adds	r2, #2
 8008804:	7812      	ldrb	r2, [r2, #0]
 8008806:	4313      	orrs	r3, r2
 8008808:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	021b      	lsls	r3, r3, #8
 800880e:	687a      	ldr	r2, [r7, #4]
 8008810:	3201      	adds	r2, #1
 8008812:	7812      	ldrb	r2, [r2, #0]
 8008814:	4313      	orrs	r3, r2
 8008816:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	021b      	lsls	r3, r3, #8
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	7812      	ldrb	r2, [r2, #0]
 8008820:	4313      	orrs	r3, r2
 8008822:	60fb      	str	r3, [r7, #12]
	return rv;
 8008824:	68fb      	ldr	r3, [r7, #12]
}
 8008826:	4618      	mov	r0, r3
 8008828:	3714      	adds	r7, #20
 800882a:	46bd      	mov	sp, r7
 800882c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008830:	4770      	bx	lr

08008832 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8008832:	b480      	push	{r7}
 8008834:	b083      	sub	sp, #12
 8008836:	af00      	add	r7, sp, #0
 8008838:	6078      	str	r0, [r7, #4]
 800883a:	460b      	mov	r3, r1
 800883c:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	1c5a      	adds	r2, r3, #1
 8008842:	607a      	str	r2, [r7, #4]
 8008844:	887a      	ldrh	r2, [r7, #2]
 8008846:	b2d2      	uxtb	r2, r2
 8008848:	701a      	strb	r2, [r3, #0]
 800884a:	887b      	ldrh	r3, [r7, #2]
 800884c:	0a1b      	lsrs	r3, r3, #8
 800884e:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	1c5a      	adds	r2, r3, #1
 8008854:	607a      	str	r2, [r7, #4]
 8008856:	887a      	ldrh	r2, [r7, #2]
 8008858:	b2d2      	uxtb	r2, r2
 800885a:	701a      	strb	r2, [r3, #0]
}
 800885c:	bf00      	nop
 800885e:	370c      	adds	r7, #12
 8008860:	46bd      	mov	sp, r7
 8008862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008866:	4770      	bx	lr

08008868 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8008868:	b480      	push	{r7}
 800886a:	b083      	sub	sp, #12
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
 8008870:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	1c5a      	adds	r2, r3, #1
 8008876:	607a      	str	r2, [r7, #4]
 8008878:	683a      	ldr	r2, [r7, #0]
 800887a:	b2d2      	uxtb	r2, r2
 800887c:	701a      	strb	r2, [r3, #0]
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	0a1b      	lsrs	r3, r3, #8
 8008882:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	1c5a      	adds	r2, r3, #1
 8008888:	607a      	str	r2, [r7, #4]
 800888a:	683a      	ldr	r2, [r7, #0]
 800888c:	b2d2      	uxtb	r2, r2
 800888e:	701a      	strb	r2, [r3, #0]
 8008890:	683b      	ldr	r3, [r7, #0]
 8008892:	0a1b      	lsrs	r3, r3, #8
 8008894:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	1c5a      	adds	r2, r3, #1
 800889a:	607a      	str	r2, [r7, #4]
 800889c:	683a      	ldr	r2, [r7, #0]
 800889e:	b2d2      	uxtb	r2, r2
 80088a0:	701a      	strb	r2, [r3, #0]
 80088a2:	683b      	ldr	r3, [r7, #0]
 80088a4:	0a1b      	lsrs	r3, r3, #8
 80088a6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	1c5a      	adds	r2, r3, #1
 80088ac:	607a      	str	r2, [r7, #4]
 80088ae:	683a      	ldr	r2, [r7, #0]
 80088b0:	b2d2      	uxtb	r2, r2
 80088b2:	701a      	strb	r2, [r3, #0]
}
 80088b4:	bf00      	nop
 80088b6:	370c      	adds	r7, #12
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80088c0:	b480      	push	{r7}
 80088c2:	b087      	sub	sp, #28
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	60f8      	str	r0, [r7, #12]
 80088c8:	60b9      	str	r1, [r7, #8]
 80088ca:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80088d0:	68bb      	ldr	r3, [r7, #8]
 80088d2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d00d      	beq.n	80088f6 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80088da:	693a      	ldr	r2, [r7, #16]
 80088dc:	1c53      	adds	r3, r2, #1
 80088de:	613b      	str	r3, [r7, #16]
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	1c59      	adds	r1, r3, #1
 80088e4:	6179      	str	r1, [r7, #20]
 80088e6:	7812      	ldrb	r2, [r2, #0]
 80088e8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	3b01      	subs	r3, #1
 80088ee:	607b      	str	r3, [r7, #4]
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d1f1      	bne.n	80088da <mem_cpy+0x1a>
	}
}
 80088f6:	bf00      	nop
 80088f8:	371c      	adds	r7, #28
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008902:	b480      	push	{r7}
 8008904:	b087      	sub	sp, #28
 8008906:	af00      	add	r7, sp, #0
 8008908:	60f8      	str	r0, [r7, #12]
 800890a:	60b9      	str	r1, [r7, #8]
 800890c:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008912:	697b      	ldr	r3, [r7, #20]
 8008914:	1c5a      	adds	r2, r3, #1
 8008916:	617a      	str	r2, [r7, #20]
 8008918:	68ba      	ldr	r2, [r7, #8]
 800891a:	b2d2      	uxtb	r2, r2
 800891c:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	3b01      	subs	r3, #1
 8008922:	607b      	str	r3, [r7, #4]
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2b00      	cmp	r3, #0
 8008928:	d1f3      	bne.n	8008912 <mem_set+0x10>
}
 800892a:	bf00      	nop
 800892c:	bf00      	nop
 800892e:	371c      	adds	r7, #28
 8008930:	46bd      	mov	sp, r7
 8008932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008936:	4770      	bx	lr

08008938 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008938:	b480      	push	{r7}
 800893a:	b089      	sub	sp, #36	@ 0x24
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	61fb      	str	r3, [r7, #28]
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800894c:	2300      	movs	r3, #0
 800894e:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8008950:	69fb      	ldr	r3, [r7, #28]
 8008952:	1c5a      	adds	r2, r3, #1
 8008954:	61fa      	str	r2, [r7, #28]
 8008956:	781b      	ldrb	r3, [r3, #0]
 8008958:	4619      	mov	r1, r3
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	1c5a      	adds	r2, r3, #1
 800895e:	61ba      	str	r2, [r7, #24]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	1acb      	subs	r3, r1, r3
 8008964:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	3b01      	subs	r3, #1
 800896a:	607b      	str	r3, [r7, #4]
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d002      	beq.n	8008978 <mem_cmp+0x40>
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	2b00      	cmp	r3, #0
 8008976:	d0eb      	beq.n	8008950 <mem_cmp+0x18>

	return r;
 8008978:	697b      	ldr	r3, [r7, #20]
}
 800897a:	4618      	mov	r0, r3
 800897c:	3724      	adds	r7, #36	@ 0x24
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr

08008986 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008986:	b480      	push	{r7}
 8008988:	b083      	sub	sp, #12
 800898a:	af00      	add	r7, sp, #0
 800898c:	6078      	str	r0, [r7, #4]
 800898e:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008990:	e002      	b.n	8008998 <chk_chr+0x12>
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	3301      	adds	r3, #1
 8008996:	607b      	str	r3, [r7, #4]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	781b      	ldrb	r3, [r3, #0]
 800899c:	2b00      	cmp	r3, #0
 800899e:	d005      	beq.n	80089ac <chk_chr+0x26>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	781b      	ldrb	r3, [r3, #0]
 80089a4:	461a      	mov	r2, r3
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d1f2      	bne.n	8008992 <chk_chr+0xc>
	return *str;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	781b      	ldrb	r3, [r3, #0]
}
 80089b0:	4618      	mov	r0, r3
 80089b2:	370c      	adds	r7, #12
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr

080089bc <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80089bc:	b480      	push	{r7}
 80089be:	b085      	sub	sp, #20
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	6078      	str	r0, [r7, #4]
 80089c4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80089c6:	2300      	movs	r3, #0
 80089c8:	60bb      	str	r3, [r7, #8]
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	60fb      	str	r3, [r7, #12]
 80089ce:	e029      	b.n	8008a24 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80089d0:	4a27      	ldr	r2, [pc, #156]	@ (8008a70 <chk_lock+0xb4>)
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	011b      	lsls	r3, r3, #4
 80089d6:	4413      	add	r3, r2
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d01d      	beq.n	8008a1a <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80089de:	4a24      	ldr	r2, [pc, #144]	@ (8008a70 <chk_lock+0xb4>)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	011b      	lsls	r3, r3, #4
 80089e4:	4413      	add	r3, r2
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	429a      	cmp	r2, r3
 80089ee:	d116      	bne.n	8008a1e <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80089f0:	4a1f      	ldr	r2, [pc, #124]	@ (8008a70 <chk_lock+0xb4>)
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	011b      	lsls	r3, r3, #4
 80089f6:	4413      	add	r3, r2
 80089f8:	3304      	adds	r3, #4
 80089fa:	681a      	ldr	r2, [r3, #0]
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008a00:	429a      	cmp	r2, r3
 8008a02:	d10c      	bne.n	8008a1e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008a04:	4a1a      	ldr	r2, [pc, #104]	@ (8008a70 <chk_lock+0xb4>)
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	011b      	lsls	r3, r3, #4
 8008a0a:	4413      	add	r3, r2
 8008a0c:	3308      	adds	r3, #8
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008a14:	429a      	cmp	r2, r3
 8008a16:	d102      	bne.n	8008a1e <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008a18:	e007      	b.n	8008a2a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	3301      	adds	r3, #1
 8008a22:	60fb      	str	r3, [r7, #12]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2b01      	cmp	r3, #1
 8008a28:	d9d2      	bls.n	80089d0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	2b02      	cmp	r3, #2
 8008a2e:	d109      	bne.n	8008a44 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d102      	bne.n	8008a3c <chk_lock+0x80>
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	2b02      	cmp	r3, #2
 8008a3a:	d101      	bne.n	8008a40 <chk_lock+0x84>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	e010      	b.n	8008a62 <chk_lock+0xa6>
 8008a40:	2312      	movs	r3, #18
 8008a42:	e00e      	b.n	8008a62 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	2b00      	cmp	r3, #0
 8008a48:	d108      	bne.n	8008a5c <chk_lock+0xa0>
 8008a4a:	4a09      	ldr	r2, [pc, #36]	@ (8008a70 <chk_lock+0xb4>)
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	011b      	lsls	r3, r3, #4
 8008a50:	4413      	add	r3, r2
 8008a52:	330c      	adds	r3, #12
 8008a54:	881b      	ldrh	r3, [r3, #0]
 8008a56:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008a5a:	d101      	bne.n	8008a60 <chk_lock+0xa4>
 8008a5c:	2310      	movs	r3, #16
 8008a5e:	e000      	b.n	8008a62 <chk_lock+0xa6>
 8008a60:	2300      	movs	r3, #0
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3714      	adds	r7, #20
 8008a66:	46bd      	mov	sp, r7
 8008a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6c:	4770      	bx	lr
 8008a6e:	bf00      	nop
 8008a70:	20000580 	.word	0x20000580

08008a74 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8008a74:	b480      	push	{r7}
 8008a76:	b083      	sub	sp, #12
 8008a78:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	607b      	str	r3, [r7, #4]
 8008a7e:	e002      	b.n	8008a86 <enq_lock+0x12>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	3301      	adds	r3, #1
 8008a84:	607b      	str	r3, [r7, #4]
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	2b01      	cmp	r3, #1
 8008a8a:	d806      	bhi.n	8008a9a <enq_lock+0x26>
 8008a8c:	4a09      	ldr	r2, [pc, #36]	@ (8008ab4 <enq_lock+0x40>)
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	011b      	lsls	r3, r3, #4
 8008a92:	4413      	add	r3, r2
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d1f2      	bne.n	8008a80 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2b02      	cmp	r3, #2
 8008a9e:	bf14      	ite	ne
 8008aa0:	2301      	movne	r3, #1
 8008aa2:	2300      	moveq	r3, #0
 8008aa4:	b2db      	uxtb	r3, r3
}
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	370c      	adds	r7, #12
 8008aaa:	46bd      	mov	sp, r7
 8008aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab0:	4770      	bx	lr
 8008ab2:	bf00      	nop
 8008ab4:	20000580 	.word	0x20000580

08008ab8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008ab8:	b480      	push	{r7}
 8008aba:	b085      	sub	sp, #20
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
 8008ac0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	60fb      	str	r3, [r7, #12]
 8008ac6:	e01f      	b.n	8008b08 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8008ac8:	4a41      	ldr	r2, [pc, #260]	@ (8008bd0 <inc_lock+0x118>)
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	011b      	lsls	r3, r3, #4
 8008ace:	4413      	add	r3, r2
 8008ad0:	681a      	ldr	r2, [r3, #0]
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d113      	bne.n	8008b02 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8008ada:	4a3d      	ldr	r2, [pc, #244]	@ (8008bd0 <inc_lock+0x118>)
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	011b      	lsls	r3, r3, #4
 8008ae0:	4413      	add	r3, r2
 8008ae2:	3304      	adds	r3, #4
 8008ae4:	681a      	ldr	r2, [r3, #0]
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d109      	bne.n	8008b02 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008aee:	4a38      	ldr	r2, [pc, #224]	@ (8008bd0 <inc_lock+0x118>)
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	011b      	lsls	r3, r3, #4
 8008af4:	4413      	add	r3, r2
 8008af6:	3308      	adds	r3, #8
 8008af8:	681a      	ldr	r2, [r3, #0]
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008afe:	429a      	cmp	r2, r3
 8008b00:	d006      	beq.n	8008b10 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	3301      	adds	r3, #1
 8008b06:	60fb      	str	r3, [r7, #12]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d9dc      	bls.n	8008ac8 <inc_lock+0x10>
 8008b0e:	e000      	b.n	8008b12 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008b10:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	2b02      	cmp	r3, #2
 8008b16:	d132      	bne.n	8008b7e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008b18:	2300      	movs	r3, #0
 8008b1a:	60fb      	str	r3, [r7, #12]
 8008b1c:	e002      	b.n	8008b24 <inc_lock+0x6c>
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	3301      	adds	r3, #1
 8008b22:	60fb      	str	r3, [r7, #12]
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d806      	bhi.n	8008b38 <inc_lock+0x80>
 8008b2a:	4a29      	ldr	r2, [pc, #164]	@ (8008bd0 <inc_lock+0x118>)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	011b      	lsls	r3, r3, #4
 8008b30:	4413      	add	r3, r2
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d1f2      	bne.n	8008b1e <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	2b02      	cmp	r3, #2
 8008b3c:	d101      	bne.n	8008b42 <inc_lock+0x8a>
 8008b3e:	2300      	movs	r3, #0
 8008b40:	e040      	b.n	8008bc4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	4922      	ldr	r1, [pc, #136]	@ (8008bd0 <inc_lock+0x118>)
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	011b      	lsls	r3, r3, #4
 8008b4c:	440b      	add	r3, r1
 8008b4e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	689a      	ldr	r2, [r3, #8]
 8008b54:	491e      	ldr	r1, [pc, #120]	@ (8008bd0 <inc_lock+0x118>)
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	011b      	lsls	r3, r3, #4
 8008b5a:	440b      	add	r3, r1
 8008b5c:	3304      	adds	r3, #4
 8008b5e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	695a      	ldr	r2, [r3, #20]
 8008b64:	491a      	ldr	r1, [pc, #104]	@ (8008bd0 <inc_lock+0x118>)
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	011b      	lsls	r3, r3, #4
 8008b6a:	440b      	add	r3, r1
 8008b6c:	3308      	adds	r3, #8
 8008b6e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8008b70:	4a17      	ldr	r2, [pc, #92]	@ (8008bd0 <inc_lock+0x118>)
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	011b      	lsls	r3, r3, #4
 8008b76:	4413      	add	r3, r2
 8008b78:	330c      	adds	r3, #12
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008b7e:	683b      	ldr	r3, [r7, #0]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d009      	beq.n	8008b98 <inc_lock+0xe0>
 8008b84:	4a12      	ldr	r2, [pc, #72]	@ (8008bd0 <inc_lock+0x118>)
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	011b      	lsls	r3, r3, #4
 8008b8a:	4413      	add	r3, r2
 8008b8c:	330c      	adds	r3, #12
 8008b8e:	881b      	ldrh	r3, [r3, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d001      	beq.n	8008b98 <inc_lock+0xe0>
 8008b94:	2300      	movs	r3, #0
 8008b96:	e015      	b.n	8008bc4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d108      	bne.n	8008bb0 <inc_lock+0xf8>
 8008b9e:	4a0c      	ldr	r2, [pc, #48]	@ (8008bd0 <inc_lock+0x118>)
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	011b      	lsls	r3, r3, #4
 8008ba4:	4413      	add	r3, r2
 8008ba6:	330c      	adds	r3, #12
 8008ba8:	881b      	ldrh	r3, [r3, #0]
 8008baa:	3301      	adds	r3, #1
 8008bac:	b29a      	uxth	r2, r3
 8008bae:	e001      	b.n	8008bb4 <inc_lock+0xfc>
 8008bb0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008bb4:	4906      	ldr	r1, [pc, #24]	@ (8008bd0 <inc_lock+0x118>)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	011b      	lsls	r3, r3, #4
 8008bba:	440b      	add	r3, r1
 8008bbc:	330c      	adds	r3, #12
 8008bbe:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	3301      	adds	r3, #1
}
 8008bc4:	4618      	mov	r0, r3
 8008bc6:	3714      	adds	r7, #20
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr
 8008bd0:	20000580 	.word	0x20000580

08008bd4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b085      	sub	sp, #20
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	3b01      	subs	r3, #1
 8008be0:	607b      	str	r3, [r7, #4]
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d825      	bhi.n	8008c34 <dec_lock+0x60>
		n = Files[i].ctr;
 8008be8:	4a17      	ldr	r2, [pc, #92]	@ (8008c48 <dec_lock+0x74>)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	011b      	lsls	r3, r3, #4
 8008bee:	4413      	add	r3, r2
 8008bf0:	330c      	adds	r3, #12
 8008bf2:	881b      	ldrh	r3, [r3, #0]
 8008bf4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8008bf6:	89fb      	ldrh	r3, [r7, #14]
 8008bf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bfc:	d101      	bne.n	8008c02 <dec_lock+0x2e>
 8008bfe:	2300      	movs	r3, #0
 8008c00:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008c02:	89fb      	ldrh	r3, [r7, #14]
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d002      	beq.n	8008c0e <dec_lock+0x3a>
 8008c08:	89fb      	ldrh	r3, [r7, #14]
 8008c0a:	3b01      	subs	r3, #1
 8008c0c:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008c0e:	4a0e      	ldr	r2, [pc, #56]	@ (8008c48 <dec_lock+0x74>)
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	011b      	lsls	r3, r3, #4
 8008c14:	4413      	add	r3, r2
 8008c16:	330c      	adds	r3, #12
 8008c18:	89fa      	ldrh	r2, [r7, #14]
 8008c1a:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008c1c:	89fb      	ldrh	r3, [r7, #14]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d105      	bne.n	8008c2e <dec_lock+0x5a>
 8008c22:	4a09      	ldr	r2, [pc, #36]	@ (8008c48 <dec_lock+0x74>)
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	4413      	add	r3, r2
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8008c2e:	2300      	movs	r3, #0
 8008c30:	737b      	strb	r3, [r7, #13]
 8008c32:	e001      	b.n	8008c38 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8008c34:	2302      	movs	r3, #2
 8008c36:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8008c38:	7b7b      	ldrb	r3, [r7, #13]
}
 8008c3a:	4618      	mov	r0, r3
 8008c3c:	3714      	adds	r7, #20
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop
 8008c48:	20000580 	.word	0x20000580

08008c4c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8008c4c:	b480      	push	{r7}
 8008c4e:	b085      	sub	sp, #20
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008c54:	2300      	movs	r3, #0
 8008c56:	60fb      	str	r3, [r7, #12]
 8008c58:	e010      	b.n	8008c7c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008c5a:	4a0d      	ldr	r2, [pc, #52]	@ (8008c90 <clear_lock+0x44>)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	011b      	lsls	r3, r3, #4
 8008c60:	4413      	add	r3, r2
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	687a      	ldr	r2, [r7, #4]
 8008c66:	429a      	cmp	r2, r3
 8008c68:	d105      	bne.n	8008c76 <clear_lock+0x2a>
 8008c6a:	4a09      	ldr	r2, [pc, #36]	@ (8008c90 <clear_lock+0x44>)
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	011b      	lsls	r3, r3, #4
 8008c70:	4413      	add	r3, r2
 8008c72:	2200      	movs	r2, #0
 8008c74:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	3301      	adds	r3, #1
 8008c7a:	60fb      	str	r3, [r7, #12]
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d9eb      	bls.n	8008c5a <clear_lock+0xe>
	}
}
 8008c82:	bf00      	nop
 8008c84:	bf00      	nop
 8008c86:	3714      	adds	r7, #20
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c8e:	4770      	bx	lr
 8008c90:	20000580 	.word	0x20000580

08008c94 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b086      	sub	sp, #24
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008c9c:	2300      	movs	r3, #0
 8008c9e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	78db      	ldrb	r3, [r3, #3]
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d034      	beq.n	8008d12 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cac:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	7858      	ldrb	r0, [r3, #1]
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008cb8:	2301      	movs	r3, #1
 8008cba:	697a      	ldr	r2, [r7, #20]
 8008cbc:	f7ff fd40 	bl	8008740 <disk_write>
 8008cc0:	4603      	mov	r3, r0
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d002      	beq.n	8008ccc <sync_window+0x38>
			res = FR_DISK_ERR;
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	73fb      	strb	r3, [r7, #15]
 8008cca:	e022      	b.n	8008d12 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6a1b      	ldr	r3, [r3, #32]
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	1ad2      	subs	r2, r2, r3
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	699b      	ldr	r3, [r3, #24]
 8008cde:	429a      	cmp	r2, r3
 8008ce0:	d217      	bcs.n	8008d12 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	789b      	ldrb	r3, [r3, #2]
 8008ce6:	613b      	str	r3, [r7, #16]
 8008ce8:	e010      	b.n	8008d0c <sync_window+0x78>
					wsect += fs->fsize;
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	699b      	ldr	r3, [r3, #24]
 8008cee:	697a      	ldr	r2, [r7, #20]
 8008cf0:	4413      	add	r3, r2
 8008cf2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	7858      	ldrb	r0, [r3, #1]
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008cfe:	2301      	movs	r3, #1
 8008d00:	697a      	ldr	r2, [r7, #20]
 8008d02:	f7ff fd1d 	bl	8008740 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	3b01      	subs	r3, #1
 8008d0a:	613b      	str	r3, [r7, #16]
 8008d0c:	693b      	ldr	r3, [r7, #16]
 8008d0e:	2b01      	cmp	r3, #1
 8008d10:	d8eb      	bhi.n	8008cea <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d14:	4618      	mov	r0, r3
 8008d16:	3718      	adds	r7, #24
 8008d18:	46bd      	mov	sp, r7
 8008d1a:	bd80      	pop	{r7, pc}

08008d1c <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008d1c:	b580      	push	{r7, lr}
 8008d1e:	b084      	sub	sp, #16
 8008d20:	af00      	add	r7, sp, #0
 8008d22:	6078      	str	r0, [r7, #4]
 8008d24:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8008d26:	2300      	movs	r3, #0
 8008d28:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d2e:	683a      	ldr	r2, [r7, #0]
 8008d30:	429a      	cmp	r2, r3
 8008d32:	d01b      	beq.n	8008d6c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f7ff ffad 	bl	8008c94 <sync_window>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008d3e:	7bfb      	ldrb	r3, [r7, #15]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d113      	bne.n	8008d6c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	7858      	ldrb	r0, [r3, #1]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008d4e:	2301      	movs	r3, #1
 8008d50:	683a      	ldr	r2, [r7, #0]
 8008d52:	f7ff fcd5 	bl	8008700 <disk_read>
 8008d56:	4603      	mov	r3, r0
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d004      	beq.n	8008d66 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008d5c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d60:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8008d62:	2301      	movs	r3, #1
 8008d64:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	683a      	ldr	r2, [r7, #0]
 8008d6a:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 8008d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d6e:	4618      	mov	r0, r3
 8008d70:	3710      	adds	r7, #16
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
	...

08008d78 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f7ff ff87 	bl	8008c94 <sync_window>
 8008d86:	4603      	mov	r3, r0
 8008d88:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8008d8a:	7bfb      	ldrb	r3, [r7, #15]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d158      	bne.n	8008e42 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	2b03      	cmp	r3, #3
 8008d96:	d148      	bne.n	8008e2a <sync_fs+0xb2>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	791b      	ldrb	r3, [r3, #4]
 8008d9c:	2b01      	cmp	r3, #1
 8008d9e:	d144      	bne.n	8008e2a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	3330      	adds	r3, #48	@ 0x30
 8008da4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008da8:	2100      	movs	r1, #0
 8008daa:	4618      	mov	r0, r3
 8008dac:	f7ff fda9 	bl	8008902 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	3330      	adds	r3, #48	@ 0x30
 8008db4:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8008db8:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	f7ff fd38 	bl	8008832 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	3330      	adds	r3, #48	@ 0x30
 8008dc6:	4921      	ldr	r1, [pc, #132]	@ (8008e4c <sync_fs+0xd4>)
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7ff fd4d 	bl	8008868 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	3330      	adds	r3, #48	@ 0x30
 8008dd2:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8008dd6:	491e      	ldr	r1, [pc, #120]	@ (8008e50 <sync_fs+0xd8>)
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f7ff fd45 	bl	8008868 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	3330      	adds	r3, #48	@ 0x30
 8008de2:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	4619      	mov	r1, r3
 8008dec:	4610      	mov	r0, r2
 8008dee:	f7ff fd3b 	bl	8008868 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	3330      	adds	r3, #48	@ 0x30
 8008df6:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	68db      	ldr	r3, [r3, #12]
 8008dfe:	4619      	mov	r1, r3
 8008e00:	4610      	mov	r0, r2
 8008e02:	f7ff fd31 	bl	8008868 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	69db      	ldr	r3, [r3, #28]
 8008e0a:	1c5a      	adds	r2, r3, #1
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	7858      	ldrb	r0, [r3, #1]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e1e:	2301      	movs	r3, #1
 8008e20:	f7ff fc8e 	bl	8008740 <disk_write>
			fs->fsi_flag = 0;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	785b      	ldrb	r3, [r3, #1]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	2100      	movs	r1, #0
 8008e32:	4618      	mov	r0, r3
 8008e34:	f7ff fca4 	bl	8008780 <disk_ioctl>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d001      	beq.n	8008e42 <sync_fs+0xca>
 8008e3e:	2301      	movs	r3, #1
 8008e40:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8008e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	3710      	adds	r7, #16
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	bd80      	pop	{r7, pc}
 8008e4c:	41615252 	.word	0x41615252
 8008e50:	61417272 	.word	0x61417272

08008e54 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8008e54:	b480      	push	{r7}
 8008e56:	b083      	sub	sp, #12
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
 8008e5c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	3b02      	subs	r3, #2
 8008e62:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	3b02      	subs	r3, #2
 8008e6a:	683a      	ldr	r2, [r7, #0]
 8008e6c:	429a      	cmp	r2, r3
 8008e6e:	d301      	bcc.n	8008e74 <clust2sect+0x20>
 8008e70:	2300      	movs	r3, #0
 8008e72:	e008      	b.n	8008e86 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	895b      	ldrh	r3, [r3, #10]
 8008e78:	461a      	mov	r2, r3
 8008e7a:	683b      	ldr	r3, [r7, #0]
 8008e7c:	fb03 f202 	mul.w	r2, r3, r2
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e84:	4413      	add	r3, r2
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	370c      	adds	r7, #12
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e90:	4770      	bx	lr

08008e92 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008e92:	b580      	push	{r7, lr}
 8008e94:	b086      	sub	sp, #24
 8008e96:	af00      	add	r7, sp, #0
 8008e98:	6078      	str	r0, [r7, #4]
 8008e9a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	2b01      	cmp	r3, #1
 8008ea6:	d904      	bls.n	8008eb2 <get_fat+0x20>
 8008ea8:	693b      	ldr	r3, [r7, #16]
 8008eaa:	695b      	ldr	r3, [r3, #20]
 8008eac:	683a      	ldr	r2, [r7, #0]
 8008eae:	429a      	cmp	r2, r3
 8008eb0:	d302      	bcc.n	8008eb8 <get_fat+0x26>
		val = 1;	/* Internal error */
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	617b      	str	r3, [r7, #20]
 8008eb6:	e08e      	b.n	8008fd6 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8008eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ebc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008ebe:	693b      	ldr	r3, [r7, #16]
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	2b03      	cmp	r3, #3
 8008ec4:	d061      	beq.n	8008f8a <get_fat+0xf8>
 8008ec6:	2b03      	cmp	r3, #3
 8008ec8:	dc7b      	bgt.n	8008fc2 <get_fat+0x130>
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d002      	beq.n	8008ed4 <get_fat+0x42>
 8008ece:	2b02      	cmp	r3, #2
 8008ed0:	d041      	beq.n	8008f56 <get_fat+0xc4>
 8008ed2:	e076      	b.n	8008fc2 <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	60fb      	str	r3, [r7, #12]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	085b      	lsrs	r3, r3, #1
 8008edc:	68fa      	ldr	r2, [r7, #12]
 8008ede:	4413      	add	r3, r2
 8008ee0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008ee2:	693b      	ldr	r3, [r7, #16]
 8008ee4:	6a1a      	ldr	r2, [r3, #32]
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	0a5b      	lsrs	r3, r3, #9
 8008eea:	4413      	add	r3, r2
 8008eec:	4619      	mov	r1, r3
 8008eee:	6938      	ldr	r0, [r7, #16]
 8008ef0:	f7ff ff14 	bl	8008d1c <move_window>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d166      	bne.n	8008fc8 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	1c5a      	adds	r2, r3, #1
 8008efe:	60fa      	str	r2, [r7, #12]
 8008f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	4413      	add	r3, r2
 8008f08:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008f0c:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008f0e:	693b      	ldr	r3, [r7, #16]
 8008f10:	6a1a      	ldr	r2, [r3, #32]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	0a5b      	lsrs	r3, r3, #9
 8008f16:	4413      	add	r3, r2
 8008f18:	4619      	mov	r1, r3
 8008f1a:	6938      	ldr	r0, [r7, #16]
 8008f1c:	f7ff fefe 	bl	8008d1c <move_window>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d152      	bne.n	8008fcc <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008f2c:	693a      	ldr	r2, [r7, #16]
 8008f2e:	4413      	add	r3, r2
 8008f30:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008f34:	021b      	lsls	r3, r3, #8
 8008f36:	68ba      	ldr	r2, [r7, #8]
 8008f38:	4313      	orrs	r3, r2
 8008f3a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	f003 0301 	and.w	r3, r3, #1
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d002      	beq.n	8008f4c <get_fat+0xba>
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	091b      	lsrs	r3, r3, #4
 8008f4a:	e002      	b.n	8008f52 <get_fat+0xc0>
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f52:	617b      	str	r3, [r7, #20]
			break;
 8008f54:	e03f      	b.n	8008fd6 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008f56:	693b      	ldr	r3, [r7, #16]
 8008f58:	6a1a      	ldr	r2, [r3, #32]
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	0a1b      	lsrs	r3, r3, #8
 8008f5e:	4413      	add	r3, r2
 8008f60:	4619      	mov	r1, r3
 8008f62:	6938      	ldr	r0, [r7, #16]
 8008f64:	f7ff feda 	bl	8008d1c <move_window>
 8008f68:	4603      	mov	r3, r0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d130      	bne.n	8008fd0 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	005b      	lsls	r3, r3, #1
 8008f78:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8008f7c:	4413      	add	r3, r2
 8008f7e:	4618      	mov	r0, r3
 8008f80:	f7ff fc1c 	bl	80087bc <ld_word>
 8008f84:	4603      	mov	r3, r0
 8008f86:	617b      	str	r3, [r7, #20]
			break;
 8008f88:	e025      	b.n	8008fd6 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	6a1a      	ldr	r2, [r3, #32]
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	09db      	lsrs	r3, r3, #7
 8008f92:	4413      	add	r3, r2
 8008f94:	4619      	mov	r1, r3
 8008f96:	6938      	ldr	r0, [r7, #16]
 8008f98:	f7ff fec0 	bl	8008d1c <move_window>
 8008f9c:	4603      	mov	r3, r0
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d118      	bne.n	8008fd4 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	009b      	lsls	r3, r3, #2
 8008fac:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8008fb0:	4413      	add	r3, r2
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	f7ff fc1a 	bl	80087ec <ld_dword>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008fbe:	617b      	str	r3, [r7, #20]
			break;
 8008fc0:	e009      	b.n	8008fd6 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	617b      	str	r3, [r7, #20]
 8008fc6:	e006      	b.n	8008fd6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008fc8:	bf00      	nop
 8008fca:	e004      	b.n	8008fd6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008fcc:	bf00      	nop
 8008fce:	e002      	b.n	8008fd6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008fd0:	bf00      	nop
 8008fd2:	e000      	b.n	8008fd6 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008fd4:	bf00      	nop
		}
	}

	return val;
 8008fd6:	697b      	ldr	r3, [r7, #20]
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3718      	adds	r7, #24
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008fe0:	b590      	push	{r4, r7, lr}
 8008fe2:	b089      	sub	sp, #36	@ 0x24
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	60b9      	str	r1, [r7, #8]
 8008fea:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008fec:	2302      	movs	r3, #2
 8008fee:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	f240 80d9 	bls.w	80091aa <put_fat+0x1ca>
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	695b      	ldr	r3, [r3, #20]
 8008ffc:	68ba      	ldr	r2, [r7, #8]
 8008ffe:	429a      	cmp	r2, r3
 8009000:	f080 80d3 	bcs.w	80091aa <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	781b      	ldrb	r3, [r3, #0]
 8009008:	2b03      	cmp	r3, #3
 800900a:	f000 8096 	beq.w	800913a <put_fat+0x15a>
 800900e:	2b03      	cmp	r3, #3
 8009010:	f300 80cb 	bgt.w	80091aa <put_fat+0x1ca>
 8009014:	2b01      	cmp	r3, #1
 8009016:	d002      	beq.n	800901e <put_fat+0x3e>
 8009018:	2b02      	cmp	r3, #2
 800901a:	d06e      	beq.n	80090fa <put_fat+0x11a>
 800901c:	e0c5      	b.n	80091aa <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800901e:	68bb      	ldr	r3, [r7, #8]
 8009020:	61bb      	str	r3, [r7, #24]
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	085b      	lsrs	r3, r3, #1
 8009026:	69ba      	ldr	r2, [r7, #24]
 8009028:	4413      	add	r3, r2
 800902a:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	6a1a      	ldr	r2, [r3, #32]
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	0a5b      	lsrs	r3, r3, #9
 8009034:	4413      	add	r3, r2
 8009036:	4619      	mov	r1, r3
 8009038:	68f8      	ldr	r0, [r7, #12]
 800903a:	f7ff fe6f 	bl	8008d1c <move_window>
 800903e:	4603      	mov	r3, r0
 8009040:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009042:	7ffb      	ldrb	r3, [r7, #31]
 8009044:	2b00      	cmp	r3, #0
 8009046:	f040 80a9 	bne.w	800919c <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	1c59      	adds	r1, r3, #1
 8009054:	61b9      	str	r1, [r7, #24]
 8009056:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800905a:	4413      	add	r3, r2
 800905c:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	f003 0301 	and.w	r3, r3, #1
 8009064:	2b00      	cmp	r3, #0
 8009066:	d00d      	beq.n	8009084 <put_fat+0xa4>
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	781b      	ldrb	r3, [r3, #0]
 800906c:	b25b      	sxtb	r3, r3
 800906e:	f003 030f 	and.w	r3, r3, #15
 8009072:	b25a      	sxtb	r2, r3
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	b2db      	uxtb	r3, r3
 8009078:	011b      	lsls	r3, r3, #4
 800907a:	b25b      	sxtb	r3, r3
 800907c:	4313      	orrs	r3, r2
 800907e:	b25b      	sxtb	r3, r3
 8009080:	b2db      	uxtb	r3, r3
 8009082:	e001      	b.n	8009088 <put_fat+0xa8>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	b2db      	uxtb	r3, r3
 8009088:	697a      	ldr	r2, [r7, #20]
 800908a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2201      	movs	r2, #1
 8009090:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6a1a      	ldr	r2, [r3, #32]
 8009096:	69bb      	ldr	r3, [r7, #24]
 8009098:	0a5b      	lsrs	r3, r3, #9
 800909a:	4413      	add	r3, r2
 800909c:	4619      	mov	r1, r3
 800909e:	68f8      	ldr	r0, [r7, #12]
 80090a0:	f7ff fe3c 	bl	8008d1c <move_window>
 80090a4:	4603      	mov	r3, r0
 80090a6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80090a8:	7ffb      	ldrb	r3, [r7, #31]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d178      	bne.n	80091a0 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80090b4:	69bb      	ldr	r3, [r7, #24]
 80090b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80090ba:	4413      	add	r3, r2
 80090bc:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80090be:	68bb      	ldr	r3, [r7, #8]
 80090c0:	f003 0301 	and.w	r3, r3, #1
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d003      	beq.n	80090d0 <put_fat+0xf0>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	091b      	lsrs	r3, r3, #4
 80090cc:	b2db      	uxtb	r3, r3
 80090ce:	e00e      	b.n	80090ee <put_fat+0x10e>
 80090d0:	697b      	ldr	r3, [r7, #20]
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	b25b      	sxtb	r3, r3
 80090d6:	f023 030f 	bic.w	r3, r3, #15
 80090da:	b25a      	sxtb	r2, r3
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	0a1b      	lsrs	r3, r3, #8
 80090e0:	b25b      	sxtb	r3, r3
 80090e2:	f003 030f 	and.w	r3, r3, #15
 80090e6:	b25b      	sxtb	r3, r3
 80090e8:	4313      	orrs	r3, r2
 80090ea:	b25b      	sxtb	r3, r3
 80090ec:	b2db      	uxtb	r3, r3
 80090ee:	697a      	ldr	r2, [r7, #20]
 80090f0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2201      	movs	r2, #1
 80090f6:	70da      	strb	r2, [r3, #3]
			break;
 80090f8:	e057      	b.n	80091aa <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	6a1a      	ldr	r2, [r3, #32]
 80090fe:	68bb      	ldr	r3, [r7, #8]
 8009100:	0a1b      	lsrs	r3, r3, #8
 8009102:	4413      	add	r3, r2
 8009104:	4619      	mov	r1, r3
 8009106:	68f8      	ldr	r0, [r7, #12]
 8009108:	f7ff fe08 	bl	8008d1c <move_window>
 800910c:	4603      	mov	r3, r0
 800910e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009110:	7ffb      	ldrb	r3, [r7, #31]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d146      	bne.n	80091a4 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	005b      	lsls	r3, r3, #1
 8009120:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009124:	4413      	add	r3, r2
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	b292      	uxth	r2, r2
 800912a:	4611      	mov	r1, r2
 800912c:	4618      	mov	r0, r3
 800912e:	f7ff fb80 	bl	8008832 <st_word>
			fs->wflag = 1;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2201      	movs	r2, #1
 8009136:	70da      	strb	r2, [r3, #3]
			break;
 8009138:	e037      	b.n	80091aa <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	6a1a      	ldr	r2, [r3, #32]
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	09db      	lsrs	r3, r3, #7
 8009142:	4413      	add	r3, r2
 8009144:	4619      	mov	r1, r3
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f7ff fde8 	bl	8008d1c <move_window>
 800914c:	4603      	mov	r3, r0
 800914e:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8009150:	7ffb      	ldrb	r3, [r7, #31]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d128      	bne.n	80091a8 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800916a:	4413      	add	r3, r2
 800916c:	4618      	mov	r0, r3
 800916e:	f7ff fb3d 	bl	80087ec <ld_dword>
 8009172:	4603      	mov	r3, r0
 8009174:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009178:	4323      	orrs	r3, r4
 800917a:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800918a:	4413      	add	r3, r2
 800918c:	6879      	ldr	r1, [r7, #4]
 800918e:	4618      	mov	r0, r3
 8009190:	f7ff fb6a 	bl	8008868 <st_dword>
			fs->wflag = 1;
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	2201      	movs	r2, #1
 8009198:	70da      	strb	r2, [r3, #3]
			break;
 800919a:	e006      	b.n	80091aa <put_fat+0x1ca>
			if (res != FR_OK) break;
 800919c:	bf00      	nop
 800919e:	e004      	b.n	80091aa <put_fat+0x1ca>
			if (res != FR_OK) break;
 80091a0:	bf00      	nop
 80091a2:	e002      	b.n	80091aa <put_fat+0x1ca>
			if (res != FR_OK) break;
 80091a4:	bf00      	nop
 80091a6:	e000      	b.n	80091aa <put_fat+0x1ca>
			if (res != FR_OK) break;
 80091a8:	bf00      	nop
		}
	}
	return res;
 80091aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3724      	adds	r7, #36	@ 0x24
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd90      	pop	{r4, r7, pc}

080091b4 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b088      	sub	sp, #32
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80091c0:	2300      	movs	r3, #0
 80091c2:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d904      	bls.n	80091da <remove_chain+0x26>
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	68ba      	ldr	r2, [r7, #8]
 80091d6:	429a      	cmp	r2, r3
 80091d8:	d301      	bcc.n	80091de <remove_chain+0x2a>
 80091da:	2302      	movs	r3, #2
 80091dc:	e04b      	b.n	8009276 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2b00      	cmp	r3, #0
 80091e2:	d00c      	beq.n	80091fe <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80091e4:	f04f 32ff 	mov.w	r2, #4294967295
 80091e8:	6879      	ldr	r1, [r7, #4]
 80091ea:	69b8      	ldr	r0, [r7, #24]
 80091ec:	f7ff fef8 	bl	8008fe0 <put_fat>
 80091f0:	4603      	mov	r3, r0
 80091f2:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80091f4:	7ffb      	ldrb	r3, [r7, #31]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d001      	beq.n	80091fe <remove_chain+0x4a>
 80091fa:	7ffb      	ldrb	r3, [r7, #31]
 80091fc:	e03b      	b.n	8009276 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80091fe:	68b9      	ldr	r1, [r7, #8]
 8009200:	68f8      	ldr	r0, [r7, #12]
 8009202:	f7ff fe46 	bl	8008e92 <get_fat>
 8009206:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009208:	697b      	ldr	r3, [r7, #20]
 800920a:	2b00      	cmp	r3, #0
 800920c:	d031      	beq.n	8009272 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	2b01      	cmp	r3, #1
 8009212:	d101      	bne.n	8009218 <remove_chain+0x64>
 8009214:	2302      	movs	r3, #2
 8009216:	e02e      	b.n	8009276 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009218:	697b      	ldr	r3, [r7, #20]
 800921a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800921e:	d101      	bne.n	8009224 <remove_chain+0x70>
 8009220:	2301      	movs	r3, #1
 8009222:	e028      	b.n	8009276 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009224:	2200      	movs	r2, #0
 8009226:	68b9      	ldr	r1, [r7, #8]
 8009228:	69b8      	ldr	r0, [r7, #24]
 800922a:	f7ff fed9 	bl	8008fe0 <put_fat>
 800922e:	4603      	mov	r3, r0
 8009230:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8009232:	7ffb      	ldrb	r3, [r7, #31]
 8009234:	2b00      	cmp	r3, #0
 8009236:	d001      	beq.n	800923c <remove_chain+0x88>
 8009238:	7ffb      	ldrb	r3, [r7, #31]
 800923a:	e01c      	b.n	8009276 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800923c:	69bb      	ldr	r3, [r7, #24]
 800923e:	691a      	ldr	r2, [r3, #16]
 8009240:	69bb      	ldr	r3, [r7, #24]
 8009242:	695b      	ldr	r3, [r3, #20]
 8009244:	3b02      	subs	r3, #2
 8009246:	429a      	cmp	r2, r3
 8009248:	d20b      	bcs.n	8009262 <remove_chain+0xae>
			fs->free_clst++;
 800924a:	69bb      	ldr	r3, [r7, #24]
 800924c:	691b      	ldr	r3, [r3, #16]
 800924e:	1c5a      	adds	r2, r3, #1
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8009254:	69bb      	ldr	r3, [r7, #24]
 8009256:	791b      	ldrb	r3, [r3, #4]
 8009258:	f043 0301 	orr.w	r3, r3, #1
 800925c:	b2da      	uxtb	r2, r3
 800925e:	69bb      	ldr	r3, [r7, #24]
 8009260:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8009262:	697b      	ldr	r3, [r7, #20]
 8009264:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	695b      	ldr	r3, [r3, #20]
 800926a:	68ba      	ldr	r2, [r7, #8]
 800926c:	429a      	cmp	r2, r3
 800926e:	d3c6      	bcc.n	80091fe <remove_chain+0x4a>
 8009270:	e000      	b.n	8009274 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8009272:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8009274:	2300      	movs	r3, #0
}
 8009276:	4618      	mov	r0, r3
 8009278:	3720      	adds	r7, #32
 800927a:	46bd      	mov	sp, r7
 800927c:	bd80      	pop	{r7, pc}

0800927e <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b088      	sub	sp, #32
 8009282:	af00      	add	r7, sp, #0
 8009284:	6078      	str	r0, [r7, #4]
 8009286:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d10d      	bne.n	80092b0 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800929a:	69bb      	ldr	r3, [r7, #24]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d004      	beq.n	80092aa <create_chain+0x2c>
 80092a0:	693b      	ldr	r3, [r7, #16]
 80092a2:	695b      	ldr	r3, [r3, #20]
 80092a4:	69ba      	ldr	r2, [r7, #24]
 80092a6:	429a      	cmp	r2, r3
 80092a8:	d31b      	bcc.n	80092e2 <create_chain+0x64>
 80092aa:	2301      	movs	r3, #1
 80092ac:	61bb      	str	r3, [r7, #24]
 80092ae:	e018      	b.n	80092e2 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80092b0:	6839      	ldr	r1, [r7, #0]
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f7ff fded 	bl	8008e92 <get_fat>
 80092b8:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d801      	bhi.n	80092c4 <create_chain+0x46>
 80092c0:	2301      	movs	r3, #1
 80092c2:	e070      	b.n	80093a6 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092ca:	d101      	bne.n	80092d0 <create_chain+0x52>
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	e06a      	b.n	80093a6 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	695b      	ldr	r3, [r3, #20]
 80092d4:	68fa      	ldr	r2, [r7, #12]
 80092d6:	429a      	cmp	r2, r3
 80092d8:	d201      	bcs.n	80092de <create_chain+0x60>
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	e063      	b.n	80093a6 <create_chain+0x128>
		scl = clst;
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80092e2:	69bb      	ldr	r3, [r7, #24]
 80092e4:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	3301      	adds	r3, #1
 80092ea:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	695b      	ldr	r3, [r3, #20]
 80092f0:	69fa      	ldr	r2, [r7, #28]
 80092f2:	429a      	cmp	r2, r3
 80092f4:	d307      	bcc.n	8009306 <create_chain+0x88>
				ncl = 2;
 80092f6:	2302      	movs	r3, #2
 80092f8:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80092fa:	69fa      	ldr	r2, [r7, #28]
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	429a      	cmp	r2, r3
 8009300:	d901      	bls.n	8009306 <create_chain+0x88>
 8009302:	2300      	movs	r3, #0
 8009304:	e04f      	b.n	80093a6 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009306:	69f9      	ldr	r1, [r7, #28]
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f7ff fdc2 	bl	8008e92 <get_fat>
 800930e:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d00e      	beq.n	8009334 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2b01      	cmp	r3, #1
 800931a:	d003      	beq.n	8009324 <create_chain+0xa6>
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009322:	d101      	bne.n	8009328 <create_chain+0xaa>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	e03e      	b.n	80093a6 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8009328:	69fa      	ldr	r2, [r7, #28]
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	429a      	cmp	r2, r3
 800932e:	d1da      	bne.n	80092e6 <create_chain+0x68>
 8009330:	2300      	movs	r3, #0
 8009332:	e038      	b.n	80093a6 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8009334:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009336:	f04f 32ff 	mov.w	r2, #4294967295
 800933a:	69f9      	ldr	r1, [r7, #28]
 800933c:	6938      	ldr	r0, [r7, #16]
 800933e:	f7ff fe4f 	bl	8008fe0 <put_fat>
 8009342:	4603      	mov	r3, r0
 8009344:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8009346:	7dfb      	ldrb	r3, [r7, #23]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d109      	bne.n	8009360 <create_chain+0xe2>
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d006      	beq.n	8009360 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009352:	69fa      	ldr	r2, [r7, #28]
 8009354:	6839      	ldr	r1, [r7, #0]
 8009356:	6938      	ldr	r0, [r7, #16]
 8009358:	f7ff fe42 	bl	8008fe0 <put_fat>
 800935c:	4603      	mov	r3, r0
 800935e:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009360:	7dfb      	ldrb	r3, [r7, #23]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d116      	bne.n	8009394 <create_chain+0x116>
		fs->last_clst = ncl;
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	69fa      	ldr	r2, [r7, #28]
 800936a:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800936c:	693b      	ldr	r3, [r7, #16]
 800936e:	691a      	ldr	r2, [r3, #16]
 8009370:	693b      	ldr	r3, [r7, #16]
 8009372:	695b      	ldr	r3, [r3, #20]
 8009374:	3b02      	subs	r3, #2
 8009376:	429a      	cmp	r2, r3
 8009378:	d804      	bhi.n	8009384 <create_chain+0x106>
 800937a:	693b      	ldr	r3, [r7, #16]
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	1e5a      	subs	r2, r3, #1
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8009384:	693b      	ldr	r3, [r7, #16]
 8009386:	791b      	ldrb	r3, [r3, #4]
 8009388:	f043 0301 	orr.w	r3, r3, #1
 800938c:	b2da      	uxtb	r2, r3
 800938e:	693b      	ldr	r3, [r7, #16]
 8009390:	711a      	strb	r2, [r3, #4]
 8009392:	e007      	b.n	80093a4 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009394:	7dfb      	ldrb	r3, [r7, #23]
 8009396:	2b01      	cmp	r3, #1
 8009398:	d102      	bne.n	80093a0 <create_chain+0x122>
 800939a:	f04f 33ff 	mov.w	r3, #4294967295
 800939e:	e000      	b.n	80093a2 <create_chain+0x124>
 80093a0:	2301      	movs	r3, #1
 80093a2:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80093a4:	69fb      	ldr	r3, [r7, #28]
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3720      	adds	r7, #32
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd80      	pop	{r7, pc}

080093ae <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80093ae:	b480      	push	{r7}
 80093b0:	b087      	sub	sp, #28
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	6078      	str	r0, [r7, #4]
 80093b6:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093c2:	3304      	adds	r3, #4
 80093c4:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	0a5b      	lsrs	r3, r3, #9
 80093ca:	68fa      	ldr	r2, [r7, #12]
 80093cc:	8952      	ldrh	r2, [r2, #10]
 80093ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80093d2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80093d4:	693b      	ldr	r3, [r7, #16]
 80093d6:	1d1a      	adds	r2, r3, #4
 80093d8:	613a      	str	r2, [r7, #16]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d101      	bne.n	80093e8 <clmt_clust+0x3a>
 80093e4:	2300      	movs	r3, #0
 80093e6:	e010      	b.n	800940a <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80093e8:	697a      	ldr	r2, [r7, #20]
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	429a      	cmp	r2, r3
 80093ee:	d307      	bcc.n	8009400 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80093f0:	697a      	ldr	r2, [r7, #20]
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	1ad3      	subs	r3, r2, r3
 80093f6:	617b      	str	r3, [r7, #20]
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	3304      	adds	r3, #4
 80093fc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80093fe:	e7e9      	b.n	80093d4 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8009400:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	681a      	ldr	r2, [r3, #0]
 8009406:	697b      	ldr	r3, [r7, #20]
 8009408:	4413      	add	r3, r2
}
 800940a:	4618      	mov	r0, r3
 800940c:	371c      	adds	r7, #28
 800940e:	46bd      	mov	sp, r7
 8009410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009414:	4770      	bx	lr

08009416 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009416:	b580      	push	{r7, lr}
 8009418:	b086      	sub	sp, #24
 800941a:	af00      	add	r7, sp, #0
 800941c:	6078      	str	r0, [r7, #4]
 800941e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009426:	683b      	ldr	r3, [r7, #0]
 8009428:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800942c:	d204      	bcs.n	8009438 <dir_sdi+0x22>
 800942e:	683b      	ldr	r3, [r7, #0]
 8009430:	f003 031f 	and.w	r3, r3, #31
 8009434:	2b00      	cmp	r3, #0
 8009436:	d001      	beq.n	800943c <dir_sdi+0x26>
		return FR_INT_ERR;
 8009438:	2302      	movs	r3, #2
 800943a:	e063      	b.n	8009504 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	683a      	ldr	r2, [r7, #0]
 8009440:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	689b      	ldr	r3, [r3, #8]
 8009446:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d106      	bne.n	800945c <dir_sdi+0x46>
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	781b      	ldrb	r3, [r3, #0]
 8009452:	2b02      	cmp	r3, #2
 8009454:	d902      	bls.n	800945c <dir_sdi+0x46>
		clst = fs->dirbase;
 8009456:	693b      	ldr	r3, [r7, #16]
 8009458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800945a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10c      	bne.n	800947c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	095b      	lsrs	r3, r3, #5
 8009466:	693a      	ldr	r2, [r7, #16]
 8009468:	8912      	ldrh	r2, [r2, #8]
 800946a:	4293      	cmp	r3, r2
 800946c:	d301      	bcc.n	8009472 <dir_sdi+0x5c>
 800946e:	2302      	movs	r3, #2
 8009470:	e048      	b.n	8009504 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	61da      	str	r2, [r3, #28]
 800947a:	e029      	b.n	80094d0 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800947c:	693b      	ldr	r3, [r7, #16]
 800947e:	895b      	ldrh	r3, [r3, #10]
 8009480:	025b      	lsls	r3, r3, #9
 8009482:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009484:	e019      	b.n	80094ba <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	6979      	ldr	r1, [r7, #20]
 800948a:	4618      	mov	r0, r3
 800948c:	f7ff fd01 	bl	8008e92 <get_fat>
 8009490:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009492:	697b      	ldr	r3, [r7, #20]
 8009494:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009498:	d101      	bne.n	800949e <dir_sdi+0x88>
 800949a:	2301      	movs	r3, #1
 800949c:	e032      	b.n	8009504 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800949e:	697b      	ldr	r3, [r7, #20]
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d904      	bls.n	80094ae <dir_sdi+0x98>
 80094a4:	693b      	ldr	r3, [r7, #16]
 80094a6:	695b      	ldr	r3, [r3, #20]
 80094a8:	697a      	ldr	r2, [r7, #20]
 80094aa:	429a      	cmp	r2, r3
 80094ac:	d301      	bcc.n	80094b2 <dir_sdi+0x9c>
 80094ae:	2302      	movs	r3, #2
 80094b0:	e028      	b.n	8009504 <dir_sdi+0xee>
			ofs -= csz;
 80094b2:	683a      	ldr	r2, [r7, #0]
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	1ad3      	subs	r3, r2, r3
 80094b8:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80094ba:	683a      	ldr	r2, [r7, #0]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	429a      	cmp	r2, r3
 80094c0:	d2e1      	bcs.n	8009486 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80094c2:	6979      	ldr	r1, [r7, #20]
 80094c4:	6938      	ldr	r0, [r7, #16]
 80094c6:	f7ff fcc5 	bl	8008e54 <clust2sect>
 80094ca:	4602      	mov	r2, r0
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	69db      	ldr	r3, [r3, #28]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d101      	bne.n	80094e2 <dir_sdi+0xcc>
 80094de:	2302      	movs	r3, #2
 80094e0:	e010      	b.n	8009504 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	69da      	ldr	r2, [r3, #28]
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	0a5b      	lsrs	r3, r3, #9
 80094ea:	441a      	add	r2, r3
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80094f0:	693b      	ldr	r3, [r7, #16]
 80094f2:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80094f6:	683b      	ldr	r3, [r7, #0]
 80094f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094fc:	441a      	add	r2, r3
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3718      	adds	r7, #24
 8009508:	46bd      	mov	sp, r7
 800950a:	bd80      	pop	{r7, pc}

0800950c <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b086      	sub	sp, #24
 8009510:	af00      	add	r7, sp, #0
 8009512:	6078      	str	r0, [r7, #4]
 8009514:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	695b      	ldr	r3, [r3, #20]
 8009520:	3320      	adds	r3, #32
 8009522:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	69db      	ldr	r3, [r3, #28]
 8009528:	2b00      	cmp	r3, #0
 800952a:	d003      	beq.n	8009534 <dir_next+0x28>
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009532:	d301      	bcc.n	8009538 <dir_next+0x2c>
 8009534:	2304      	movs	r3, #4
 8009536:	e0aa      	b.n	800968e <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800953e:	2b00      	cmp	r3, #0
 8009540:	f040 8098 	bne.w	8009674 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	69db      	ldr	r3, [r3, #28]
 8009548:	1c5a      	adds	r2, r3, #1
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	699b      	ldr	r3, [r3, #24]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d10b      	bne.n	800956e <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	095b      	lsrs	r3, r3, #5
 800955a:	68fa      	ldr	r2, [r7, #12]
 800955c:	8912      	ldrh	r2, [r2, #8]
 800955e:	4293      	cmp	r3, r2
 8009560:	f0c0 8088 	bcc.w	8009674 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2200      	movs	r2, #0
 8009568:	61da      	str	r2, [r3, #28]
 800956a:	2304      	movs	r3, #4
 800956c:	e08f      	b.n	800968e <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	0a5b      	lsrs	r3, r3, #9
 8009572:	68fa      	ldr	r2, [r7, #12]
 8009574:	8952      	ldrh	r2, [r2, #10]
 8009576:	3a01      	subs	r2, #1
 8009578:	4013      	ands	r3, r2
 800957a:	2b00      	cmp	r3, #0
 800957c:	d17a      	bne.n	8009674 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	699b      	ldr	r3, [r3, #24]
 8009584:	4619      	mov	r1, r3
 8009586:	4610      	mov	r0, r2
 8009588:	f7ff fc83 	bl	8008e92 <get_fat>
 800958c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	2b01      	cmp	r3, #1
 8009592:	d801      	bhi.n	8009598 <dir_next+0x8c>
 8009594:	2302      	movs	r3, #2
 8009596:	e07a      	b.n	800968e <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800959e:	d101      	bne.n	80095a4 <dir_next+0x98>
 80095a0:	2301      	movs	r3, #1
 80095a2:	e074      	b.n	800968e <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	695b      	ldr	r3, [r3, #20]
 80095a8:	697a      	ldr	r2, [r7, #20]
 80095aa:	429a      	cmp	r2, r3
 80095ac:	d358      	bcc.n	8009660 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d104      	bne.n	80095be <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	61da      	str	r2, [r3, #28]
 80095ba:	2304      	movs	r3, #4
 80095bc:	e067      	b.n	800968e <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80095be:	687a      	ldr	r2, [r7, #4]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	699b      	ldr	r3, [r3, #24]
 80095c4:	4619      	mov	r1, r3
 80095c6:	4610      	mov	r0, r2
 80095c8:	f7ff fe59 	bl	800927e <create_chain>
 80095cc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80095ce:	697b      	ldr	r3, [r7, #20]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d101      	bne.n	80095d8 <dir_next+0xcc>
 80095d4:	2307      	movs	r3, #7
 80095d6:	e05a      	b.n	800968e <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	2b01      	cmp	r3, #1
 80095dc:	d101      	bne.n	80095e2 <dir_next+0xd6>
 80095de:	2302      	movs	r3, #2
 80095e0:	e055      	b.n	800968e <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095e8:	d101      	bne.n	80095ee <dir_next+0xe2>
 80095ea:	2301      	movs	r3, #1
 80095ec:	e04f      	b.n	800968e <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80095ee:	68f8      	ldr	r0, [r7, #12]
 80095f0:	f7ff fb50 	bl	8008c94 <sync_window>
 80095f4:	4603      	mov	r3, r0
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d001      	beq.n	80095fe <dir_next+0xf2>
 80095fa:	2301      	movs	r3, #1
 80095fc:	e047      	b.n	800968e <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	3330      	adds	r3, #48	@ 0x30
 8009602:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009606:	2100      	movs	r1, #0
 8009608:	4618      	mov	r0, r3
 800960a:	f7ff f97a 	bl	8008902 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800960e:	2300      	movs	r3, #0
 8009610:	613b      	str	r3, [r7, #16]
 8009612:	6979      	ldr	r1, [r7, #20]
 8009614:	68f8      	ldr	r0, [r7, #12]
 8009616:	f7ff fc1d 	bl	8008e54 <clust2sect>
 800961a:	4602      	mov	r2, r0
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009620:	e012      	b.n	8009648 <dir_next+0x13c>
						fs->wflag = 1;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	2201      	movs	r2, #1
 8009626:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009628:	68f8      	ldr	r0, [r7, #12]
 800962a:	f7ff fb33 	bl	8008c94 <sync_window>
 800962e:	4603      	mov	r3, r0
 8009630:	2b00      	cmp	r3, #0
 8009632:	d001      	beq.n	8009638 <dir_next+0x12c>
 8009634:	2301      	movs	r3, #1
 8009636:	e02a      	b.n	800968e <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	3301      	adds	r3, #1
 800963c:	613b      	str	r3, [r7, #16]
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009642:	1c5a      	adds	r2, r3, #1
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	62da      	str	r2, [r3, #44]	@ 0x2c
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	895b      	ldrh	r3, [r3, #10]
 800964c:	461a      	mov	r2, r3
 800964e:	693b      	ldr	r3, [r7, #16]
 8009650:	4293      	cmp	r3, r2
 8009652:	d3e6      	bcc.n	8009622 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	1ad2      	subs	r2, r2, r3
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	697a      	ldr	r2, [r7, #20]
 8009664:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8009666:	6979      	ldr	r1, [r7, #20]
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f7ff fbf3 	bl	8008e54 <clust2sect>
 800966e:	4602      	mov	r2, r0
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	68ba      	ldr	r2, [r7, #8]
 8009678:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009686:	441a      	add	r2, r3
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800968c:	2300      	movs	r3, #0
}
 800968e:	4618      	mov	r0, r3
 8009690:	3718      	adds	r7, #24
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b086      	sub	sp, #24
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
 800969e:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80096a6:	2100      	movs	r1, #0
 80096a8:	6878      	ldr	r0, [r7, #4]
 80096aa:	f7ff feb4 	bl	8009416 <dir_sdi>
 80096ae:	4603      	mov	r3, r0
 80096b0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80096b2:	7dfb      	ldrb	r3, [r7, #23]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d12b      	bne.n	8009710 <dir_alloc+0x7a>
		n = 0;
 80096b8:	2300      	movs	r3, #0
 80096ba:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	69db      	ldr	r3, [r3, #28]
 80096c0:	4619      	mov	r1, r3
 80096c2:	68f8      	ldr	r0, [r7, #12]
 80096c4:	f7ff fb2a 	bl	8008d1c <move_window>
 80096c8:	4603      	mov	r3, r0
 80096ca:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80096cc:	7dfb      	ldrb	r3, [r7, #23]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d11d      	bne.n	800970e <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	6a1b      	ldr	r3, [r3, #32]
 80096d6:	781b      	ldrb	r3, [r3, #0]
 80096d8:	2be5      	cmp	r3, #229	@ 0xe5
 80096da:	d004      	beq.n	80096e6 <dir_alloc+0x50>
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6a1b      	ldr	r3, [r3, #32]
 80096e0:	781b      	ldrb	r3, [r3, #0]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d107      	bne.n	80096f6 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80096e6:	693b      	ldr	r3, [r7, #16]
 80096e8:	3301      	adds	r3, #1
 80096ea:	613b      	str	r3, [r7, #16]
 80096ec:	693a      	ldr	r2, [r7, #16]
 80096ee:	683b      	ldr	r3, [r7, #0]
 80096f0:	429a      	cmp	r2, r3
 80096f2:	d102      	bne.n	80096fa <dir_alloc+0x64>
 80096f4:	e00c      	b.n	8009710 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80096f6:	2300      	movs	r3, #0
 80096f8:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80096fa:	2101      	movs	r1, #1
 80096fc:	6878      	ldr	r0, [r7, #4]
 80096fe:	f7ff ff05 	bl	800950c <dir_next>
 8009702:	4603      	mov	r3, r0
 8009704:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009706:	7dfb      	ldrb	r3, [r7, #23]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d0d7      	beq.n	80096bc <dir_alloc+0x26>
 800970c:	e000      	b.n	8009710 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800970e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009710:	7dfb      	ldrb	r3, [r7, #23]
 8009712:	2b04      	cmp	r3, #4
 8009714:	d101      	bne.n	800971a <dir_alloc+0x84>
 8009716:	2307      	movs	r3, #7
 8009718:	75fb      	strb	r3, [r7, #23]
	return res;
 800971a:	7dfb      	ldrb	r3, [r7, #23]
}
 800971c:	4618      	mov	r0, r3
 800971e:	3718      	adds	r7, #24
 8009720:	46bd      	mov	sp, r7
 8009722:	bd80      	pop	{r7, pc}

08009724 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8009724:	b580      	push	{r7, lr}
 8009726:	b084      	sub	sp, #16
 8009728:	af00      	add	r7, sp, #0
 800972a:	6078      	str	r0, [r7, #4]
 800972c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	331a      	adds	r3, #26
 8009732:	4618      	mov	r0, r3
 8009734:	f7ff f842 	bl	80087bc <ld_word>
 8009738:	4603      	mov	r3, r0
 800973a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	781b      	ldrb	r3, [r3, #0]
 8009740:	2b03      	cmp	r3, #3
 8009742:	d109      	bne.n	8009758 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8009744:	683b      	ldr	r3, [r7, #0]
 8009746:	3314      	adds	r3, #20
 8009748:	4618      	mov	r0, r3
 800974a:	f7ff f837 	bl	80087bc <ld_word>
 800974e:	4603      	mov	r3, r0
 8009750:	041b      	lsls	r3, r3, #16
 8009752:	68fa      	ldr	r2, [r7, #12]
 8009754:	4313      	orrs	r3, r2
 8009756:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009758:	68fb      	ldr	r3, [r7, #12]
}
 800975a:	4618      	mov	r0, r3
 800975c:	3710      	adds	r7, #16
 800975e:	46bd      	mov	sp, r7
 8009760:	bd80      	pop	{r7, pc}

08009762 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009762:	b580      	push	{r7, lr}
 8009764:	b084      	sub	sp, #16
 8009766:	af00      	add	r7, sp, #0
 8009768:	60f8      	str	r0, [r7, #12]
 800976a:	60b9      	str	r1, [r7, #8]
 800976c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	331a      	adds	r3, #26
 8009772:	687a      	ldr	r2, [r7, #4]
 8009774:	b292      	uxth	r2, r2
 8009776:	4611      	mov	r1, r2
 8009778:	4618      	mov	r0, r3
 800977a:	f7ff f85a 	bl	8008832 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	781b      	ldrb	r3, [r3, #0]
 8009782:	2b03      	cmp	r3, #3
 8009784:	d109      	bne.n	800979a <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	f103 0214 	add.w	r2, r3, #20
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	0c1b      	lsrs	r3, r3, #16
 8009790:	b29b      	uxth	r3, r3
 8009792:	4619      	mov	r1, r3
 8009794:	4610      	mov	r0, r2
 8009796:	f7ff f84c 	bl	8008832 <st_word>
	}
}
 800979a:	bf00      	nop
 800979c:	3710      	adds	r7, #16
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80097a2:	b580      	push	{r7, lr}
 80097a4:	b086      	sub	sp, #24
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80097b0:	2100      	movs	r1, #0
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f7ff fe2f 	bl	8009416 <dir_sdi>
 80097b8:	4603      	mov	r3, r0
 80097ba:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80097bc:	7dfb      	ldrb	r3, [r7, #23]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d001      	beq.n	80097c6 <dir_find+0x24>
 80097c2:	7dfb      	ldrb	r3, [r7, #23]
 80097c4:	e03e      	b.n	8009844 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	69db      	ldr	r3, [r3, #28]
 80097ca:	4619      	mov	r1, r3
 80097cc:	6938      	ldr	r0, [r7, #16]
 80097ce:	f7ff faa5 	bl	8008d1c <move_window>
 80097d2:	4603      	mov	r3, r0
 80097d4:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80097d6:	7dfb      	ldrb	r3, [r7, #23]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d12f      	bne.n	800983c <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6a1b      	ldr	r3, [r3, #32]
 80097e0:	781b      	ldrb	r3, [r3, #0]
 80097e2:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80097e4:	7bfb      	ldrb	r3, [r7, #15]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d102      	bne.n	80097f0 <dir_find+0x4e>
 80097ea:	2304      	movs	r3, #4
 80097ec:	75fb      	strb	r3, [r7, #23]
 80097ee:	e028      	b.n	8009842 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	6a1b      	ldr	r3, [r3, #32]
 80097f4:	330b      	adds	r3, #11
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80097fc:	b2da      	uxtb	r2, r3
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	6a1b      	ldr	r3, [r3, #32]
 8009806:	330b      	adds	r3, #11
 8009808:	781b      	ldrb	r3, [r3, #0]
 800980a:	f003 0308 	and.w	r3, r3, #8
 800980e:	2b00      	cmp	r3, #0
 8009810:	d10a      	bne.n	8009828 <dir_find+0x86>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	6a18      	ldr	r0, [r3, #32]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	3324      	adds	r3, #36	@ 0x24
 800981a:	220b      	movs	r2, #11
 800981c:	4619      	mov	r1, r3
 800981e:	f7ff f88b 	bl	8008938 <mem_cmp>
 8009822:	4603      	mov	r3, r0
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00b      	beq.n	8009840 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009828:	2100      	movs	r1, #0
 800982a:	6878      	ldr	r0, [r7, #4]
 800982c:	f7ff fe6e 	bl	800950c <dir_next>
 8009830:	4603      	mov	r3, r0
 8009832:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009834:	7dfb      	ldrb	r3, [r7, #23]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d0c5      	beq.n	80097c6 <dir_find+0x24>
 800983a:	e002      	b.n	8009842 <dir_find+0xa0>
		if (res != FR_OK) break;
 800983c:	bf00      	nop
 800983e:	e000      	b.n	8009842 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009840:	bf00      	nop

	return res;
 8009842:	7dfb      	ldrb	r3, [r7, #23]
}
 8009844:	4618      	mov	r0, r3
 8009846:	3718      	adds	r7, #24
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b084      	sub	sp, #16
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800985a:	2101      	movs	r1, #1
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f7ff ff1a 	bl	8009696 <dir_alloc>
 8009862:	4603      	mov	r3, r0
 8009864:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009866:	7bfb      	ldrb	r3, [r7, #15]
 8009868:	2b00      	cmp	r3, #0
 800986a:	d11c      	bne.n	80098a6 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	69db      	ldr	r3, [r3, #28]
 8009870:	4619      	mov	r1, r3
 8009872:	68b8      	ldr	r0, [r7, #8]
 8009874:	f7ff fa52 	bl	8008d1c <move_window>
 8009878:	4603      	mov	r3, r0
 800987a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800987c:	7bfb      	ldrb	r3, [r7, #15]
 800987e:	2b00      	cmp	r3, #0
 8009880:	d111      	bne.n	80098a6 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6a1b      	ldr	r3, [r3, #32]
 8009886:	2220      	movs	r2, #32
 8009888:	2100      	movs	r1, #0
 800988a:	4618      	mov	r0, r3
 800988c:	f7ff f839 	bl	8008902 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	6a18      	ldr	r0, [r3, #32]
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	3324      	adds	r3, #36	@ 0x24
 8009898:	220b      	movs	r2, #11
 800989a:	4619      	mov	r1, r3
 800989c:	f7ff f810 	bl	80088c0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	2201      	movs	r2, #1
 80098a4:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80098a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3710      	adds	r7, #16
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}

080098b0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b088      	sub	sp, #32
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	6078      	str	r0, [r7, #4]
 80098b8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	60fb      	str	r3, [r7, #12]
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	3324      	adds	r3, #36	@ 0x24
 80098c4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80098c6:	220b      	movs	r2, #11
 80098c8:	2120      	movs	r1, #32
 80098ca:	68b8      	ldr	r0, [r7, #8]
 80098cc:	f7ff f819 	bl	8008902 <mem_set>
	si = i = 0; ni = 8;
 80098d0:	2300      	movs	r3, #0
 80098d2:	613b      	str	r3, [r7, #16]
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	61fb      	str	r3, [r7, #28]
 80098d8:	2308      	movs	r3, #8
 80098da:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80098dc:	69fb      	ldr	r3, [r7, #28]
 80098de:	1c5a      	adds	r2, r3, #1
 80098e0:	61fa      	str	r2, [r7, #28]
 80098e2:	68fa      	ldr	r2, [r7, #12]
 80098e4:	4413      	add	r3, r2
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80098ea:	7efb      	ldrb	r3, [r7, #27]
 80098ec:	2b20      	cmp	r3, #32
 80098ee:	d94e      	bls.n	800998e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80098f0:	7efb      	ldrb	r3, [r7, #27]
 80098f2:	2b2f      	cmp	r3, #47	@ 0x2f
 80098f4:	d006      	beq.n	8009904 <create_name+0x54>
 80098f6:	7efb      	ldrb	r3, [r7, #27]
 80098f8:	2b5c      	cmp	r3, #92	@ 0x5c
 80098fa:	d110      	bne.n	800991e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80098fc:	e002      	b.n	8009904 <create_name+0x54>
 80098fe:	69fb      	ldr	r3, [r7, #28]
 8009900:	3301      	adds	r3, #1
 8009902:	61fb      	str	r3, [r7, #28]
 8009904:	68fa      	ldr	r2, [r7, #12]
 8009906:	69fb      	ldr	r3, [r7, #28]
 8009908:	4413      	add	r3, r2
 800990a:	781b      	ldrb	r3, [r3, #0]
 800990c:	2b2f      	cmp	r3, #47	@ 0x2f
 800990e:	d0f6      	beq.n	80098fe <create_name+0x4e>
 8009910:	68fa      	ldr	r2, [r7, #12]
 8009912:	69fb      	ldr	r3, [r7, #28]
 8009914:	4413      	add	r3, r2
 8009916:	781b      	ldrb	r3, [r3, #0]
 8009918:	2b5c      	cmp	r3, #92	@ 0x5c
 800991a:	d0f0      	beq.n	80098fe <create_name+0x4e>
			break;
 800991c:	e038      	b.n	8009990 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800991e:	7efb      	ldrb	r3, [r7, #27]
 8009920:	2b2e      	cmp	r3, #46	@ 0x2e
 8009922:	d003      	beq.n	800992c <create_name+0x7c>
 8009924:	693a      	ldr	r2, [r7, #16]
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	429a      	cmp	r2, r3
 800992a:	d30c      	bcc.n	8009946 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	2b0b      	cmp	r3, #11
 8009930:	d002      	beq.n	8009938 <create_name+0x88>
 8009932:	7efb      	ldrb	r3, [r7, #27]
 8009934:	2b2e      	cmp	r3, #46	@ 0x2e
 8009936:	d001      	beq.n	800993c <create_name+0x8c>
 8009938:	2306      	movs	r3, #6
 800993a:	e044      	b.n	80099c6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800993c:	2308      	movs	r3, #8
 800993e:	613b      	str	r3, [r7, #16]
 8009940:	230b      	movs	r3, #11
 8009942:	617b      	str	r3, [r7, #20]
			continue;
 8009944:	e022      	b.n	800998c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009946:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800994a:	2b00      	cmp	r3, #0
 800994c:	da04      	bge.n	8009958 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800994e:	7efb      	ldrb	r3, [r7, #27]
 8009950:	3b80      	subs	r3, #128	@ 0x80
 8009952:	4a1f      	ldr	r2, [pc, #124]	@ (80099d0 <create_name+0x120>)
 8009954:	5cd3      	ldrb	r3, [r2, r3]
 8009956:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009958:	7efb      	ldrb	r3, [r7, #27]
 800995a:	4619      	mov	r1, r3
 800995c:	481d      	ldr	r0, [pc, #116]	@ (80099d4 <create_name+0x124>)
 800995e:	f7ff f812 	bl	8008986 <chk_chr>
 8009962:	4603      	mov	r3, r0
 8009964:	2b00      	cmp	r3, #0
 8009966:	d001      	beq.n	800996c <create_name+0xbc>
 8009968:	2306      	movs	r3, #6
 800996a:	e02c      	b.n	80099c6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800996c:	7efb      	ldrb	r3, [r7, #27]
 800996e:	2b60      	cmp	r3, #96	@ 0x60
 8009970:	d905      	bls.n	800997e <create_name+0xce>
 8009972:	7efb      	ldrb	r3, [r7, #27]
 8009974:	2b7a      	cmp	r3, #122	@ 0x7a
 8009976:	d802      	bhi.n	800997e <create_name+0xce>
 8009978:	7efb      	ldrb	r3, [r7, #27]
 800997a:	3b20      	subs	r3, #32
 800997c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	1c5a      	adds	r2, r3, #1
 8009982:	613a      	str	r2, [r7, #16]
 8009984:	68ba      	ldr	r2, [r7, #8]
 8009986:	4413      	add	r3, r2
 8009988:	7efa      	ldrb	r2, [r7, #27]
 800998a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800998c:	e7a6      	b.n	80098dc <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800998e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8009990:	68fa      	ldr	r2, [r7, #12]
 8009992:	69fb      	ldr	r3, [r7, #28]
 8009994:	441a      	add	r2, r3
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800999a:	693b      	ldr	r3, [r7, #16]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d101      	bne.n	80099a4 <create_name+0xf4>
 80099a0:	2306      	movs	r3, #6
 80099a2:	e010      	b.n	80099c6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	781b      	ldrb	r3, [r3, #0]
 80099a8:	2be5      	cmp	r3, #229	@ 0xe5
 80099aa:	d102      	bne.n	80099b2 <create_name+0x102>
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	2205      	movs	r2, #5
 80099b0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80099b2:	7efb      	ldrb	r3, [r7, #27]
 80099b4:	2b20      	cmp	r3, #32
 80099b6:	d801      	bhi.n	80099bc <create_name+0x10c>
 80099b8:	2204      	movs	r2, #4
 80099ba:	e000      	b.n	80099be <create_name+0x10e>
 80099bc:	2200      	movs	r2, #0
 80099be:	68bb      	ldr	r3, [r7, #8]
 80099c0:	330b      	adds	r3, #11
 80099c2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80099c4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3720      	adds	r7, #32
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
 80099ce:	bf00      	nop
 80099d0:	0800bef0 	.word	0x0800bef0
 80099d4:	0800b11c 	.word	0x0800b11c

080099d8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80099d8:	b580      	push	{r7, lr}
 80099da:	b086      	sub	sp, #24
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80099e6:	693b      	ldr	r3, [r7, #16]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80099ec:	e002      	b.n	80099f4 <follow_path+0x1c>
 80099ee:	683b      	ldr	r3, [r7, #0]
 80099f0:	3301      	adds	r3, #1
 80099f2:	603b      	str	r3, [r7, #0]
 80099f4:	683b      	ldr	r3, [r7, #0]
 80099f6:	781b      	ldrb	r3, [r3, #0]
 80099f8:	2b2f      	cmp	r3, #47	@ 0x2f
 80099fa:	d0f8      	beq.n	80099ee <follow_path+0x16>
 80099fc:	683b      	ldr	r3, [r7, #0]
 80099fe:	781b      	ldrb	r3, [r3, #0]
 8009a00:	2b5c      	cmp	r3, #92	@ 0x5c
 8009a02:	d0f4      	beq.n	80099ee <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009a04:	693b      	ldr	r3, [r7, #16]
 8009a06:	2200      	movs	r2, #0
 8009a08:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	781b      	ldrb	r3, [r3, #0]
 8009a0e:	2b1f      	cmp	r3, #31
 8009a10:	d80a      	bhi.n	8009a28 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2280      	movs	r2, #128	@ 0x80
 8009a16:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8009a1a:	2100      	movs	r1, #0
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f7ff fcfa 	bl	8009416 <dir_sdi>
 8009a22:	4603      	mov	r3, r0
 8009a24:	75fb      	strb	r3, [r7, #23]
 8009a26:	e043      	b.n	8009ab0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009a28:	463b      	mov	r3, r7
 8009a2a:	4619      	mov	r1, r3
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f7ff ff3f 	bl	80098b0 <create_name>
 8009a32:	4603      	mov	r3, r0
 8009a34:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009a36:	7dfb      	ldrb	r3, [r7, #23]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d134      	bne.n	8009aa6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f7ff feb0 	bl	80097a2 <dir_find>
 8009a42:	4603      	mov	r3, r0
 8009a44:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8009a4c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8009a4e:	7dfb      	ldrb	r3, [r7, #23]
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d00a      	beq.n	8009a6a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009a54:	7dfb      	ldrb	r3, [r7, #23]
 8009a56:	2b04      	cmp	r3, #4
 8009a58:	d127      	bne.n	8009aaa <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8009a5a:	7afb      	ldrb	r3, [r7, #11]
 8009a5c:	f003 0304 	and.w	r3, r3, #4
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d122      	bne.n	8009aaa <follow_path+0xd2>
 8009a64:	2305      	movs	r3, #5
 8009a66:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009a68:	e01f      	b.n	8009aaa <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009a6a:	7afb      	ldrb	r3, [r7, #11]
 8009a6c:	f003 0304 	and.w	r3, r3, #4
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d11c      	bne.n	8009aae <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009a74:	693b      	ldr	r3, [r7, #16]
 8009a76:	799b      	ldrb	r3, [r3, #6]
 8009a78:	f003 0310 	and.w	r3, r3, #16
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d102      	bne.n	8009a86 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009a80:	2305      	movs	r3, #5
 8009a82:	75fb      	strb	r3, [r7, #23]
 8009a84:	e014      	b.n	8009ab0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a94:	4413      	add	r3, r2
 8009a96:	4619      	mov	r1, r3
 8009a98:	68f8      	ldr	r0, [r7, #12]
 8009a9a:	f7ff fe43 	bl	8009724 <ld_clust>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009aa4:	e7c0      	b.n	8009a28 <follow_path+0x50>
			if (res != FR_OK) break;
 8009aa6:	bf00      	nop
 8009aa8:	e002      	b.n	8009ab0 <follow_path+0xd8>
				break;
 8009aaa:	bf00      	nop
 8009aac:	e000      	b.n	8009ab0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8009aae:	bf00      	nop
			}
		}
	}

	return res;
 8009ab0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	3718      	adds	r7, #24
 8009ab6:	46bd      	mov	sp, r7
 8009ab8:	bd80      	pop	{r7, pc}

08009aba <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8009aba:	b480      	push	{r7}
 8009abc:	b087      	sub	sp, #28
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8009ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8009ac6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d031      	beq.n	8009b34 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	617b      	str	r3, [r7, #20]
 8009ad6:	e002      	b.n	8009ade <get_ldnumber+0x24>
 8009ad8:	697b      	ldr	r3, [r7, #20]
 8009ada:	3301      	adds	r3, #1
 8009adc:	617b      	str	r3, [r7, #20]
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	781b      	ldrb	r3, [r3, #0]
 8009ae2:	2b20      	cmp	r3, #32
 8009ae4:	d903      	bls.n	8009aee <get_ldnumber+0x34>
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	781b      	ldrb	r3, [r3, #0]
 8009aea:	2b3a      	cmp	r3, #58	@ 0x3a
 8009aec:	d1f4      	bne.n	8009ad8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8009aee:	697b      	ldr	r3, [r7, #20]
 8009af0:	781b      	ldrb	r3, [r3, #0]
 8009af2:	2b3a      	cmp	r3, #58	@ 0x3a
 8009af4:	d11c      	bne.n	8009b30 <get_ldnumber+0x76>
			tp = *path;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	1c5a      	adds	r2, r3, #1
 8009b00:	60fa      	str	r2, [r7, #12]
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	3b30      	subs	r3, #48	@ 0x30
 8009b06:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	2b09      	cmp	r3, #9
 8009b0c:	d80e      	bhi.n	8009b2c <get_ldnumber+0x72>
 8009b0e:	68fa      	ldr	r2, [r7, #12]
 8009b10:	697b      	ldr	r3, [r7, #20]
 8009b12:	429a      	cmp	r2, r3
 8009b14:	d10a      	bne.n	8009b2c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009b16:	68bb      	ldr	r3, [r7, #8]
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	d107      	bne.n	8009b2c <get_ldnumber+0x72>
					vol = (int)i;
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	3301      	adds	r3, #1
 8009b24:	617b      	str	r3, [r7, #20]
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	697a      	ldr	r2, [r7, #20]
 8009b2a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	e002      	b.n	8009b36 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009b30:	2300      	movs	r3, #0
 8009b32:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009b34:	693b      	ldr	r3, [r7, #16]
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	371c      	adds	r7, #28
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b40:	4770      	bx	lr
	...

08009b44 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b082      	sub	sp, #8
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	2200      	movs	r2, #0
 8009b52:	70da      	strb	r2, [r3, #3]
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f04f 32ff 	mov.w	r2, #4294967295
 8009b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8009b5c:	6839      	ldr	r1, [r7, #0]
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f7ff f8dc 	bl	8008d1c <move_window>
 8009b64:	4603      	mov	r3, r0
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d001      	beq.n	8009b6e <check_fs+0x2a>
 8009b6a:	2304      	movs	r3, #4
 8009b6c:	e038      	b.n	8009be0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	3330      	adds	r3, #48	@ 0x30
 8009b72:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009b76:	4618      	mov	r0, r3
 8009b78:	f7fe fe20 	bl	80087bc <ld_word>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	461a      	mov	r2, r3
 8009b80:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d001      	beq.n	8009b8c <check_fs+0x48>
 8009b88:	2303      	movs	r3, #3
 8009b8a:	e029      	b.n	8009be0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009b92:	2be9      	cmp	r3, #233	@ 0xe9
 8009b94:	d009      	beq.n	8009baa <check_fs+0x66>
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8009b9c:	2beb      	cmp	r3, #235	@ 0xeb
 8009b9e:	d11e      	bne.n	8009bde <check_fs+0x9a>
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8009ba6:	2b90      	cmp	r3, #144	@ 0x90
 8009ba8:	d119      	bne.n	8009bde <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	3330      	adds	r3, #48	@ 0x30
 8009bae:	3336      	adds	r3, #54	@ 0x36
 8009bb0:	4618      	mov	r0, r3
 8009bb2:	f7fe fe1b 	bl	80087ec <ld_dword>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8009be8 <check_fs+0xa4>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d101      	bne.n	8009bc6 <check_fs+0x82>
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	e00c      	b.n	8009be0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	3330      	adds	r3, #48	@ 0x30
 8009bca:	3352      	adds	r3, #82	@ 0x52
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7fe fe0d 	bl	80087ec <ld_dword>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	4a05      	ldr	r2, [pc, #20]	@ (8009bec <check_fs+0xa8>)
 8009bd6:	4293      	cmp	r3, r2
 8009bd8:	d101      	bne.n	8009bde <check_fs+0x9a>
 8009bda:	2300      	movs	r3, #0
 8009bdc:	e000      	b.n	8009be0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8009bde:	2302      	movs	r3, #2
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	3708      	adds	r7, #8
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bd80      	pop	{r7, pc}
 8009be8:	00544146 	.word	0x00544146
 8009bec:	33544146 	.word	0x33544146

08009bf0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b096      	sub	sp, #88	@ 0x58
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	60f8      	str	r0, [r7, #12]
 8009bf8:	60b9      	str	r1, [r7, #8]
 8009bfa:	4613      	mov	r3, r2
 8009bfc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	2200      	movs	r2, #0
 8009c02:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009c04:	68f8      	ldr	r0, [r7, #12]
 8009c06:	f7ff ff58 	bl	8009aba <get_ldnumber>
 8009c0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8009c0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	da01      	bge.n	8009c16 <find_volume+0x26>
 8009c12:	230b      	movs	r3, #11
 8009c14:	e22d      	b.n	800a072 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009c16:	4aa1      	ldr	r2, [pc, #644]	@ (8009e9c <find_volume+0x2ac>)
 8009c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <find_volume+0x3a>
 8009c26:	230c      	movs	r3, #12
 8009c28:	e223      	b.n	800a072 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8009c2a:	68bb      	ldr	r3, [r7, #8]
 8009c2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009c2e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009c30:	79fb      	ldrb	r3, [r7, #7]
 8009c32:	f023 0301 	bic.w	r3, r3, #1
 8009c36:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009c38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c3a:	781b      	ldrb	r3, [r3, #0]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d01a      	beq.n	8009c76 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009c40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c42:	785b      	ldrb	r3, [r3, #1]
 8009c44:	4618      	mov	r0, r3
 8009c46:	f7fe fd19 	bl	800867c <disk_status>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009c50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009c54:	f003 0301 	and.w	r3, r3, #1
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d10c      	bne.n	8009c76 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8009c5c:	79fb      	ldrb	r3, [r7, #7]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d007      	beq.n	8009c72 <find_volume+0x82>
 8009c62:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009c66:	f003 0304 	and.w	r3, r3, #4
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d001      	beq.n	8009c72 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8009c6e:	230a      	movs	r3, #10
 8009c70:	e1ff      	b.n	800a072 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009c72:	2300      	movs	r3, #0
 8009c74:	e1fd      	b.n	800a072 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c78:	2200      	movs	r2, #0
 8009c7a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8009c7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009c7e:	b2da      	uxtb	r2, r3
 8009c80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c82:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c86:	785b      	ldrb	r3, [r3, #1]
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f7fe fd11 	bl	80086b0 <disk_initialize>
 8009c8e:	4603      	mov	r3, r0
 8009c90:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8009c94:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009c98:	f003 0301 	and.w	r3, r3, #1
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d001      	beq.n	8009ca4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8009ca0:	2303      	movs	r3, #3
 8009ca2:	e1e6      	b.n	800a072 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8009ca4:	79fb      	ldrb	r3, [r7, #7]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d007      	beq.n	8009cba <find_volume+0xca>
 8009caa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8009cae:	f003 0304 	and.w	r3, r3, #4
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d001      	beq.n	8009cba <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8009cb6:	230a      	movs	r3, #10
 8009cb8:	e1db      	b.n	800a072 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8009cba:	2300      	movs	r3, #0
 8009cbc:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8009cbe:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009cc0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009cc2:	f7ff ff3f 	bl	8009b44 <check_fs>
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8009ccc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009cd0:	2b02      	cmp	r3, #2
 8009cd2:	d149      	bne.n	8009d68 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8009cd8:	e01e      	b.n	8009d18 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8009cda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cdc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8009ce0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009ce2:	011b      	lsls	r3, r3, #4
 8009ce4:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8009ce8:	4413      	add	r3, r2
 8009cea:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8009cec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cee:	3304      	adds	r3, #4
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d006      	beq.n	8009d04 <find_volume+0x114>
 8009cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf8:	3308      	adds	r3, #8
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	f7fe fd76 	bl	80087ec <ld_dword>
 8009d00:	4602      	mov	r2, r0
 8009d02:	e000      	b.n	8009d06 <find_volume+0x116>
 8009d04:	2200      	movs	r2, #0
 8009d06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	3358      	adds	r3, #88	@ 0x58
 8009d0c:	443b      	add	r3, r7
 8009d0e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009d12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d14:	3301      	adds	r3, #1
 8009d16:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d1a:	2b03      	cmp	r3, #3
 8009d1c:	d9dd      	bls.n	8009cda <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8009d1e:	2300      	movs	r3, #0
 8009d20:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8009d22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	d002      	beq.n	8009d2e <find_volume+0x13e>
 8009d28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8009d2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d30:	009b      	lsls	r3, r3, #2
 8009d32:	3358      	adds	r3, #88	@ 0x58
 8009d34:	443b      	add	r3, r7
 8009d36:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8009d3a:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8009d3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d005      	beq.n	8009d4e <find_volume+0x15e>
 8009d42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009d44:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009d46:	f7ff fefd 	bl	8009b44 <check_fs>
 8009d4a:	4603      	mov	r3, r0
 8009d4c:	e000      	b.n	8009d50 <find_volume+0x160>
 8009d4e:	2303      	movs	r3, #3
 8009d50:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009d54:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009d58:	2b01      	cmp	r3, #1
 8009d5a:	d905      	bls.n	8009d68 <find_volume+0x178>
 8009d5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d5e:	3301      	adds	r3, #1
 8009d60:	643b      	str	r3, [r7, #64]	@ 0x40
 8009d62:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009d64:	2b03      	cmp	r3, #3
 8009d66:	d9e2      	bls.n	8009d2e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009d68:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009d6c:	2b04      	cmp	r3, #4
 8009d6e:	d101      	bne.n	8009d74 <find_volume+0x184>
 8009d70:	2301      	movs	r3, #1
 8009d72:	e17e      	b.n	800a072 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009d74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009d78:	2b01      	cmp	r3, #1
 8009d7a:	d901      	bls.n	8009d80 <find_volume+0x190>
 8009d7c:	230d      	movs	r3, #13
 8009d7e:	e178      	b.n	800a072 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d82:	3330      	adds	r3, #48	@ 0x30
 8009d84:	330b      	adds	r3, #11
 8009d86:	4618      	mov	r0, r3
 8009d88:	f7fe fd18 	bl	80087bc <ld_word>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d92:	d001      	beq.n	8009d98 <find_volume+0x1a8>
 8009d94:	230d      	movs	r3, #13
 8009d96:	e16c      	b.n	800a072 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8009d98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d9a:	3330      	adds	r3, #48	@ 0x30
 8009d9c:	3316      	adds	r3, #22
 8009d9e:	4618      	mov	r0, r3
 8009da0:	f7fe fd0c 	bl	80087bc <ld_word>
 8009da4:	4603      	mov	r3, r0
 8009da6:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8009da8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d106      	bne.n	8009dbc <find_volume+0x1cc>
 8009dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db0:	3330      	adds	r3, #48	@ 0x30
 8009db2:	3324      	adds	r3, #36	@ 0x24
 8009db4:	4618      	mov	r0, r3
 8009db6:	f7fe fd19 	bl	80087ec <ld_dword>
 8009dba:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8009dbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dbe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009dc0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8009dc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dc4:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8009dc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dca:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8009dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dce:	789b      	ldrb	r3, [r3, #2]
 8009dd0:	2b01      	cmp	r3, #1
 8009dd2:	d005      	beq.n	8009de0 <find_volume+0x1f0>
 8009dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dd6:	789b      	ldrb	r3, [r3, #2]
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d001      	beq.n	8009de0 <find_volume+0x1f0>
 8009ddc:	230d      	movs	r3, #13
 8009dde:	e148      	b.n	800a072 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8009de0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009de2:	789b      	ldrb	r3, [r3, #2]
 8009de4:	461a      	mov	r2, r3
 8009de6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009de8:	fb02 f303 	mul.w	r3, r2, r3
 8009dec:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8009dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009df4:	461a      	mov	r2, r3
 8009df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df8:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8009dfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009dfc:	895b      	ldrh	r3, [r3, #10]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d008      	beq.n	8009e14 <find_volume+0x224>
 8009e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e04:	895b      	ldrh	r3, [r3, #10]
 8009e06:	461a      	mov	r2, r3
 8009e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e0a:	895b      	ldrh	r3, [r3, #10]
 8009e0c:	3b01      	subs	r3, #1
 8009e0e:	4013      	ands	r3, r2
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d001      	beq.n	8009e18 <find_volume+0x228>
 8009e14:	230d      	movs	r3, #13
 8009e16:	e12c      	b.n	800a072 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009e18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e1a:	3330      	adds	r3, #48	@ 0x30
 8009e1c:	3311      	adds	r3, #17
 8009e1e:	4618      	mov	r0, r3
 8009e20:	f7fe fccc 	bl	80087bc <ld_word>
 8009e24:	4603      	mov	r3, r0
 8009e26:	461a      	mov	r2, r3
 8009e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e2a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009e2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e2e:	891b      	ldrh	r3, [r3, #8]
 8009e30:	f003 030f 	and.w	r3, r3, #15
 8009e34:	b29b      	uxth	r3, r3
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d001      	beq.n	8009e3e <find_volume+0x24e>
 8009e3a:	230d      	movs	r3, #13
 8009e3c:	e119      	b.n	800a072 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e40:	3330      	adds	r3, #48	@ 0x30
 8009e42:	3313      	adds	r3, #19
 8009e44:	4618      	mov	r0, r3
 8009e46:	f7fe fcb9 	bl	80087bc <ld_word>
 8009e4a:	4603      	mov	r3, r0
 8009e4c:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009e4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d106      	bne.n	8009e62 <find_volume+0x272>
 8009e54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e56:	3330      	adds	r3, #48	@ 0x30
 8009e58:	3320      	adds	r3, #32
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f7fe fcc6 	bl	80087ec <ld_dword>
 8009e60:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e64:	3330      	adds	r3, #48	@ 0x30
 8009e66:	330e      	adds	r3, #14
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f7fe fca7 	bl	80087bc <ld_word>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009e72:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d101      	bne.n	8009e7c <find_volume+0x28c>
 8009e78:	230d      	movs	r3, #13
 8009e7a:	e0fa      	b.n	800a072 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8009e7c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e80:	4413      	add	r3, r2
 8009e82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009e84:	8912      	ldrh	r2, [r2, #8]
 8009e86:	0912      	lsrs	r2, r2, #4
 8009e88:	b292      	uxth	r2, r2
 8009e8a:	4413      	add	r3, r2
 8009e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009e8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e92:	429a      	cmp	r2, r3
 8009e94:	d204      	bcs.n	8009ea0 <find_volume+0x2b0>
 8009e96:	230d      	movs	r3, #13
 8009e98:	e0eb      	b.n	800a072 <find_volume+0x482>
 8009e9a:	bf00      	nop
 8009e9c:	20000578 	.word	0x20000578
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009ea0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea4:	1ad3      	subs	r3, r2, r3
 8009ea6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009ea8:	8952      	ldrh	r2, [r2, #10]
 8009eaa:	fbb3 f3f2 	udiv	r3, r3, r2
 8009eae:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d101      	bne.n	8009eba <find_volume+0x2ca>
 8009eb6:	230d      	movs	r3, #13
 8009eb8:	e0db      	b.n	800a072 <find_volume+0x482>
		fmt = FS_FAT32;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8009ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec2:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8009ec6:	4293      	cmp	r3, r2
 8009ec8:	d802      	bhi.n	8009ed0 <find_volume+0x2e0>
 8009eca:	2302      	movs	r3, #2
 8009ecc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8009ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ed2:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d802      	bhi.n	8009ee0 <find_volume+0x2f0>
 8009eda:	2301      	movs	r3, #1
 8009edc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8009ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee2:	1c9a      	adds	r2, r3, #2
 8009ee4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ee6:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8009ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eea:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009eec:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8009eee:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009ef0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ef2:	441a      	add	r2, r3
 8009ef4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ef6:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8009ef8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009efc:	441a      	add	r2, r3
 8009efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f00:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 8009f02:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009f06:	2b03      	cmp	r3, #3
 8009f08:	d11e      	bne.n	8009f48 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f0c:	3330      	adds	r3, #48	@ 0x30
 8009f0e:	332a      	adds	r3, #42	@ 0x2a
 8009f10:	4618      	mov	r0, r3
 8009f12:	f7fe fc53 	bl	80087bc <ld_word>
 8009f16:	4603      	mov	r3, r0
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d001      	beq.n	8009f20 <find_volume+0x330>
 8009f1c:	230d      	movs	r3, #13
 8009f1e:	e0a8      	b.n	800a072 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f22:	891b      	ldrh	r3, [r3, #8]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d001      	beq.n	8009f2c <find_volume+0x33c>
 8009f28:	230d      	movs	r3, #13
 8009f2a:	e0a2      	b.n	800a072 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009f2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f2e:	3330      	adds	r3, #48	@ 0x30
 8009f30:	332c      	adds	r3, #44	@ 0x2c
 8009f32:	4618      	mov	r0, r3
 8009f34:	f7fe fc5a 	bl	80087ec <ld_dword>
 8009f38:	4602      	mov	r2, r0
 8009f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f3c:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f40:	695b      	ldr	r3, [r3, #20]
 8009f42:	009b      	lsls	r3, r3, #2
 8009f44:	647b      	str	r3, [r7, #68]	@ 0x44
 8009f46:	e01f      	b.n	8009f88 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f4a:	891b      	ldrh	r3, [r3, #8]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d101      	bne.n	8009f54 <find_volume+0x364>
 8009f50:	230d      	movs	r3, #13
 8009f52:	e08e      	b.n	800a072 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f56:	6a1a      	ldr	r2, [r3, #32]
 8009f58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f5a:	441a      	add	r2, r3
 8009f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f5e:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009f60:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009f64:	2b02      	cmp	r3, #2
 8009f66:	d103      	bne.n	8009f70 <find_volume+0x380>
 8009f68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f6a:	695b      	ldr	r3, [r3, #20]
 8009f6c:	005b      	lsls	r3, r3, #1
 8009f6e:	e00a      	b.n	8009f86 <find_volume+0x396>
 8009f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f72:	695a      	ldr	r2, [r3, #20]
 8009f74:	4613      	mov	r3, r2
 8009f76:	005b      	lsls	r3, r3, #1
 8009f78:	4413      	add	r3, r2
 8009f7a:	085a      	lsrs	r2, r3, #1
 8009f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f7e:	695b      	ldr	r3, [r3, #20]
 8009f80:	f003 0301 	and.w	r3, r3, #1
 8009f84:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009f86:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f8a:	699a      	ldr	r2, [r3, #24]
 8009f8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009f8e:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 8009f92:	0a5b      	lsrs	r3, r3, #9
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d201      	bcs.n	8009f9c <find_volume+0x3ac>
 8009f98:	230d      	movs	r3, #13
 8009f9a:	e06a      	b.n	800a072 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8009f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f9e:	f04f 32ff 	mov.w	r2, #4294967295
 8009fa2:	611a      	str	r2, [r3, #16]
 8009fa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fa6:	691a      	ldr	r2, [r3, #16]
 8009fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009faa:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8009fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fae:	2280      	movs	r2, #128	@ 0x80
 8009fb0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8009fb2:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8009fb6:	2b03      	cmp	r3, #3
 8009fb8:	d149      	bne.n	800a04e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8009fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fbc:	3330      	adds	r3, #48	@ 0x30
 8009fbe:	3330      	adds	r3, #48	@ 0x30
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	f7fe fbfb 	bl	80087bc <ld_word>
 8009fc6:	4603      	mov	r3, r0
 8009fc8:	2b01      	cmp	r3, #1
 8009fca:	d140      	bne.n	800a04e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 8009fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009fce:	3301      	adds	r3, #1
 8009fd0:	4619      	mov	r1, r3
 8009fd2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009fd4:	f7fe fea2 	bl	8008d1c <move_window>
 8009fd8:	4603      	mov	r3, r0
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d137      	bne.n	800a04e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 8009fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8009fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009fe6:	3330      	adds	r3, #48	@ 0x30
 8009fe8:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7fe fbe5 	bl	80087bc <ld_word>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	461a      	mov	r2, r3
 8009ff6:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8009ffa:	429a      	cmp	r2, r3
 8009ffc:	d127      	bne.n	800a04e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8009ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a000:	3330      	adds	r3, #48	@ 0x30
 800a002:	4618      	mov	r0, r3
 800a004:	f7fe fbf2 	bl	80087ec <ld_dword>
 800a008:	4603      	mov	r3, r0
 800a00a:	4a1c      	ldr	r2, [pc, #112]	@ (800a07c <find_volume+0x48c>)
 800a00c:	4293      	cmp	r3, r2
 800a00e:	d11e      	bne.n	800a04e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800a010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a012:	3330      	adds	r3, #48	@ 0x30
 800a014:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800a018:	4618      	mov	r0, r3
 800a01a:	f7fe fbe7 	bl	80087ec <ld_dword>
 800a01e:	4603      	mov	r3, r0
 800a020:	4a17      	ldr	r2, [pc, #92]	@ (800a080 <find_volume+0x490>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d113      	bne.n	800a04e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800a026:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a028:	3330      	adds	r3, #48	@ 0x30
 800a02a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800a02e:	4618      	mov	r0, r3
 800a030:	f7fe fbdc 	bl	80087ec <ld_dword>
 800a034:	4602      	mov	r2, r0
 800a036:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a038:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800a03a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a03c:	3330      	adds	r3, #48	@ 0x30
 800a03e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800a042:	4618      	mov	r0, r3
 800a044:	f7fe fbd2 	bl	80087ec <ld_dword>
 800a048:	4602      	mov	r2, r0
 800a04a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a04c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800a04e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a050:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800a054:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800a056:	4b0b      	ldr	r3, [pc, #44]	@ (800a084 <find_volume+0x494>)
 800a058:	881b      	ldrh	r3, [r3, #0]
 800a05a:	3301      	adds	r3, #1
 800a05c:	b29a      	uxth	r2, r3
 800a05e:	4b09      	ldr	r3, [pc, #36]	@ (800a084 <find_volume+0x494>)
 800a060:	801a      	strh	r2, [r3, #0]
 800a062:	4b08      	ldr	r3, [pc, #32]	@ (800a084 <find_volume+0x494>)
 800a064:	881a      	ldrh	r2, [r3, #0]
 800a066:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a068:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800a06a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a06c:	f7fe fdee 	bl	8008c4c <clear_lock>
#endif
	return FR_OK;
 800a070:	2300      	movs	r3, #0
}
 800a072:	4618      	mov	r0, r3
 800a074:	3758      	adds	r7, #88	@ 0x58
 800a076:	46bd      	mov	sp, r7
 800a078:	bd80      	pop	{r7, pc}
 800a07a:	bf00      	nop
 800a07c:	41615252 	.word	0x41615252
 800a080:	61417272 	.word	0x61417272
 800a084:	2000057c 	.word	0x2000057c

0800a088 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800a092:	2309      	movs	r3, #9
 800a094:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d01c      	beq.n	800a0d6 <validate+0x4e>
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d018      	beq.n	800a0d6 <validate+0x4e>
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	781b      	ldrb	r3, [r3, #0]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d013      	beq.n	800a0d6 <validate+0x4e>
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	889a      	ldrh	r2, [r3, #4]
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	88db      	ldrh	r3, [r3, #6]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d10c      	bne.n	800a0d6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	785b      	ldrb	r3, [r3, #1]
 800a0c2:	4618      	mov	r0, r3
 800a0c4:	f7fe fada 	bl	800867c <disk_status>
 800a0c8:	4603      	mov	r3, r0
 800a0ca:	f003 0301 	and.w	r3, r3, #1
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d101      	bne.n	800a0d6 <validate+0x4e>
			res = FR_OK;
 800a0d2:	2300      	movs	r3, #0
 800a0d4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800a0d6:	7bfb      	ldrb	r3, [r7, #15]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d102      	bne.n	800a0e2 <validate+0x5a>
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	e000      	b.n	800a0e4 <validate+0x5c>
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	683a      	ldr	r2, [r7, #0]
 800a0e6:	6013      	str	r3, [r2, #0]
	return res;
 800a0e8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}
	...

0800a0f4 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b088      	sub	sp, #32
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	60f8      	str	r0, [r7, #12]
 800a0fc:	60b9      	str	r1, [r7, #8]
 800a0fe:	4613      	mov	r3, r2
 800a100:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800a106:	f107 0310 	add.w	r3, r7, #16
 800a10a:	4618      	mov	r0, r3
 800a10c:	f7ff fcd5 	bl	8009aba <get_ldnumber>
 800a110:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800a112:	69fb      	ldr	r3, [r7, #28]
 800a114:	2b00      	cmp	r3, #0
 800a116:	da01      	bge.n	800a11c <f_mount+0x28>
 800a118:	230b      	movs	r3, #11
 800a11a:	e02b      	b.n	800a174 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800a11c:	4a17      	ldr	r2, [pc, #92]	@ (800a17c <f_mount+0x88>)
 800a11e:	69fb      	ldr	r3, [r7, #28]
 800a120:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a124:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800a126:	69bb      	ldr	r3, [r7, #24]
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d005      	beq.n	800a138 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800a12c:	69b8      	ldr	r0, [r7, #24]
 800a12e:	f7fe fd8d 	bl	8008c4c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800a132:	69bb      	ldr	r3, [r7, #24]
 800a134:	2200      	movs	r2, #0
 800a136:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d002      	beq.n	800a144 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2200      	movs	r2, #0
 800a142:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800a144:	68fa      	ldr	r2, [r7, #12]
 800a146:	490d      	ldr	r1, [pc, #52]	@ (800a17c <f_mount+0x88>)
 800a148:	69fb      	ldr	r3, [r7, #28]
 800a14a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d002      	beq.n	800a15a <f_mount+0x66>
 800a154:	79fb      	ldrb	r3, [r7, #7]
 800a156:	2b01      	cmp	r3, #1
 800a158:	d001      	beq.n	800a15e <f_mount+0x6a>
 800a15a:	2300      	movs	r3, #0
 800a15c:	e00a      	b.n	800a174 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800a15e:	f107 010c 	add.w	r1, r7, #12
 800a162:	f107 0308 	add.w	r3, r7, #8
 800a166:	2200      	movs	r2, #0
 800a168:	4618      	mov	r0, r3
 800a16a:	f7ff fd41 	bl	8009bf0 <find_volume>
 800a16e:	4603      	mov	r3, r0
 800a170:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800a172:	7dfb      	ldrb	r3, [r7, #23]
}
 800a174:	4618      	mov	r0, r3
 800a176:	3720      	adds	r7, #32
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}
 800a17c:	20000578 	.word	0x20000578

0800a180 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800a180:	b580      	push	{r7, lr}
 800a182:	b098      	sub	sp, #96	@ 0x60
 800a184:	af00      	add	r7, sp, #0
 800a186:	60f8      	str	r0, [r7, #12]
 800a188:	60b9      	str	r1, [r7, #8]
 800a18a:	4613      	mov	r3, r2
 800a18c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d101      	bne.n	800a198 <f_open+0x18>
 800a194:	2309      	movs	r3, #9
 800a196:	e1a9      	b.n	800a4ec <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800a198:	79fb      	ldrb	r3, [r7, #7]
 800a19a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a19e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800a1a0:	79fa      	ldrb	r2, [r7, #7]
 800a1a2:	f107 0110 	add.w	r1, r7, #16
 800a1a6:	f107 0308 	add.w	r3, r7, #8
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	f7ff fd20 	bl	8009bf0 <find_volume>
 800a1b0:	4603      	mov	r3, r0
 800a1b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800a1b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	f040 818d 	bne.w	800a4da <f_open+0x35a>
		dj.obj.fs = fs;
 800a1c0:	693b      	ldr	r3, [r7, #16]
 800a1c2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800a1c4:	68ba      	ldr	r2, [r7, #8]
 800a1c6:	f107 0314 	add.w	r3, r7, #20
 800a1ca:	4611      	mov	r1, r2
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	f7ff fc03 	bl	80099d8 <follow_path>
 800a1d2:	4603      	mov	r3, r0
 800a1d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800a1d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d118      	bne.n	800a212 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800a1e0:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800a1e4:	b25b      	sxtb	r3, r3
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	da03      	bge.n	800a1f2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800a1ea:	2306      	movs	r3, #6
 800a1ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a1f0:	e00f      	b.n	800a212 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a1f2:	79fb      	ldrb	r3, [r7, #7]
 800a1f4:	2b01      	cmp	r3, #1
 800a1f6:	bf8c      	ite	hi
 800a1f8:	2301      	movhi	r3, #1
 800a1fa:	2300      	movls	r3, #0
 800a1fc:	b2db      	uxtb	r3, r3
 800a1fe:	461a      	mov	r2, r3
 800a200:	f107 0314 	add.w	r3, r7, #20
 800a204:	4611      	mov	r1, r2
 800a206:	4618      	mov	r0, r3
 800a208:	f7fe fbd8 	bl	80089bc <chk_lock>
 800a20c:	4603      	mov	r3, r0
 800a20e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800a212:	79fb      	ldrb	r3, [r7, #7]
 800a214:	f003 031c 	and.w	r3, r3, #28
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d07f      	beq.n	800a31c <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800a21c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a220:	2b00      	cmp	r3, #0
 800a222:	d017      	beq.n	800a254 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800a224:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a228:	2b04      	cmp	r3, #4
 800a22a:	d10e      	bne.n	800a24a <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800a22c:	f7fe fc22 	bl	8008a74 <enq_lock>
 800a230:	4603      	mov	r3, r0
 800a232:	2b00      	cmp	r3, #0
 800a234:	d006      	beq.n	800a244 <f_open+0xc4>
 800a236:	f107 0314 	add.w	r3, r7, #20
 800a23a:	4618      	mov	r0, r3
 800a23c:	f7ff fb06 	bl	800984c <dir_register>
 800a240:	4603      	mov	r3, r0
 800a242:	e000      	b.n	800a246 <f_open+0xc6>
 800a244:	2312      	movs	r3, #18
 800a246:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800a24a:	79fb      	ldrb	r3, [r7, #7]
 800a24c:	f043 0308 	orr.w	r3, r3, #8
 800a250:	71fb      	strb	r3, [r7, #7]
 800a252:	e010      	b.n	800a276 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800a254:	7ebb      	ldrb	r3, [r7, #26]
 800a256:	f003 0311 	and.w	r3, r3, #17
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d003      	beq.n	800a266 <f_open+0xe6>
					res = FR_DENIED;
 800a25e:	2307      	movs	r3, #7
 800a260:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a264:	e007      	b.n	800a276 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800a266:	79fb      	ldrb	r3, [r7, #7]
 800a268:	f003 0304 	and.w	r3, r3, #4
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d002      	beq.n	800a276 <f_open+0xf6>
 800a270:	2308      	movs	r3, #8
 800a272:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800a276:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d168      	bne.n	800a350 <f_open+0x1d0>
 800a27e:	79fb      	ldrb	r3, [r7, #7]
 800a280:	f003 0308 	and.w	r3, r3, #8
 800a284:	2b00      	cmp	r3, #0
 800a286:	d063      	beq.n	800a350 <f_open+0x1d0>
				dw = GET_FATTIME();
 800a288:	f7fe f88c 	bl	80083a4 <get_fattime>
 800a28c:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800a28e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a290:	330e      	adds	r3, #14
 800a292:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a294:	4618      	mov	r0, r3
 800a296:	f7fe fae7 	bl	8008868 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800a29a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a29c:	3316      	adds	r3, #22
 800a29e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	f7fe fae1 	bl	8008868 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800a2a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2a8:	330b      	adds	r3, #11
 800a2aa:	2220      	movs	r2, #32
 800a2ac:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800a2ae:	693b      	ldr	r3, [r7, #16]
 800a2b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a2b2:	4611      	mov	r1, r2
 800a2b4:	4618      	mov	r0, r3
 800a2b6:	f7ff fa35 	bl	8009724 <ld_clust>
 800a2ba:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800a2bc:	693b      	ldr	r3, [r7, #16]
 800a2be:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7ff fa4d 	bl	8009762 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800a2c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2ca:	331c      	adds	r3, #28
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	4618      	mov	r0, r3
 800a2d0:	f7fe faca 	bl	8008868 <st_dword>
					fs->wflag = 1;
 800a2d4:	693b      	ldr	r3, [r7, #16]
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800a2da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d037      	beq.n	800a350 <f_open+0x1d0>
						dw = fs->winsect;
 800a2e0:	693b      	ldr	r3, [r7, #16]
 800a2e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2e4:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800a2e6:	f107 0314 	add.w	r3, r7, #20
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f7fe ff60 	bl	80091b4 <remove_chain>
 800a2f4:	4603      	mov	r3, r0
 800a2f6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800a2fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d126      	bne.n	800a350 <f_open+0x1d0>
							res = move_window(fs, dw);
 800a302:	693b      	ldr	r3, [r7, #16]
 800a304:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800a306:	4618      	mov	r0, r3
 800a308:	f7fe fd08 	bl	8008d1c <move_window>
 800a30c:	4603      	mov	r3, r0
 800a30e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800a312:	693b      	ldr	r3, [r7, #16]
 800a314:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a316:	3a01      	subs	r2, #1
 800a318:	60da      	str	r2, [r3, #12]
 800a31a:	e019      	b.n	800a350 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800a31c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a320:	2b00      	cmp	r3, #0
 800a322:	d115      	bne.n	800a350 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800a324:	7ebb      	ldrb	r3, [r7, #26]
 800a326:	f003 0310 	and.w	r3, r3, #16
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d003      	beq.n	800a336 <f_open+0x1b6>
					res = FR_NO_FILE;
 800a32e:	2304      	movs	r3, #4
 800a330:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a334:	e00c      	b.n	800a350 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800a336:	79fb      	ldrb	r3, [r7, #7]
 800a338:	f003 0302 	and.w	r3, r3, #2
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d007      	beq.n	800a350 <f_open+0x1d0>
 800a340:	7ebb      	ldrb	r3, [r7, #26]
 800a342:	f003 0301 	and.w	r3, r3, #1
 800a346:	2b00      	cmp	r3, #0
 800a348:	d002      	beq.n	800a350 <f_open+0x1d0>
						res = FR_DENIED;
 800a34a:	2307      	movs	r3, #7
 800a34c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800a350:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a354:	2b00      	cmp	r3, #0
 800a356:	d126      	bne.n	800a3a6 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800a358:	79fb      	ldrb	r3, [r7, #7]
 800a35a:	f003 0308 	and.w	r3, r3, #8
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d003      	beq.n	800a36a <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800a362:	79fb      	ldrb	r3, [r7, #7]
 800a364:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a368:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800a36a:	693b      	ldr	r3, [r7, #16]
 800a36c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800a372:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800a378:	79fb      	ldrb	r3, [r7, #7]
 800a37a:	2b01      	cmp	r3, #1
 800a37c:	bf8c      	ite	hi
 800a37e:	2301      	movhi	r3, #1
 800a380:	2300      	movls	r3, #0
 800a382:	b2db      	uxtb	r3, r3
 800a384:	461a      	mov	r2, r3
 800a386:	f107 0314 	add.w	r3, r7, #20
 800a38a:	4611      	mov	r1, r2
 800a38c:	4618      	mov	r0, r3
 800a38e:	f7fe fb93 	bl	8008ab8 <inc_lock>
 800a392:	4602      	mov	r2, r0
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	691b      	ldr	r3, [r3, #16]
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d102      	bne.n	800a3a6 <f_open+0x226>
 800a3a0:	2302      	movs	r3, #2
 800a3a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800a3a6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	f040 8095 	bne.w	800a4da <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a3b4:	4611      	mov	r1, r2
 800a3b6:	4618      	mov	r0, r3
 800a3b8:	f7ff f9b4 	bl	8009724 <ld_clust>
 800a3bc:	4602      	mov	r2, r0
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800a3c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3c4:	331c      	adds	r3, #28
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	f7fe fa10 	bl	80087ec <ld_dword>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800a3d8:	693a      	ldr	r2, [r7, #16]
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	88da      	ldrh	r2, [r3, #6]
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	79fa      	ldrb	r2, [r7, #7]
 800a3ea:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	2200      	movs	r2, #0
 800a3fc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	3330      	adds	r3, #48	@ 0x30
 800a402:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a406:	2100      	movs	r1, #0
 800a408:	4618      	mov	r0, r3
 800a40a:	f7fe fa7a 	bl	8008902 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800a40e:	79fb      	ldrb	r3, [r7, #7]
 800a410:	f003 0320 	and.w	r3, r3, #32
 800a414:	2b00      	cmp	r3, #0
 800a416:	d060      	beq.n	800a4da <f_open+0x35a>
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	68db      	ldr	r3, [r3, #12]
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d05c      	beq.n	800a4da <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800a420:	68fb      	ldr	r3, [r7, #12]
 800a422:	68da      	ldr	r2, [r3, #12]
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800a428:	693b      	ldr	r3, [r7, #16]
 800a42a:	895b      	ldrh	r3, [r3, #10]
 800a42c:	025b      	lsls	r3, r3, #9
 800a42e:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a43c:	e016      	b.n	800a46c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a442:	4618      	mov	r0, r3
 800a444:	f7fe fd25 	bl	8008e92 <get_fat>
 800a448:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800a44a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	d802      	bhi.n	800a456 <f_open+0x2d6>
 800a450:	2302      	movs	r3, #2
 800a452:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800a456:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a45c:	d102      	bne.n	800a464 <f_open+0x2e4>
 800a45e:	2301      	movs	r3, #1
 800a460:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800a464:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a466:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a468:	1ad3      	subs	r3, r2, r3
 800a46a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a46c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a470:	2b00      	cmp	r3, #0
 800a472:	d103      	bne.n	800a47c <f_open+0x2fc>
 800a474:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a476:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a478:	429a      	cmp	r2, r3
 800a47a:	d8e0      	bhi.n	800a43e <f_open+0x2be>
				}
				fp->clust = clst;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a480:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800a482:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a486:	2b00      	cmp	r3, #0
 800a488:	d127      	bne.n	800a4da <f_open+0x35a>
 800a48a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a48c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a490:	2b00      	cmp	r3, #0
 800a492:	d022      	beq.n	800a4da <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800a494:	693b      	ldr	r3, [r7, #16]
 800a496:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800a498:	4618      	mov	r0, r3
 800a49a:	f7fe fcdb 	bl	8008e54 <clust2sect>
 800a49e:	6478      	str	r0, [r7, #68]	@ 0x44
 800a4a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d103      	bne.n	800a4ae <f_open+0x32e>
						res = FR_INT_ERR;
 800a4a6:	2302      	movs	r3, #2
 800a4a8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800a4ac:	e015      	b.n	800a4da <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800a4ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a4b0:	0a5a      	lsrs	r2, r3, #9
 800a4b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a4b4:	441a      	add	r2, r3
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	7858      	ldrb	r0, [r3, #1]
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	6a1a      	ldr	r2, [r3, #32]
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	f7fe f919 	bl	8008700 <disk_read>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d002      	beq.n	800a4da <f_open+0x35a>
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800a4da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d002      	beq.n	800a4e8 <f_open+0x368>
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	2200      	movs	r2, #0
 800a4e6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800a4e8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	3760      	adds	r7, #96	@ 0x60
 800a4f0:	46bd      	mov	sp, r7
 800a4f2:	bd80      	pop	{r7, pc}

0800a4f4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800a4f4:	b580      	push	{r7, lr}
 800a4f6:	b08e      	sub	sp, #56	@ 0x38
 800a4f8:	af00      	add	r7, sp, #0
 800a4fa:	60f8      	str	r0, [r7, #12]
 800a4fc:	60b9      	str	r1, [r7, #8]
 800a4fe:	607a      	str	r2, [r7, #4]
 800a500:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800a502:	68bb      	ldr	r3, [r7, #8]
 800a504:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800a506:	683b      	ldr	r3, [r7, #0]
 800a508:	2200      	movs	r2, #0
 800a50a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	f107 0214 	add.w	r2, r7, #20
 800a512:	4611      	mov	r1, r2
 800a514:	4618      	mov	r0, r3
 800a516:	f7ff fdb7 	bl	800a088 <validate>
 800a51a:	4603      	mov	r3, r0
 800a51c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800a520:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a524:	2b00      	cmp	r3, #0
 800a526:	d107      	bne.n	800a538 <f_read+0x44>
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	7d5b      	ldrb	r3, [r3, #21]
 800a52c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800a530:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a534:	2b00      	cmp	r3, #0
 800a536:	d002      	beq.n	800a53e <f_read+0x4a>
 800a538:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800a53c:	e115      	b.n	800a76a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	7d1b      	ldrb	r3, [r3, #20]
 800a542:	f003 0301 	and.w	r3, r3, #1
 800a546:	2b00      	cmp	r3, #0
 800a548:	d101      	bne.n	800a54e <f_read+0x5a>
 800a54a:	2307      	movs	r3, #7
 800a54c:	e10d      	b.n	800a76a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	68da      	ldr	r2, [r3, #12]
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	699b      	ldr	r3, [r3, #24]
 800a556:	1ad3      	subs	r3, r2, r3
 800a558:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800a55a:	687a      	ldr	r2, [r7, #4]
 800a55c:	6a3b      	ldr	r3, [r7, #32]
 800a55e:	429a      	cmp	r2, r3
 800a560:	f240 80fe 	bls.w	800a760 <f_read+0x26c>
 800a564:	6a3b      	ldr	r3, [r7, #32]
 800a566:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800a568:	e0fa      	b.n	800a760 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	699b      	ldr	r3, [r3, #24]
 800a56e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a572:	2b00      	cmp	r3, #0
 800a574:	f040 80c6 	bne.w	800a704 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	0a5b      	lsrs	r3, r3, #9
 800a57e:	697a      	ldr	r2, [r7, #20]
 800a580:	8952      	ldrh	r2, [r2, #10]
 800a582:	3a01      	subs	r2, #1
 800a584:	4013      	ands	r3, r2
 800a586:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800a588:	69fb      	ldr	r3, [r7, #28]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d12f      	bne.n	800a5ee <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	699b      	ldr	r3, [r3, #24]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d103      	bne.n	800a59e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	633b      	str	r3, [r7, #48]	@ 0x30
 800a59c:	e013      	b.n	800a5c6 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d007      	beq.n	800a5b6 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	699b      	ldr	r3, [r3, #24]
 800a5aa:	4619      	mov	r1, r3
 800a5ac:	68f8      	ldr	r0, [r7, #12]
 800a5ae:	f7fe fefe 	bl	80093ae <clmt_clust>
 800a5b2:	6338      	str	r0, [r7, #48]	@ 0x30
 800a5b4:	e007      	b.n	800a5c6 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800a5b6:	68fa      	ldr	r2, [r7, #12]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	69db      	ldr	r3, [r3, #28]
 800a5bc:	4619      	mov	r1, r3
 800a5be:	4610      	mov	r0, r2
 800a5c0:	f7fe fc67 	bl	8008e92 <get_fat>
 800a5c4:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800a5c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d804      	bhi.n	800a5d6 <f_read+0xe2>
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2202      	movs	r2, #2
 800a5d0:	755a      	strb	r2, [r3, #21]
 800a5d2:	2302      	movs	r3, #2
 800a5d4:	e0c9      	b.n	800a76a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a5d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5dc:	d104      	bne.n	800a5e8 <f_read+0xf4>
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2201      	movs	r2, #1
 800a5e2:	755a      	strb	r2, [r3, #21]
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	e0c0      	b.n	800a76a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a5ec:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	69db      	ldr	r3, [r3, #28]
 800a5f4:	4619      	mov	r1, r3
 800a5f6:	4610      	mov	r0, r2
 800a5f8:	f7fe fc2c 	bl	8008e54 <clust2sect>
 800a5fc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800a5fe:	69bb      	ldr	r3, [r7, #24]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d104      	bne.n	800a60e <f_read+0x11a>
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	2202      	movs	r2, #2
 800a608:	755a      	strb	r2, [r3, #21]
 800a60a:	2302      	movs	r3, #2
 800a60c:	e0ad      	b.n	800a76a <f_read+0x276>
			sect += csect;
 800a60e:	69ba      	ldr	r2, [r7, #24]
 800a610:	69fb      	ldr	r3, [r7, #28]
 800a612:	4413      	add	r3, r2
 800a614:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	0a5b      	lsrs	r3, r3, #9
 800a61a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800a61c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61e:	2b00      	cmp	r3, #0
 800a620:	d039      	beq.n	800a696 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800a622:	69fa      	ldr	r2, [r7, #28]
 800a624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a626:	4413      	add	r3, r2
 800a628:	697a      	ldr	r2, [r7, #20]
 800a62a:	8952      	ldrh	r2, [r2, #10]
 800a62c:	4293      	cmp	r3, r2
 800a62e:	d905      	bls.n	800a63c <f_read+0x148>
					cc = fs->csize - csect;
 800a630:	697b      	ldr	r3, [r7, #20]
 800a632:	895b      	ldrh	r3, [r3, #10]
 800a634:	461a      	mov	r2, r3
 800a636:	69fb      	ldr	r3, [r7, #28]
 800a638:	1ad3      	subs	r3, r2, r3
 800a63a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a63c:	697b      	ldr	r3, [r7, #20]
 800a63e:	7858      	ldrb	r0, [r3, #1]
 800a640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a642:	69ba      	ldr	r2, [r7, #24]
 800a644:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a646:	f7fe f85b 	bl	8008700 <disk_read>
 800a64a:	4603      	mov	r3, r0
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d004      	beq.n	800a65a <f_read+0x166>
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	2201      	movs	r2, #1
 800a654:	755a      	strb	r2, [r3, #21]
 800a656:	2301      	movs	r3, #1
 800a658:	e087      	b.n	800a76a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	7d1b      	ldrb	r3, [r3, #20]
 800a65e:	b25b      	sxtb	r3, r3
 800a660:	2b00      	cmp	r3, #0
 800a662:	da14      	bge.n	800a68e <f_read+0x19a>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	6a1a      	ldr	r2, [r3, #32]
 800a668:	69bb      	ldr	r3, [r7, #24]
 800a66a:	1ad3      	subs	r3, r2, r3
 800a66c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a66e:	429a      	cmp	r2, r3
 800a670:	d90d      	bls.n	800a68e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	6a1a      	ldr	r2, [r3, #32]
 800a676:	69bb      	ldr	r3, [r7, #24]
 800a678:	1ad3      	subs	r3, r2, r3
 800a67a:	025b      	lsls	r3, r3, #9
 800a67c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a67e:	18d0      	adds	r0, r2, r3
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	3330      	adds	r3, #48	@ 0x30
 800a684:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a688:	4619      	mov	r1, r3
 800a68a:	f7fe f919 	bl	80088c0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800a68e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a690:	025b      	lsls	r3, r3, #9
 800a692:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800a694:	e050      	b.n	800a738 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6a1b      	ldr	r3, [r3, #32]
 800a69a:	69ba      	ldr	r2, [r7, #24]
 800a69c:	429a      	cmp	r2, r3
 800a69e:	d02e      	beq.n	800a6fe <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	7d1b      	ldrb	r3, [r3, #20]
 800a6a4:	b25b      	sxtb	r3, r3
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	da18      	bge.n	800a6dc <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a6aa:	697b      	ldr	r3, [r7, #20]
 800a6ac:	7858      	ldrb	r0, [r3, #1]
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	6a1a      	ldr	r2, [r3, #32]
 800a6b8:	2301      	movs	r3, #1
 800a6ba:	f7fe f841 	bl	8008740 <disk_write>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d004      	beq.n	800a6ce <f_read+0x1da>
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	755a      	strb	r2, [r3, #21]
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	e04d      	b.n	800a76a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	7d1b      	ldrb	r3, [r3, #20]
 800a6d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a6d6:	b2da      	uxtb	r2, r3
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	7858      	ldrb	r0, [r3, #1]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a6e6:	2301      	movs	r3, #1
 800a6e8:	69ba      	ldr	r2, [r7, #24]
 800a6ea:	f7fe f809 	bl	8008700 <disk_read>
 800a6ee:	4603      	mov	r3, r0
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	d004      	beq.n	800a6fe <f_read+0x20a>
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	755a      	strb	r2, [r3, #21]
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e035      	b.n	800a76a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	69ba      	ldr	r2, [r7, #24]
 800a702:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	699b      	ldr	r3, [r3, #24]
 800a708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a70c:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800a710:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800a712:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	429a      	cmp	r2, r3
 800a718:	d901      	bls.n	800a71e <f_read+0x22a>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	699b      	ldr	r3, [r3, #24]
 800a728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a72c:	4413      	add	r3, r2
 800a72e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a730:	4619      	mov	r1, r3
 800a732:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a734:	f7fe f8c4 	bl	80088c0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800a738:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a73a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a73c:	4413      	add	r3, r2
 800a73e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	699a      	ldr	r2, [r3, #24]
 800a744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a746:	441a      	add	r2, r3
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	619a      	str	r2, [r3, #24]
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	681a      	ldr	r2, [r3, #0]
 800a750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a752:	441a      	add	r2, r3
 800a754:	683b      	ldr	r3, [r7, #0]
 800a756:	601a      	str	r2, [r3, #0]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a75c:	1ad3      	subs	r3, r2, r3
 800a75e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2b00      	cmp	r3, #0
 800a764:	f47f af01 	bne.w	800a56a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800a768:	2300      	movs	r3, #0
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3738      	adds	r7, #56	@ 0x38
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}

0800a772 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800a772:	b580      	push	{r7, lr}
 800a774:	b086      	sub	sp, #24
 800a776:	af00      	add	r7, sp, #0
 800a778:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f107 0208 	add.w	r2, r7, #8
 800a780:	4611      	mov	r1, r2
 800a782:	4618      	mov	r0, r3
 800a784:	f7ff fc80 	bl	800a088 <validate>
 800a788:	4603      	mov	r3, r0
 800a78a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a78c:	7dfb      	ldrb	r3, [r7, #23]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d168      	bne.n	800a864 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	7d1b      	ldrb	r3, [r3, #20]
 800a796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a79a:	2b00      	cmp	r3, #0
 800a79c:	d062      	beq.n	800a864 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	7d1b      	ldrb	r3, [r3, #20]
 800a7a2:	b25b      	sxtb	r3, r3
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	da15      	bge.n	800a7d4 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a7a8:	68bb      	ldr	r3, [r7, #8]
 800a7aa:	7858      	ldrb	r0, [r3, #1]
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6a1a      	ldr	r2, [r3, #32]
 800a7b6:	2301      	movs	r3, #1
 800a7b8:	f7fd ffc2 	bl	8008740 <disk_write>
 800a7bc:	4603      	mov	r3, r0
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d001      	beq.n	800a7c6 <f_sync+0x54>
 800a7c2:	2301      	movs	r3, #1
 800a7c4:	e04f      	b.n	800a866 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	7d1b      	ldrb	r3, [r3, #20]
 800a7ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7ce:	b2da      	uxtb	r2, r3
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a7d4:	f7fd fde6 	bl	80083a4 <get_fattime>
 800a7d8:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a7da:	68ba      	ldr	r2, [r7, #8]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a7e0:	4619      	mov	r1, r3
 800a7e2:	4610      	mov	r0, r2
 800a7e4:	f7fe fa9a 	bl	8008d1c <move_window>
 800a7e8:	4603      	mov	r3, r0
 800a7ea:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a7ec:	7dfb      	ldrb	r3, [r7, #23]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d138      	bne.n	800a864 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7f6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	330b      	adds	r3, #11
 800a7fc:	781a      	ldrb	r2, [r3, #0]
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	330b      	adds	r3, #11
 800a802:	f042 0220 	orr.w	r2, r2, #32
 800a806:	b2d2      	uxtb	r2, r2
 800a808:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6818      	ldr	r0, [r3, #0]
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	689b      	ldr	r3, [r3, #8]
 800a812:	461a      	mov	r2, r3
 800a814:	68f9      	ldr	r1, [r7, #12]
 800a816:	f7fe ffa4 	bl	8009762 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f103 021c 	add.w	r2, r3, #28
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	4619      	mov	r1, r3
 800a826:	4610      	mov	r0, r2
 800a828:	f7fe f81e 	bl	8008868 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	3316      	adds	r3, #22
 800a830:	6939      	ldr	r1, [r7, #16]
 800a832:	4618      	mov	r0, r3
 800a834:	f7fe f818 	bl	8008868 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	3312      	adds	r3, #18
 800a83c:	2100      	movs	r1, #0
 800a83e:	4618      	mov	r0, r3
 800a840:	f7fd fff7 	bl	8008832 <st_word>
					fs->wflag = 1;
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	2201      	movs	r2, #1
 800a848:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a84a:	68bb      	ldr	r3, [r7, #8]
 800a84c:	4618      	mov	r0, r3
 800a84e:	f7fe fa93 	bl	8008d78 <sync_fs>
 800a852:	4603      	mov	r3, r0
 800a854:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	7d1b      	ldrb	r3, [r3, #20]
 800a85a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a85e:	b2da      	uxtb	r2, r3
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a864:	7dfb      	ldrb	r3, [r7, #23]
}
 800a866:	4618      	mov	r0, r3
 800a868:	3718      	adds	r7, #24
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}

0800a86e <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a86e:	b580      	push	{r7, lr}
 800a870:	b084      	sub	sp, #16
 800a872:	af00      	add	r7, sp, #0
 800a874:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f7ff ff7b 	bl	800a772 <f_sync>
 800a87c:	4603      	mov	r3, r0
 800a87e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a880:	7bfb      	ldrb	r3, [r7, #15]
 800a882:	2b00      	cmp	r3, #0
 800a884:	d118      	bne.n	800a8b8 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	f107 0208 	add.w	r2, r7, #8
 800a88c:	4611      	mov	r1, r2
 800a88e:	4618      	mov	r0, r3
 800a890:	f7ff fbfa 	bl	800a088 <validate>
 800a894:	4603      	mov	r3, r0
 800a896:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a898:	7bfb      	ldrb	r3, [r7, #15]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d10c      	bne.n	800a8b8 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	691b      	ldr	r3, [r3, #16]
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	f7fe f996 	bl	8008bd4 <dec_lock>
 800a8a8:	4603      	mov	r3, r0
 800a8aa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a8ac:	7bfb      	ldrb	r3, [r7, #15]
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d102      	bne.n	800a8b8 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a8b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	3710      	adds	r7, #16
 800a8be:	46bd      	mov	sp, r7
 800a8c0:	bd80      	pop	{r7, pc}

0800a8c2 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800a8c2:	b580      	push	{r7, lr}
 800a8c4:	b090      	sub	sp, #64	@ 0x40
 800a8c6:	af00      	add	r7, sp, #0
 800a8c8:	6078      	str	r0, [r7, #4]
 800a8ca:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	f107 0208 	add.w	r2, r7, #8
 800a8d2:	4611      	mov	r1, r2
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f7ff fbd7 	bl	800a088 <validate>
 800a8da:	4603      	mov	r3, r0
 800a8dc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800a8e0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d103      	bne.n	800a8f0 <f_lseek+0x2e>
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	7d5b      	ldrb	r3, [r3, #21]
 800a8ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800a8f0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d002      	beq.n	800a8fe <f_lseek+0x3c>
 800a8f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800a8fc:	e1e6      	b.n	800accc <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a902:	2b00      	cmp	r3, #0
 800a904:	f000 80d1 	beq.w	800aaaa <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800a908:	683b      	ldr	r3, [r7, #0]
 800a90a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a90e:	d15a      	bne.n	800a9c6 <f_lseek+0x104>
			tbl = fp->cltbl;
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a914:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800a916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a918:	1d1a      	adds	r2, r3, #4
 800a91a:	627a      	str	r2, [r7, #36]	@ 0x24
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	617b      	str	r3, [r7, #20]
 800a920:	2302      	movs	r3, #2
 800a922:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800a92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	d03a      	beq.n	800a9a6 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800a930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a932:	613b      	str	r3, [r7, #16]
 800a934:	2300      	movs	r3, #0
 800a936:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a93a:	3302      	adds	r3, #2
 800a93c:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800a93e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a940:	60fb      	str	r3, [r7, #12]
 800a942:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a944:	3301      	adds	r3, #1
 800a946:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7fe faa0 	bl	8008e92 <get_fat>
 800a952:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800a954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a956:	2b01      	cmp	r3, #1
 800a958:	d804      	bhi.n	800a964 <f_lseek+0xa2>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	2202      	movs	r2, #2
 800a95e:	755a      	strb	r2, [r3, #21]
 800a960:	2302      	movs	r3, #2
 800a962:	e1b3      	b.n	800accc <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96a:	d104      	bne.n	800a976 <f_lseek+0xb4>
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2201      	movs	r2, #1
 800a970:	755a      	strb	r2, [r3, #21]
 800a972:	2301      	movs	r3, #1
 800a974:	e1aa      	b.n	800accc <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	3301      	adds	r3, #1
 800a97a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a97c:	429a      	cmp	r2, r3
 800a97e:	d0de      	beq.n	800a93e <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800a980:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a982:	697b      	ldr	r3, [r7, #20]
 800a984:	429a      	cmp	r2, r3
 800a986:	d809      	bhi.n	800a99c <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800a988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a98a:	1d1a      	adds	r2, r3, #4
 800a98c:	627a      	str	r2, [r7, #36]	@ 0x24
 800a98e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a990:	601a      	str	r2, [r3, #0]
 800a992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a994:	1d1a      	adds	r2, r3, #4
 800a996:	627a      	str	r2, [r7, #36]	@ 0x24
 800a998:	693a      	ldr	r2, [r7, #16]
 800a99a:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	695b      	ldr	r3, [r3, #20]
 800a9a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a9a2:	429a      	cmp	r2, r3
 800a9a4:	d3c4      	bcc.n	800a930 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9aa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a9ac:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800a9ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	429a      	cmp	r2, r3
 800a9b4:	d803      	bhi.n	800a9be <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800a9b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	601a      	str	r2, [r3, #0]
 800a9bc:	e184      	b.n	800acc8 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800a9be:	2311      	movs	r3, #17
 800a9c0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800a9c4:	e180      	b.n	800acc8 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	68db      	ldr	r3, [r3, #12]
 800a9ca:	683a      	ldr	r2, [r7, #0]
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d902      	bls.n	800a9d6 <f_lseek+0x114>
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	68db      	ldr	r3, [r3, #12]
 800a9d4:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	683a      	ldr	r2, [r7, #0]
 800a9da:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	f000 8172 	beq.w	800acc8 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	3b01      	subs	r3, #1
 800a9e8:	4619      	mov	r1, r3
 800a9ea:	6878      	ldr	r0, [r7, #4]
 800a9ec:	f7fe fcdf 	bl	80093ae <clmt_clust>
 800a9f0:	4602      	mov	r2, r0
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800a9f6:	68ba      	ldr	r2, [r7, #8]
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	69db      	ldr	r3, [r3, #28]
 800a9fc:	4619      	mov	r1, r3
 800a9fe:	4610      	mov	r0, r2
 800aa00:	f7fe fa28 	bl	8008e54 <clust2sect>
 800aa04:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800aa06:	69bb      	ldr	r3, [r7, #24]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d104      	bne.n	800aa16 <f_lseek+0x154>
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	2202      	movs	r2, #2
 800aa10:	755a      	strb	r2, [r3, #21]
 800aa12:	2302      	movs	r3, #2
 800aa14:	e15a      	b.n	800accc <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	3b01      	subs	r3, #1
 800aa1a:	0a5b      	lsrs	r3, r3, #9
 800aa1c:	68ba      	ldr	r2, [r7, #8]
 800aa1e:	8952      	ldrh	r2, [r2, #10]
 800aa20:	3a01      	subs	r2, #1
 800aa22:	4013      	ands	r3, r2
 800aa24:	69ba      	ldr	r2, [r7, #24]
 800aa26:	4413      	add	r3, r2
 800aa28:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	699b      	ldr	r3, [r3, #24]
 800aa2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	f000 8148 	beq.w	800acc8 <f_lseek+0x406>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	6a1b      	ldr	r3, [r3, #32]
 800aa3c:	69ba      	ldr	r2, [r7, #24]
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	f000 8142 	beq.w	800acc8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	7d1b      	ldrb	r3, [r3, #20]
 800aa48:	b25b      	sxtb	r3, r3
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	da18      	bge.n	800aa80 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800aa4e:	68bb      	ldr	r3, [r7, #8]
 800aa50:	7858      	ldrb	r0, [r3, #1]
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6a1a      	ldr	r2, [r3, #32]
 800aa5c:	2301      	movs	r3, #1
 800aa5e:	f7fd fe6f 	bl	8008740 <disk_write>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d004      	beq.n	800aa72 <f_lseek+0x1b0>
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	755a      	strb	r2, [r3, #21]
 800aa6e:	2301      	movs	r3, #1
 800aa70:	e12c      	b.n	800accc <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	7d1b      	ldrb	r3, [r3, #20]
 800aa76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800aa7a:	b2da      	uxtb	r2, r3
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	7858      	ldrb	r0, [r3, #1]
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800aa8a:	2301      	movs	r3, #1
 800aa8c:	69ba      	ldr	r2, [r7, #24]
 800aa8e:	f7fd fe37 	bl	8008700 <disk_read>
 800aa92:	4603      	mov	r3, r0
 800aa94:	2b00      	cmp	r3, #0
 800aa96:	d004      	beq.n	800aaa2 <f_lseek+0x1e0>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	2201      	movs	r2, #1
 800aa9c:	755a      	strb	r2, [r3, #21]
 800aa9e:	2301      	movs	r3, #1
 800aaa0:	e114      	b.n	800accc <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	69ba      	ldr	r2, [r7, #24]
 800aaa6:	621a      	str	r2, [r3, #32]
 800aaa8:	e10e      	b.n	800acc8 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	68db      	ldr	r3, [r3, #12]
 800aaae:	683a      	ldr	r2, [r7, #0]
 800aab0:	429a      	cmp	r2, r3
 800aab2:	d908      	bls.n	800aac6 <f_lseek+0x204>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	7d1b      	ldrb	r3, [r3, #20]
 800aab8:	f003 0302 	and.w	r3, r3, #2
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d102      	bne.n	800aac6 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	68db      	ldr	r3, [r3, #12]
 800aac4:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	699b      	ldr	r3, [r3, #24]
 800aaca:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800aacc:	2300      	movs	r3, #0
 800aace:	637b      	str	r3, [r7, #52]	@ 0x34
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800aad4:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	f000 80a7 	beq.w	800ac2c <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800aade:	68bb      	ldr	r3, [r7, #8]
 800aae0:	895b      	ldrh	r3, [r3, #10]
 800aae2:	025b      	lsls	r3, r3, #9
 800aae4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800aae6:	6a3b      	ldr	r3, [r7, #32]
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d01b      	beq.n	800ab24 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	1e5a      	subs	r2, r3, #1
 800aaf0:	69fb      	ldr	r3, [r7, #28]
 800aaf2:	fbb2 f2f3 	udiv	r2, r2, r3
 800aaf6:	6a3b      	ldr	r3, [r7, #32]
 800aaf8:	1e59      	subs	r1, r3, #1
 800aafa:	69fb      	ldr	r3, [r7, #28]
 800aafc:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800ab00:	429a      	cmp	r2, r3
 800ab02:	d30f      	bcc.n	800ab24 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800ab04:	6a3b      	ldr	r3, [r7, #32]
 800ab06:	1e5a      	subs	r2, r3, #1
 800ab08:	69fb      	ldr	r3, [r7, #28]
 800ab0a:	425b      	negs	r3, r3
 800ab0c:	401a      	ands	r2, r3
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	699b      	ldr	r3, [r3, #24]
 800ab16:	683a      	ldr	r2, [r7, #0]
 800ab18:	1ad3      	subs	r3, r2, r3
 800ab1a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	69db      	ldr	r3, [r3, #28]
 800ab20:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ab22:	e022      	b.n	800ab6a <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	689b      	ldr	r3, [r3, #8]
 800ab28:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800ab2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d119      	bne.n	800ab64 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	2100      	movs	r1, #0
 800ab34:	4618      	mov	r0, r3
 800ab36:	f7fe fba2 	bl	800927e <create_chain>
 800ab3a:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800ab3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d104      	bne.n	800ab4c <f_lseek+0x28a>
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2202      	movs	r2, #2
 800ab46:	755a      	strb	r2, [r3, #21]
 800ab48:	2302      	movs	r3, #2
 800ab4a:	e0bf      	b.n	800accc <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ab4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab52:	d104      	bne.n	800ab5e <f_lseek+0x29c>
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	755a      	strb	r2, [r3, #21]
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	e0b6      	b.n	800accc <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab62:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ab68:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800ab6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d05d      	beq.n	800ac2c <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800ab70:	e03a      	b.n	800abe8 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800ab72:	683a      	ldr	r2, [r7, #0]
 800ab74:	69fb      	ldr	r3, [r7, #28]
 800ab76:	1ad3      	subs	r3, r2, r3
 800ab78:	603b      	str	r3, [r7, #0]
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	699a      	ldr	r2, [r3, #24]
 800ab7e:	69fb      	ldr	r3, [r7, #28]
 800ab80:	441a      	add	r2, r3
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	7d1b      	ldrb	r3, [r3, #20]
 800ab8a:	f003 0302 	and.w	r3, r3, #2
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	d00b      	beq.n	800abaa <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ab96:	4618      	mov	r0, r3
 800ab98:	f7fe fb71 	bl	800927e <create_chain>
 800ab9c:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800ab9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d108      	bne.n	800abb6 <f_lseek+0x2f4>
							ofs = 0; break;
 800aba4:	2300      	movs	r3, #0
 800aba6:	603b      	str	r3, [r7, #0]
 800aba8:	e022      	b.n	800abf0 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800abae:	4618      	mov	r0, r3
 800abb0:	f7fe f96f 	bl	8008e92 <get_fat>
 800abb4:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800abb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abbc:	d104      	bne.n	800abc8 <f_lseek+0x306>
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	2201      	movs	r2, #1
 800abc2:	755a      	strb	r2, [r3, #21]
 800abc4:	2301      	movs	r3, #1
 800abc6:	e081      	b.n	800accc <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800abc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800abca:	2b01      	cmp	r3, #1
 800abcc:	d904      	bls.n	800abd8 <f_lseek+0x316>
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	695b      	ldr	r3, [r3, #20]
 800abd2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abd4:	429a      	cmp	r2, r3
 800abd6:	d304      	bcc.n	800abe2 <f_lseek+0x320>
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2202      	movs	r2, #2
 800abdc:	755a      	strb	r2, [r3, #21]
 800abde:	2302      	movs	r3, #2
 800abe0:	e074      	b.n	800accc <f_lseek+0x40a>
					fp->clust = clst;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800abe6:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800abe8:	683a      	ldr	r2, [r7, #0]
 800abea:	69fb      	ldr	r3, [r7, #28]
 800abec:	429a      	cmp	r2, r3
 800abee:	d8c0      	bhi.n	800ab72 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	699a      	ldr	r2, [r3, #24]
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	441a      	add	r2, r3
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d012      	beq.n	800ac2c <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800ac06:	68bb      	ldr	r3, [r7, #8]
 800ac08:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800ac0a:	4618      	mov	r0, r3
 800ac0c:	f7fe f922 	bl	8008e54 <clust2sect>
 800ac10:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800ac12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d104      	bne.n	800ac22 <f_lseek+0x360>
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	2202      	movs	r2, #2
 800ac1c:	755a      	strb	r2, [r3, #21]
 800ac1e:	2302      	movs	r3, #2
 800ac20:	e054      	b.n	800accc <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	0a5b      	lsrs	r3, r3, #9
 800ac26:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac28:	4413      	add	r3, r2
 800ac2a:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	699a      	ldr	r2, [r3, #24]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	68db      	ldr	r3, [r3, #12]
 800ac34:	429a      	cmp	r2, r3
 800ac36:	d90a      	bls.n	800ac4e <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	699a      	ldr	r2, [r3, #24]
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	7d1b      	ldrb	r3, [r3, #20]
 800ac44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac48:	b2da      	uxtb	r2, r3
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	699b      	ldr	r3, [r3, #24]
 800ac52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d036      	beq.n	800acc8 <f_lseek+0x406>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	6a1b      	ldr	r3, [r3, #32]
 800ac5e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ac60:	429a      	cmp	r2, r3
 800ac62:	d031      	beq.n	800acc8 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	7d1b      	ldrb	r3, [r3, #20]
 800ac68:	b25b      	sxtb	r3, r3
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	da18      	bge.n	800aca0 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	7858      	ldrb	r0, [r3, #1]
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	6a1a      	ldr	r2, [r3, #32]
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	f7fd fd5f 	bl	8008740 <disk_write>
 800ac82:	4603      	mov	r3, r0
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d004      	beq.n	800ac92 <f_lseek+0x3d0>
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	2201      	movs	r2, #1
 800ac8c:	755a      	strb	r2, [r3, #21]
 800ac8e:	2301      	movs	r3, #1
 800ac90:	e01c      	b.n	800accc <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	7d1b      	ldrb	r3, [r3, #20]
 800ac96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ac9a:	b2da      	uxtb	r2, r3
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	7858      	ldrb	r0, [r3, #1]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800acaa:	2301      	movs	r3, #1
 800acac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acae:	f7fd fd27 	bl	8008700 <disk_read>
 800acb2:	4603      	mov	r3, r0
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d004      	beq.n	800acc2 <f_lseek+0x400>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2201      	movs	r2, #1
 800acbc:	755a      	strb	r2, [r3, #21]
 800acbe:	2301      	movs	r3, #1
 800acc0:	e004      	b.n	800accc <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800acc6:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800acc8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800accc:	4618      	mov	r0, r3
 800acce:	3740      	adds	r7, #64	@ 0x40
 800acd0:	46bd      	mov	sp, r7
 800acd2:	bd80      	pop	{r7, pc}

0800acd4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800acd4:	b480      	push	{r7}
 800acd6:	b087      	sub	sp, #28
 800acd8:	af00      	add	r7, sp, #0
 800acda:	60f8      	str	r0, [r7, #12]
 800acdc:	60b9      	str	r1, [r7, #8]
 800acde:	4613      	mov	r3, r2
 800ace0:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ace2:	2301      	movs	r3, #1
 800ace4:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ace6:	2300      	movs	r3, #0
 800ace8:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800acea:	4b1f      	ldr	r3, [pc, #124]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800acec:	7a5b      	ldrb	r3, [r3, #9]
 800acee:	b2db      	uxtb	r3, r3
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d131      	bne.n	800ad58 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800acf4:	4b1c      	ldr	r3, [pc, #112]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800acf6:	7a5b      	ldrb	r3, [r3, #9]
 800acf8:	b2db      	uxtb	r3, r3
 800acfa:	461a      	mov	r2, r3
 800acfc:	4b1a      	ldr	r3, [pc, #104]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800acfe:	2100      	movs	r1, #0
 800ad00:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800ad02:	4b19      	ldr	r3, [pc, #100]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800ad04:	7a5b      	ldrb	r3, [r3, #9]
 800ad06:	b2db      	uxtb	r3, r3
 800ad08:	4a17      	ldr	r2, [pc, #92]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800ad0a:	009b      	lsls	r3, r3, #2
 800ad0c:	4413      	add	r3, r2
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800ad12:	4b15      	ldr	r3, [pc, #84]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800ad14:	7a5b      	ldrb	r3, [r3, #9]
 800ad16:	b2db      	uxtb	r3, r3
 800ad18:	461a      	mov	r2, r3
 800ad1a:	4b13      	ldr	r3, [pc, #76]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800ad1c:	4413      	add	r3, r2
 800ad1e:	79fa      	ldrb	r2, [r7, #7]
 800ad20:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ad22:	4b11      	ldr	r3, [pc, #68]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800ad24:	7a5b      	ldrb	r3, [r3, #9]
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	1c5a      	adds	r2, r3, #1
 800ad2a:	b2d1      	uxtb	r1, r2
 800ad2c:	4a0e      	ldr	r2, [pc, #56]	@ (800ad68 <FATFS_LinkDriverEx+0x94>)
 800ad2e:	7251      	strb	r1, [r2, #9]
 800ad30:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ad32:	7dbb      	ldrb	r3, [r7, #22]
 800ad34:	3330      	adds	r3, #48	@ 0x30
 800ad36:	b2da      	uxtb	r2, r3
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ad3c:	68bb      	ldr	r3, [r7, #8]
 800ad3e:	3301      	adds	r3, #1
 800ad40:	223a      	movs	r2, #58	@ 0x3a
 800ad42:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ad44:	68bb      	ldr	r3, [r7, #8]
 800ad46:	3302      	adds	r3, #2
 800ad48:	222f      	movs	r2, #47	@ 0x2f
 800ad4a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ad4c:	68bb      	ldr	r3, [r7, #8]
 800ad4e:	3303      	adds	r3, #3
 800ad50:	2200      	movs	r2, #0
 800ad52:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ad54:	2300      	movs	r3, #0
 800ad56:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800ad58:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad5a:	4618      	mov	r0, r3
 800ad5c:	371c      	adds	r7, #28
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad64:	4770      	bx	lr
 800ad66:	bf00      	nop
 800ad68:	200005a0 	.word	0x200005a0

0800ad6c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b082      	sub	sp, #8
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ad76:	2200      	movs	r2, #0
 800ad78:	6839      	ldr	r1, [r7, #0]
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f7ff ffaa 	bl	800acd4 <FATFS_LinkDriverEx>
 800ad80:	4603      	mov	r3, r0
}
 800ad82:	4618      	mov	r0, r3
 800ad84:	3708      	adds	r7, #8
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}
	...

0800ad8c <malloc>:
 800ad8c:	4b02      	ldr	r3, [pc, #8]	@ (800ad98 <malloc+0xc>)
 800ad8e:	4601      	mov	r1, r0
 800ad90:	6818      	ldr	r0, [r3, #0]
 800ad92:	f000 b82d 	b.w	800adf0 <_malloc_r>
 800ad96:	bf00      	nop
 800ad98:	20000018 	.word	0x20000018

0800ad9c <free>:
 800ad9c:	4b02      	ldr	r3, [pc, #8]	@ (800ada8 <free+0xc>)
 800ad9e:	4601      	mov	r1, r0
 800ada0:	6818      	ldr	r0, [r3, #0]
 800ada2:	f000 b939 	b.w	800b018 <_free_r>
 800ada6:	bf00      	nop
 800ada8:	20000018 	.word	0x20000018

0800adac <sbrk_aligned>:
 800adac:	b570      	push	{r4, r5, r6, lr}
 800adae:	4e0f      	ldr	r6, [pc, #60]	@ (800adec <sbrk_aligned+0x40>)
 800adb0:	460c      	mov	r4, r1
 800adb2:	6831      	ldr	r1, [r6, #0]
 800adb4:	4605      	mov	r5, r0
 800adb6:	b911      	cbnz	r1, 800adbe <sbrk_aligned+0x12>
 800adb8:	f000 f8e4 	bl	800af84 <_sbrk_r>
 800adbc:	6030      	str	r0, [r6, #0]
 800adbe:	4621      	mov	r1, r4
 800adc0:	4628      	mov	r0, r5
 800adc2:	f000 f8df 	bl	800af84 <_sbrk_r>
 800adc6:	1c43      	adds	r3, r0, #1
 800adc8:	d103      	bne.n	800add2 <sbrk_aligned+0x26>
 800adca:	f04f 34ff 	mov.w	r4, #4294967295
 800adce:	4620      	mov	r0, r4
 800add0:	bd70      	pop	{r4, r5, r6, pc}
 800add2:	1cc4      	adds	r4, r0, #3
 800add4:	f024 0403 	bic.w	r4, r4, #3
 800add8:	42a0      	cmp	r0, r4
 800adda:	d0f8      	beq.n	800adce <sbrk_aligned+0x22>
 800addc:	1a21      	subs	r1, r4, r0
 800adde:	4628      	mov	r0, r5
 800ade0:	f000 f8d0 	bl	800af84 <_sbrk_r>
 800ade4:	3001      	adds	r0, #1
 800ade6:	d1f2      	bne.n	800adce <sbrk_aligned+0x22>
 800ade8:	e7ef      	b.n	800adca <sbrk_aligned+0x1e>
 800adea:	bf00      	nop
 800adec:	200005ac 	.word	0x200005ac

0800adf0 <_malloc_r>:
 800adf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800adf4:	1ccd      	adds	r5, r1, #3
 800adf6:	f025 0503 	bic.w	r5, r5, #3
 800adfa:	3508      	adds	r5, #8
 800adfc:	2d0c      	cmp	r5, #12
 800adfe:	bf38      	it	cc
 800ae00:	250c      	movcc	r5, #12
 800ae02:	2d00      	cmp	r5, #0
 800ae04:	4606      	mov	r6, r0
 800ae06:	db01      	blt.n	800ae0c <_malloc_r+0x1c>
 800ae08:	42a9      	cmp	r1, r5
 800ae0a:	d904      	bls.n	800ae16 <_malloc_r+0x26>
 800ae0c:	230c      	movs	r3, #12
 800ae0e:	6033      	str	r3, [r6, #0]
 800ae10:	2000      	movs	r0, #0
 800ae12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae16:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aeec <_malloc_r+0xfc>
 800ae1a:	f000 f869 	bl	800aef0 <__malloc_lock>
 800ae1e:	f8d8 3000 	ldr.w	r3, [r8]
 800ae22:	461c      	mov	r4, r3
 800ae24:	bb44      	cbnz	r4, 800ae78 <_malloc_r+0x88>
 800ae26:	4629      	mov	r1, r5
 800ae28:	4630      	mov	r0, r6
 800ae2a:	f7ff ffbf 	bl	800adac <sbrk_aligned>
 800ae2e:	1c43      	adds	r3, r0, #1
 800ae30:	4604      	mov	r4, r0
 800ae32:	d158      	bne.n	800aee6 <_malloc_r+0xf6>
 800ae34:	f8d8 4000 	ldr.w	r4, [r8]
 800ae38:	4627      	mov	r7, r4
 800ae3a:	2f00      	cmp	r7, #0
 800ae3c:	d143      	bne.n	800aec6 <_malloc_r+0xd6>
 800ae3e:	2c00      	cmp	r4, #0
 800ae40:	d04b      	beq.n	800aeda <_malloc_r+0xea>
 800ae42:	6823      	ldr	r3, [r4, #0]
 800ae44:	4639      	mov	r1, r7
 800ae46:	4630      	mov	r0, r6
 800ae48:	eb04 0903 	add.w	r9, r4, r3
 800ae4c:	f000 f89a 	bl	800af84 <_sbrk_r>
 800ae50:	4581      	cmp	r9, r0
 800ae52:	d142      	bne.n	800aeda <_malloc_r+0xea>
 800ae54:	6821      	ldr	r1, [r4, #0]
 800ae56:	1a6d      	subs	r5, r5, r1
 800ae58:	4629      	mov	r1, r5
 800ae5a:	4630      	mov	r0, r6
 800ae5c:	f7ff ffa6 	bl	800adac <sbrk_aligned>
 800ae60:	3001      	adds	r0, #1
 800ae62:	d03a      	beq.n	800aeda <_malloc_r+0xea>
 800ae64:	6823      	ldr	r3, [r4, #0]
 800ae66:	442b      	add	r3, r5
 800ae68:	6023      	str	r3, [r4, #0]
 800ae6a:	f8d8 3000 	ldr.w	r3, [r8]
 800ae6e:	685a      	ldr	r2, [r3, #4]
 800ae70:	bb62      	cbnz	r2, 800aecc <_malloc_r+0xdc>
 800ae72:	f8c8 7000 	str.w	r7, [r8]
 800ae76:	e00f      	b.n	800ae98 <_malloc_r+0xa8>
 800ae78:	6822      	ldr	r2, [r4, #0]
 800ae7a:	1b52      	subs	r2, r2, r5
 800ae7c:	d420      	bmi.n	800aec0 <_malloc_r+0xd0>
 800ae7e:	2a0b      	cmp	r2, #11
 800ae80:	d917      	bls.n	800aeb2 <_malloc_r+0xc2>
 800ae82:	1961      	adds	r1, r4, r5
 800ae84:	42a3      	cmp	r3, r4
 800ae86:	6025      	str	r5, [r4, #0]
 800ae88:	bf18      	it	ne
 800ae8a:	6059      	strne	r1, [r3, #4]
 800ae8c:	6863      	ldr	r3, [r4, #4]
 800ae8e:	bf08      	it	eq
 800ae90:	f8c8 1000 	streq.w	r1, [r8]
 800ae94:	5162      	str	r2, [r4, r5]
 800ae96:	604b      	str	r3, [r1, #4]
 800ae98:	4630      	mov	r0, r6
 800ae9a:	f000 f82f 	bl	800aefc <__malloc_unlock>
 800ae9e:	f104 000b 	add.w	r0, r4, #11
 800aea2:	1d23      	adds	r3, r4, #4
 800aea4:	f020 0007 	bic.w	r0, r0, #7
 800aea8:	1ac2      	subs	r2, r0, r3
 800aeaa:	bf1c      	itt	ne
 800aeac:	1a1b      	subne	r3, r3, r0
 800aeae:	50a3      	strne	r3, [r4, r2]
 800aeb0:	e7af      	b.n	800ae12 <_malloc_r+0x22>
 800aeb2:	6862      	ldr	r2, [r4, #4]
 800aeb4:	42a3      	cmp	r3, r4
 800aeb6:	bf0c      	ite	eq
 800aeb8:	f8c8 2000 	streq.w	r2, [r8]
 800aebc:	605a      	strne	r2, [r3, #4]
 800aebe:	e7eb      	b.n	800ae98 <_malloc_r+0xa8>
 800aec0:	4623      	mov	r3, r4
 800aec2:	6864      	ldr	r4, [r4, #4]
 800aec4:	e7ae      	b.n	800ae24 <_malloc_r+0x34>
 800aec6:	463c      	mov	r4, r7
 800aec8:	687f      	ldr	r7, [r7, #4]
 800aeca:	e7b6      	b.n	800ae3a <_malloc_r+0x4a>
 800aecc:	461a      	mov	r2, r3
 800aece:	685b      	ldr	r3, [r3, #4]
 800aed0:	42a3      	cmp	r3, r4
 800aed2:	d1fb      	bne.n	800aecc <_malloc_r+0xdc>
 800aed4:	2300      	movs	r3, #0
 800aed6:	6053      	str	r3, [r2, #4]
 800aed8:	e7de      	b.n	800ae98 <_malloc_r+0xa8>
 800aeda:	230c      	movs	r3, #12
 800aedc:	6033      	str	r3, [r6, #0]
 800aede:	4630      	mov	r0, r6
 800aee0:	f000 f80c 	bl	800aefc <__malloc_unlock>
 800aee4:	e794      	b.n	800ae10 <_malloc_r+0x20>
 800aee6:	6005      	str	r5, [r0, #0]
 800aee8:	e7d6      	b.n	800ae98 <_malloc_r+0xa8>
 800aeea:	bf00      	nop
 800aeec:	200005b0 	.word	0x200005b0

0800aef0 <__malloc_lock>:
 800aef0:	4801      	ldr	r0, [pc, #4]	@ (800aef8 <__malloc_lock+0x8>)
 800aef2:	f000 b881 	b.w	800aff8 <__retarget_lock_acquire_recursive>
 800aef6:	bf00      	nop
 800aef8:	200006f0 	.word	0x200006f0

0800aefc <__malloc_unlock>:
 800aefc:	4801      	ldr	r0, [pc, #4]	@ (800af04 <__malloc_unlock+0x8>)
 800aefe:	f000 b87c 	b.w	800affa <__retarget_lock_release_recursive>
 800af02:	bf00      	nop
 800af04:	200006f0 	.word	0x200006f0

0800af08 <realloc>:
 800af08:	4b02      	ldr	r3, [pc, #8]	@ (800af14 <realloc+0xc>)
 800af0a:	460a      	mov	r2, r1
 800af0c:	4601      	mov	r1, r0
 800af0e:	6818      	ldr	r0, [r3, #0]
 800af10:	f000 b802 	b.w	800af18 <_realloc_r>
 800af14:	20000018 	.word	0x20000018

0800af18 <_realloc_r>:
 800af18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af1c:	4680      	mov	r8, r0
 800af1e:	4615      	mov	r5, r2
 800af20:	460c      	mov	r4, r1
 800af22:	b921      	cbnz	r1, 800af2e <_realloc_r+0x16>
 800af24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af28:	4611      	mov	r1, r2
 800af2a:	f7ff bf61 	b.w	800adf0 <_malloc_r>
 800af2e:	b92a      	cbnz	r2, 800af3c <_realloc_r+0x24>
 800af30:	f000 f872 	bl	800b018 <_free_r>
 800af34:	2400      	movs	r4, #0
 800af36:	4620      	mov	r0, r4
 800af38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af3c:	f000 f8b6 	bl	800b0ac <_malloc_usable_size_r>
 800af40:	4285      	cmp	r5, r0
 800af42:	4606      	mov	r6, r0
 800af44:	d802      	bhi.n	800af4c <_realloc_r+0x34>
 800af46:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800af4a:	d8f4      	bhi.n	800af36 <_realloc_r+0x1e>
 800af4c:	4629      	mov	r1, r5
 800af4e:	4640      	mov	r0, r8
 800af50:	f7ff ff4e 	bl	800adf0 <_malloc_r>
 800af54:	4607      	mov	r7, r0
 800af56:	2800      	cmp	r0, #0
 800af58:	d0ec      	beq.n	800af34 <_realloc_r+0x1c>
 800af5a:	42b5      	cmp	r5, r6
 800af5c:	462a      	mov	r2, r5
 800af5e:	4621      	mov	r1, r4
 800af60:	bf28      	it	cs
 800af62:	4632      	movcs	r2, r6
 800af64:	f000 f84a 	bl	800affc <memcpy>
 800af68:	4621      	mov	r1, r4
 800af6a:	4640      	mov	r0, r8
 800af6c:	f000 f854 	bl	800b018 <_free_r>
 800af70:	463c      	mov	r4, r7
 800af72:	e7e0      	b.n	800af36 <_realloc_r+0x1e>

0800af74 <memset>:
 800af74:	4402      	add	r2, r0
 800af76:	4603      	mov	r3, r0
 800af78:	4293      	cmp	r3, r2
 800af7a:	d100      	bne.n	800af7e <memset+0xa>
 800af7c:	4770      	bx	lr
 800af7e:	f803 1b01 	strb.w	r1, [r3], #1
 800af82:	e7f9      	b.n	800af78 <memset+0x4>

0800af84 <_sbrk_r>:
 800af84:	b538      	push	{r3, r4, r5, lr}
 800af86:	4d06      	ldr	r5, [pc, #24]	@ (800afa0 <_sbrk_r+0x1c>)
 800af88:	2300      	movs	r3, #0
 800af8a:	4604      	mov	r4, r0
 800af8c:	4608      	mov	r0, r1
 800af8e:	602b      	str	r3, [r5, #0]
 800af90:	f7f7 fad6 	bl	8002540 <_sbrk>
 800af94:	1c43      	adds	r3, r0, #1
 800af96:	d102      	bne.n	800af9e <_sbrk_r+0x1a>
 800af98:	682b      	ldr	r3, [r5, #0]
 800af9a:	b103      	cbz	r3, 800af9e <_sbrk_r+0x1a>
 800af9c:	6023      	str	r3, [r4, #0]
 800af9e:	bd38      	pop	{r3, r4, r5, pc}
 800afa0:	200006ec 	.word	0x200006ec

0800afa4 <__errno>:
 800afa4:	4b01      	ldr	r3, [pc, #4]	@ (800afac <__errno+0x8>)
 800afa6:	6818      	ldr	r0, [r3, #0]
 800afa8:	4770      	bx	lr
 800afaa:	bf00      	nop
 800afac:	20000018 	.word	0x20000018

0800afb0 <__libc_init_array>:
 800afb0:	b570      	push	{r4, r5, r6, lr}
 800afb2:	4d0d      	ldr	r5, [pc, #52]	@ (800afe8 <__libc_init_array+0x38>)
 800afb4:	4c0d      	ldr	r4, [pc, #52]	@ (800afec <__libc_init_array+0x3c>)
 800afb6:	1b64      	subs	r4, r4, r5
 800afb8:	10a4      	asrs	r4, r4, #2
 800afba:	2600      	movs	r6, #0
 800afbc:	42a6      	cmp	r6, r4
 800afbe:	d109      	bne.n	800afd4 <__libc_init_array+0x24>
 800afc0:	4d0b      	ldr	r5, [pc, #44]	@ (800aff0 <__libc_init_array+0x40>)
 800afc2:	4c0c      	ldr	r4, [pc, #48]	@ (800aff4 <__libc_init_array+0x44>)
 800afc4:	f000 f87a 	bl	800b0bc <_init>
 800afc8:	1b64      	subs	r4, r4, r5
 800afca:	10a4      	asrs	r4, r4, #2
 800afcc:	2600      	movs	r6, #0
 800afce:	42a6      	cmp	r6, r4
 800afd0:	d105      	bne.n	800afde <__libc_init_array+0x2e>
 800afd2:	bd70      	pop	{r4, r5, r6, pc}
 800afd4:	f855 3b04 	ldr.w	r3, [r5], #4
 800afd8:	4798      	blx	r3
 800afda:	3601      	adds	r6, #1
 800afdc:	e7ee      	b.n	800afbc <__libc_init_array+0xc>
 800afde:	f855 3b04 	ldr.w	r3, [r5], #4
 800afe2:	4798      	blx	r3
 800afe4:	3601      	adds	r6, #1
 800afe6:	e7f2      	b.n	800afce <__libc_init_array+0x1e>
 800afe8:	0800bf78 	.word	0x0800bf78
 800afec:	0800bf78 	.word	0x0800bf78
 800aff0:	0800bf78 	.word	0x0800bf78
 800aff4:	0800bf7c 	.word	0x0800bf7c

0800aff8 <__retarget_lock_acquire_recursive>:
 800aff8:	4770      	bx	lr

0800affa <__retarget_lock_release_recursive>:
 800affa:	4770      	bx	lr

0800affc <memcpy>:
 800affc:	440a      	add	r2, r1
 800affe:	4291      	cmp	r1, r2
 800b000:	f100 33ff 	add.w	r3, r0, #4294967295
 800b004:	d100      	bne.n	800b008 <memcpy+0xc>
 800b006:	4770      	bx	lr
 800b008:	b510      	push	{r4, lr}
 800b00a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b00e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b012:	4291      	cmp	r1, r2
 800b014:	d1f9      	bne.n	800b00a <memcpy+0xe>
 800b016:	bd10      	pop	{r4, pc}

0800b018 <_free_r>:
 800b018:	b538      	push	{r3, r4, r5, lr}
 800b01a:	4605      	mov	r5, r0
 800b01c:	2900      	cmp	r1, #0
 800b01e:	d041      	beq.n	800b0a4 <_free_r+0x8c>
 800b020:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b024:	1f0c      	subs	r4, r1, #4
 800b026:	2b00      	cmp	r3, #0
 800b028:	bfb8      	it	lt
 800b02a:	18e4      	addlt	r4, r4, r3
 800b02c:	f7ff ff60 	bl	800aef0 <__malloc_lock>
 800b030:	4a1d      	ldr	r2, [pc, #116]	@ (800b0a8 <_free_r+0x90>)
 800b032:	6813      	ldr	r3, [r2, #0]
 800b034:	b933      	cbnz	r3, 800b044 <_free_r+0x2c>
 800b036:	6063      	str	r3, [r4, #4]
 800b038:	6014      	str	r4, [r2, #0]
 800b03a:	4628      	mov	r0, r5
 800b03c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b040:	f7ff bf5c 	b.w	800aefc <__malloc_unlock>
 800b044:	42a3      	cmp	r3, r4
 800b046:	d908      	bls.n	800b05a <_free_r+0x42>
 800b048:	6820      	ldr	r0, [r4, #0]
 800b04a:	1821      	adds	r1, r4, r0
 800b04c:	428b      	cmp	r3, r1
 800b04e:	bf01      	itttt	eq
 800b050:	6819      	ldreq	r1, [r3, #0]
 800b052:	685b      	ldreq	r3, [r3, #4]
 800b054:	1809      	addeq	r1, r1, r0
 800b056:	6021      	streq	r1, [r4, #0]
 800b058:	e7ed      	b.n	800b036 <_free_r+0x1e>
 800b05a:	461a      	mov	r2, r3
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	b10b      	cbz	r3, 800b064 <_free_r+0x4c>
 800b060:	42a3      	cmp	r3, r4
 800b062:	d9fa      	bls.n	800b05a <_free_r+0x42>
 800b064:	6811      	ldr	r1, [r2, #0]
 800b066:	1850      	adds	r0, r2, r1
 800b068:	42a0      	cmp	r0, r4
 800b06a:	d10b      	bne.n	800b084 <_free_r+0x6c>
 800b06c:	6820      	ldr	r0, [r4, #0]
 800b06e:	4401      	add	r1, r0
 800b070:	1850      	adds	r0, r2, r1
 800b072:	4283      	cmp	r3, r0
 800b074:	6011      	str	r1, [r2, #0]
 800b076:	d1e0      	bne.n	800b03a <_free_r+0x22>
 800b078:	6818      	ldr	r0, [r3, #0]
 800b07a:	685b      	ldr	r3, [r3, #4]
 800b07c:	6053      	str	r3, [r2, #4]
 800b07e:	4408      	add	r0, r1
 800b080:	6010      	str	r0, [r2, #0]
 800b082:	e7da      	b.n	800b03a <_free_r+0x22>
 800b084:	d902      	bls.n	800b08c <_free_r+0x74>
 800b086:	230c      	movs	r3, #12
 800b088:	602b      	str	r3, [r5, #0]
 800b08a:	e7d6      	b.n	800b03a <_free_r+0x22>
 800b08c:	6820      	ldr	r0, [r4, #0]
 800b08e:	1821      	adds	r1, r4, r0
 800b090:	428b      	cmp	r3, r1
 800b092:	bf04      	itt	eq
 800b094:	6819      	ldreq	r1, [r3, #0]
 800b096:	685b      	ldreq	r3, [r3, #4]
 800b098:	6063      	str	r3, [r4, #4]
 800b09a:	bf04      	itt	eq
 800b09c:	1809      	addeq	r1, r1, r0
 800b09e:	6021      	streq	r1, [r4, #0]
 800b0a0:	6054      	str	r4, [r2, #4]
 800b0a2:	e7ca      	b.n	800b03a <_free_r+0x22>
 800b0a4:	bd38      	pop	{r3, r4, r5, pc}
 800b0a6:	bf00      	nop
 800b0a8:	200005b0 	.word	0x200005b0

0800b0ac <_malloc_usable_size_r>:
 800b0ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0b0:	1f18      	subs	r0, r3, #4
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	bfbc      	itt	lt
 800b0b6:	580b      	ldrlt	r3, [r1, r0]
 800b0b8:	18c0      	addlt	r0, r0, r3
 800b0ba:	4770      	bx	lr

0800b0bc <_init>:
 800b0bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0be:	bf00      	nop
 800b0c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0c2:	bc08      	pop	{r3}
 800b0c4:	469e      	mov	lr, r3
 800b0c6:	4770      	bx	lr

0800b0c8 <_fini>:
 800b0c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ca:	bf00      	nop
 800b0cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0ce:	bc08      	pop	{r3}
 800b0d0:	469e      	mov	lr, r3
 800b0d2:	4770      	bx	lr
