module 2d_fft96 (input         clock            ,
                 input         reset            ,
                 input  [31:0] io_in_0_Re       ,
                 input  [31:0] io_in_0_Im       ,
                 input  [31:0] io_in_1_Re       ,
                 input  [31:0] io_in_1_Im       ,
                 input  [31:0] io_in_2_Re       ,
                 input  [31:0] io_in_2_Im       ,
                 input  [31:0] io_in_3_Re       ,
                 input  [31:0] io_in_3_Im       ,
                 input  [31:0] io_in_4_Re       ,
                 input  [31:0] io_in_4_Im       ,
                 input  [31:0] io_in_5_Re       ,
                 input  [31:0] io_in_5_Im       ,
                 input  [31:0] io_in_6_Re       ,
                 input  [31:0] io_in_6_Im       ,
                 input  [31:0] io_in_7_Re       ,
                 input  [31:0] io_in_7_Im       ,
                 input  [31:0] io_in_8_Re       ,
                 input  [31:0] io_in_8_Im       ,
                 input  [31:0] io_in_9_Re       ,
                 input  [31:0] io_in_9_Im       ,
                 input  [31:0] io_in_10_Re      ,
                 input  [31:0] io_in_10_Im      ,
                 input  [31:0] io_in_11_Re      ,
                 input  [31:0] io_in_11_Im      ,
                 input  [31:0] io_in_12_Re      ,
                 input  [31:0] io_in_12_Im      ,
                 input  [31:0] io_in_13_Re      ,
                 input  [31:0] io_in_13_Im      ,
                 input  [31:0] io_in_14_Re      ,
                 input  [31:0] io_in_14_Im      ,
                 input  [31:0] io_in_15_Re      ,
                 input  [31:0] io_in_15_Im      ,
                 input  [31:0] io_in_16_Re      ,
                 input  [31:0] io_in_16_Im      ,
                 input  [31:0] io_in_17_Re      ,
                 input  [31:0] io_in_17_Im      ,
                 input  [31:0] io_in_18_Re      ,
                 input  [31:0] io_in_18_Im      ,
                 input  [31:0] io_in_19_Re      ,
                 input  [31:0] io_in_19_Im      ,
                 input  [31:0] io_in_20_Re      ,
                 input  [31:0] io_in_20_Im      ,
                 input  [31:0] io_in_21_Re      ,
                 input  [31:0] io_in_21_Im      ,
                 input  [31:0] io_in_22_Re      ,
                 input  [31:0] io_in_22_Im      ,
                 input  [31:0] io_in_23_Re      ,
                 input  [31:0] io_in_23_Im      ,
                 input  [31:0] io_in_24_Re      ,
                 input  [31:0] io_in_24_Im      ,
                 input  [31:0] io_in_25_Re      ,
                 input  [31:0] io_in_25_Im      ,
                 input  [31:0] io_in_26_Re      ,
                 input  [31:0] io_in_26_Im      ,
                 input  [31:0] io_in_27_Re      ,
                 input  [31:0] io_in_27_Im      ,
                 input  [31:0] io_in_28_Re      ,
                 input  [31:0] io_in_28_Im      ,
                 input  [31:0] io_in_29_Re      ,
                 input  [31:0] io_in_29_Im      ,
                 input  [31:0] io_in_30_Re      ,
                 input  [31:0] io_in_30_Im      ,
                 input  [31:0] io_in_31_Re      ,
                 input  [31:0] io_in_31_Im      ,
                 input  [31:0] io_in_32_Re      ,
                 input  [31:0] io_in_32_Im      ,
                 input  [31:0] io_in_33_Re      ,
                 input  [31:0] io_in_33_Im      ,
                 input  [31:0] io_in_34_Re      ,
                 input  [31:0] io_in_34_Im      ,
                 input  [31:0] io_in_35_Re      ,
                 input  [31:0] io_in_35_Im      ,
                 input  [31:0] io_in_36_Re      ,
                 input  [31:0] io_in_36_Im      ,
                 input  [31:0] io_in_37_Re      ,
                 input  [31:0] io_in_37_Im      ,
                 input  [31:0] io_in_38_Re      ,
                 input  [31:0] io_in_38_Im      ,
                 input  [31:0] io_in_39_Re      ,
                 input  [31:0] io_in_39_Im      ,
                 input  [31:0] io_in_40_Re      ,
                 input  [31:0] io_in_40_Im      ,
                 input  [31:0] io_in_41_Re      ,
                 input  [31:0] io_in_41_Im      ,
                 input  [31:0] io_in_42_Re      ,
                 input  [31:0] io_in_42_Im      ,
                 input  [31:0] io_in_43_Re      ,
                 input  [31:0] io_in_43_Im      ,
                 input  [31:0] io_in_44_Re      ,
                 input  [31:0] io_in_44_Im      ,
                 input  [31:0] io_in_45_Re      ,
                 input  [31:0] io_in_45_Im      ,
                 input  [31:0] io_in_46_Re      ,
                 input  [31:0] io_in_46_Im      ,
                 input  [31:0] io_in_47_Re      ,
                 input  [31:0] io_in_47_Im      ,
                 input  [31:0] io_in_48_Re      ,
                 input  [31:0] io_in_48_Im      ,
                 input  [31:0] io_in_49_Re      ,
                 input  [31:0] io_in_49_Im      ,
                 input  [31:0] io_in_50_Re      ,
                 input  [31:0] io_in_50_Im      ,
                 input  [31:0] io_in_51_Re      ,
                 input  [31:0] io_in_51_Im      ,
                 input  [31:0] io_in_52_Re      ,
                 input  [31:0] io_in_52_Im      ,
                 input  [31:0] io_in_53_Re      ,
                 input  [31:0] io_in_53_Im      ,
                 input  [31:0] io_in_54_Re      ,
                 input  [31:0] io_in_54_Im      ,
                 input  [31:0] io_in_55_Re      ,
                 input  [31:0] io_in_55_Im      ,
                 input  [31:0] io_in_56_Re      ,
                 input  [31:0] io_in_56_Im      ,
                 input  [31:0] io_in_57_Re      ,
                 input  [31:0] io_in_57_Im      ,
                 input  [31:0] io_in_58_Re      ,
                 input  [31:0] io_in_58_Im      ,
                 input  [31:0] io_in_59_Re      ,
                 input  [31:0] io_in_59_Im      ,
                 input  [31:0] io_in_60_Re      ,
                 input  [31:0] io_in_60_Im      ,
                 input  [31:0] io_in_61_Re      ,
                 input  [31:0] io_in_61_Im      ,
                 input  [31:0] io_in_62_Re      ,
                 input  [31:0] io_in_62_Im      ,
                 input  [31:0] io_in_63_Re      ,
                 input  [31:0] io_in_63_Im      ,
                 input  [31:0] io_in_64_Re      ,
                 input  [31:0] io_in_64_Im      ,
                 input  [31:0] io_in_65_Re      ,
                 input  [31:0] io_in_65_Im      ,
                 input  [31:0] io_in_66_Re      ,
                 input  [31:0] io_in_66_Im      ,
                 input  [31:0] io_in_67_Re      ,
                 input  [31:0] io_in_67_Im      ,
                 input  [31:0] io_in_68_Re      ,
                 input  [31:0] io_in_68_Im      ,
                 input  [31:0] io_in_69_Re      ,
                 input  [31:0] io_in_69_Im      ,
                 input  [31:0] io_in_70_Re      ,
                 input  [31:0] io_in_70_Im      ,
                 input  [31:0] io_in_71_Re      ,
                 input  [31:0] io_in_71_Im      ,
                 input  [31:0] io_in_72_Re      ,
                 input  [31:0] io_in_72_Im      ,
                 input  [31:0] io_in_73_Re      ,
                 input  [31:0] io_in_73_Im      ,
                 input  [31:0] io_in_74_Re      ,
                 input  [31:0] io_in_74_Im      ,
                 input  [31:0] io_in_75_Re      ,
                 input  [31:0] io_in_75_Im      ,
                 input  [31:0] io_in_76_Re      ,
                 input  [31:0] io_in_76_Im      ,
                 input  [31:0] io_in_77_Re      ,
                 input  [31:0] io_in_77_Im      ,
                 input  [31:0] io_in_78_Re      ,
                 input  [31:0] io_in_78_Im      ,
                 input  [31:0] io_in_79_Re      ,
                 input  [31:0] io_in_79_Im      ,
                 input  [31:0] io_in_80_Re      ,
                 input  [31:0] io_in_80_Im      ,
                 input  [31:0] io_in_81_Re      ,
                 input  [31:0] io_in_81_Im      ,
                 input  [31:0] io_in_82_Re      ,
                 input  [31:0] io_in_82_Im      ,
                 input  [31:0] io_in_83_Re      ,
                 input  [31:0] io_in_83_Im      ,
                 input  [31:0] io_in_84_Re      ,
                 input  [31:0] io_in_84_Im      ,
                 input  [31:0] io_in_85_Re      ,
                 input  [31:0] io_in_85_Im      ,
                 input  [31:0] io_in_86_Re      ,
                 input  [31:0] io_in_86_Im      ,
                 input  [31:0] io_in_87_Re      ,
                 input  [31:0] io_in_87_Im      ,
                 input  [31:0] io_in_88_Re      ,
                 input  [31:0] io_in_88_Im      ,
                 input  [31:0] io_in_89_Re      ,
                 input  [31:0] io_in_89_Im      ,
                 input  [31:0] io_in_90_Re      ,
                 input  [31:0] io_in_90_Im      ,
                 input  [31:0] io_in_91_Re      ,
                 input  [31:0] io_in_91_Im      ,
                 input  [31:0] io_in_92_Re      ,
                 input  [31:0] io_in_92_Im      ,
                 input  [31:0] io_in_93_Re      ,
                 input  [31:0] io_in_93_Im      ,
                 input  [31:0] io_in_94_Re      ,
                 input  [31:0] io_in_94_Im      ,
                 input  [31:0] io_in_95_Re      ,
                 input  [31:0] io_in_95_Im      ,
                 input         io_in_ready      ,
                 output        io_out_validate  ,
                 output        io_out_fiish     ,
                 output [31:0] io_out_0_Re      ,
                 output [31:0] io_out_0_Im      ,
                 output [31:0] io_out_1_Re      ,
                 output [31:0] io_out_1_Im      ,
                 output [31:0] io_out_2_Re      ,
                 output [31:0] io_out_2_Im      ,
                 output [31:0] io_out_3_Re      ,
                 output [31:0] io_out_3_Im      ,
                 output [31:0] io_out_4_Re      ,
                 output [31:0] io_out_4_Im      ,
                 output [31:0] io_out_5_Re      ,
                 output [31:0] io_out_5_Im      ,
                 output [31:0] io_out_6_Re      ,
                 output [31:0] io_out_6_Im      ,
                 output [31:0] io_out_7_Re      ,
                 output [31:0] io_out_7_Im      ,
                 output [31:0] io_out_8_Re      ,
                 output [31:0] io_out_8_Im      ,
                 output [31:0] io_out_9_Re      ,
                 output [31:0] io_out_9_Im      ,
                 output [31:0] io_out_10_Re     ,
                 output [31:0] io_out_10_Im     ,
                 output [31:0] io_out_11_Re     ,
                 output [31:0] io_out_11_Im     ,
                 output [31:0] io_out_12_Re     ,
                 output [31:0] io_out_12_Im     ,
                 output [31:0] io_out_13_Re     ,
                 output [31:0] io_out_13_Im     ,
                 output [31:0] io_out_14_Re     ,
                 output [31:0] io_out_14_Im     ,
                 output [31:0] io_out_15_Re     ,
                 output [31:0] io_out_15_Im     ,
                 output [31:0] io_out_16_Re     ,
                 output [31:0] io_out_16_Im     ,
                 output [31:0] io_out_17_Re     ,
                 output [31:0] io_out_17_Im     ,
                 output [31:0] io_out_18_Re     ,
                 output [31:0] io_out_18_Im     ,
                 output [31:0] io_out_19_Re     ,
                 output [31:0] io_out_19_Im     ,
                 output [31:0] io_out_20_Re     ,
                 output [31:0] io_out_20_Im     ,
                 output [31:0] io_out_21_Re     ,
                 output [31:0] io_out_21_Im     ,
                 output [31:0] io_out_22_Re     ,
                 output [31:0] io_out_22_Im     ,
                 output [31:0] io_out_23_Re     ,
                 output [31:0] io_out_23_Im     ,
                 output [31:0] io_out_24_Re     ,
                 output [31:0] io_out_24_Im     ,
                 output [31:0] io_out_25_Re     ,
                 output [31:0] io_out_25_Im     ,
                 output [31:0] io_out_26_Re     ,
                 output [31:0] io_out_26_Im     ,
                 output [31:0] io_out_27_Re     ,
                 output [31:0] io_out_27_Im     ,
                 output [31:0] io_out_28_Re     ,
                 output [31:0] io_out_28_Im     ,
                 output [31:0] io_out_29_Re     ,
                 output [31:0] io_out_29_Im     ,
                 output [31:0] io_out_30_Re     ,
                 output [31:0] io_out_30_Im     ,
                 output [31:0] io_out_31_Re     ,
                 output [31:0] io_out_31_Im     ,
                 output [31:0] io_out_32_Re     ,
                 output [31:0] io_out_32_Im     ,
                 output [31:0] io_out_33_Re     ,
                 output [31:0] io_out_33_Im     ,
                 output [31:0] io_out_34_Re     ,
                 output [31:0] io_out_34_Im     ,
                 output [31:0] io_out_35_Re     ,
                 output [31:0] io_out_35_Im     ,
                 output [31:0] io_out_36_Re     ,
                 output [31:0] io_out_36_Im     ,
                 output [31:0] io_out_37_Re     ,
                 output [31:0] io_out_37_Im     ,
                 output [31:0] io_out_38_Re     ,
                 output [31:0] io_out_38_Im     ,
                 output [31:0] io_out_39_Re     ,
                 output [31:0] io_out_39_Im     ,
                 output [31:0] io_out_40_Re     ,
                 output [31:0] io_out_40_Im     ,
                 output [31:0] io_out_41_Re     ,
                 output [31:0] io_out_41_Im     ,
                 output [31:0] io_out_42_Re     ,
                 output [31:0] io_out_42_Im     ,
                 output [31:0] io_out_43_Re     ,
                 output [31:0] io_out_43_Im     ,
                 output [31:0] io_out_44_Re     ,
                 output [31:0] io_out_44_Im     ,
                 output [31:0] io_out_45_Re     ,
                 output [31:0] io_out_45_Im     ,
                 output [31:0] io_out_46_Re     ,
                 output [31:0] io_out_46_Im     ,
                 output [31:0] io_out_47_Re     ,
                 output [31:0] io_out_47_Im     ,
                 output [31:0] io_out_48_Re     ,
                 output [31:0] io_out_48_Im     ,
                 output [31:0] io_out_49_Re     ,
                 output [31:0] io_out_49_Im     ,
                 output [31:0] io_out_50_Re     ,
                 output [31:0] io_out_50_Im     ,
                 output [31:0] io_out_51_Re     ,
                 output [31:0] io_out_51_Im     ,
                 output [31:0] io_out_52_Re     ,
                 output [31:0] io_out_52_Im     ,
                 output [31:0] io_out_53_Re     ,
                 output [31:0] io_out_53_Im     ,
                 output [31:0] io_out_54_Re     ,
                 output [31:0] io_out_54_Im     ,
                 output [31:0] io_out_55_Re     ,
                 output [31:0] io_out_55_Im     ,
                 output [31:0] io_out_56_Re     ,
                 output [31:0] io_out_56_Im     ,
                 output [31:0] io_out_57_Re     ,
                 output [31:0] io_out_57_Im     ,
                 output [31:0] io_out_58_Re     ,
                 output [31:0] io_out_58_Im     ,
                 output [31:0] io_out_59_Re     ,
                 output [31:0] io_out_59_Im     ,
                 output [31:0] io_out_60_Re     ,
                 output [31:0] io_out_60_Im     ,
                 output [31:0] io_out_61_Re     ,
                 output [31:0] io_out_61_Im     ,
                 output [31:0] io_out_62_Re     ,
                 output [31:0] io_out_62_Im     ,
                 output [31:0] io_out_63_Re     ,
                 output [31:0] io_out_63_Im     ,
                 output [31:0] io_out_64_Re     ,
                 output [31:0] io_out_64_Im     ,
                 output [31:0] io_out_65_Re     ,
                 output [31:0] io_out_65_Im     ,
                 output [31:0] io_out_66_Re     ,
                 output [31:0] io_out_66_Im     ,
                 output [31:0] io_out_67_Re     ,
                 output [31:0] io_out_67_Im     ,
                 output [31:0] io_out_68_Re     ,
                 output [31:0] io_out_68_Im     ,
                 output [31:0] io_out_69_Re     ,
                 output [31:0] io_out_69_Im     ,
                 output [31:0] io_out_70_Re     ,
                 output [31:0] io_out_70_Im     ,
                 output [31:0] io_out_71_Re     ,
                 output [31:0] io_out_71_Im     ,
                 output [31:0] io_out_72_Re     ,
                 output [31:0] io_out_72_Im     ,
                 output [31:0] io_out_73_Re     ,
                 output [31:0] io_out_73_Im     ,
                 output [31:0] io_out_74_Re     ,
                 output [31:0] io_out_74_Im     ,
                 output [31:0] io_out_75_Re     ,
                 output [31:0] io_out_75_Im     ,
                 output [31:0] io_out_76_Re     ,
                 output [31:0] io_out_76_Im     ,
                 output [31:0] io_out_77_Re     ,
                 output [31:0] io_out_77_Im     ,
                 output [31:0] io_out_78_Re     ,
                 output [31:0] io_out_78_Im     ,
                 output [31:0] io_out_79_Re     ,
                 output [31:0] io_out_79_Im     ,
                 output [31:0] io_out_80_Re     ,
                 output [31:0] io_out_80_Im     ,
                 output [31:0] io_out_81_Re     ,
                 output [31:0] io_out_81_Im     ,
                 output [31:0] io_out_82_Re     ,
                 output [31:0] io_out_82_Im     ,
                 output [31:0] io_out_83_Re     ,
                 output [31:0] io_out_83_Im     ,
                 output [31:0] io_out_84_Re     ,
                 output [31:0] io_out_84_Im     ,
                 output [31:0] io_out_85_Re     ,
                 output [31:0] io_out_85_Im     ,
                 output [31:0] io_out_86_Re     ,
                 output [31:0] io_out_86_Im     ,
                 output [31:0] io_out_87_Re     ,
                 output [31:0] io_out_87_Im     ,
                 output [31:0] io_out_88_Re     ,
                 output [31:0] io_out_88_Im     ,
                 output [31:0] io_out_89_Re     ,
                 output [31:0] io_out_89_Im     ,
                 output [31:0] io_out_90_Re     ,
                 output [31:0] io_out_90_Im     ,
                 output [31:0] io_out_91_Re     ,
                 output [31:0] io_out_91_Im     ,
                 output [31:0] io_out_92_Re     ,
                 output [31:0] io_out_92_Im     ,
                 output [31:0] io_out_93_Re     ,
                 output [31:0] io_out_93_Im     ,
                 output [31:0] io_out_94_Re     ,
                 output [31:0] io_out_94_Im     ,
                 output [31:0] io_out_95_Re     ,
                 output [31:0] io_out_95_Im     );    

//**************************************************
//------------- FSM Controller ---------------------
//**************************************************
parameter INIT=2'h0;
parameter STA1=2'h1;
parameter STA2=2'h2;
//-------counter design ---------
wire cnt_en;
wire [6:0] nxt_cnt;
wire [6:0] cnt    ;
assign cnt_en = ((cur_state==STA1) | (cur_state==STA2)); 
assign nxt_cnt = (cnt==7'd113) ? 7'd0 : 
	                       cnt_en ? (cnt+7'd1) : cnt; 
always @(posedge clock, posedge reset) begin
  if(reset) begin
    cnt=7'h0    ;
  end else if(cnt_en) begin
    cnt<=nxt_cnt;
  end
end

wire [1:0] nxt_state;
reg  [1:0] cur_state;
always (cur_state, reset, io_in_ready, io_out_finish) begin
  if(reset) begin
    nxt_state = INIT; 
  end else begin
    case (cur_state)
      INIT: if (io_in_ready) begin
	      nxt_state = STA1;
            end else begin
	      nxt_state = INIT;
            end
      STA1: if (io_out_finish) begin
	      nxt_state = STA2;
            end else begin
	      nxt_state = STA1;
            end
      STA2: if (io_out_finish) begin
	        nxt_state = INIT;
            end else begin
	        nxt_state = STA2;
            end
      default: nxt_state=INIT;
  end
end

always @(posedge clock, posedge reset) begin
  if(reset) begin
    cur_state = INI          ;
  end else begin
    cur_state = nxt_state    ;
  end
end

assign io_out_validate = (cnt>7'd17)  ;  
assign io_out_finish   = (cnt==7'd113);  
always @(posedge clock, posedge reset) begin
  if(reset) begin
    cur_state = INI          ;
  end else begin
    cur_state = nxt_state    ;
  end
end

assign io_out_finish = (cur_state==STA2) & (cnt==7'd113);

//**************************************************
//------------- Buffer -----------------------------
//**************************************************
reg [63:0] mem[96*96-1:0]
reg  [7:0] mem_addr;

wire mem_wr = (cur_state==STA1) & (io_out_validate);
wire mem_rd = (cur_state==STA2) & (io_in_ready)    ;

wire [7:0] nxt_mem_addr = (cur_state==INIT) ? 8'h0 : 
	                     (mem_wr | mem_rd) ? mem_addr+8'h1 : mem_addr;
always @(posedge clock, posedge reset) begin
  if(reset) begin
    mem_addr <= 8'h0        ;
  end else begin
    mem_addr <= nxt_mem_addr;
  end 
end 

assign mem[mem_addr*96+9216'd0] = mem_wr ? {fft96_out_0_Re,fft96_out_0_Im} : 64'h0;
assign mem[mem_addr*96+9216'd1] = mem_wr ? {fft96_out_1_Re,fft96_out_1_Im} : 64'h0;
assign mem[mem_addr*96+9216'd2] = mem_wr ? {fft96_out_2_Re,fft96_out_2_Im} : 64'h0;
assign mem[mem_addr*96+9216'd3] = mem_wr ? {fft96_out_3_Re,fft96_out_3_Im} : 64'h0;
assign mem[mem_addr*96+9216'd4] = mem_wr ? {fft96_out_4_Re,fft96_out_4_Im} : 64'h0;
assign mem[mem_addr*96+9216'd5] = mem_wr ? {fft96_out_5_Re,fft96_out_5_Im} : 64'h0;
assign mem[mem_addr*96+9216'd6] = mem_wr ? {fft96_out_6_Re,fft96_out_6_Im} : 64'h0;
assign mem[mem_addr*96+9216'd7] = mem_wr ? {fft96_out_7_Re,fft96_out_7_Im} : 64'h0;
assign mem[mem_addr*96+9216'd8] = mem_wr ? {fft96_out_8_Re,fft96_out_8_Im} : 64'h0;
assign mem[mem_addr*96+9216'd9] = mem_wr ? {fft96_out_9_Re,fft96_out_9_Im} : 64'h0;
assign mem[mem_addr*96+9216'd10] = mem_wr ? {fft96_out_0_Re,fft96_out_10_Im} : 64'h0;
assign mem[mem_addr*96+9216'd11] = mem_wr ? {fft96_out_1_Re,fft96_out_11_Im} : 64'h0;
assign mem[mem_addr*96+9216'd12] = mem_wr ? {fft96_out_2_Re,fft96_out_12_Im} : 64'h0;
assign mem[mem_addr*96+9216'd13] = mem_wr ? {fft96_out_3_Re,fft96_out_13_Im} : 64'h0;
assign mem[mem_addr*96+9216'd14] = mem_wr ? {fft96_out_4_Re,fft96_out_14_Im} : 64'h0;
assign mem[mem_addr*96+9216'd15] = mem_wr ? {fft96_out_5_Re,fft96_out_15_Im} : 64'h0;
assign mem[mem_addr*96+9216'd16] = mem_wr ? {fft96_out_6_Re,fft96_out_16_Im} : 64'h0;
assign mem[mem_addr*96+9216'd17] = mem_wr ? {fft96_out_7_Re,fft96_out_17_Im} : 64'h0;
assign mem[mem_addr*96+9216'd18] = mem_wr ? {fft96_out_8_Re,fft96_out_18_Im} : 64'h0;
assign mem[mem_addr*96+9216'd19] = mem_wr ? {fft96_out_9_Re,fft96_out_19_Im} : 64'h0;
assign mem[mem_addr*96+9216'd20] = mem_wr ? {fft96_out_0_Re,fft96_out_20_Im} : 64'h0;
assign mem[mem_addr*96+9216'd21] = mem_wr ? {fft96_out_1_Re,fft96_out_21_Im} : 64'h0;
assign mem[mem_addr*96+9216'd22] = mem_wr ? {fft96_out_2_Re,fft96_out_22_Im} : 64'h0;
assign mem[mem_addr*96+9216'd23] = mem_wr ? {fft96_out_3_Re,fft96_out_23_Im} : 64'h0;
assign mem[mem_addr*96+9216'd24] = mem_wr ? {fft96_out_4_Re,fft96_out_24_Im} : 64'h0;
assign mem[mem_addr*96+9216'd25] = mem_wr ? {fft96_out_5_Re,fft96_out_25_Im} : 64'h0;
assign mem[mem_addr*96+9216'd26] = mem_wr ? {fft96_out_6_Re,fft96_out_26_Im} : 64'h0;
assign mem[mem_addr*96+9216'd27] = mem_wr ? {fft96_out_7_Re,fft96_out_27_Im} : 64'h0;
assign mem[mem_addr*96+9216'd28] = mem_wr ? {fft96_out_8_Re,fft96_out_28_Im} : 64'h0;
assign mem[mem_addr*96+9216'd29] = mem_wr ? {fft96_out_9_Re,fft96_out_29_Im} : 64'h0;
assign mem[mem_addr*96+9216'd30] = mem_wr ? {fft96_out_0_Re,fft96_out_30_Im} : 64'h0;
assign mem[mem_addr*96+9216'd31] = mem_wr ? {fft96_out_1_Re,fft96_out_31_Im} : 64'h0;
assign mem[mem_addr*96+9216'd32] = mem_wr ? {fft96_out_2_Re,fft96_out_32_Im} : 64'h0;
assign mem[mem_addr*96+9216'd33] = mem_wr ? {fft96_out_3_Re,fft96_out_33_Im} : 64'h0;
assign mem[mem_addr*96+9216'd34] = mem_wr ? {fft96_out_4_Re,fft96_out_34_Im} : 64'h0;
assign mem[mem_addr*96+9216'd35] = mem_wr ? {fft96_out_5_Re,fft96_out_35_Im} : 64'h0;
assign mem[mem_addr*96+9216'd36] = mem_wr ? {fft96_out_6_Re,fft96_out_36_Im} : 64'h0;
assign mem[mem_addr*96+9216'd37] = mem_wr ? {fft96_out_7_Re,fft96_out_37_Im} : 64'h0;
assign mem[mem_addr*96+9216'd38] = mem_wr ? {fft96_out_8_Re,fft96_out_38_Im} : 64'h0;
assign mem[mem_addr*96+9216'd39] = mem_wr ? {fft96_out_9_Re,fft96_out_39_Im} : 64'h0;
assign mem[mem_addr*96+9216'd40] = mem_wr ? {fft96_out_0_Re,fft96_out_40_Im} : 64'h0;
assign mem[mem_addr*96+9216'd41] = mem_wr ? {fft96_out_1_Re,fft96_out_41_Im} : 64'h0;
assign mem[mem_addr*96+9216'd42] = mem_wr ? {fft96_out_2_Re,fft96_out_42_Im} : 64'h0;
assign mem[mem_addr*96+9216'd43] = mem_wr ? {fft96_out_3_Re,fft96_out_43_Im} : 64'h0;
assign mem[mem_addr*96+9216'd44] = mem_wr ? {fft96_out_4_Re,fft96_out_44_Im} : 64'h0;
assign mem[mem_addr*96+9216'd45] = mem_wr ? {fft96_out_5_Re,fft96_out_45_Im} : 64'h0;
assign mem[mem_addr*96+9216'd46] = mem_wr ? {fft96_out_6_Re,fft96_out_46_Im} : 64'h0;
assign mem[mem_addr*96+9216'd47] = mem_wr ? {fft96_out_7_Re,fft96_out_47_Im} : 64'h0;
assign mem[mem_addr*96+9216'd48] = mem_wr ? {fft96_out_8_Re,fft96_out_48_Im} : 64'h0;
assign mem[mem_addr*96+9216'd49] = mem_wr ? {fft96_out_9_Re,fft96_out_49_Im} : 64'h0;
assign mem[mem_addr*96+9216'd50] = mem_wr ? {fft96_out_0_Re,fft96_out_50_Im} : 64'h0;
assign mem[mem_addr*96+9216'd51] = mem_wr ? {fft96_out_1_Re,fft96_out_51_Im} : 64'h0;
assign mem[mem_addr*96+9216'd52] = mem_wr ? {fft96_out_2_Re,fft96_out_52_Im} : 64'h0;
assign mem[mem_addr*96+9216'd53] = mem_wr ? {fft96_out_3_Re,fft96_out_53_Im} : 64'h0;
assign mem[mem_addr*96+9216'd54] = mem_wr ? {fft96_out_4_Re,fft96_out_54_Im} : 64'h0;
assign mem[mem_addr*96+9216'd55] = mem_wr ? {fft96_out_5_Re,fft96_out_55_Im} : 64'h0;
assign mem[mem_addr*96+9216'd56] = mem_wr ? {fft96_out_6_Re,fft96_out_56_Im} : 64'h0;
assign mem[mem_addr*96+9216'd57] = mem_wr ? {fft96_out_7_Re,fft96_out_57_Im} : 64'h0;
assign mem[mem_addr*96+9216'd58] = mem_wr ? {fft96_out_8_Re,fft96_out_58_Im} : 64'h0;
assign mem[mem_addr*96+9216'd59] = mem_wr ? {fft96_out_9_Re,fft96_out_59_Im} : 64'h0;
assign mem[mem_addr*96+9216'd60] = mem_wr ? {fft96_out_0_Re,fft96_out_60_Im} : 64'h0;
assign mem[mem_addr*96+9216'd61] = mem_wr ? {fft96_out_1_Re,fft96_out_61_Im} : 64'h0;
assign mem[mem_addr*96+9216'd62] = mem_wr ? {fft96_out_2_Re,fft96_out_62_Im} : 64'h0;
assign mem[mem_addr*96+9216'd63] = mem_wr ? {fft96_out_3_Re,fft96_out_63_Im} : 64'h0;
assign mem[mem_addr*96+9216'd64] = mem_wr ? {fft96_out_4_Re,fft96_out_64_Im} : 64'h0;
assign mem[mem_addr*96+9216'd65] = mem_wr ? {fft96_out_5_Re,fft96_out_65_Im} : 64'h0;
assign mem[mem_addr*96+9216'd66] = mem_wr ? {fft96_out_6_Re,fft96_out_66_Im} : 64'h0;
assign mem[mem_addr*96+9216'd67] = mem_wr ? {fft96_out_7_Re,fft96_out_67_Im} : 64'h0;
assign mem[mem_addr*96+9216'd68] = mem_wr ? {fft96_out_8_Re,fft96_out_68_Im} : 64'h0;
assign mem[mem_addr*96+9216'd69] = mem_wr ? {fft96_out_9_Re,fft96_out_69_Im} : 64'h0;
assign mem[mem_addr*96+9216'd70] = mem_wr ? {fft96_out_0_Re,fft96_out_70_Im} : 64'h0;
assign mem[mem_addr*96+9216'd71] = mem_wr ? {fft96_out_1_Re,fft96_out_71_Im} : 64'h0;
assign mem[mem_addr*96+9216'd72] = mem_wr ? {fft96_out_2_Re,fft96_out_72_Im} : 64'h0;
assign mem[mem_addr*96+9216'd73] = mem_wr ? {fft96_out_3_Re,fft96_out_73_Im} : 64'h0;
assign mem[mem_addr*96+9216'd74] = mem_wr ? {fft96_out_4_Re,fft96_out_74_Im} : 64'h0;
assign mem[mem_addr*96+9216'd75] = mem_wr ? {fft96_out_5_Re,fft96_out_75_Im} : 64'h0;
assign mem[mem_addr*96+9216'd76] = mem_wr ? {fft96_out_6_Re,fft96_out_76_Im} : 64'h0;
assign mem[mem_addr*96+9216'd77] = mem_wr ? {fft96_out_7_Re,fft96_out_77_Im} : 64'h0;
assign mem[mem_addr*96+9216'd78] = mem_wr ? {fft96_out_8_Re,fft96_out_78_Im} : 64'h0;
assign mem[mem_addr*96+9216'd79] = mem_wr ? {fft96_out_9_Re,fft96_out_79_Im} : 64'h0;
assign mem[mem_addr*96+9216'd80] = mem_wr ? {fft96_out_0_Re,fft96_out_80_Im} : 64'h0;
assign mem[mem_addr*96+9216'd81] = mem_wr ? {fft96_out_1_Re,fft96_out_81_Im} : 64'h0;
assign mem[mem_addr*96+9216'd82] = mem_wr ? {fft96_out_2_Re,fft96_out_82_Im} : 64'h0;
assign mem[mem_addr*96+9216'd83] = mem_wr ? {fft96_out_3_Re,fft96_out_83_Im} : 64'h0;
assign mem[mem_addr*96+9216'd84] = mem_wr ? {fft96_out_4_Re,fft96_out_84_Im} : 64'h0;
assign mem[mem_addr*96+9216'd85] = mem_wr ? {fft96_out_5_Re,fft96_out_85_Im} : 64'h0;
assign mem[mem_addr*96+9216'd86] = mem_wr ? {fft96_out_6_Re,fft96_out_86_Im} : 64'h0;
assign mem[mem_addr*96+9216'd87] = mem_wr ? {fft96_out_7_Re,fft96_out_87_Im} : 64'h0;
assign mem[mem_addr*96+9216'd88] = mem_wr ? {fft96_out_8_Re,fft96_out_88_Im} : 64'h0;
assign mem[mem_addr*96+9216'd89] = mem_wr ? {fft96_out_9_Re,fft96_out_89_Im} : 64'h0;
assign mem[mem_addr*96+9216'd90] = mem_wr ? {fft96_out_0_Re,fft96_out_90_Im} : 64'h0;
assign mem[mem_addr*96+9216'd91] = mem_wr ? {fft96_out_1_Re,fft96_out_91_Im} : 64'h0;
assign mem[mem_addr*96+9216'd92] = mem_wr ? {fft96_out_2_Re,fft96_out_92_Im} : 64'h0;
assign mem[mem_addr*96+9216'd93] = mem_wr ? {fft96_out_3_Re,fft96_out_93_Im} : 64'h0;
assign mem[mem_addr*96+9216'd94] = mem_wr ? {fft96_out_4_Re,fft96_out_94_Im} : 64'h0;
assign mem[mem_addr*96+9216'd95] = mem_wr ? {fft96_out_5_Re,fft96_out_95_Im} : 64'h0;

wire [63:0] mem_rddata0 = mem_rd ? mem[mem_addr*96+9216'd0 : 64'h0;
wire [63:0] mem_rddata1 = mem_rd ? mem[mem_addr*96+9216'd1 : 64'h0;
wire [63:0] mem_rddata2 = mem_rd ? mem[mem_addr*96+9216'd2 : 64'h0;
wire [63:0] mem_rddata3 = mem_rd ? mem[mem_addr*96+9216'd3 : 64'h0;
wire [63:0] mem_rddata4 = mem_rd ? mem[mem_addr*96+9216'd4 : 64'h0;
wire [63:0] mem_rddata5 = mem_rd ? mem[mem_addr*96+9216'd5 : 64'h0;
wire [63:0] mem_rddata6 = mem_rd ? mem[mem_addr*96+9216'd6 : 64'h0;
wire [63:0] mem_rddata7 = mem_rd ? mem[mem_addr*96+9216'd7 : 64'h0;
wire [63:0] mem_rddata8 = mem_rd ? mem[mem_addr*96+9216'd8 : 64'h0;
wire [63:0] mem_rddata9 = mem_rd ? mem[mem_addr*96+9216'd9 : 64'h0;
wire [63:0] mem_rddata10 = mem_rd ? mem[mem_addr*96+9216'd10 : 64'h0;
wire [63:0] mem_rddata11 = mem_rd ? mem[mem_addr*96+9216'd11 : 64'h0;
wire [63:0] mem_rddata12 = mem_rd ? mem[mem_addr*96+9216'd12 : 64'h0;
wire [63:0] mem_rddata13 = mem_rd ? mem[mem_addr*96+9216'd13 : 64'h0;
wire [63:0] mem_rddata14 = mem_rd ? mem[mem_addr*96+9216'd14 : 64'h0;
wire [63:0] mem_rddata15 = mem_rd ? mem[mem_addr*96+9216'd15 : 64'h0;
wire [63:0] mem_rddata16 = mem_rd ? mem[mem_addr*96+9216'd16 : 64'h0;
wire [63:0] mem_rddata17 = mem_rd ? mem[mem_addr*96+9216'd17 : 64'h0;
wire [63:0] mem_rddata18 = mem_rd ? mem[mem_addr*96+9216'd18 : 64'h0;
wire [63:0] mem_rddata19 = mem_rd ? mem[mem_addr*96+9216'd19 : 64'h0;
wire [63:0] mem_rddata20 = mem_rd ? mem[mem_addr*96+9216'd20 : 64'h0;
wire [63:0] mem_rddata21 = mem_rd ? mem[mem_addr*96+9216'd21 : 64'h0;
wire [63:0] mem_rddata22 = mem_rd ? mem[mem_addr*96+9216'd22 : 64'h0;
wire [63:0] mem_rddata23 = mem_rd ? mem[mem_addr*96+9216'd23 : 64'h0;
wire [63:0] mem_rddata24 = mem_rd ? mem[mem_addr*96+9216'd24 : 64'h0;
wire [63:0] mem_rddata25 = mem_rd ? mem[mem_addr*96+9216'd25 : 64'h0;
wire [63:0] mem_rddata26 = mem_rd ? mem[mem_addr*96+9216'd26 : 64'h0;
wire [63:0] mem_rddata27 = mem_rd ? mem[mem_addr*96+9216'd27 : 64'h0;
wire [63:0] mem_rddata28 = mem_rd ? mem[mem_addr*96+9216'd28 : 64'h0;
wire [63:0] mem_rddata29 = mem_rd ? mem[mem_addr*96+9216'd29 : 64'h0;
wire [63:0] mem_rddata30 = mem_rd ? mem[mem_addr*96+9216'd30 : 64'h0;
wire [63:0] mem_rddata31 = mem_rd ? mem[mem_addr*96+9216'd31 : 64'h0;
wire [63:0] mem_rddata32 = mem_rd ? mem[mem_addr*96+9216'd32 : 64'h0;
wire [63:0] mem_rddata33 = mem_rd ? mem[mem_addr*96+9216'd33 : 64'h0;
wire [63:0] mem_rddata34 = mem_rd ? mem[mem_addr*96+9216'd34 : 64'h0;
wire [63:0] mem_rddata35 = mem_rd ? mem[mem_addr*96+9216'd35 : 64'h0;
wire [63:0] mem_rddata36 = mem_rd ? mem[mem_addr*96+9216'd36 : 64'h0;
wire [63:0] mem_rddata37 = mem_rd ? mem[mem_addr*96+9216'd37 : 64'h0;
wire [63:0] mem_rddata38 = mem_rd ? mem[mem_addr*96+9216'd38 : 64'h0;
wire [63:0] mem_rddata39 = mem_rd ? mem[mem_addr*96+9216'd39 : 64'h0;
wire [63:0] mem_rddata40 = mem_rd ? mem[mem_addr*96+9216'd40 : 64'h0;
wire [63:0] mem_rddata41 = mem_rd ? mem[mem_addr*96+9216'd41 : 64'h0;
wire [63:0] mem_rddata42 = mem_rd ? mem[mem_addr*96+9216'd42 : 64'h0;
wire [63:0] mem_rddata43 = mem_rd ? mem[mem_addr*96+9216'd43 : 64'h0;
wire [63:0] mem_rddata44 = mem_rd ? mem[mem_addr*96+9216'd44 : 64'h0;
wire [63:0] mem_rddata45 = mem_rd ? mem[mem_addr*96+9216'd45 : 64'h0;
wire [63:0] mem_rddata46 = mem_rd ? mem[mem_addr*96+9216'd46 : 64'h0;
wire [63:0] mem_rddata47 = mem_rd ? mem[mem_addr*96+9216'd47 : 64'h0;
wire [63:0] mem_rddata48 = mem_rd ? mem[mem_addr*96+9216'd48 : 64'h0;
wire [63:0] mem_rddata49 = mem_rd ? mem[mem_addr*96+9216'd49 : 64'h0;
wire [63:0] mem_rddata50 = mem_rd ? mem[mem_addr*96+9216'd50 : 64'h0;
wire [63:0] mem_rddata51 = mem_rd ? mem[mem_addr*96+9216'd51 : 64'h0;
wire [63:0] mem_rddata52 = mem_rd ? mem[mem_addr*96+9216'd52 : 64'h0;
wire [63:0] mem_rddata53 = mem_rd ? mem[mem_addr*96+9216'd53 : 64'h0;
wire [63:0] mem_rddata54 = mem_rd ? mem[mem_addr*96+9216'd54 : 64'h0;
wire [63:0] mem_rddata55 = mem_rd ? mem[mem_addr*96+9216'd55 : 64'h0;
wire [63:0] mem_rddata56 = mem_rd ? mem[mem_addr*96+9216'd56 : 64'h0;
wire [63:0] mem_rddata57 = mem_rd ? mem[mem_addr*96+9216'd57 : 64'h0;
wire [63:0] mem_rddata58 = mem_rd ? mem[mem_addr*96+9216'd58 : 64'h0;
wire [63:0] mem_rddata59 = mem_rd ? mem[mem_addr*96+9216'd59 : 64'h0;
wire [63:0] mem_rddata60 = mem_rd ? mem[mem_addr*96+9216'd60 : 64'h0;
wire [63:0] mem_rddata61 = mem_rd ? mem[mem_addr*96+9216'd61 : 64'h0;
wire [63:0] mem_rddata62 = mem_rd ? mem[mem_addr*96+9216'd62 : 64'h0;
wire [63:0] mem_rddata63 = mem_rd ? mem[mem_addr*96+9216'd63 : 64'h0;
wire [63:0] mem_rddata64 = mem_rd ? mem[mem_addr*96+9216'd64 : 64'h0;
wire [63:0] mem_rddata65 = mem_rd ? mem[mem_addr*96+9216'd65 : 64'h0;
wire [63:0] mem_rddata66 = mem_rd ? mem[mem_addr*96+9216'd66 : 64'h0;
wire [63:0] mem_rddata67 = mem_rd ? mem[mem_addr*96+9216'd67 : 64'h0;
wire [63:0] mem_rddata68 = mem_rd ? mem[mem_addr*96+9216'd68 : 64'h0;
wire [63:0] mem_rddata69 = mem_rd ? mem[mem_addr*96+9216'd69 : 64'h0;
wire [63:0] mem_rddata70 = mem_rd ? mem[mem_addr*96+9216'd70 : 64'h0;
wire [63:0] mem_rddata71 = mem_rd ? mem[mem_addr*96+9216'd71 : 64'h0;
wire [63:0] mem_rddata72 = mem_rd ? mem[mem_addr*96+9216'd72 : 64'h0;
wire [63:0] mem_rddata73 = mem_rd ? mem[mem_addr*96+9216'd73 : 64'h0;
wire [63:0] mem_rddata74 = mem_rd ? mem[mem_addr*96+9216'd74 : 64'h0;
wire [63:0] mem_rddata75 = mem_rd ? mem[mem_addr*96+9216'd75 : 64'h0;
wire [63:0] mem_rddata76 = mem_rd ? mem[mem_addr*96+9216'd76 : 64'h0;
wire [63:0] mem_rddata77 = mem_rd ? mem[mem_addr*96+9216'd77 : 64'h0;
wire [63:0] mem_rddata78 = mem_rd ? mem[mem_addr*96+9216'd78 : 64'h0;
wire [63:0] mem_rddata79 = mem_rd ? mem[mem_addr*96+9216'd79 : 64'h0;
wire [63:0] mem_rddata80 = mem_rd ? mem[mem_addr*96+9216'd80 : 64'h0;
wire [63:0] mem_rddata81 = mem_rd ? mem[mem_addr*96+9216'd81 : 64'h0;
wire [63:0] mem_rddata82 = mem_rd ? mem[mem_addr*96+9216'd82 : 64'h0;
wire [63:0] mem_rddata83 = mem_rd ? mem[mem_addr*96+9216'd83 : 64'h0;
wire [63:0] mem_rddata84 = mem_rd ? mem[mem_addr*96+9216'd84 : 64'h0;
wire [63:0] mem_rddata85 = mem_rd ? mem[mem_addr*96+9216'd85 : 64'h0;
wire [63:0] mem_rddata86 = mem_rd ? mem[mem_addr*96+9216'd86 : 64'h0;
wire [63:0] mem_rddata87 = mem_rd ? mem[mem_addr*96+9216'd87 : 64'h0;
wire [63:0] mem_rddata88 = mem_rd ? mem[mem_addr*96+9216'd88 : 64'h0;
wire [63:0] mem_rddata89 = mem_rd ? mem[mem_addr*96+9216'd89 : 64'h0;
wire [63:0] mem_rddata90 = mem_rd ? mem[mem_addr*96+9216'd90 : 64'h0;
wire [63:0] mem_rddata91 = mem_rd ? mem[mem_addr*96+9216'd91 : 64'h0;
wire [63:0] mem_rddata92 = mem_rd ? mem[mem_addr*96+9216'd92 : 64'h0;
wire [63:0] mem_rddata93 = mem_rd ? mem[mem_addr*96+9216'd93 : 64'h0;
wire [63:0] mem_rddata94 = mem_rd ? mem[mem_addr*96+9216'd94 : 64'h0;
wire [63:0] mem_rddata95 = mem_rd ? mem[mem_addr*96+9216'd95 : 64'h0;
//**************************************************
//------------- FFT 96 Instance --------------------
//**************************************************
wire [31:0] fft96_in_0_Re = ((cur_state==STA1) & io_in_ready) ? io_in_0_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata0[63:31] : 32'h0; 
wire [31:0] fft96_in_0_Im = ((cur_state==STA1) & io_in_ready) ? io_in_0_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata0[31:0]  : 32'h0; 
wire [31:0] fft96_in_1_Re = ((cur_state==STA1) & io_in_ready) ? io_in_1_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata1[63:31] : 32'h0; 
wire [31:0] fft96_in_1_Im = ((cur_state==STA1) & io_in_ready) ? io_in_1_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata1[31:0]  : 32'h0; 
wire [31:0] fft96_in_2_Re = ((cur_state==STA1) & io_in_ready) ? io_in_2_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata2[63:31] : 32'h0; 
wire [31:0] fft96_in_2_Im = ((cur_state==STA1) & io_in_ready) ? io_in_2_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata2[31:0]  : 32'h0; 
wire [31:0] fft96_in_3_Re = ((cur_state==STA1) & io_in_ready) ? io_in_3_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata3[63:31] : 32'h0; 
wire [31:0] fft96_in_3_Im = ((cur_state==STA1) & io_in_ready) ? io_in_3_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata3[31:0]  : 32'h0; 
wire [31:0] fft96_in_4_Re = ((cur_state==STA1) & io_in_ready) ? io_in_4_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata4[63:31] : 32'h0; 
wire [31:0] fft96_in_4_Im = ((cur_state==STA1) & io_in_ready) ? io_in_4_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata4[31:0]  : 32'h0; 
wire [31:0] fft96_in_5_Re = ((cur_state==STA1) & io_in_ready) ? io_in_5_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata5[63:31] : 32'h0; 
wire [31:0] fft96_in_5_Im = ((cur_state==STA1) & io_in_ready) ? io_in_5_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata5[31:0]  : 32'h0; 
wire [31:0] fft96_in_6_Re = ((cur_state==STA1) & io_in_ready) ? io_in_6_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata6[63:31] : 32'h0; 
wire [31:0] fft96_in_6_Im = ((cur_state==STA1) & io_in_ready) ? io_in_6_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata6[31:0]  : 32'h0; 
wire [31:0] fft96_in_7_Re = ((cur_state==STA1) & io_in_ready) ? io_in_7_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata7[63:31] : 32'h0; 
wire [31:0] fft96_in_7_Im = ((cur_state==STA1) & io_in_ready) ? io_in_7_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata7[31:0]  : 32'h0; 
wire [31:0] fft96_in_8_Re = ((cur_state==STA1) & io_in_ready) ? io_in_8_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata8[63:31] : 32'h0; 
wire [31:0] fft96_in_8_Im = ((cur_state==STA1) & io_in_ready) ? io_in_8_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata8[31:0]  : 32'h0; 
wire [31:0] fft96_in_9_Re = ((cur_state==STA1) & io_in_ready) ? io_in_9_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata9[63:31] : 32'h0; 
wire [31:0] fft96_in_9_Im = ((cur_state==STA1) & io_in_ready) ? io_in_9_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata9[31:0]  : 32'h0; 
wire [31:0] fft96_in_10_Re = ((cur_state==STA1) & io_in_ready) ? io_in_10_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata10[63:31] : 32'h0; 
wire [31:0] fft96_in_10_Im = ((cur_state==STA1) & io_in_ready) ? io_in_10_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata10[31:0]  : 32'h0; 
wire [31:0] fft96_in_11_Re = ((cur_state==STA1) & io_in_ready) ? io_in_11_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata11[63:31] : 32'h0; 
wire [31:0] fft96_in_11_Im = ((cur_state==STA1) & io_in_ready) ? io_in_11_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata11[31:0]  : 32'h0; 
wire [31:0] fft96_in_12_Re = ((cur_state==STA1) & io_in_ready) ? io_in_12_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata12[63:31] : 32'h0; 
wire [31:0] fft96_in_12_Im = ((cur_state==STA1) & io_in_ready) ? io_in_12_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata12[31:0]  : 32'h0; 
wire [31:0] fft96_in_13_Re = ((cur_state==STA1) & io_in_ready) ? io_in_13_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata13[63:31] : 32'h0; 
wire [31:0] fft96_in_13_Im = ((cur_state==STA1) & io_in_ready) ? io_in_13_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata13[31:0]  : 32'h0; 
wire [31:0] fft96_in_14_Re = ((cur_state==STA1) & io_in_ready) ? io_in_14_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata14[63:31] : 32'h0; 
wire [31:0] fft96_in_14_Im = ((cur_state==STA1) & io_in_ready) ? io_in_14_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata14[31:0]  : 32'h0; 
wire [31:0] fft96_in_15_Re = ((cur_state==STA1) & io_in_ready) ? io_in_15_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata15[63:31] : 32'h0; 
wire [31:0] fft96_in_15_Im = ((cur_state==STA1) & io_in_ready) ? io_in_15_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata15[31:0]  : 32'h0; 
wire [31:0] fft96_in_16_Re = ((cur_state==STA1) & io_in_ready) ? io_in_16_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata16[63:31] : 32'h0; 
wire [31:0] fft96_in_16_Im = ((cur_state==STA1) & io_in_ready) ? io_in_16_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata16[31:0]  : 32'h0; 
wire [31:0] fft96_in_17_Re = ((cur_state==STA1) & io_in_ready) ? io_in_17_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata17[63:31] : 32'h0; 
wire [31:0] fft96_in_17_Im = ((cur_state==STA1) & io_in_ready) ? io_in_17_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata17[31:0]  : 32'h0; 
wire [31:0] fft96_in_18_Re = ((cur_state==STA1) & io_in_ready) ? io_in_18_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata18[63:31] : 32'h0; 
wire [31:0] fft96_in_18_Im = ((cur_state==STA1) & io_in_ready) ? io_in_18_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata18[31:0]  : 32'h0; 
wire [31:0] fft96_in_19_Re = ((cur_state==STA1) & io_in_ready) ? io_in_19_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata19[63:31] : 32'h0; 
wire [31:0] fft96_in_19_Im = ((cur_state==STA1) & io_in_ready) ? io_in_19_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata19[31:0]  : 32'h0; 
wire [31:0] fft96_in_20_Re = ((cur_state==STA1) & io_in_ready) ? io_in_20_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata20[63:31] : 32'h0; 
wire [31:0] fft96_in_20_Im = ((cur_state==STA1) & io_in_ready) ? io_in_20_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata20[31:0]  : 32'h0; 
wire [31:0] fft96_in_21_Re = ((cur_state==STA1) & io_in_ready) ? io_in_21_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata21[63:31] : 32'h0; 
wire [31:0] fft96_in_21_Im = ((cur_state==STA1) & io_in_ready) ? io_in_21_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata21[31:0]  : 32'h0; 
wire [31:0] fft96_in_22_Re = ((cur_state==STA1) & io_in_ready) ? io_in_22_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata22[63:31] : 32'h0; 
wire [31:0] fft96_in_22_Im = ((cur_state==STA1) & io_in_ready) ? io_in_22_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata22[31:0]  : 32'h0; 
wire [31:0] fft96_in_23_Re = ((cur_state==STA1) & io_in_ready) ? io_in_23_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata23[63:31] : 32'h0; 
wire [31:0] fft96_in_23_Im = ((cur_state==STA1) & io_in_ready) ? io_in_23_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata23[31:0]  : 32'h0; 
wire [31:0] fft96_in_24_Re = ((cur_state==STA1) & io_in_ready) ? io_in_24_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata24[63:31] : 32'h0; 
wire [31:0] fft96_in_24_Im = ((cur_state==STA1) & io_in_ready) ? io_in_24_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata24[31:0]  : 32'h0; 
wire [31:0] fft96_in_25_Re = ((cur_state==STA1) & io_in_ready) ? io_in_25_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata25[63:31] : 32'h0; 
wire [31:0] fft96_in_25_Im = ((cur_state==STA1) & io_in_ready) ? io_in_25_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata25[31:0]  : 32'h0; 
wire [31:0] fft96_in_26_Re = ((cur_state==STA1) & io_in_ready) ? io_in_26_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata26[63:31] : 32'h0; 
wire [31:0] fft96_in_26_Im = ((cur_state==STA1) & io_in_ready) ? io_in_26_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata26[31:0]  : 32'h0; 
wire [31:0] fft96_in_27_Re = ((cur_state==STA1) & io_in_ready) ? io_in_27_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata27[63:31] : 32'h0; 
wire [31:0] fft96_in_27_Im = ((cur_state==STA1) & io_in_ready) ? io_in_27_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata27[31:0]  : 32'h0; 
wire [31:0] fft96_in_28_Re = ((cur_state==STA1) & io_in_ready) ? io_in_28_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata28[63:31] : 32'h0; 
wire [31:0] fft96_in_28_Im = ((cur_state==STA1) & io_in_ready) ? io_in_28_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata28[31:0]  : 32'h0; 
wire [31:0] fft96_in_29_Re = ((cur_state==STA1) & io_in_ready) ? io_in_29_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata29[63:31] : 32'h0; 
wire [31:0] fft96_in_29_Im = ((cur_state==STA1) & io_in_ready) ? io_in_29_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata29[31:0]  : 32'h0; 
wire [31:0] fft96_in_30_Re = ((cur_state==STA1) & io_in_ready) ? io_in_30_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata30[63:31] : 32'h0; 
wire [31:0] fft96_in_30_Im = ((cur_state==STA1) & io_in_ready) ? io_in_30_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata30[31:0]  : 32'h0; 
wire [31:0] fft96_in_31_Re = ((cur_state==STA1) & io_in_ready) ? io_in_31_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata31[63:31] : 32'h0; 
wire [31:0] fft96_in_31_Im = ((cur_state==STA1) & io_in_ready) ? io_in_31_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata31[31:0]  : 32'h0; 
wire [31:0] fft96_in_32_Re = ((cur_state==STA1) & io_in_ready) ? io_in_32_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata32[63:31] : 32'h0; 
wire [31:0] fft96_in_32_Im = ((cur_state==STA1) & io_in_ready) ? io_in_32_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata32[31:0]  : 32'h0; 
wire [31:0] fft96_in_33_Re = ((cur_state==STA1) & io_in_ready) ? io_in_33_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata33[63:31] : 32'h0; 
wire [31:0] fft96_in_33_Im = ((cur_state==STA1) & io_in_ready) ? io_in_33_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata33[31:0]  : 32'h0; 
wire [31:0] fft96_in_34_Re = ((cur_state==STA1) & io_in_ready) ? io_in_34_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata34[63:31] : 32'h0; 
wire [31:0] fft96_in_34_Im = ((cur_state==STA1) & io_in_ready) ? io_in_34_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata34[31:0]  : 32'h0; 
wire [31:0] fft96_in_35_Re = ((cur_state==STA1) & io_in_ready) ? io_in_35_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata35[63:31] : 32'h0; 
wire [31:0] fft96_in_35_Im = ((cur_state==STA1) & io_in_ready) ? io_in_35_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata35[31:0]  : 32'h0; 
wire [31:0] fft96_in_36_Re = ((cur_state==STA1) & io_in_ready) ? io_in_36_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata36[63:31] : 32'h0; 
wire [31:0] fft96_in_36_Im = ((cur_state==STA1) & io_in_ready) ? io_in_36_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata36[31:0]  : 32'h0; 
wire [31:0] fft96_in_37_Re = ((cur_state==STA1) & io_in_ready) ? io_in_37_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata37[63:31] : 32'h0; 
wire [31:0] fft96_in_37_Im = ((cur_state==STA1) & io_in_ready) ? io_in_37_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata37[31:0]  : 32'h0; 
wire [31:0] fft96_in_38_Re = ((cur_state==STA1) & io_in_ready) ? io_in_38_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata38[63:31] : 32'h0; 
wire [31:0] fft96_in_38_Im = ((cur_state==STA1) & io_in_ready) ? io_in_38_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata38[31:0]  : 32'h0; 
wire [31:0] fft96_in_39_Re = ((cur_state==STA1) & io_in_ready) ? io_in_39_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata39[63:31] : 32'h0; 
wire [31:0] fft96_in_39_Im = ((cur_state==STA1) & io_in_ready) ? io_in_39_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata39[31:0]  : 32'h0; 
wire [31:0] fft96_in_40_Re = ((cur_state==STA1) & io_in_ready) ? io_in_40_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata40[63:31] : 32'h0; 
wire [31:0] fft96_in_40_Im = ((cur_state==STA1) & io_in_ready) ? io_in_40_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata40[31:0]  : 32'h0; 
wire [31:0] fft96_in_41_Re = ((cur_state==STA1) & io_in_ready) ? io_in_41_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata41[63:31] : 32'h0; 
wire [31:0] fft96_in_41_Im = ((cur_state==STA1) & io_in_ready) ? io_in_41_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata41[31:0]  : 32'h0; 
wire [31:0] fft96_in_42_Re = ((cur_state==STA1) & io_in_ready) ? io_in_42_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata42[63:31] : 32'h0; 
wire [31:0] fft96_in_42_Im = ((cur_state==STA1) & io_in_ready) ? io_in_42_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata42[31:0]  : 32'h0; 
wire [31:0] fft96_in_43_Re = ((cur_state==STA1) & io_in_ready) ? io_in_43_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata43[63:31] : 32'h0; 
wire [31:0] fft96_in_43_Im = ((cur_state==STA1) & io_in_ready) ? io_in_43_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata43[31:0]  : 32'h0; 
wire [31:0] fft96_in_44_Re = ((cur_state==STA1) & io_in_ready) ? io_in_44_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata44[63:31] : 32'h0; 
wire [31:0] fft96_in_44_Im = ((cur_state==STA1) & io_in_ready) ? io_in_44_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata44[31:0]  : 32'h0; 
wire [31:0] fft96_in_45_Re = ((cur_state==STA1) & io_in_ready) ? io_in_45_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata45[63:31] : 32'h0; 
wire [31:0] fft96_in_45_Im = ((cur_state==STA1) & io_in_ready) ? io_in_45_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata45[31:0]  : 32'h0; 
wire [31:0] fft96_in_46_Re = ((cur_state==STA1) & io_in_ready) ? io_in_46_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata46[63:31] : 32'h0; 
wire [31:0] fft96_in_46_Im = ((cur_state==STA1) & io_in_ready) ? io_in_46_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata46[31:0]  : 32'h0; 
wire [31:0] fft96_in_47_Re = ((cur_state==STA1) & io_in_ready) ? io_in_47_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata47[63:31] : 32'h0; 
wire [31:0] fft96_in_47_Im = ((cur_state==STA1) & io_in_ready) ? io_in_47_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata47[31:0]  : 32'h0; 
wire [31:0] fft96_in_48_Re = ((cur_state==STA1) & io_in_ready) ? io_in_48_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata48[63:31] : 32'h0; 
wire [31:0] fft96_in_48_Im = ((cur_state==STA1) & io_in_ready) ? io_in_48_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata48[31:0]  : 32'h0; 
wire [31:0] fft96_in_49_Re = ((cur_state==STA1) & io_in_ready) ? io_in_49_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata49[63:31] : 32'h0; 
wire [31:0] fft96_in_49_Im = ((cur_state==STA1) & io_in_ready) ? io_in_49_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata49[31:0]  : 32'h0; 
wire [31:0] fft96_in_50_Re = ((cur_state==STA1) & io_in_ready) ? io_in_50_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata50[63:31] : 32'h0; 
wire [31:0] fft96_in_50_Im = ((cur_state==STA1) & io_in_ready) ? io_in_50_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata50[31:0]  : 32'h0; 
wire [31:0] fft96_in_51_Re = ((cur_state==STA1) & io_in_ready) ? io_in_51_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata51[63:31] : 32'h0; 
wire [31:0] fft96_in_51_Im = ((cur_state==STA1) & io_in_ready) ? io_in_51_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata51[31:0]  : 32'h0; 
wire [31:0] fft96_in_52_Re = ((cur_state==STA1) & io_in_ready) ? io_in_52_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata52[63:31] : 32'h0; 
wire [31:0] fft96_in_52_Im = ((cur_state==STA1) & io_in_ready) ? io_in_52_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata52[31:0]  : 32'h0; 
wire [31:0] fft96_in_53_Re = ((cur_state==STA1) & io_in_ready) ? io_in_53_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata53[63:31] : 32'h0; 
wire [31:0] fft96_in_53_Im = ((cur_state==STA1) & io_in_ready) ? io_in_53_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata53[31:0]  : 32'h0; 
wire [31:0] fft96_in_54_Re = ((cur_state==STA1) & io_in_ready) ? io_in_54_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata54[63:31] : 32'h0; 
wire [31:0] fft96_in_54_Im = ((cur_state==STA1) & io_in_ready) ? io_in_54_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata54[31:0]  : 32'h0; 
wire [31:0] fft96_in_55_Re = ((cur_state==STA1) & io_in_ready) ? io_in_55_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata55[63:31] : 32'h0; 
wire [31:0] fft96_in_55_Im = ((cur_state==STA1) & io_in_ready) ? io_in_55_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata55[31:0]  : 32'h0; 
wire [31:0] fft96_in_56_Re = ((cur_state==STA1) & io_in_ready) ? io_in_56_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata56[63:31] : 32'h0; 
wire [31:0] fft96_in_56_Im = ((cur_state==STA1) & io_in_ready) ? io_in_56_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata56[31:0]  : 32'h0; 
wire [31:0] fft96_in_57_Re = ((cur_state==STA1) & io_in_ready) ? io_in_57_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata57[63:31] : 32'h0; 
wire [31:0] fft96_in_57_Im = ((cur_state==STA1) & io_in_ready) ? io_in_57_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata57[31:0]  : 32'h0; 
wire [31:0] fft96_in_58_Re = ((cur_state==STA1) & io_in_ready) ? io_in_58_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata58[63:31] : 32'h0; 
wire [31:0] fft96_in_58_Im = ((cur_state==STA1) & io_in_ready) ? io_in_58_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata58[31:0]  : 32'h0; 
wire [31:0] fft96_in_59_Re = ((cur_state==STA1) & io_in_ready) ? io_in_59_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata59[63:31] : 32'h0; 
wire [31:0] fft96_in_59_Im = ((cur_state==STA1) & io_in_ready) ? io_in_59_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata59[31:0]  : 32'h0; 
wire [31:0] fft96_in_60_Re = ((cur_state==STA1) & io_in_ready) ? io_in_60_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata60[63:31] : 32'h0; 
wire [31:0] fft96_in_60_Im = ((cur_state==STA1) & io_in_ready) ? io_in_60_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata60[31:0]  : 32'h0; 
wire [31:0] fft96_in_61_Re = ((cur_state==STA1) & io_in_ready) ? io_in_61_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata61[63:31] : 32'h0; 
wire [31:0] fft96_in_61_Im = ((cur_state==STA1) & io_in_ready) ? io_in_61_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata61[31:0]  : 32'h0; 
wire [31:0] fft96_in_62_Re = ((cur_state==STA1) & io_in_ready) ? io_in_62_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata62[63:31] : 32'h0; 
wire [31:0] fft96_in_62_Im = ((cur_state==STA1) & io_in_ready) ? io_in_62_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata62[31:0]  : 32'h0; 
wire [31:0] fft96_in_63_Re = ((cur_state==STA1) & io_in_ready) ? io_in_63_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata63[63:31] : 32'h0; 
wire [31:0] fft96_in_63_Im = ((cur_state==STA1) & io_in_ready) ? io_in_63_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata63[31:0]  : 32'h0; 
wire [31:0] fft96_in_64_Re = ((cur_state==STA1) & io_in_ready) ? io_in_64_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata64[63:31] : 32'h0; 
wire [31:0] fft96_in_64_Im = ((cur_state==STA1) & io_in_ready) ? io_in_64_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata64[31:0]  : 32'h0; 
wire [31:0] fft96_in_65_Re = ((cur_state==STA1) & io_in_ready) ? io_in_65_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata65[63:31] : 32'h0; 
wire [31:0] fft96_in_65_Im = ((cur_state==STA1) & io_in_ready) ? io_in_65_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata65[31:0]  : 32'h0; 
wire [31:0] fft96_in_66_Re = ((cur_state==STA1) & io_in_ready) ? io_in_66_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata66[63:31] : 32'h0; 
wire [31:0] fft96_in_66_Im = ((cur_state==STA1) & io_in_ready) ? io_in_66_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata66[31:0]  : 32'h0; 
wire [31:0] fft96_in_67_Re = ((cur_state==STA1) & io_in_ready) ? io_in_67_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata67[63:31] : 32'h0; 
wire [31:0] fft96_in_67_Im = ((cur_state==STA1) & io_in_ready) ? io_in_67_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata67[31:0]  : 32'h0; 
wire [31:0] fft96_in_68_Re = ((cur_state==STA1) & io_in_ready) ? io_in_68_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata68[63:31] : 32'h0; 
wire [31:0] fft96_in_68_Im = ((cur_state==STA1) & io_in_ready) ? io_in_68_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata68[31:0]  : 32'h0; 
wire [31:0] fft96_in_69_Re = ((cur_state==STA1) & io_in_ready) ? io_in_69_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata69[63:31] : 32'h0; 
wire [31:0] fft96_in_69_Im = ((cur_state==STA1) & io_in_ready) ? io_in_69_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata69[31:0]  : 32'h0; 
wire [31:0] fft96_in_70_Re = ((cur_state==STA1) & io_in_ready) ? io_in_70_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata70[63:31] : 32'h0; 
wire [31:0] fft96_in_70_Im = ((cur_state==STA1) & io_in_ready) ? io_in_70_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata70[31:0]  : 32'h0; 
wire [31:0] fft96_in_71_Re = ((cur_state==STA1) & io_in_ready) ? io_in_71_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata71[63:31] : 32'h0; 
wire [31:0] fft96_in_71_Im = ((cur_state==STA1) & io_in_ready) ? io_in_71_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata71[31:0]  : 32'h0; 
wire [31:0] fft96_in_72_Re = ((cur_state==STA1) & io_in_ready) ? io_in_72_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata72[63:31] : 32'h0; 
wire [31:0] fft96_in_72_Im = ((cur_state==STA1) & io_in_ready) ? io_in_72_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata72[31:0]  : 32'h0; 
wire [31:0] fft96_in_73_Re = ((cur_state==STA1) & io_in_ready) ? io_in_73_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata73[63:31] : 32'h0; 
wire [31:0] fft96_in_73_Im = ((cur_state==STA1) & io_in_ready) ? io_in_73_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata73[31:0]  : 32'h0; 
wire [31:0] fft96_in_74_Re = ((cur_state==STA1) & io_in_ready) ? io_in_74_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata74[63:31] : 32'h0; 
wire [31:0] fft96_in_74_Im = ((cur_state==STA1) & io_in_ready) ? io_in_74_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata74[31:0]  : 32'h0; 
wire [31:0] fft96_in_75_Re = ((cur_state==STA1) & io_in_ready) ? io_in_75_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata75[63:31] : 32'h0; 
wire [31:0] fft96_in_75_Im = ((cur_state==STA1) & io_in_ready) ? io_in_75_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata75[31:0]  : 32'h0; 
wire [31:0] fft96_in_76_Re = ((cur_state==STA1) & io_in_ready) ? io_in_76_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata76[63:31] : 32'h0; 
wire [31:0] fft96_in_76_Im = ((cur_state==STA1) & io_in_ready) ? io_in_76_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata76[31:0]  : 32'h0; 
wire [31:0] fft96_in_77_Re = ((cur_state==STA1) & io_in_ready) ? io_in_77_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata77[63:31] : 32'h0; 
wire [31:0] fft96_in_77_Im = ((cur_state==STA1) & io_in_ready) ? io_in_77_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata77[31:0]  : 32'h0; 
wire [31:0] fft96_in_78_Re = ((cur_state==STA1) & io_in_ready) ? io_in_78_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata78[63:31] : 32'h0; 
wire [31:0] fft96_in_78_Im = ((cur_state==STA1) & io_in_ready) ? io_in_78_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata78[31:0]  : 32'h0; 
wire [31:0] fft96_in_79_Re = ((cur_state==STA1) & io_in_ready) ? io_in_79_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata79[63:31] : 32'h0; 
wire [31:0] fft96_in_79_Im = ((cur_state==STA1) & io_in_ready) ? io_in_79_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata79[31:0]  : 32'h0; 
wire [31:0] fft96_in_80_Re = ((cur_state==STA1) & io_in_ready) ? io_in_80_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata80[63:31] : 32'h0; 
wire [31:0] fft96_in_80_Im = ((cur_state==STA1) & io_in_ready) ? io_in_80_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata80[31:0]  : 32'h0; 
wire [31:0] fft96_in_81_Re = ((cur_state==STA1) & io_in_ready) ? io_in_81_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata81[63:31] : 32'h0; 
wire [31:0] fft96_in_81_Im = ((cur_state==STA1) & io_in_ready) ? io_in_81_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata81[31:0]  : 32'h0; 
wire [31:0] fft96_in_82_Re = ((cur_state==STA1) & io_in_ready) ? io_in_82_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata82[63:31] : 32'h0; 
wire [31:0] fft96_in_82_Im = ((cur_state==STA1) & io_in_ready) ? io_in_82_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata82[31:0]  : 32'h0; 
wire [31:0] fft96_in_83_Re = ((cur_state==STA1) & io_in_ready) ? io_in_83_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata83[63:31] : 32'h0; 
wire [31:0] fft96_in_83_Im = ((cur_state==STA1) & io_in_ready) ? io_in_83_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata83[31:0]  : 32'h0; 
wire [31:0] fft96_in_84_Re = ((cur_state==STA1) & io_in_ready) ? io_in_84_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata84[63:31] : 32'h0; 
wire [31:0] fft96_in_84_Im = ((cur_state==STA1) & io_in_ready) ? io_in_84_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata84[31:0]  : 32'h0; 
wire [31:0] fft96_in_85_Re = ((cur_state==STA1) & io_in_ready) ? io_in_85_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata85[63:31] : 32'h0; 
wire [31:0] fft96_in_85_Im = ((cur_state==STA1) & io_in_ready) ? io_in_85_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata85[31:0]  : 32'h0; 
wire [31:0] fft96_in_86_Re = ((cur_state==STA1) & io_in_ready) ? io_in_86_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata86[63:31] : 32'h0; 
wire [31:0] fft96_in_86_Im = ((cur_state==STA1) & io_in_ready) ? io_in_86_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata86[31:0]  : 32'h0; 
wire [31:0] fft96_in_87_Re = ((cur_state==STA1) & io_in_ready) ? io_in_87_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata87[63:31] : 32'h0; 
wire [31:0] fft96_in_87_Im = ((cur_state==STA1) & io_in_ready) ? io_in_87_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata87[31:0]  : 32'h0; 
wire [31:0] fft96_in_88_Re = ((cur_state==STA1) & io_in_ready) ? io_in_88_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata88[63:31] : 32'h0; 
wire [31:0] fft96_in_88_Im = ((cur_state==STA1) & io_in_ready) ? io_in_88_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata88[31:0]  : 32'h0; 
wire [31:0] fft96_in_89_Re = ((cur_state==STA1) & io_in_ready) ? io_in_89_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata89[63:31] : 32'h0; 
wire [31:0] fft96_in_89_Im = ((cur_state==STA1) & io_in_ready) ? io_in_89_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata89[31:0]  : 32'h0; 
wire [31:0] fft96_in_90_Re = ((cur_state==STA1) & io_in_ready) ? io_in_90_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata90[63:31] : 32'h0; 
wire [31:0] fft96_in_90_Im = ((cur_state==STA1) & io_in_ready) ? io_in_90_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata90[31:0]  : 32'h0; 
wire [31:0] fft96_in_91_Re = ((cur_state==STA1) & io_in_ready) ? io_in_91_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata91[63:31] : 32'h0; 
wire [31:0] fft96_in_91_Im = ((cur_state==STA1) & io_in_ready) ? io_in_91_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata91[31:0]  : 32'h0; 
wire [31:0] fft96_in_92_Re = ((cur_state==STA1) & io_in_ready) ? io_in_92_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata92[63:31] : 32'h0; 
wire [31:0] fft96_in_92_Im = ((cur_state==STA1) & io_in_ready) ? io_in_92_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata92[31:0]  : 32'h0; 
wire [31:0] fft96_in_93_Re = ((cur_state==STA1) & io_in_ready) ? io_in_93_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata93[63:31] : 32'h0; 
wire [31:0] fft96_in_93_Im = ((cur_state==STA1) & io_in_ready) ? io_in_93_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata93[31:0]  : 32'h0; 
wire [31:0] fft96_in_94_Re = ((cur_state==STA1) & io_in_ready) ? io_in_94_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata94[63:31] : 32'h0; 
wire [31:0] fft96_in_94_Im = ((cur_state==STA1) & io_in_ready) ? io_in_94_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata94[31:0]  : 32'h0; 
wire [31:0] fft96_in_95_Re = ((cur_state==STA1) & io_in_ready) ? io_in_95_Re : ((cur_state=STA2) & io_in_ready) ? mem_rddata95[63:31] : 32'h0; 
wire [31:0] fft96_in_95_Im = ((cur_state==STA1) & io_in_ready) ? io_in_95_Im : ((cur_state=STA2) & io_in_ready) ? mem_rddata95[31:0]  : 32'h0; 

assign io_out_0_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_0_Re : 32'h0;
assign io_out_0_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_0_Im : 32'h0;
assign io_out_1_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_1_Re : 32'h0;
assign io_out_1_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_1_Im : 32'h0;
assign io_out_2_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_2_Re : 32'h0;
assign io_out_2_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_2_Im : 32'h0;
assign io_out_3_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_3_Re : 32'h0;
assign io_out_3_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_3_Im : 32'h0;
assign io_out_4_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_4_Re : 32'h0;
assign io_out_4_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_4_Im : 32'h0;
assign io_out_5_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_5_Re : 32'h0;
assign io_out_5_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_5_Im : 32'h0;
assign io_out_6_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_6_Re : 32'h0;
assign io_out_6_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_6_Im : 32'h0;
assign io_out_7_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_7_Re : 32'h0;
assign io_out_7_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_7_Im : 32'h0;
assign io_out_8_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_8_Re : 32'h0;
assign io_out_8_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_8_Im : 32'h0;
assign io_out_9_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_9_Re : 32'h0;
assign io_out_9_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_9_Im : 32'h0;
assign io_out_10_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_10_Re : 32'h0;
assign io_out_10_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_10_Im : 32'h0;
assign io_out_11_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_11_Re : 32'h0;
assign io_out_11_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_11_Im : 32'h0;
assign io_out_12_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_12_Re : 32'h0;
assign io_out_12_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_12_Im : 32'h0;
assign io_out_13_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_13_Re : 32'h0;
assign io_out_13_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_13_Im : 32'h0;
assign io_out_14_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_14_Re : 32'h0;
assign io_out_14_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_14_Im : 32'h0;
assign io_out_15_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_15_Re : 32'h0;
assign io_out_15_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_15_Im : 32'h0;
assign io_out_16_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_16_Re : 32'h0;
assign io_out_16_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_16_Im : 32'h0;
assign io_out_17_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_17_Re : 32'h0;
assign io_out_17_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_17_Im : 32'h0;
assign io_out_18_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_18_Re : 32'h0;
assign io_out_18_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_18_Im : 32'h0;
assign io_out_19_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_19_Re : 32'h0;
assign io_out_19_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_19_Im : 32'h0;
assign io_out_20_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_20_Re : 32'h0;
assign io_out_20_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_20_Im : 32'h0;
assign io_out_21_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_21_Re : 32'h0;
assign io_out_21_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_21_Im : 32'h0;
assign io_out_22_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_22_Re : 32'h0;
assign io_out_22_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_22_Im : 32'h0;
assign io_out_23_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_23_Re : 32'h0;
assign io_out_23_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_23_Im : 32'h0;
assign io_out_24_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_24_Re : 32'h0;
assign io_out_24_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_24_Im : 32'h0;
assign io_out_25_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_25_Re : 32'h0;
assign io_out_25_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_25_Im : 32'h0;
assign io_out_26_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_26_Re : 32'h0;
assign io_out_26_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_26_Im : 32'h0;
assign io_out_27_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_27_Re : 32'h0;
assign io_out_27_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_27_Im : 32'h0;
assign io_out_28_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_28_Re : 32'h0;
assign io_out_28_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_28_Im : 32'h0;
assign io_out_29_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_29_Re : 32'h0;
assign io_out_29_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_29_Im : 32'h0;
assign io_out_30_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_30_Re : 32'h0;
assign io_out_30_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_30_Im : 32'h0;
assign io_out_31_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_31_Re : 32'h0;
assign io_out_31_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_31_Im : 32'h0;
assign io_out_32_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_32_Re : 32'h0;
assign io_out_32_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_32_Im : 32'h0;
assign io_out_33_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_33_Re : 32'h0;
assign io_out_33_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_33_Im : 32'h0;
assign io_out_34_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_34_Re : 32'h0;
assign io_out_34_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_34_Im : 32'h0;
assign io_out_35_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_35_Re : 32'h0;
assign io_out_35_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_35_Im : 32'h0;
assign io_out_36_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_36_Re : 32'h0;
assign io_out_36_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_36_Im : 32'h0;
assign io_out_37_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_37_Re : 32'h0;
assign io_out_37_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_37_Im : 32'h0;
assign io_out_38_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_38_Re : 32'h0;
assign io_out_38_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_38_Im : 32'h0;
assign io_out_39_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_39_Re : 32'h0;
assign io_out_39_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_39_Im : 32'h0;
assign io_out_40_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_40_Re : 32'h0;
assign io_out_40_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_40_Im : 32'h0;
assign io_out_41_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_41_Re : 32'h0;
assign io_out_41_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_41_Im : 32'h0;
assign io_out_42_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_42_Re : 32'h0;
assign io_out_42_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_42_Im : 32'h0;
assign io_out_43_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_43_Re : 32'h0;
assign io_out_43_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_43_Im : 32'h0;
assign io_out_44_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_44_Re : 32'h0;
assign io_out_44_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_44_Im : 32'h0;
assign io_out_45_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_45_Re : 32'h0;
assign io_out_45_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_45_Im : 32'h0;
assign io_out_46_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_46_Re : 32'h0;
assign io_out_46_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_46_Im : 32'h0;
assign io_out_47_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_47_Re : 32'h0;
assign io_out_47_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_47_Im : 32'h0;
assign io_out_48_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_48_Re : 32'h0;
assign io_out_48_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_48_Im : 32'h0;
assign io_out_49_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_49_Re : 32'h0;
assign io_out_49_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_49_Im : 32'h0;
assign io_out_50_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_50_Re : 32'h0;
assign io_out_50_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_50_Im : 32'h0;
assign io_out_51_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_51_Re : 32'h0;
assign io_out_51_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_51_Im : 32'h0;
assign io_out_52_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_52_Re : 32'h0;
assign io_out_52_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_52_Im : 32'h0;
assign io_out_53_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_53_Re : 32'h0;
assign io_out_53_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_53_Im : 32'h0;
assign io_out_54_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_54_Re : 32'h0;
assign io_out_54_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_54_Im : 32'h0;
assign io_out_55_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_55_Re : 32'h0;
assign io_out_55_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_55_Im : 32'h0;
assign io_out_56_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_56_Re : 32'h0;
assign io_out_56_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_56_Im : 32'h0;
assign io_out_57_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_57_Re : 32'h0;
assign io_out_57_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_57_Im : 32'h0;
assign io_out_58_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_58_Re : 32'h0;
assign io_out_58_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_58_Im : 32'h0;
assign io_out_59_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_59_Re : 32'h0;
assign io_out_59_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_59_Im : 32'h0;
assign io_out_60_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_60_Re : 32'h0;
assign io_out_60_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_60_Im : 32'h0;
assign io_out_61_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_61_Re : 32'h0;
assign io_out_61_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_61_Im : 32'h0;
assign io_out_62_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_62_Re : 32'h0;
assign io_out_62_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_62_Im : 32'h0;
assign io_out_63_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_63_Re : 32'h0;
assign io_out_63_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_63_Im : 32'h0;
assign io_out_64_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_64_Re : 32'h0;
assign io_out_64_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_64_Im : 32'h0;
assign io_out_65_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_65_Re : 32'h0;
assign io_out_65_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_65_Im : 32'h0;
assign io_out_66_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_66_Re : 32'h0;
assign io_out_66_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_66_Im : 32'h0;
assign io_out_67_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_67_Re : 32'h0;
assign io_out_67_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_67_Im : 32'h0;
assign io_out_68_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_68_Re : 32'h0;
assign io_out_68_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_68_Im : 32'h0;
assign io_out_69_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_69_Re : 32'h0;
assign io_out_69_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_69_Im : 32'h0;
assign io_out_70_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_70_Re : 32'h0;
assign io_out_70_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_70_Im : 32'h0;
assign io_out_71_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_71_Re : 32'h0;
assign io_out_71_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_71_Im : 32'h0;
assign io_out_72_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_72_Re : 32'h0;
assign io_out_72_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_72_Im : 32'h0;
assign io_out_73_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_73_Re : 32'h0;
assign io_out_73_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_73_Im : 32'h0;
assign io_out_74_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_74_Re : 32'h0;
assign io_out_74_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_74_Im : 32'h0;
assign io_out_75_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_75_Re : 32'h0;
assign io_out_75_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_75_Im : 32'h0;
assign io_out_76_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_76_Re : 32'h0;
assign io_out_76_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_76_Im : 32'h0;
assign io_out_77_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_77_Re : 32'h0;
assign io_out_77_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_77_Im : 32'h0;
assign io_out_78_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_78_Re : 32'h0;
assign io_out_78_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_78_Im : 32'h0;
assign io_out_79_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_79_Re : 32'h0;
assign io_out_79_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_79_Im : 32'h0;
assign io_out_80_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_80_Re : 32'h0;
assign io_out_80_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_80_Im : 32'h0;
assign io_out_81_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_81_Re : 32'h0;
assign io_out_81_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_81_Im : 32'h0;
assign io_out_82_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_82_Re : 32'h0;
assign io_out_82_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_82_Im : 32'h0;
assign io_out_83_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_83_Re : 32'h0;
assign io_out_83_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_83_Im : 32'h0;
assign io_out_84_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_84_Re : 32'h0;
assign io_out_84_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_84_Im : 32'h0;
assign io_out_85_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_85_Re : 32'h0;
assign io_out_85_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_85_Im : 32'h0;
assign io_out_86_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_86_Re : 32'h0;
assign io_out_86_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_86_Im : 32'h0;
assign io_out_87_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_87_Re : 32'h0;
assign io_out_87_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_87_Im : 32'h0;
assign io_out_88_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_88_Re : 32'h0;
assign io_out_88_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_88_Im : 32'h0;
assign io_out_89_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_89_Re : 32'h0;
assign io_out_89_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_89_Im : 32'h0;
assign io_out_90_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_90_Re : 32'h0;
assign io_out_90_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_90_Im : 32'h0;
assign io_out_91_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_91_Re : 32'h0;
assign io_out_91_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_91_Im : 32'h0;
assign io_out_92_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_92_Re : 32'h0;
assign io_out_92_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_92_Im : 32'h0;
assign io_out_93_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_93_Re : 32'h0;
assign io_out_93_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_93_Im : 32'h0;
assign io_out_94_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_94_Re : 32'h0;
assign io_out_94_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_94_Im : 32'h0;
assign io_out_95_Re = ((cur_state==STA2) & io_out_validate) ? fft96_out_95_Re : 32'h0;
assign io_out_95_Im = ((cur_state==STA2) & io_out_validate) ? fft96_out_95_Im : 32'h0;

assign fft96_in_ready = (cur_state==STA1) ? io_in_0_Re : 
	                       ((cur_state==STA2) & ((cnt>0)&(cnt<96))) ? 1'b1 : 1'b0;
assign io_out_validate = (cur_state==STA2) ? fft96_out_validate : 1'b0;

FFT_mr96_basic u_fft96(
                       .clock            (clock         ),
                       .reset            (reset         ),
                       .io_in_0_Re       (fft96_in_0_Re ),
                       .io_in_0_Im       (fft96_in_0_Im ),
                       .io_in_1_Re       (fft96_in_1_Re ),
                       .io_in_1_Im       (fft96_in_1_Im ),
                       .io_in_2_Re       (fft96_in_2_Re ),
                       .io_in_2_Im       (fft96_in_2_Im ),
                       .io_in_3_Re       (fft96_in_3_Re ),
                       .io_in_3_Im       (fft96_in_3_Im ),
                       .io_in_4_Re       (fft96_in_4_Re ),
                       .io_in_4_Im       (fft96_in_4_Im ),
                       .io_in_5_Re       (fft96_in_5_Re ),
                       .io_in_5_Im       (fft96_in_5_Im ),
                       .io_in_6_Re       (fft96_in_6_Re ),
                       .io_in_6_Im       (fft96_in_6_Im ),
                       .io_in_7_Re       (fft96_in_7_Re ),
                       .io_in_7_Im       (fft96_in_7_Im ),
                       .io_in_8_Re       (fft96_in_8_Re ),
                       .io_in_8_Im       (fft96_in_8_Im ),
                       .io_in_9_Re       (fft96_in_9_Re ),
                       .io_in_9_Im       (fft96_in_9_Im ),
                       .io_in_10_Re      (fft96_in_10_Re),
                       .io_in_10_Im      (fft96_in_10_Im),
                       .io_in_11_Re      (fft96_in_11_Re),
                       .io_in_11_Im      (fft96_in_11_Im),
                       .io_in_12_Re      (fft96_in_12_Re),
                       .io_in_12_Im      (fft96_in_12_Im),
                       .io_in_13_Re      (fft96_in_13_Re),
                       .io_in_13_Im      (fft96_in_13_Im),
                       .io_in_14_Re      (fft96_in_14_Re),
                       .io_in_14_Im      (fft96_in_14_Im),
                       .io_in_15_Re      (fft96_in_15_Re),
                       .io_in_15_Im      (fft96_in_15_Im),
                       .io_in_16_Re      (fft96_in_16_Re),
                       .io_in_16_Im      (fft96_in_16_Im),
                       .io_in_17_Re      (fft96_in_17_Re),
                       .io_in_17_Im      (fft96_in_17_Im),
                       .io_in_18_Re      (fft96_in_18_Re),
                       .io_in_18_Im      (fft96_in_18_Im),
                       .io_in_19_Re      (fft96_in_19_Re),
                       .io_in_19_Im      (fft96_in_19_Im),
                       .io_in_20_Re      (fft96_in_20_Re),
                       .io_in_20_Im      (fft96_in_20_Im),
                       .io_in_21_Re      (fft96_in_21_Re),
                       .io_in_21_Im      (fft96_in_21_Im),
                       .io_in_22_Re      (fft96_in_22_Re),
                       .io_in_22_Im      (fft96_in_22_Im),
                       .io_in_23_Re      (fft96_in_23_Re),
                       .io_in_23_Im      (fft96_in_23_Im),
                       .io_in_24_Re      (fft96_in_24_Re),
                       .io_in_24_Im      (fft96_in_24_Im),
                       .io_in_25_Re      (fft96_in_25_Re),
                       .io_in_25_Im      (fft96_in_25_Im),
                       .io_in_26_Re      (fft96_in_26_Re),
                       .io_in_26_Im      (fft96_in_26_Im),
                       .io_in_27_Re      (fft96_in_27_Re),
                       .io_in_27_Im      (fft96_in_27_Im),
                       .io_in_28_Re      (fft96_in_28_Re),
                       .io_in_28_Im      (fft96_in_28_Im),
                       .io_in_29_Re      (fft96_in_29_Re),
                       .io_in_29_Im      (fft96_in_29_Im),
                       .io_in_30_Re      (fft96_in_30_Re),
                       .io_in_30_Im      (fft96_in_30_Im),
                       .io_in_31_Re      (fft96_in_31_Re),
                       .io_in_31_Im      (fft96_in_31_Im),
                       .io_in_32_Re      (fft96_in_32_Re),
                       .io_in_32_Im      (fft96_in_32_Im),
                       .io_in_33_Re      (fft96_in_33_Re),
                       .io_in_33_Im      (fft96_in_33_Im),
                       .io_in_34_Re      (fft96_in_34_Re),
                       .io_in_34_Im      (fft96_in_34_Im),
                       .io_in_35_Re      (fft96_in_35_Re),
                       .io_in_35_Im      (fft96_in_35_Im),
                       .io_in_36_Re      (fft96_in_36_Re),
                       .io_in_36_Im      (fft96_in_36_Im),
                       .io_in_37_Re      (fft96_in_37_Re),
                       .io_in_37_Im      (fft96_in_37_Im),
                       .io_in_38_Re      (fft96_in_38_Re),
                       .io_in_38_Im      (fft96_in_38_Im),
                       .io_in_39_Re      (fft96_in_39_Re),
                       .io_in_39_Im      (fft96_in_39_Im),
                       .io_in_40_Re      (fft96_in_40_Re),
                       .io_in_40_Im      (fft96_in_40_Im),
                       .io_in_41_Re      (fft96_in_41_Re),
                       .io_in_41_Im      (fft96_in_41_Im),
                       .io_in_42_Re      (fft96_in_42_Re),
                       .io_in_42_Im      (fft96_in_42_Im),
                       .io_in_43_Re      (fft96_in_43_Re),
                       .io_in_43_Im      (fft96_in_43_Im),
                       .io_in_44_Re      (fft96_in_44_Re),
                       .io_in_44_Im      (fft96_in_44_Im),
                       .io_in_45_Re      (fft96_in_45_Re),
                       .io_in_45_Im      (fft96_in_45_Im),
                       .io_in_46_Re      (fft96_in_46_Re),
                       .io_in_46_Im      (fft96_in_46_Im),
                       .io_in_47_Re      (fft96_in_47_Re),
                       .io_in_47_Im      (fft96_in_47_Im),
                       .io_in_48_Re      (fft96_in_48_Re),
                       .io_in_48_Im      (fft96_in_48_Im),
                       .io_in_49_Re      (fft96_in_49_Re),
                       .io_in_49_Im      (fft96_in_49_Im),
                       .io_in_50_Re      (fft96_in_50_Re),
                       .io_in_50_Im      (fft96_in_50_Im),
                       .io_in_51_Re      (fft96_in_51_Re),
                       .io_in_51_Im      (fft96_in_51_Im),
                       .io_in_52_Re      (fft96_in_52_Re),
                       .io_in_52_Im      (fft96_in_52_Im),
                       .io_in_53_Re      (fft96_in_53_Re),
                       .io_in_53_Im      (fft96_in_53_Im),
                       .io_in_54_Re      (fft96_in_54_Re),
                       .io_in_54_Im      (fft96_in_54_Im),
                       .io_in_55_Re      (fft96_in_55_Re),
                       .io_in_55_Im      (fft96_in_55_Im),
                       .io_in_56_Re      (fft96_in_56_Re),
                       .io_in_56_Im      (fft96_in_56_Im),
                       .io_in_57_Re      (fft96_in_57_Re),
                       .io_in_57_Im      (fft96_in_57_Im),
                       .io_in_58_Re      (fft96_in_58_Re),
                       .io_in_58_Im      (fft96_in_58_Im),
                       .io_in_59_Re      (fft96_in_59_Re),
                       .io_in_59_Im      (fft96_in_59_Im),
                       .io_in_60_Re      (fft96_in_60_Re),
                       .io_in_60_Im      (fft96_in_60_Im),
                       .io_in_61_Re      (fft96_in_61_Re),
                       .io_in_61_Im      (fft96_in_61_Im),
                       .io_in_62_Re      (fft96_in_62_Re),
                       .io_in_62_Im      (fft96_in_62_Im),
                       .io_in_63_Re      (fft96_in_63_Re),
                       .io_in_63_Im      (fft96_in_63_Im),
                       .io_in_64_Re      (fft96_in_64_Re),
                       .io_in_64_Im      (fft96_in_64_Im),
                       .io_in_65_Re      (fft96_in_65_Re),
                       .io_in_65_Im      (fft96_in_65_Im),
                       .io_in_66_Re      (fft96_in_66_Re),
                       .io_in_66_Im      (fft96_in_66_Im),
                       .io_in_67_Re      (fft96_in_67_Re),
                       .io_in_67_Im      (fft96_in_67_Im),
                       .io_in_68_Re      (fft96_in_68_Re),
                       .io_in_68_Im      (fft96_in_68_Im),
                       .io_in_69_Re      (fft96_in_69_Re),
                       .io_in_69_Im      (fft96_in_69_Im),
                       .io_in_70_Re      (fft96_in_70_Re),
                       .io_in_70_Im      (fft96_in_70_Im),
                       .io_in_71_Re      (fft96_in_71_Re),
                       .io_in_71_Im      (fft96_in_71_Im),
                       .io_in_72_Re      (fft96_in_72_Re),
                       .io_in_72_Im      (fft96_in_72_Im),
                       .io_in_73_Re      (fft96_in_73_Re),
                       .io_in_73_Im      (fft96_in_73_Im),
                       .io_in_74_Re      (fft96_in_74_Re),
                       .io_in_74_Im      (fft96_in_74_Im),
                       .io_in_75_Re      (fft96_in_75_Re),
                       .io_in_75_Im      (fft96_in_75_Im),
                       .io_in_76_Re      (fft96_in_76_Re),
                       .io_in_76_Im      (fft96_in_76_Im),
                       .io_in_77_Re      (fft96_in_77_Re),
                       .io_in_77_Im      (fft96_in_77_Im),
                       .io_in_78_Re      (fft96_in_78_Re),
                       .io_in_78_Im      (fft96_in_78_Im),
                       .io_in_79_Re      (fft96_in_79_Re),
                       .io_in_79_Im      (fft96_in_79_Im),
                       .io_in_80_Re      (fft96_in_80_Re),
                       .io_in_80_Im      (fft96_in_80_Im),
                       .io_in_81_Re      (fft96_in_81_Re),
                       .io_in_81_Im      (fft96_in_81_Im),
                       .io_in_82_Re      (fft96_in_82_Re),
                       .io_in_82_Im      (fft96_in_82_Im),
                       .io_in_83_Re      (fft96_in_83_Re),
                       .io_in_83_Im      (fft96_in_83_Im),
                       .io_in_84_Re      (fft96_in_84_Re),
                       .io_in_84_Im      (fft96_in_84_Im),
                       .io_in_85_Re      (fft96_in_85_Re),
                       .io_in_85_Im      (fft96_in_85_Im),
                       .io_in_86_Re      (fft96_in_86_Re),
                       .io_in_86_Im      (fft96_in_86_Im),
                       .io_in_87_Re      (fft96_in_87_Re),
                       .io_in_87_Im      (fft96_in_87_Im),
                       .io_in_88_Re      (fft96_in_88_Re),
                       .io_in_88_Im      (fft96_in_88_Im),
                       .io_in_89_Re      (fft96_in_89_Re),
                       .io_in_89_Im      (fft96_in_89_Im),
                       .io_in_90_Re      (fft96_in_90_Re),
                       .io_in_90_Im      (fft96_in_90_Im),
                       .io_in_91_Re      (fft96_in_91_Re),
                       .io_in_91_Im      (fft96_in_91_Im),
                       .io_in_92_Re      (fft96_in_92_Re),
                       .io_in_92_Im      (fft96_in_92_Im),
                       .io_in_93_Re      (fft96_in_93_Re),
                       .io_in_93_Im      (fft96_in_93_Im),
                       .io_in_94_Re      (fft96_in_94_Re),
                       .io_in_94_Im      (fft96_in_94_Im),
                       .io_in_95_Re      (fft96_in_95_Re),
                       .io_in_95_Im      (fft96_in_95_Im),
                       .io_in_ready      (fft96_in_ready    ),
                       .io_out_validate  (fft96_out_validate),
                       .io_out_0_Re      (fft96_out_0_Re ),
                       .io_out_0_Im      (fft96_out_0_Im ),
                       .io_out_1_Re      (fft96_out_1_Re ),
                       .io_out_1_Im      (fft96_out_1_Im ),
                       .io_out_2_Re      (fft96_out_2_Re ),
                       .io_out_2_Im      (fft96_out_2_Im ),
                       .io_out_3_Re      (fft96_out_3_Re ),
                       .io_out_3_Im      (fft96_out_3_Im ),
                       .io_out_4_Re      (fft96_out_4_Re ),
                       .io_out_4_Im      (fft96_out_4_Im ),
                       .io_out_5_Re      (fft96_out_5_Re ),
                       .io_out_5_Im      (fft96_out_5_Im ),
                       .io_out_6_Re      (fft96_out_6_Re ),
                       .io_out_6_Im      (fft96_out_6_Im ),
                       .io_out_7_Re      (fft96_out_7_Re ),
                       .io_out_7_Im      (fft96_out_7_Im ),
                       .io_out_8_Re      (fft96_out_8_Re ),
                       .io_out_8_Im      (fft96_out_8_Im ),
                       .io_out_9_Re      (fft96_out_9_Re ),
                       .io_out_9_Im      (fft96_out_9_Im ),
                       .io_out_10_Re     (fft96_out_10_Re),
                       .io_out_10_Im     (fft96_out_10_Im),
                       .io_out_11_Re     (fft96_out_11_Re),
                       .io_out_11_Im     (fft96_out_11_Im),
                       .io_out_12_Re     (fft96_out_12_Re),
                       .io_out_12_Im     (fft96_out_12_Im),
                       .io_out_13_Re     (fft96_out_13_Re),
                       .io_out_13_Im     (fft96_out_13_Im),
                       .io_out_14_Re     (fft96_out_14_Re),
                       .io_out_14_Im     (fft96_out_14_Im),
                       .io_out_15_Re     (fft96_out_15_Re),
                       .io_out_15_Im     (fft96_out_15_Im),
                       .io_out_16_Re     (fft96_out_16_Re),
                       .io_out_16_Im     (fft96_out_16_Im),
                       .io_out_17_Re     (fft96_out_17_Re),
                       .io_out_17_Im     (fft96_out_17_Im),
                       .io_out_18_Re     (fft96_out_18_Re),
                       .io_out_18_Im     (fft96_out_18_Im),
                       .io_out_19_Re     (fft96_out_19_Re),
                       .io_out_19_Im     (fft96_out_19_Im),
                       .io_out_20_Re     (fft96_out_20_Re),
                       .io_out_20_Im     (fft96_out_20_Im),
                       .io_out_21_Re     (fft96_out_21_Re),
                       .io_out_21_Im     (fft96_out_21_Im),
                       .io_out_22_Re     (fft96_out_22_Re),
                       .io_out_22_Im     (fft96_out_22_Im),
                       .io_out_23_Re     (fft96_out_23_Re),
                       .io_out_23_Im     (fft96_out_23_Im),
                       .io_out_24_Re     (fft96_out_24_Re),
                       .io_out_24_Im     (fft96_out_24_Im),
                       .io_out_25_Re     (fft96_out_25_Re),
                       .io_out_25_Im     (fft96_out_25_Im),
                       .io_out_26_Re     (fft96_out_26_Re),
                       .io_out_26_Im     (fft96_out_26_Im),
                       .io_out_27_Re     (fft96_out_27_Re),
                       .io_out_27_Im     (fft96_out_27_Im),
                       .io_out_28_Re     (fft96_out_28_Re),
                       .io_out_28_Im     (fft96_out_28_Im),
                       .io_out_29_Re     (fft96_out_29_Re),
                       .io_out_29_Im     (fft96_out_29_Im),
                       .io_out_30_Re     (fft96_out_30_Re),
                       .io_out_30_Im     (fft96_out_30_Im),
                       .io_out_31_Re     (fft96_out_31_Re),
                       .io_out_31_Im     (fft96_out_31_Im),
                       .io_out_32_Re     (fft96_out_32_Re),
                       .io_out_32_Im     (fft96_out_32_Im),
                       .io_out_33_Re     (fft96_out_33_Re),
                       .io_out_33_Im     (fft96_out_33_Im),
                       .io_out_34_Re     (fft96_out_34_Re),
                       .io_out_34_Im     (fft96_out_34_Im),
                       .io_out_35_Re     (fft96_out_35_Re),
                       .io_out_35_Im     (fft96_out_35_Im),
                       .io_out_36_Re     (fft96_out_36_Re),
                       .io_out_36_Im     (fft96_out_36_Im),
                       .io_out_37_Re     (fft96_out_37_Re),
                       .io_out_37_Im     (fft96_out_37_Im),
                       .io_out_38_Re     (fft96_out_38_Re),
                       .io_out_38_Im     (fft96_out_38_Im),
                       .io_out_39_Re     (fft96_out_39_Re),
                       .io_out_39_Im     (fft96_out_39_Im),
                       .io_out_40_Re     (fft96_out_40_Re),
                       .io_out_40_Im     (fft96_out_40_Im),
                       .io_out_41_Re     (fft96_out_41_Re),
                       .io_out_41_Im     (fft96_out_41_Im),
                       .io_out_42_Re     (fft96_out_42_Re),
                       .io_out_42_Im     (fft96_out_42_Im),
                       .io_out_43_Re     (fft96_out_43_Re),
                       .io_out_43_Im     (fft96_out_43_Im),
                       .io_out_44_Re     (fft96_out_44_Re),
                       .io_out_44_Im     (fft96_out_44_Im),
                       .io_out_45_Re     (fft96_out_45_Re),
                       .io_out_45_Im     (fft96_out_45_Im),
                       .io_out_46_Re     (fft96_out_46_Re),
                       .io_out_46_Im     (fft96_out_46_Im),
                       .io_out_47_Re     (fft96_out_47_Re),
                       .io_out_47_Im     (fft96_out_47_Im),
                       .io_out_48_Re     (fft96_out_48_Re),
                       .io_out_48_Im     (fft96_out_48_Im),
                       .io_out_49_Re     (fft96_out_49_Re),
                       .io_out_49_Im     (fft96_out_49_Im),
                       .io_out_50_Re     (fft96_out_50_Re),
                       .io_out_50_Im     (fft96_out_50_Im),
                       .io_out_51_Re     (fft96_out_51_Re),
                       .io_out_51_Im     (fft96_out_51_Im),
                       .io_out_52_Re     (fft96_out_52_Re),
                       .io_out_52_Im     (fft96_out_52_Im),
                       .io_out_53_Re     (fft96_out_53_Re),
                       .io_out_53_Im     (fft96_out_53_Im),
                       .io_out_54_Re     (fft96_out_54_Re),
                       .io_out_54_Im     (fft96_out_54_Im),
                       .io_out_55_Re     (fft96_out_55_Re),
                       .io_out_55_Im     (fft96_out_55_Im),
                       .io_out_56_Re     (fft96_out_56_Re),
                       .io_out_56_Im     (fft96_out_56_Im),
                       .io_out_57_Re     (fft96_out_57_Re),
                       .io_out_57_Im     (fft96_out_57_Im),
                       .io_out_58_Re     (fft96_out_58_Re),
                       .io_out_58_Im     (fft96_out_58_Im),
                       .io_out_59_Re     (fft96_out_59_Re),
                       .io_out_59_Im     (fft96_out_59_Im),
                       .io_out_60_Re     (fft96_out_60_Re),
                       .io_out_60_Im     (fft96_out_60_Im),
                       .io_out_61_Re     (fft96_out_61_Re),
                       .io_out_61_Im     (fft96_out_61_Im),
                       .io_out_62_Re     (fft96_out_62_Re),
                       .io_out_62_Im     (fft96_out_62_Im),
                       .io_out_63_Re     (fft96_out_63_Re),
                       .io_out_63_Im     (fft96_out_63_Im),
                       .io_out_64_Re     (fft96_out_64_Re),
                       .io_out_64_Im     (fft96_out_64_Im),
                       .io_out_65_Re     (fft96_out_65_Re),
                       .io_out_65_Im     (fft96_out_65_Im),
                       .io_out_66_Re     (fft96_out_66_Re),
                       .io_out_66_Im     (fft96_out_66_Im),
                       .io_out_67_Re     (fft96_out_67_Re),
                       .io_out_67_Im     (fft96_out_67_Im),
                       .io_out_68_Re     (fft96_out_68_Re),
                       .io_out_68_Im     (fft96_out_68_Im),
                       .io_out_69_Re     (fft96_out_69_Re),
                       .io_out_69_Im     (fft96_out_69_Im),
                       .io_out_70_Re     (fft96_out_70_Re),
                       .io_out_70_Im     (fft96_out_70_Im),
                       .io_out_71_Re     (fft96_out_71_Re),
                       .io_out_71_Im     (fft96_out_71_Im),
                       .io_out_72_Re     (fft96_out_72_Re),
                       .io_out_72_Im     (fft96_out_72_Im),
                       .io_out_73_Re     (fft96_out_73_Re),
                       .io_out_73_Im     (fft96_out_73_Im),
                       .io_out_74_Re     (fft96_out_74_Re),
                       .io_out_74_Im     (fft96_out_74_Im),
                       .io_out_75_Re     (fft96_out_75_Re),
                       .io_out_75_Im     (fft96_out_75_Im),
                       .io_out_76_Re     (fft96_out_76_Re),
                       .io_out_76_Im     (fft96_out_76_Im),
                       .io_out_77_Re     (fft96_out_77_Re),
                       .io_out_77_Im     (fft96_out_77_Im),
                       .io_out_78_Re     (fft96_out_78_Re),
                       .io_out_78_Im     (fft96_out_78_Im),
                       .io_out_79_Re     (fft96_out_79_Re),
                       .io_out_79_Im     (fft96_out_79_Im),
                       .io_out_80_Re     (fft96_out_80_Re),
                       .io_out_80_Im     (fft96_out_80_Im),
                       .io_out_81_Re     (fft96_out_81_Re),
                       .io_out_81_Im     (fft96_out_81_Im),
                       .io_out_82_Re     (fft96_out_82_Re),
                       .io_out_82_Im     (fft96_out_82_Im),
                       .io_out_83_Re     (fft96_out_83_Re),
                       .io_out_83_Im     (fft96_out_83_Im),
                       .io_out_84_Re     (fft96_out_84_Re),
                       .io_out_84_Im     (fft96_out_84_Im),
                       .io_out_85_Re     (fft96_out_85_Re),
                       .io_out_85_Im     (fft96_out_85_Im),
                       .io_out_86_Re     (fft96_out_86_Re),
                       .io_out_86_Im     (fft96_out_86_Im),
                       .io_out_87_Re     (fft96_out_87_Re),
                       .io_out_87_Im     (fft96_out_87_Im),
                       .io_out_88_Re     (fft96_out_88_Re),
                       .io_out_88_Im     (fft96_out_88_Im),
                       .io_out_89_Re     (fft96_out_89_Re),
                       .io_out_89_Im     (fft96_out_89_Im),
                       .io_out_90_Re     (fft96_out_90_Re),
                       .io_out_90_Im     (fft96_out_90_Im),
                       .io_out_91_Re     (fft96_out_91_Re),
                       .io_out_91_Im     (fft96_out_91_Im),
                       .io_out_92_Re     (fft96_out_92_Re),
                       .io_out_92_Im     (fft96_out_92_Im),
                       .io_out_93_Re     (fft96_out_93_Re),
                       .io_out_93_Im     (fft96_out_93_Im),
                       .io_out_94_Re     (fft96_out_94_Re),
                       .io_out_94_Im     (fft96_out_94_Im),
                       .io_out_95_Re     (fft96_out_95_Re),
                       .io_out_95_Im     (fft96_out_95_Im));

endmodule
