Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: proje1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "proje1.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "proje1"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : proje1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/jeas/Microeletronica/Lab 4 2/proje1/counter.vhd" in Library work.
Entity <counter> compiled.
Entity <counter> (Architecture <hardware>) compiled.
Compiling vhdl file "/home/jeas/Microeletronica/Lab 4 2/proje1/display.vhd" in Library work.
Architecture hardware of Entity display is up to date.
Compiling vhdl file "/home/jeas/Microeletronica/Lab 4 2/proje1/proje1.vhd" in Library work.
Architecture hardware of Entity proje1 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <proje1> in library <work> (architecture <hardware>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <hardware>) with generics.
	Fmax = 8
	J = 6
	N = 10

Analyzing hierarchy for entity <display> in library <work> (architecture <hardware>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <proje1> in library <work> (Architecture <hardware>).
Entity <proje1> analyzed. Unit <proje1> generated.

Analyzing generic Entity <counter> in library <work> (Architecture <hardware>).
	Fmax = 8
	J = 6
	N = 10
WARNING:Xst:819 - "/home/jeas/Microeletronica/Lab 4 2/proje1/counter.vhd" line 23: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <vel>
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <display> in library <work> (Architecture <hardware>).
Entity <display> analyzed. Unit <display> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter>.
    Related source file is "/home/jeas/Microeletronica/Lab 4 2/proje1/counter.vhd".
    Found 1-of-4 decoder for signal <atraso$mux0000> created at line 29.
    Found 4-bit register for signal <cont_clk>.
    Found 4-bit adder for signal <cont_clk$addsub0000> created at line 46.
    Found 3-bit register for signal <dezmin>.
    Found 3-bit adder for signal <dezmin$addsub0000> created at line 60.
    Found 3-bit register for signal <dezseg>.
    Found 4-bit adder for signal <dezseg$add0000> created at line 49.
    Found 3-bit adder for signal <dezseg$addsub0000> created at line 52.
    Found 4-bit register for signal <unimin>.
    Found 4-bit adder for signal <unimin$addsub0000> created at line 56.
    Found 4-bit comparator less for signal <unimin$cmp_lt0000> created at line 45.
    Found 4-bit up counter for signal <uniseg>.
    Summary:
	inferred   1 Counter(s).
	inferred  14 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Decoder(s).
Unit <counter> synthesized.


Synthesizing Unit <display>.
    Related source file is "/home/jeas/Microeletronica/Lab 4 2/proje1/display.vhd".
    Found 16x7-bit ROM for signal <led$mux0002>.
    Found 7-bit register for signal <led>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <display> synthesized.


Synthesizing Unit <proje1>.
    Related source file is "/home/jeas/Microeletronica/Lab 4 2/proje1/proje1.vhd".
WARNING:Xst:646 - Signal <uniseg<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <unimin<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dezseg<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dezmin<31:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <anodo>.
    Found 7-bit up counter for signal <cont_clk>.
    Found 4-bit register for signal <number>.
    Found 3-bit register for signal <sel_led>.
    Found 7-bit adder for signal <sel_led$add0000> created at line 50.
    Found 3-bit adder for signal <sel_led$addsub0000> created at line 53.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <proje1> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 3
 4-bit adder                                           : 3
 7-bit adder                                           : 1
# Counters                                             : 2
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 8
 3-bit register                                        : 3
 4-bit register                                        : 4
 7-bit register                                        : 1
# Comparators                                          : 1
 4-bit comparator less                                 : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 7
 3-bit adder                                           : 3
 4-bit adder                                           : 3
 7-bit adder                                           : 1
# Counters                                             : 2
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 1
 4-bit comparator less                                 : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <proje1> ...

Optimizing unit <counter> ...

Optimizing unit <display> ...
WARNING:Xst:1293 - FF/Latch <sel_led_2> has a constant value of 0 in block <proje1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sel_led_2> has a constant value of 0 in block <proje1>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block proje1, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : proje1.ngr
Top Level Output File Name         : proje1
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 90
#      INV                         : 3
#      LUT2                        : 16
#      LUT2_D                      : 1
#      LUT2_L                      : 4
#      LUT3                        : 13
#      LUT3_L                      : 2
#      LUT4                        : 43
#      LUT4_D                      : 5
#      LUT4_L                      : 1
#      MUXF5                       : 2
# FlipFlops/Latches                : 42
#      FD                          : 6
#      FDCE                        : 18
#      FDR                         : 11
#      FDS                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 4
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       46  out of   4656     0%  
 Number of Slice Flip Flops:             42  out of   9312     0%  
 Number of 4 input LUTs:                 88  out of   9312     0%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    232     6%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 18    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.617ns (Maximum Frequency: 178.031MHz)
   Minimum input arrival time before clock: 3.675ns
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.617ns (frequency: 178.031MHz)
  Total number of paths / destination ports: 519 / 74
-------------------------------------------------------------------------
Delay:               5.617ns (Levels of Logic = 3)
  Source:            cont_clk_0 (FF)
  Destination:       anodo_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cont_clk_0 to anodo_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.646  cont_clk_0 (cont_clk_0)
     LUT4:I3->O            2   0.612   0.383  cont_clk_cmp_eq0000_SW1 (N63)
     LUT4:I3->O           19   0.612   0.991  cont_clk_cmp_eq0000 (cont_clk_cmp_eq0000)
     LUT2:I1->O            3   0.612   0.451  sel_led_mux0000<0>1 (sel_led_mux0000<0>)
     FDS:S                     0.795          anodo_1
    ----------------------------------------
    Total                      5.617ns (3.145ns logic, 2.472ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 22
-------------------------------------------------------------------------
Offset:              3.675ns (Levels of Logic = 3)
  Source:            vel<0> (PAD)
  Destination:       Contador/cont_clk_3 (FF)
  Destination Clock: clk rising

  Data Path: vel<0> to Contador/cont_clk_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.106   0.690  vel_0_IBUF (vel_0_IBUF)
     LUT4:I0->O            1   0.612   0.387  Contador/cont_clk_mux0001<0>2_SW1 (N5)
     LUT4:I2->O            1   0.612   0.000  Contador/cont_clk_mux0001<0>2 (Contador/cont_clk_mux0001<0>)
     FDCE:D                    0.268          Contador/cont_clk_3
    ----------------------------------------
    Total                      3.675ns (2.598ns logic, 1.077ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            anodo_2 (FF)
  Destination:       anodo<2> (PAD)
  Source Clock:      clk rising

  Data Path: anodo_2 to anodo<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              3   0.514   0.451  anodo_2 (anodo_2)
     OBUF:I->O                 3.169          anodo_2_OBUF (anodo<2>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.79 secs
 
--> 


Total memory usage is 499604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

