Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Dec 25 03:31:32 2020
| Host         : LAPTOP-UQ8C5SEE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (21)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.019        0.000                      0                  941        0.252        0.000                      0                  941        4.500        0.000                       0                   419  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.019        0.000                      0                  941        0.252        0.000                      0                  941        4.500        0.000                       0                   419  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.019ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[10][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 2.759ns (31.179%)  route 6.090ns (68.821%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.885    13.927    mips/d/rf/D[7]
    SLICE_X57Y21         FDRE                                         r  mips/d/rf/rFile_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.441    14.782    mips/d/rf/clk_IBUF_BUFG
    SLICE_X57Y21         FDRE                                         r  mips/d/rf/rFile_reg[10][7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y21         FDRE (Setup_fdre_C_D)       -0.061    14.946    mips/d/rf/rFile_reg[10][7]
  -------------------------------------------------------------------
                         required time                         14.946    
                         arrival time                         -13.927    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[15][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 2.759ns (31.137%)  route 6.102ns (68.863%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.897    13.939    mips/d/rf/D[7]
    SLICE_X57Y19         FDRE                                         r  mips/d/rf/rFile_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.442    14.783    mips/d/rf/clk_IBUF_BUFG
    SLICE_X57Y19         FDRE                                         r  mips/d/rf/rFile_reg[15][7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X57Y19         FDRE (Setup_fdre_C_D)       -0.040    14.968    mips/d/rf/rFile_reg[15][7]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -13.939    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 2.759ns (31.148%)  route 6.099ns (68.852%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.894    13.936    mips/d/rf/D[7]
    SLICE_X55Y16         FDRE                                         r  mips/d/rf/rFile_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.445    14.786    mips/d/rf/clk_IBUF_BUFG
    SLICE_X55Y16         FDRE                                         r  mips/d/rf/rFile_reg[12][7]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X55Y16         FDRE (Setup_fdre_C_D)       -0.058    14.967    mips/d/rf/rFile_reg[12][7]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[13][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.840ns  (logic 2.759ns (31.210%)  route 6.081ns (68.790%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.877    13.918    mips/d/rf/D[7]
    SLICE_X57Y15         FDRE                                         r  mips/d/rf/rFile_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.447    14.788    mips/d/rf/clk_IBUF_BUFG
    SLICE_X57Y15         FDRE                                         r  mips/d/rf/rFile_reg[13][7]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X57Y15         FDRE (Setup_fdre_C_D)       -0.058    14.955    mips/d/rf/rFile_reg[13][7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -13.918    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.037ns  (required time - arrival time)
  Source:                 curr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[8][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.756ns  (logic 2.984ns (34.081%)  route 5.772ns (65.919%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDSE                                         r  curr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  curr_reg[4]/Q
                         net (fo=21, routed)          0.884     6.481    mips/d/alu1/curr[4]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.633 r  mips/d/alu1/inst_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.665     7.298    b4/inst_OBUF[1]
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.630 r  b4/dMem[15][5]_i_2/O
                         net (fo=40, routed)          1.044     8.674    mips/d/rf/result0_carry__0_i_20_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  mips/d/rf/result0_carry_i_42/O
                         net (fo=1, routed)           0.000     8.798    mips/d/rf/result0_carry_i_42_n_0
    SLICE_X57Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.015 r  mips/d/rf/result0_carry_i_33/O
                         net (fo=2, routed)           0.746     9.761    mips/d/rf/result0_carry_i_33_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I3_O)        0.299    10.060 r  mips/d/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    mips/d/alu1/S[1]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.593 r  mips/d/alu1/result0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.593    mips/d/alu1/result0_carry_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.812 r  mips/d/alu1/result0_carry__0/O[0]
                         net (fo=2, routed)           1.096    11.908    mips/d/alu1/data2[4]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.325    12.233 r  mips/d/alu1/rFile[15][4]_i_3/O
                         net (fo=1, routed)           0.410    12.642    b4/rFile_reg[15][4]_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.327    12.969 r  b4/rFile[15][4]_i_1/O
                         net (fo=16, routed)          0.928    13.897    mips/d/rf/D[4]
    SLICE_X55Y24         FDRE                                         r  mips/d/rf/rFile_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.435    14.776    mips/d/rf/clk_IBUF_BUFG
    SLICE_X55Y24         FDRE                                         r  mips/d/rf/rFile_reg[8][4]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y24         FDRE (Setup_fdre_C_D)       -0.067    14.934    mips/d/rf/rFile_reg[8][4]
  -------------------------------------------------------------------
                         required time                         14.934    
                         arrival time                         -13.897    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 curr_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.693ns  (logic 2.890ns (33.244%)  route 5.803ns (66.756%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X58Y22         FDSE                                         r  curr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDSE (Prop_fdse_C_Q)         0.456     5.597 f  curr_reg[4]/Q
                         net (fo=21, routed)          0.884     6.481    mips/d/alu1/curr[4]
    SLICE_X58Y21         LUT5 (Prop_lut5_I0_O)        0.152     6.633 r  mips/d/alu1/inst_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.665     7.298    b4/inst_OBUF[1]
    SLICE_X55Y21         LUT4 (Prop_lut4_I3_O)        0.332     7.630 r  b4/dMem[15][5]_i_2/O
                         net (fo=40, routed)          1.044     8.674    mips/d/rf/result0_carry__0_i_20_0
    SLICE_X57Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.798 r  mips/d/rf/result0_carry_i_42/O
                         net (fo=1, routed)           0.000     8.798    mips/d/rf/result0_carry_i_42_n_0
    SLICE_X57Y14         MUXF7 (Prop_muxf7_I1_O)      0.217     9.015 r  mips/d/rf/result0_carry_i_33/O
                         net (fo=2, routed)           0.746     9.761    mips/d/rf/result0_carry_i_33_n_0
    SLICE_X56Y17         LUT6 (Prop_lut6_I3_O)        0.299    10.060 r  mips/d/rf/result0_carry_i_7/O
                         net (fo=1, routed)           0.000    10.060    mips/d/alu1/S[1]
    SLICE_X56Y17         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.703 r  mips/d/alu1/result0_carry/O[3]
                         net (fo=2, routed)           0.800    11.503    mips/d/alu1/data2[3]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.335    11.838 r  mips/d/alu1/rFile[15][3]_i_4/O
                         net (fo=1, routed)           0.541    12.379    b4/rFile_reg[15][3]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.332    12.711 r  b4/rFile[15][3]_i_1/O
                         net (fo=16, routed)          1.124    13.835    mips/d/rf/D[3]
    SLICE_X57Y16         FDRE                                         r  mips/d/rf/rFile_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.446    14.787    mips/d/rf/clk_IBUF_BUFG
    SLICE_X57Y16         FDRE                                         r  mips/d/rf/rFile_reg[8][3]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)       -0.102    14.910    mips/d/rf/rFile_reg[8][3]
  -------------------------------------------------------------------
                         required time                         14.910    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.118ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.781ns  (logic 2.759ns (31.419%)  route 6.022ns (68.581%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.818    13.860    mips/d/rf/D[7]
    SLICE_X55Y19         FDRE                                         r  mips/d/rf/rFile_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.441    14.782    mips/d/rf/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  mips/d/rf/rFile_reg[2][7]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X55Y19         FDRE (Setup_fdre_C_D)       -0.043    14.978    mips/d/rf/rFile_reg[2][7]
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                         -13.860    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[7][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.772ns  (logic 2.759ns (31.453%)  route 6.013ns (68.547%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.808    13.850    mips/d/rf/D[7]
    SLICE_X56Y21         FDRE                                         r  mips/d/rf/rFile_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.441    14.782    mips/d/rf/clk_IBUF_BUFG
    SLICE_X56Y21         FDRE                                         r  mips/d/rf/rFile_reg[7][7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_D)       -0.028    14.979    mips/d/rf/rFile_reg[7][7]
  -------------------------------------------------------------------
                         required time                         14.979    
                         arrival time                         -13.850    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.771ns  (logic 2.759ns (31.457%)  route 6.012ns (68.543%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.807    13.849    mips/d/rf/D[7]
    SLICE_X55Y18         FDRE                                         r  mips/d/rf/rFile_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.442    14.783    mips/d/rf/clk_IBUF_BUFG
    SLICE_X55Y18         FDRE                                         r  mips/d/rf/rFile_reg[3][7]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y18         FDRE (Setup_fdre_C_D)       -0.040    14.982    mips/d/rf/rFile_reg[3][7]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -13.849    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 b4/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/d/rf/rFile_reg[14][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.761ns  (logic 2.759ns (31.491%)  route 6.002ns (68.508%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.557     5.078    b4/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  b4/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.419     5.497 f  b4/FSM_sequential_state_reg[1]/Q
                         net (fo=24, routed)          0.627     6.124    b4/state[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.299     6.423 r  b4/curr[4]_i_8/O
                         net (fo=11, routed)          0.688     7.111    b4/FSM_sequential_state_reg[0]_0
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  b4/dMem[15][1]_i_2/O
                         net (fo=66, routed)          1.160     8.395    mips/d/rf/dMem_reg[15][7]_i_14_0
    SLICE_X56Y14         LUT6 (Prop_lut6_I2_O)        0.124     8.519 f  mips/d/rf/result0_carry_i_19/O
                         net (fo=1, routed)           0.638     9.157    mips/d/rf/result0_carry_i_19_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.281 r  mips/d/rf/result0_carry_i_3/O
                         net (fo=5, routed)           0.579     9.860    mips/d/rf/DI[1]
    SLICE_X57Y17         LUT6 (Prop_lut6_I0_O)        0.124     9.984 r  mips/d/rf/result0__21_carry_i_3/O
                         net (fo=1, routed)           0.000     9.984    mips/d/alu1/curr[4]_i_14_0[1]
    SLICE_X57Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.534 r  mips/d/alu1/result0__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.534    mips/d/alu1/result0__21_carry_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.847 r  mips/d/alu1/result0__21_carry__0/O[3]
                         net (fo=2, routed)           0.977    11.823    mips/d/alu1/data3[7]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.334    12.157 r  mips/d/alu1/rFile[15][7]_i_12/O
                         net (fo=1, routed)           0.536    12.694    b4/rFile_reg[15][7]_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I4_O)        0.348    13.042 r  b4/rFile[15][7]_i_2/O
                         net (fo=16, routed)          0.798    13.839    mips/d/rf/D[7]
    SLICE_X56Y19         FDRE                                         r  mips/d/rf/rFile_reg[14][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         1.442    14.783    mips/d/rf/clk_IBUF_BUFG
    SLICE_X56Y19         FDRE                                         r  mips/d/rf/rFile_reg[14][7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)       -0.028    14.980    mips/d/rf/rFile_reg[14][7]
  -------------------------------------------------------------------
                         required time                         14.980    
                         arrival time                         -13.839    
  -------------------------------------------------------------------
                         slack                                  1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.475    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sevSeg/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.724    sevSeg/count_reg_n_0_[7]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  sevSeg/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    sevSeg/count_reg[4]_i_1_n_4
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     1.989    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    sevSeg/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.474    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  sevSeg/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sevSeg/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.723    sevSeg/count_reg_n_0_[11]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  sevSeg/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    sevSeg/count_reg[8]_i_1_n_4
    SLICE_X65Y13         FDRE                                         r  sevSeg/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     1.988    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  sevSeg/count_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    sevSeg/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.474    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  sevSeg/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sevSeg/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.723    sevSeg/count_reg_n_0_[15]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  sevSeg/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    sevSeg/count_reg[12]_i_1_n_4
    SLICE_X65Y14         FDRE                                         r  sevSeg/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     1.988    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  sevSeg/count_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    sevSeg/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.593     1.476    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  sevSeg/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  sevSeg/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    sevSeg/count_reg_n_0_[3]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  sevSeg/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    sevSeg/count_reg[0]_i_1_n_4
    SLICE_X65Y11         FDRE                                         r  sevSeg/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.864     1.991    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  sevSeg/count_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    sevSeg/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 b3/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b3/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.582     1.465    b3/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  b3/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  b3/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.179     1.786    b3/Q[0]
    SLICE_X61Y26         LUT4 (Prop_lut4_I3_O)        0.042     1.828 r  b3/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    b3/nextState[1]
    SLICE_X61Y26         FDRE                                         r  b3/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.849     1.976    b3/clk_IBUF_BUFG
    SLICE_X61Y26         FDRE                                         r  b3/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.107     1.572    b3/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.475    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sevSeg/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.721    sevSeg/count_reg_n_0_[4]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  sevSeg/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    sevSeg/count_reg[4]_i_1_n_7
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     1.989    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[4]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    sevSeg/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.474    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  sevSeg/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sevSeg/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    sevSeg/count_reg_n_0_[12]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  sevSeg/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    sevSeg/count_reg[12]_i_1_n_7
    SLICE_X65Y14         FDRE                                         r  sevSeg/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     1.988    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  sevSeg/count_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    sevSeg/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.591     1.474    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  sevSeg/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sevSeg/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    sevSeg/count_reg_n_0_[8]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  sevSeg/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    sevSeg/count_reg[8]_i_1_n_7
    SLICE_X65Y13         FDRE                                         r  sevSeg/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.861     1.988    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  sevSeg/count_reg[8]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    sevSeg/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 b0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.581     1.464    b0/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  b0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  b0/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.180     1.786    b0/Q[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I3_O)        0.042     1.828 r  b0/FSM_sequential_state[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.828    b0/nextState[1]
    SLICE_X61Y24         FDRE                                         r  b0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.848     1.975    b0/clk_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  b0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.107     1.571    b0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sevSeg/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sevSeg/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.592     1.475    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  sevSeg/count_reg[6]/Q
                         net (fo=1, routed)           0.109     1.726    sevSeg/count_reg_n_0_[6]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.837 r  sevSeg/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.837    sevSeg/count_reg[4]_i_1_n_5
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=418, routed)         0.862     1.989    sevSeg/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  sevSeg/count_reg[6]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    sevSeg/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   b0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y24   b0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   b0/timer_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y23   b0/timer_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   b0/timer_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   b0/timer_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   b0/timer_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y24   b0/timer_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y25   b0/timer_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   b1/timer_reg[17]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   b1/timer_reg[18]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   b1/timer_reg[19]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   b1/timer_reg[20]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   b1/timer_reg[21]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   b1/timer_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   b1/timer_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y19   mem/dMem_reg[12][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   mem/dMem_reg[5][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   mem/dMem_reg[5][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   b0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   b0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   b0/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y24   b0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   b0/timer_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y23   b0/timer_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   b0/timer_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   b0/timer_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   b0/timer_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   b0/timer_reg[5]/C



