#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Sep 11 20:24:29 2023
# Process ID: 14472
# Current directory: D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu
# Command line: vivado.exe D:\Muhtas1_servo_controller\Basys3_servocontroller_kodu\servocontrollerBays.xpr
# Log file: D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu/vivado.log
# Journal file: D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu/servocontrollerBays.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Downloads/F3BZ2VCIK75BDZ5/ServoControlwithPmodCON3/Servo_interface.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 815.605 ; gain = 186.062
update_compile_order -fileset sources_1
add_files -norecurse D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu/servocontrollerBays.srcs/sources_1/new/servo_interface.v
update_compile_order -fileset sources_1
update_module_reference design_1_Servo_interface_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:module_ref:Servo_interface:1.0 - Servo_interface_0
Adding cell -- xilinx.com:module_ref:sevenseg:1.0 - sevenseg_0
Adding cell -- xilinx.com:module_ref:led_sw:1.0 - led_sw_0
Successfully read diagram <design_1> from BD file <D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu/servocontrollerBays.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu/servocontrollerBays.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Servo_interface_0_0 from Servo_interface_v1_0 1.0 to Servo_interface_v1_0 1.0
Wrote  : <D:\Muhtas1_servo_controller\Basys3_servocontroller_kodu\servocontrollerBays.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Muhtas1_servo_controller/Basys3_servocontroller_kodu/servocontrollerBays.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /sevenseg_0/clock_100Mhz have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_in1_0 
WARNING: [BD 41-927] Following properties on pin /Servo_interface_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /sevenseg_0/clock_100Mhz have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk_in1_0 
WARNING: [BD 41-927] Following properties on pin /Servo_interface_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
save_bd_design
Wrote  : <D:\Muhtas1_servo_controller\Basys3_servocontroller_kodu\servocontrollerBays.srcs\sources_1\bd\design_1\design_1.bd> 
exit
