
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003529                       # Number of seconds simulated
sim_ticks                                  3529380831                       # Number of ticks simulated
final_tick                               533093760768                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 160657                       # Simulator instruction rate (inst/s)
host_op_rate                                   203443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280029                       # Simulator tick rate (ticks/s)
host_mem_usage                               16916032                       # Number of bytes of host memory used
host_seconds                                 12603.63                       # Real time elapsed on the host
sim_insts                                  2024864806                       # Number of instructions simulated
sim_ops                                    2564125284                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        49152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       144384                       # Number of bytes read from this memory
system.physmem.bytes_read::total               196480                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       141312                       # Number of bytes written to this memory
system.physmem.bytes_written::total            141312                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          384                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1128                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1535                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1104                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1104                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       362670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13926522                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       471471                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40909159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                55669821                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       362670                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       471471                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             834141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40038751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40038751                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40038751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       362670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13926522                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       471471                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40909159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               95708572                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8463744                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108836                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2552093                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202603                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1269203                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1206456                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315149                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8817                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200183                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17031586                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108836                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1521605                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3659219                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1082053                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        640734                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565622                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81052                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8376570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.500330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.338951                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4717351     56.32%     56.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365432      4.36%     60.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317977      3.80%     64.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          341847      4.08%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          304063      3.63%     72.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155444      1.86%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          100990      1.21%     75.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269881      3.22%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1803585     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8376570                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367312                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.012299                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369654                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       597035                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3477277                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        57001                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        875594                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507424                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          883                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20207424                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6305                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        875594                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536716                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         250697                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        68751                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363148                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281656                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19519615                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          389                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        178346                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        75850                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27087174                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91001417                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91001417                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10280179                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3295                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1698                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1941733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007294                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25794                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       358730                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18405079                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3293                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14762024                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27956                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6131043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18765137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8376570                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.762299                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907110                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2957384     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1773996     21.18%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1215142     14.51%     70.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763638      9.12%     80.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745554      8.90%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       445282      5.32%     94.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336058      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74272      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65244      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8376570                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108354     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21538     13.78%     83.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26446     16.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136531     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200179      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578504     10.69%     94.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       845213      5.73%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14762024                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.744148                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156343                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010591                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38084915                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24539549                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14346318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14918367                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26371                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       712530                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227394                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        875594                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         177836                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15863                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18408372                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30275                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1941733                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007294                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1695                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11179                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114985                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237086                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14502984                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484597                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259038                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306834                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056465                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            822237                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.713542                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14361093                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14346318                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9356909                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26128005                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695032                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358118                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6169441                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204682                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7500976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631698                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174331                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2976364     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040832     27.21%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834641     11.13%     78.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       426775      5.69%     83.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369669      4.93%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       182171      2.43%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201493      2.69%     93.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101849      1.36%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       367182      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7500976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       367182                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25542562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37694064                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  87174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846374                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846374                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181510                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181510                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65488279                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19670040                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18952534                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8463744                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3057462                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2485573                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210076                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1270067                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1188187                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321413                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8951                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3064081                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16941833                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3057462                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1509600                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3723259                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1123848                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        638367                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1500219                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89881                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8334935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.511341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4611676     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          327493      3.93%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          263971      3.17%     62.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          639711      7.68%     70.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          173329      2.08%     72.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223803      2.69%     74.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162207      1.95%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           90241      1.08%     77.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1842504     22.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8334935                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361242                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.001695                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3206203                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       620582                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3578876                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24521                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904744                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       521544                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4516                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20246631                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         9937                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904744                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3441995                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         135444                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       139220                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3362026                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       351498                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19526276                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2623                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145123                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       109688                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          163                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27336297                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91132581                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91132581                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16714386                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10621852                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4011                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2269                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           969001                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1822303                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       926229                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        14878                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       268569                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18457564                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3871                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14639913                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29686                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6404112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19573245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          631                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8334935                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756452                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.888300                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2912858     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1797045     21.56%     56.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1155234     13.86%     70.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       867321     10.41%     80.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       750824      9.01%     89.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       386113      4.63%     94.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332859      3.99%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62026      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70655      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8334935                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          85971     71.12%     71.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17384     14.38%     85.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17517     14.49%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12195574     83.30%     83.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207781      1.42%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1619      0.01%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1454047      9.93%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       780892      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14639913                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.729721                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             120874                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008256                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37765320                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24865610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14263956                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14760787                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55097                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       722298                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          290                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       238250                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904744                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60804                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8437                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18461437                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        40660                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1822303                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       926229                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2251                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7527                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123884                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       243021                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14404988                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1364420                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234924                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2124041                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2031508                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            759621                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.701964                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14273586                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14263956                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9289553                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26226709                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685301                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354202                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9791666                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12025179                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6436343                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210140                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7430191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.618421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.137877                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2900302     39.03%     39.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2055631     27.67%     66.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       836412     11.26%     77.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       470125      6.33%     84.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       382195      5.14%     89.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155385      2.09%     91.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       183848      2.47%     93.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92788      1.25%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       353505      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7430191                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9791666                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12025179                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1787980                       # Number of memory references committed
system.switch_cpus1.commit.loads              1100001                       # Number of loads committed
system.switch_cpus1.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1727662                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10835260                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       244829                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       353505                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25538208                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37828446                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3898                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 128809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9791666                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12025179                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9791666                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.864382                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.864382                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.156895                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.156895                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64800981                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19713913                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18687301                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3240                       # number of misc regfile writes
system.l20.replacements                           394                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1058164                       # Total number of references to valid blocks.
system.l20.sampled_refs                         65930                       # Sample count of references to valid blocks.
system.l20.avg_refs                         16.049810                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        45486.857439                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.975268                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   197.770140                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  161                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19680.397154                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.694074                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000152                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.003018                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002457                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.300299                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         9423                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   9423                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4348                       # number of Writeback hits
system.l20.Writeback_hits::total                 4348                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         9423                       # number of demand (read+write) hits
system.l20.demand_hits::total                    9423                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         9423                       # number of overall hits
system.l20.overall_hits::total                   9423                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          384                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  394                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          384                       # number of demand (read+write) misses
system.l20.demand_misses::total                   394                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          384                       # number of overall misses
system.l20.overall_misses::total                  394                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     34342397                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       35108362                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     34342397                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        35108362                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     34342397                       # number of overall miss cycles
system.l20.overall_miss_latency::total       35108362                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9807                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9817                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4348                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4348                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9807                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9817                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9807                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9817                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.039156                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.040134                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.039156                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.040134                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.039156                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.040134                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89433.325521                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89107.517766                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89433.325521                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89107.517766                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89433.325521                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89107.517766                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 394                       # number of writebacks
system.l20.writebacks::total                      394                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          384                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             394                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          384                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              394                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          384                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             394                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691758                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     31488810                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     32180568                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691758                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     31488810                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     32180568                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691758                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     31488810                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     32180568                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.039156                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.040134                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.039156                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.040134                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.039156                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.040134                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82002.109375                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 81676.568528                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82002.109375                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 81676.568528                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69175.800000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82002.109375                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 81676.568528                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1141                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          911070                       # Total number of references to valid blocks.
system.l21.sampled_refs                         66677                       # Sample count of references to valid blocks.
system.l21.avg_refs                         13.663932                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        38385.031780                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.966969                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   604.005736                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  111                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         26422.995516                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.585709                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009216                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.001694                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.403183                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         6090                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   6090                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2623                       # number of Writeback hits
system.l21.Writeback_hits::total                 2623                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         6090                       # number of demand (read+write) hits
system.l21.demand_hits::total                    6090                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         6090                       # number of overall hits
system.l21.overall_hits::total                   6090                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1128                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1141                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1128                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1141                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1128                       # number of overall misses
system.l21.overall_misses::total                 1141                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1188631                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    101682312                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      102870943                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1188631                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    101682312                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       102870943                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1188631                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    101682312                       # number of overall miss cycles
system.l21.overall_miss_latency::total      102870943                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7218                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7231                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2623                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2623                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7218                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7231                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7218                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7231                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.156276                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.157793                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.156276                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.157793                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.156276                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.157793                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 91433.153846                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 90143.893617                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90158.582822                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 91433.153846                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 90143.893617                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90158.582822                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 91433.153846                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 90143.893617                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90158.582822                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 710                       # number of writebacks
system.l21.writebacks::total                      710                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1128                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1141                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1128                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1141                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1128                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1141                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1086021                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     92916947                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     94002968                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1086021                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     92916947                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     94002968                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1086021                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     92916947                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     94002968                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.156276                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.157793                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.156276                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.157793                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.156276                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.157793                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 83540.076923                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82373.179965                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82386.475022                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 83540.076923                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 82373.179965                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82386.475022                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 83540.076923                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 82373.179965                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82386.475022                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.975247                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573272                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1821042.312727                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.975247                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015986                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881371                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565611                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565611                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565611                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565611                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565611                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565611                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565622                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565622                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565622                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565622                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565622                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9807                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174469135                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10063                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17337.686078                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.919661                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.080339                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898124                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101876                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167400                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167400                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1638                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1638                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1944077                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1944077                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1944077                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1944077                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37180                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37180                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37195                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37195                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37195                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37195                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    950446070                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    950446070                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1063523                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1063523                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    951509593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    951509593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    951509593                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    951509593                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204580                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1638                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981272                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981272                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981272                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981272                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030866                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030866                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018773                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018773                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018773                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018773                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25563.369285                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25563.369285                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 70901.533333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 70901.533333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25581.653260                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25581.653260                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25581.653260                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25581.653260                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4348                       # number of writebacks
system.cpu0.dcache.writebacks::total             4348                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27373                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27373                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27388                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27388                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27388                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9807                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9807                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9807                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9807                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9807                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    129886424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    129886424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    129886424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    129886424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    129886424                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    129886424                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004950                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004950                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004950                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004950                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13244.256551                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13244.256551                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13244.256551                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13244.256551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13244.256551                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13244.256551                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.966939                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006580957                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029397.090726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.966939                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020780                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794819                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1500202                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1500202                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1500202                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1500202                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1500202                       # number of overall hits
system.cpu1.icache.overall_hits::total        1500202                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1700008                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1700008                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1700008                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1700008                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1700008                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1700008                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1500219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1500219                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1500219                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1500219                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1500219                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1500219                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100000.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100000.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100000.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100000.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100000.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100000.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1201631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1201631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1201631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1201631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1201631                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1201631                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 92433.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 92433.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 92433.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7218                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165458270                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7474                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22137.847204                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.963408                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.036592                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878763                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121237                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1036174                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1036174                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       684740                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        684740                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2176                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2176                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1620                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1720914                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1720914                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1720914                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1720914                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15737                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15737                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15737                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15737                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15737                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    562763143                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    562763143                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    562763143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    562763143                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    562763143                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    562763143                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       684740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       684740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1736651                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1736651                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1736651                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1736651                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014960                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014960                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009062                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009062                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009062                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009062                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35760.509818                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35760.509818                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35760.509818                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35760.509818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35760.509818                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35760.509818                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2623                       # number of writebacks
system.cpu1.dcache.writebacks::total             2623                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8519                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8519                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8519                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8519                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8519                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8519                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7218                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7218                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7218                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7218                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7218                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    151620236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    151620236                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    151620236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    151620236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    151620236                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    151620236                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006862                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004156                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004156                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 21005.851482                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 21005.851482                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 21005.851482                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 21005.851482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 21005.851482                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21005.851482                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
