 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : fp_add
Version: U-2022.12
Date   : Mon Jun 30 19:00:44 2025
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pip4_frac_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[13]/CK (DFFSX2)            0.00       0.50 r
  pip4_frac_reg[13]/QN (DFFSX2)            0.40       0.90 r
  U4915/Y (NOR2XL)                         0.07       0.96 f
  U3635/Y (NAND2X1)                        0.12       1.08 r
  U4916/Y (NOR2X2)                         0.07       1.15 f
  U4917/Y (INVX1)                          0.08       1.23 r
  U4922/Y (NOR3X1)                         0.07       1.30 f
  U4924/Y (OR2X4)                          0.21       1.52 f
  U4925/Y (NAND2X4)                        0.09       1.61 r
  U4926/Y (CLKINVX3)                       0.06       1.67 f
  U4931/Y (NOR2X2)                         0.10       1.77 r
  U4944/Y (NAND4X2)                        0.11       1.88 f
  U4950/Y (NOR2X2)                         0.12       2.00 r
  U4951/Y (CLKINVX3)                       0.09       2.09 f
  U4995/Y (CLKINVX2)                       0.07       2.16 r
  U4999/Y (NAND2X1)                        0.09       2.24 f
  U5011/Y (OAI21X2)                        0.27       2.52 r
  U5079/Y (AOI2BB1X4)                      0.22       2.73 r
  U5100/Y (INVX4)                          0.05       2.78 f
  U5101/Y (NAND2X4)                        0.10       2.87 r
  U5106/Y (MXI2X4)                         0.17       3.04 f
  U5107/Y (OAI2BB1X4)                      0.19       3.23 r
  U5119/Y (AND2X4)                         0.19       3.42 r
  U5155/Y (INVX1)                          0.07       3.50 f
  U3699/Y (INVX2)                          0.14       3.64 r
  U5156/Y (NAND2X1)                        0.08       3.72 f
  U3365/Y (NAND4X1)                        0.21       3.93 r
  U5445/Y (AOI22X1)                        0.16       4.08 f
  U6171/Y (NAND2XL)                        0.13       4.22 r
  U6172/Y (MXI2X1)                         0.11       4.32 f
  U3328/Y (OAI21XL)                        0.15       4.48 r
  U6173/Y (AOI22X1)                        0.14       4.62 f
  pip5_frac_reg[33]/D (DFFSX4)             0.00       4.62 f
  data arrival time                                   4.62

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip5_frac_reg[33]/CK (DFFSX4)            0.00       4.90 r
  library setup time                      -0.28       4.62
  data required time                                  4.62
  -----------------------------------------------------------
  data required time                                  4.62
  data arrival time                                  -4.62
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[40]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[13]/CK (DFFSX2)            0.00       0.50 r
  pip4_frac_reg[13]/QN (DFFSX2)            0.40       0.90 r
  U4915/Y (NOR2XL)                         0.07       0.96 f
  U3635/Y (NAND2X1)                        0.12       1.08 r
  U4916/Y (NOR2X2)                         0.07       1.15 f
  U4917/Y (INVX1)                          0.08       1.23 r
  U4922/Y (NOR3X1)                         0.07       1.30 f
  U4924/Y (OR2X4)                          0.21       1.52 f
  U4925/Y (NAND2X4)                        0.09       1.61 r
  U4926/Y (CLKINVX3)                       0.06       1.67 f
  U4931/Y (NOR2X2)                         0.10       1.77 r
  U4944/Y (NAND4X2)                        0.11       1.88 f
  U4950/Y (NOR2X2)                         0.12       2.00 r
  U4951/Y (CLKINVX3)                       0.09       2.09 f
  U4995/Y (CLKINVX2)                       0.07       2.16 r
  U4999/Y (NAND2X1)                        0.09       2.24 f
  U5011/Y (OAI21X2)                        0.27       2.52 r
  U5079/Y (AOI2BB1X4)                      0.22       2.73 r
  U5100/Y (INVX4)                          0.05       2.78 f
  U5101/Y (NAND2X4)                        0.10       2.87 r
  U5106/Y (MXI2X4)                         0.17       3.04 f
  U5107/Y (OAI2BB1X4)                      0.19       3.23 r
  U5111/Y (NOR2X4)                         0.13       3.36 f
  U5112/Y (BUFX16)                         0.17       3.53 f
  U5222/Y (AOI2BB2X1)                      0.19       3.73 r
  U5223/Y (NAND2X2)                        0.08       3.81 f
  U3377/Y (INVX1)                          0.10       3.90 r
  U5230/Y (MXI2X2)                         0.13       4.03 f
  U3338/Y (OAI22X1)                        0.22       4.25 r
  U3330/Y (OAI2BB1X1)                      0.26       4.50 r
  U6170/Y (AOI22X1)                        0.12       4.62 f
  pip5_frac_reg[40]/D (DFFSX4)             0.00       4.62 f
  data arrival time                                   4.62

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip5_frac_reg[40]/CK (DFFSX4)            0.00       4.90 r
  library setup time                      -0.28       4.62
  data required time                                  4.62
  -----------------------------------------------------------
  data required time                                  4.62
  data arrival time                                  -4.62
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[36]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[36]/QN (DFFSX4)            0.44       0.94 f
  U4892/Y (NOR2X2)                         0.10       1.05 r
  U4831/Y (NAND4X1)                        0.15       1.20 f
  U4899/Y (NOR2X2)                         0.19       1.39 r
  U4911/Y (NAND2X2)                        0.10       1.48 f
  U4912/Y (INVX4)                          0.09       1.57 r
  U4913/Y (INVX8)                          0.06       1.64 f
  U3419/Y (OAI21X2)                        0.17       1.81 r
  U4947/Y (INVX1)                          0.06       1.87 f
  U4115/Y (NAND2X1)                        0.11       1.98 r
  U4950/Y (NOR2X2)                         0.08       2.05 f
  U4951/Y (CLKINVX3)                       0.08       2.14 r
  U4952/Y (INVX4)                          0.07       2.21 f
  U3412/Y (NAND2X1)                        0.09       2.30 r
  U3428/Y (NAND3X1)                        0.15       2.45 f
  U4994/Y (AOI2BB1X4)                      0.13       2.58 r
  U3400/Y (AND2X2)                         0.16       2.74 r
  U5026/Y (OAI2BB1X4)                      0.17       2.91 r
  U5028/Y (NAND2X4)                        0.08       2.99 f
  U5044/Y (AOI21XL)                        0.21       3.20 r
  U3445/Y (XOR2XL)                         0.36       3.56 r
  U5069/Y (INVXL)                          0.09       3.65 f
  U5071/Y (NAND3X1)                        0.11       3.76 r
  U5076/Y (OR4X2)                          0.19       3.95 r
  U3362/Y (NAND2X1)                        0.09       4.03 f
  U5560/Y (NOR2X2)                         0.14       4.17 r
  U5561/Y (INVX2)                          0.08       4.25 f
  U5990/Y (NOR2X2)                         0.26       4.51 r
  U7062/Y (AOI22XL)                        0.10       4.61 f
  pip5_frac_reg[11]/D (DFFSX4)             0.00       4.61 f
  data arrival time                                   4.61

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip5_frac_reg[11]/CK (DFFSX4)            0.00       4.90 r
  library setup time                      -0.28       4.62
  data required time                                  4.62
  -----------------------------------------------------------
  data required time                                  4.62
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[13]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[25]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[13]/CK (DFFSX2)            0.00       0.50 r
  pip4_frac_reg[13]/QN (DFFSX2)            0.40       0.90 r
  U4915/Y (NOR2XL)                         0.07       0.96 f
  U3635/Y (NAND2X1)                        0.12       1.08 r
  U4916/Y (NOR2X2)                         0.07       1.15 f
  U4917/Y (INVX1)                          0.08       1.23 r
  U4922/Y (NOR3X1)                         0.07       1.30 f
  U4924/Y (OR2X4)                          0.21       1.52 f
  U4925/Y (NAND2X4)                        0.09       1.61 r
  U4926/Y (CLKINVX3)                       0.06       1.67 f
  U4931/Y (NOR2X2)                         0.10       1.77 r
  U4944/Y (NAND4X2)                        0.11       1.88 f
  U4950/Y (NOR2X2)                         0.12       2.00 r
  U4951/Y (CLKINVX3)                       0.09       2.09 f
  U4995/Y (CLKINVX2)                       0.07       2.16 r
  U4999/Y (NAND2X1)                        0.09       2.24 f
  U5011/Y (OAI21X2)                        0.27       2.52 r
  U5079/Y (AOI2BB1X4)                      0.22       2.73 r
  U5100/Y (INVX4)                          0.05       2.78 f
  U5101/Y (NAND2X4)                        0.10       2.87 r
  U5106/Y (MXI2X4)                         0.15       3.02 r
  U5107/Y (OAI2BB1X4)                      0.15       3.17 f
  U5119/Y (AND2X4)                         0.24       3.41 f
  U5155/Y (INVX1)                          0.11       3.52 r
  U3699/Y (INVX2)                          0.10       3.62 f
  U3369/Y (NAND2X1)                        0.09       3.71 r
  U5164/Y (NAND4X1)                        0.19       3.91 f
  U5255/Y (AOI22X1)                        0.29       4.19 r
  U5258/Y (NAND3X1)                        0.10       4.30 f
  U5259/Y (MX2X1)                          0.27       4.57 f
  U5260/Y (AOI22X1)                        0.21       4.78 r
  pip5_frac_reg[25]/D (DFFSX4)             0.00       4.78 r
  data arrival time                                   4.78

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip5_frac_reg[25]/CK (DFFSX4)            0.00       4.90 r
  library setup time                      -0.12       4.78
  data required time                                  4.78
  -----------------------------------------------------------
  data required time                                  4.78
  data arrival time                                  -4.78
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip1_shift_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_sticky1_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_shift_reg[0]/CK (DFFSX2)            0.00       0.50 r
  pip1_shift_reg[0]/QN (DFFSX2)            0.55       1.05 f
  U3405/Y (NAND2X1)                        0.64       1.69 r
  U6346/Y (INVX8)                          0.33       2.03 f
  U4544/Y (AOI22XL)                        0.28       2.31 r
  U3594/Y (NAND2XL)                        0.14       2.44 f
  U4830/Y (MXI2XL)                         0.27       2.71 r
  U4867/Y (OAI21XL)                        0.19       2.90 f
  U7230/Y (NOR3XL)                         0.25       3.15 r
  U3978/Y (NAND3XL)                        0.15       3.30 f
  U3523/Y (AOI221X1)                       0.30       3.60 r
  U3522/Y (NAND4BBXL)                      0.17       3.77 f
  U3517/Y (NOR3XL)                         0.18       3.95 r
  U3825/Y (NAND3XL)                        0.10       4.05 f
  U3514/Y (OAI2BB1XL)                      0.20       4.25 f
  U3512/Y (NOR2XL)                         0.14       4.39 r
  U3508/Y (OAI21XL)                        0.12       4.52 f
  U7276/Y (AOI22XL)                        0.24       4.76 r
  pip2_sticky1_reg/D (DFFSX2)              0.00       4.76 r
  data arrival time                                   4.76

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip2_sticky1_reg/CK (DFFSX2)             0.00       4.90 r
  library setup time                      -0.14       4.76
  data required time                                  4.76
  -----------------------------------------------------------
  data required time                                  4.76
  data arrival time                                  -4.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip1_shift_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip2_sticky2_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip1_shift_reg[0]/CK (DFFSX2)            0.00       0.50 r
  pip1_shift_reg[0]/QN (DFFSX2)            0.55       1.05 f
  U3405/Y (NAND2X1)                        0.64       1.69 r
  U6346/Y (INVX8)                          0.33       2.03 f
  U4544/Y (AOI22XL)                        0.28       2.31 r
  U3594/Y (NAND2XL)                        0.14       2.44 f
  U4830/Y (MXI2XL)                         0.27       2.71 r
  U4867/Y (OAI21XL)                        0.19       2.90 f
  U7230/Y (NOR3XL)                         0.25       3.15 r
  U3978/Y (NAND3XL)                        0.15       3.30 f
  U3523/Y (AOI221X1)                       0.30       3.60 r
  U3522/Y (NAND4BBXL)                      0.17       3.77 f
  U3517/Y (NOR3XL)                         0.18       3.95 r
  U3825/Y (NAND3XL)                        0.10       4.05 f
  U3514/Y (OAI2BB1XL)                      0.20       4.25 f
  U3512/Y (NOR2XL)                         0.14       4.39 r
  U3508/Y (OAI21XL)                        0.12       4.52 f
  U7275/Y (AOI22XL)                        0.24       4.76 r
  pip2_sticky2_reg/D (DFFSX1)              0.00       4.76 r
  data arrival time                                   4.76

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip2_sticky2_reg/CK (DFFSX1)             0.00       4.90 r
  library setup time                      -0.13       4.77
  data required time                                  4.77
  -----------------------------------------------------------
  data required time                                  4.77
  data arrival time                                  -4.76
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip5_frac_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: result[63] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip5_frac_reg[10]/CK (DFFSX4)            0.00       0.50 r
  pip5_frac_reg[10]/QN (DFFSX4)            1.95       2.45 r
  U7083/Y (NOR4XL)                         0.27       2.72 f
  U7084/Y (NOR4BX1)                        0.30       3.02 f
  U7098/Y (NAND4X1)                        0.26       3.28 r
  U7099/Y (NAND2X2)                        0.08       3.36 f
  U7100/Y (INVX20)                         0.53       3.90 r
  result[63] (out)                         0.00       3.90 r
  data arrival time                                   3.90

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  output external delay                   -1.00       3.90
  data required time                                  3.90
  -----------------------------------------------------------
  data required time                                  3.90
  data arrival time                                  -3.90
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[36]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[36]/QN (DFFSX4)            0.44       0.94 f
  U4892/Y (NOR2X2)                         0.10       1.05 r
  U4831/Y (NAND4X1)                        0.15       1.20 f
  U4899/Y (NOR2X2)                         0.19       1.39 r
  U4911/Y (NAND2X2)                        0.10       1.48 f
  U4912/Y (INVX4)                          0.09       1.57 r
  U4913/Y (INVX8)                          0.06       1.64 f
  U3419/Y (OAI21X2)                        0.17       1.81 r
  U4947/Y (INVX1)                          0.06       1.87 f
  U4115/Y (NAND2X1)                        0.11       1.98 r
  U4950/Y (NOR2X2)                         0.08       2.05 f
  U4951/Y (CLKINVX3)                       0.08       2.14 r
  U4952/Y (INVX4)                          0.07       2.21 f
  U3412/Y (NAND2X1)                        0.09       2.30 r
  U3428/Y (NAND3X1)                        0.15       2.45 f
  U4994/Y (AOI2BB1X4)                      0.13       2.58 r
  U3400/Y (AND2X2)                         0.16       2.74 r
  U5026/Y (OAI2BB1X4)                      0.17       2.91 r
  U5028/Y (NAND2X4)                        0.08       2.99 f
  U5044/Y (AOI21XL)                        0.21       3.20 r
  U3445/Y (XOR2XL)                         0.36       3.56 r
  U5069/Y (INVXL)                          0.09       3.65 f
  U5071/Y (NAND3X1)                        0.11       3.76 r
  U5076/Y (OR4X2)                          0.19       3.95 r
  U3362/Y (NAND2X1)                        0.09       4.03 f
  U5560/Y (NOR2X2)                         0.14       4.17 r
  U5561/Y (INVX2)                          0.08       4.25 f
  U5990/Y (NOR2X2)                         0.26       4.51 r
  U7063/Y (AOI22XL)                        0.10       4.61 f
  pip5_frac_reg[10]/D (DFFSX4)             0.00       4.61 f
  data arrival time                                   4.61

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip5_frac_reg[10]/CK (DFFSX4)            0.00       4.90 r
  library setup time                      -0.28       4.62
  data required time                                  4.62
  -----------------------------------------------------------
  data required time                                  4.62
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[36]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[36]/QN (DFFSX4)            0.44       0.94 f
  U4892/Y (NOR2X2)                         0.10       1.05 r
  U4831/Y (NAND4X1)                        0.15       1.20 f
  U4899/Y (NOR2X2)                         0.19       1.39 r
  U4911/Y (NAND2X2)                        0.10       1.48 f
  U4912/Y (INVX4)                          0.09       1.57 r
  U4913/Y (INVX8)                          0.06       1.64 f
  U3419/Y (OAI21X2)                        0.17       1.81 r
  U4947/Y (INVX1)                          0.06       1.87 f
  U4115/Y (NAND2X1)                        0.11       1.98 r
  U4950/Y (NOR2X2)                         0.08       2.05 f
  U4951/Y (CLKINVX3)                       0.08       2.14 r
  U4952/Y (INVX4)                          0.07       2.21 f
  U3412/Y (NAND2X1)                        0.09       2.30 r
  U3428/Y (NAND3X1)                        0.15       2.45 f
  U4994/Y (AOI2BB1X4)                      0.13       2.58 r
  U3400/Y (AND2X2)                         0.16       2.74 r
  U5026/Y (OAI2BB1X4)                      0.17       2.91 r
  U5028/Y (NAND2X4)                        0.08       2.99 f
  U5044/Y (AOI21XL)                        0.21       3.20 r
  U3445/Y (XOR2XL)                         0.36       3.56 r
  U5069/Y (INVXL)                          0.09       3.65 f
  U5071/Y (NAND3X1)                        0.11       3.76 r
  U5076/Y (OR4X2)                          0.19       3.95 r
  U3362/Y (NAND2X1)                        0.09       4.03 f
  U5560/Y (NOR2X2)                         0.14       4.17 r
  U5561/Y (INVX2)                          0.08       4.25 f
  U5990/Y (NOR2X2)                         0.26       4.51 r
  U7001/Y (AOI22XL)                        0.10       4.61 f
  pip5_frac_reg[4]/D (DFFSX4)              0.00       4.61 f
  data arrival time                                   4.61

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip5_frac_reg[4]/CK (DFFSX4)             0.00       4.90 r
  library setup time                      -0.28       4.62
  data required time                                  4.62
  -----------------------------------------------------------
  data required time                                  4.62
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: pip4_frac_reg[36]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: pip5_frac_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pip4_frac_reg[36]/CK (DFFSX4)            0.00       0.50 r
  pip4_frac_reg[36]/QN (DFFSX4)            0.44       0.94 f
  U4892/Y (NOR2X2)                         0.10       1.05 r
  U4831/Y (NAND4X1)                        0.15       1.20 f
  U4899/Y (NOR2X2)                         0.19       1.39 r
  U4911/Y (NAND2X2)                        0.10       1.48 f
  U4912/Y (INVX4)                          0.09       1.57 r
  U4913/Y (INVX8)                          0.06       1.64 f
  U3419/Y (OAI21X2)                        0.17       1.81 r
  U4947/Y (INVX1)                          0.06       1.87 f
  U4115/Y (NAND2X1)                        0.11       1.98 r
  U4950/Y (NOR2X2)                         0.08       2.05 f
  U4951/Y (CLKINVX3)                       0.08       2.14 r
  U4952/Y (INVX4)                          0.07       2.21 f
  U3412/Y (NAND2X1)                        0.09       2.30 r
  U3428/Y (NAND3X1)                        0.15       2.45 f
  U4994/Y (AOI2BB1X4)                      0.13       2.58 r
  U3400/Y (AND2X2)                         0.16       2.74 r
  U5026/Y (OAI2BB1X4)                      0.17       2.91 r
  U5028/Y (NAND2X4)                        0.08       2.99 f
  U5044/Y (AOI21XL)                        0.21       3.20 r
  U3445/Y (XOR2XL)                         0.36       3.56 r
  U5069/Y (INVXL)                          0.09       3.65 f
  U5071/Y (NAND3X1)                        0.11       3.76 r
  U5076/Y (OR4X2)                          0.19       3.95 r
  U3362/Y (NAND2X1)                        0.09       4.03 f
  U5560/Y (NOR2X2)                         0.14       4.17 r
  U5561/Y (INVX2)                          0.08       4.25 f
  U5990/Y (NOR2X2)                         0.26       4.51 r
  U7079/Y (AOI22XL)                        0.10       4.61 f
  pip5_frac_reg[2]/D (DFFSX4)              0.00       4.61 f
  data arrival time                                   4.61

  clock clk (rise edge)                    4.50       4.50
  clock network delay (ideal)              0.50       5.00
  clock uncertainty                       -0.10       4.90
  pip5_frac_reg[2]/CK (DFFSX4)             0.00       4.90 r
  library setup time                      -0.28       4.62
  data required time                                  4.62
  -----------------------------------------------------------
  data required time                                  4.62
  data arrival time                                  -4.61
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
