 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : master_top
Version: O-2018.06
Date   : Tue Jan 14 20:42:54 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: rst_n_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_buffer_15_reg_20__0/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  master_top         540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rst_n_reg/CLK (DFFX1_HVT)                               0.00 #     0.00 r
  rst_n_reg/Q (DFFX1_HVT)                                 0.22       0.22 r
  U93282/Y (NAND2X0_HVT)                                  0.26       0.48 f
  U96213/Y (INVX2_HVT)                                    0.18       0.66 r
  U94041/Y (NAND2X0_HVT)                                  0.29       0.95 f
  U77048/Y (INVX1_HVT)                                    0.10       1.05 r
  U92768/Y (INVX1_HVT)                                    0.11       1.17 f
  U94044/Y (NBUFFX2_HVT)                                  0.15       1.31 f
  U94045/Y (NBUFFX2_HVT)                                  0.14       1.46 f
  U94046/Y (NBUFFX2_HVT)                                  0.14       1.60 f
  U94047/Y (NBUFFX2_HVT)                                  0.14       1.75 f
  U94048/Y (NBUFFX2_HVT)                                  0.14       1.89 f
  U94074/Y (NBUFFX2_HVT)                                  0.14       2.03 f
  U94075/Y (NBUFFX2_HVT)                                  0.14       2.18 f
  U94076/Y (NBUFFX2_HVT)                                  0.14       2.32 f
  clk_gate_buffer_15_reg_20__0/EN (SNPS_CLOCK_GATE_HIGH_master_top_mydesign_494)
                                                          0.00       2.32 f
  clk_gate_buffer_15_reg_20__0/latch/D (LATCHX1_HVT)      0.00       2.32 f
  data arrival time                                                  2.32

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_buffer_15_reg_20__0/latch/CLK (LATCHX1_HVT)
                                                          0.00       5.00 r
  time borrowed from endpoint                             0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.68

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: rst_n_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_accum_reg_12_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  master_top         540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rst_n_reg/CLK (DFFX1_HVT)                               0.00 #     0.00 r
  rst_n_reg/Q (DFFX1_HVT)                                 0.22       0.22 r
  U93282/Y (NAND2X0_HVT)                                  0.26       0.48 f
  U96213/Y (INVX2_HVT)                                    0.18       0.66 r
  U94041/Y (NAND2X0_HVT)                                  0.29       0.95 f
  U77048/Y (INVX1_HVT)                                    0.10       1.05 r
  U92768/Y (INVX1_HVT)                                    0.11       1.17 f
  U94044/Y (NBUFFX2_HVT)                                  0.15       1.31 f
  U94045/Y (NBUFFX2_HVT)                                  0.14       1.46 f
  U94046/Y (NBUFFX2_HVT)                                  0.14       1.60 f
  U94047/Y (NBUFFX2_HVT)                                  0.14       1.75 f
  U94048/Y (NBUFFX2_HVT)                                  0.14       1.89 f
  U94074/Y (NBUFFX2_HVT)                                  0.14       2.03 f
  U94075/Y (NBUFFX2_HVT)                                  0.14       2.18 f
  U94076/Y (NBUFFX2_HVT)                                  0.14       2.32 f
  clk_gate_accum_reg_12_/EN (SNPS_CLOCK_GATE_HIGH_master_top_mydesign_471)
                                                          0.00       2.32 f
  clk_gate_accum_reg_12_/latch/D (LATCHX1_HVT)            0.00       2.32 f
  data arrival time                                                  2.32

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_12_/latch/CLK (LATCHX1_HVT)          0.00       5.00 r
  time borrowed from endpoint                             0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.68

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: rst_n_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_accum_reg_13_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  master_top         540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rst_n_reg/CLK (DFFX1_HVT)                               0.00 #     0.00 r
  rst_n_reg/Q (DFFX1_HVT)                                 0.22       0.22 r
  U93282/Y (NAND2X0_HVT)                                  0.26       0.48 f
  U96213/Y (INVX2_HVT)                                    0.18       0.66 r
  U94041/Y (NAND2X0_HVT)                                  0.29       0.95 f
  U77048/Y (INVX1_HVT)                                    0.10       1.05 r
  U92768/Y (INVX1_HVT)                                    0.11       1.17 f
  U94044/Y (NBUFFX2_HVT)                                  0.15       1.31 f
  U94045/Y (NBUFFX2_HVT)                                  0.14       1.46 f
  U94046/Y (NBUFFX2_HVT)                                  0.14       1.60 f
  U94047/Y (NBUFFX2_HVT)                                  0.14       1.75 f
  U94048/Y (NBUFFX2_HVT)                                  0.14       1.89 f
  U94074/Y (NBUFFX2_HVT)                                  0.14       2.03 f
  U94075/Y (NBUFFX2_HVT)                                  0.14       2.18 f
  U94076/Y (NBUFFX2_HVT)                                  0.14       2.32 f
  clk_gate_accum_reg_13_/EN (SNPS_CLOCK_GATE_HIGH_master_top_mydesign_470)
                                                          0.00       2.32 f
  clk_gate_accum_reg_13_/latch/D (LATCHX1_HVT)            0.00       2.32 f
  data arrival time                                                  2.32

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_13_/latch/CLK (LATCHX1_HVT)          0.00       5.00 r
  time borrowed from endpoint                             0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.68

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


  Startpoint: rst_n_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_accum_reg_15_/latch
            (positive level-sensitive latch clocked by clk')
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  master_top         540000                saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rst_n_reg/CLK (DFFX1_HVT)                               0.00 #     0.00 r
  rst_n_reg/Q (DFFX1_HVT)                                 0.22       0.22 r
  U93282/Y (NAND2X0_HVT)                                  0.26       0.48 f
  U96213/Y (INVX2_HVT)                                    0.18       0.66 r
  U94041/Y (NAND2X0_HVT)                                  0.29       0.95 f
  U77048/Y (INVX1_HVT)                                    0.10       1.05 r
  U92768/Y (INVX1_HVT)                                    0.11       1.17 f
  U94044/Y (NBUFFX2_HVT)                                  0.15       1.31 f
  U94045/Y (NBUFFX2_HVT)                                  0.14       1.46 f
  U94046/Y (NBUFFX2_HVT)                                  0.14       1.60 f
  U94047/Y (NBUFFX2_HVT)                                  0.14       1.75 f
  U94048/Y (NBUFFX2_HVT)                                  0.14       1.89 f
  U94074/Y (NBUFFX2_HVT)                                  0.14       2.03 f
  U94075/Y (NBUFFX2_HVT)                                  0.14       2.18 f
  U94076/Y (NBUFFX2_HVT)                                  0.14       2.32 f
  clk_gate_accum_reg_15_/EN (SNPS_CLOCK_GATE_HIGH_master_top_mydesign_469)
                                                          0.00       2.32 f
  clk_gate_accum_reg_15_/latch/D (LATCHX1_HVT)            0.00       2.32 f
  data arrival time                                                  2.32

  clock clk' (rise edge)                                  5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clk_gate_accum_reg_15_/latch/CLK (LATCHX1_HVT)          0.00       5.00 r
  time borrowed from endpoint                             0.00       5.00
  data required time                                                 5.00
  --------------------------------------------------------------------------
  data required time                                                 5.00
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (MET)                                                        2.68

  Time Borrowing Information
  --------------------------------------------------------------
  clk' nominal pulse width                                5.00   
  library setup time                                     -0.11   
  --------------------------------------------------------------
  max time borrow                                         4.89   
  actual time borrow                                      0.00   
  --------------------------------------------------------------


1
