 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 27 01:10:22 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'RST_N_for_regfile' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 27 01:50:24 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'RST_N_for_regfile' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Sep 27 02:02:28 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     17
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'RST_N_for_regfile' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 03:21:21 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     23
    Unconnected ports (LINT-28)                                     7
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'scan_clk' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'scan_rst' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'test_mode' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'RST_N_for_regfile' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Error: Current design is not defined. (UID-4)
0
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 03:53:12 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     25
    Multiply driven inputs (LINT-6)                                 5
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 20:27:42 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     26
    Multiply driven inputs (LINT-6)                                 6
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 20:37:44 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     26
    Multiply driven inputs (LINT-6)                                 6
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                            4
    A tristate bus has a non tri-state driver (LINT-34)             4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_clk' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'scan_rst' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'test_mode' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'A7/sync_reset' has non three-state driver 'A7/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'A11/o_div_clk' has non three-state driver 'A11/C119/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'o_div_clk_rx' has non three-state driver 'A10/C119/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 20:44:34 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              27
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', input pin 'i_rst_n' of hierarchical cell 'A11' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 21:13:29 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 21:58:08 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C319' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C320' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C321' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C322' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C358' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
Error: Current design is not defined. (UID-4)
0
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 22:23:29 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 22:41:49 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun Sep 28 22:47:09 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:23:47 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:34:41 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:42:24 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 19:53:09 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:01:37 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:13:11 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:34:30 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:41:32 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 20:44:28 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C113' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:03:50 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:11:56 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:14:25 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:15:31 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              31
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  4
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                1
    Undriven nets (LINT-3)                                          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'reset' has no drivers.  Logic 0 assumed. (LINT-3)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'alu', input pin 'A' of leaf cell 'B_1' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C395' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'alu', input pin 'B' of leaf cell 'C397' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:22:16 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:26:27 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_2' is connected to pins 'wrst_n', 'reset'', 'rrest_n'.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:33:09 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:40:59 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:46:38 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C354' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C355' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C356' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C357' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C390' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C391' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C393' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:51:10 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:57:32 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:58:19 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 22:59:20 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:06:13 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:10:29 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:16:59 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:20:34 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:29:46 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:46:08 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           15
    A tristate bus has a non tri-state driver (LINT-34)            15
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Mon Sep 29 23:50:15 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              26
    Cells do not drive (LINT-1)                                    21
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C135' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C139' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 03:26:11 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              21
    Cells do not drive (LINT-1)                                    18
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           16
    A tristate bus has a non tri-state driver (LINT-34)            16
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b1/OUT' has non three-state driver 'b1/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'b5/OUT' has non three-state driver 'b5/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[0]' has non three-state driver 'A13/C54/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[1]' has non three-state driver 'A13/C54/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[2]' has non three-state driver 'A13/C54/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[3]' has non three-state driver 'A13/C54/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[4]' has non three-state driver 'A13/U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[0]' has non three-state driver 'A3/Regfile_reg[3][0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[1]' has non three-state driver 'A3/Regfile_reg[3][1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[2]' has non three-state driver 'A3/Regfile_reg[3][2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[3]' has non three-state driver 'A3/Regfile_reg[3][3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[4]' has non three-state driver 'A3/Regfile_reg[3][4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[5]' has non three-state driver 'A3/Regfile_reg[3][5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[6]' has non three-state driver 'A3/Regfile_reg[3][6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'd_div[7]' has non three-state driver 'A3/Regfile_reg[3][7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', multiply-driven net 'clk_rx[4]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 03:28:09 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 16:15:41 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     11
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      4

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           30
    A tristate bus has a non tri-state driver (LINT-34)            30
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'fifo_full_f_fifo' has non three-state driver 'A6/A0/w_full_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_d_vld_f_rx' has non three-state driver 'A5/C71/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[0]' has non three-state driver 'A5/C70/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[1]' has non three-state driver 'A5/C70/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[2]' has non three-state driver 'A5/C70/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[3]' has non three-state driver 'A5/C70/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[4]' has non three-state driver 'A5/C70/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[5]' has non three-state driver 'A5/C70/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[6]' has non three-state driver 'A5/C70/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[7]' has non three-state driver 'A5/C70/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rdata_valid_f_reg_file' has non three-state driver 'A3/RdData_valid_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[0]' has non three-state driver 'A3/RdData_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[1]' has non three-state driver 'A3/RdData_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[2]' has non three-state driver 'A3/RdData_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[3]' has non three-state driver 'A3/RdData_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[4]' has non three-state driver 'A3/RdData_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[5]' has non three-state driver 'A3/RdData_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[6]' has non three-state driver 'A3/RdData_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[7]' has non three-state driver 'A3/RdData_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'out_valid_f_alu' has non three-state driver 'A1/out_valid_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[0]' has non three-state driver 'A1/alu_out_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[1]' has non three-state driver 'A1/alu_out_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[2]' has non three-state driver 'A1/alu_out_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[3]' has non three-state driver 'A1/alu_out_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[4]' has non three-state driver 'A1/alu_out_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[5]' has non three-state driver 'A1/alu_out_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[6]' has non three-state driver 'A1/alu_out_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[7]' has non three-state driver 'A1/alu_out_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 16:20:29 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     11
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       3
    Constant outputs (LINT-52)                                      4

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1

Tristate                                                           30
    A tristate bus has a non tri-state driver (LINT-34)            30
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'fifo_full_f_fifo' has non three-state driver 'A6/A0/w_full_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_d_vld_f_rx' has non three-state driver 'A5/C71/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[0]' has non three-state driver 'A5/C70/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[1]' has non three-state driver 'A5/C70/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[2]' has non three-state driver 'A5/C70/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[3]' has non three-state driver 'A5/C70/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[4]' has non three-state driver 'A5/C70/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[5]' has non three-state driver 'A5/C70/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[6]' has non three-state driver 'A5/C70/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rx_p_data_f_rx[7]' has non three-state driver 'A5/C70/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rdata_valid_f_reg_file' has non three-state driver 'A3/RdData_valid_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[0]' has non three-state driver 'A3/RdData_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[1]' has non three-state driver 'A3/RdData_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[2]' has non three-state driver 'A3/RdData_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[3]' has non three-state driver 'A3/RdData_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[4]' has non three-state driver 'A3/RdData_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[5]' has non three-state driver 'A3/RdData_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[6]' has non three-state driver 'A3/RdData_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rddata_f_reg_file[7]' has non three-state driver 'A3/RdData_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'out_valid_f_alu' has non three-state driver 'A1/out_valid_reg/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[0]' has non three-state driver 'A1/alu_out_reg[0]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[1]' has non three-state driver 'A1/alu_out_reg[1]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[2]' has non three-state driver 'A1/alu_out_reg[2]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[3]' has non three-state driver 'A1/alu_out_reg[3]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[4]' has non three-state driver 'A1/alu_out_reg[4]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[5]' has non three-state driver 'A1/alu_out_reg[5]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[6]' has non three-state driver 'A1/alu_out_reg[6]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'alu_out_f_alu[7]' has non three-state driver 'A1/alu_out_reg[7]/Q'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 16:27:22 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 22:47:39 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_2' is connected to pins 'wrst_n', 'reset'', 'rrest_n'.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 22:49:03 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_2' is connected to pins 'wrst_n', 'reset'', 'rrest_n'.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
Warning: Design 'SYS_TOP' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:54:08 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              21
    Cells do not drive (LINT-1)                                    17
    Connected to power or ground (LINT-32)                          4

Tristate                                                           14
    A tristate bus has a non tri-state driver (LINT-34)            14
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', three-state bus 'b3/OUT' has non three-state driver 'b3/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'b5/OUT' has non three-state driver 'b5/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rinc_f_pulse_gen' has non three-state driver 'A8/C21/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[0]' has non three-state driver 'A0/C374/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[1]' has non three-state driver 'A0/C374/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[2]' has non three-state driver 'A0/C374/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[3]' has non three-state driver 'A0/C374/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[4]' has non three-state driver 'A0/C374/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[5]' has non three-state driver 'A0/C374/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[6]' has non three-state driver 'A0/C374/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[7]' has non three-state driver 'A0/C374/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_inc_f_fifo' has non three-state driver 'A0/C369/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:55:07 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              21
    Cells do not drive (LINT-1)                                    17
    Connected to power or ground (LINT-32)                          4

Tristate                                                           14
    A tristate bus has a non tri-state driver (LINT-34)            14
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', three-state bus 'b3/OUT' has non three-state driver 'b3/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'b5/OUT' has non three-state driver 'b5/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rinc_f_pulse_gen' has non three-state driver 'A8/C21/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[0]' has non three-state driver 'A0/C374/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[1]' has non three-state driver 'A0/C374/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[2]' has non three-state driver 'A0/C374/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[3]' has non three-state driver 'A0/C374/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[4]' has non three-state driver 'A0/C374/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[5]' has non three-state driver 'A0/C374/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[6]' has non three-state driver 'A0/C374/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[7]' has non three-state driver 'A0/C374/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_inc_f_fifo' has non three-state driver 'A0/C369/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:55:42 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              21
    Cells do not drive (LINT-1)                                    17
    Connected to power or ground (LINT-32)                          4

Tristate                                                           14
    A tristate bus has a non tri-state driver (LINT-34)            14
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', three-state bus 'b3/OUT' has non three-state driver 'b3/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'b4/OUT' has non three-state driver 'b4/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'b5/OUT' has non three-state driver 'b5/C11/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rinc_f_pulse_gen' has non three-state driver 'A8/C21/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[0]' has non three-state driver 'A0/C374/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[1]' has non three-state driver 'A0/C374/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[2]' has non three-state driver 'A0/C374/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[3]' has non three-state driver 'A0/C374/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[4]' has non three-state driver 'A0/C374/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[5]' has non three-state driver 'A0/C374/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[6]' has non three-state driver 'A0/C374/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_data_f_fifo[7]' has non three-state driver 'A0/C374/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_inc_f_fifo' has non three-state driver 'A0/C369/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'ref_clock' has non three-state driver 'b0/C11/Z_0'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Tue Sep 30 23:58:58 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              23
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C62' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 00:02:11 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 03:48:36 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 3
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              25
    Cells do not drive (LINT-1)                                    18
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         2

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           20
    A tristate bus has a non tri-state driver (LINT-34)            20
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'RST_N_for_regfile' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[0]' has non three-state driver 'A13/C54/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[1]' has non three-state driver 'A13/C54/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[2]' has non three-state driver 'A13/C54/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[3]' has non three-state driver 'A13/C54/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[4]' has non three-state driver 'A13/U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', multiply-driven net 'clk_rx[4]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'CLK_GATE', input pin 'B' of leaf cell 'C7' is connected to undriven net 'test_mode'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'SYS_TOP', input pin 'test_mode' of hierarchical cell 'A2' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 03:50:31 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 3
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              25
    Cells do not drive (LINT-1)                                    18
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         2

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           20
    A tristate bus has a non tri-state driver (LINT-34)            20
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'RST_N_for_regfile' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[0]' has non three-state driver 'A13/C54/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[1]' has non three-state driver 'A13/C54/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[2]' has non three-state driver 'A13/C54/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[3]' has non three-state driver 'A13/C54/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[4]' has non three-state driver 'A13/U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', multiply-driven net 'clk_rx[4]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'CLK_GATE', input pin 'B' of leaf cell 'C7' is connected to undriven net 'test_mode'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'SYS_TOP', input pin 'test_mode' of hierarchical cell 'A2' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 03:53:48 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Multiply driven inputs (LINT-6)                                 3
    Unconnected ports (LINT-28)                                     1
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              25
    Cells do not drive (LINT-1)                                    18
    Connected to power or ground (LINT-32)                          2
    Nets connected to multiple pins on same cell (LINT-33)          1
    Leaf pins connected to undriven nets (LINT-58)                  2
    Cells have undriven hier pins (LINT-59)                         2

Nets                                                                2
    Multiply driven net with constant driver (LINT-54)              2

Tristate                                                           20
    A tristate bus has a non tri-state driver (LINT-34)            20
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', input port 'REF_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'RST_N' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'SYS_TOP', input port 'UART_CLK' drives wired logic; the port direction may have been specified incorrectly. (LINT-6)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'RST_N_for_regfile' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[0]' has non three-state driver 'A13/C54/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[1]' has non three-state driver 'A13/C54/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[2]' has non three-state driver 'A13/C54/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[3]' has non three-state driver 'A13/C54/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'clk_rx[4]' has non three-state driver 'A13/U2/**logic_0**'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[0]' has non three-state driver 'A0/C373/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[1]' has non three-state driver 'A0/C373/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[2]' has non three-state driver 'A0/C373/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[3]' has non three-state driver 'A0/C373/Z_3'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[4]' has non three-state driver 'A0/C373/Z_4'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[5]' has non three-state driver 'A0/C373/Z_5'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[6]' has non three-state driver 'A0/C373/Z_6'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wrdata_f_regfile[7]' has non three-state driver 'A0/C373/Z_7'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'rd_en_f_regfile' has non three-state driver 'A0/C376/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'wr_en_f_regfile' has non three-state driver 'A0/C372/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[0]' has non three-state driver 'A0/C375/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[1]' has non three-state driver 'A0/C375/Z_1'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'address_f_reg_file[2]' has non three-state driver 'A0/C375/Z_2'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus 'RST_N_for_regfile' has non three-state driver 'A4/C20/Z_0'. (LINT-34)
Warning: In design 'SYS_TOP', three-state bus '*Logic1*' has non three-state driver 'U1/**logic_1**'. (LINT-34)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'SYS_TOP', multiply-driven net 'clk_rx[4]' is driven by constant 0. (LINT-54)
Warning: In design 'SYS_TOP', multiply-driven net '*Logic1*' is driven by constant 1. (LINT-54)
Warning: In design 'alu', input pin 'A' of leaf cell 'I_0' is connected to undriven net 'reset'.  (LINT-58)
Warning: In design 'CLK_GATE', input pin 'B' of leaf cell 'C7' is connected to undriven net 'test_mode'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'reset' of hierarchical cell 'A1' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
Warning: In design 'SYS_TOP', input pin 'test_mode' of hierarchical cell 'A2' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 03:56:52 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Wed Oct  1 23:25:49 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     20
    Unconnected ports (LINT-28)                                     4
    Shorted outputs (LINT-31)                                       7
    Constant outputs (LINT-52)                                      9

Cells                                                              24
    Cells do not drive (LINT-1)                                    19
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'alu', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C346' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C379' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C380' does not drive any nets. (LINT-1)
Warning: In design 'alu', cell 'C382' does not drive any nets. (LINT-1)
Warning: In design 'clock_divider', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'fifo_wptr', cell 'C119' does not drive any nets. (LINT-1)
Warning: In design 'fifo_rptr', cell 'C59' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_17' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_18' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'B_19' does not drive any nets. (LINT-1)
Warning: In design 'uart_rx_fsm_DATA_WIDTH8', cell 'C282' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C101' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C108' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'deserializer_DATA_WIDTH8', cell 'B_0' does not drive any nets. (LINT-1)
Warning: In design 'serializer', cell 'C141' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', port 'SE' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SI' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SO' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'en'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[0]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[1]'. (LINT-31)
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to output port 'alu_fun[2]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[4]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[5]'. (LINT-31)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to output port 'clk_div_in[6]'. (LINT-31)
Warning: In design 'SYS_TOP', a pin on submodule 'A10' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'SYS_TOP', a pin on submodule 'A11' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'i_clk_en' is connected to logic 1. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'start' is connected to logic 0. 
Warning: In design 'uart_tr', a pin on submodule 'a1' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'stop' is connected to logic 1. 
Warning: In design 'SYS_TOP', the same net is connected to more than one pin on submodule 'A6'. (LINT-33)
   Net 'reset_1' is connected to pins 'wrst_n', 'reset''.
Warning: In design 'sys_cnrt', output port 'alu_fun[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'alu_fun[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'sys_cnrt', output port 'en' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'pre_mux', output port 'clk_div_in[4]' is connected directly to 'logic 0'. (LINT-52)
1
