source reset.scr
random
# watchall
# watch test.ctrl.pi
# watch test.ctrl.po
# watch test.ctrl.s0i
# watch test.ctrl.s0o
# watch test.ctrl.s1i
# watch test.ctrl.s1o
# set_principal test.ctrl.pi
# set_principal test.ctrl.po
# set_principal test.ctrl.s0i
# set_principal test.ctrl.s0o
# set_principal test.ctrl.s1i
# set_principal test.ctrl.s1o
break-on-warn
