# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec 10 2020 17:25:43

# File Generated:     Mar 10 2024 17:43:10

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device, Power Grade: 5K, -T
Derating factors (Best:Typical:Worst) :-  ( 0.491675 : 0.85965 : 1.32445 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for clk_app
		4.2::Critical Path Report for clk_usb
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
		5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: usb_dn:in
			6.1.2::Path details for port: usb_dp:in
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: usb_dn:out
			6.2.2::Path details for port: usb_dp:out
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: usb_dn:in
			6.4.2::Path details for port: usb_dp:in
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: usb_dn:out
			6.5.2::Path details for port: usb_dp:out
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: clk_app  | Frequency: 80.84 MHz  | Target: 12.00 MHz  | 
Clock: clk_usb  | Frequency: 51.15 MHz  | Target: 48.01 MHz  | 
Clock: clki     | N/A                   | Target: 48.01 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
clk_app       clk_app        83330            70960       N/A              N/A         N/A              N/A         N/A              N/A         
clk_app       clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clk_usb       clk_usb        20830            1281        N/A              N/A         N/A              N/A         N/A              N/A         
clki          clk_app        False path       False path  False path       False path  False path       False path  False path       False path  
clki          clk_usb        False path       False path  False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                 Setup Times  Clock Reference:Phase  
---------  -------------------------  -----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  3543         clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  4496         clk_usb:R              


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port                 Clock to Out  Clock Reference:Phase  
----------  -------------------------  ------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  15946         clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  15946         clk_usb:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                 Hold Times  Clock Reference:Phase  
---------  -------------------------  ----------  ---------------------  
usb_dn:in  clk_gb/GLOBALBUFFEROUTPUT  -2380       clk_usb:R              
usb_dp:in  clk_gb/GLOBALBUFFEROUTPUT  -3546       clk_usb:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port                 Minimum Clock to Out  Clock Reference:Phase  
----------  -------------------------  --------------------  ---------------------  
usb_dn:out  clk_gb/GLOBALBUFFEROUTPUT  11371                 clk_usb:R              
usb_dp:out  clk_gb/GLOBALBUFFEROUTPUT  11371                 clk_usb:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for clk_app
*************************************
Clock: clk_app
Frequency: 80.84 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_11_19_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/clk
Setup Constraint : 83330p
Path slack       : 70959p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5761
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             89091

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5761
+ Clock To Q                               1391
+ Data Path Delay                         10980
---------------------------------------   ----- 
End-of-path arrival time (ps)             18132
 
Launch Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_29_3/lcout                                                            LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1762/I                                                                                              Odrv12                         0                 0  RISE       1
I__1762/O                                                                                              Odrv12                      1073              1073  RISE       1
I__1764/I                                                                                              Span12Mux_s1_v                 0              1073  RISE       1
I__1764/O                                                                                              Span12Mux_s1_v               199              1271  RISE       1
I__1765/I                                                                                              LocalMux                       0              1271  RISE       1
I__1765/O                                                                                              LocalMux                    1099              2371  RISE       1
I__1766/I                                                                                              IoInMux                        0              2371  RISE       1
I__1766/O                                                                                              IoInMux                      662              3033  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                        ICE_GB                         0              3033  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                              ICE_GB                      1589              4622  RISE      23
I__4293/I                                                                                              gio2CtrlBuf                    0              4622  RISE       1
I__4293/O                                                                                              gio2CtrlBuf                    0              4622  RISE       1
I__4294/I                                                                                              GlobalMux                      0              4622  RISE       1
I__4294/O                                                                                              GlobalMux                    252              4874  RISE       1
I__4295/I                                                                                              ClkMux                         0              4874  RISE       1
I__4295/O                                                                                              ClkMux                       887              5761  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_11_19_6/clk  LogicCell40_SEQ_MODE_1010      0              5761  RISE       1

Data path
pin name                                                                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_11_19_6/lcout                 LogicCell40_SEQ_MODE_1010   1391              7152  70960  RISE       3
I__3530/I                                                                                                               LocalMux                       0              7152  70960  RISE       1
I__3530/O                                                                                                               LocalMux                    1099              8251  70960  RISE       1
I__3533/I                                                                                                               InMux                          0              8251  70960  RISE       1
I__3533/O                                                                                                               InMux                        662              8914  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_11_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8914  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_11_19_1/lcout  LogicCell40_SEQ_MODE_0000    861              9774  70960  RISE       4
I__3540/I                                                                                                               Odrv12                         0              9774  70960  RISE       1
I__3540/O                                                                                                               Odrv12                      1073             10847  70960  RISE       1
I__3542/I                                                                                                               LocalMux                       0             10847  70960  RISE       1
I__3542/O                                                                                                               LocalMux                    1099             11947  70960  RISE       1
I__3546/I                                                                                                               InMux                          0             11947  70960  RISE       1
I__3546/O                                                                                                               InMux                        662             12609  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_11_9_4/in3     LogicCell40_SEQ_MODE_0000      0             12609  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_11_9_4/lcout   LogicCell40_SEQ_MODE_0000    861             13470  70960  RISE       8
I__2912/I                                                                                                               Odrv12                         0             13470  70960  RISE       1
I__2912/O                                                                                                               Odrv12                      1073             14543  70960  RISE       1
I__2913/I                                                                                                               Sp12to4                        0             14543  70960  RISE       1
I__2913/O                                                                                                               Sp12to4                      596             15139  70960  RISE       1
I__2914/I                                                                                                               Span4Mux_v                     0             15139  70960  RISE       1
I__2914/O                                                                                                               Span4Mux_v                   596             15735  70960  RISE       1
I__2915/I                                                                                                               Span4Mux_v                     0             15735  70960  RISE       1
I__2915/O                                                                                                               Span4Mux_v                   596             16331  70960  RISE       1
I__2916/I                                                                                                               LocalMux                       0             16331  70960  RISE       1
I__2916/O                                                                                                               LocalMux                    1099             17430  70960  RISE       1
I__2917/I                                                                                                               CEMux                          0             17430  70960  RISE       1
I__2917/O                                                                                                               CEMux                        702             18132  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/ce                     LogicCell40_SEQ_MODE_1010      0             18132  70960  RISE       1

Capture Clock Path
pin name                                                                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_29_3/lcout                                                           LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1762/I                                                                                             Odrv12                         0                 0  RISE       1
I__1762/O                                                                                             Odrv12                      1073              1073  RISE       1
I__1764/I                                                                                             Span12Mux_s1_v                 0              1073  RISE       1
I__1764/O                                                                                             Span12Mux_s1_v               199              1271  RISE       1
I__1765/I                                                                                             LocalMux                       0              1271  RISE       1
I__1765/O                                                                                             LocalMux                    1099              2371  RISE       1
I__1766/I                                                                                             IoInMux                        0              2371  RISE       1
I__1766/O                                                                                             IoInMux                      662              3033  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                       ICE_GB                         0              3033  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                             ICE_GB                      1589              4622  RISE      23
I__4293/I                                                                                             gio2CtrlBuf                    0              4622  RISE       1
I__4293/O                                                                                             gio2CtrlBuf                    0              4622  RISE       1
I__4294/I                                                                                             GlobalMux                      0              4622  RISE       1
I__4294/O                                                                                             GlobalMux                    252              4874  RISE       1
I__4300/I                                                                                             ClkMux                         0              4874  RISE       1
I__4300/O                                                                                             ClkMux                       887              5761  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/clk  LogicCell40_SEQ_MODE_1010      0              5761  RISE       1


===================================================================== 
4.2::Critical Path Report for clk_usb
*************************************
Clock: clk_usb
Frequency: 51.15 MHz | Target: 48.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_gate_q_LC_7_30_0/lcout
Path End         : u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/in0
Capture Clock    : u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/clk
Setup Constraint : 20830p
Path slack       : 1281p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             20737

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         16926
---------------------------------------   ----- 
End-of-path arrival time (ps)             19456
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE     434
I__10563/I                          gio2CtrlBuf                    0                 0  RISE       1
I__10563/O                          gio2CtrlBuf                    0                 0  RISE       1
I__10564/I                          GlobalMux                      0                 0  RISE       1
I__10564/O                          GlobalMux                    252               252  RISE       1
I__10722/I                          ClkMux                         0               252  RISE       1
I__10722/O                          ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_gate_q_LC_7_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_gate_q_LC_7_30_0/lcout                                          LogicCell40_SEQ_MODE_1000   1391              2530   1281  RISE       1
I__1466/I                                                                     LocalMux                       0              2530   1281  RISE       1
I__1466/O                                                                     LocalMux                    1099              3629   1281  RISE       1
I__1467/I                                                                     IoInMux                        0              3629   1281  RISE       1
I__1467/O                                                                     IoInMux                      662              4291   1281  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/USERSIGNALTOGLOBALBUFFER                         ICE_GB                         0              4291   1281  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/GLOBALBUFFEROUTPUT                               ICE_GB                      1589              5881   1281  RISE      94
I__10093/I                                                                    gio2CtrlBuf                    0              5881   1281  RISE       1
I__10093/O                                                                    gio2CtrlBuf                    0              5881   1281  RISE       1
I__10094/I                                                                    GlobalMux                      0              5881   1281  RISE       1
I__10094/O                                                                    GlobalMux                    252              6132   1281  RISE       1
I__10096/I                                                                    Glb2LocalMux                   0              6132   1281  RISE       1
I__10096/O                                                                    Glb2LocalMux                 583              6715   1281  RISE       1
I__10144/I                                                                    LocalMux                       0              6715   1281  RISE       1
I__10144/O                                                                    LocalMux                    1099              7814   1281  RISE       1
I__10169/I                                                                    InMux                          0              7814   1281  RISE       1
I__10169/O                                                                    InMux                        662              8477   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_LC_12_1_2/in3               LogicCell40_SEQ_MODE_0000      0              8477   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_LC_12_1_2/lcout             LogicCell40_SEQ_MODE_0000    861              9337   1281  RISE       1
I__3653/I                                                                     LocalMux                       0              9337   1281  RISE       1
I__3653/O                                                                     LocalMux                    1099             10437   1281  RISE       1
I__3654/I                                                                     IoInMux                        0             10437   1281  RISE       1
I__3654/O                                                                     IoInMux                      662             11099   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11099   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             12688   1281  RISE      39
I__7333/I                                                                     gio2CtrlBuf                    0             12688   1281  RISE       1
I__7333/O                                                                     gio2CtrlBuf                    0             12688   1281  RISE       1
I__7334/I                                                                     GlobalMux                      0             12688   1281  RISE       1
I__7334/O                                                                     GlobalMux                    252             12940   1281  RISE       1
I__7335/I                                                                     Glb2LocalMux                   0             12940   1281  RISE       1
I__7335/O                                                                     Glb2LocalMux                 583             13523   1281  RISE       1
I__7357/I                                                                     LocalMux                       0             13523   1281  RISE       1
I__7357/O                                                                     LocalMux                    1099             14622   1281  RISE       1
I__7362/I                                                                     InMux                          0             14622   1281  RISE       1
I__7362/O                                                                     InMux                        662             15284   1281  RISE       1
I__7369/I                                                                     CascadeMux                     0             15284   1281  RISE       1
I__7369/O                                                                     CascadeMux                     0             15284   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_0_LC_12_6_0/in2                               LogicCell40_SEQ_MODE_0000      0             15284   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_0_LC_12_6_0/carryout                          LogicCell40_SEQ_MODE_0000    609             15893   1281  RISE       2
u_usb_cdc.u_sie.in_byte_q_RNO_0_1_LC_12_6_1/carryin                           LogicCell40_SEQ_MODE_0000      0             15893   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_1_LC_12_6_1/carryout                          LogicCell40_SEQ_MODE_0000    278             16172   1281  RISE       2
I__3649/I                                                                     InMux                          0             16172   1281  RISE       1
I__3649/O                                                                     InMux                        662             16834   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_2_LC_12_6_2/in3                               LogicCell40_SEQ_MODE_0000      0             16834   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_2_LC_12_6_2/lcout                             LogicCell40_SEQ_MODE_0000    861             17695   1281  RISE       1
I__3650/I                                                                     LocalMux                       0             17695   1281  RISE       1
I__3650/O                                                                     LocalMux                    1099             18794   1281  RISE       1
I__3651/I                                                                     InMux                          0             18794   1281  RISE       1
I__3651/O                                                                     InMux                        662             19456   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/in0                                     LogicCell40_SEQ_MODE_1010      0             19456   1281  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE     434
I__10563/I                                 gio2CtrlBuf                    0                 0  RISE       1
I__10563/O                                 gio2CtrlBuf                    0                 0  RISE       1
I__10564/I                                 GlobalMux                      0                 0  RISE       1
I__10564/O                                 GlobalMux                    252               252  RISE       1
I__10578/I                                 ClkMux                         0               252  RISE       1
I__10578/O                                 ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (clk_usb:R vs. clk_usb:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.clk_gate_q_LC_7_30_0/lcout
Path End         : u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/in0
Capture Clock    : u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/clk
Setup Constraint : 20830p
Path slack       : 1281p

Capture Clock Arrival Time (clk_usb:R#2)   20830
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  1139
- Setup Time                               -1232
----------------------------------------   ----- 
End-of-path required time (ps)             20737

Launch Clock Arrival Time (clk_usb:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  1139
+ Clock To Q                               1391
+ Data Path Delay                         16926
---------------------------------------   ----- 
End-of-path arrival time (ps)             19456
 
Launch Clock Path
pin name                            model name                 delay  cumulative delay  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT           ICE_GB                         0                 0  RISE     434
I__10563/I                          gio2CtrlBuf                    0                 0  RISE       1
I__10563/O                          gio2CtrlBuf                    0                 0  RISE       1
I__10564/I                          GlobalMux                      0                 0  RISE       1
I__10564/O                          GlobalMux                    252               252  RISE       1
I__10722/I                          ClkMux                         0               252  RISE       1
I__10722/O                          ClkMux                       887              1139  RISE       1
u_usb_cdc.clk_gate_q_LC_7_30_0/clk  LogicCell40_SEQ_MODE_1000      0              1139  RISE       1

Data path
pin name                                                                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.clk_gate_q_LC_7_30_0/lcout                                          LogicCell40_SEQ_MODE_1000   1391              2530   1281  RISE       1
I__1466/I                                                                     LocalMux                       0              2530   1281  RISE       1
I__1466/O                                                                     LocalMux                    1099              3629   1281  RISE       1
I__1467/I                                                                     IoInMux                        0              3629   1281  RISE       1
I__1467/O                                                                     IoInMux                      662              4291   1281  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/USERSIGNALTOGLOBALBUFFER                         ICE_GB                         0              4291   1281  RISE       1
u_usb_cdc.clk_gate_q_RNIAEIC/GLOBALBUFFEROUTPUT                               ICE_GB                      1589              5881   1281  RISE      94
I__10093/I                                                                    gio2CtrlBuf                    0              5881   1281  RISE       1
I__10093/O                                                                    gio2CtrlBuf                    0              5881   1281  RISE       1
I__10094/I                                                                    GlobalMux                      0              5881   1281  RISE       1
I__10094/O                                                                    GlobalMux                    252              6132   1281  RISE       1
I__10096/I                                                                    Glb2LocalMux                   0              6132   1281  RISE       1
I__10096/O                                                                    Glb2LocalMux                 583              6715   1281  RISE       1
I__10144/I                                                                    LocalMux                       0              6715   1281  RISE       1
I__10144/O                                                                    LocalMux                    1099              7814   1281  RISE       1
I__10169/I                                                                    InMux                          0              7814   1281  RISE       1
I__10169/O                                                                    InMux                        662              8477   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_LC_12_1_2/in3               LogicCell40_SEQ_MODE_0000      0              8477   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_LC_12_1_2/lcout             LogicCell40_SEQ_MODE_0000    861              9337   1281  RISE       1
I__3653/I                                                                     LocalMux                       0              9337   1281  RISE       1
I__3653/O                                                                     LocalMux                    1099             10437   1281  RISE       1
I__3654/I                                                                     IoInMux                        0             10437   1281  RISE       1
I__3654/O                                                                     IoInMux                      662             11099   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_0/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0             11099   1281  RISE       1
u_usb_cdc.u_sie.u_phy_rx.rx_ready_o_keep_RNI2E343_0/GLOBALBUFFEROUTPUT        ICE_GB                      1589             12688   1281  RISE      39
I__7333/I                                                                     gio2CtrlBuf                    0             12688   1281  RISE       1
I__7333/O                                                                     gio2CtrlBuf                    0             12688   1281  RISE       1
I__7334/I                                                                     GlobalMux                      0             12688   1281  RISE       1
I__7334/O                                                                     GlobalMux                    252             12940   1281  RISE       1
I__7335/I                                                                     Glb2LocalMux                   0             12940   1281  RISE       1
I__7335/O                                                                     Glb2LocalMux                 583             13523   1281  RISE       1
I__7357/I                                                                     LocalMux                       0             13523   1281  RISE       1
I__7357/O                                                                     LocalMux                    1099             14622   1281  RISE       1
I__7362/I                                                                     InMux                          0             14622   1281  RISE       1
I__7362/O                                                                     InMux                        662             15284   1281  RISE       1
I__7369/I                                                                     CascadeMux                     0             15284   1281  RISE       1
I__7369/O                                                                     CascadeMux                     0             15284   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_0_LC_12_6_0/in2                               LogicCell40_SEQ_MODE_0000      0             15284   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_0_LC_12_6_0/carryout                          LogicCell40_SEQ_MODE_0000    609             15893   1281  RISE       2
u_usb_cdc.u_sie.in_byte_q_RNO_0_1_LC_12_6_1/carryin                           LogicCell40_SEQ_MODE_0000      0             15893   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_1_LC_12_6_1/carryout                          LogicCell40_SEQ_MODE_0000    278             16172   1281  RISE       2
I__3649/I                                                                     InMux                          0             16172   1281  RISE       1
I__3649/O                                                                     InMux                        662             16834   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_2_LC_12_6_2/in3                               LogicCell40_SEQ_MODE_0000      0             16834   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_RNO_0_2_LC_12_6_2/lcout                             LogicCell40_SEQ_MODE_0000    861             17695   1281  RISE       1
I__3650/I                                                                     LocalMux                       0             17695   1281  RISE       1
I__3650/O                                                                     LocalMux                    1099             18794   1281  RISE       1
I__3651/I                                                                     InMux                          0             18794   1281  RISE       1
I__3651/O                                                                     InMux                        662             19456   1281  RISE       1
u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/in0                                     LogicCell40_SEQ_MODE_1010      0             19456   1281  RISE       1

Capture Clock Path
pin name                                   model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------  -------------------------  -----  ----------------  ----  ------
clk_gb/GLOBALBUFFEROUTPUT                  ICE_GB                         0                 0  RISE     434
I__10563/I                                 gio2CtrlBuf                    0                 0  RISE       1
I__10563/O                                 gio2CtrlBuf                    0                 0  RISE       1
I__10564/I                                 GlobalMux                      0                 0  RISE       1
I__10564/O                                 GlobalMux                    252               252  RISE       1
I__10578/I                                 ClkMux                         0               252  RISE       1
I__10578/O                                 ClkMux                       887              1139  RISE       1
u_usb_cdc.u_sie.in_byte_q_2_LC_11_6_6/clk  LogicCell40_SEQ_MODE_1010      0              1139  RISE       1


5.2::Critical Path Report for (clk_app:R vs. clk_app:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_11_19_6/lcout
Path End         : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/ce
Capture Clock    : u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/clk
Setup Constraint : 83330p
Path slack       : 70959p

Capture Clock Arrival Time (clk_app:R#2)   83330
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  5761
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)             89091

Launch Clock Arrival Time (clk_app:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  5761
+ Clock To Q                               1391
+ Data Path Delay                         10980
---------------------------------------   ----- 
End-of-path arrival time (ps)             18132
 
Launch Clock Path
pin name                                                                                               model name                 delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_29_3/lcout                                                            LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1762/I                                                                                              Odrv12                         0                 0  RISE       1
I__1762/O                                                                                              Odrv12                      1073              1073  RISE       1
I__1764/I                                                                                              Span12Mux_s1_v                 0              1073  RISE       1
I__1764/O                                                                                              Span12Mux_s1_v               199              1271  RISE       1
I__1765/I                                                                                              LocalMux                       0              1271  RISE       1
I__1765/O                                                                                              LocalMux                    1099              2371  RISE       1
I__1766/I                                                                                              IoInMux                        0              2371  RISE       1
I__1766/O                                                                                              IoInMux                      662              3033  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                        ICE_GB                         0              3033  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                              ICE_GB                      1589              4622  RISE      23
I__4293/I                                                                                              gio2CtrlBuf                    0              4622  RISE       1
I__4293/O                                                                                              gio2CtrlBuf                    0              4622  RISE       1
I__4294/I                                                                                              GlobalMux                      0              4622  RISE       1
I__4294/O                                                                                              GlobalMux                    252              4874  RISE       1
I__4295/I                                                                                              ClkMux                         0              4874  RISE       1
I__4295/O                                                                                              ClkMux                       887              5761  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_11_19_6/clk  LogicCell40_SEQ_MODE_1010      0              5761  RISE       1

Data path
pin name                                                                                                                model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_valid_q_0_LC_11_19_6/lcout                 LogicCell40_SEQ_MODE_1010   1391              7152  70960  RISE       3
I__3530/I                                                                                                               LocalMux                       0              7152  70960  RISE       1
I__3530/O                                                                                                               LocalMux                    1099              8251  70960  RISE       1
I__3533/I                                                                                                               InMux                          0              8251  70960  RISE       1
I__3533/O                                                                                                               InMux                        662              8914  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_11_19_1/in3    LogicCell40_SEQ_MODE_0000      0              8914  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNILU49_0_LC_11_19_1/lcout  LogicCell40_SEQ_MODE_0000    861              9774  70960  RISE       4
I__3540/I                                                                                                               Odrv12                         0              9774  70960  RISE       1
I__3540/O                                                                                                               Odrv12                      1073             10847  70960  RISE       1
I__3542/I                                                                                                               LocalMux                       0             10847  70960  RISE       1
I__3542/O                                                                                                               LocalMux                    1099             11947  70960  RISE       1
I__3546/I                                                                                                               InMux                          0             11947  70960  RISE       1
I__3546/O                                                                                                               InMux                        662             12609  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_11_9_4/in3     LogicCell40_SEQ_MODE_0000      0             12609  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_consumed_qq_er_RNIO2UI_0_LC_11_9_4/lcout   LogicCell40_SEQ_MODE_0000    861             13470  70960  RISE       8
I__2912/I                                                                                                               Odrv12                         0             13470  70960  RISE       1
I__2912/O                                                                                                               Odrv12                      1073             14543  70960  RISE       1
I__2913/I                                                                                                               Sp12to4                        0             14543  70960  RISE       1
I__2913/O                                                                                                               Sp12to4                      596             15139  70960  RISE       1
I__2914/I                                                                                                               Span4Mux_v                     0             15139  70960  RISE       1
I__2914/O                                                                                                               Span4Mux_v                   596             15735  70960  RISE       1
I__2915/I                                                                                                               Span4Mux_v                     0             15735  70960  RISE       1
I__2915/O                                                                                                               Span4Mux_v                   596             16331  70960  RISE       1
I__2916/I                                                                                                               LocalMux                       0             16331  70960  RISE       1
I__2916/O                                                                                                               LocalMux                    1099             17430  70960  RISE       1
I__2917/I                                                                                                               CEMux                          0             17430  70960  RISE       1
I__2917/O                                                                                                               CEMux                        702             18132  70960  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/ce                     LogicCell40_SEQ_MODE_1010      0             18132  70960  RISE       1

Capture Clock Path
pin name                                                                                              model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------------------------------------------------------------  -------------------------  -----  ----------------  ----  ------
u_prescaler.prescaler_cnt_1_LC_8_29_3/lcout                                                           LogicCell40_SEQ_MODE_1000      0                 0  RISE       2
I__1762/I                                                                                             Odrv12                         0                 0  RISE       1
I__1762/O                                                                                             Odrv12                      1073              1073  RISE       1
I__1764/I                                                                                             Span12Mux_s1_v                 0              1073  RISE       1
I__1764/O                                                                                             Span12Mux_s1_v               199              1271  RISE       1
I__1765/I                                                                                             LocalMux                       0              1271  RISE       1
I__1765/O                                                                                             LocalMux                    1099              2371  RISE       1
I__1766/I                                                                                             IoInMux                        0              2371  RISE       1
I__1766/O                                                                                             IoInMux                      662              3033  RISE       1
clk_12mhz_keep_RNIFI75/USERSIGNALTOGLOBALBUFFER                                                       ICE_GB                         0              3033  RISE       1
clk_12mhz_keep_RNIFI75/GLOBALBUFFEROUTPUT                                                             ICE_GB                      1589              4622  RISE      23
I__4293/I                                                                                             gio2CtrlBuf                    0              4622  RISE       1
I__4293/O                                                                                             gio2CtrlBuf                    0              4622  RISE       1
I__4294/I                                                                                             GlobalMux                      0              4622  RISE       1
I__4294/O                                                                                             GlobalMux                    252              4874  RISE       1
I__4300/I                                                                                             ClkMux                         0              4874  RISE       1
I__4300/O                                                                                             ClkMux                       887              5761  RISE       1
u_usb_cdc.u_bulk_endps_0__u_bulk_endp.u_in_fifo.u_lte12mhz_async_data_app_in_data_q_7_LC_10_10_7/clk  LogicCell40_SEQ_MODE_1010      0              5761  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 3543


Data Path Delay                3954
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 3543

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       loopback                   0      0                  RISE  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__10765/I                                      Odrv4                      0      1000               RISE  1       
I__10765/O                                      Odrv4                      596    1596               RISE  1       
I__10766/I                                      Span4Mux_v                 0      1596               RISE  1       
I__10766/O                                      Span4Mux_v                 596    2192               RISE  1       
I__10767/I                                      LocalMux                   0      2192               RISE  1       
I__10767/O                                      LocalMux                   1099   3291               RISE  1       
I__10768/I                                      InMux                      0      3291               RISE  1       
I__10768/O                                      InMux                      662    3954               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_26_2/in3  LogicCell40_SEQ_MODE_1000  0      3954               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__10563/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                      GlobalMux                  0      0                  RISE  1       
I__10564/O                                      GlobalMux                  252    252                RISE  1       
I__10685/I                                      ClkMux                     0      252                RISE  1       
I__10685/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_26_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.1.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Setup Time        : 4496


Data Path Delay                4907
+ Setup Time                    728
- Capture Clock Path Delay    -1139
---------------------------- ------
Setup to Clock                 4496

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       loopback                   0      0                  RISE  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      510                RISE  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    1000               RISE  1       
I__5922/I                                       Odrv12                     0      1000               RISE  1       
I__5922/O                                       Odrv12                     1073   2073               RISE  1       
I__5923/I                                       Span12Mux_h                0      2073               RISE  1       
I__5923/O                                       Span12Mux_h                1073   3146               RISE  1       
I__5924/I                                       LocalMux                   0      3146               RISE  1       
I__5924/O                                       LocalMux                   1099   4245               RISE  1       
I__5925/I                                       InMux                      0      4245               RISE  1       
I__5925/O                                       InMux                      662    4907               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_25_4/in3  LogicCell40_SEQ_MODE_1000  0      4907               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__10563/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                      GlobalMux                  0      0                  RISE  1       
I__10564/O                                      GlobalMux                  252    252                RISE  1       
I__10707/I                                      ClkMux                     0      252                RISE  1       
I__10707/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_25_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 15946


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13416
---------------------------- ------
Clock To Out Delay            15946

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  434     
I__10563/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                            GlobalMux                  0      0                  RISE  1       
I__10564/O                                            GlobalMux                  252    252                RISE  1       
I__10681/I                                            ClkMux                     0      252                RISE  1       
I__10681/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_12_20_4/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_12_20_4/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__7708/I                                                         Odrv4                      0      2530               RISE  1       
I__7708/O                                                         Odrv4                      596    3126               RISE  1       
I__7714/I                                                         LocalMux                   0      3126               RISE  1       
I__7714/O                                                         LocalMux                   1099   4225               RISE  1       
I__7721/I                                                         InMux                      0      4225               RISE  1       
I__7721/O                                                         InMux                      662    4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_5/in3    LogicCell40_SEQ_MODE_0000  0      4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_5/lcout  LogicCell40_SEQ_MODE_0000  861    5748               RISE  1       
I__7831/I                                                         Odrv12                     0      5748               RISE  1       
I__7831/O                                                         Odrv12                     1073   6821               RISE  1       
I__7832/I                                                         LocalMux                   0      6821               RISE  1       
I__7832/O                                                         LocalMux                   1099   7920               RISE  1       
I__7833/I                                                         InMux                      0      7920               RISE  1       
I__7833/O                                                         InMux                      662    8582               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_16_23_3/in0    LogicCell40_SEQ_MODE_0000  0      8582               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_16_23_3/lcout  LogicCell40_SEQ_MODE_0000  1245   9827               RISE  2       
I__7824/I                                                         Odrv4                      0      9827               RISE  1       
I__7824/O                                                         Odrv4                      596    10423              RISE  1       
I__7825/I                                                         Span4Mux_v                 0      10423              RISE  1       
I__7825/O                                                         Span4Mux_v                 596    11019              RISE  1       
I__7826/I                                                         Span4Mux_s3_v              0      11019              RISE  1       
I__7826/O                                                         Span4Mux_s3_v              543    11562              RISE  1       
I__7827/I                                                         LocalMux                   0      11562              RISE  1       
I__7827/O                                                         LocalMux                   1099   12662              RISE  1       
I__7829/I                                                         IoInMux                    0      12662              RISE  1       
I__7829/O                                                         IoInMux                    662    13324              RISE  1       
u_usb_dn_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13324              RISE  1       
u_usb_dn_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    13858              FALL  1       
u_usb_dn_iopad/OE                                                 IO_PAD                     0      13858              FALL  1       
u_usb_dn_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   15946              FALL  1       
usb_dn:out                                                        loopback                   0      15946              FALL  1       

6.2.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 15946


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay             13416
---------------------------- ------
Clock To Out Delay            15946

Launch Clock Path
pin name                                              model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                             ICE_GB                     0      0                  RISE  434     
I__10563/I                                            gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                            gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                            GlobalMux                  0      0                  RISE  1       
I__10564/O                                            GlobalMux                  252    252                RISE  1       
I__10681/I                                            ClkMux                     0      252                RISE  1       
I__10681/O                                            ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_12_20_4/clk  LogicCell40_SEQ_MODE_1010  0      1139               RISE  1       

Data Path
pin name                                                          model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_1_LC_12_20_4/lcout            LogicCell40_SEQ_MODE_1010  1391   2530               RISE  11      
I__7708/I                                                         Odrv4                      0      2530               RISE  1       
I__7708/O                                                         Odrv4                      596    3126               RISE  1       
I__7714/I                                                         LocalMux                   0      3126               RISE  1       
I__7714/O                                                         LocalMux                   1099   4225               RISE  1       
I__7721/I                                                         InMux                      0      4225               RISE  1       
I__7721/O                                                         InMux                      662    4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_5/in3    LogicCell40_SEQ_MODE_0000  0      4887               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_0_0_LC_13_23_5/lcout  LogicCell40_SEQ_MODE_0000  861    5748               RISE  1       
I__7831/I                                                         Odrv12                     0      5748               RISE  1       
I__7831/O                                                         Odrv12                     1073   6821               RISE  1       
I__7832/I                                                         LocalMux                   0      6821               RISE  1       
I__7832/O                                                         LocalMux                   1099   7920               RISE  1       
I__7833/I                                                         InMux                      0      7920               RISE  1       
I__7833/O                                                         InMux                      662    8582               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_16_23_3/in0    LogicCell40_SEQ_MODE_0000  0      8582               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.tx_state_q_RNIBBQM_1_0_LC_16_23_3/lcout  LogicCell40_SEQ_MODE_0000  1245   9827               RISE  2       
I__7824/I                                                         Odrv4                      0      9827               RISE  1       
I__7824/O                                                         Odrv4                      596    10423              RISE  1       
I__7825/I                                                         Span4Mux_v                 0      10423              RISE  1       
I__7825/O                                                         Span4Mux_v                 596    11019              RISE  1       
I__7826/I                                                         Span4Mux_s3_v              0      11019              RISE  1       
I__7826/O                                                         Span4Mux_s3_v              543    11562              RISE  1       
I__7828/I                                                         LocalMux                   0      11562              RISE  1       
I__7828/O                                                         LocalMux                   1099   12662              RISE  1       
I__7830/I                                                         IoInMux                    0      12662              RISE  1       
I__7830/O                                                         IoInMux                    662    13324              RISE  1       
u_usb_dp_preio/OUTPUTENABLE                                       PRE_IO_PIN_TYPE_101001     0      13324              RISE  1       
u_usb_dp_preio/PADOEN                                             PRE_IO_PIN_TYPE_101001     534    13858              FALL  1       
u_usb_dp_iopad/OE                                                 IO_PAD                     0      13858              FALL  1       
u_usb_dp_iopad/PACKAGEPIN:out                                     IO_PAD                     2088   15946              FALL  1       
usb_dp:out                                                        loopback                   0      15946              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: usb_dn:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dn:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -2380


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -3519
---------------------------- ------
Hold Time                     -2380

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dn:in                                       loopback                   0      0                  FALL  1       
u_usb_dn_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dn_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dn_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dn_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__10765/I                                      Odrv4                      0      950                FALL  1       
I__10765/O                                      Odrv4                      649    1599               FALL  1       
I__10766/I                                      Span4Mux_v                 0      1599               FALL  1       
I__10766/O                                      Span4Mux_v                 649    2248               FALL  1       
I__10767/I                                      LocalMux                   0      2248               FALL  1       
I__10767/O                                      LocalMux                   768    3016               FALL  1       
I__10768/I                                      InMux                      0      3016               FALL  1       
I__10768/O                                      InMux                      503    3519               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_26_2/in3  LogicCell40_SEQ_MODE_1000  0      3519               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__10563/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                      GlobalMux                  0      0                  RISE  1       
I__10564/O                                      GlobalMux                  252    252                RISE  1       
I__10685/I                                      ClkMux                     0      252                RISE  1       
I__10685/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dn_q_2_LC_18_26_2/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.4.2::Path details for port: usb_dp:in 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : usb_dp:in
Clock Port        : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference   : clk_usb:R
Hold Time         : -3546


Capture Clock Path Delay       1139
+ Hold  Time                      0
- Data Path Delay             -4685
---------------------------- ------
Hold Time                     -3546

Data Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
usb_dp:in                                       loopback                   0      0                  FALL  1       
u_usb_dp_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  FALL  1       
u_usb_dp_iopad/DOUT                             IO_PAD                     460    460                FALL  1       
u_usb_dp_preio/PADIN                            PRE_IO_PIN_TYPE_101001     0      460                FALL  1       
u_usb_dp_preio/DIN0                             PRE_IO_PIN_TYPE_101001     490    950                FALL  1       
I__5922/I                                       Odrv12                     0      950                FALL  1       
I__5922/O                                       Odrv12                     1232   2182               FALL  1       
I__5923/I                                       Span12Mux_h                0      2182               FALL  1       
I__5923/O                                       Span12Mux_h                1232   3414               FALL  1       
I__5924/I                                       LocalMux                   0      3414               FALL  1       
I__5924/O                                       LocalMux                   768    4182               FALL  1       
I__5925/I                                       InMux                      0      4182               FALL  1       
I__5925/O                                       InMux                      503    4685               FALL  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_25_4/in3  LogicCell40_SEQ_MODE_1000  0      4685               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__10563/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                      GlobalMux                  0      0                  RISE  1       
I__10564/O                                      GlobalMux                  252    252                RISE  1       
I__10707/I                                      ClkMux                     0      252                RISE  1       
I__10707/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_rx.dp_q_2_LC_14_25_4/clk  LogicCell40_SEQ_MODE_1000  0      1139               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: usb_dn:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dn:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11371


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8841
---------------------------- ------
Clock To Out Delay            11371

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__10563/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                      GlobalMux                  0      0                  RISE  1       
I__10564/O                                      GlobalMux                  252    252                RISE  1       
I__10668/I                                      ClkMux                     0      252                RISE  1       
I__10668/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_22_2/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                     model name                 delay  cummulative delay  edge  Fanout  
-----------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_22_2/lcout             LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__7747/I                                                    Odrv4                      0      2530               FALL  1       
I__7747/O                                                    Odrv4                      649    3179               FALL  1       
I__7749/I                                                    LocalMux                   0      3179               FALL  1       
I__7749/O                                                    LocalMux                   768    3947               FALL  1       
I__7750/I                                                    InMux                      0      3947               FALL  1       
I__7750/O                                                    InMux                      503    4450               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_16_24_7/in1    LogicCell40_SEQ_MODE_0000  0      4450               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_0_LC_16_24_7/lcout  LogicCell40_SEQ_MODE_0000  1232   5682               FALL  1       
I__7703/I                                                    Odrv4                      0      5682               FALL  1       
I__7703/O                                                    Odrv4                      649    6331               FALL  1       
I__7704/I                                                    Span4Mux_v                 0      6331               FALL  1       
I__7704/O                                                    Span4Mux_v                 649    6980               FALL  1       
I__7705/I                                                    Span4Mux_s2_v              0      6980               FALL  1       
I__7705/O                                                    Span4Mux_s2_v              450    7430               FALL  1       
I__7706/I                                                    LocalMux                   0      7430               FALL  1       
I__7706/O                                                    LocalMux                   768    8198               FALL  1       
I__7707/I                                                    IoInMux                    0      8198               FALL  1       
I__7707/O                                                    IoInMux                    503    8702               FALL  1       
u_usb_dn_preio/DOUT0                                         PRE_IO_PIN_TYPE_101001     0      8702               FALL  1       
u_usb_dn_preio/PADOUT                                        PRE_IO_PIN_TYPE_101001     755    9457               RISE  1       
u_usb_dn_iopad/DIN                                           IO_PAD                     0      9457               RISE  1       
u_usb_dn_iopad/PACKAGEPIN:out                                IO_PAD                     1914   11371              RISE  1       
usb_dn:out                                                   loopback                   0      11371              RISE  1       

6.5.2::Path details for port: usb_dp:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : usb_dp:out
Clock Port         : clk_gb/GLOBALBUFFEROUTPUT
Clock Reference    : clk_usb:R
Clock to Out Delay : 11371


Launch Clock Path Delay        1139
+ Clock To Q Delay             1391
+ Data Path Delay              8841
---------------------------- ------
Clock To Out Delay            11371

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
clk_gb/GLOBALBUFFEROUTPUT                       ICE_GB                     0      0                  RISE  434     
I__10563/I                                      gio2CtrlBuf                0      0                  RISE  1       
I__10563/O                                      gio2CtrlBuf                0      0                  RISE  1       
I__10564/I                                      GlobalMux                  0      0                  RISE  1       
I__10564/O                                      GlobalMux                  252    252                RISE  1       
I__10668/I                                      ClkMux                     0      252                RISE  1       
I__10668/O                                      ClkMux                     887    1139               RISE  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_22_2/clk  LogicCell40_SEQ_MODE_1011  0      1139               RISE  1       

Data Path
pin name                                                   model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_LC_16_22_2/lcout           LogicCell40_SEQ_MODE_1011  1391   2530               FALL  3       
I__7747/I                                                  Odrv4                      0      2530               FALL  1       
I__7747/O                                                  Odrv4                      649    3179               FALL  1       
I__7749/I                                                  LocalMux                   0      3179               FALL  1       
I__7749/O                                                  LocalMux                   768    3947               FALL  1       
I__7751/I                                                  InMux                      0      3947               FALL  1       
I__7751/O                                                  InMux                      503    4450               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_24_1/in1    LogicCell40_SEQ_MODE_0000  0      4450               FALL  1       
u_usb_cdc.u_sie.u_phy_tx.nrzi_q_RNII1Q41_LC_16_24_1/lcout  LogicCell40_SEQ_MODE_0000  1232   5682               FALL  1       
I__7774/I                                                  Odrv4                      0      5682               FALL  1       
I__7774/O                                                  Odrv4                      649    6331               FALL  1       
I__7775/I                                                  Span4Mux_v                 0      6331               FALL  1       
I__7775/O                                                  Span4Mux_v                 649    6980               FALL  1       
I__7776/I                                                  Span4Mux_s2_v              0      6980               FALL  1       
I__7776/O                                                  Span4Mux_s2_v              450    7430               FALL  1       
I__7777/I                                                  LocalMux                   0      7430               FALL  1       
I__7777/O                                                  LocalMux                   768    8198               FALL  1       
I__7778/I                                                  IoInMux                    0      8198               FALL  1       
I__7778/O                                                  IoInMux                    503    8702               FALL  1       
u_usb_dp_preio/DOUT0                                       PRE_IO_PIN_TYPE_101001     0      8702               FALL  1       
u_usb_dp_preio/PADOUT                                      PRE_IO_PIN_TYPE_101001     755    9457               RISE  1       
u_usb_dp_iopad/DIN                                         IO_PAD                     0      9457               RISE  1       
u_usb_dp_iopad/PACKAGEPIN:out                              IO_PAD                     1914   11371              RISE  1       
usb_dp:out                                                 loopback                   0      11371              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

