Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "/home/justin/Documents/FPGA/Sandbox/spi/test/spi_tb_isim_beh.exe" -prj "/home/justin/Documents/FPGA/Sandbox/spi/test/spi_tb_beh.prj" "work.spi_tb" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/justin/Documents/FPGA/Sandbox/spi/test/../spi_slave/spi_slave.v" into library work
Analyzing Verilog file "/home/justin/Documents/FPGA/Sandbox/spi/test/../spi_master/spi_master.v" into library work
Analyzing Verilog file "/home/justin/Documents/FPGA/Sandbox/spi/test/../spi_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "/home/justin/Documents/FPGA/Sandbox/spi/test/../spi_tb.v" Line 50: Target <miso> of concurrent assignment or output port connection should be a net type.
WARNING:HDLCompiler:189 - "/home/justin/Documents/FPGA/Sandbox/spi/test/../spi_tb.v" Line 38: Size mismatch in connection of port <data_out>. Formal port size is 8-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 94684 KB
Fuse CPU Usage: 1730 ms
Compiling module spi_master(CLK_DIV=1)
Compiling module spi_slave
Compiling module spi_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable /home/justin/Documents/FPGA/Sandbox/spi/test/spi_tb_isim_beh.exe
Fuse Memory Usage: 392852 KB
Fuse CPU Usage: 1750 ms
GCC CPU Usage: 230 ms
