0.7
2020.2
Jun 10 2021
20:04:57
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1638239920,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sim_1/new/FinalSystemTest.vhd,,,design_1_wrapper,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1638239910,verilog,,,,blk_mem_gen_0,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd,1638239910,vhdl,,,,xbip_multadd_0,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/ip/design_1_Control_0_0/sim/design_1_Control_0_0.vhd,1638239920,vhdl,,,,design_1_control_0_0,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/ip/design_1_Conv_Connection_0_3/sim/design_1_Conv_Connection_0_3.vhd,1638236600,vhdl,,,,design_1_conv_connection_0_3,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/ip/design_1_Maxpool_connection_0_0/sim/design_1_Maxpool_connection_0_0.vhd,1638236600,vhdl,,,,design_1_maxpool_connection_0_0,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/ip/design_1_Meanpool_Connection_0_0/sim/design_1_Meanpool_Connection_0_0.vhd,1638236600,vhdl,,,,design_1_meanpool_connection_0_0,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/ip/design_1_Multiplexer_0_1/sim/design_1_Multiplexer_0_1.vhd,1638236600,vhdl,,,,design_1_multiplexer_0_1,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/ip/design_1_RAM_4M_0_0/sim/design_1_RAM_4M_0_0.vhd,1638236599,vhdl,,,,design_1_ram_4m_0_0,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/ip/design_1_RAM_filter_0_0/sim/design_1_RAM_filter_0_0.vhd,1638236600,vhdl,,,,design_1_ram_filter_0_0,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/bd/design_1/sim/design_1.vhd,1638239920,vhdl,,,,design_1,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sim_1/new/FinalSystemTest.vhd,1638241422,vhdl,,,,finalsystemtest,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sim_1/new/MeanPoolingKernelTest.vhd,1638236349,vhdl,,,,meanpoolingkerneltest,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/ConvolutionalKernel.vhd,1638235784,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd,,,convolutionalkernel,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/MaxPoolingKernel.vhd,1638212806,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Maxpool_connection.vhd,,,maxpoolingkernel,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/MeanPoolingKernel.vhd,1638235784,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Meanpool_Connection.vhd,,,meanpoolingkernel,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/PackageCommon.vhd,1638212806,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Control.vhd,,,common,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Control.vhd,1638240506,vhdl,,,,control,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd,1638235784,vhdl,,,,conv_connection,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_inputwindow_1.vhd,1638235784,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd,,,conv_inputwindow_1,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_outputwindow_1.vhd,1638235784,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Conv_Connection.vhd,,,conv_outputwindow_1,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Max_input_window.vhd,1638235784,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Maxpool_connection.vhd,,,max_input_window,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Max_output_window.vhd,1638235784,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Maxpool_connection.vhd,,,max_output_window,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Maxpool_connection.vhd,1638235784,vhdl,,,,maxpool_connection,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd,1638240103,vhdl,C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Meanpool_Connection.vhd,,,mean_input_window,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Meanpool_Connection.vhd,1638235784,vhdl,,,,meanpool_connection,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Multiplexer.vhd,1638235784,vhdl,,,,multiplexer,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/RAM_4M.vhd,1638212806,vhdl,,,,ram_4m,,,,,,,,
C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/RAM_filter.vhd,1638235784,vhdl,,,,ram_filter,,,,,,,,
