/*
 * Copyright (c) 2012, RISC OS Open Ltd
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met: 
 *     * Redistributions of source code must retain the above copyright
 *       notice, this list of conditions and the following disclaimer.
 *     * Redistributions in binary form must reproduce the above copyright
 *       notice, this list of conditions and the following disclaimer in the
 *       documentation and/or other materials provided with the distribution.
 *     * Neither the name of RISC OS Open Ltd nor the names of its contributors
 *       may be used to endorse or promote products derived from this software
 *       without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */
#include <stdlib.h>
#include <stdint.h>
#include "kernel.h"
#include "swis.h"

#include "AsmUtils/irqs.h"

#include "gpio.h"

/* GPIO block addresses */
static const uint32_t gpio_phy_banks[6] =
{
  0x48310000,
  0x49050000,
  0x49052000,
  0x49054000,
  0x49056000,
  0x49058000,
};

uint32_t gpio_banks[6];

_kernel_oserror *gpio_init(void)
{
  for(int i=0;i<6;i++)
  {
    _kernel_oserror *e = _swix(OS_Memory,_INR(0,2)|_OUT(3),13,gpio_phy_banks[i],4096,&gpio_banks[i]);
    if(e)
      return e;
  }
  return NULL;
}

void gpio_atomic_update(uint32_t bank,uint32_t reg,uint32_t eor,uint32_t and)
{
  int irqs = ensure_irqs_off();
  volatile uint32_t *p = (volatile uint32_t *) (gpio_banks[bank]+reg);
  *p = (*p & and) ^ eor;
  restore_irqs(irqs);
}
