[03/22 01:46:32      0] 
[03/22 01:46:32      0] Cadence Innovus(TM) Implementation System.
[03/22 01:46:32      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/22 01:46:32      0] 
[03/22 01:46:32      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/22 01:46:32      0] Options:	
[03/22 01:46:32      0] Date:		Sat Mar 22 01:46:32 2025
[03/22 01:46:32      0] Host:		ieng6-ece-13.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/22 01:46:32      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/22 01:46:32      0] 
[03/22 01:46:32      0] License:
[03/22 01:46:32      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/22 01:46:32      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/22 01:46:33      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/22 01:46:33      0] 
[03/22 01:46:33      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/22 01:46:33      0] 
[03/22 01:46:33      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/22 01:46:33      0] 
[03/22 01:46:42      8] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/22 01:46:42      8] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/22 01:46:42      8] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/22 01:46:42      8] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/22 01:46:42      8] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/22 01:46:42      8] @(#)CDS: CPE v15.23-s045
[03/22 01:46:42      8] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/22 01:46:42      8] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/22 01:46:42      8] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/22 01:46:42      8] @(#)CDS: RCDB 11.7
[03/22 01:46:42      8] --- Running on ieng6-ece-13.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/22 01:46:42      8] Create and set the environment variable TMPDIR to /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH.

[03/22 01:46:42      8] 
[03/22 01:46:42      8] **INFO:  MMMC transition support version v31-84 
[03/22 01:46:42      8] 
[03/22 01:46:42      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/22 01:46:42      8] <CMD> suppressMessage ENCEXT-2799
[03/22 01:46:42      8] <CMD> getDrawView
[03/22 01:46:42      8] <CMD> loadWorkspace -name Physical
[03/22 01:46:42      8] <CMD> win
[03/22 01:46:55     10] <CMD> set init_pwr_net VDD
[03/22 01:46:55     10] <CMD> set init_gnd_net VSS
[03/22 01:46:55     10] <CMD> set init_verilog ./netlist/core.out.v
[03/22 01:46:55     10] <CMD> set init_design_netlisttype Verilog
[03/22 01:46:55     10] <CMD> set init_design_settop 1
[03/22 01:46:55     10] <CMD> set init_top_cell core
[03/22 01:46:55     10] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/22 01:46:55     10] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/22 01:46:55     10] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/22 01:46:55     10] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/22 01:46:55     10] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/22 01:46:55     10] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/22 01:46:55     10] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/22 01:46:55     10] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/22 01:46:55     10] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/22 01:46:55     10] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/22 01:46:55     10] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/22 01:46:55     10] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/22 01:46:55     10] 
[03/22 01:46:55     10] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/22 01:46:55     10] 
[03/22 01:46:55     10] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/22 01:46:55     10] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/22 01:46:55     10] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/22 01:46:55     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/22 01:46:55     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/22 01:46:55     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/22 01:46:55     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/22 01:46:55     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/22 01:46:55     10] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/22 01:46:55     10] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/22 01:46:55     10] The LEF parser will ignore this statement.
[03/22 01:46:55     10] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/22 01:46:55     10] Set DBUPerIGU to M2 pitch 400.
[03/22 01:46:55     10] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/22 01:46:55     10] Type 'man IMPLF-200' for more detail.
[03/22 01:46:55     10] 
[03/22 01:46:55     10] viaInitial starts at Sat Mar 22 01:46:55 2025
viaInitial ends at Sat Mar 22 01:46:55 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/22 01:46:55     10] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/22 01:46:55     10] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/22 01:46:56     11] Read 811 cells in library 'tcbn65gpluswc' 
[03/22 01:46:56     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/22 01:46:57     12] Read 811 cells in library 'tcbn65gplusbc' 
[03/22 01:46:57     12] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.21min, fe_real=0.42min, fe_mem=472.3M) ***
[03/22 01:46:57     12] *** Begin netlist parsing (mem=472.3M) ***
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/22 01:46:57     12] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/22 01:46:57     12] To increase the message display limit, refer to the product command reference manual.
[03/22 01:46:57     12] Created 811 new cells from 2 timing libraries.
[03/22 01:46:57     12] Reading netlist ...
[03/22 01:46:57     12] Backslashed names will retain backslash and a trailing blank character.
[03/22 01:46:57     12] Reading verilog netlist './netlist/core.out.v'
[03/22 01:46:58     12] 
[03/22 01:46:58     12] *** Memory Usage v#1 (Current mem = 478.301M, initial mem = 152.258M) ***
[03/22 01:46:58     12] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=478.3M) ***
[03/22 01:46:58     12] Set top cell to core.
[03/22 01:46:58     13] Hooked 1622 DB cells to tlib cells.
[03/22 01:46:58     13] Starting recursive module instantiation check.
[03/22 01:46:58     13] No recursion found.
[03/22 01:46:58     13] Building hierarchical netlist for Cell core ...
[03/22 01:46:58     13] *** Netlist is unique.
[03/22 01:46:58     13] ** info: there are 1751 modules.
[03/22 01:46:58     13] ** info: there are 21582 stdCell insts.
[03/22 01:46:58     13] 
[03/22 01:46:58     13] *** Memory Usage v#1 (Current mem = 546.133M, initial mem = 152.258M) ***
[03/22 01:46:58     13] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 01:46:58     13] Type 'man IMPFP-3961' for more detail.
[03/22 01:46:58     13] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/22 01:46:58     13] Type 'man IMPFP-3961' for more detail.
[03/22 01:46:58     13] Set Default Net Delay as 1000 ps.
[03/22 01:46:58     13] Set Default Net Load as 0.5 pF. 
[03/22 01:46:58     13] Set Default Input Pin Transition as 0.1 ps.
[03/22 01:46:58     13] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/22 01:46:58     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/22 01:46:58     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 01:46:58     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 01:46:58     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 01:46:58     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 01:46:58     13] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/22 01:46:58     13] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 01:46:58     13] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/22 01:46:58     13] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/22 01:46:58     13] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/22 01:46:58     13] Importing multi-corner RC tables ... 
[03/22 01:46:58     13] Summary of Active RC-Corners : 
[03/22 01:46:58     13]  
[03/22 01:46:58     13]  Analysis View: WC_VIEW
[03/22 01:46:58     13]     RC-Corner Name        : Cmax
[03/22 01:46:58     13]     RC-Corner Index       : 0
[03/22 01:46:58     13]     RC-Corner Temperature : 125 Celsius
[03/22 01:46:58     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/22 01:46:58     13]     RC-Corner PreRoute Res Factor         : 1
[03/22 01:46:58     13]     RC-Corner PreRoute Cap Factor         : 1
[03/22 01:46:58     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 01:46:58     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 01:46:58     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 01:46:58     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 01:46:58     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 01:46:58     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 01:46:58     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 01:46:58     13]  
[03/22 01:46:58     13]  Analysis View: BC_VIEW
[03/22 01:46:58     13]     RC-Corner Name        : Cmin
[03/22 01:46:58     13]     RC-Corner Index       : 1
[03/22 01:46:58     13]     RC-Corner Temperature : -40 Celsius
[03/22 01:46:58     13]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/22 01:46:58     13]     RC-Corner PreRoute Res Factor         : 1
[03/22 01:46:58     13]     RC-Corner PreRoute Cap Factor         : 1
[03/22 01:46:58     13]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/22 01:46:58     13]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/22 01:46:58     13]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/22 01:46:58     13]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/22 01:46:58     13]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/22 01:46:58     13]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/22 01:46:58     13]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/22 01:46:58     13] *Info: initialize multi-corner CTS.
[03/22 01:46:58     13] Reading timing constraints file './constraints/core.sdc' ...
[03/22 01:46:58     13] Current (total cpu=0:00:13.8, real=0:00:26.0, peak res=295.8M, current mem=666.2M)
[03/22 01:46:58     13] INFO (CTE): Constraints read successfully.
[03/22 01:46:59     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=310.9M, current mem=683.5M)
[03/22 01:46:59     13] Current (total cpu=0:00:13.9, real=0:00:27.0, peak res=310.9M, current mem=683.5M)
[03/22 01:46:59     13] Summary for sequential cells idenfication: 
[03/22 01:46:59     13] Identified SBFF number: 199
[03/22 01:46:59     13] Identified MBFF number: 0
[03/22 01:46:59     13] Not identified SBFF number: 0
[03/22 01:46:59     13] Not identified MBFF number: 0
[03/22 01:46:59     13] Number of sequential cells which are not FFs: 104
[03/22 01:46:59     13] 
[03/22 01:46:59     13] Total number of combinational cells: 492
[03/22 01:46:59     13] Total number of sequential cells: 303
[03/22 01:46:59     13] Total number of tristate cells: 11
[03/22 01:46:59     13] Total number of level shifter cells: 0
[03/22 01:46:59     13] Total number of power gating cells: 0
[03/22 01:46:59     13] Total number of isolation cells: 0
[03/22 01:46:59     13] Total number of power switch cells: 0
[03/22 01:46:59     13] Total number of pulse generator cells: 0
[03/22 01:46:59     13] Total number of always on buffers: 0
[03/22 01:46:59     13] Total number of retention cells: 0
[03/22 01:46:59     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/22 01:46:59     13] Total number of usable buffers: 18
[03/22 01:46:59     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/22 01:46:59     13] Total number of unusable buffers: 9
[03/22 01:46:59     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/22 01:46:59     13] Total number of usable inverters: 18
[03/22 01:46:59     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/22 01:46:59     13] Total number of unusable inverters: 9
[03/22 01:46:59     13] List of identified usable delay cells:
[03/22 01:46:59     13] Total number of identified usable delay cells: 0
[03/22 01:46:59     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/22 01:46:59     13] Total number of identified unusable delay cells: 9
[03/22 01:46:59     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 01:46:59     14] 
[03/22 01:46:59     14] *** Summary of all messages that are not suppressed in this session:
[03/22 01:46:59     14] Severity  ID               Count  Summary                                  
[03/22 01:46:59     14] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/22 01:46:59     14] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/22 01:46:59     14] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/22 01:46:59     14] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/22 01:46:59     14] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/22 01:46:59     14] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/22 01:46:59     14] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/22 01:46:59     14] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/22 01:46:59     14] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/22 01:46:59     14] *** Message Summary: 1633 warning(s), 2 error(s)
[03/22 01:46:59     14] 
[03/22 01:46:59     14] <CMD> set_interactive_constraint_modes {CON}
[03/22 01:46:59     14] <CMD> setDesignMode -process 65
[03/22 01:46:59     14] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/22 01:46:59     14] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/22 01:46:59     14] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/22 01:46:59     14] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/22 01:46:59     14] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/22 01:46:59     14] Updating process node dependent CCOpt properties for the 65nm process node.
[03/22 01:46:59     14] <CMD> floorPlan -site core -r 1 0.70 10.0 10.0 10.0 10.0
[03/22 01:46:59     14] <CMD> timeDesign -preplace -prefix preplace
[03/22 01:46:59     14] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/22 01:46:59     14] Set Using Default Delay Limit as 101.
[03/22 01:46:59     14] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/22 01:46:59     14] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/22 01:46:59     14] Set Default Net Delay as 0 ps.
[03/22 01:46:59     14] Set Default Net Load as 0 pF. 
[03/22 01:46:59     14] Effort level <high> specified for reg2reg path_group
[03/22 01:46:59     14] #################################################################################
[03/22 01:46:59     14] # Design Stage: PreRoute
[03/22 01:46:59     14] # Design Name: core
[03/22 01:46:59     14] # Design Mode: 65nm
[03/22 01:46:59     14] # Analysis Mode: MMMC Non-OCV 
[03/22 01:46:59     14] # Parasitics Mode: No SPEF/RCDB
[03/22 01:46:59     14] # Signoff Settings: SI Off 
[03/22 01:46:59     14] #################################################################################
[03/22 01:47:00     14] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:47:00     14] Calculate delays in BcWc mode...
[03/22 01:47:00     14] Topological Sorting (CPU = 0:00:00.1, MEM = 718.4M, InitMEM = 714.1M)
[03/22 01:47:03     18] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:47:03     18] End delay calculation. (MEM=912 CPU=0:00:02.4 REAL=0:00:03.0)
[03/22 01:47:03     18] *** CDM Built up (cpu=0:00:03.4  real=0:00:04.0  mem= 912.0M) ***
[03/22 01:47:03     18] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:04.0 totSessionCpu=0:00:18.7 mem=912.0M)
[03/22 01:47:04     19] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.668  | -0.668  | -0.451  |
|           TNS (ns):|-796.876 |-647.476 |-150.149 |
|    Violating Paths:|  2683   |  1487   |  1247   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/22 01:47:04     19] Resetting back High Fanout Nets as non-ideal
[03/22 01:47:04     19] Set Default Net Delay as 1000 ps.
[03/22 01:47:04     19] Set Default Net Load as 0.5 pF. 
[03/22 01:47:04     19] Reported timing to dir ./timingReports
[03/22 01:47:04     19] Total CPU time: 5.23 sec
[03/22 01:47:04     19] Total Real time: 5.0 sec
[03/22 01:47:04     19] Total Memory Usage: 829.183594 Mbytes
[03/22 01:47:04     19] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/22 01:47:04     19] 21582 new pwr-pin connections were made to global net 'VDD'.
[03/22 01:47:04     19] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/22 01:47:04     19] 21582 new gnd-pin connections were made to global net 'VSS'.
[03/22 01:47:04     19] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/22 01:47:04     19] 
[03/22 01:47:04     19] Ring generation is complete; vias are now being generated.
[03/22 01:47:04     19] The power planner created 8 wires.
[03/22 01:47:04     19] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 829.2M) ***
[03/22 01:47:04     19] <CMD> addStripe -number_of_sets 6 -spacing 4 -layer M4 -width 3 -nets { VSS VDD }
[03/22 01:47:04     19] 
[03/22 01:47:04     19] Starting stripe generation ...
[03/22 01:47:04     19] Non-Default setAddStripeOption Settings :
[03/22 01:47:04     19]   NONE
[03/22 01:47:04     19] Stripe generation is complete; vias are now being generated.
[03/22 01:47:04     19] The power planner created 12 wires.
[03/22 01:47:04     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 829.2M) ***
[03/22 01:47:04     19] <CMD> sroute
[03/22 01:47:04     19] *** Begin SPECIAL ROUTE on Sat Mar 22 01:47:04 2025 ***
[03/22 01:47:04     19] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/trhussain/final_project/Step_1/pnr
[03/22 01:47:04     19] SPECIAL ROUTE ran on machine: ieng6-ece-13.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/22 01:47:04     19] 
[03/22 01:47:04     19] Begin option processing ...
[03/22 01:47:04     19] srouteConnectPowerBump set to false
[03/22 01:47:04     19] routeSpecial set to true
[03/22 01:47:04     19] srouteConnectConverterPin set to false
[03/22 01:47:04     19] srouteFollowCorePinEnd set to 3
[03/22 01:47:04     19] srouteJogControl set to "preferWithChanges differentLayer"
[03/22 01:47:04     19] sroutePadPinAllPorts set to true
[03/22 01:47:04     19] sroutePreserveExistingRoutes set to true
[03/22 01:47:04     19] srouteRoutePowerBarPortOnBothDir set to true
[03/22 01:47:04     19] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1714.00 megs.
[03/22 01:47:04     19] 
[03/22 01:47:04     19] Reading DB technology information...
[03/22 01:47:04     19] Finished reading DB technology information.
[03/22 01:47:04     19] Reading floorplan and netlist information...
[03/22 01:47:04     19] Finished reading floorplan and netlist information.
[03/22 01:47:04     19] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/22 01:47:04     19] Read in 846 macros, 136 used
[03/22 01:47:04     19] Read in 136 components
[03/22 01:47:04     19]   136 core components: 136 unplaced, 0 placed, 0 fixed
[03/22 01:47:04     19] Read in 243 logical pins
[03/22 01:47:04     19] Read in 243 nets
[03/22 01:47:04     19] Read in 2 special nets, 2 routed
[03/22 01:47:04     19] Read in 272 terminals
[03/22 01:47:04     19] Begin power routing ...
[03/22 01:47:04     19] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[03/22 01:47:04     19] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/22 01:47:04     19] Type 'man IMPSR-1256' for more detail.
[03/22 01:47:04     19] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/22 01:47:04     19] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[03/22 01:47:04     19] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/22 01:47:04     19] Type 'man IMPSR-1256' for more detail.
[03/22 01:47:04     19] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/22 01:47:04     19] CPU time for FollowPin 0 seconds
[03/22 01:47:04     19] CPU time for FollowPin 0 seconds
[03/22 01:47:04     19]   Number of IO ports routed: 0
[03/22 01:47:04     19]   Number of Block ports routed: 0
[03/22 01:47:04     19]   Number of Stripe ports routed: 0
[03/22 01:47:04     19]   Number of Core ports routed: 426
[03/22 01:47:04     19]   Number of Pad ports routed: 0
[03/22 01:47:04     19]   Number of Power Bump ports routed: 0
[03/22 01:47:04     19]   Number of Followpin connections: 213
[03/22 01:47:04     19] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1731.00 megs.
[03/22 01:47:04     19] 
[03/22 01:47:04     19] 
[03/22 01:47:04     19] 
[03/22 01:47:04     19]  Begin updating DB with routing results ...
[03/22 01:47:04     19]  Updating DB with 104 via definition ...Extracting standard cell pins and blockage ...... 
[03/22 01:47:04     19] Pin and blockage extraction finished
[03/22 01:47:04     19] 
[03/22 01:47:04     19] 
sroute post-processing starts at Sat Mar 22 01:47:04 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/22 01:47:05     19] sroute post-processing ends at Sat Mar 22 01:47:05 2025

sroute post-processing starts at Sat Mar 22 01:47:05 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/22 01:47:05     19] sroute post-processing ends at Sat Mar 22 01:47:05 2025
sroute: Total CPU time used = 0:0:0
[03/22 01:47:05     19] sroute: Total Real time used = 0:0:1
[03/22 01:47:05     19] sroute: Total Memory used = 15.25 megs
[03/22 01:47:05     19] sroute: Total Peak Memory used = 844.43 megs
[03/22 01:47:05     19] <CMD> set ptngSprNoRefreshPins 0
[03/22 01:47:05     19] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[03/22 01:47:05     19] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 01:47:05     19] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType start -spacing 3 -start 0.0 0.2 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/22 01:47:05     19] Successfully spread [83] pins.
[03/22 01:47:05     19] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 844.4M).
[03/22 01:47:05     19] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 01:47:05     19] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 01:47:05     19] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType start -spacing 2 -start 352.4 401.4 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/22 01:47:05     20] Successfully spread [160] pins.
[03/22 01:47:05     20] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 844.4M).
[03/22 01:47:05     20] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 01:47:05     20] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/22 01:47:05     20] <CMD> legalizePin
[03/22 01:47:05     20] 
[03/22 01:47:05     20] Start pin legalization for the partition [core]:
[03/22 01:47:05     20] Moving Pin [clk] to LEGAL location (   0.000    1.200 3 )
[03/22 01:47:05     20] Moving Pin [out[159]] to LEGAL location (  34.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[158]] to LEGAL location (  36.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[157]] to LEGAL location (  38.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[156]] to LEGAL location (  40.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[155]] to LEGAL location (  42.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[154]] to LEGAL location (  44.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[153]] to LEGAL location (  46.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[152]] to LEGAL location (  48.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[151]] to LEGAL location (  50.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[150]] to LEGAL location (  52.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[149]] to LEGAL location (  54.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[148]] to LEGAL location (  56.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[147]] to LEGAL location (  58.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[146]] to LEGAL location (  60.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[145]] to LEGAL location (  62.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[144]] to LEGAL location (  64.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[143]] to LEGAL location (  66.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[142]] to LEGAL location (  68.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[141]] to LEGAL location (  70.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[140]] to LEGAL location (  72.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[139]] to LEGAL location (  74.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[138]] to LEGAL location (  76.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[137]] to LEGAL location (  78.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[136]] to LEGAL location (  80.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[135]] to LEGAL location (  82.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[134]] to LEGAL location (  84.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[133]] to LEGAL location (  86.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[132]] to LEGAL location (  88.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[131]] to LEGAL location (  90.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[130]] to LEGAL location (  92.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[129]] to LEGAL location (  94.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[128]] to LEGAL location (  96.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[127]] to LEGAL location (  98.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[126]] to LEGAL location ( 100.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[125]] to LEGAL location ( 102.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[124]] to LEGAL location ( 104.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[123]] to LEGAL location ( 106.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[122]] to LEGAL location ( 108.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[121]] to LEGAL location ( 110.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[120]] to LEGAL location ( 112.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[119]] to LEGAL location ( 114.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[118]] to LEGAL location ( 116.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[117]] to LEGAL location ( 118.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[116]] to LEGAL location ( 120.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[115]] to LEGAL location ( 122.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[114]] to LEGAL location ( 124.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[113]] to LEGAL location ( 126.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[112]] to LEGAL location ( 128.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[111]] to LEGAL location ( 130.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[110]] to LEGAL location ( 132.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[109]] to LEGAL location ( 134.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[108]] to LEGAL location ( 136.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[107]] to LEGAL location ( 138.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[106]] to LEGAL location ( 140.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[105]] to LEGAL location ( 142.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[104]] to LEGAL location ( 144.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[103]] to LEGAL location ( 146.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[102]] to LEGAL location ( 148.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[101]] to LEGAL location ( 150.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[100]] to LEGAL location ( 152.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[99]] to LEGAL location ( 154.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[98]] to LEGAL location ( 156.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[97]] to LEGAL location ( 158.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[96]] to LEGAL location ( 160.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[95]] to LEGAL location ( 162.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[94]] to LEGAL location ( 164.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[93]] to LEGAL location ( 166.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[92]] to LEGAL location ( 168.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[91]] to LEGAL location ( 170.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[90]] to LEGAL location ( 172.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[89]] to LEGAL location ( 174.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[88]] to LEGAL location ( 176.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[87]] to LEGAL location ( 178.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[86]] to LEGAL location ( 180.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[85]] to LEGAL location ( 182.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[84]] to LEGAL location ( 184.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[83]] to LEGAL location ( 186.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[82]] to LEGAL location ( 188.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[81]] to LEGAL location ( 190.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[80]] to LEGAL location ( 192.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[79]] to LEGAL location ( 194.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[78]] to LEGAL location ( 196.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[77]] to LEGAL location ( 198.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[76]] to LEGAL location ( 200.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[75]] to LEGAL location ( 202.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[74]] to LEGAL location ( 204.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[73]] to LEGAL location ( 206.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[72]] to LEGAL location ( 208.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[71]] to LEGAL location ( 210.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[70]] to LEGAL location ( 212.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[69]] to LEGAL location ( 214.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[68]] to LEGAL location ( 216.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[67]] to LEGAL location ( 218.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[66]] to LEGAL location ( 220.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[65]] to LEGAL location ( 222.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[64]] to LEGAL location ( 224.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[63]] to LEGAL location ( 226.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[62]] to LEGAL location ( 228.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[61]] to LEGAL location ( 230.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[60]] to LEGAL location ( 232.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[59]] to LEGAL location ( 234.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[58]] to LEGAL location ( 236.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[57]] to LEGAL location ( 238.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[56]] to LEGAL location ( 240.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[55]] to LEGAL location ( 242.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[54]] to LEGAL location ( 244.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[53]] to LEGAL location ( 246.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[52]] to LEGAL location ( 248.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[51]] to LEGAL location ( 250.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[50]] to LEGAL location ( 252.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[49]] to LEGAL location ( 254.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[48]] to LEGAL location ( 256.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[47]] to LEGAL location ( 258.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[46]] to LEGAL location ( 260.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[45]] to LEGAL location ( 262.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[44]] to LEGAL location ( 264.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[43]] to LEGAL location ( 266.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[42]] to LEGAL location ( 268.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[41]] to LEGAL location ( 270.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[40]] to LEGAL location ( 272.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[39]] to LEGAL location ( 274.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[38]] to LEGAL location ( 276.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[37]] to LEGAL location ( 278.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[36]] to LEGAL location ( 280.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[35]] to LEGAL location ( 282.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[34]] to LEGAL location ( 284.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[33]] to LEGAL location ( 286.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[32]] to LEGAL location ( 288.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[31]] to LEGAL location ( 290.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[30]] to LEGAL location ( 292.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[29]] to LEGAL location ( 294.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[28]] to LEGAL location ( 296.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[27]] to LEGAL location ( 298.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[26]] to LEGAL location ( 300.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[25]] to LEGAL location ( 302.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[24]] to LEGAL location ( 304.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[23]] to LEGAL location ( 306.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[22]] to LEGAL location ( 308.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[21]] to LEGAL location ( 310.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[20]] to LEGAL location ( 312.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[19]] to LEGAL location ( 314.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[18]] to LEGAL location ( 316.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[17]] to LEGAL location ( 318.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[16]] to LEGAL location ( 320.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[15]] to LEGAL location ( 322.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[14]] to LEGAL location ( 324.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[13]] to LEGAL location ( 326.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[12]] to LEGAL location ( 328.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[11]] to LEGAL location ( 330.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[10]] to LEGAL location ( 332.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[9]] to LEGAL location ( 334.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[8]] to LEGAL location ( 336.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[7]] to LEGAL location ( 338.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[6]] to LEGAL location ( 340.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[5]] to LEGAL location ( 342.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[4]] to LEGAL location ( 344.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[3]] to LEGAL location ( 346.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[2]] to LEGAL location ( 348.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[1]] to LEGAL location ( 350.300    0.000 2 )
[03/22 01:47:05     20] Moving Pin [out[0]] to LEGAL location ( 352.300    0.000 2 )
[03/22 01:47:05     20] Summary report for top level: [core] 
[03/22 01:47:05     20] 	Total Pads                         : 0
[03/22 01:47:05     20] 	Total Pins                         : 243
[03/22 01:47:05     20] 	Legally Assigned Pins              : 243
[03/22 01:47:05     20] 	Illegally Assigned Pins            : 0
[03/22 01:47:05     20] 	Unplaced Pins                      : 0
[03/22 01:47:05     20] 	Constant/Spl Net Pins              : 0
[03/22 01:47:05     20] 	Internal Pins                      : 0
[03/22 01:47:05     20] 	Legally Assigned Feedthrough Pins  : 0
[03/22 01:47:05     20] 	Illegally Assigned Feedthrough Pins: 0
[03/22 01:47:05     20] End of Summary report
[03/22 01:47:05     20] 161 pin(s) of the Partition core were legalized.
[03/22 01:47:05     20] End pin legalization for the partition [core].
[03/22 01:47:05     20] 
[03/22 01:47:05     20] legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 844.4M).
[03/22 01:47:05     20] <CMD> editPin -fixedPin 1 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/22 01:47:05     20] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/22 01:47:05     20] Updated attributes of 83 pin(s) of partition core
[03/22 01:47:05     20] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 844.4M).
[03/22 01:47:05     20] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 01:47:05     20] <CMD> setPinAssignMode -pinEditInBatch true
[03/22 01:47:05     20] <CMD> editPin -fixedPin 1 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]}}
[03/22 01:47:05     20] Updated attributes of 160 pin(s) of partition core
[03/22 01:47:05     20] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 844.4M).
[03/22 01:47:05     20] <CMD> setPinAssignMode -pinEditInBatch false
[03/22 01:47:05     20] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/22 01:47:05     20] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false -placeIOPins false
[03/22 01:47:05     20] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/22 01:47:05     20] <CMD> place_opt_design
[03/22 01:47:05     20] *** Starting GigaPlace ***
[03/22 01:47:05     20] **INFO: user set placement options
[03/22 01:47:05     20] setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
[03/22 01:47:05     20] **INFO: user set opt options
[03/22 01:47:05     20] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/22 01:47:05     20] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 01:47:05     20] **INFO: Enable pre-place timing setting for timing analysis
[03/22 01:47:05     20] Set Using Default Delay Limit as 101.
[03/22 01:47:05     20] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/22 01:47:05     20] Set Default Net Delay as 0 ps.
[03/22 01:47:05     20] Set Default Net Load as 0 pF. 
[03/22 01:47:05     20] **INFO: Analyzing IO path groups for slack adjustment
[03/22 01:47:06     20] Effort level <high> specified for reg2reg_tmp.31541 path_group
[03/22 01:47:06     20] #################################################################################
[03/22 01:47:06     20] # Design Stage: PreRoute
[03/22 01:47:06     20] # Design Name: core
[03/22 01:47:06     20] # Design Mode: 65nm
[03/22 01:47:06     20] # Analysis Mode: MMMC Non-OCV 
[03/22 01:47:06     20] # Parasitics Mode: No SPEF/RCDB
[03/22 01:47:06     20] # Signoff Settings: SI Off 
[03/22 01:47:06     20] #################################################################################
[03/22 01:47:06     21] Calculate delays in BcWc mode...
[03/22 01:47:06     21] Topological Sorting (CPU = 0:00:00.1, MEM = 865.1M, InitMEM = 861.8M)
[03/22 01:47:09     23] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:47:09     23] End delay calculation. (MEM=938.766 CPU=0:00:02.7 REAL=0:00:03.0)
[03/22 01:47:09     23] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 938.8M) ***
[03/22 01:47:10     25] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:05.0) (Real : 0:00:05.0) (mem : 938.8M)
[03/22 01:47:10     25] *** Start deleteBufferTree ***
[03/22 01:47:10     25] *info: Marking 0 level shifter instances dont touch
[03/22 01:47:10     25] *info: Marking 0 always on instances dont touch
[03/22 01:47:10     25] Info: Detect buffers to remove automatically.
[03/22 01:47:10     25] Analyzing netlist ...
[03/22 01:47:10     25] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/22 01:47:10     25] Updating netlist
[03/22 01:47:10     25] 
[03/22 01:47:10     25] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 285 instances (buffers/inverters) removed
[03/22 01:47:10     25] *       :      2 instances of type 'INVD3' removed
[03/22 01:47:10     25] *       :      4 instances of type 'INVD2' removed
[03/22 01:47:10     25] *       :     17 instances of type 'INVD1' removed
[03/22 01:47:10     25] *       :     21 instances of type 'INVD0' removed
[03/22 01:47:10     25] *       :      1 instance  of type 'CKND3' removed
[03/22 01:47:10     25] *       :     15 instances of type 'CKND2' removed
[03/22 01:47:10     25] *       :    125 instances of type 'CKBD4' removed
[03/22 01:47:10     25] *       :      1 instance  of type 'CKBD3' removed
[03/22 01:47:10     25] *       :      3 instances of type 'CKBD2' removed
[03/22 01:47:10     25] *       :     26 instances of type 'CKBD1' removed
[03/22 01:47:10     25] *       :     14 instances of type 'BUFFD3' removed
[03/22 01:47:10     25] *       :     47 instances of type 'BUFFD2' removed
[03/22 01:47:10     25] *       :      8 instances of type 'BUFFD1' removed
[03/22 01:47:10     25] *       :      1 instance  of type 'BUFFD0' removed
[03/22 01:47:10     25] *** Finish deleteBufferTree (0:00:00.4) ***
[03/22 01:47:10     25] **INFO: Disable pre-place timing setting for timing analysis
[03/22 01:47:10     25] Set Using Default Delay Limit as 1000.
[03/22 01:47:10     25] Set Default Net Delay as 1000 ps.
[03/22 01:47:10     25] Set Default Net Load as 0.5 pF. 
[03/22 01:47:10     25] Deleted 0 physical inst  (cell - / prefix -).
[03/22 01:47:10     25] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/22 01:47:10     25] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/22 01:47:10     25] Define the scan chains before using this option.
[03/22 01:47:10     25] Type 'man IMPSP-9042' for more detail.
[03/22 01:47:10     25] #spOpts: N=65 
[03/22 01:47:10     25] #std cell=21310 (0 fixed + 21310 movable) #block=0 (0 floating + 0 preplaced)
[03/22 01:47:10     25] #ioInst=0 #net=23429 #term=82869 #term/net=3.54, #fixedIo=0, #floatIo=0, #fixedPin=243, #floatPin=0
[03/22 01:47:10     25] stdCell: 21310 single + 0 double + 0 multi
[03/22 01:47:10     25] Total standard cell length = 56.3608 (mm), area = 0.1014 (mm^2)
[03/22 01:47:10     25] Core basic site is core
[03/22 01:47:10     25] Estimated cell power/ground rail width = 0.365 um
[03/22 01:47:10     25] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:47:11     25] Apply auto density screen in pre-place stage.
[03/22 01:47:11     25] Auto density screen increases utilization from 0.695 to 0.700
[03/22 01:47:11     25] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 924.3M
[03/22 01:47:11     25] Average module density = 0.700.
[03/22 01:47:11     25] Density for the design = 0.700.
[03/22 01:47:11     25]        = stdcell_area 281804 sites (101449 um^2) / alloc_area 402536 sites (144913 um^2).
[03/22 01:47:11     25] Pin Density = 0.2044.
[03/22 01:47:11     25]             = total # of pins 82869 / total area 405344.
[03/22 01:47:11     25] Initial padding reaches pin density 0.357 for top
[03/22 01:47:11     25] Initial padding increases density from 0.700 to 0.825 for top
[03/22 01:47:11     25] *Internal placement parameters: 0.102 | 13 | 0x000155
[03/22 01:47:13     28] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:47:13     28] End delay calculation. (MEM=958.211 CPU=0:00:02.4 REAL=0:00:02.0)
[03/22 01:47:14     29] Clock gating cells determined by native netlist tracing.
[03/22 01:47:14     29] Iteration  1: Total net bbox = 9.542e+04 (5.61e+04 3.93e+04)
[03/22 01:47:14     29]               Est.  stn bbox = 1.188e+05 (7.57e+04 4.31e+04)
[03/22 01:47:14     29]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 958.2M
[03/22 01:47:15     30] Iteration  2: Total net bbox = 1.523e+05 (5.61e+04 9.62e+04)
[03/22 01:47:15     30]               Est.  stn bbox = 2.133e+05 (7.57e+04 1.38e+05)
[03/22 01:47:15     30]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 958.2M
[03/22 01:47:16     31] Iteration  3: Total net bbox = 1.674e+05 (6.40e+04 1.03e+05)
[03/22 01:47:16     31]               Est.  stn bbox = 2.356e+05 (8.98e+04 1.46e+05)
[03/22 01:47:16     31]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 958.2M
[03/22 01:47:18     32] Iteration  4: Total net bbox = 1.759e+05 (5.91e+04 1.17e+05)
[03/22 01:47:18     32]               Est.  stn bbox = 2.470e+05 (8.14e+04 1.66e+05)
[03/22 01:47:18     32]               cpu = 0:00:01.7 real = 0:00:02.0 mem = 958.2M
[03/22 01:47:26     41] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:47:26     41] End delay calculation. (MEM=958.211 CPU=0:00:02.6 REAL=0:00:02.0)
[03/22 01:47:27     42] nrCritNet: 1.60% ( 374 / 23429 ) cutoffSlk: -975.3ps stdDelay: 14.2ps
[03/22 01:47:27     42] Iteration  5: Total net bbox = 4.699e+05 (2.35e+05 2.35e+05)
[03/22 01:47:27     42]               Est.  stn bbox = 5.847e+05 (2.86e+05 2.99e+05)
[03/22 01:47:27     42]               cpu = 0:00:09.4 real = 0:00:09.0 mem = 958.2M
[03/22 01:47:28     43] Iteration  6: Total net bbox = 3.096e+05 (1.26e+05 1.84e+05)
[03/22 01:47:28     43]               Est.  stn bbox = 4.061e+05 (1.66e+05 2.40e+05)
[03/22 01:47:28     43]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 958.2M
[03/22 01:47:32     47] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:47:32     47] End delay calculation. (MEM=958.211 CPU=0:00:02.4 REAL=0:00:02.0)
[03/22 01:47:33     48] nrCritNet: 1.60% ( 374 / 23429 ) cutoffSlk: -975.3ps stdDelay: 14.2ps
[03/22 01:47:33     48] Iteration  7: Total net bbox = 3.356e+05 (1.52e+05 1.84e+05)
[03/22 01:47:33     48]               Est.  stn bbox = 4.368e+05 (1.97e+05 2.40e+05)
[03/22 01:47:33     48]               cpu = 0:00:05.3 real = 0:00:05.0 mem = 958.2M
[03/22 01:47:34     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:34     49] enableMT= 3
[03/22 01:47:34     49] useHNameCompare= 3 (lazy mode)
[03/22 01:47:34     49] doMTMainInit= 1
[03/22 01:47:34     49] doMTFlushLazyWireDelete= 1
[03/22 01:47:34     49] useFastLRoute= 0
[03/22 01:47:34     49] useFastCRoute= 1
[03/22 01:47:34     49] doMTNetInitAdjWires= 1
[03/22 01:47:34     49] wireMPoolNoThreadCheck= 1
[03/22 01:47:34     49] allMPoolNoThreadCheck= 1
[03/22 01:47:34     49] doNotUseMPoolInCRoute= 1
[03/22 01:47:34     49] doMTSprFixZeroViaCodes= 1
[03/22 01:47:34     49] doMTDtrRoute1CleanupA= 1
[03/22 01:47:34     49] doMTDtrRoute1CleanupB= 1
[03/22 01:47:34     49] doMTWireLenCalc= 0
[03/22 01:47:34     49] doSkipQALenRecalc= 1
[03/22 01:47:34     49] doMTMainCleanup= 1
[03/22 01:47:34     49] doMTMoveCellTermsToMSLayer= 1
[03/22 01:47:34     49] doMTConvertWiresToNewViaCode= 1
[03/22 01:47:34     49] doMTRemoveAntenna= 1
[03/22 01:47:34     49] doMTCheckConnectivity= 1
[03/22 01:47:34     49] enableRuntimeLog= 0
[03/22 01:47:34     49] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:34     49] Iteration  8: Total net bbox = 3.667e+05 (1.52e+05 2.15e+05)
[03/22 01:47:34     49]               Est.  stn bbox = 4.727e+05 (1.97e+05 2.76e+05)
[03/22 01:47:34     49]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 958.2M
[03/22 01:47:38     53] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:47:38     53] End delay calculation. (MEM=958.211 CPU=0:00:02.4 REAL=0:00:02.0)
[03/22 01:47:39     54] nrCritNet: 1.60% ( 374 / 23429 ) cutoffSlk: -975.3ps stdDelay: 14.2ps
[03/22 01:47:39     54] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:39     54] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:40     54] Iteration  9: Total net bbox = 3.796e+05 (1.65e+05 2.15e+05)
[03/22 01:47:40     54]               Est.  stn bbox = 4.877e+05 (2.12e+05 2.76e+05)
[03/22 01:47:40     54]               cpu = 0:00:05.4 real = 0:00:06.0 mem = 958.2M
[03/22 01:47:40     55] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:40     55] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:41     55] Iteration 10: Total net bbox = 3.923e+05 (1.65e+05 2.28e+05)
[03/22 01:47:41     55]               Est.  stn bbox = 5.024e+05 (2.12e+05 2.90e+05)
[03/22 01:47:41     55]               cpu = 0:00:01.0 real = 0:00:01.0 mem = 958.2M
[03/22 01:47:44     59] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:47:44     59] End delay calculation. (MEM=958.211 CPU=0:00:02.3 REAL=0:00:02.0)
[03/22 01:47:45     60] nrCritNet: 1.60% ( 374 / 23429 ) cutoffSlk: -975.3ps stdDelay: 14.2ps
[03/22 01:47:45     60] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:46     61] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:46     61] Iteration 11: Total net bbox = 4.005e+05 (1.65e+05 2.36e+05)
[03/22 01:47:46     61]               Est.  stn bbox = 5.112e+05 (2.12e+05 2.99e+05)
[03/22 01:47:46     61]               cpu = 0:00:05.4 real = 0:00:05.0 mem = 958.2M
[03/22 01:47:47     61] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:47     62] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/22 01:47:47     62] Iteration 12: Total net bbox = 4.033e+05 (1.65e+05 2.39e+05)
[03/22 01:47:47     62]               Est.  stn bbox = 5.142e+05 (2.12e+05 3.02e+05)
[03/22 01:47:47     62]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 958.2M
[03/22 01:47:48     62] Iteration 13: Total net bbox = 4.038e+05 (1.65e+05 2.39e+05)
[03/22 01:47:48     62]               Est.  stn bbox = 5.146e+05 (2.12e+05 3.02e+05)
[03/22 01:47:48     62]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 958.2M
[03/22 01:47:48     62] Iteration 14: Total net bbox = 4.414e+05 (1.99e+05 2.42e+05)
[03/22 01:47:48     62]               Est.  stn bbox = 5.529e+05 (2.47e+05 3.06e+05)
[03/22 01:47:48     62]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 958.2M
[03/22 01:47:48     62] *** cost = 4.414e+05 (1.99e+05 2.42e+05) (cpu for global=0:00:33.7) real=0:00:34.0***
[03/22 01:47:48     62] Info: 0 clock gating cells identified, 0 (on average) moved
[03/22 01:47:48     63] #spOpts: N=65 mergeVia=F 
[03/22 01:47:48     63] Core basic site is core
[03/22 01:47:48     63] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:47:48     63] *** Starting refinePlace (0:01:04 mem=854.5M) ***
[03/22 01:47:48     63] Total net bbox length = 4.414e+05 (1.991e+05 2.424e+05) (ext = 2.479e+04)
[03/22 01:47:48     63] Starting refinePlace ...
[03/22 01:47:48     63] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:47:48     63] default core: bins with density >  0.75 = 36.6 % ( 177 / 484 )
[03/22 01:47:48     63] Density distribution unevenness ratio = 8.901%
[03/22 01:47:49     64]   Spread Effort: high, standalone mode, useDDP on.
[03/22 01:47:49     64] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=857.9MB) @(0:01:04 - 0:01:04).
[03/22 01:47:49     64] Move report: preRPlace moves 21014 insts, mean move: 2.29 um, max move: 13.60 um
[03/22 01:47:49     64] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1225): (386.20, 227.80) --> (376.20, 231.40)
[03/22 01:47:49     64] 	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
[03/22 01:47:49     64] wireLenOptFixPriorityInst 0 inst fixed
[03/22 01:47:49     64] Placement tweakage begins.
[03/22 01:47:49     64] wire length = 6.062e+05
[03/22 01:47:52     67] wire length = 5.601e+05
[03/22 01:47:52     67] Placement tweakage ends.
[03/22 01:47:52     67] Move report: tweak moves 13549 insts, mean move: 3.80 um, max move: 41.80 um
[03/22 01:47:52     67] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U982): (146.60, 334.00) --> (147.00, 375.40)
[03/22 01:47:52     67] [CPU] RefinePlace/TweakPlacement (cpu=0:00:03.0, real=0:00:03.0, mem=865.6MB) @(0:01:04 - 0:01:07).
[03/22 01:47:52     67] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:47:52     67] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=865.6MB) @(0:01:07 - 0:01:07).
[03/22 01:47:52     67] Move report: Detail placement moves 20945 insts, mean move: 3.03 um, max move: 41.40 um
[03/22 01:47:52     67] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U982): (147.00, 334.00) --> (147.00, 375.40)
[03/22 01:47:52     67] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 865.6MB
[03/22 01:47:52     67] Statistics of distance of Instance movement in refine placement:
[03/22 01:47:52     67]   maximum (X+Y) =        41.40 um
[03/22 01:47:52     67]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U982) with max move: (147, 334) -> (147, 375.4)
[03/22 01:47:52     67]   mean    (X+Y) =         3.03 um
[03/22 01:47:52     67] Total instances flipped for WireLenOpt: 1412
[03/22 01:47:52     67] Total instances flipped, including legalization: 254
[03/22 01:47:52     67] Summary Report:
[03/22 01:47:52     67] Instances move: 20945 (out of 21310 movable)
[03/22 01:47:52     67] Mean displacement: 3.03 um
[03/22 01:47:52     67] Max displacement: 41.40 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U982) (147, 334) -> (147, 375.4)
[03/22 01:47:52     67] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D0
[03/22 01:47:52     67] Total instances moved : 20945
[03/22 01:47:52     67] Total net bbox length = 4.408e+05 (1.916e+05 2.492e+05) (ext = 2.452e+04)
[03/22 01:47:52     67] Runtime: CPU: 0:00:03.7 REAL: 0:00:04.0 MEM: 865.6MB
[03/22 01:47:52     67] [CPU] RefinePlace/total (cpu=0:00:03.7, real=0:00:04.0, mem=865.6MB) @(0:01:04 - 0:01:07).
[03/22 01:47:52     67] *** Finished refinePlace (0:01:07 mem=865.6M) ***
[03/22 01:47:52     67] *** Finished Initial Placement (cpu=0:00:41.8, real=0:00:42.0, mem=865.6M) ***
[03/22 01:47:52     67] #spOpts: N=65 mergeVia=F 
[03/22 01:47:52     67] Core basic site is core
[03/22 01:47:52     67] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:47:52     67] default core: bins with density >  0.75 = 34.1 % ( 165 / 484 )
[03/22 01:47:52     67] Density distribution unevenness ratio = 7.440%
[03/22 01:47:52     67] [PSP] Started earlyGlobalRoute kernel
[03/22 01:47:52     67] [PSP] Initial Peak syMemory usage = 865.6 MB
[03/22 01:47:52     67] (I)       Reading DB...
[03/22 01:47:52     67] (I)       congestionReportName   : 
[03/22 01:47:52     67] (I)       buildTerm2TermWires    : 1
[03/22 01:47:52     67] (I)       doTrackAssignment      : 1
[03/22 01:47:52     67] (I)       dumpBookshelfFiles     : 0
[03/22 01:47:52     67] (I)       numThreads             : 1
[03/22 01:47:52     67] [NR-eagl] honorMsvRouteConstraint: false
[03/22 01:47:52     67] (I)       honorPin               : false
[03/22 01:47:52     67] (I)       honorPinGuide          : true
[03/22 01:47:52     67] (I)       honorPartition         : false
[03/22 01:47:52     67] (I)       allowPartitionCrossover: false
[03/22 01:47:52     67] (I)       honorSingleEntry       : true
[03/22 01:47:52     67] (I)       honorSingleEntryStrong : true
[03/22 01:47:52     67] (I)       handleViaSpacingRule   : false
[03/22 01:47:52     67] (I)       PDConstraint           : none
[03/22 01:47:52     67] (I)       expBetterNDRHandling   : false
[03/22 01:47:52     67] [NR-eagl] honorClockSpecNDR      : 0
[03/22 01:47:52     67] (I)       routingEffortLevel     : 3
[03/22 01:47:52     67] [NR-eagl] minRouteLayer          : 2
[03/22 01:47:52     67] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 01:47:52     67] (I)       numRowsPerGCell        : 1
[03/22 01:47:52     67] (I)       speedUpLargeDesign     : 0
[03/22 01:47:52     67] (I)       speedUpBlkViolationClean: 0
[03/22 01:47:52     67] (I)       multiThreadingTA       : 0
[03/22 01:47:52     67] (I)       blockedPinEscape       : 1
[03/22 01:47:52     67] (I)       blkAwareLayerSwitching : 0
[03/22 01:47:52     67] (I)       betterClockWireModeling: 1
[03/22 01:47:52     67] (I)       punchThroughDistance   : 500.00
[03/22 01:47:52     67] (I)       scenicBound            : 1.15
[03/22 01:47:52     67] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 01:47:52     67] (I)       source-to-sink ratio   : 0.00
[03/22 01:47:52     67] (I)       targetCongestionRatioH : 1.00
[03/22 01:47:52     67] (I)       targetCongestionRatioV : 1.00
[03/22 01:47:52     67] (I)       layerCongestionRatio   : 0.70
[03/22 01:47:52     67] (I)       m1CongestionRatio      : 0.10
[03/22 01:47:52     67] (I)       m2m3CongestionRatio    : 0.70
[03/22 01:47:52     67] (I)       localRouteEffort       : 1.00
[03/22 01:47:52     67] (I)       numSitesBlockedByOneVia: 8.00
[03/22 01:47:52     67] (I)       supplyScaleFactorH     : 1.00
[03/22 01:47:52     67] (I)       supplyScaleFactorV     : 1.00
[03/22 01:47:52     67] (I)       highlight3DOverflowFactor: 0.00
[03/22 01:47:52     67] (I)       doubleCutViaModelingRatio: 0.00
[03/22 01:47:52     67] (I)       blockTrack             : 
[03/22 01:47:52     67] (I)       readTROption           : true
[03/22 01:47:52     67] (I)       extraSpacingBothSide   : false
[03/22 01:47:52     67] [NR-eagl] numTracksPerClockWire  : 0
[03/22 01:47:52     67] (I)       routeSelectedNetsOnly  : false
[03/22 01:47:52     67] (I)       before initializing RouteDB syMemory usage = 880.6 MB
[03/22 01:47:52     67] (I)       starting read tracks
[03/22 01:47:52     67] (I)       build grid graph
[03/22 01:47:52     67] (I)       build grid graph start
[03/22 01:47:52     67] [NR-eagl] Layer1 has no routable track
[03/22 01:47:52     67] [NR-eagl] Layer2 has single uniform track structure
[03/22 01:47:52     67] [NR-eagl] Layer3 has single uniform track structure
[03/22 01:47:52     67] [NR-eagl] Layer4 has single uniform track structure
[03/22 01:47:52     67] [NR-eagl] Layer5 has single uniform track structure
[03/22 01:47:52     67] [NR-eagl] Layer6 has single uniform track structure
[03/22 01:47:52     67] [NR-eagl] Layer7 has single uniform track structure
[03/22 01:47:52     67] [NR-eagl] Layer8 has single uniform track structure
[03/22 01:47:52     67] (I)       build grid graph end
[03/22 01:47:52     67] (I)       Layer1   numNetMinLayer=23429
[03/22 01:47:52     67] (I)       Layer2   numNetMinLayer=0
[03/22 01:47:52     67] (I)       Layer3   numNetMinLayer=0
[03/22 01:47:52     67] (I)       Layer4   numNetMinLayer=0
[03/22 01:47:52     67] (I)       Layer5   numNetMinLayer=0
[03/22 01:47:52     67] (I)       Layer6   numNetMinLayer=0
[03/22 01:47:52     67] (I)       Layer7   numNetMinLayer=0
[03/22 01:47:52     67] (I)       Layer8   numNetMinLayer=0
[03/22 01:47:52     67] (I)       numViaLayers=7
[03/22 01:47:52     67] (I)       end build via table
[03/22 01:47:52     67] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 01:47:52     67] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 01:47:52     67] (I)       readDataFromPlaceDB
[03/22 01:47:52     67] (I)       Read net information..
[03/22 01:47:52     67] [NR-eagl] Read numTotalNets=23429  numIgnoredNets=0
[03/22 01:47:52     67] (I)       Read testcase time = 0.010 seconds
[03/22 01:47:52     67] 
[03/22 01:47:52     67] (I)       totalPins=82869  totalGlobalPin=78464 (94.68%)
[03/22 01:47:52     67] (I)       Model blockage into capacity
[03/22 01:47:52     67] (I)       Read numBlocks=4356  numPreroutedWires=0  numCapScreens=0
[03/22 01:47:52     67] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 01:47:52     67] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 01:47:52     67] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 01:47:52     67] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 01:47:52     67] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 01:47:52     67] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 01:47:52     67] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 01:47:52     67] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 01:47:52     67] (I)       Modeling time = 0.010 seconds
[03/22 01:47:52     67] 
[03/22 01:47:52     67] (I)       Number of ignored nets = 0
[03/22 01:47:52     67] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 01:47:52     67] (I)       Number of clock nets = 1.  Ignored: No
[03/22 01:47:52     67] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 01:47:52     67] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 01:47:52     67] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 01:47:52     67] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 01:47:52     67] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 01:47:52     67] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 01:47:52     67] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 01:47:52     67] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 01:47:52     67] (I)       Before initializing earlyGlobalRoute syMemory usage = 880.6 MB
[03/22 01:47:52     67] (I)       Layer1  viaCost=300.00
[03/22 01:47:52     67] (I)       Layer2  viaCost=100.00
[03/22 01:47:52     67] (I)       Layer3  viaCost=100.00
[03/22 01:47:52     67] (I)       Layer4  viaCost=100.00
[03/22 01:47:52     67] (I)       Layer5  viaCost=100.00
[03/22 01:47:52     67] (I)       Layer6  viaCost=200.00
[03/22 01:47:52     67] (I)       Layer7  viaCost=100.00
[03/22 01:47:52     67] (I)       ---------------------Grid Graph Info--------------------
[03/22 01:47:52     67] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 01:47:52     67] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 01:47:52     67] (I)       Site Width          :   400  (dbu)
[03/22 01:47:52     67] (I)       Row Height          :  3600  (dbu)
[03/22 01:47:52     67] (I)       GCell Width         :  3600  (dbu)
[03/22 01:47:52     67] (I)       GCell Height        :  3600  (dbu)
[03/22 01:47:52     67] (I)       grid                :   223   223     8
[03/22 01:47:52     67] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 01:47:52     67] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 01:47:52     67] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 01:47:52     67] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 01:47:52     67] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 01:47:52     67] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 01:47:52     67] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 01:47:52     67] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 01:47:52     67] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 01:47:52     67] (I)       --------------------------------------------------------
[03/22 01:47:52     67] 
[03/22 01:47:52     67] [NR-eagl] ============ Routing rule table ============
[03/22 01:47:52     67] [NR-eagl] Rule id 0. Nets 23429 
[03/22 01:47:52     67] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 01:47:52     67] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 01:47:52     67] [NR-eagl] ========================================
[03/22 01:47:52     67] [NR-eagl] 
[03/22 01:47:52     67] (I)       After initializing earlyGlobalRoute syMemory usage = 880.6 MB
[03/22 01:47:52     67] (I)       Loading and dumping file time : 0.16 seconds
[03/22 01:47:52     67] (I)       ============= Initialization =============
[03/22 01:47:52     67] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 01:47:52     67] [NR-eagl] Layer group 1: route 23429 net(s) in layer range [2, 8]
[03/22 01:47:52     67] (I)       ============  Phase 1a Route ============
[03/22 01:47:52     67] (I)       Phase 1a runs 0.08 seconds
[03/22 01:47:52     67] (I)       Usage: 301167 = (133716 H, 167451 V) = (13.42% H, 12.27% V) = (2.407e+05um H, 3.014e+05um V)
[03/22 01:47:52     67] (I)       
[03/22 01:47:53     67] (I)       ============  Phase 1b Route ============
[03/22 01:47:53     67] (I)       Usage: 301167 = (133716 H, 167451 V) = (13.42% H, 12.27% V) = (2.407e+05um H, 3.014e+05um V)
[03/22 01:47:53     67] (I)       
[03/22 01:47:53     67] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.25% V. EstWL: 5.421006e+05um
[03/22 01:47:53     67] (I)       ============  Phase 1c Route ============
[03/22 01:47:53     67] (I)       Usage: 301167 = (133716 H, 167451 V) = (13.42% H, 12.27% V) = (2.407e+05um H, 3.014e+05um V)
[03/22 01:47:53     67] (I)       
[03/22 01:47:53     67] (I)       ============  Phase 1d Route ============
[03/22 01:47:53     67] (I)       Usage: 301167 = (133716 H, 167451 V) = (13.42% H, 12.27% V) = (2.407e+05um H, 3.014e+05um V)
[03/22 01:47:53     67] (I)       
[03/22 01:47:53     67] (I)       ============  Phase 1e Route ============
[03/22 01:47:53     67] (I)       Phase 1e runs 0.00 seconds
[03/22 01:47:53     67] (I)       Usage: 301167 = (133716 H, 167451 V) = (13.42% H, 12.27% V) = (2.407e+05um H, 3.014e+05um V)
[03/22 01:47:53     67] (I)       
[03/22 01:47:53     67] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.25% V. EstWL: 5.421006e+05um
[03/22 01:47:53     67] [NR-eagl] 
[03/22 01:47:53     67] (I)       ============  Phase 1l Route ============
[03/22 01:47:53     67] (I)       dpBasedLA: time=0.09  totalOF=5126  totalVia=164065  totalWL=301164  total(Via+WL)=465229 
[03/22 01:47:53     67] (I)       Total Global Routing Runtime: 0.25 seconds
[03/22 01:47:53     67] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 01:47:53     67] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 01:47:53     67] (I)       
[03/22 01:47:53     67] (I)       ============= track Assignment ============
[03/22 01:47:53     67] (I)       extract Global 3D Wires
[03/22 01:47:53     67] (I)       Extract Global WL : time=0.01
[03/22 01:47:53     67] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 01:47:53     67] (I)       Initialization real time=0.00 seconds
[03/22 01:47:53     68] (I)       Kernel real time=0.31 seconds
[03/22 01:47:53     68] (I)       End Greedy Track Assignment
[03/22 01:47:53     68] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 82626
[03/22 01:47:53     68] [NR-eagl] Layer2(M2)(V) length: 1.744386e+05um, number of vias: 113777
[03/22 01:47:53     68] [NR-eagl] Layer3(M3)(H) length: 2.022849e+05um, number of vias: 12834
[03/22 01:47:53     68] [NR-eagl] Layer4(M4)(V) length: 1.045387e+05um, number of vias: 4428
[03/22 01:47:53     68] [NR-eagl] Layer5(M5)(H) length: 4.320053e+04um, number of vias: 2368
[03/22 01:47:53     68] [NR-eagl] Layer6(M6)(V) length: 3.182393e+04um, number of vias: 41
[03/22 01:47:53     68] [NR-eagl] Layer7(M7)(H) length: 3.694000e+02um, number of vias: 20
[03/22 01:47:53     68] [NR-eagl] Layer8(M8)(V) length: 4.802000e+02um, number of vias: 0
[03/22 01:47:53     68] [NR-eagl] Total length: 5.571362e+05um, number of vias: 216094
[03/22 01:47:53     68] [NR-eagl] End Peak syMemory usage = 895.7 MB
[03/22 01:47:53     68] [NR-eagl] Early Global Router Kernel+IO runtime : 0.91 seconds
[03/22 01:47:53     68] **placeDesign ... cpu = 0: 0:48, real = 0: 0:48, mem = 885.4M **
[03/22 01:47:53     68] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 01:47:53     68] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/22 01:47:53     68] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 01:47:53     68] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:47:53     68] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:47:53     68] -setupDynamicPowerViewAsDefaultView false
[03/22 01:47:53     68]                                            # bool, default=false, private
[03/22 01:47:53     68] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/22 01:47:53     68] #spOpts: N=65 
[03/22 01:47:53     68] Core basic site is core
[03/22 01:47:53     68] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:47:53     68] #spOpts: N=65 mergeVia=F 
[03/22 01:47:53     68] GigaOpt running with 1 threads.
[03/22 01:47:53     68] Info: 1 threads available for lower-level modules during optimization.
[03/22 01:47:53     68] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 01:47:53     68] 	Cell FILL1_LL, site bcore.
[03/22 01:47:53     68] 	Cell FILL_NW_HH, site bcore.
[03/22 01:47:53     68] 	Cell FILL_NW_LL, site bcore.
[03/22 01:47:53     68] 	Cell GFILL, site gacore.
[03/22 01:47:53     68] 	Cell GFILL10, site gacore.
[03/22 01:47:53     68] 	Cell GFILL2, site gacore.
[03/22 01:47:53     68] 	Cell GFILL3, site gacore.
[03/22 01:47:53     68] 	Cell GFILL4, site gacore.
[03/22 01:47:53     68] 	Cell LVLLHCD1, site bcore.
[03/22 01:47:53     68] 	Cell LVLLHCD2, site bcore.
[03/22 01:47:53     68] 	Cell LVLLHCD4, site bcore.
[03/22 01:47:53     68] 	Cell LVLLHCD8, site bcore.
[03/22 01:47:53     68] 	Cell LVLLHD1, site bcore.
[03/22 01:47:53     68] 	Cell LVLLHD2, site bcore.
[03/22 01:47:53     68] 	Cell LVLLHD4, site bcore.
[03/22 01:47:53     68] 	Cell LVLLHD8, site bcore.
[03/22 01:47:53     68] .
[03/22 01:47:53     68] Updating RC grid for preRoute extraction ...
[03/22 01:47:53     68] Initializing multi-corner capacitance tables ... 
[03/22 01:47:54     68] Initializing multi-corner resistance tables ...
[03/22 01:47:54     68] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/22 01:47:54     68] Type 'man IMPTS-403' for more detail.
[03/22 01:47:55     70] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 893.4M, totSessionCpu=0:01:10 **
[03/22 01:47:55     70] Added -handlePreroute to trialRouteMode
[03/22 01:47:55     70] *** optDesign -preCTS ***
[03/22 01:47:55     70] DRC Margin: user margin 0.0; extra margin 0.2
[03/22 01:47:55     70] Setup Target Slack: user slack 0; extra slack 0.1
[03/22 01:47:55     70] Hold Target Slack: user slack 0
[03/22 01:47:55     70] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 01:47:55     70] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 01:47:55     70] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 01:47:55     70] -setupDynamicPowerViewAsDefaultView false
[03/22 01:47:55     70]                                            # bool, default=false, private
[03/22 01:47:55     70] Start to check current routing status for nets...
[03/22 01:47:55     70] Using hname+ instead name for net compare
[03/22 01:47:55     70] All nets are already routed correctly.
[03/22 01:47:55     70] End to check current routing status for nets (mem=896.4M)
[03/22 01:47:55     70] Extraction called for design 'core' of instances=21310 and nets=23531 using extraction engine 'preRoute' .
[03/22 01:47:55     70] PreRoute RC Extraction called for design core.
[03/22 01:47:55     70] RC Extraction called in multi-corner(2) mode.
[03/22 01:47:55     70] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:47:55     70] RCMode: PreRoute
[03/22 01:47:55     70]       RC Corner Indexes            0       1   
[03/22 01:47:55     70] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:47:55     70] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:47:55     70] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:47:55     70] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:47:55     70] Shrink Factor                : 1.00000
[03/22 01:47:55     70] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 01:47:55     70] Using capacitance table file ...
[03/22 01:47:55     70] Updating RC grid for preRoute extraction ...
[03/22 01:47:55     70] Initializing multi-corner capacitance tables ... 
[03/22 01:47:55     70] Initializing multi-corner resistance tables ...
[03/22 01:47:56     70] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 896.426M)
[03/22 01:47:56     70] ** Profile ** Start :  cpu=0:00:00.0, mem=896.4M
[03/22 01:47:56     70] ** Profile ** Other data :  cpu=0:00:00.1, mem=896.4M
[03/22 01:47:56     70] #################################################################################
[03/22 01:47:56     70] # Design Stage: PreRoute
[03/22 01:47:56     70] # Design Name: core
[03/22 01:47:56     70] # Design Mode: 65nm
[03/22 01:47:56     70] # Analysis Mode: MMMC Non-OCV 
[03/22 01:47:56     70] # Parasitics Mode: No SPEF/RCDB
[03/22 01:47:56     70] # Signoff Settings: SI Off 
[03/22 01:47:56     70] #################################################################################
[03/22 01:47:56     71] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:47:56     71] Calculate delays in BcWc mode...
[03/22 01:47:56     71] Topological Sorting (CPU = 0:00:00.1, MEM = 920.0M, InitMEM = 916.8M)
[03/22 01:48:00     75] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:48:00     75] End delay calculation. (MEM=995.734 CPU=0:00:03.2 REAL=0:00:03.0)
[03/22 01:48:00     75] *** CDM Built up (cpu=0:00:04.2  real=0:00:04.0  mem= 995.7M) ***
[03/22 01:48:00     75] *** Done Building Timing Graph (cpu=0:00:04.6 real=0:00:04.0 totSessionCpu=0:01:16 mem=995.7M)
[03/22 01:48:00     75] ** Profile ** Overall slacks :  cpu=0:00:04.7, mem=995.7M
[03/22 01:48:01     76] ** Profile ** DRVs :  cpu=0:00:00.5, mem=995.7M
[03/22 01:48:01     76] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -9.259  |
|           TNS (ns):|-14131.2 |
|    Violating Paths:|  6202   |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    234 (234)     |   -0.528   |    234 (234)     |
|   max_tran     |   246 (10214)    |  -10.168   |   246 (10214)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.522%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=995.7M
[03/22 01:48:01     76] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 941.1M, totSessionCpu=0:01:16 **
[03/22 01:48:01     76] ** INFO : this run is activating medium effort placeOptDesign flow
[03/22 01:48:01     76] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:48:01     76] #spOpts: N=65 mergeVia=F 
[03/22 01:48:01     76] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:48:01     76] #spOpts: N=65 mergeVia=F 
[03/22 01:48:01     76] *** Starting optimizing excluded clock nets MEM= 942.1M) ***
[03/22 01:48:01     76] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 942.1M) ***
[03/22 01:48:01     76] 
[03/22 01:48:01     76] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Type 'man IMPOPT-3663' for more detail.
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Power view               = WC_VIEW
[03/22 01:48:01     76] Number of VT partitions  = 2
[03/22 01:48:01     76] Standard cells in design = 811
[03/22 01:48:01     76] Instances in design      = 21310
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Instance distribution across the VT partitions:
[03/22 01:48:01     76] 
[03/22 01:48:01     76]  LVT : inst = 4995 (23.4%), cells = 335 (41%)
[03/22 01:48:01     76]    Lib tcbn65gpluswc        : inst = 4995 (23.4%)
[03/22 01:48:01     76] 
[03/22 01:48:01     76]  HVT : inst = 16315 (76.6%), cells = 457 (56%)
[03/22 01:48:01     76]    Lib tcbn65gpluswc        : inst = 16315 (76.6%)
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Reporting took 0 sec
[03/22 01:48:01     76] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:01     76] optDesignOneStep: Leakage Power Flow
[03/22 01:48:01     76] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:01     76] Info: 1 clock net  excluded from IPO operation.
[03/22 01:48:01     76] Design State:
[03/22 01:48:01     76]     #signal nets       :  23429
[03/22 01:48:01     76]     #routed signal nets:  0
[03/22 01:48:01     76]     #clock nets        :  0
[03/22 01:48:01     76]     #routed clock nets :  0
[03/22 01:48:01     76] OptMgr: Begin leakage power optimization
[03/22 01:48:01     76] OptMgr: Number of active setup views: 1
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Power Net Detected:
[03/22 01:48:01     76]     Voltage	    Name
[03/22 01:48:01     76]     0.00V	    VSS
[03/22 01:48:01     76]     0.90V	    VDD
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Begin Power Analysis
[03/22 01:48:01     76] 
[03/22 01:48:01     76]     0.00V	    VSS
[03/22 01:48:01     76]     0.90V	    VDD
[03/22 01:48:01     76] Begin Processing Timing Library for Power Calculation
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Begin Processing Timing Library for Power Calculation
[03/22 01:48:01     76] 
[03/22 01:48:01     76] 
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=794.37MB/794.37MB)
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Begin Processing Timing Window Data for Power Calculation
[03/22 01:48:01     76] 
[03/22 01:48:01     76] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=794.48MB/794.48MB)
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Begin Processing User Attributes
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=794.52MB/794.52MB)
[03/22 01:48:01     76] 
[03/22 01:48:01     76] Begin Processing Signal Activity
[03/22 01:48:01     76] 
[03/22 01:48:02     77] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=795.69MB/795.69MB)
[03/22 01:48:02     77] 
[03/22 01:48:02     77] Begin Power Computation
[03/22 01:48:02     77] 
[03/22 01:48:02     77]       ----------------------------------------------------------
[03/22 01:48:02     77]       # of cell(s) missing both power/leakage table: 0
[03/22 01:48:02     77]       # of cell(s) missing power table: 0
[03/22 01:48:02     77]       # of cell(s) missing leakage table: 0
[03/22 01:48:02     77]       # of MSMV cell(s) missing power_level: 0
[03/22 01:48:02     77]       ----------------------------------------------------------
[03/22 01:48:02     77] 
[03/22 01:48:02     77] 
[03/22 01:48:02     77] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=795.85MB/795.85MB)
[03/22 01:48:02     77] 
[03/22 01:48:02     77] Begin Processing User Attributes
[03/22 01:48:02     77] 
[03/22 01:48:02     77] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=795.85MB/795.85MB)
[03/22 01:48:02     77] 
[03/22 01:48:02     77] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=795.88MB/795.88MB)
[03/22 01:48:02     77] 
[03/22 01:48:03     78] OptMgr: Optimization mode is pre-route
[03/22 01:48:03     78] OptMgr: current WNS: -9.359 ns
[03/22 01:48:03     78] OptMgr: Using aggressive mode for Force Mode
[03/22 01:48:03     78] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:48:03     78] #spOpts: N=65 mergeVia=F 
[03/22 01:48:04     78] 
[03/22 01:48:04     78] Design leakage power (state independent) = 0.851 mW
[03/22 01:48:04     78] Resizable instances =  21310 (100.0%), leakage = 0.851 mW (100.0%)
[03/22 01:48:04     78] Leakage power distribution among resizable instances:
[03/22 01:48:04     78]  Total LVT =   4995 (23.4%), lkg = 0.187 mW (22.0%)
[03/22 01:48:04     78]    -ve slk =   4994 (23.4%), lkg = 0.187 mW (21.9%)
[03/22 01:48:04     78]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 01:48:04     78]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 01:48:04     78]  Total HVT =  16315 (76.6%), lkg = 0.665 mW (78.0%)
[03/22 01:48:04     78]    -ve slk =  16155 (75.8%), lkg = 0.663 mW (77.8%)
[03/22 01:48:04     78] 
[03/22 01:48:04     78] OptMgr: Begin forced downsizing
[03/22 01:48:04     79] OptMgr: 4592 instances resized in force mode
[03/22 01:48:04     79] OptMgr: Updating timing
[03/22 01:48:08     83] OptMgr: Design WNS: -15.414 ns
[03/22 01:48:09     84] OptMgr: 1399 (30%) instances reverted to original cell
[03/22 01:48:09     84] OptMgr: Updating timing
[03/22 01:48:11     86] OptMgr: Design WNS: -9.359 ns
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Design leakage power (state independent) = 0.815 mW
[03/22 01:48:12     87] Resizable instances =  21310 (100.0%), leakage = 0.815 mW (100.0%)
[03/22 01:48:12     87] Leakage power distribution among resizable instances:
[03/22 01:48:12     87]  Total LVT =   2319 (10.9%), lkg = 0.114 mW (14.0%)
[03/22 01:48:12     87]    -ve slk =   2318 (10.9%), lkg = 0.114 mW (14.0%)
[03/22 01:48:12     87]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 01:48:12     87]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/22 01:48:12     87]  Total HVT =  18991 (89.1%), lkg = 0.701 mW (86.0%)
[03/22 01:48:12     87]    -ve slk =  18831 (88.4%), lkg = 0.699 mW (85.8%)
[03/22 01:48:12     87] 
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Summary: cell sizing
[03/22 01:48:12     87] 
[03/22 01:48:12     87]  3193 instances changed cell type
[03/22 01:48:12     87] 
[03/22 01:48:12     87]                        UpSize    DownSize   SameSize   Total
[03/22 01:48:12     87]                        ------    --------   --------   -----
[03/22 01:48:12     87]     Sequential            0          0          0          0
[03/22 01:48:12     87]  Combinational            0          0       3193       3193
[03/22 01:48:12     87] 
[03/22 01:48:12     87]    10 instances changed cell type from        AN2D0   to    CKAN2D0
[03/22 01:48:12     87]     1 instances changed cell type from        AN2D1   to    CKAN2D0
[03/22 01:48:12     87]    11 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/22 01:48:12     87]    47 instances changed cell type from       AO21D1   to     AO21D0
[03/22 01:48:12     87]    13 instances changed cell type from      AOI21D1   to    AOI21D0
[03/22 01:48:12     87]    84 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/22 01:48:12     87]    93 instances changed cell type from      CKND2D1   to    CKND2D0
[03/22 01:48:12     87]   207 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/22 01:48:12     87]    16 instances changed cell type from     CKXOR2D1   to     XOR2D0
[03/22 01:48:12     87]    10 instances changed cell type from       IND2D1   to     IND2D0
[03/22 01:48:12     87]     1 instances changed cell type from       IND4D1   to     IND4D0
[03/22 01:48:12     87]    51 instances changed cell type from       INR2D1   to     INR2D0
[03/22 01:48:12     87]     7 instances changed cell type from       INR2D2   to    INR2XD1
[03/22 01:48:12     87]    34 instances changed cell type from      INR2XD0   to     INR2D0
[03/22 01:48:12     87]    78 instances changed cell type from        INVD1   to      CKND0
[03/22 01:48:12     87]    12 instances changed cell type from      IOA21D1   to    IOA21D0
[03/22 01:48:12     87]     4 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/22 01:48:12     87]    33 instances changed cell type from        ND2D0   to    CKND2D0
[03/22 01:48:12     87]   109 instances changed cell type from        ND2D1   to    CKND2D0
[03/22 01:48:12     87]    80 instances changed cell type from        ND2D2   to    CKND2D2
[03/22 01:48:12     87]    18 instances changed cell type from        ND2D3   to    CKND2D3
[03/22 01:48:12     87]    21 instances changed cell type from        ND2D4   to    CKND2D4
[03/22 01:48:12     87]     1 instances changed cell type from        ND2D8   to    CKND2D8
[03/22 01:48:12     87]     5 instances changed cell type from        ND3D1   to      ND3D0
[03/22 01:48:12     87]    18 instances changed cell type from        NR2D1   to      NR2D0
[03/22 01:48:12     87]    52 instances changed cell type from        NR2D1   to     NR2XD0
[03/22 01:48:12     87]    24 instances changed cell type from        NR2D2   to     NR2XD1
[03/22 01:48:12     87]     5 instances changed cell type from        NR2D4   to     NR2XD2
[03/22 01:48:12     87]    28 instances changed cell type from       NR2XD0   to      NR2D0
[03/22 01:48:12     87]     7 instances changed cell type from       OA21D1   to     OA21D0
[03/22 01:48:12     87]    43 instances changed cell type from      OAI21D1   to    OAI21D0
[03/22 01:48:12     87]  1122 instances changed cell type from      OAI22D1   to    OAI22D0
[03/22 01:48:12     87]    16 instances changed cell type from        OR2D1   to      OR2D0
[03/22 01:48:12     87]     1 instances changed cell type from       OR2XD1   to      OR2D0
[03/22 01:48:12     87]     1 instances changed cell type from        OR3D1   to      OR3D0
[03/22 01:48:12     87]     1 instances changed cell type from        OR4D1   to      OR4D0
[03/22 01:48:12     87]   848 instances changed cell type from       XNR2D1   to     XNR2D0
[03/22 01:48:12     87]     1 instances changed cell type from       XNR3D1   to     XNR3D0
[03/22 01:48:12     87]    80 instances changed cell type from       XOR3D1   to     XOR3D0
[03/22 01:48:12     87]   checkSum: 3193
[03/22 01:48:12     87] 
[03/22 01:48:12     87] 
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Begin Power Analysis
[03/22 01:48:12     87] 
[03/22 01:48:12     87]     0.00V	    VSS
[03/22 01:48:12     87]     0.90V	    VDD
[03/22 01:48:12     87] Begin Processing Timing Library for Power Calculation
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Begin Processing Timing Library for Power Calculation
[03/22 01:48:12     87] 
[03/22 01:48:12     87] 
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Begin Processing Power Net/Grid for Power Calculation
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=810.64MB/810.64MB)
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Begin Processing Timing Window Data for Power Calculation
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=810.64MB/810.64MB)
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Begin Processing User Attributes
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=810.64MB/810.64MB)
[03/22 01:48:12     87] 
[03/22 01:48:12     87] Begin Processing Signal Activity
[03/22 01:48:12     87] 
[03/22 01:48:13     88] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=813.73MB/813.73MB)
[03/22 01:48:13     88] 
[03/22 01:48:13     88] Begin Power Computation
[03/22 01:48:13     88] 
[03/22 01:48:13     88]       ----------------------------------------------------------
[03/22 01:48:13     88]       # of cell(s) missing both power/leakage table: 0
[03/22 01:48:13     88]       # of cell(s) missing power table: 0
[03/22 01:48:13     88]       # of cell(s) missing leakage table: 0
[03/22 01:48:13     88]       # of MSMV cell(s) missing power_level: 0
[03/22 01:48:13     88]       ----------------------------------------------------------
[03/22 01:48:13     88] 
[03/22 01:48:13     88] 
[03/22 01:48:14     89] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=813.73MB/813.73MB)
[03/22 01:48:14     89] 
[03/22 01:48:14     89] Begin Processing User Attributes
[03/22 01:48:14     89] 
[03/22 01:48:14     89] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=813.73MB/813.73MB)
[03/22 01:48:14     89] 
[03/22 01:48:14     89] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=813.73MB/813.73MB)
[03/22 01:48:14     89] 
[03/22 01:48:14     89] OptMgr: Leakage power optimization took: 13 seconds
[03/22 01:48:14     89] OptMgr: End leakage power optimization
[03/22 01:48:14     89] The useful skew maximum allowed delay is: 0.2
[03/22 01:48:15     89] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:15     89] optDesignOneStep: Leakage Power Flow
[03/22 01:48:15     89] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:15     89] Info: 1 clock net  excluded from IPO operation.
[03/22 01:48:16     91] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:48:16     91] #spOpts: N=65 
[03/22 01:48:16     91] *info: There are 18 candidate Buffer cells
[03/22 01:48:16     91] *info: There are 18 candidate Inverter cells
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Netlist preparation processing... 
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Constant propagation run...
[03/22 01:48:18     93] CPU of constant propagation run : 0:00:00.0 (mem :1119.8M)
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Dangling output instance removal run...
[03/22 01:48:18     93] CPU of dangling output instance removal run : 0:00:00.0 (mem :1119.8M)
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Dont care observability instance removal run...
[03/22 01:48:18     93] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1119.8M)
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Removed instances... 
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Replaced instances... 
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Removed 0 instance
[03/22 01:48:18     93] 	CPU for removing db instances : 0:00:00.0 (mem :1119.8M)
[03/22 01:48:18     93] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1119.8M)
[03/22 01:48:18     93] CPU of: netlist preparation :0:00:00.0 (mem :1119.8M)
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Mark undriven nets with IPOIgnored run...
[03/22 01:48:18     93] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1119.8M)
[03/22 01:48:18     93] *info: Marking 0 isolation instances dont touch
[03/22 01:48:18     93] *info: Marking 0 level shifter instances dont touch
[03/22 01:48:18     93] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:48:18     93] #spOpts: N=65 mergeVia=F 
[03/22 01:48:18     93] 
[03/22 01:48:18     93] Completed downsize cell map
[03/22 01:48:22     97] Forced downsizing resized 1206 out of 21310 instances
[03/22 01:48:22     97]      #inst not ok to resize: 0
[03/22 01:48:22     97]      #inst with no smaller cells: 16883
[03/22 01:48:22     97] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:22     97] optDesignOneStep: Leakage Power Flow
[03/22 01:48:22     97] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:22     97] Info: 1 clock net  excluded from IPO operation.
[03/22 01:48:22     97] Begin: Area Reclaim Optimization
[03/22 01:48:23     98] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:48:23     98] #spOpts: N=65 mergeVia=F 
[03/22 01:48:23     98] Reclaim Optimization WNS Slack -11.772  TNS Slack -25411.784 Density 68.37
[03/22 01:48:23     98] +----------+---------+--------+----------+------------+--------+
[03/22 01:48:23     98] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/22 01:48:23     98] +----------+---------+--------+----------+------------+--------+
[03/22 01:48:23     98] |    68.37%|        -| -11.772|-25411.784|   0:00:00.0| 1204.1M|
[03/22 01:48:24     99] |    68.37%|        0| -11.772|-25411.783|   0:00:01.0| 1204.1M|
[03/22 01:48:25    100] |    68.36%|        1| -11.772|-25411.750|   0:00:01.0| 1204.1M|
[03/22 01:48:28    103] |    68.03%|      429| -11.772|-25363.598|   0:00:03.0| 1204.1M|
[03/22 01:48:28    103] |    68.03%|        2| -11.772|-25363.598|   0:00:00.0| 1204.1M|
[03/22 01:48:28    103] |    68.03%|        0| -11.772|-25363.598|   0:00:00.0| 1204.1M|
[03/22 01:48:28    103] +----------+---------+--------+----------+------------+--------+
[03/22 01:48:28    103] Reclaim Optimization End WNS Slack -11.772  TNS Slack -25363.598 Density 68.03
[03/22 01:48:28    103] 
[03/22 01:48:28    103] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 381 **
[03/22 01:48:28    103] --------------------------------------------------------------
[03/22 01:48:28    103] |                                   | Total     | Sequential |
[03/22 01:48:28    103] --------------------------------------------------------------
[03/22 01:48:28    103] | Num insts resized                 |     381  |       0    |
[03/22 01:48:28    103] | Num insts undone                  |      50  |       0    |
[03/22 01:48:28    103] | Num insts Downsized               |     381  |       0    |
[03/22 01:48:28    103] | Num insts Samesized               |       0  |       0    |
[03/22 01:48:28    103] | Num insts Upsized                 |       0  |       0    |
[03/22 01:48:28    103] | Num multiple commits+uncommits    |       0  |       -    |
[03/22 01:48:28    103] --------------------------------------------------------------
[03/22 01:48:28    103] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:48:28    103] 0 Ndr or Layer constraints added by optimization 
[03/22 01:48:28    103] **** End NDR-Layer Usage Statistics ****
[03/22 01:48:28    103] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.3) (real = 0:00:06.0) **
[03/22 01:48:28    103] Executing incremental physical updates
[03/22 01:48:28    103] Executing incremental physical updates
[03/22 01:48:28    103] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1043.24M, totSessionCpu=0:01:44).
[03/22 01:48:29    104] Leakage Power Opt: re-selecting buf/inv list 
[03/22 01:48:29    104] Summary for sequential cells idenfication: 
[03/22 01:48:29    104] Identified SBFF number: 199
[03/22 01:48:29    104] Identified MBFF number: 0
[03/22 01:48:29    104] Not identified SBFF number: 0
[03/22 01:48:29    104] Not identified MBFF number: 0
[03/22 01:48:29    104] Number of sequential cells which are not FFs: 104
[03/22 01:48:29    104] 
[03/22 01:48:29    104] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:29    104] optDesignOneStep: Leakage Power Flow
[03/22 01:48:29    104] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:29    104] Begin: GigaOpt high fanout net optimization
[03/22 01:48:29    104] Info: 1 clock net  excluded from IPO operation.
[03/22 01:48:29    104] Summary for sequential cells idenfication: 
[03/22 01:48:29    104] Identified SBFF number: 199
[03/22 01:48:29    104] Identified MBFF number: 0
[03/22 01:48:29    104] Not identified SBFF number: 0
[03/22 01:48:29    104] Not identified MBFF number: 0
[03/22 01:48:29    104] Number of sequential cells which are not FFs: 104
[03/22 01:48:29    104] 
[03/22 01:48:29    104] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:48:29    104] #spOpts: N=65 
[03/22 01:48:33    108] DEBUG: @coeDRVCandCache::init.
[03/22 01:48:33    108] +----------+---------+--------+----------+------------+--------+
[03/22 01:48:33    108] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[03/22 01:48:33    108] +----------+---------+--------+----------+------------+--------+
[03/22 01:48:33    108] |    68.03%|        -| -11.772|-25363.598|   0:00:00.0| 1176.8M|
[03/22 01:48:33    108] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:48:33    108] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:48:33    108] |    68.03%|        -| -11.772|-25363.598|   0:00:00.0| 1176.8M|
[03/22 01:48:33    108] +----------+---------+--------+----------+------------+--------+
[03/22 01:48:33    108] 
[03/22 01:48:33    108] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1176.8M) ***
[03/22 01:48:33    108] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:48:33    108] 0 Ndr or Layer constraints added by optimization 
[03/22 01:48:33    108] **** End NDR-Layer Usage Statistics ****
[03/22 01:48:33    108] DEBUG: @coeDRVCandCache::cleanup.
[03/22 01:48:33    108] End: GigaOpt high fanout net optimization
[03/22 01:48:33    108] Begin: GigaOpt DRV Optimization
[03/22 01:48:33    108] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/22 01:48:33    108] Info: 1 clock net  excluded from IPO operation.
[03/22 01:48:33    108] PhyDesignGrid: maxLocalDensity 3.00
[03/22 01:48:33    108] #spOpts: N=65 mergeVia=F 
[03/22 01:48:35    110] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:48:35    110] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/22 01:48:35    110] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:48:35    110] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 01:48:35    110] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:48:35    110] DEBUG: @coeDRVCandCache::init.
[03/22 01:48:35    110] Info: violation cost 88519.578125 (cap = 739.809753, tran = 87757.765625, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[03/22 01:48:35    110] |   352   | 11006   |   330   |    330  |     0   |     0   |     0   |     0   | -11.77 |          0|          0|          0|  68.03  |            |           |
[03/22 01:48:44    119] Info: violation cost 13.410765 (cap = 0.007239, tran = 13.403525, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:48:44    119] |    16   |   884   |     1   |      1  |     0   |     0   |     0   |     0   | -2.33 |        150|          0|        311|  68.38  |   0:00:09.0|    1196.1M|
[03/22 01:48:45    119] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 01:48:45    119] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -2.33 |          1|          0|         16|  68.39  |   0:00:01.0|    1196.1M|
[03/22 01:48:45    119] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 01:48:45    119] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:48:45    119] 0 Ndr or Layer constraints added by optimization 
[03/22 01:48:45    119] **** End NDR-Layer Usage Statistics ****
[03/22 01:48:45    119] 
[03/22 01:48:45    119] *** Finish DRV Fixing (cpu=0:00:09.5 real=0:00:10.0 mem=1196.1M) ***
[03/22 01:48:45    119] 
[03/22 01:48:45    119] DEBUG: @coeDRVCandCache::cleanup.
[03/22 01:48:45    119] End: GigaOpt DRV Optimization
[03/22 01:48:45    119] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/22 01:48:45    119] Leakage Power Opt: resetting the buf/inv selection
[03/22 01:48:45    119] **optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1047.2M, totSessionCpu=0:02:00 **
[03/22 01:48:45    119] Leakage Power Opt: re-selecting buf/inv list 
[03/22 01:48:45    119] Summary for sequential cells idenfication: 
[03/22 01:48:45    119] Identified SBFF number: 199
[03/22 01:48:45    119] Identified MBFF number: 0
[03/22 01:48:45    119] Not identified SBFF number: 0
[03/22 01:48:45    119] Not identified MBFF number: 0
[03/22 01:48:45    119] Number of sequential cells which are not FFs: 104
[03/22 01:48:45    119] 
[03/22 01:48:45    119] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:45    119] optDesignOneStep: Leakage Power Flow
[03/22 01:48:45    119] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:48:45    119] Begin: GigaOpt Global Optimization
[03/22 01:48:45    119] *info: use new DP (enabled)
[03/22 01:48:45    119] Info: 1 clock net  excluded from IPO operation.
[03/22 01:48:45    119] PhyDesignGrid: maxLocalDensity 1.20
[03/22 01:48:45    120] #spOpts: N=65 mergeVia=F 
[03/22 01:48:45    120] Summary for sequential cells idenfication: 
[03/22 01:48:45    120] Identified SBFF number: 199
[03/22 01:48:45    120] Identified MBFF number: 0
[03/22 01:48:45    120] Not identified SBFF number: 0
[03/22 01:48:45    120] Not identified MBFF number: 0
[03/22 01:48:45    120] Number of sequential cells which are not FFs: 104
[03/22 01:48:45    120] 
[03/22 01:48:48    123] *info: 1 clock net excluded
[03/22 01:48:48    123] *info: 2 special nets excluded.
[03/22 01:48:48    123] *info: 102 no-driver nets excluded.
[03/22 01:48:52    127] ** GigaOpt Global Opt WNS Slack -2.333  TNS Slack -4062.357 
[03/22 01:48:52    127] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:48:52    127] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:48:52    127] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:48:52    127] |  -2.333|-4062.357|    68.39%|   0:00:00.0| 1191.8M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
[03/22 01:49:07    142] |  -2.331|-3123.197|    68.63%|   0:00:15.0| 1260.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
[03/22 01:49:18    152] |  -2.331|-2549.033|    69.12%|   0:00:11.0| 1260.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
[03/22 01:49:19    154] |  -2.331|-2549.033|    69.12%|   0:00:01.0| 1260.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
[03/22 01:49:56    191] |  -1.659|-1680.064|    70.06%|   0:00:37.0| 1260.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
[03/22 01:50:04    199] |  -1.659|-1616.086|    70.21%|   0:00:08.0| 1254.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
[03/22 01:50:09    203] |  -1.659|-1585.314|    70.37%|   0:00:05.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
[03/22 01:50:10    205] |  -1.659|-1585.314|    70.37%|   0:00:01.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
[03/22 01:50:23    217] |  -1.458|-1441.207|    70.87%|   0:00:13.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:28    222] |  -1.458|-1440.764|    70.90%|   0:00:05.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:30    225] |  -1.458|-1439.501|    70.95%|   0:00:02.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:31    226] |  -1.458|-1439.501|    70.95%|   0:00:01.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:38    232] |  -1.431|-1415.544|    71.42%|   0:00:07.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:41    236] |  -1.431|-1415.544|    71.42%|   0:00:03.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:42    237] |  -1.431|-1415.500|    71.43%|   0:00:01.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:43    238] |  -1.431|-1415.500|    71.43%|   0:00:01.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:47    242] |  -1.444|-1410.563|    71.61%|   0:00:04.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:50    245] |  -1.444|-1410.563|    71.61%|   0:00:03.0| 1273.9M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:50:50    245] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:50:50    245] 
[03/22 01:50:50    245] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:58 real=0:01:58 mem=1273.9M) ***
[03/22 01:50:50    245] 
[03/22 01:50:50    245] *** Finish pre-CTS Setup Fixing (cpu=0:01:58 real=0:01:58 mem=1273.9M) ***
[03/22 01:50:50    245] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:50:50    245] 0 Ndr or Layer constraints added by optimization 
[03/22 01:50:50    245] **** End NDR-Layer Usage Statistics ****
[03/22 01:50:50    245] ** GigaOpt Global Opt End WNS Slack -1.444  TNS Slack -1410.563 
[03/22 01:50:50    245] End: GigaOpt Global Optimization
[03/22 01:50:50    245] Leakage Power Opt: resetting the buf/inv selection
[03/22 01:50:50    245] 
[03/22 01:50:50    245] Active setup views:
[03/22 01:50:50    245]  WC_VIEW
[03/22 01:50:50    245]   Dominating endpoints: 0
[03/22 01:50:50    245]   Dominating TNS: -0.000
[03/22 01:50:50    245] 
[03/22 01:50:51    245] *** Timing NOT met, worst failing slack is -1.444
[03/22 01:50:51    245] *** Check timing (0:00:00.0)
[03/22 01:50:51    245] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:50:51    245] optDesignOneStep: Leakage Power Flow
[03/22 01:50:51    245] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:50:51    245] Info: 1 clock net  excluded from IPO operation.
[03/22 01:50:51    245] Begin: Area Reclaim Optimization
[03/22 01:50:52    246] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:50:52    246] #spOpts: N=65 mergeVia=F 
[03/22 01:50:52    247] Reclaim Optimization WNS Slack -1.444  TNS Slack -1410.563 Density 71.61
[03/22 01:50:52    247] +----------+---------+--------+---------+------------+--------+
[03/22 01:50:52    247] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/22 01:50:52    247] +----------+---------+--------+---------+------------+--------+
[03/22 01:50:52    247] |    71.61%|        -|  -1.444|-1410.563|   0:00:00.0| 1239.6M|
[03/22 01:50:55    250] |    71.60%|       19|  -1.442|-1410.266|   0:00:03.0| 1239.6M|
[03/22 01:50:55    250] |    71.60%|        0|  -1.442|-1410.266|   0:00:00.0| 1239.6M|
[03/22 01:50:56    251] |    71.58%|        9|  -1.442|-1410.266|   0:00:01.0| 1239.6M|
[03/22 01:51:01    255] |    71.25%|      564|  -1.434|-1411.141|   0:00:05.0| 1239.6M|
[03/22 01:51:01    256] |    71.24%|       16|  -1.434|-1411.156|   0:00:00.0| 1239.6M|
[03/22 01:51:01    256] |    71.24%|        0|  -1.434|-1411.156|   0:00:00.0| 1239.6M|
[03/22 01:51:01    256] +----------+---------+--------+---------+------------+--------+
[03/22 01:51:01    256] Reclaim Optimization End WNS Slack -1.434  TNS Slack -1411.156 Density 71.24
[03/22 01:51:01    256] 
[03/22 01:51:01    256] ** Summary: Restruct = 19 Buffer Deletion = 8 Declone = 1 Resize = 538 **
[03/22 01:51:01    256] --------------------------------------------------------------
[03/22 01:51:01    256] |                                   | Total     | Sequential |
[03/22 01:51:01    256] --------------------------------------------------------------
[03/22 01:51:01    256] | Num insts resized                 |     524  |       0    |
[03/22 01:51:01    256] | Num insts undone                  |      41  |       0    |
[03/22 01:51:01    256] | Num insts Downsized               |     524  |       0    |
[03/22 01:51:01    256] | Num insts Samesized               |       0  |       0    |
[03/22 01:51:01    256] | Num insts Upsized                 |       0  |       0    |
[03/22 01:51:01    256] | Num multiple commits+uncommits    |      16  |       -    |
[03/22 01:51:01    256] --------------------------------------------------------------
[03/22 01:51:01    256] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:51:01    256] 0 Ndr or Layer constraints added by optimization 
[03/22 01:51:01    256] **** End NDR-Layer Usage Statistics ****
[03/22 01:51:01    256] ** Finished Core Area Reclaim Optimization (cpu = 0:00:10.7) (real = 0:00:10.0) **
[03/22 01:51:01    256] Executing incremental physical updates
[03/22 01:51:01    256] Executing incremental physical updates
[03/22 01:51:01    256] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:10, mem=1090.80M, totSessionCpu=0:04:17).
[03/22 01:51:02    256] setup target slack: 0.1
[03/22 01:51:02    256] extra slack: 0.1
[03/22 01:51:02    256] std delay: 0.0142
[03/22 01:51:02    256] real setup target slack: 0.0142
[03/22 01:51:02    256] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:51:02    256] #spOpts: N=65 
[03/22 01:51:02    257] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 01:51:02    257] [NR-eagl] Started earlyGlobalRoute kernel
[03/22 01:51:02    257] [NR-eagl] Initial Peak syMemory usage = 1090.8 MB
[03/22 01:51:02    257] (I)       Reading DB...
[03/22 01:51:02    257] (I)       congestionReportName   : 
[03/22 01:51:02    257] (I)       buildTerm2TermWires    : 0
[03/22 01:51:02    257] (I)       doTrackAssignment      : 1
[03/22 01:51:02    257] (I)       dumpBookshelfFiles     : 0
[03/22 01:51:02    257] (I)       numThreads             : 1
[03/22 01:51:02    257] [NR-eagl] honorMsvRouteConstraint: false
[03/22 01:51:02    257] (I)       honorPin               : false
[03/22 01:51:02    257] (I)       honorPinGuide          : true
[03/22 01:51:02    257] (I)       honorPartition         : false
[03/22 01:51:02    257] (I)       allowPartitionCrossover: false
[03/22 01:51:02    257] (I)       honorSingleEntry       : true
[03/22 01:51:02    257] (I)       honorSingleEntryStrong : true
[03/22 01:51:02    257] (I)       handleViaSpacingRule   : false
[03/22 01:51:02    257] (I)       PDConstraint           : none
[03/22 01:51:02    257] (I)       expBetterNDRHandling   : false
[03/22 01:51:02    257] [NR-eagl] honorClockSpecNDR      : 0
[03/22 01:51:02    257] (I)       routingEffortLevel     : 3
[03/22 01:51:02    257] [NR-eagl] minRouteLayer          : 2
[03/22 01:51:02    257] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 01:51:02    257] (I)       numRowsPerGCell        : 1
[03/22 01:51:02    257] (I)       speedUpLargeDesign     : 0
[03/22 01:51:02    257] (I)       speedUpBlkViolationClean: 0
[03/22 01:51:02    257] (I)       multiThreadingTA       : 0
[03/22 01:51:02    257] (I)       blockedPinEscape       : 1
[03/22 01:51:02    257] (I)       blkAwareLayerSwitching : 0
[03/22 01:51:02    257] (I)       betterClockWireModeling: 1
[03/22 01:51:02    257] (I)       punchThroughDistance   : 500.00
[03/22 01:51:02    257] (I)       scenicBound            : 1.15
[03/22 01:51:02    257] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 01:51:02    257] (I)       source-to-sink ratio   : 0.00
[03/22 01:51:02    257] (I)       targetCongestionRatioH : 1.00
[03/22 01:51:02    257] (I)       targetCongestionRatioV : 1.00
[03/22 01:51:02    257] (I)       layerCongestionRatio   : 0.70
[03/22 01:51:02    257] (I)       m1CongestionRatio      : 0.10
[03/22 01:51:02    257] (I)       m2m3CongestionRatio    : 0.70
[03/22 01:51:02    257] (I)       localRouteEffort       : 1.00
[03/22 01:51:02    257] (I)       numSitesBlockedByOneVia: 8.00
[03/22 01:51:02    257] (I)       supplyScaleFactorH     : 1.00
[03/22 01:51:02    257] (I)       supplyScaleFactorV     : 1.00
[03/22 01:51:02    257] (I)       highlight3DOverflowFactor: 0.00
[03/22 01:51:02    257] (I)       doubleCutViaModelingRatio: 0.00
[03/22 01:51:02    257] (I)       blockTrack             : 
[03/22 01:51:02    257] (I)       readTROption           : true
[03/22 01:51:02    257] (I)       extraSpacingBothSide   : false
[03/22 01:51:02    257] [NR-eagl] numTracksPerClockWire  : 0
[03/22 01:51:02    257] (I)       routeSelectedNetsOnly  : false
[03/22 01:51:02    257] (I)       before initializing RouteDB syMemory usage = 1111.4 MB
[03/22 01:51:02    257] (I)       starting read tracks
[03/22 01:51:02    257] (I)       build grid graph
[03/22 01:51:02    257] (I)       build grid graph start
[03/22 01:51:02    257] [NR-eagl] Layer1 has no routable track
[03/22 01:51:02    257] [NR-eagl] Layer2 has single uniform track structure
[03/22 01:51:02    257] [NR-eagl] Layer3 has single uniform track structure
[03/22 01:51:02    257] [NR-eagl] Layer4 has single uniform track structure
[03/22 01:51:02    257] [NR-eagl] Layer5 has single uniform track structure
[03/22 01:51:02    257] [NR-eagl] Layer6 has single uniform track structure
[03/22 01:51:02    257] [NR-eagl] Layer7 has single uniform track structure
[03/22 01:51:02    257] [NR-eagl] Layer8 has single uniform track structure
[03/22 01:51:02    257] (I)       build grid graph end
[03/22 01:51:02    257] (I)       Layer1   numNetMinLayer=24015
[03/22 01:51:02    257] (I)       Layer2   numNetMinLayer=0
[03/22 01:51:02    257] (I)       Layer3   numNetMinLayer=0
[03/22 01:51:02    257] (I)       Layer4   numNetMinLayer=0
[03/22 01:51:02    257] (I)       Layer5   numNetMinLayer=0
[03/22 01:51:02    257] (I)       Layer6   numNetMinLayer=0
[03/22 01:51:02    257] (I)       Layer7   numNetMinLayer=0
[03/22 01:51:02    257] (I)       Layer8   numNetMinLayer=0
[03/22 01:51:02    257] (I)       numViaLayers=7
[03/22 01:51:02    257] (I)       end build via table
[03/22 01:51:02    257] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 01:51:02    257] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 01:51:02    257] (I)       readDataFromPlaceDB
[03/22 01:51:02    257] (I)       Read net information..
[03/22 01:51:02    257] [NR-eagl] Read numTotalNets=24015  numIgnoredNets=2
[03/22 01:51:02    257] (I)       Read testcase time = 0.000 seconds
[03/22 01:51:02    257] 
[03/22 01:51:02    257] (I)       totalPins=84035  totalGlobalPin=79063 (94.08%)
[03/22 01:51:02    257] (I)       Model blockage into capacity
[03/22 01:51:02    257] (I)       Read numBlocks=4356  numPreroutedWires=0  numCapScreens=0
[03/22 01:51:02    257] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 01:51:02    257] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 01:51:02    257] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 01:51:02    257] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 01:51:02    257] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 01:51:02    257] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 01:51:02    257] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 01:51:02    257] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 01:51:02    257] (I)       Modeling time = 0.020 seconds
[03/22 01:51:02    257] 
[03/22 01:51:02    257] (I)       Number of ignored nets = 2
[03/22 01:51:02    257] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 01:51:02    257] (I)       Number of clock nets = 1.  Ignored: No
[03/22 01:51:02    257] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 01:51:02    257] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 01:51:02    257] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 01:51:02    257] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 01:51:02    257] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 01:51:02    257] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 01:51:02    257] (I)       Number of two pin nets which has pins at the same location = 2.  Ignored: Yes
[03/22 01:51:02    257] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 01:51:02    257] (I)       Before initializing earlyGlobalRoute syMemory usage = 1115.3 MB
[03/22 01:51:02    257] (I)       Layer1  viaCost=300.00
[03/22 01:51:02    257] (I)       Layer2  viaCost=100.00
[03/22 01:51:02    257] (I)       Layer3  viaCost=100.00
[03/22 01:51:02    257] (I)       Layer4  viaCost=100.00
[03/22 01:51:02    257] (I)       Layer5  viaCost=100.00
[03/22 01:51:02    257] (I)       Layer6  viaCost=200.00
[03/22 01:51:02    257] (I)       Layer7  viaCost=100.00
[03/22 01:51:02    257] (I)       ---------------------Grid Graph Info--------------------
[03/22 01:51:02    257] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 01:51:02    257] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 01:51:02    257] (I)       Site Width          :   400  (dbu)
[03/22 01:51:02    257] (I)       Row Height          :  3600  (dbu)
[03/22 01:51:02    257] (I)       GCell Width         :  3600  (dbu)
[03/22 01:51:02    257] (I)       GCell Height        :  3600  (dbu)
[03/22 01:51:02    257] (I)       grid                :   223   223     8
[03/22 01:51:02    257] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 01:51:02    257] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 01:51:02    257] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 01:51:02    257] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 01:51:02    257] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 01:51:02    257] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 01:51:02    257] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 01:51:02    257] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 01:51:02    257] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 01:51:02    257] (I)       --------------------------------------------------------
[03/22 01:51:02    257] 
[03/22 01:51:02    257] [NR-eagl] ============ Routing rule table ============
[03/22 01:51:02    257] [NR-eagl] Rule id 0. Nets 24013 
[03/22 01:51:02    257] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 01:51:02    257] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 01:51:02    257] [NR-eagl] ========================================
[03/22 01:51:02    257] [NR-eagl] 
[03/22 01:51:02    257] (I)       After initializing earlyGlobalRoute syMemory usage = 1115.3 MB
[03/22 01:51:02    257] (I)       Loading and dumping file time : 0.20 seconds
[03/22 01:51:02    257] (I)       ============= Initialization =============
[03/22 01:51:02    257] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 01:51:02    257] [NR-eagl] Layer group 1: route 24013 net(s) in layer range [2, 8]
[03/22 01:51:02    257] (I)       ============  Phase 1a Route ============
[03/22 01:51:02    257] (I)       Phase 1a runs 0.08 seconds
[03/22 01:51:02    257] (I)       Usage: 303822 = (136343 H, 167479 V) = (13.68% H, 12.27% V) = (2.454e+05um H, 3.015e+05um V)
[03/22 01:51:02    257] (I)       
[03/22 01:51:02    257] (I)       ============  Phase 1b Route ============
[03/22 01:51:02    257] (I)       Usage: 303822 = (136343 H, 167479 V) = (13.68% H, 12.27% V) = (2.454e+05um H, 3.015e+05um V)
[03/22 01:51:02    257] (I)       
[03/22 01:51:02    257] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 5.468796e+05um
[03/22 01:51:02    257] (I)       ============  Phase 1c Route ============
[03/22 01:51:02    257] (I)       Usage: 303822 = (136343 H, 167479 V) = (13.68% H, 12.27% V) = (2.454e+05um H, 3.015e+05um V)
[03/22 01:51:02    257] (I)       
[03/22 01:51:02    257] (I)       ============  Phase 1d Route ============
[03/22 01:51:02    257] (I)       Usage: 303822 = (136343 H, 167479 V) = (13.68% H, 12.27% V) = (2.454e+05um H, 3.015e+05um V)
[03/22 01:51:02    257] (I)       
[03/22 01:51:02    257] (I)       ============  Phase 1e Route ============
[03/22 01:51:02    257] (I)       Phase 1e runs 0.00 seconds
[03/22 01:51:02    257] (I)       Usage: 303822 = (136343 H, 167479 V) = (13.68% H, 12.27% V) = (2.454e+05um H, 3.015e+05um V)
[03/22 01:51:02    257] (I)       
[03/22 01:51:02    257] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.26% V. EstWL: 5.468796e+05um
[03/22 01:51:02    257] [NR-eagl] 
[03/22 01:51:02    257] (I)       ============  Phase 1l Route ============
[03/22 01:51:02    257] (I)       dpBasedLA: time=0.08  totalOF=5333  totalVia=166594  totalWL=303820  total(Via+WL)=470414 
[03/22 01:51:02    257] (I)       Total Global Routing Runtime: 0.25 seconds
[03/22 01:51:02    257] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 01:51:02    257] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 01:51:02    257] (I)       
[03/22 01:51:02    257] [NR-eagl] End Peak syMemory usage = 1115.3 MB
[03/22 01:51:02    257] [NR-eagl] Early Global Router Kernel+IO runtime : 0.46 seconds
[03/22 01:51:02    257] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 01:51:02    257] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 01:51:02    257] 
[03/22 01:51:02    257] ** np local hotspot detection info verbose **
[03/22 01:51:02    257] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 01:51:02    257] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 01:51:02    257] 
[03/22 01:51:02    257] #spOpts: N=65 
[03/22 01:51:02    257] Apply auto density screen in post-place stage.
[03/22 01:51:03    257] Auto density screen increases utilization from 0.712 to 0.712
[03/22 01:51:03    257] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:01.0 mem = 1115.3M
[03/22 01:51:03    257] *** Starting refinePlace (0:04:18 mem=1115.3M) ***
[03/22 01:51:03    257] Total net bbox length = 4.560e+05 (2.012e+05 2.548e+05) (ext = 2.452e+04)
[03/22 01:51:03    257] default core: bins with density >  0.75 = 44.6 % ( 216 / 484 )
[03/22 01:51:03    257] Density distribution unevenness ratio = 7.903%
[03/22 01:51:03    257] RPlace IncrNP: Rollback Lev = -5
[03/22 01:51:03    257] RPlace: Density =1.037778, incremental np is triggered.
[03/22 01:51:03    257] incr SKP is on..., with optDC mode
[03/22 01:51:03    257] tdgpInitIgnoreNetLoadFix on 
[03/22 01:51:04    258] (cpu=0:00:01.2 mem=1115.3M) ***
[03/22 01:51:04    259] *** Build Virtual Sizing Timing Model
[03/22 01:51:04    259] (cpu=0:00:01.5 mem=1115.3M) ***
[03/22 01:51:07    261] Congestion driven padding in post-place stage.
[03/22 01:51:07    261] Congestion driven padding increases utilization from 0.942 to 0.946
[03/22 01:51:07    261] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1158.9M
[03/22 01:52:58    371] default core: bins with density >  0.75 = 42.4 % ( 205 / 484 )
[03/22 01:52:58    371] Density distribution unevenness ratio = 8.289%
[03/22 01:52:58    371] RPlace postIncrNP: Density = 1.037778 -> 0.980000.
[03/22 01:52:58    371] RPlace postIncrNP Info: Density distribution changes:
[03/22 01:52:58    371] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 01:52:58    371] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 01:52:58    371] [1.00 - 1.05] :	 6 (1.24%) -> 0 (0.00%)
[03/22 01:52:58    371] [0.95 - 1.00] :	 20 (4.13%) -> 13 (2.69%)
[03/22 01:52:58    371] [0.90 - 0.95] :	 21 (4.34%) -> 33 (6.82%)
[03/22 01:52:58    371] [0.85 - 0.90] :	 42 (8.68%) -> 42 (8.68%)
[03/22 01:52:58    371] [0.80 - 0.85] :	 67 (13.84%) -> 40 (8.26%)
[03/22 01:52:58    371] [CPU] RefinePlace/IncrNP (cpu=0:01:54, real=0:01:55, mem=1252.0MB) @(0:04:18 - 0:06:12).
[03/22 01:52:58    371] Move report: incrNP moves 21889 insts, mean move: 20.34 um, max move: 146.40 um
[03/22 01:52:58    371] 	Max move on inst (psum_mem_instance/Q_reg_121_): (206.20, 200.80) --> (203.80, 56.80)
[03/22 01:52:58    371] Move report: Timing Driven Placement moves 21889 insts, mean move: 20.34 um, max move: 146.40 um
[03/22 01:52:58    371] 	Max move on inst (psum_mem_instance/Q_reg_121_): (206.20, 200.80) --> (203.80, 56.80)
[03/22 01:52:58    371] 	Runtime: CPU: 0:01:54 REAL: 0:01:55 MEM: 1252.0MB
[03/22 01:52:58    371] Starting refinePlace ...
[03/22 01:52:58    371] default core: bins with density >  0.75 = 40.5 % ( 196 / 484 )
[03/22 01:52:58    371] Density distribution unevenness ratio = 8.238%
[03/22 01:52:58    372]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:52:58    372] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1252.0MB) @(0:06:12 - 0:06:12).
[03/22 01:52:58    372] Move report: preRPlace moves 7923 insts, mean move: 0.87 um, max move: 6.80 um
[03/22 01:52:58    372] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U826): (317.00, 245.80) --> (320.20, 249.40)
[03/22 01:52:58    372] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/22 01:52:58    372] wireLenOptFixPriorityInst 0 inst fixed
[03/22 01:52:58    372] Placement tweakage begins.
[03/22 01:52:59    372] wire length = 5.206e+05
[03/22 01:53:01    374] wire length = 4.964e+05
[03/22 01:53:01    374] Placement tweakage ends.
[03/22 01:53:01    374] Move report: tweak moves 3144 insts, mean move: 2.42 um, max move: 20.80 um
[03/22 01:53:01    374] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_): (259.20, 307.00) --> (280.00, 307.00)
[03/22 01:53:01    374] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:03.0, mem=1252.0MB) @(0:06:12 - 0:06:14).
[03/22 01:53:01    374] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:53:01    374] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1252.0MB) @(0:06:14 - 0:06:15).
[03/22 01:53:01    374] Move report: Detail placement moves 8983 insts, mean move: 1.39 um, max move: 19.00 um
[03/22 01:53:01    374] 	Max move on inst (mac_array_instance/FE_OFC619_q_temp_236_): (178.40, 319.60) --> (197.40, 319.60)
[03/22 01:53:01    374] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1252.0MB
[03/22 01:53:01    374] Statistics of distance of Instance movement in refine placement:
[03/22 01:53:01    374]   maximum (X+Y) =       148.20 um
[03/22 01:53:01    374]   inst (psum_mem_instance/Q_reg_121_) with max move: (206.2, 200.8) -> (202, 56.8)
[03/22 01:53:01    374]   mean    (X+Y) =        20.36 um
[03/22 01:53:01    374] Total instances flipped for WireLenOpt: 1168
[03/22 01:53:01    374] Total instances flipped, including legalization: 4
[03/22 01:53:01    374] Summary Report:
[03/22 01:53:01    374] Instances move: 21886 (out of 21896 movable)
[03/22 01:53:01    374] Mean displacement: 20.36 um
[03/22 01:53:01    374] Max displacement: 148.20 um (Instance: psum_mem_instance/Q_reg_121_) (206.2, 200.8) -> (202, 56.8)
[03/22 01:53:01    374] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/22 01:53:01    374] Total instances moved : 21886
[03/22 01:53:01    374] Total net bbox length = 3.928e+05 (1.696e+05 2.231e+05) (ext = 2.263e+04)
[03/22 01:53:01    374] Runtime: CPU: 0:01:57 REAL: 0:01:58 MEM: 1252.0MB
[03/22 01:53:01    374] [CPU] RefinePlace/total (cpu=0:01:57, real=0:01:58, mem=1252.0MB) @(0:04:18 - 0:06:15).
[03/22 01:53:01    374] *** Finished refinePlace (0:06:15 mem=1252.0M) ***
[03/22 01:53:01    374] #spOpts: N=65 
[03/22 01:53:01    374] default core: bins with density >  0.75 = 41.3 % ( 200 / 484 )
[03/22 01:53:01    374] Density distribution unevenness ratio = 8.117%
[03/22 01:53:01    374] Trial Route Overflow 0(H) 0(V)
[03/22 01:53:01    374] Starting congestion repair ...
[03/22 01:53:01    374] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/22 01:53:01    374] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 01:53:01    374] (I)       Reading DB...
[03/22 01:53:01    374] (I)       congestionReportName   : 
[03/22 01:53:01    374] (I)       buildTerm2TermWires    : 1
[03/22 01:53:01    374] (I)       doTrackAssignment      : 1
[03/22 01:53:01    374] (I)       dumpBookshelfFiles     : 0
[03/22 01:53:01    374] (I)       numThreads             : 1
[03/22 01:53:01    374] [NR-eagl] honorMsvRouteConstraint: false
[03/22 01:53:01    374] (I)       honorPin               : false
[03/22 01:53:01    374] (I)       honorPinGuide          : true
[03/22 01:53:01    374] (I)       honorPartition         : false
[03/22 01:53:01    374] (I)       allowPartitionCrossover: false
[03/22 01:53:01    374] (I)       honorSingleEntry       : true
[03/22 01:53:01    374] (I)       honorSingleEntryStrong : true
[03/22 01:53:01    374] (I)       handleViaSpacingRule   : false
[03/22 01:53:01    374] (I)       PDConstraint           : none
[03/22 01:53:01    374] (I)       expBetterNDRHandling   : false
[03/22 01:53:01    374] [NR-eagl] honorClockSpecNDR      : 0
[03/22 01:53:01    374] (I)       routingEffortLevel     : 3
[03/22 01:53:01    374] [NR-eagl] minRouteLayer          : 2
[03/22 01:53:01    374] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 01:53:01    374] (I)       numRowsPerGCell        : 1
[03/22 01:53:01    374] (I)       speedUpLargeDesign     : 0
[03/22 01:53:01    374] (I)       speedUpBlkViolationClean: 0
[03/22 01:53:01    374] (I)       multiThreadingTA       : 0
[03/22 01:53:01    374] (I)       blockedPinEscape       : 1
[03/22 01:53:01    374] (I)       blkAwareLayerSwitching : 0
[03/22 01:53:01    374] (I)       betterClockWireModeling: 1
[03/22 01:53:01    374] (I)       punchThroughDistance   : 500.00
[03/22 01:53:01    374] (I)       scenicBound            : 1.15
[03/22 01:53:01    374] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 01:53:01    374] (I)       source-to-sink ratio   : 0.00
[03/22 01:53:01    374] (I)       targetCongestionRatioH : 1.00
[03/22 01:53:01    374] (I)       targetCongestionRatioV : 1.00
[03/22 01:53:01    374] (I)       layerCongestionRatio   : 0.70
[03/22 01:53:01    374] (I)       m1CongestionRatio      : 0.10
[03/22 01:53:01    374] (I)       m2m3CongestionRatio    : 0.70
[03/22 01:53:01    374] (I)       localRouteEffort       : 1.00
[03/22 01:53:01    374] (I)       numSitesBlockedByOneVia: 8.00
[03/22 01:53:01    374] (I)       supplyScaleFactorH     : 1.00
[03/22 01:53:01    374] (I)       supplyScaleFactorV     : 1.00
[03/22 01:53:01    374] (I)       highlight3DOverflowFactor: 0.00
[03/22 01:53:01    374] (I)       doubleCutViaModelingRatio: 0.00
[03/22 01:53:01    374] (I)       blockTrack             : 
[03/22 01:53:01    374] (I)       readTROption           : true
[03/22 01:53:01    374] (I)       extraSpacingBothSide   : false
[03/22 01:53:01    374] [NR-eagl] numTracksPerClockWire  : 0
[03/22 01:53:01    374] (I)       routeSelectedNetsOnly  : false
[03/22 01:53:01    374] (I)       before initializing RouteDB syMemory usage = 1252.0 MB
[03/22 01:53:01    374] (I)       starting read tracks
[03/22 01:53:01    374] (I)       build grid graph
[03/22 01:53:01    374] (I)       build grid graph start
[03/22 01:53:01    374] [NR-eagl] Layer1 has no routable track
[03/22 01:53:01    374] [NR-eagl] Layer2 has single uniform track structure
[03/22 01:53:01    374] [NR-eagl] Layer3 has single uniform track structure
[03/22 01:53:01    374] [NR-eagl] Layer4 has single uniform track structure
[03/22 01:53:01    374] [NR-eagl] Layer5 has single uniform track structure
[03/22 01:53:01    374] [NR-eagl] Layer6 has single uniform track structure
[03/22 01:53:01    374] [NR-eagl] Layer7 has single uniform track structure
[03/22 01:53:01    374] [NR-eagl] Layer8 has single uniform track structure
[03/22 01:53:01    374] (I)       build grid graph end
[03/22 01:53:01    374] (I)       Layer1   numNetMinLayer=24015
[03/22 01:53:01    374] (I)       Layer2   numNetMinLayer=0
[03/22 01:53:01    374] (I)       Layer3   numNetMinLayer=0
[03/22 01:53:01    374] (I)       Layer4   numNetMinLayer=0
[03/22 01:53:01    374] (I)       Layer5   numNetMinLayer=0
[03/22 01:53:01    374] (I)       Layer6   numNetMinLayer=0
[03/22 01:53:01    374] (I)       Layer7   numNetMinLayer=0
[03/22 01:53:01    374] (I)       Layer8   numNetMinLayer=0
[03/22 01:53:01    374] (I)       numViaLayers=7
[03/22 01:53:01    374] (I)       end build via table
[03/22 01:53:01    374] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 01:53:01    374] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 01:53:01    374] (I)       readDataFromPlaceDB
[03/22 01:53:01    374] (I)       Read net information..
[03/22 01:53:01    375] [NR-eagl] Read numTotalNets=24015  numIgnoredNets=0
[03/22 01:53:01    375] (I)       Read testcase time = 0.010 seconds
[03/22 01:53:01    375] 
[03/22 01:53:01    375] (I)       totalPins=84039  totalGlobalPin=81682 (97.20%)
[03/22 01:53:01    375] (I)       Model blockage into capacity
[03/22 01:53:01    375] (I)       Read numBlocks=4356  numPreroutedWires=0  numCapScreens=0
[03/22 01:53:01    375] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 01:53:01    375] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 01:53:01    375] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 01:53:01    375] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 01:53:01    375] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 01:53:01    375] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 01:53:01    375] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 01:53:01    375] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 01:53:01    375] (I)       Modeling time = 0.020 seconds
[03/22 01:53:01    375] 
[03/22 01:53:01    375] (I)       Number of ignored nets = 0
[03/22 01:53:01    375] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 01:53:01    375] (I)       Number of clock nets = 1.  Ignored: No
[03/22 01:53:01    375] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 01:53:01    375] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 01:53:01    375] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 01:53:01    375] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 01:53:01    375] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 01:53:01    375] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 01:53:01    375] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 01:53:01    375] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 01:53:01    375] (I)       Before initializing earlyGlobalRoute syMemory usage = 1252.0 MB
[03/22 01:53:01    375] (I)       Layer1  viaCost=300.00
[03/22 01:53:01    375] (I)       Layer2  viaCost=100.00
[03/22 01:53:01    375] (I)       Layer3  viaCost=100.00
[03/22 01:53:01    375] (I)       Layer4  viaCost=100.00
[03/22 01:53:01    375] (I)       Layer5  viaCost=100.00
[03/22 01:53:01    375] (I)       Layer6  viaCost=200.00
[03/22 01:53:01    375] (I)       Layer7  viaCost=100.00
[03/22 01:53:01    375] (I)       ---------------------Grid Graph Info--------------------
[03/22 01:53:01    375] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 01:53:01    375] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 01:53:01    375] (I)       Site Width          :   400  (dbu)
[03/22 01:53:01    375] (I)       Row Height          :  3600  (dbu)
[03/22 01:53:01    375] (I)       GCell Width         :  3600  (dbu)
[03/22 01:53:01    375] (I)       GCell Height        :  3600  (dbu)
[03/22 01:53:01    375] (I)       grid                :   223   223     8
[03/22 01:53:01    375] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 01:53:01    375] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 01:53:01    375] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 01:53:01    375] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 01:53:01    375] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 01:53:01    375] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 01:53:01    375] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 01:53:01    375] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 01:53:01    375] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 01:53:01    375] (I)       --------------------------------------------------------
[03/22 01:53:01    375] 
[03/22 01:53:01    375] [NR-eagl] ============ Routing rule table ============
[03/22 01:53:01    375] [NR-eagl] Rule id 0. Nets 24015 
[03/22 01:53:01    375] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 01:53:01    375] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 01:53:01    375] [NR-eagl] ========================================
[03/22 01:53:01    375] [NR-eagl] 
[03/22 01:53:01    375] (I)       After initializing earlyGlobalRoute syMemory usage = 1252.0 MB
[03/22 01:53:01    375] (I)       Loading and dumping file time : 0.17 seconds
[03/22 01:53:01    375] (I)       ============= Initialization =============
[03/22 01:53:01    375] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 01:53:01    375] [NR-eagl] Layer group 1: route 24015 net(s) in layer range [2, 8]
[03/22 01:53:01    375] (I)       ============  Phase 1a Route ============
[03/22 01:53:01    375] (I)       Phase 1a runs 0.08 seconds
[03/22 01:53:01    375] (I)       Usage: 267160 = (118262 H, 148898 V) = (11.87% H, 10.91% V) = (2.129e+05um H, 2.680e+05um V)
[03/22 01:53:01    375] (I)       
[03/22 01:53:01    375] (I)       ============  Phase 1b Route ============
[03/22 01:53:01    375] (I)       Usage: 267160 = (118262 H, 148898 V) = (11.87% H, 10.91% V) = (2.129e+05um H, 2.680e+05um V)
[03/22 01:53:01    375] (I)       
[03/22 01:53:01    375] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.808880e+05um
[03/22 01:53:01    375] (I)       ============  Phase 1c Route ============
[03/22 01:53:01    375] (I)       Usage: 267160 = (118262 H, 148898 V) = (11.87% H, 10.91% V) = (2.129e+05um H, 2.680e+05um V)
[03/22 01:53:01    375] (I)       
[03/22 01:53:01    375] (I)       ============  Phase 1d Route ============
[03/22 01:53:01    375] (I)       Usage: 267160 = (118262 H, 148898 V) = (11.87% H, 10.91% V) = (2.129e+05um H, 2.680e+05um V)
[03/22 01:53:01    375] (I)       
[03/22 01:53:01    375] (I)       ============  Phase 1e Route ============
[03/22 01:53:01    375] (I)       Phase 1e runs 0.00 seconds
[03/22 01:53:01    375] (I)       Usage: 267160 = (118262 H, 148898 V) = (11.87% H, 10.91% V) = (2.129e+05um H, 2.680e+05um V)
[03/22 01:53:01    375] (I)       
[03/22 01:53:01    375] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.808880e+05um
[03/22 01:53:01    375] [NR-eagl] 
[03/22 01:53:01    375] (I)       ============  Phase 1l Route ============
[03/22 01:53:01    375] (I)       dpBasedLA: time=0.08  totalOF=2194  totalVia=160827  totalWL=267157  total(Via+WL)=427984 
[03/22 01:53:01    375] (I)       Total Global Routing Runtime: 0.24 seconds
[03/22 01:53:01    375] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 01:53:01    375] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 01:53:01    375] (I)       
[03/22 01:53:01    375] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 01:53:01    375] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 01:53:01    375] 
[03/22 01:53:01    375] ** np local hotspot detection info verbose **
[03/22 01:53:01    375] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 01:53:01    375] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 01:53:01    375] 
[03/22 01:53:01    375] describeCongestion: hCong = 0.00 vCong = 0.00
[03/22 01:53:01    375] Skipped repairing congestion.
[03/22 01:53:01    375] (I)       ============= track Assignment ============
[03/22 01:53:01    375] (I)       extract Global 3D Wires
[03/22 01:53:01    375] (I)       Extract Global WL : time=0.01
[03/22 01:53:01    375] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 01:53:01    375] (I)       Initialization real time=0.00 seconds
[03/22 01:53:02    375] (I)       Kernel real time=0.29 seconds
[03/22 01:53:02    375] (I)       End Greedy Track Assignment
[03/22 01:53:02    375] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 83796
[03/22 01:53:02    375] [NR-eagl] Layer2(M2)(V) length: 1.790392e+05um, number of vias: 118858
[03/22 01:53:02    375] [NR-eagl] Layer3(M3)(H) length: 1.925778e+05um, number of vias: 7761
[03/22 01:53:02    375] [NR-eagl] Layer4(M4)(V) length: 8.514323e+04um, number of vias: 2350
[03/22 01:53:02    375] [NR-eagl] Layer5(M5)(H) length: 2.542386e+04um, number of vias: 975
[03/22 01:53:02    375] [NR-eagl] Layer6(M6)(V) length: 1.195406e+04um, number of vias: 0
[03/22 01:53:02    375] [NR-eagl] Layer7(M7)(H) length: 0.000000e+00um, number of vias: 0
[03/22 01:53:02    375] [NR-eagl] Layer8(M8)(V) length: 0.000000e+00um, number of vias: 0
[03/22 01:53:02    375] [NR-eagl] Total length: 4.941382e+05um, number of vias: 213740
[03/22 01:53:02    375] End of congRepair (cpu=0:00:01.0, real=0:00:01.0)
[03/22 01:53:02    375] Start to check current routing status for nets...
[03/22 01:53:02    375] Using hname+ instead name for net compare
[03/22 01:53:02    375] All nets are already routed correctly.
[03/22 01:53:02    375] End to check current routing status for nets (mem=1120.5M)
[03/22 01:53:02    375] Extraction called for design 'core' of instances=21896 and nets=24117 using extraction engine 'preRoute' .
[03/22 01:53:02    375] PreRoute RC Extraction called for design core.
[03/22 01:53:02    375] RC Extraction called in multi-corner(2) mode.
[03/22 01:53:02    375] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:53:02    375] RCMode: PreRoute
[03/22 01:53:02    375]       RC Corner Indexes            0       1   
[03/22 01:53:02    375] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:53:02    375] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:53:02    375] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:53:02    375] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:53:02    375] Shrink Factor                : 1.00000
[03/22 01:53:02    375] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 01:53:02    375] Using capacitance table file ...
[03/22 01:53:02    375] Updating RC grid for preRoute extraction ...
[03/22 01:53:02    375] Initializing multi-corner capacitance tables ... 
[03/22 01:53:02    376] Initializing multi-corner resistance tables ...
[03/22 01:53:02    376] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1120.473M)
[03/22 01:53:03    376] Compute RC Scale Done ...
[03/22 01:53:03    376] **optDesign ... cpu = 0:05:07, real = 0:05:08, mem = 1112.2M, totSessionCpu=0:06:17 **
[03/22 01:53:03    377] #################################################################################
[03/22 01:53:03    377] # Design Stage: PreRoute
[03/22 01:53:03    377] # Design Name: core
[03/22 01:53:03    377] # Design Mode: 65nm
[03/22 01:53:03    377] # Analysis Mode: MMMC Non-OCV 
[03/22 01:53:03    377] # Parasitics Mode: No SPEF/RCDB
[03/22 01:53:03    377] # Signoff Settings: SI Off 
[03/22 01:53:03    377] #################################################################################
[03/22 01:53:04    377] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:53:04    377] Calculate delays in BcWc mode...
[03/22 01:53:04    377] Topological Sorting (CPU = 0:00:00.1, MEM = 1120.8M, InitMEM = 1117.4M)
[03/22 01:53:07    380] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:53:07    380] End delay calculation. (MEM=1194.14 CPU=0:00:03.0 REAL=0:00:03.0)
[03/22 01:53:07    380] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1194.1M) ***
[03/22 01:53:07    381] *** Timing NOT met, worst failing slack is -1.439
[03/22 01:53:07    381] *** Check timing (0:00:04.4)
[03/22 01:53:07    381] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:53:07    381] optDesignOneStep: Leakage Power Flow
[03/22 01:53:07    381] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:53:07    381] Begin: GigaOpt Optimization in TNS mode
[03/22 01:53:07    381] Effort level <high> specified for reg2reg path_group
[03/22 01:53:09    383] Info: 1 clock net  excluded from IPO operation.
[03/22 01:53:09    383] PhyDesignGrid: maxLocalDensity 0.95
[03/22 01:53:09    383] #spOpts: N=65 
[03/22 01:53:09    383] Core basic site is core
[03/22 01:53:09    383] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:53:13    386] *info: 1 clock net excluded
[03/22 01:53:13    386] *info: 2 special nets excluded.
[03/22 01:53:13    386] *info: 102 no-driver nets excluded.
[03/22 01:53:14    387] ** GigaOpt Optimizer WNS Slack -1.439 TNS Slack -1390.653 Density 71.24
[03/22 01:53:14    387] Optimizer TNS Opt
[03/22 01:53:14    387] Active Path Group: reg2reg  
[03/22 01:53:14    387] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:53:14    387] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:53:14    387] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:53:14    387] |  -1.439|   -1.439|-1381.510|-1390.653|    71.24%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
[03/22 01:53:14    387] |  -1.390|   -1.390|-1368.814|-1377.958|    71.24%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
[03/22 01:53:14    387] |  -1.330|   -1.330|-1362.279|-1371.423|    71.25%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 01:53:14    388] |  -1.318|   -1.318|-1353.820|-1362.964|    71.26%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/22 01:53:15    388] |  -1.291|   -1.291|-1337.288|-1346.431|    71.27%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:53:15    389] |  -1.283|   -1.283|-1325.205|-1334.348|    71.29%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:15    389] |  -1.277|   -1.277|-1318.110|-1327.253|    71.30%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:16    389] |  -1.266|   -1.266|-1311.985|-1321.128|    71.31%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/22 01:53:16    389] |  -1.262|   -1.262|-1308.942|-1318.086|    71.32%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/22 01:53:16    390] |  -1.248|   -1.248|-1304.648|-1313.791|    71.33%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/22 01:53:17    390] |  -1.240|   -1.240|-1294.256|-1303.400|    71.36%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/22 01:53:17    390] |  -1.233|   -1.233|-1287.434|-1296.578|    71.36%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:17    391] |  -1.217|   -1.217|-1280.256|-1289.400|    71.36%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 01:53:17    391] |  -1.208|   -1.208|-1270.651|-1279.795|    71.37%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:18    391] |  -1.203|   -1.203|-1267.031|-1276.174|    71.37%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:18    391] |  -1.197|   -1.197|-1262.380|-1271.523|    71.38%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:18    392] |  -1.190|   -1.190|-1257.041|-1266.184|    71.38%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:18    392] |  -1.186|   -1.186|-1252.136|-1261.279|    71.38%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:19    392] |  -1.181|   -1.181|-1247.851|-1256.994|    71.38%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_14_/D   |
[03/22 01:53:19    393] |  -1.174|   -1.174|-1238.012|-1247.155|    71.39%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:20    393] |  -1.168|   -1.168|-1233.774|-1242.917|    71.40%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:20    393] |  -1.162|   -1.162|-1228.460|-1237.603|    71.41%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:20    394] |  -1.153|   -1.153|-1222.094|-1231.238|    71.42%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:21    394] |  -1.149|   -1.149|-1218.138|-1227.281|    71.43%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:21    395] |  -1.145|   -1.145|-1212.729|-1221.873|    71.43%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:22    395] |  -1.139|   -1.139|-1210.047|-1219.190|    71.44%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:22    395] |  -1.134|   -1.134|-1205.137|-1214.281|    71.45%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:23    396] |  -1.134|   -1.134|-1200.858|-1210.001|    71.46%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:23    396] |  -1.134|   -1.134|-1200.520|-1209.663|    71.46%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:23    396] |  -1.128|   -1.128|-1197.303|-1206.447|    71.48%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:23    397] |  -1.126|   -1.126|-1195.302|-1204.446|    71.48%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:24    397] |  -1.122|   -1.122|-1191.595|-1200.739|    71.48%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:24    398] |  -1.122|   -1.122|-1189.587|-1198.730|    71.49%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:24    398] |  -1.117|   -1.117|-1188.994|-1198.137|    71.52%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:25    398] |  -1.116|   -1.116|-1186.205|-1195.348|    71.53%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:25    399] |  -1.116|   -1.116|-1185.260|-1194.403|    71.54%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:25    399] |  -1.109|   -1.109|-1184.228|-1193.371|    71.55%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
[03/22 01:53:26    399] |  -1.109|   -1.109|-1182.418|-1191.561|    71.56%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:26    400] |  -1.110|   -1.110|-1182.163|-1191.307|    71.58%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:26    400] |  -1.106|   -1.106|-1181.468|-1190.611|    71.59%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:27    400] |  -1.106|   -1.106|-1180.187|-1189.331|    71.60%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:27    400] |  -1.099|   -1.099|-1178.448|-1187.591|    71.61%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:53:28    401] |  -1.099|   -1.099|-1174.971|-1184.115|    71.62%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:53:28    401] |  -1.099|   -1.099|-1174.290|-1183.434|    71.62%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:53:28    401] |  -1.097|   -1.097|-1172.471|-1181.614|    71.63%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:53:28    402] |  -1.097|   -1.097|-1171.786|-1180.929|    71.63%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:53:29    402] |  -1.094|   -1.094|-1170.619|-1179.762|    71.65%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
[03/22 01:53:29    402] |  -1.094|   -1.094|-1169.635|-1178.778|    71.66%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D   |
[03/22 01:53:29    403] |  -1.092|   -1.092|-1169.335|-1178.479|    71.68%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:30    403] |  -1.092|   -1.092|-1166.324|-1175.467|    71.68%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:30    403] |  -1.090|   -1.090|-1165.955|-1175.099|    71.71%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:53:31    404] |  -1.090|   -1.090|-1165.225|-1174.368|    71.71%|   0:00:01.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:53:31    404] |  -1.089|   -1.089|-1164.363|-1173.506|    71.75%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:31    405] |  -1.089|   -1.089|-1163.954|-1173.098|    71.75%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:31    405] |  -1.089|   -1.089|-1163.906|-1173.049|    71.75%|   0:00:00.0| 1289.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:31    405] |  -1.087|   -1.087|-1163.253|-1172.396|    71.77%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/22 01:53:32    405] |  -1.087|   -1.087|-1162.324|-1171.467|    71.78%|   0:00:01.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/22 01:53:32    405] |  -1.085|   -1.085|-1161.614|-1170.758|    71.81%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:53:32    406] |  -1.085|   -1.085|-1160.179|-1169.323|    71.81%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:53:32    406] |  -1.085|   -1.085|-1160.065|-1169.209|    71.81%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:53:33    406] |  -1.084|   -1.084|-1159.434|-1168.577|    71.84%|   0:00:01.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:33    407] |  -1.084|   -1.084|-1159.156|-1168.300|    71.85%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:33    407] |  -1.082|   -1.082|-1158.603|-1167.746|    71.88%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:34    407] |  -1.082|   -1.082|-1157.734|-1166.877|    71.88%|   0:00:01.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:34    408] |  -1.081|   -1.081|-1157.114|-1166.257|    71.91%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:34    408] |  -1.081|   -1.081|-1156.916|-1166.060|    71.91%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:34    408] |  -1.079|   -1.079|-1156.849|-1165.992|    71.93%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:35    408] |  -1.079|   -1.079|-1155.969|-1165.113|    71.93%|   0:00:01.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:35    408] |  -1.079|   -1.079|-1155.257|-1164.400|    71.96%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:35    408] |  -1.079|   -1.079|-1154.973|-1164.117|    71.96%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:35    409] |  -1.079|   -1.079|-1154.269|-1163.412|    71.96%|   0:00:00.0| 1281.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:53:36    410] |  -1.079|   -1.079|-1151.424|-1160.568|    71.98%|   0:00:01.0| 1282.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_11_/D   |
[03/22 01:53:37    410] |  -1.079|   -1.079|-1150.726|-1159.869|    72.00%|   0:00:01.0| 1282.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:37    410] |  -1.079|   -1.079|-1148.552|-1157.696|    72.00%|   0:00:00.0| 1282.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/22 01:53:37    411] |  -1.079|   -1.079|-1146.636|-1155.780|    72.01%|   0:00:00.0| 1284.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:37    411] |  -1.079|   -1.079|-1146.219|-1155.362|    72.01%|   0:00:00.0| 1284.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:38    412] |  -1.079|   -1.079|-1145.618|-1154.762|    72.04%|   0:00:01.0| 1284.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:38    412] |  -1.079|   -1.079|-1145.382|-1154.525|    72.05%|   0:00:00.0| 1284.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/22 01:53:39    412] |  -1.079|   -1.079|-1144.548|-1153.691|    72.06%|   0:00:01.0| 1284.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:39    412] |  -1.079|   -1.079|-1143.834|-1152.978|    72.07%|   0:00:00.0| 1284.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:39    412] |  -1.079|   -1.079|-1143.643|-1152.787|    72.08%|   0:00:00.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:40    413] |  -1.079|   -1.079|-1140.641|-1149.785|    72.11%|   0:00:01.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:40    413] |  -1.079|   -1.079|-1140.358|-1149.502|    72.11%|   0:00:00.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:41    414] |  -1.079|   -1.079|-1138.687|-1147.830|    72.19%|   0:00:01.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:41    414] |  -1.079|   -1.079|-1138.348|-1147.491|    72.19%|   0:00:00.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:41    414] |  -1.079|   -1.079|-1137.213|-1146.357|    72.20%|   0:00:00.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:41    415] |  -1.079|   -1.079|-1136.409|-1145.552|    72.22%|   0:00:00.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:41    415] |  -1.079|   -1.079|-1136.277|-1145.420|    72.22%|   0:00:00.0| 1285.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D   |
[03/22 01:53:43    416] |  -1.079|   -1.079|-1133.311|-1142.454|    72.27%|   0:00:02.0| 1286.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
[03/22 01:53:43    416] |  -1.079|   -1.079|-1132.944|-1142.087|    72.27%|   0:00:00.0| 1286.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:43    417] |  -1.079|   -1.079|-1127.980|-1137.123|    72.30%|   0:00:00.0| 1286.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:44    417] |  -1.079|   -1.079|-1127.203|-1136.347|    72.31%|   0:00:01.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:44    417] |  -1.079|   -1.079|-1127.090|-1136.234|    72.33%|   0:00:00.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:44    418] |  -1.079|   -1.079|-1126.628|-1135.771|    72.34%|   0:00:00.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:44    418] |  -1.079|   -1.079|-1126.236|-1135.379|    72.34%|   0:00:00.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_14_/D   |
[03/22 01:53:46    419] |  -1.079|   -1.079|-1122.957|-1132.101|    72.37%|   0:00:02.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 01:53:46    420] |  -1.079|   -1.079|-1122.486|-1131.630|    72.41%|   0:00:00.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 01:53:46    420] |  -1.079|   -1.079|-1122.402|-1131.545|    72.41%|   0:00:00.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 01:53:47    420] |  -1.079|   -1.079|-1122.050|-1131.193|    72.42%|   0:00:01.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 01:53:47    421] |  -1.079|   -1.079|-1121.777|-1130.920|    72.46%|   0:00:00.0| 1287.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 01:53:49    422] |  -1.079|   -1.079|-1119.548|-1128.691|    72.49%|   0:00:02.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:50    424] |  -1.079|   -1.079|-1117.982|-1127.125|    72.59%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:50    424] |  -1.079|   -1.079|-1117.784|-1126.928|    72.59%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:51    425] |  -1.079|   -1.079|-1116.863|-1126.007|    72.60%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:52    425] |  -1.079|   -1.079|-1116.412|-1125.556|    72.63%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:52    425] |  -1.079|   -1.079|-1116.103|-1125.247|    72.64%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:52    425] |  -1.079|   -1.079|-1116.022|-1125.165|    72.65%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_13_/D   |
[03/22 01:53:53    426] |  -1.079|   -1.079|-1115.145|-1124.288|    72.68%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 01:53:53    426] |  -1.079|   -1.079|-1115.017|-1124.161|    72.68%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 01:53:53    427] |  -1.079|   -1.079|-1114.310|-1123.453|    72.70%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 01:53:54    427] |  -1.079|   -1.079|-1114.234|-1123.377|    72.70%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 01:53:54    427] |  -1.079|   -1.079|-1114.111|-1123.254|    72.71%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/22 01:53:54    428] |  -1.079|   -1.079|-1113.480|-1122.623|    72.72%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/22 01:53:54    428] |  -1.079|   -1.079|-1113.342|-1122.485|    72.72%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/22 01:53:55    428] |  -1.079|   -1.079|-1113.070|-1122.213|    72.73%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 01:53:55    429] |  -1.079|   -1.079|-1112.422|-1121.566|    72.73%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 01:53:55    429] |  -1.079|   -1.079|-1112.208|-1121.351|    72.74%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 01:53:56    429] |  -1.079|   -1.079|-1112.199|-1121.342|    72.74%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 01:53:57    430] |  -1.079|   -1.079|-1110.835|-1119.979|    72.76%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:57    430] |  -1.079|   -1.079|-1110.801|-1119.944|    72.76%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:57    430] |  -1.079|   -1.079|-1110.206|-1119.349|    72.76%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:57    431] |  -1.079|   -1.079|-1108.936|-1118.079|    72.77%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:57    431] |  -1.079|   -1.079|-1108.737|-1117.880|    72.77%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/22 01:53:58    431] |  -1.079|   -1.079|-1106.658|-1115.802|    72.78%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 01:53:58    432] |  -1.079|   -1.079|-1106.324|-1115.467|    72.79%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 01:53:59    432] |  -1.079|   -1.079|-1105.856|-1114.999|    72.81%|   0:00:01.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 01:53:59    432] |  -1.079|   -1.079|-1105.482|-1114.625|    72.81%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 01:53:59    432] |  -1.079|   -1.079|-1104.877|-1114.021|    72.82%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 01:53:59    433] |  -1.079|   -1.079|-1104.746|-1113.889|    72.83%|   0:00:00.0| 1289.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 01:54:00    434] |  -1.079|   -1.079|-1103.942|-1113.085|    72.84%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/22 01:54:00    434] |  -1.079|   -1.079|-1103.825|-1112.969|    72.84%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/22 01:54:01    434] |  -1.079|   -1.079|-1103.556|-1112.699|    72.84%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/22 01:54:01    435] |  -1.079|   -1.079|-1102.995|-1112.138|    72.88%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/22 01:54:01    435] |  -1.079|   -1.079|-1102.970|-1112.113|    72.88%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/22 01:54:02    435] |  -1.079|   -1.079|-1102.964|-1112.108|    72.89%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/22 01:54:02    435] |  -1.079|   -1.079|-1102.953|-1112.096|    72.89%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/22 01:54:03    436] |  -1.079|   -1.079|-1102.411|-1111.555|    72.92%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/22 01:54:03    436] |  -1.079|   -1.079|-1102.037|-1111.180|    72.92%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D    |
[03/22 01:54:03    436] |  -1.079|   -1.079|-1101.312|-1110.455|    72.94%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/22 01:54:03    436] |  -1.079|   -1.079|-1101.301|-1110.444|    72.94%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/22 01:54:03    436] |  -1.079|   -1.079|-1101.158|-1110.301|    72.95%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/22 01:54:04    437] |  -1.079|   -1.079|-1099.473|-1108.616|    72.96%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/22 01:54:04    437] |  -1.079|   -1.079|-1098.890|-1108.033|    72.97%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/22 01:54:04    438] |  -1.079|   -1.079|-1098.823|-1107.967|    72.98%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/22 01:54:05    439] |  -1.079|   -1.079|-1097.852|-1106.995|    73.00%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:05    439] |  -1.079|   -1.079|-1097.755|-1106.898|    73.00%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:06    439] |  -1.079|   -1.079|-1097.402|-1106.546|    73.03%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:06    439] |  -1.079|   -1.079|-1097.317|-1106.460|    73.03%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:07    440] |  -1.079|   -1.079|-1096.135|-1105.278|    73.06%|   0:00:01.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:07    440] |  -1.079|   -1.079|-1095.944|-1105.087|    73.06%|   0:00:00.0| 1290.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:07    440] |  -1.079|   -1.079|-1095.403|-1104.547|    73.09%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:08    441] |  -1.079|   -1.079|-1095.184|-1104.327|    73.10%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/22 01:54:08    441] |  -1.079|   -1.079|-1095.114|-1104.257|    73.10%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_19_/D   |
[03/22 01:54:08    441] |  -1.079|   -1.079|-1094.807|-1103.950|    73.12%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:08    442] |  -1.079|   -1.079|-1094.650|-1103.793|    73.13%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 01:54:09    442] |  -1.079|   -1.079|-1093.765|-1102.909|    73.14%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
[03/22 01:54:09    442] |  -1.079|   -1.079|-1092.979|-1102.123|    73.14%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
[03/22 01:54:09    443] |  -1.079|   -1.079|-1092.800|-1101.943|    73.17%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
[03/22 01:54:10    443] |  -1.079|   -1.079|-1092.287|-1101.430|    73.18%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
[03/22 01:54:10    443] |  -1.079|   -1.079|-1092.181|-1101.324|    73.18%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
[03/22 01:54:10    443] |  -1.079|   -1.079|-1092.119|-1101.262|    73.18%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/D   |
[03/22 01:54:10    444] |  -1.079|   -1.079|-1091.439|-1100.582|    73.19%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/22 01:54:10    444] |  -1.079|   -1.079|-1091.285|-1100.428|    73.22%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/22 01:54:11    444] |  -1.079|   -1.079|-1091.021|-1100.164|    73.22%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/22 01:54:11    444] |  -1.079|   -1.079|-1090.908|-1100.051|    73.22%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/22 01:54:11    444] |  -1.079|   -1.079|-1090.901|-1100.044|    73.23%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/22 01:54:11    444] |  -1.079|   -1.079|-1090.900|-1100.043|    73.23%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/22 01:54:11    445] |  -1.079|   -1.079|-1090.880|-1100.023|    73.23%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_11_/D   |
[03/22 01:54:12    445] |  -1.079|   -1.079|-1090.153|-1099.296|    73.24%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/22 01:54:12    445] |  -1.079|   -1.079|-1089.946|-1099.089|    73.25%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/22 01:54:12    446] |  -1.079|   -1.079|-1089.922|-1099.065|    73.25%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/22 01:54:13    446] |  -1.079|   -1.079|-1089.197|-1098.340|    73.26%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/22 01:54:13    446] |  -1.079|   -1.079|-1089.193|-1098.336|    73.26%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/22 01:54:13    446] |  -1.079|   -1.079|-1088.803|-1097.947|    73.26%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/22 01:54:13    446] |  -1.079|   -1.079|-1088.801|-1097.944|    73.26%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/22 01:54:13    446] |  -1.079|   -1.079|-1088.786|-1097.930|    73.26%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D    |
[03/22 01:54:13    447] |  -1.079|   -1.079|-1088.599|-1097.743|    73.27%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
[03/22 01:54:13    447] |  -1.079|   -1.079|-1088.562|-1097.706|    73.27%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_8_/D    |
[03/22 01:54:14    447] |  -1.079|   -1.079|-1088.286|-1097.429|    73.27%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
[03/22 01:54:14    447] |  -1.079|   -1.079|-1088.119|-1097.263|    73.27%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
[03/22 01:54:14    447] |  -1.079|   -1.079|-1088.070|-1097.213|    73.28%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
[03/22 01:54:14    447] |  -1.079|   -1.079|-1088.067|-1097.210|    73.29%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
[03/22 01:54:14    448] |  -1.079|   -1.079|-1087.944|-1097.087|    73.30%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:15    448] |  -1.079|   -1.079|-1087.702|-1096.845|    73.30%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
[03/22 01:54:15    448] |  -1.079|   -1.079|-1087.674|-1096.818|    73.30%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
[03/22 01:54:15    448] |  -1.079|   -1.079|-1087.668|-1096.812|    73.31%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
[03/22 01:54:15    449] |  -1.079|   -1.079|-1087.497|-1096.640|    73.31%|   0:00:00.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/22 01:54:16    449] |  -1.079|   -1.079|-1087.367|-1096.510|    73.31%|   0:00:01.0| 1291.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
[03/22 01:54:16    449] |  -1.079|   -1.079|-1087.182|-1096.326|    73.31%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
[03/22 01:54:16    449] |  -1.079|   -1.079|-1087.096|-1096.240|    73.31%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:16    449] |  -1.079|   -1.079|-1087.032|-1096.175|    73.31%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:16    450] |  -1.079|   -1.079|-1087.014|-1096.157|    73.31%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:16    450] |  -1.079|   -1.079|-1087.013|-1096.156|    73.32%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:16    450] |  -1.079|   -1.079|-1086.982|-1096.125|    73.32%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:16    450] |  -1.079|   -1.079|-1086.743|-1095.886|    73.32%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/22 01:54:17    450] |  -1.079|   -1.079|-1086.626|-1095.769|    73.32%|   0:00:01.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/22 01:54:17    450] |  -1.079|   -1.079|-1086.236|-1095.379|    73.34%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:17    450] |  -1.079|   -1.079|-1085.275|-1094.418|    73.35%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
[03/22 01:54:17    451] |  -1.079|   -1.079|-1085.185|-1094.328|    73.36%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
[03/22 01:54:17    451] |  -1.079|   -1.079|-1085.175|-1094.318|    73.36%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
[03/22 01:54:17    451] |  -1.079|   -1.079|-1085.057|-1094.200|    73.37%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/22 01:54:18    451] |  -1.079|   -1.079|-1084.931|-1094.074|    73.38%|   0:00:01.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
[03/22 01:54:18    451] |  -1.079|   -1.079|-1084.891|-1094.034|    73.39%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
[03/22 01:54:19    452] |  -1.079|   -1.079|-1084.688|-1093.831|    73.38%|   0:00:01.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D    |
[03/22 01:54:19    452] |  -1.079|   -1.079|-1084.544|-1093.687|    73.38%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
[03/22 01:54:19    452] |  -1.079|   -1.079|-1084.521|-1093.665|    73.38%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D    |
[03/22 01:54:19    452] |  -1.079|   -1.079|-1084.336|-1093.479|    73.39%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/22 01:54:19    452] |  -1.079|   -1.079|-1084.181|-1093.325|    73.39%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/22 01:54:20    453] |  -1.079|   -1.079|-1083.956|-1093.100|    73.40%|   0:00:01.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 01:54:20    453] |  -1.079|   -1.079|-1083.911|-1093.055|    73.40%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 01:54:20    453] |  -1.079|   -1.079|-1083.487|-1092.630|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/22 01:54:20    453] |  -1.079|   -1.079|-1083.312|-1092.455|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/22 01:54:20    453] |  -1.079|   -1.079|-1083.292|-1092.436|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D    |
[03/22 01:54:20    453] |  -1.079|   -1.079|-1083.068|-1092.212|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/22 01:54:20    454] |  -1.079|   -1.079|-1082.894|-1092.037|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
[03/22 01:54:20    454] |  -1.079|   -1.079|-1082.795|-1091.938|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1082.645|-1091.789|    73.41%|   0:00:01.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1082.622|-1091.765|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1082.602|-1091.745|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1082.267|-1091.411|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1082.267|-1091.410|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1081.774|-1090.917|    73.41%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1081.722|-1090.865|    73.42%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D    |
[03/22 01:54:21    454] |  -1.079|   -1.079|-1081.616|-1090.759|    73.42%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/22 01:54:21    455] |  -1.079|   -1.079|-1081.562|-1090.705|    73.42%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/22 01:54:21    455] |  -1.079|   -1.079|-1081.319|-1090.463|    73.42%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/22 01:54:21    455] |  -1.079|   -1.079|-1081.289|-1090.432|    73.42%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D    |
[03/22 01:54:21    455] |  -1.079|   -1.079|-1081.111|-1090.254|    73.43%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/22 01:54:21    455] |  -1.079|   -1.079|-1081.089|-1090.233|    73.43%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/22 01:54:22    455] |  -1.079|   -1.079|-1081.047|-1090.190|    73.43%|   0:00:01.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_2_/D    |
[03/22 01:54:22    455] |  -1.079|   -1.079|-1081.018|-1090.161|    73.43%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/22 01:54:22    455] |  -1.079|   -1.079|-1080.972|-1090.115|    73.43%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
[03/22 01:54:22    455] |  -1.079|   -1.079|-1080.854|-1089.997|    73.44%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D    |
[03/22 01:54:22    455] |  -1.079|   -1.079|-1080.714|-1089.857|    73.44%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
[03/22 01:54:22    455] |  -1.079|   -1.079|-1080.681|-1089.824|    73.44%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D    |
[03/22 01:54:22    456] |  -1.079|   -1.079|-1080.582|-1089.726|    73.44%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_1_/D    |
[03/22 01:54:22    456] |  -1.079|   -1.079|-1068.748|-1077.898|    73.44%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D    |
[03/22 01:54:22    456] |  -1.079|   -1.079|-1060.638|-1069.787|    73.44%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 01:54:22    456] |        |         |         |         |          |            |        |          |         | eg_37_/E                                           |
[03/22 01:54:22    456] |  -1.079|   -1.079|-1055.348|-1064.516|    73.45%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 01:54:22    456] |        |         |         |         |          |            |        |          |         | eg_37_/E                                           |
[03/22 01:54:23    456] |  -1.079|   -1.079|-1052.364|-1061.533|    73.45%|   0:00:01.0| 1293.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_28_/D                |
[03/22 01:54:23    456] |  -1.079|   -1.079|-1051.304|-1054.543|    73.45%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory0_reg_140_/D               |
[03/22 01:54:23    456] |  -1.079|   -1.079|-1051.278|-1054.517|    73.45%|   0:00:00.0| 1293.0M|        NA|       NA| NA                                                 |
[03/22 01:54:23    456] |  -1.079|   -1.079|-1051.278|-1054.517|    73.45%|   0:00:00.0| 1293.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/22 01:54:23    456] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:54:23    456] 
[03/22 01:54:23    456] *** Finish Core Optimize Step (cpu=0:01:09 real=0:01:09 mem=1293.0M) ***
[03/22 01:54:23    456] 
[03/22 01:54:23    456] *** Finished Optimize Step Cumulative (cpu=0:01:09 real=0:01:09 mem=1293.0M) ***
[03/22 01:54:23    456] ** GigaOpt Optimizer WNS Slack -1.079 TNS Slack -1054.517 Density 73.45
[03/22 01:54:23    456] Placement Snapshot: Density distribution:
[03/22 01:54:23    456] [1.00 -  +++]: 0 (0.00%)
[03/22 01:54:23    456] [0.95 - 1.00]: 0 (0.00%)
[03/22 01:54:23    456] [0.90 - 0.95]: 0 (0.00%)
[03/22 01:54:23    456] [0.85 - 0.90]: 0 (0.00%)
[03/22 01:54:23    456] [0.80 - 0.85]: 2 (0.45%)
[03/22 01:54:23    456] [0.75 - 0.80]: 1 (0.23%)
[03/22 01:54:23    456] [0.70 - 0.75]: 1 (0.23%)
[03/22 01:54:23    456] [0.65 - 0.70]: 4 (0.91%)
[03/22 01:54:23    456] [0.60 - 0.65]: 4 (0.91%)
[03/22 01:54:23    456] [0.55 - 0.60]: 17 (3.85%)
[03/22 01:54:23    456] [0.50 - 0.55]: 18 (4.08%)
[03/22 01:54:23    456] [0.45 - 0.50]: 43 (9.75%)
[03/22 01:54:23    456] [0.40 - 0.45]: 38 (8.62%)
[03/22 01:54:23    456] [0.35 - 0.40]: 51 (11.56%)
[03/22 01:54:23    456] [0.30 - 0.35]: 48 (10.88%)
[03/22 01:54:23    456] [0.25 - 0.30]: 59 (13.38%)
[03/22 01:54:23    456] [0.20 - 0.25]: 49 (11.11%)
[03/22 01:54:23    456] [0.15 - 0.20]: 41 (9.30%)
[03/22 01:54:23    456] [0.10 - 0.15]: 34 (7.71%)
[03/22 01:54:23    456] [0.05 - 0.10]: 16 (3.63%)
[03/22 01:54:23    456] [0.00 - 0.05]: 15 (3.40%)
[03/22 01:54:23    456] Begin: Area Reclaim Optimization
[03/22 01:54:23    456] Reclaim Optimization WNS Slack -1.079  TNS Slack -1054.517 Density 73.45
[03/22 01:54:23    456] +----------+---------+--------+---------+------------+--------+
[03/22 01:54:23    456] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/22 01:54:23    456] +----------+---------+--------+---------+------------+--------+
[03/22 01:54:23    456] |    73.45%|        -|  -1.079|-1054.517|   0:00:00.0| 1293.0M|
[03/22 01:54:24    458] |    73.40%|       53|  -1.077|-1052.230|   0:00:01.0| 1293.0M|
[03/22 01:54:29    462] |    73.11%|      451|  -1.071|-1056.007|   0:00:05.0| 1293.0M|
[03/22 01:54:29    462] |    73.10%|        3|  -1.071|-1055.997|   0:00:00.0| 1293.0M|
[03/22 01:54:29    463] |    73.10%|        0|  -1.071|-1055.997|   0:00:00.0| 1293.0M|
[03/22 01:54:29    463] +----------+---------+--------+---------+------------+--------+
[03/22 01:54:29    463] Reclaim Optimization End WNS Slack -1.071  TNS Slack -1055.997 Density 73.10
[03/22 01:54:29    463] 
[03/22 01:54:29    463] ** Summary: Restruct = 0 Buffer Deletion = 14 Declone = 42 Resize = 398 **
[03/22 01:54:29    463] --------------------------------------------------------------
[03/22 01:54:29    463] |                                   | Total     | Sequential |
[03/22 01:54:29    463] --------------------------------------------------------------
[03/22 01:54:29    463] | Num insts resized                 |     396  |       0    |
[03/22 01:54:29    463] | Num insts undone                  |      55  |       0    |
[03/22 01:54:29    463] | Num insts Downsized               |     396  |       0    |
[03/22 01:54:29    463] | Num insts Samesized               |       0  |       0    |
[03/22 01:54:29    463] | Num insts Upsized                 |       0  |       0    |
[03/22 01:54:29    463] | Num multiple commits+uncommits    |       4  |       -    |
[03/22 01:54:29    463] --------------------------------------------------------------
[03/22 01:54:29    463] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:54:29    463] 0 Ndr or Layer constraints added by optimization 
[03/22 01:54:29    463] **** End NDR-Layer Usage Statistics ****
[03/22 01:54:29    463] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.4) (real = 0:00:06.0) **
[03/22 01:54:29    463] *** Finished Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=1292.96M, totSessionCpu=0:07:43).
[03/22 01:54:29    463] Placement Snapshot: Density distribution:
[03/22 01:54:29    463] [1.00 -  +++]: 0 (0.00%)
[03/22 01:54:29    463] [0.95 - 1.00]: 0 (0.00%)
[03/22 01:54:29    463] [0.90 - 0.95]: 0 (0.00%)
[03/22 01:54:29    463] [0.85 - 0.90]: 0 (0.00%)
[03/22 01:54:29    463] [0.80 - 0.85]: 2 (0.45%)
[03/22 01:54:29    463] [0.75 - 0.80]: 1 (0.23%)
[03/22 01:54:29    463] [0.70 - 0.75]: 1 (0.23%)
[03/22 01:54:29    463] [0.65 - 0.70]: 4 (0.91%)
[03/22 01:54:29    463] [0.60 - 0.65]: 4 (0.91%)
[03/22 01:54:29    463] [0.55 - 0.60]: 17 (3.85%)
[03/22 01:54:29    463] [0.50 - 0.55]: 18 (4.08%)
[03/22 01:54:29    463] [0.45 - 0.50]: 43 (9.75%)
[03/22 01:54:29    463] [0.40 - 0.45]: 38 (8.62%)
[03/22 01:54:29    463] [0.35 - 0.40]: 56 (12.70%)
[03/22 01:54:29    463] [0.30 - 0.35]: 47 (10.66%)
[03/22 01:54:29    463] [0.25 - 0.30]: 57 (12.93%)
[03/22 01:54:29    463] [0.20 - 0.25]: 47 (10.66%)
[03/22 01:54:29    463] [0.15 - 0.20]: 46 (10.43%)
[03/22 01:54:29    463] [0.10 - 0.15]: 32 (7.26%)
[03/22 01:54:29    463] [0.05 - 0.10]: 17 (3.85%)
[03/22 01:54:29    463] [0.00 - 0.05]: 11 (2.49%)
[03/22 01:54:30    463] ** GigaOpt Optimizer WNS Slack -1.071 TNS Slack -1055.997 Density 73.10
[03/22 01:54:30    463] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:54:30    463] 0 Ndr or Layer constraints added by optimization 
[03/22 01:54:30    463] **** End NDR-Layer Usage Statistics ****
[03/22 01:54:30    463] 
[03/22 01:54:30    463] *** Finish pre-CTS Setup Fixing (cpu=0:01:16 real=0:01:17 mem=1293.0M) ***
[03/22 01:54:30    463] 
[03/22 01:54:30    463] End: GigaOpt Optimization in TNS mode
[03/22 01:54:30    463] setup target slack: 0.1
[03/22 01:54:30    463] extra slack: 0.1
[03/22 01:54:30    463] std delay: 0.0142
[03/22 01:54:30    463] real setup target slack: 0.0142
[03/22 01:54:30    463] PhyDesignGrid: maxLocalDensity 0.98
[03/22 01:54:30    463] #spOpts: N=65 
[03/22 01:54:30    463] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 01:54:30    463] [NR-eagl] Started earlyGlobalRoute kernel
[03/22 01:54:30    463] [NR-eagl] Initial Peak syMemory usage = 1157.4 MB
[03/22 01:54:30    463] (I)       Reading DB...
[03/22 01:54:30    464] (I)       congestionReportName   : 
[03/22 01:54:30    464] (I)       buildTerm2TermWires    : 0
[03/22 01:54:30    464] (I)       doTrackAssignment      : 1
[03/22 01:54:30    464] (I)       dumpBookshelfFiles     : 0
[03/22 01:54:30    464] (I)       numThreads             : 1
[03/22 01:54:30    464] [NR-eagl] honorMsvRouteConstraint: false
[03/22 01:54:30    464] (I)       honorPin               : false
[03/22 01:54:30    464] (I)       honorPinGuide          : true
[03/22 01:54:30    464] (I)       honorPartition         : false
[03/22 01:54:30    464] (I)       allowPartitionCrossover: false
[03/22 01:54:30    464] (I)       honorSingleEntry       : true
[03/22 01:54:30    464] (I)       honorSingleEntryStrong : true
[03/22 01:54:30    464] (I)       handleViaSpacingRule   : false
[03/22 01:54:30    464] (I)       PDConstraint           : none
[03/22 01:54:30    464] (I)       expBetterNDRHandling   : false
[03/22 01:54:30    464] [NR-eagl] honorClockSpecNDR      : 0
[03/22 01:54:30    464] (I)       routingEffortLevel     : 3
[03/22 01:54:30    464] [NR-eagl] minRouteLayer          : 2
[03/22 01:54:30    464] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 01:54:30    464] (I)       numRowsPerGCell        : 1
[03/22 01:54:30    464] (I)       speedUpLargeDesign     : 0
[03/22 01:54:30    464] (I)       speedUpBlkViolationClean: 0
[03/22 01:54:30    464] (I)       multiThreadingTA       : 0
[03/22 01:54:30    464] (I)       blockedPinEscape       : 1
[03/22 01:54:30    464] (I)       blkAwareLayerSwitching : 0
[03/22 01:54:30    464] (I)       betterClockWireModeling: 1
[03/22 01:54:30    464] (I)       punchThroughDistance   : 500.00
[03/22 01:54:30    464] (I)       scenicBound            : 1.15
[03/22 01:54:30    464] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 01:54:30    464] (I)       source-to-sink ratio   : 0.00
[03/22 01:54:30    464] (I)       targetCongestionRatioH : 1.00
[03/22 01:54:30    464] (I)       targetCongestionRatioV : 1.00
[03/22 01:54:30    464] (I)       layerCongestionRatio   : 0.70
[03/22 01:54:30    464] (I)       m1CongestionRatio      : 0.10
[03/22 01:54:30    464] (I)       m2m3CongestionRatio    : 0.70
[03/22 01:54:30    464] (I)       localRouteEffort       : 1.00
[03/22 01:54:30    464] (I)       numSitesBlockedByOneVia: 8.00
[03/22 01:54:30    464] (I)       supplyScaleFactorH     : 1.00
[03/22 01:54:30    464] (I)       supplyScaleFactorV     : 1.00
[03/22 01:54:30    464] (I)       highlight3DOverflowFactor: 0.00
[03/22 01:54:30    464] (I)       doubleCutViaModelingRatio: 0.00
[03/22 01:54:30    464] (I)       blockTrack             : 
[03/22 01:54:30    464] (I)       readTROption           : true
[03/22 01:54:30    464] (I)       extraSpacingBothSide   : false
[03/22 01:54:30    464] [NR-eagl] numTracksPerClockWire  : 0
[03/22 01:54:30    464] (I)       routeSelectedNetsOnly  : false
[03/22 01:54:30    464] (I)       before initializing RouteDB syMemory usage = 1179.9 MB
[03/22 01:54:30    464] (I)       starting read tracks
[03/22 01:54:30    464] (I)       build grid graph
[03/22 01:54:30    464] (I)       build grid graph start
[03/22 01:54:30    464] [NR-eagl] Layer1 has no routable track
[03/22 01:54:30    464] [NR-eagl] Layer2 has single uniform track structure
[03/22 01:54:30    464] [NR-eagl] Layer3 has single uniform track structure
[03/22 01:54:30    464] [NR-eagl] Layer4 has single uniform track structure
[03/22 01:54:30    464] [NR-eagl] Layer5 has single uniform track structure
[03/22 01:54:30    464] [NR-eagl] Layer6 has single uniform track structure
[03/22 01:54:30    464] [NR-eagl] Layer7 has single uniform track structure
[03/22 01:54:30    464] [NR-eagl] Layer8 has single uniform track structure
[03/22 01:54:30    464] (I)       build grid graph end
[03/22 01:54:30    464] (I)       Layer1   numNetMinLayer=24879
[03/22 01:54:30    464] (I)       Layer2   numNetMinLayer=0
[03/22 01:54:30    464] (I)       Layer3   numNetMinLayer=0
[03/22 01:54:30    464] (I)       Layer4   numNetMinLayer=0
[03/22 01:54:30    464] (I)       Layer5   numNetMinLayer=0
[03/22 01:54:30    464] (I)       Layer6   numNetMinLayer=0
[03/22 01:54:30    464] (I)       Layer7   numNetMinLayer=0
[03/22 01:54:30    464] (I)       Layer8   numNetMinLayer=0
[03/22 01:54:30    464] (I)       numViaLayers=7
[03/22 01:54:30    464] (I)       end build via table
[03/22 01:54:30    464] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 01:54:30    464] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 01:54:30    464] (I)       readDataFromPlaceDB
[03/22 01:54:30    464] (I)       Read net information..
[03/22 01:54:30    464] [NR-eagl] Read numTotalNets=24879  numIgnoredNets=2
[03/22 01:54:30    464] (I)       Read testcase time = 0.000 seconds
[03/22 01:54:30    464] 
[03/22 01:54:30    464] (I)       totalPins=86484  totalGlobalPin=82535 (95.43%)
[03/22 01:54:30    464] (I)       Model blockage into capacity
[03/22 01:54:30    464] (I)       Read numBlocks=4356  numPreroutedWires=0  numCapScreens=0
[03/22 01:54:30    464] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 01:54:30    464] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 01:54:30    464] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 01:54:30    464] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 01:54:30    464] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 01:54:30    464] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 01:54:30    464] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 01:54:30    464] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 01:54:30    464] (I)       Modeling time = 0.010 seconds
[03/22 01:54:30    464] 
[03/22 01:54:30    464] (I)       Number of ignored nets = 2
[03/22 01:54:30    464] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 01:54:30    464] (I)       Number of clock nets = 1.  Ignored: No
[03/22 01:54:30    464] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 01:54:30    464] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 01:54:30    464] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 01:54:30    464] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 01:54:30    464] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 01:54:30    464] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 01:54:30    464] (I)       Number of two pin nets which has pins at the same location = 2.  Ignored: Yes
[03/22 01:54:30    464] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 01:54:30    464] (I)       Before initializing earlyGlobalRoute syMemory usage = 1183.9 MB
[03/22 01:54:30    464] (I)       Layer1  viaCost=300.00
[03/22 01:54:30    464] (I)       Layer2  viaCost=100.00
[03/22 01:54:30    464] (I)       Layer3  viaCost=100.00
[03/22 01:54:30    464] (I)       Layer4  viaCost=100.00
[03/22 01:54:30    464] (I)       Layer5  viaCost=100.00
[03/22 01:54:30    464] (I)       Layer6  viaCost=200.00
[03/22 01:54:30    464] (I)       Layer7  viaCost=100.00
[03/22 01:54:30    464] (I)       ---------------------Grid Graph Info--------------------
[03/22 01:54:30    464] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 01:54:30    464] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 01:54:30    464] (I)       Site Width          :   400  (dbu)
[03/22 01:54:30    464] (I)       Row Height          :  3600  (dbu)
[03/22 01:54:30    464] (I)       GCell Width         :  3600  (dbu)
[03/22 01:54:30    464] (I)       GCell Height        :  3600  (dbu)
[03/22 01:54:30    464] (I)       grid                :   223   223     8
[03/22 01:54:30    464] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 01:54:30    464] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 01:54:30    464] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 01:54:30    464] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 01:54:30    464] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 01:54:30    464] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 01:54:30    464] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 01:54:30    464] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 01:54:30    464] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 01:54:30    464] (I)       --------------------------------------------------------
[03/22 01:54:30    464] 
[03/22 01:54:30    464] [NR-eagl] ============ Routing rule table ============
[03/22 01:54:30    464] [NR-eagl] Rule id 0. Nets 24877 
[03/22 01:54:30    464] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 01:54:30    464] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 01:54:30    464] [NR-eagl] ========================================
[03/22 01:54:30    464] [NR-eagl] 
[03/22 01:54:30    464] (I)       After initializing earlyGlobalRoute syMemory usage = 1183.9 MB
[03/22 01:54:30    464] (I)       Loading and dumping file time : 0.20 seconds
[03/22 01:54:30    464] (I)       ============= Initialization =============
[03/22 01:54:30    464] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 01:54:30    464] [NR-eagl] Layer group 1: route 24877 net(s) in layer range [2, 8]
[03/22 01:54:30    464] (I)       ============  Phase 1a Route ============
[03/22 01:54:30    464] (I)       Phase 1a runs 0.07 seconds
[03/22 01:54:30    464] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/22 01:54:30    464] (I)       Usage: 269645 = (120074 H, 149571 V) = (12.05% H, 10.96% V) = (2.161e+05um H, 2.692e+05um V)
[03/22 01:54:30    464] (I)       
[03/22 01:54:30    464] (I)       ============  Phase 1b Route ============
[03/22 01:54:30    464] (I)       Phase 1b runs 0.02 seconds
[03/22 01:54:30    464] (I)       Usage: 269653 = (120081 H, 149572 V) = (12.05% H, 10.96% V) = (2.161e+05um H, 2.692e+05um V)
[03/22 01:54:30    464] (I)       
[03/22 01:54:30    464] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.853754e+05um
[03/22 01:54:30    464] (I)       ============  Phase 1c Route ============
[03/22 01:54:30    464] (I)       Level2 Grid: 45 x 45
[03/22 01:54:30    464] (I)       Phase 1c runs 0.01 seconds
[03/22 01:54:30    464] (I)       Usage: 269653 = (120081 H, 149572 V) = (12.05% H, 10.96% V) = (2.161e+05um H, 2.692e+05um V)
[03/22 01:54:30    464] (I)       
[03/22 01:54:30    464] (I)       ============  Phase 1d Route ============
[03/22 01:54:31    464] (I)       Phase 1d runs 0.08 seconds
[03/22 01:54:31    464] (I)       Usage: 269657 = (120085 H, 149572 V) = (12.05% H, 10.96% V) = (2.162e+05um H, 2.692e+05um V)
[03/22 01:54:31    464] (I)       
[03/22 01:54:31    464] (I)       ============  Phase 1e Route ============
[03/22 01:54:31    464] (I)       Phase 1e runs 0.00 seconds
[03/22 01:54:31    464] (I)       Usage: 269657 = (120085 H, 149572 V) = (12.05% H, 10.96% V) = (2.162e+05um H, 2.692e+05um V)
[03/22 01:54:31    464] (I)       
[03/22 01:54:31    464] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.853826e+05um
[03/22 01:54:31    464] [NR-eagl] 
[03/22 01:54:31    464] (I)       ============  Phase 1l Route ============
[03/22 01:54:31    464] (I)       dpBasedLA: time=0.13  totalOF=3440  totalVia=164173  totalWL=269651  total(Via+WL)=433824 
[03/22 01:54:31    464] (I)       Total Global Routing Runtime: 0.44 seconds
[03/22 01:54:31    464] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.04% V
[03/22 01:54:31    464] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.10% V
[03/22 01:54:31    464] (I)       
[03/22 01:54:31    464] [NR-eagl] End Peak syMemory usage = 1183.9 MB
[03/22 01:54:31    464] [NR-eagl] Early Global Router Kernel+IO runtime : 0.67 seconds
[03/22 01:54:31    464] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 01:54:31    464] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 01:54:31    464] 
[03/22 01:54:31    464] ** np local hotspot detection info verbose **
[03/22 01:54:31    464] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 01:54:31    464] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 01:54:31    464] 
[03/22 01:54:31    464] #spOpts: N=65 
[03/22 01:54:31    464] Apply auto density screen in post-place stage.
[03/22 01:54:31    464] Auto density screen increases utilization from 0.731 to 0.731
[03/22 01:54:31    464] Auto density screen runtime: cpu = 0:00:00.1 real = 0:00:00.0 mem = 1171.2M
[03/22 01:54:31    464] *** Starting refinePlace (0:07:45 mem=1171.2M) ***
[03/22 01:54:31    464] Total net bbox length = 3.974e+05 (1.729e+05 2.245e+05) (ext = 2.263e+04)
[03/22 01:54:31    464] default core: bins with density >  0.75 = 45.9 % ( 222 / 484 )
[03/22 01:54:31    464] Density distribution unevenness ratio = 8.666%
[03/22 01:54:31    464] RPlace IncrNP: Rollback Lev = -5
[03/22 01:54:31    464] RPlace: Density =1.195556, incremental np is triggered.
[03/22 01:54:31    464] incr SKP is on..., with optDC mode
[03/22 01:54:31    464] tdgpInitIgnoreNetLoadFix on 
[03/22 01:54:33    467] Congestion driven padding in post-place stage.
[03/22 01:54:34    467] Congestion driven padding increases utilization from 0.945 to 0.949
[03/22 01:54:34    467] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1199.1M
[03/22 01:56:01    554] default core: bins with density >  0.75 = 44.2 % ( 214 / 484 )
[03/22 01:56:01    554] Density distribution unevenness ratio = 9.318%
[03/22 01:56:01    554] RPlace postIncrNP: Density = 1.195556 -> 1.027778.
[03/22 01:56:01    554] RPlace postIncrNP Info: Density distribution changes:
[03/22 01:56:01    554] [1.10+      ] :	 2 (0.41%) -> 0 (0.00%)
[03/22 01:56:01    554] [1.05 - 1.10] :	 2 (0.41%) -> 0 (0.00%)
[03/22 01:56:01    554] [1.00 - 1.05] :	 8 (1.65%) -> 13 (2.69%)
[03/22 01:56:01    554] [0.95 - 1.00] :	 18 (3.72%) -> 36 (7.44%)
[03/22 01:56:01    554] [0.90 - 0.95] :	 32 (6.61%) -> 34 (7.02%)
[03/22 01:56:01    554] [0.85 - 0.90] :	 48 (9.92%) -> 40 (8.26%)
[03/22 01:56:01    554] [0.80 - 0.85] :	 48 (9.92%) -> 47 (9.71%)
[03/22 01:56:01    554] [CPU] RefinePlace/IncrNP (cpu=0:01:29, real=0:01:30, mem=1280.5MB) @(0:07:45 - 0:09:14).
[03/22 01:56:01    554] Move report: incrNP moves 22693 insts, mean move: 6.89 um, max move: 53.20 um
[03/22 01:56:01    554] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_46_0): (373.80, 263.80) --> (327.80, 271.00)
[03/22 01:56:01    554] Move report: Timing Driven Placement moves 22693 insts, mean move: 6.89 um, max move: 53.20 um
[03/22 01:56:01    554] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_46_0): (373.80, 263.80) --> (327.80, 271.00)
[03/22 01:56:01    554] 	Runtime: CPU: 0:01:29 REAL: 0:01:30 MEM: 1280.5MB
[03/22 01:56:01    554] Starting refinePlace ...
[03/22 01:56:01    554] default core: bins with density >  0.75 = 42.8 % ( 207 / 484 )
[03/22 01:56:01    554] Density distribution unevenness ratio = 9.268%
[03/22 01:56:02    554]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:56:02    554] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1280.5MB) @(0:09:14 - 0:09:15).
[03/22 01:56:02    554] Move report: preRPlace moves 9782 insts, mean move: 0.99 um, max move: 6.40 um
[03/22 01:56:02    554] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U989): (146.00, 353.80) --> (150.60, 352.00)
[03/22 01:56:02    554] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XOR2D1
[03/22 01:56:02    554] wireLenOptFixPriorityInst 0 inst fixed
[03/22 01:56:02    554] Placement tweakage begins.
[03/22 01:56:02    554] wire length = 5.142e+05
[03/22 01:56:04    556] wire length = 4.897e+05
[03/22 01:56:04    556] Placement tweakage ends.
[03/22 01:56:04    556] Move report: tweak moves 3527 insts, mean move: 2.26 um, max move: 24.80 um
[03/22 01:56:04    556] 	Max move on inst (mac_array_instance/FE_OFC590_q_temp_207_): (199.40, 319.60) --> (224.20, 319.60)
[03/22 01:56:04    556] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.1, real=0:00:02.0, mem=1280.5MB) @(0:09:15 - 0:09:17).
[03/22 01:56:04    556] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:56:04    556] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1280.5MB) @(0:09:17 - 0:09:17).
[03/22 01:56:04    556] Move report: Detail placement moves 10774 insts, mean move: 1.41 um, max move: 24.20 um
[03/22 01:56:04    556] 	Max move on inst (mac_array_instance/FE_OFC590_q_temp_207_): (200.00, 319.60) --> (224.20, 319.60)
[03/22 01:56:04    556] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1280.5MB
[03/22 01:56:04    556] Statistics of distance of Instance movement in refine placement:
[03/22 01:56:04    556]   maximum (X+Y) =        52.80 um
[03/22 01:56:04    556]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_46_0) with max move: (373.8, 263.8) -> (328.2, 271)
[03/22 01:56:04    556]   mean    (X+Y) =         6.97 um
[03/22 01:56:04    556] Total instances flipped for WireLenOpt: 1198
[03/22 01:56:04    556] Total instances flipped, including legalization: 29
[03/22 01:56:04    556] Summary Report:
[03/22 01:56:04    556] Instances move: 22714 (out of 22813 movable)
[03/22 01:56:04    556] Mean displacement: 6.97 um
[03/22 01:56:04    556] Max displacement: 52.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_46_0) (373.8, 263.8) -> (328.2, 271)
[03/22 01:56:04    556] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/22 01:56:04    556] Total instances moved : 22714
[03/22 01:56:04    556] Total net bbox length = 3.897e+05 (1.681e+05 2.215e+05) (ext = 2.213e+04)
[03/22 01:56:04    556] Runtime: CPU: 0:01:32 REAL: 0:01:33 MEM: 1280.5MB
[03/22 01:56:04    556] [CPU] RefinePlace/total (cpu=0:01:32, real=0:01:33, mem=1280.5MB) @(0:07:45 - 0:09:17).
[03/22 01:56:04    556] *** Finished refinePlace (0:09:17 mem=1280.5M) ***
[03/22 01:56:04    557] #spOpts: N=65 
[03/22 01:56:04    557] default core: bins with density >  0.75 = 43.4 % ( 210 / 484 )
[03/22 01:56:04    557] Density distribution unevenness ratio = 9.092%
[03/22 01:56:04    557] Trial Route Overflow 0(H) 0(V)
[03/22 01:56:04    557] Starting congestion repair ...
[03/22 01:56:04    557] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/22 01:56:04    557] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 01:56:04    557] (I)       Reading DB...
[03/22 01:56:05    557] (I)       congestionReportName   : 
[03/22 01:56:05    557] (I)       buildTerm2TermWires    : 1
[03/22 01:56:05    557] (I)       doTrackAssignment      : 1
[03/22 01:56:05    557] (I)       dumpBookshelfFiles     : 0
[03/22 01:56:05    557] (I)       numThreads             : 1
[03/22 01:56:05    557] [NR-eagl] honorMsvRouteConstraint: false
[03/22 01:56:05    557] (I)       honorPin               : false
[03/22 01:56:05    557] (I)       honorPinGuide          : true
[03/22 01:56:05    557] (I)       honorPartition         : false
[03/22 01:56:05    557] (I)       allowPartitionCrossover: false
[03/22 01:56:05    557] (I)       honorSingleEntry       : true
[03/22 01:56:05    557] (I)       honorSingleEntryStrong : true
[03/22 01:56:05    557] (I)       handleViaSpacingRule   : false
[03/22 01:56:05    557] (I)       PDConstraint           : none
[03/22 01:56:05    557] (I)       expBetterNDRHandling   : false
[03/22 01:56:05    557] [NR-eagl] honorClockSpecNDR      : 0
[03/22 01:56:05    557] (I)       routingEffortLevel     : 3
[03/22 01:56:05    557] [NR-eagl] minRouteLayer          : 2
[03/22 01:56:05    557] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 01:56:05    557] (I)       numRowsPerGCell        : 1
[03/22 01:56:05    557] (I)       speedUpLargeDesign     : 0
[03/22 01:56:05    557] (I)       speedUpBlkViolationClean: 0
[03/22 01:56:05    557] (I)       multiThreadingTA       : 0
[03/22 01:56:05    557] (I)       blockedPinEscape       : 1
[03/22 01:56:05    557] (I)       blkAwareLayerSwitching : 0
[03/22 01:56:05    557] (I)       betterClockWireModeling: 1
[03/22 01:56:05    557] (I)       punchThroughDistance   : 500.00
[03/22 01:56:05    557] (I)       scenicBound            : 1.15
[03/22 01:56:05    557] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 01:56:05    557] (I)       source-to-sink ratio   : 0.00
[03/22 01:56:05    557] (I)       targetCongestionRatioH : 1.00
[03/22 01:56:05    557] (I)       targetCongestionRatioV : 1.00
[03/22 01:56:05    557] (I)       layerCongestionRatio   : 0.70
[03/22 01:56:05    557] (I)       m1CongestionRatio      : 0.10
[03/22 01:56:05    557] (I)       m2m3CongestionRatio    : 0.70
[03/22 01:56:05    557] (I)       localRouteEffort       : 1.00
[03/22 01:56:05    557] (I)       numSitesBlockedByOneVia: 8.00
[03/22 01:56:05    557] (I)       supplyScaleFactorH     : 1.00
[03/22 01:56:05    557] (I)       supplyScaleFactorV     : 1.00
[03/22 01:56:05    557] (I)       highlight3DOverflowFactor: 0.00
[03/22 01:56:05    557] (I)       doubleCutViaModelingRatio: 0.00
[03/22 01:56:05    557] (I)       blockTrack             : 
[03/22 01:56:05    557] (I)       readTROption           : true
[03/22 01:56:05    557] (I)       extraSpacingBothSide   : false
[03/22 01:56:05    557] [NR-eagl] numTracksPerClockWire  : 0
[03/22 01:56:05    557] (I)       routeSelectedNetsOnly  : false
[03/22 01:56:05    557] (I)       before initializing RouteDB syMemory usage = 1280.5 MB
[03/22 01:56:05    557] (I)       starting read tracks
[03/22 01:56:05    557] (I)       build grid graph
[03/22 01:56:05    557] (I)       build grid graph start
[03/22 01:56:05    557] [NR-eagl] Layer1 has no routable track
[03/22 01:56:05    557] [NR-eagl] Layer2 has single uniform track structure
[03/22 01:56:05    557] [NR-eagl] Layer3 has single uniform track structure
[03/22 01:56:05    557] [NR-eagl] Layer4 has single uniform track structure
[03/22 01:56:05    557] [NR-eagl] Layer5 has single uniform track structure
[03/22 01:56:05    557] [NR-eagl] Layer6 has single uniform track structure
[03/22 01:56:05    557] [NR-eagl] Layer7 has single uniform track structure
[03/22 01:56:05    557] [NR-eagl] Layer8 has single uniform track structure
[03/22 01:56:05    557] (I)       build grid graph end
[03/22 01:56:05    557] (I)       Layer1   numNetMinLayer=24879
[03/22 01:56:05    557] (I)       Layer2   numNetMinLayer=0
[03/22 01:56:05    557] (I)       Layer3   numNetMinLayer=0
[03/22 01:56:05    557] (I)       Layer4   numNetMinLayer=0
[03/22 01:56:05    557] (I)       Layer5   numNetMinLayer=0
[03/22 01:56:05    557] (I)       Layer6   numNetMinLayer=0
[03/22 01:56:05    557] (I)       Layer7   numNetMinLayer=0
[03/22 01:56:05    557] (I)       Layer8   numNetMinLayer=0
[03/22 01:56:05    557] (I)       numViaLayers=7
[03/22 01:56:05    557] (I)       end build via table
[03/22 01:56:05    557] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 01:56:05    557] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 01:56:05    557] (I)       readDataFromPlaceDB
[03/22 01:56:05    557] (I)       Read net information..
[03/22 01:56:05    557] [NR-eagl] Read numTotalNets=24879  numIgnoredNets=0
[03/22 01:56:05    557] (I)       Read testcase time = 0.010 seconds
[03/22 01:56:05    557] 
[03/22 01:56:05    557] (I)       totalPins=86488  totalGlobalPin=83770 (96.86%)
[03/22 01:56:05    557] (I)       Model blockage into capacity
[03/22 01:56:05    557] (I)       Read numBlocks=4356  numPreroutedWires=0  numCapScreens=0
[03/22 01:56:05    557] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 01:56:05    557] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 01:56:05    557] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 01:56:05    557] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 01:56:05    557] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 01:56:05    557] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 01:56:05    557] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 01:56:05    557] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 01:56:05    557] (I)       Modeling time = 0.010 seconds
[03/22 01:56:05    557] 
[03/22 01:56:05    557] (I)       Number of ignored nets = 0
[03/22 01:56:05    557] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 01:56:05    557] (I)       Number of clock nets = 1.  Ignored: No
[03/22 01:56:05    557] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 01:56:05    557] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 01:56:05    557] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 01:56:05    557] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 01:56:05    557] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 01:56:05    557] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 01:56:05    557] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 01:56:05    557] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 01:56:05    557] (I)       Before initializing earlyGlobalRoute syMemory usage = 1280.5 MB
[03/22 01:56:05    557] (I)       Layer1  viaCost=300.00
[03/22 01:56:05    557] (I)       Layer2  viaCost=100.00
[03/22 01:56:05    557] (I)       Layer3  viaCost=100.00
[03/22 01:56:05    557] (I)       Layer4  viaCost=100.00
[03/22 01:56:05    557] (I)       Layer5  viaCost=100.00
[03/22 01:56:05    557] (I)       Layer6  viaCost=200.00
[03/22 01:56:05    557] (I)       Layer7  viaCost=100.00
[03/22 01:56:05    557] (I)       ---------------------Grid Graph Info--------------------
[03/22 01:56:05    557] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 01:56:05    557] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 01:56:05    557] (I)       Site Width          :   400  (dbu)
[03/22 01:56:05    557] (I)       Row Height          :  3600  (dbu)
[03/22 01:56:05    557] (I)       GCell Width         :  3600  (dbu)
[03/22 01:56:05    557] (I)       GCell Height        :  3600  (dbu)
[03/22 01:56:05    557] (I)       grid                :   223   223     8
[03/22 01:56:05    557] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 01:56:05    557] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 01:56:05    557] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 01:56:05    557] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 01:56:05    557] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 01:56:05    557] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 01:56:05    557] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 01:56:05    557] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 01:56:05    557] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 01:56:05    557] (I)       --------------------------------------------------------
[03/22 01:56:05    557] 
[03/22 01:56:05    557] [NR-eagl] ============ Routing rule table ============
[03/22 01:56:05    557] [NR-eagl] Rule id 0. Nets 24879 
[03/22 01:56:05    557] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 01:56:05    557] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 01:56:05    557] [NR-eagl] ========================================
[03/22 01:56:05    557] [NR-eagl] 
[03/22 01:56:05    557] (I)       After initializing earlyGlobalRoute syMemory usage = 1280.5 MB
[03/22 01:56:05    557] (I)       Loading and dumping file time : 0.20 seconds
[03/22 01:56:05    557] (I)       ============= Initialization =============
[03/22 01:56:05    557] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 01:56:05    557] [NR-eagl] Layer group 1: route 24879 net(s) in layer range [2, 8]
[03/22 01:56:05    557] (I)       ============  Phase 1a Route ============
[03/22 01:56:05    557] (I)       Phase 1a runs 0.07 seconds
[03/22 01:56:05    557] (I)       Usage: 263861 = (116617 H, 147244 V) = (11.70% H, 10.79% V) = (2.099e+05um H, 2.650e+05um V)
[03/22 01:56:05    557] (I)       
[03/22 01:56:05    557] (I)       ============  Phase 1b Route ============
[03/22 01:56:05    557] (I)       Usage: 263861 = (116617 H, 147244 V) = (11.70% H, 10.79% V) = (2.099e+05um H, 2.650e+05um V)
[03/22 01:56:05    557] (I)       
[03/22 01:56:05    557] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.749498e+05um
[03/22 01:56:05    557] (I)       ============  Phase 1c Route ============
[03/22 01:56:05    557] (I)       Usage: 263861 = (116617 H, 147244 V) = (11.70% H, 10.79% V) = (2.099e+05um H, 2.650e+05um V)
[03/22 01:56:05    557] (I)       
[03/22 01:56:05    557] (I)       ============  Phase 1d Route ============
[03/22 01:56:05    557] (I)       Usage: 263861 = (116617 H, 147244 V) = (11.70% H, 10.79% V) = (2.099e+05um H, 2.650e+05um V)
[03/22 01:56:05    557] (I)       
[03/22 01:56:05    557] (I)       ============  Phase 1e Route ============
[03/22 01:56:05    557] (I)       Phase 1e runs 0.00 seconds
[03/22 01:56:05    557] (I)       Usage: 263861 = (116617 H, 147244 V) = (11.70% H, 10.79% V) = (2.099e+05um H, 2.650e+05um V)
[03/22 01:56:05    557] (I)       
[03/22 01:56:05    557] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.749498e+05um
[03/22 01:56:05    557] [NR-eagl] 
[03/22 01:56:05    557] (I)       ============  Phase 1l Route ============
[03/22 01:56:05    557] (I)       dpBasedLA: time=0.07  totalOF=2393  totalVia=164837  totalWL=263856  total(Via+WL)=428693 
[03/22 01:56:05    557] (I)       Total Global Routing Runtime: 0.24 seconds
[03/22 01:56:05    557] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 01:56:05    557] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 01:56:05    557] (I)       
[03/22 01:56:05    557] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 01:56:05    557] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 01:56:05    557] 
[03/22 01:56:05    557] ** np local hotspot detection info verbose **
[03/22 01:56:05    557] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 01:56:05    557] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 01:56:05    557] 
[03/22 01:56:05    557] describeCongestion: hCong = 0.00 vCong = 0.00
[03/22 01:56:05    557] Skipped repairing congestion.
[03/22 01:56:05    557] (I)       ============= track Assignment ============
[03/22 01:56:05    557] (I)       extract Global 3D Wires
[03/22 01:56:05    557] (I)       Extract Global WL : time=0.01
[03/22 01:56:05    557] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 01:56:05    557] (I)       Initialization real time=0.01 seconds
[03/22 01:56:05    557] (I)       Kernel real time=0.31 seconds
[03/22 01:56:05    557] (I)       End Greedy Track Assignment
[03/22 01:56:05    558] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 86245
[03/22 01:56:05    558] [NR-eagl] Layer2(M2)(V) length: 1.770623e+05um, number of vias: 121566
[03/22 01:56:05    558] [NR-eagl] Layer3(M3)(H) length: 1.890444e+05um, number of vias: 7997
[03/22 01:56:05    558] [NR-eagl] Layer4(M4)(V) length: 8.397738e+04um, number of vias: 2601
[03/22 01:56:05    558] [NR-eagl] Layer5(M5)(H) length: 2.550746e+04um, number of vias: 1090
[03/22 01:56:05    558] [NR-eagl] Layer6(M6)(V) length: 1.251549e+04um, number of vias: 13
[03/22 01:56:05    558] [NR-eagl] Layer7(M7)(H) length: 2.617995e+02um, number of vias: 4
[03/22 01:56:05    558] [NR-eagl] Layer8(M8)(V) length: 7.999950e+01um, number of vias: 0
[03/22 01:56:05    558] [NR-eagl] Total length: 4.884488e+05um, number of vias: 219516
[03/22 01:56:05    558] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[03/22 01:56:05    558] Start to check current routing status for nets...
[03/22 01:56:05    558] Using hname+ instead name for net compare
[03/22 01:56:06    558] All nets are already routed correctly.
[03/22 01:56:06    558] End to check current routing status for nets (mem=1148.4M)
[03/22 01:56:06    558] Extraction called for design 'core' of instances=22813 and nets=24981 using extraction engine 'preRoute' .
[03/22 01:56:06    558] PreRoute RC Extraction called for design core.
[03/22 01:56:06    558] RC Extraction called in multi-corner(2) mode.
[03/22 01:56:06    558] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 01:56:06    558] RCMode: PreRoute
[03/22 01:56:06    558]       RC Corner Indexes            0       1   
[03/22 01:56:06    558] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 01:56:06    558] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 01:56:06    558] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 01:56:06    558] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 01:56:06    558] Shrink Factor                : 1.00000
[03/22 01:56:06    558] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 01:56:06    558] Using capacitance table file ...
[03/22 01:56:06    558] Updating RC grid for preRoute extraction ...
[03/22 01:56:06    558] Initializing multi-corner capacitance tables ... 
[03/22 01:56:06    558] Initializing multi-corner resistance tables ...
[03/22 01:56:06    558] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1148.441M)
[03/22 01:56:07    559] Compute RC Scale Done ...
[03/22 01:56:07    559] **optDesign ... cpu = 0:08:09, real = 0:08:12, mem = 1142.0M, totSessionCpu=0:09:19 **
[03/22 01:56:07    559] Include MVT Delays for Hold Opt
[03/22 01:56:07    559] #################################################################################
[03/22 01:56:07    559] # Design Stage: PreRoute
[03/22 01:56:07    559] # Design Name: core
[03/22 01:56:07    559] # Design Mode: 65nm
[03/22 01:56:07    559] # Analysis Mode: MMMC Non-OCV 
[03/22 01:56:07    559] # Parasitics Mode: No SPEF/RCDB
[03/22 01:56:07    559] # Signoff Settings: SI Off 
[03/22 01:56:07    559] #################################################################################
[03/22 01:56:08    560] AAE_INFO: 1 threads acquired from CTE.
[03/22 01:56:08    560] Calculate delays in BcWc mode...
[03/22 01:56:08    560] Topological Sorting (CPU = 0:00:00.0, MEM = 1143.5M, InitMEM = 1140.0M)
[03/22 01:56:11    563] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 01:56:11    563] End delay calculation. (MEM=1217.2 CPU=0:00:03.0 REAL=0:00:03.0)
[03/22 01:56:11    563] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 1217.2M) ***
[03/22 01:56:12    564] *** Timing NOT met, worst failing slack is -1.112
[03/22 01:56:12    564] *** Check timing (0:00:00.0)
[03/22 01:56:12    564] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:56:12    564] optDesignOneStep: Leakage Power Flow
[03/22 01:56:12    564] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 01:56:12    564] Begin: GigaOpt Optimization in WNS mode
[03/22 01:56:12    564] Info: 1 clock net  excluded from IPO operation.
[03/22 01:56:12    564] PhyDesignGrid: maxLocalDensity 1.00
[03/22 01:56:12    564] #spOpts: N=65 
[03/22 01:56:12    564] Core basic site is core
[03/22 01:56:12    564] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 01:56:12    565] Summary for sequential cells idenfication: 
[03/22 01:56:12    565] Identified SBFF number: 199
[03/22 01:56:12    565] Identified MBFF number: 0
[03/22 01:56:12    565] Not identified SBFF number: 0
[03/22 01:56:12    565] Not identified MBFF number: 0
[03/22 01:56:12    565] Number of sequential cells which are not FFs: 104
[03/22 01:56:12    565] 
[03/22 01:56:16    568] *info: 1 clock net excluded
[03/22 01:56:16    568] *info: 2 special nets excluded.
[03/22 01:56:16    568] *info: 102 no-driver nets excluded.
[03/22 01:56:17    569] ** GigaOpt Optimizer WNS Slack -1.112 TNS Slack -1097.858 Density 73.10
[03/22 01:56:17    569] Optimizer WNS Pass 0
[03/22 01:56:17    569] Active Path Group: reg2reg  
[03/22 01:56:17    569] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:56:17    569] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:56:17    569] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:56:17    569] |  -1.112|   -1.112|-1096.851|-1097.858|    73.10%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:18    570] |  -1.084|   -1.084|-1093.760|-1094.766|    73.11%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
[03/22 01:56:18    570] |  -1.071|   -1.071|-1092.528|-1093.535|    73.11%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:19    571] |  -1.071|   -1.071|-1089.915|-1090.921|    73.12%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D   |
[03/22 01:56:19    571] |  -1.064|   -1.064|-1089.467|-1090.474|    73.12%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 01:56:19    572] |  -1.058|   -1.058|-1081.557|-1082.564|    73.13%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:20    572] |  -1.050|   -1.050|-1079.768|-1080.774|    73.13%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:20    572] |  -1.046|   -1.046|-1074.949|-1075.956|    73.14%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:20    573] |  -1.040|   -1.040|-1072.592|-1073.598|    73.14%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:21    573] |  -1.035|   -1.035|-1069.894|-1070.900|    73.15%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 01:56:22    574] |  -1.028|   -1.028|-1067.040|-1068.046|    73.17%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:56:22    574] |  -1.024|   -1.024|-1063.510|-1064.516|    73.18%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/22 01:56:23    575] |  -1.021|   -1.021|-1058.706|-1059.713|    73.20%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:23    575] |  -1.015|   -1.015|-1056.731|-1057.738|    73.21%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:24    576] |  -1.012|   -1.012|-1053.805|-1054.811|    73.23%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:56:24    576] |  -1.006|   -1.006|-1049.064|-1050.070|    73.23%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:25    577] |  -1.003|   -1.003|-1044.818|-1045.825|    73.26%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/22 01:56:25    577] |  -0.998|   -0.998|-1041.085|-1042.092|    73.27%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:26    578] |  -0.995|   -0.995|-1037.693|-1038.699|    73.29%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:27    579] |  -0.990|   -0.990|-1034.747|-1035.754|    73.30%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:28    580] |  -0.987|   -0.987|-1028.974|-1029.980|    73.32%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 01:56:28    580] |  -0.982|   -0.982|-1025.421|-1026.427|    73.33%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:29    581] |  -0.979|   -0.979|-1023.509|-1024.516|    73.35%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:30    582] |  -0.975|   -0.975|-1019.187|-1020.194|    73.37%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:30    582] |  -0.975|   -0.975|-1014.753|-1015.759|    73.39%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:30    583] |  -0.975|   -0.975|-1014.325|-1015.331|    73.40%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:31    583] |  -0.967|   -0.967|-1014.123|-1015.129|    73.41%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:32    584] |  -0.967|   -0.967|-1008.557|-1009.564|    73.43%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:56:32    584] |  -0.967|   -0.967|-1006.034|-1007.041|    73.45%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:56:32    584] |  -0.967|   -0.967|-1005.974|-1006.981|    73.45%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:56:32    584] |  -0.959|   -0.959|-1005.861|-1006.867|    73.45%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/22 01:56:33    585] |  -0.960|   -0.960|-1001.879|-1002.885|    73.48%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_13_/D   |
[03/22 01:56:33    586] |  -0.958|   -0.958| -999.902|-1000.908|    73.49%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:34    586] |  -0.958|   -0.958| -999.056|-1000.062|    73.50%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:34    586] |  -0.958|   -0.958| -998.841| -999.847|    73.50%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:34    586] |  -0.952|   -0.952| -998.291| -999.298|    73.51%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:35    587] |  -0.950|   -0.950| -993.186| -994.192|    73.54%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 01:56:36    588] |  -0.950|   -0.950| -989.548| -990.555|    73.58%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 01:56:36    588] |  -0.948|   -0.948| -987.410| -988.416|    73.58%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 01:56:36    589] |  -0.948|   -0.948| -985.644| -986.651|    73.59%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 01:56:37    589] |  -0.948|   -0.948| -985.361| -986.368|    73.60%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 01:56:37    589] |  -0.943|   -0.943| -985.076| -986.083|    73.60%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
[03/22 01:56:38    590] |  -0.943|   -0.943| -980.128| -981.134|    73.63%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:56:38    590] |  -0.943|   -0.943| -979.610| -980.616|    73.64%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:56:38    590] |  -0.940|   -0.940| -979.216| -980.223|    73.65%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:39    591] |  -0.940|   -0.940| -977.971| -978.977|    73.67%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:39    591] |  -0.940|   -0.940| -977.393| -978.400|    73.67%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:39    591] |  -0.936|   -0.936| -977.006| -978.012|    73.68%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
[03/22 01:56:39    592] |  -0.933|   -0.933| -975.168| -976.175|    73.69%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
[03/22 01:56:40    592] |  -0.933|   -0.933| -972.689| -973.695|    73.72%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
[03/22 01:56:40    593] |  -0.933|   -0.933| -972.283| -973.289|    73.73%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
[03/22 01:56:41    593] |  -0.928|   -0.928| -971.245| -972.251|    73.75%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:42    594] |  -0.928|   -0.928| -966.498| -967.504|    73.79%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:42    594] |  -0.928|   -0.928| -965.601| -966.607|    73.80%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:42    595] |  -0.926|   -0.926| -965.036| -966.042|    73.82%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:43    595] |  -0.925|   -0.925| -964.025| -965.031|    73.84%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:43    595] |  -0.926|   -0.926| -963.880| -964.886|    73.84%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:43    595] |  -0.924|   -0.924| -963.719| -964.725|    73.84%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:44    596] |  -0.924|   -0.924| -962.815| -963.822|    73.86%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:44    596] |  -0.924|   -0.924| -962.696| -963.702|    73.86%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:44    596] |  -0.921|   -0.921| -961.520| -962.526|    73.87%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:45    597] |  -0.921|   -0.921| -959.683| -960.689|    73.89%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:45    597] |  -0.921|   -0.921| -959.625| -960.631|    73.90%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:46    598] |  -0.920|   -0.920| -959.257| -960.264|    73.93%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:46    598] |  -0.921|   -0.921| -958.648| -959.654|    73.94%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:46    598] |  -0.918|   -0.918| -958.483| -959.489|    73.94%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:47    599] |  -0.918|   -0.918| -957.486| -958.492|    73.95%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:47    599] |  -0.918|   -0.918| -957.129| -958.135|    73.95%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:47    599] |  -0.915|   -0.915| -956.789| -957.796|    73.97%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:48    600] |  -0.915|   -0.915| -955.702| -956.709|    74.00%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:48    600] |  -0.915|   -0.915| -955.517| -956.523|    74.00%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:48    601] |  -0.914|   -0.914| -954.819| -955.825|    74.04%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:49    601] |  -0.914|   -0.914| -953.568| -954.574|    74.05%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:49    601] |  -0.914|   -0.914| -953.534| -954.540|    74.05%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_17_/D   |
[03/22 01:56:51    603] |  -0.913|   -0.913| -952.396| -953.403|    74.06%|   0:00:02.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/22 01:56:51    603] |  -0.913|   -0.913| -951.485| -952.492|    74.07%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/22 01:56:51    603] |  -0.910|   -0.910| -951.362| -952.369|    74.07%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:51    604] |  -0.910|   -0.910| -949.169| -950.176|    74.08%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:51    604] |  -0.910|   -0.910| -949.069| -950.076|    74.08%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:52    604] |  -0.905|   -0.905| -949.004| -950.010|    74.09%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:52    605] |  -0.905|   -0.905| -944.052| -945.058|    74.12%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:53    605] |  -0.905|   -0.905| -943.930| -944.936|    74.12%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/22 01:56:53    605] |  -0.905|   -0.905| -943.868| -944.875|    74.15%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 01:56:53    605] |  -0.904|   -0.904| -943.259| -944.265|    74.17%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/22 01:56:53    606] |  -0.904|   -0.904| -942.928| -943.935|    74.18%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/22 01:56:54    606] |  -0.902|   -0.902| -942.309| -943.315|    74.19%|   0:00:01.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:54    606] |  -0.902|   -0.902| -941.312| -942.318|    74.21%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:54    606] |  -0.902|   -0.902| -941.303| -942.309|    74.21%|   0:00:00.0| 1312.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_16_/D   |
[03/22 01:56:55    607] |  -0.901|   -0.901| -941.031| -942.037|    74.23%|   0:00:01.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/22 01:56:55    607] |  -0.901|   -0.901| -940.404| -941.411|    74.24%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/22 01:56:55    607] |  -0.901|   -0.901| -940.222| -941.228|    74.24%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/22 01:56:55    607] |  -0.900|   -0.900| -939.825| -940.832|    74.24%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 01:56:55    607] |  -0.900|   -0.900| -939.354| -940.360|    74.25%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 01:56:55    608] |  -0.897|   -0.897| -938.864| -939.870|    74.26%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
[03/22 01:56:56    608] |  -0.897|   -0.897| -935.194| -936.201|    74.29%|   0:00:01.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
[03/22 01:56:56    608] |  -0.897|   -0.897| -934.910| -935.916|    74.29%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
[03/22 01:56:56    609] |  -0.897|   -0.897| -934.513| -935.519|    74.31%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 01:56:57    609] |  -0.895|   -0.895| -934.503| -935.509|    74.31%|   0:00:01.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:58    610] |  -0.895|   -0.895| -933.421| -934.427|    74.33%|   0:00:01.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:58    610] |  -0.895|   -0.895| -933.407| -934.414|    74.33%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:56:58    610] |  -0.893|   -0.893| -932.846| -933.852|    74.35%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 01:56:58    610] |  -0.893|   -0.893| -932.296| -933.302|    74.36%|   0:00:00.0| 1310.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 01:56:59    611] |  -0.892|   -0.892| -931.567| -932.573|    74.37%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 01:56:59    611] |  -0.892|   -0.892| -930.865| -931.871|    74.38%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 01:56:59    611] |  -0.892|   -0.892| -930.811| -931.817|    74.38%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 01:56:59    611] |  -0.891|   -0.891| -930.592| -931.598|    74.40%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 01:57:00    612] |  -0.891|   -0.891| -930.211| -931.217|    74.41%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 01:57:00    612] |  -0.891|   -0.891| -930.206| -931.212|    74.41%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 01:57:00    612] |  -0.890|   -0.890| -929.760| -930.766|    74.43%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
[03/22 01:57:00    612] |  -0.890|   -0.890| -929.199| -930.205|    74.44%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_18_/D   |
[03/22 01:57:01    613] |  -0.888|   -0.888| -928.711| -929.717|    74.44%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/22 01:57:02    614] |  -0.886|   -0.886| -926.692| -927.699|    74.46%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_17_/D   |
[03/22 01:57:02    614] |  -0.885|   -0.885| -925.924| -926.930|    74.48%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 01:57:04    616] |  -0.883|   -0.883| -923.403| -924.409|    74.50%|   0:00:02.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
[03/22 01:57:05    617] |  -0.882|   -0.882| -922.401| -923.407|    74.51%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/D   |
[03/22 01:57:05    617] |  -0.882|   -0.882| -921.904| -922.910|    74.52%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_/D   |
[03/22 01:57:05    618] |  -0.881|   -0.881| -921.782| -922.788|    74.52%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 01:57:07    619] |  -0.878|   -0.878| -920.055| -921.061|    74.53%|   0:00:02.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 01:57:08    620] |  -0.877|   -0.877| -919.020| -920.026|    74.55%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_17_/D   |
[03/22 01:57:09    621] |  -0.875|   -0.875| -918.550| -919.557|    74.57%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_12_/D   |
[03/22 01:57:10    622] |  -0.873|   -0.873| -915.905| -916.911|    74.58%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 01:57:11    623] |  -0.873|   -0.873| -914.723| -915.729|    74.60%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 01:57:11    623] |  -0.869|   -0.869| -914.153| -915.159|    74.61%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/22 01:57:13    625] |  -0.867|   -0.867| -911.845| -912.851|    74.62%|   0:00:02.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 01:57:17    629] |  -0.869|   -0.869| -909.643| -910.649|    74.65%|   0:00:04.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
[03/22 01:57:17    629] |  -0.864|   -0.864| -908.946| -909.953|    74.66%|   0:00:00.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 01:57:21    633] |  -0.863|   -0.863| -906.941| -907.947|    74.70%|   0:00:04.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:57:23    635] |  -0.861|   -0.861| -905.235| -906.241|    74.73%|   0:00:02.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
[03/22 01:57:24    636] |  -0.859|   -0.859| -903.540| -904.547|    74.75%|   0:00:01.0| 1295.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
[03/22 01:57:26    638] |  -0.858|   -0.858| -902.068| -903.074|    74.77%|   0:00:02.0| 1296.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/22 01:57:28    640] |  -0.857|   -0.857| -900.354| -901.361|    74.80%|   0:00:02.0| 1296.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:57:30    642] |  -0.856|   -0.856| -899.402| -900.408|    74.81%|   0:00:02.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 01:57:32    644] |  -0.856|   -0.856| -898.327| -899.333|    74.83%|   0:00:02.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:57:33    645] |  -0.854|   -0.854| -897.855| -898.862|    74.83%|   0:00:01.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:57:34    646] |  -0.852|   -0.852| -897.169| -898.175|    74.85%|   0:00:01.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:57:36    647] |  -0.851|   -0.851| -895.006| -896.013|    74.87%|   0:00:02.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:57:37    649] |  -0.851|   -0.851| -894.667| -895.673|    74.88%|   0:00:01.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
[03/22 01:57:38    650] |  -0.850|   -0.850| -894.213| -895.219|    74.89%|   0:00:01.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 01:57:40    652] |  -0.848|   -0.848| -892.791| -893.797|    74.90%|   0:00:02.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:57:41    653] |  -0.847|   -0.847| -891.719| -892.725|    74.92%|   0:00:01.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_13_/D   |
[03/22 01:57:47    659] |  -0.844|   -0.844| -890.227| -891.233|    74.94%|   0:00:06.0| 1298.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:57:51    663] |  -0.844|   -0.844| -888.632| -889.639|    74.97%|   0:00:04.0| 1299.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 01:57:52    664] |  -0.842|   -0.842| -887.148| -888.154|    74.99%|   0:00:01.0| 1299.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/22 01:57:54    666] |  -0.841|   -0.841| -885.260| -886.266|    75.02%|   0:00:02.0| 1299.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:57:58    669] |  -0.839|   -0.839| -884.254| -885.261|    75.04%|   0:00:04.0| 1299.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 01:57:59    670] |  -0.837|   -0.837| -883.622| -884.628|    75.06%|   0:00:01.0| 1299.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:58:02    674] |  -0.837|   -0.837| -881.138| -882.144|    75.10%|   0:00:03.0| 1300.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:58:03    675] |  -0.836|   -0.836| -880.494| -881.500|    75.11%|   0:00:01.0| 1300.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:04    676] |  -0.835|   -0.835| -880.378| -881.384|    75.12%|   0:00:01.0| 1300.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
[03/22 01:58:06    677] |  -0.833|   -0.833| -878.225| -879.232|    75.14%|   0:00:02.0| 1300.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:08    680] |  -0.832|   -0.832| -876.710| -877.716|    75.15%|   0:00:02.0| 1301.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 01:58:12    683] |  -0.831|   -0.831| -876.015| -877.021|    75.19%|   0:00:04.0| 1302.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 01:58:13    684] |  -0.830|   -0.830| -875.269| -876.276|    75.19%|   0:00:01.0| 1302.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/22 01:58:17    689] |  -0.829|   -0.829| -873.544| -874.550|    75.21%|   0:00:04.0| 1302.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 01:58:21    692] |  -0.829|   -0.829| -872.885| -873.891|    75.22%|   0:00:04.0| 1302.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:21    693] |  -0.828|   -0.828| -872.295| -873.301|    75.23%|   0:00:00.0| 1302.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/22 01:58:24    696] |  -0.827|   -0.827| -871.109| -872.115|    75.25%|   0:00:03.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 01:58:26    698] |  -0.826|   -0.826| -869.566| -870.573|    75.27%|   0:00:02.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:31    703] |  -0.825|   -0.825| -868.813| -869.819|    75.29%|   0:00:05.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:32    704] |  -0.825|   -0.825| -868.721| -869.727|    75.29%|   0:00:01.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:32    704] |  -0.825|   -0.825| -868.644| -869.650|    75.29%|   0:00:00.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:34    705] |  -0.823|   -0.823| -866.838| -867.844|    75.42%|   0:00:02.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:36    707] |  -0.822|   -0.822| -865.487| -866.493|    75.45%|   0:00:02.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:58:37    709] |  -0.822|   -0.822| -865.167| -866.173|    75.46%|   0:00:01.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:58:38    710] |  -0.822|   -0.822| -865.162| -866.169|    75.47%|   0:00:01.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:58:39    711] |  -0.821|   -0.821| -863.375| -864.381|    75.57%|   0:00:01.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:58:40    712] |  -0.820|   -0.820| -863.063| -864.069|    75.58%|   0:00:01.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 01:58:42    713] |  -0.818|   -0.818| -862.768| -863.775|    75.60%|   0:00:02.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 01:58:45    716] |  -0.818|   -0.818| -861.900| -862.906|    75.63%|   0:00:03.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 01:58:45    717] |  -0.818|   -0.818| -861.872| -862.878|    75.63%|   0:00:00.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 01:58:46    718] |  -0.816|   -0.816| -860.941| -861.948|    75.74%|   0:00:01.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/22 01:58:49    720] |  -0.815|   -0.815| -859.787| -860.793|    75.78%|   0:00:03.0| 1304.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:54    725] |  -0.815|   -0.815| -858.804| -859.810|    75.81%|   0:00:05.0| 1305.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:54    725] |  -0.815|   -0.815| -858.676| -859.682|    75.81%|   0:00:00.0| 1305.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:58:55    726] |  -0.814|   -0.814| -857.506| -858.512|    75.92%|   0:00:01.0| 1305.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/22 01:58:57    728] |  -0.812|   -0.812| -856.610| -857.616|    75.94%|   0:00:02.0| 1305.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:01    732] |  -0.812|   -0.812| -855.478| -856.484|    75.97%|   0:00:04.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:03    734] |  -0.811|   -0.811| -854.807| -855.813|    75.98%|   0:00:02.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
[03/22 01:59:05    736] |  -0.811|   -0.811| -854.607| -855.614|    75.98%|   0:00:02.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/22 01:59:07    738] |  -0.811|   -0.811| -853.848| -854.854|    75.99%|   0:00:02.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:08    739] |  -0.811|   -0.811| -853.612| -854.619|    76.00%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:09    740] |  -0.811|   -0.811| -852.515| -853.521|    76.15%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:10    741] |  -0.809|   -0.809| -852.464| -853.470|    76.17%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:12    742] |  -0.808|   -0.808| -851.973| -852.979|    76.19%|   0:00:02.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 01:59:15    745] |  -0.808|   -0.808| -851.605| -852.611|    76.20%|   0:00:03.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:16    747] |  -0.808|   -0.808| -851.322| -852.328|    76.21%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:16    747] |  -0.808|   -0.808| -851.187| -852.193|    76.21%|   0:00:00.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:18    748] |  -0.808|   -0.808| -850.737| -851.744|    76.34%|   0:00:02.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:18    748] |  -0.808|   -0.808| -850.498| -851.504|    76.36%|   0:00:00.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:19    750] |  -0.808|   -0.808| -850.258| -851.264|    76.39%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:19    750] |  -0.809|   -0.809| -850.130| -851.136|    76.42%|   0:00:00.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:20    750] |  -0.807|   -0.807| -849.935| -850.941|    76.42%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:22    752] |  -0.806|   -0.806| -848.991| -849.997|    76.44%|   0:00:02.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:23    753] |  -0.806|   -0.806| -848.919| -849.925|    76.45%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:23    753] |  -0.806|   -0.806| -848.327| -849.333|    76.50%|   0:00:00.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:24    755] |  -0.806|   -0.806| -848.327| -849.334|    76.52%|   0:00:01.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:24    755] |  -0.806|   -0.806| -848.327| -849.334|    76.52%|   0:00:00.0| 1306.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_15_/D   |
[03/22 01:59:24    755] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:59:24    755] 
[03/22 01:59:24    755] *** Finish Core Optimize Step (cpu=0:03:05 real=0:03:07 mem=1306.5M) ***
[03/22 01:59:24    755] Active Path Group: default 
[03/22 01:59:24    755] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:59:24    755] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:59:24    755] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:59:24    755] |  -0.089|   -0.806|  -1.006| -849.334|    76.52%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_135_/D                     |
[03/22 01:59:25    755] |  -0.064|   -0.806|  -0.420| -848.747|    76.53%|   0:00:01.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_29_/D                      |
[03/22 01:59:25    755] |  -0.040|   -0.806|  -0.292| -848.620|    76.53%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_142_/D                     |
[03/22 01:59:25    755] |  -0.036|   -0.806|  -0.267| -848.594|    76.53%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_53_/D                      |
[03/22 01:59:25    755] |  -0.031|   -0.806|  -0.205| -848.532|    76.53%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/22 01:59:25    755] |  -0.018|   -0.806|  -0.107| -848.435|    76.54%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_136_/D                     |
[03/22 01:59:25    755] |  -0.011|   -0.806|  -0.057| -848.384|    76.54%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_40_/D                      |
[03/22 01:59:26    756] |  -0.005|   -0.806|  -0.009| -848.336|    76.54%|   0:00:01.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_142_/D                     |
[03/22 01:59:26    756] |   0.001|   -0.806|   0.000| -848.327|    76.54%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_55_/D                      |
[03/22 01:59:26    756] |   0.003|   -0.806|   0.000| -848.321|    76.54%|   0:00:00.0| 1306.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_27_/D                      |
[03/22 01:59:26    756] |   0.004|   -0.806|   0.000| -848.322|    76.55%|   0:00:00.0| 1325.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_30_/D                      |
[03/22 01:59:26    756] |   0.011|   -0.806|   0.000| -848.322|    76.55%|   0:00:00.0| 1325.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_136_/D                     |
[03/22 01:59:27    757] |   0.019|   -0.806|   0.000| -848.322|    76.56%|   0:00:01.0| 1325.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_131_/D                     |
[03/22 01:59:27    757] |   0.019|   -0.806|   0.000| -848.322|    76.56%|   0:00:00.0| 1325.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_131_/D                     |
[03/22 01:59:27    757] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:59:27    757] 
[03/22 01:59:27    757] *** Finish Core Optimize Step (cpu=0:00:02.0 real=0:00:03.0 mem=1325.6M) ***
[03/22 01:59:27    757] 
[03/22 01:59:27    757] *** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:10 mem=1325.6M) ***
[03/22 01:59:27    757] ** GigaOpt Optimizer WNS Slack -0.806 TNS Slack -848.322 Density 76.56
[03/22 01:59:27    757] Placement Snapshot: Density distribution:
[03/22 01:59:27    757] [1.00 -  +++]: 0 (0.00%)
[03/22 01:59:27    757] [0.95 - 1.00]: 0 (0.00%)
[03/22 01:59:27    757] [0.90 - 0.95]: 0 (0.00%)
[03/22 01:59:27    757] [0.85 - 0.90]: 1 (0.23%)
[03/22 01:59:27    757] [0.80 - 0.85]: 1 (0.23%)
[03/22 01:59:27    757] [0.75 - 0.80]: 2 (0.45%)
[03/22 01:59:27    757] [0.70 - 0.75]: 0 (0.00%)
[03/22 01:59:27    757] [0.65 - 0.70]: 7 (1.59%)
[03/22 01:59:27    757] [0.60 - 0.65]: 4 (0.91%)
[03/22 01:59:27    757] [0.55 - 0.60]: 11 (2.49%)
[03/22 01:59:27    757] [0.50 - 0.55]: 21 (4.76%)
[03/22 01:59:27    757] [0.45 - 0.50]: 47 (10.66%)
[03/22 01:59:27    757] [0.40 - 0.45]: 33 (7.48%)
[03/22 01:59:27    757] [0.35 - 0.40]: 49 (11.11%)
[03/22 01:59:27    757] [0.30 - 0.35]: 41 (9.30%)
[03/22 01:59:27    757] [0.25 - 0.30]: 46 (10.43%)
[03/22 01:59:27    757] [0.20 - 0.25]: 20 (4.54%)
[03/22 01:59:27    757] [0.15 - 0.20]: 23 (5.22%)
[03/22 01:59:27    757] [0.10 - 0.15]: 41 (9.30%)
[03/22 01:59:27    757] [0.05 - 0.10]: 34 (7.71%)
[03/22 01:59:27    757] [0.00 - 0.05]: 60 (13.61%)
[03/22 01:59:27    757] Begin: Area Reclaim Optimization
[03/22 01:59:27    757] Reclaim Optimization WNS Slack -0.806  TNS Slack -848.322 Density 76.56
[03/22 01:59:27    757] +----------+---------+--------+--------+------------+--------+
[03/22 01:59:27    757] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 01:59:27    757] +----------+---------+--------+--------+------------+--------+
[03/22 01:59:27    757] |    76.56%|        -|  -0.806|-848.322|   0:00:00.0| 1325.6M|
[03/22 01:59:29    759] |    76.30%|       99|  -0.806|-848.226|   0:00:02.0| 1325.6M|
[03/22 01:59:34    763] |    76.07%|      315|  -0.811|-847.811|   0:00:05.0| 1325.6M|
[03/22 01:59:34    763] |    76.07%|        0|  -0.811|-847.811|   0:00:00.0| 1325.6M|
[03/22 01:59:34    763] +----------+---------+--------+--------+------------+--------+
[03/22 01:59:34    763] Reclaim Optimization End WNS Slack -0.811  TNS Slack -847.811 Density 76.07
[03/22 01:59:34    763] 
[03/22 01:59:34    763] ** Summary: Restruct = 0 Buffer Deletion = 80 Declone = 21 Resize = 271 **
[03/22 01:59:34    763] --------------------------------------------------------------
[03/22 01:59:34    763] |                                   | Total     | Sequential |
[03/22 01:59:34    763] --------------------------------------------------------------
[03/22 01:59:34    763] | Num insts resized                 |     271  |       0    |
[03/22 01:59:34    763] | Num insts undone                  |      44  |       0    |
[03/22 01:59:34    763] | Num insts Downsized               |     271  |       0    |
[03/22 01:59:34    763] | Num insts Samesized               |       0  |       0    |
[03/22 01:59:34    763] | Num insts Upsized                 |       0  |       0    |
[03/22 01:59:34    763] | Num multiple commits+uncommits    |       0  |       -    |
[03/22 01:59:34    763] --------------------------------------------------------------
[03/22 01:59:34    763] **** Begin NDR-Layer Usage Statistics ****
[03/22 01:59:34    763] Layer 7 has 195 constrained nets 
[03/22 01:59:34    763] **** End NDR-Layer Usage Statistics ****
[03/22 01:59:34    763] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.6) (real = 0:00:07.0) **
[03/22 01:59:34    763] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1306.53M, totSessionCpu=0:12:44).
[03/22 01:59:34    763] Placement Snapshot: Density distribution:
[03/22 01:59:34    763] [1.00 -  +++]: 0 (0.00%)
[03/22 01:59:34    763] [0.95 - 1.00]: 0 (0.00%)
[03/22 01:59:34    763] [0.90 - 0.95]: 0 (0.00%)
[03/22 01:59:34    763] [0.85 - 0.90]: 1 (0.23%)
[03/22 01:59:34    763] [0.80 - 0.85]: 1 (0.23%)
[03/22 01:59:34    763] [0.75 - 0.80]: 2 (0.45%)
[03/22 01:59:34    763] [0.70 - 0.75]: 0 (0.00%)
[03/22 01:59:34    763] [0.65 - 0.70]: 7 (1.59%)
[03/22 01:59:34    763] [0.60 - 0.65]: 4 (0.91%)
[03/22 01:59:34    763] [0.55 - 0.60]: 11 (2.49%)
[03/22 01:59:34    763] [0.50 - 0.55]: 23 (5.22%)
[03/22 01:59:34    763] [0.45 - 0.50]: 45 (10.20%)
[03/22 01:59:34    763] [0.40 - 0.45]: 33 (7.48%)
[03/22 01:59:34    763] [0.35 - 0.40]: 50 (11.34%)
[03/22 01:59:34    763] [0.30 - 0.35]: 42 (9.52%)
[03/22 01:59:34    763] [0.25 - 0.30]: 46 (10.43%)
[03/22 01:59:34    763] [0.20 - 0.25]: 21 (4.76%)
[03/22 01:59:34    763] [0.15 - 0.20]: 26 (5.90%)
[03/22 01:59:34    763] [0.10 - 0.15]: 46 (10.43%)
[03/22 01:59:34    763] [0.05 - 0.10]: 28 (6.35%)
[03/22 01:59:34    763] [0.00 - 0.05]: 55 (12.47%)
[03/22 01:59:34    764] *** Starting refinePlace (0:12:44 mem=1338.5M) ***
[03/22 01:59:34    764] Total net bbox length = 3.935e+05 (1.712e+05 2.223e+05) (ext = 2.213e+04)
[03/22 01:59:34    764] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:59:34    764] default core: bins with density >  0.75 = 47.7 % ( 231 / 484 )
[03/22 01:59:34    764] Density distribution unevenness ratio = 10.240%
[03/22 01:59:34    764] RPlace IncrNP: Rollback Lev = -3
[03/22 01:59:34    764] RPlace: Density =1.180000, incremental np is triggered.
[03/22 01:59:35    764] nrCritNet: 1.93% ( 487 / 25245 ) cutoffSlk: -821.0ps stdDelay: 14.2ps
[03/22 01:59:42    771] default core: bins with density >  0.75 = 58.1 % ( 281 / 484 )
[03/22 01:59:42    771] Density distribution unevenness ratio = 8.153%
[03/22 01:59:42    771] RPlace postIncrNP: Density = 1.180000 -> 0.962222.
[03/22 01:59:42    771] RPlace postIncrNP Info: Density distribution changes:
[03/22 01:59:42    771] [1.10+      ] :	 7 (1.45%) -> 0 (0.00%)
[03/22 01:59:42    771] [1.05 - 1.10] :	 15 (3.10%) -> 0 (0.00%)
[03/22 01:59:42    771] [1.00 - 1.05] :	 33 (6.82%) -> 0 (0.00%)
[03/22 01:59:42    771] [0.95 - 1.00] :	 28 (5.79%) -> 2 (0.41%)
[03/22 01:59:42    771] [0.90 - 0.95] :	 53 (10.95%) -> 69 (14.26%)
[03/22 01:59:42    771] [0.85 - 0.90] :	 31 (6.40%) -> 103 (21.28%)
[03/22 01:59:42    771] [0.80 - 0.85] :	 19 (3.93%) -> 67 (13.84%)
[03/22 01:59:42    771] [CPU] RefinePlace/IncrNP (cpu=0:00:07.7, real=0:00:08.0, mem=1354.7MB) @(0:12:44 - 0:12:52).
[03/22 01:59:42    771] Move report: incrNP moves 13599 insts, mean move: 6.16 um, max move: 57.80 um
[03/22 01:59:42    771] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_): (298.80, 305.20) --> (308.00, 353.80)
[03/22 01:59:42    771] Move report: Timing Driven Placement moves 13599 insts, mean move: 6.16 um, max move: 57.80 um
[03/22 01:59:42    771] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_): (298.80, 305.20) --> (308.00, 353.80)
[03/22 01:59:42    771] 	Runtime: CPU: 0:00:07.7 REAL: 0:00:08.0 MEM: 1354.7MB
[03/22 01:59:42    771] Starting refinePlace ...
[03/22 01:59:42    771] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 01:59:42    771] default core: bins with density >  0.75 =   55 % ( 266 / 484 )
[03/22 01:59:42    771] Density distribution unevenness ratio = 8.076%
[03/22 01:59:43    772]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 01:59:43    772] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1354.7MB) @(0:12:52 - 0:12:52).
[03/22 01:59:43    772] Move report: preRPlace moves 7217 insts, mean move: 0.73 um, max move: 7.20 um
[03/22 01:59:43    772] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U208): (376.20, 267.40) --> (379.80, 263.80)
[03/22 01:59:43    772] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/22 01:59:43    772] Move report: Detail placement moves 7217 insts, mean move: 0.73 um, max move: 7.20 um
[03/22 01:59:43    772] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U208): (376.20, 267.40) --> (379.80, 263.80)
[03/22 01:59:43    772] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1354.7MB
[03/22 01:59:43    772] Statistics of distance of Instance movement in refine placement:
[03/22 01:59:43    772]   maximum (X+Y) =        57.80 um
[03/22 01:59:43    772]   inst (mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_) with max move: (298.8, 305.2) -> (308, 353.8)
[03/22 01:59:43    772]   mean    (X+Y) =         6.01 um
[03/22 01:59:43    772] Total instances flipped for legalization: 25
[03/22 01:59:43    772] Summary Report:
[03/22 01:59:43    772] Instances move: 14115 (out of 23194 movable)
[03/22 01:59:43    772] Mean displacement: 6.01 um
[03/22 01:59:43    772] Max displacement: 57.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_) (298.8, 305.2) -> (308, 353.8)
[03/22 01:59:43    772] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/22 01:59:43    772] Total instances moved : 14115
[03/22 01:59:43    772] Total net bbox length = 4.161e+05 (1.886e+05 2.275e+05) (ext = 2.211e+04)
[03/22 01:59:43    772] Runtime: CPU: 0:00:08.2 REAL: 0:00:09.0 MEM: 1354.7MB
[03/22 01:59:43    772] [CPU] RefinePlace/total (cpu=0:00:08.2, real=0:00:09.0, mem=1354.7MB) @(0:12:44 - 0:12:52).
[03/22 01:59:43    772] *** Finished refinePlace (0:12:52 mem=1354.7M) ***
[03/22 01:59:43    772] Finished re-routing un-routed nets (0:00:00.1 1354.7M)
[03/22 01:59:43    772] 
[03/22 01:59:44    773] 
[03/22 01:59:44    773] Density : 0.7607
[03/22 01:59:44    773] Max route overflow : 0.0000
[03/22 01:59:44    773] 
[03/22 01:59:44    773] 
[03/22 01:59:44    773] *** Finish Physical Update (cpu=0:00:09.7 real=0:00:10.0 mem=1354.7M) ***
[03/22 01:59:45    773] ** GigaOpt Optimizer WNS Slack -0.881 TNS Slack -876.827 Density 76.07
[03/22 01:59:45    773] Skipped Place ECO bump recovery (WNS opt)
[03/22 01:59:45    773] Optimizer WNS Pass 1
[03/22 01:59:45    774] Active Path Group: reg2reg  
[03/22 01:59:45    774] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:59:45    774] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 01:59:45    774] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 01:59:45    774] |  -0.881|   -0.881|-876.827| -876.827|    76.07%|   0:00:00.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 01:59:45    774] |  -0.854|   -0.854|-873.352| -873.352|    76.07%|   0:00:00.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 01:59:46    774] |  -0.842|   -0.842|-871.047| -871.047|    76.08%|   0:00:01.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 01:59:46    775] |  -0.834|   -0.834|-866.434| -866.434|    76.08%|   0:00:00.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 01:59:48    776] |  -0.826|   -0.826|-864.177| -864.177|    76.11%|   0:00:02.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 01:59:51    779] |  -0.823|   -0.823|-860.570| -860.570|    76.12%|   0:00:03.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 01:59:52    780] |  -0.820|   -0.820|-860.010| -860.010|    76.13%|   0:00:01.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 01:59:54    782] |  -0.816|   -0.816|-857.822| -857.822|    76.15%|   0:00:02.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 02:00:00    788] |  -0.812|   -0.812|-856.124| -856.124|    76.18%|   0:00:06.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:00:14    802] |  -0.812|   -0.812|-854.343| -854.343|    76.23%|   0:00:14.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:00:17    804] |  -0.808|   -0.808|-853.564| -853.564|    76.25%|   0:00:03.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/D   |
[03/22 02:00:39    826] |  -0.807|   -0.807|-850.510| -850.510|    76.29%|   0:00:22.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:01:57    842] |  -0.807|   -0.807|-849.671| -849.671|    76.33%|   0:01:18.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:02:15    843] |  -0.807|   -0.807|-849.647| -849.647|    76.34%|   0:00:17.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:02:21    844] |  -0.807|   -0.807|-849.362| -849.362|    76.35%|   0:00:05.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:15    847] |  -0.802|   -0.802|-848.320| -848.320|    76.42%|   0:00:54.0| 1354.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:18    850] |  -0.801|   -0.801|-846.819| -846.819|    76.47%|   0:00:03.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:20    852] |  -0.800|   -0.800|-845.967| -845.967|    76.51%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:03:21    852] |  -0.800|   -0.800|-845.790| -845.790|    76.51%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:03:23    855] |  -0.803|   -0.803|-845.192| -845.192|    76.65%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/22 02:03:23    855] |  -0.800|   -0.800|-844.703| -844.703|    76.66%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:03:23    855] |  -0.799|   -0.799|-844.499| -844.499|    76.66%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:24    856] |  -0.799|   -0.799|-843.725| -843.725|    76.68%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:24    856] |  -0.799|   -0.799|-843.601| -843.601|    76.68%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:25    857] |  -0.798|   -0.798|-842.768| -842.768|    76.76%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:26    857] |  -0.798|   -0.798|-842.160| -842.160|    76.77%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:26    857] |  -0.798|   -0.798|-842.141| -842.141|    76.77%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:26    858] |  -0.798|   -0.798|-841.953| -841.953|    76.81%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:03:27    859] |  -0.796|   -0.796|-841.526| -841.526|    76.82%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:28    860] |  -0.796|   -0.796|-841.071| -841.071|    76.84%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:28    860] |  -0.796|   -0.796|-841.045| -841.045|    76.85%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:30    861] |  -0.793|   -0.793|-840.363| -840.363|    76.92%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:32    863] |  -0.793|   -0.793|-839.392| -839.392|    76.95%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:33    864] |  -0.793|   -0.793|-839.302| -839.302|    76.96%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:34    865] |  -0.793|   -0.793|-838.498| -838.498|    77.05%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:35    866] |  -0.793|   -0.793|-837.741| -837.741|    77.07%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:36    867] |  -0.794|   -0.794|-837.603| -837.603|    77.12%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:03:36    867] |  -0.791|   -0.791|-837.262| -837.262|    77.13%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/22 02:03:38    869] |  -0.791|   -0.791|-836.942| -836.942|    77.15%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:39    870] |  -0.791|   -0.791|-836.562| -836.562|    77.16%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:39    870] |  -0.791|   -0.791|-836.539| -836.539|    77.16%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:40    871] |  -0.791|   -0.791|-836.528| -836.528|    77.16%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:41    872] |  -0.789|   -0.789|-835.838| -835.838|    77.30%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/22 02:03:42    873] |  -0.789|   -0.789|-835.327| -835.327|    77.33%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/22 02:03:44    874] |  -0.788|   -0.788|-834.845| -834.845|    77.38%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:45    875] |  -0.788|   -0.788|-834.648| -834.648|    77.41%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:46    877] |  -0.787|   -0.787|-833.905| -833.905|    77.49%|   0:00:01.0| 1344.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:47    878] |  -0.788|   -0.788|-833.901| -833.901|    77.50%|   0:00:01.0| 1344.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/22 02:03:48    878] |  -0.786|   -0.786|-833.435| -833.435|    77.55%|   0:00:01.0| 1344.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:52    882] |  -0.786|   -0.786|-832.847| -832.847|    77.61%|   0:00:04.0| 1345.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_17_/D   |
[03/22 02:03:54    885] |  -0.786|   -0.786|-832.434| -832.434|    77.62%|   0:00:02.0| 1345.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:57    888] |  -0.787|   -0.787|-832.351| -832.351|    77.69%|   0:00:03.0| 1345.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:03:59    889] |  -0.785|   -0.785|-832.015| -832.015|    77.71%|   0:00:02.0| 1345.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
[03/22 02:04:01    891] |  -0.785|   -0.785|-830.862| -830.862|    77.73%|   0:00:02.0| 1345.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
[03/22 02:04:03    893] |  -0.784|   -0.784|-829.879| -829.879|    77.77%|   0:00:02.0| 1345.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:04:06    897] |  -0.783|   -0.783|-829.080| -829.080|    77.83%|   0:00:03.0| 1346.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:07    897] |  -0.783|   -0.783|-827.923| -827.923|    77.85%|   0:00:01.0| 1346.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:07    898] |  -0.783|   -0.783|-827.838| -827.838|    77.85%|   0:00:00.0| 1346.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:08    898] |  -0.782|   -0.782|-827.791| -827.791|    77.88%|   0:00:01.0| 1346.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/22 02:04:09    899] |  -0.782|   -0.782|-827.539| -827.539|    77.88%|   0:00:01.0| 1346.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D    |
[03/22 02:04:10    900] |  -0.781|   -0.781|-826.841| -826.841|    77.94%|   0:00:01.0| 1346.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 02:04:12    902] |  -0.780|   -0.780|-825.826| -825.826|    77.98%|   0:00:02.0| 1346.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:14    904] |  -0.780|   -0.780|-825.205| -825.205|    77.99%|   0:00:02.0| 1347.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:14    904] |  -0.780|   -0.780|-825.205| -825.205|    77.99%|   0:00:00.0| 1347.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:16    906] |  -0.779|   -0.779|-824.430| -824.430|    78.09%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:17    907] |  -0.779|   -0.779|-824.316| -824.316|    78.10%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:21    911] |  -0.778|   -0.778|-824.192| -824.192|    78.18%|   0:00:04.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:23    913] |  -0.778|   -0.778|-823.660| -823.660|    78.19%|   0:00:02.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:23    913] |  -0.778|   -0.778|-823.651| -823.651|    78.19%|   0:00:00.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:32    917] |  -0.777|   -0.777|-823.044| -823.044|    78.24%|   0:00:09.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:04:34    919] |  -0.777|   -0.777|-822.891| -822.891|    78.25%|   0:00:01.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:04:37    921] |  -0.776|   -0.776|-822.107| -822.107|    78.32%|   0:00:03.0| 1348.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 02:04:38    922] |  -0.775|   -0.775|-821.953| -821.953|    78.36%|   0:00:01.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:40    923] |  -0.775|   -0.775|-821.828| -821.828|    78.37%|   0:00:02.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:41    925] |  -0.775|   -0.775|-821.149| -821.149|    78.45%|   0:00:01.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:44    927] |  -0.775|   -0.775|-820.838| -820.838|    78.47%|   0:00:03.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:44    928] |  -0.775|   -0.775|-820.836| -820.836|    78.48%|   0:00:00.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:45    929] |  -0.774|   -0.774|-820.487| -820.487|    78.56%|   0:00:01.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:47    931] |  -0.774|   -0.774|-820.036| -820.036|    78.56%|   0:00:02.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:50    934] |  -0.772|   -0.772|-819.703| -819.703|    78.64%|   0:00:03.0| 1349.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:53    936] |  -0.773|   -0.773|-819.401| -819.401|    78.65%|   0:00:03.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:53    936] |  -0.773|   -0.773|-819.357| -819.357|    78.65%|   0:00:00.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:04:54    938] |  -0.772|   -0.772|-819.345| -819.345|    78.72%|   0:00:01.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/22 02:05:00    943] |  -0.771|   -0.771|-818.687| -818.687|    78.79%|   0:00:06.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/22 02:05:01    945] |  -0.771|   -0.771|-817.732| -817.732|    78.79%|   0:00:01.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/22 02:05:07    950] |  -0.771|   -0.771|-817.501| -817.501|    78.87%|   0:00:06.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:08    951] |  -0.770|   -0.770|-817.374| -817.374|    78.88%|   0:00:01.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:05:09    952] |  -0.770|   -0.770|-817.042| -817.042|    78.89%|   0:00:01.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:05:13    956] |  -0.770|   -0.770|-816.691| -816.691|    78.91%|   0:00:04.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:17    960] |  -0.769|   -0.769|-816.298| -816.298|    78.98%|   0:00:04.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:25    968] |  -0.768|   -0.768|-815.109| -815.109|    79.00%|   0:00:08.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:27    970] |  -0.768|   -0.768|-814.826| -814.826|    79.00%|   0:00:02.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:27    970] |  -0.768|   -0.768|-814.810| -814.810|    79.00%|   0:00:00.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:28    971] |  -0.768|   -0.768|-814.405| -814.405|    79.10%|   0:00:01.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:30    973] |  -0.768|   -0.768|-814.107| -814.107|    79.15%|   0:00:02.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:33    976] |  -0.769|   -0.769|-813.115| -813.115|    79.19%|   0:00:03.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:33    976] |  -0.769|   -0.769|-813.023| -813.023|    79.21%|   0:00:00.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:34    976] |  -0.769|   -0.769|-812.970| -812.970|    79.22%|   0:00:01.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:35    977] |  -0.769|   -0.769|-812.951| -812.951|    79.24%|   0:00:01.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:35    978] |  -0.769|   -0.769|-812.944| -812.944|    79.25%|   0:00:00.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:35    978] |  -0.769|   -0.769|-812.944| -812.944|    79.25%|   0:00:00.0| 1350.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:05:35    978] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:05:35    978] 
[03/22 02:05:35    978] *** Finish Core Optimize Step (cpu=0:03:24 real=0:05:50 mem=1350.5M) ***
[03/22 02:05:35    978] Active Path Group: default 
[03/22 02:05:35    978] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:05:35    978] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:05:35    978] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:05:35    978] |   0.008|   -0.769|   0.000| -812.944|    79.25%|   0:00:00.0| 1350.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_136_/D                     |
[03/22 02:05:35    978] |   0.018|   -0.769|   0.000| -812.944|    79.25%|   0:00:00.0| 1350.5M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D    |
[03/22 02:05:35    978] |   0.018|   -0.769|   0.000| -812.944|    79.25%|   0:00:00.0| 1350.5M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q6_reg_0_/D    |
[03/22 02:05:35    978] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:05:35    978] 
[03/22 02:05:35    978] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1350.5M) ***
[03/22 02:05:35    978] 
[03/22 02:05:35    978] *** Finished Optimize Step Cumulative (cpu=0:03:24 real=0:05:50 mem=1350.5M) ***
[03/22 02:05:35    978] ** GigaOpt Optimizer WNS Slack -0.769 TNS Slack -812.944 Density 79.25
[03/22 02:05:35    978] Placement Snapshot: Density distribution:
[03/22 02:05:35    978] [1.00 -  +++]: 0 (0.00%)
[03/22 02:05:35    978] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:05:35    978] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:05:35    978] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:05:35    978] [0.80 - 0.85]: 1 (0.23%)
[03/22 02:05:35    978] [0.75 - 0.80]: 2 (0.45%)
[03/22 02:05:35    978] [0.70 - 0.75]: 1 (0.23%)
[03/22 02:05:35    978] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:05:35    978] [0.60 - 0.65]: 2 (0.45%)
[03/22 02:05:35    978] [0.55 - 0.60]: 11 (2.49%)
[03/22 02:05:35    978] [0.50 - 0.55]: 19 (4.31%)
[03/22 02:05:35    978] [0.45 - 0.50]: 34 (7.71%)
[03/22 02:05:35    978] [0.40 - 0.45]: 33 (7.48%)
[03/22 02:05:35    978] [0.35 - 0.40]: 38 (8.62%)
[03/22 02:05:35    978] [0.30 - 0.35]: 29 (6.58%)
[03/22 02:05:35    978] [0.25 - 0.30]: 31 (7.03%)
[03/22 02:05:35    978] [0.20 - 0.25]: 37 (8.39%)
[03/22 02:05:35    978] [0.15 - 0.20]: 61 (13.83%)
[03/22 02:05:35    978] [0.10 - 0.15]: 46 (10.43%)
[03/22 02:05:35    978] [0.05 - 0.10]: 45 (10.20%)
[03/22 02:05:35    978] [0.00 - 0.05]: 48 (10.88%)
[03/22 02:05:35    978] Begin: Area Reclaim Optimization
[03/22 02:05:35    978] Reclaim Optimization WNS Slack -0.769  TNS Slack -812.944 Density 79.25
[03/22 02:05:35    978] +----------+---------+--------+--------+------------+--------+
[03/22 02:05:35    978] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:05:35    978] +----------+---------+--------+--------+------------+--------+
[03/22 02:05:35    978] |    79.25%|        -|  -0.769|-812.944|   0:00:00.0| 1350.5M|
[03/22 02:05:37    979] |    79.13%|       55|  -0.769|-812.915|   0:00:02.0| 1350.5M|
[03/22 02:05:42    984] |    78.81%|      420|  -0.768|-812.159|   0:00:05.0| 1350.5M|
[03/22 02:05:42    984] |    78.81%|        1|  -0.768|-812.159|   0:00:00.0| 1350.5M|
[03/22 02:05:42    984] |    78.81%|        0|  -0.768|-812.159|   0:00:00.0| 1350.5M|
[03/22 02:05:42    984] +----------+---------+--------+--------+------------+--------+
[03/22 02:05:42    984] Reclaim Optimization End WNS Slack -0.768  TNS Slack -812.159 Density 78.81
[03/22 02:05:42    984] 
[03/22 02:05:42    984] ** Summary: Restruct = 0 Buffer Deletion = 31 Declone = 24 Resize = 356 **
[03/22 02:05:42    984] --------------------------------------------------------------
[03/22 02:05:42    984] |                                   | Total     | Sequential |
[03/22 02:05:42    984] --------------------------------------------------------------
[03/22 02:05:42    984] | Num insts resized                 |     355  |       0    |
[03/22 02:05:42    984] | Num insts undone                  |      65  |       0    |
[03/22 02:05:42    984] | Num insts Downsized               |     355  |       0    |
[03/22 02:05:42    984] | Num insts Samesized               |       0  |       0    |
[03/22 02:05:42    984] | Num insts Upsized                 |       0  |       0    |
[03/22 02:05:42    984] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 02:05:42    984] --------------------------------------------------------------
[03/22 02:05:42    984] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:05:42    984] Layer 7 has 288 constrained nets 
[03/22 02:05:42    984] **** End NDR-Layer Usage Statistics ****
[03/22 02:05:42    984] ** Finished Core Area Reclaim Optimization (cpu = 0:00:06.6) (real = 0:00:07.0) **
[03/22 02:05:42    984] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1350.54M, totSessionCpu=0:16:25).
[03/22 02:05:42    984] Placement Snapshot: Density distribution:
[03/22 02:05:42    984] [1.00 -  +++]: 0 (0.00%)
[03/22 02:05:42    984] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:05:42    984] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:05:42    984] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:05:42    984] [0.80 - 0.85]: 1 (0.23%)
[03/22 02:05:42    984] [0.75 - 0.80]: 2 (0.45%)
[03/22 02:05:42    984] [0.70 - 0.75]: 1 (0.23%)
[03/22 02:05:42    984] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:05:42    984] [0.60 - 0.65]: 2 (0.45%)
[03/22 02:05:42    984] [0.55 - 0.60]: 11 (2.49%)
[03/22 02:05:42    984] [0.50 - 0.55]: 19 (4.31%)
[03/22 02:05:42    984] [0.45 - 0.50]: 34 (7.71%)
[03/22 02:05:42    984] [0.40 - 0.45]: 33 (7.48%)
[03/22 02:05:42    984] [0.35 - 0.40]: 38 (8.62%)
[03/22 02:05:42    984] [0.30 - 0.35]: 29 (6.58%)
[03/22 02:05:42    984] [0.25 - 0.30]: 31 (7.03%)
[03/22 02:05:42    984] [0.20 - 0.25]: 42 (9.52%)
[03/22 02:05:42    984] [0.15 - 0.20]: 63 (14.29%)
[03/22 02:05:42    984] [0.10 - 0.15]: 50 (11.34%)
[03/22 02:05:42    984] [0.05 - 0.10]: 37 (8.39%)
[03/22 02:05:42    984] [0.00 - 0.05]: 45 (10.20%)
[03/22 02:05:42    985] *** Starting refinePlace (0:16:25 mem=1350.5M) ***
[03/22 02:05:42    985] Total net bbox length = 4.192e+05 (1.904e+05 2.288e+05) (ext = 2.211e+04)
[03/22 02:05:42    985] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:05:42    985] default core: bins with density >  0.75 = 59.3 % ( 287 / 484 )
[03/22 02:05:42    985] Density distribution unevenness ratio = 9.246%
[03/22 02:05:42    985] RPlace IncrNP: Rollback Lev = -3
[03/22 02:05:42    985] RPlace: Density =1.138889, incremental np is triggered.
[03/22 02:05:42    985] nrCritNet: 1.95% ( 502 / 25795 ) cutoffSlk: -785.3ps stdDelay: 14.2ps
[03/22 02:05:52    995] default core: bins with density >  0.75 = 67.8 % ( 328 / 484 )
[03/22 02:05:52    995] Density distribution unevenness ratio = 7.473%
[03/22 02:05:52    995] RPlace postIncrNP: Density = 1.138889 -> 0.982222.
[03/22 02:05:52    995] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:05:52    995] [1.10+      ] :	 3 (0.62%) -> 0 (0.00%)
[03/22 02:05:52    995] [1.05 - 1.10] :	 8 (1.65%) -> 0 (0.00%)
[03/22 02:05:52    995] [1.00 - 1.05] :	 26 (5.37%) -> 0 (0.00%)
[03/22 02:05:52    995] [0.95 - 1.00] :	 55 (11.36%) -> 6 (1.24%)
[03/22 02:05:52    995] [0.90 - 0.95] :	 52 (10.74%) -> 91 (18.80%)
[03/22 02:05:52    995] [0.85 - 0.90] :	 66 (13.64%) -> 125 (25.83%)
[03/22 02:05:52    995] [0.80 - 0.85] :	 43 (8.88%) -> 77 (15.91%)
[03/22 02:05:52    995] [CPU] RefinePlace/IncrNP (cpu=0:00:10.1, real=0:00:10.0, mem=1368.1MB) @(0:16:25 - 0:16:35).
[03/22 02:05:52    995] Move report: incrNP moves 16873 insts, mean move: 7.12 um, max move: 51.20 um
[03/22 02:05:52    995] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U90): (131.20, 389.80) --> (123.20, 346.60)
[03/22 02:05:52    995] Move report: Timing Driven Placement moves 16873 insts, mean move: 7.12 um, max move: 51.20 um
[03/22 02:05:52    995] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U90): (131.20, 389.80) --> (123.20, 346.60)
[03/22 02:05:52    995] 	Runtime: CPU: 0:00:10.2 REAL: 0:00:10.0 MEM: 1368.1MB
[03/22 02:05:52    995] Starting refinePlace ...
[03/22 02:05:52    995] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:05:52    995] default core: bins with density >  0.75 = 62.8 % ( 304 / 484 )
[03/22 02:05:52    995] Density distribution unevenness ratio = 7.406%
[03/22 02:05:53    995]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:05:53    995] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1368.1MB) @(0:16:35 - 0:16:36).
[03/22 02:05:53    995] Move report: preRPlace moves 8845 insts, mean move: 0.76 um, max move: 5.40 um
[03/22 02:05:53    995] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U333): (360.00, 249.40) --> (361.80, 253.00)
[03/22 02:05:53    995] 	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
[03/22 02:05:53    995] Move report: Detail placement moves 8845 insts, mean move: 0.76 um, max move: 5.40 um
[03/22 02:05:53    995] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U333): (360.00, 249.40) --> (361.80, 253.00)
[03/22 02:05:53    995] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1368.1MB
[03/22 02:05:53    995] Statistics of distance of Instance movement in refine placement:
[03/22 02:05:53    995]   maximum (X+Y) =        52.00 um
[03/22 02:05:53    995]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U90) with max move: (131.2, 389.8) -> (122.4, 346.6)
[03/22 02:05:53    995]   mean    (X+Y) =         7.08 um
[03/22 02:05:53    995] Total instances flipped for legalization: 12
[03/22 02:05:53    995] Summary Report:
[03/22 02:05:53    995] Instances move: 17151 (out of 23770 movable)
[03/22 02:05:53    995] Mean displacement: 7.08 um
[03/22 02:05:53    995] Max displacement: 52.00 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U90) (131.2, 389.8) -> (122.4, 346.6)
[03/22 02:05:53    995] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/22 02:05:53    995] Total instances moved : 17151
[03/22 02:05:53    995] Total net bbox length = 4.262e+05 (1.939e+05 2.323e+05) (ext = 2.204e+04)
[03/22 02:05:53    995] Runtime: CPU: 0:00:10.7 REAL: 0:00:11.0 MEM: 1368.1MB
[03/22 02:05:53    995] [CPU] RefinePlace/total (cpu=0:00:10.7, real=0:00:11.0, mem=1368.1MB) @(0:16:25 - 0:16:36).
[03/22 02:05:53    995] *** Finished refinePlace (0:16:36 mem=1368.1M) ***
[03/22 02:05:53    996] Finished re-routing un-routed nets (0:00:00.3 1368.1M)
[03/22 02:05:53    996] 
[03/22 02:05:56    998] 
[03/22 02:05:56    998] Density : 0.7881
[03/22 02:05:56    998] Max route overflow : 0.0000
[03/22 02:05:56    998] 
[03/22 02:05:56    998] 
[03/22 02:05:56    998] *** Finish Physical Update (cpu=0:00:14.0 real=0:00:14.0 mem=1368.1M) ***
[03/22 02:05:57    999] ** GigaOpt Optimizer WNS Slack -0.821 TNS Slack -839.768 Density 78.81
[03/22 02:05:57    999] Skipped Place ECO bump recovery (WNS opt)
[03/22 02:05:57    999] Optimizer WNS Pass 2
[03/22 02:05:57    999] Active Path Group: reg2reg  
[03/22 02:05:57    999] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:05:57    999] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:05:57    999] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:05:57    999] |  -0.821|   -0.821|-839.768| -839.768|    78.81%|   0:00:00.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_19_/D   |
[03/22 02:05:58   1000] |  -0.812|   -0.812|-838.665| -838.665|    78.82%|   0:00:01.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_19_/D   |
[03/22 02:05:58   1000] |  -0.805|   -0.805|-837.790| -837.790|    78.82%|   0:00:00.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/22 02:05:59   1001] |  -0.797|   -0.797|-836.596| -836.596|    78.83%|   0:00:01.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D   |
[03/22 02:06:05   1006] |  -0.794|   -0.794|-833.279| -833.279|    78.85%|   0:00:06.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/22 02:06:07   1008] |  -0.793|   -0.793|-831.773| -831.773|    78.86%|   0:00:02.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/22 02:06:08   1009] |  -0.793|   -0.793|-831.686| -831.686|    78.86%|   0:00:01.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/22 02:06:08   1009] |  -0.786|   -0.786|-831.405| -831.405|    78.87%|   0:00:00.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/22 02:06:23   1024] |  -0.784|   -0.784|-827.397| -827.397|    78.91%|   0:00:15.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:06:45   1035] |  -0.784|   -0.784|-825.639| -825.639|    78.93%|   0:00:22.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:06:46   1035] |  -0.784|   -0.784|-825.504| -825.504|    78.94%|   0:00:01.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:06:48   1036] |  -0.781|   -0.781|-824.892| -824.892|    79.00%|   0:00:02.0| 1368.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/22 02:06:54   1040] |  -0.780|   -0.780|-824.224| -824.224|    79.02%|   0:00:06.0| 1377.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:06:59   1044] |  -0.780|   -0.780|-823.401| -823.401|    79.03%|   0:00:05.0| 1377.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:01   1046] |  -0.776|   -0.776|-823.018| -823.018|    79.10%|   0:00:02.0| 1377.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:05   1049] |  -0.776|   -0.776|-822.026| -822.026|    79.13%|   0:00:04.0| 1372.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:11   1052] |  -0.775|   -0.775|-821.231| -821.231|    79.26%|   0:00:06.0| 1372.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:13   1054] |  -0.775|   -0.775|-820.723| -820.723|    79.28%|   0:00:02.0| 1372.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:14   1054] |  -0.775|   -0.775|-820.620| -820.620|    79.28%|   0:00:01.0| 1372.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:17   1056] |  -0.774|   -0.774|-819.901| -819.901|    79.35%|   0:00:03.0| 1372.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/22 02:07:18   1057] |  -0.774|   -0.774|-819.757| -819.757|    79.38%|   0:00:01.0| 1372.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/22 02:07:21   1060] |  -0.773|   -0.773|-818.828| -818.828|    79.41%|   0:00:03.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:23   1061] |  -0.773|   -0.773|-818.413| -818.413|    79.42%|   0:00:02.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:23   1062] |  -0.773|   -0.773|-818.280| -818.280|    79.42%|   0:00:00.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:24   1062] |  -0.772|   -0.772|-817.930| -817.930|    79.49%|   0:00:01.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:25   1064] |  -0.772|   -0.772|-817.901| -817.901|    79.50%|   0:00:01.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:26   1064] |  -0.772|   -0.772|-817.827| -817.827|    79.50%|   0:00:01.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:27   1065] |  -0.773|   -0.773|-817.558| -817.558|    79.57%|   0:00:01.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:07:27   1066] |  -0.772|   -0.772|-817.493| -817.493|    79.60%|   0:00:00.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:07:28   1066] |  -0.771|   -0.771|-817.351| -817.351|    79.62%|   0:00:01.0| 1366.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:29   1068] |  -0.771|   -0.771|-816.955| -816.955|    79.64%|   0:00:01.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:30   1068] |  -0.771|   -0.771|-816.950| -816.950|    79.64%|   0:00:01.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:32   1070] |  -0.770|   -0.770|-816.666| -816.666|    79.69%|   0:00:02.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:34   1072] |  -0.770|   -0.770|-816.417| -816.417|    79.71%|   0:00:02.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:34   1073] |  -0.770|   -0.770|-816.257| -816.257|    79.71%|   0:00:00.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:38   1077] |  -0.769|   -0.769|-815.869| -815.869|    79.82%|   0:00:04.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:40   1078] |  -0.769|   -0.769|-814.864| -814.864|    79.83%|   0:00:02.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:40   1078] |  -0.769|   -0.769|-814.820| -814.820|    79.83%|   0:00:00.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:07:45   1083] |  -0.768|   -0.768|-814.404| -814.404|    79.91%|   0:00:05.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:46   1084] |  -0.768|   -0.768|-813.909| -813.909|    79.94%|   0:00:01.0| 1362.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:48   1086] |  -0.767|   -0.767|-813.742| -813.742|    79.99%|   0:00:02.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:49   1087] |  -0.767|   -0.767|-813.577| -813.577|    80.00%|   0:00:01.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:49   1087] |  -0.767|   -0.767|-813.556| -813.556|    80.01%|   0:00:00.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:52   1090] |  -0.767|   -0.767|-812.973| -812.973|    80.10%|   0:00:03.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:54   1092] |  -0.766|   -0.766|-812.821| -812.821|    80.10%|   0:00:02.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:55   1093] |  -0.766|   -0.766|-812.146| -812.146|    80.11%|   0:00:01.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:55   1093] |  -0.766|   -0.766|-812.108| -812.108|    80.12%|   0:00:00.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/22 02:07:58   1096] |  -0.765|   -0.765|-811.456| -811.456|    80.20%|   0:00:03.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:59   1097] |  -0.765|   -0.765|-811.380| -811.380|    80.21%|   0:00:01.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:07:59   1097] |  -0.765|   -0.765|-811.377| -811.377|    80.21%|   0:00:00.0| 1363.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:08:01   1099] |  -0.765|   -0.765|-810.907| -810.907|    80.28%|   0:00:02.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:08:01   1099] |  -0.764|   -0.764|-810.840| -810.840|    80.28%|   0:00:00.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/22 02:08:03   1101] |  -0.764|   -0.764|-810.648| -810.648|    80.29%|   0:00:02.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/22 02:08:09   1107] |  -0.763|   -0.763|-809.984| -809.984|    80.37%|   0:00:06.0| 1365.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:08:13   1109] |  -0.763|   -0.763|-809.559| -809.559|    80.38%|   0:00:04.0| 1365.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:12:46   1130] |  -0.762|   -0.762|-809.391| -809.391|    80.47%|   0:04:33.0| 1365.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:12:48   1132] |  -0.762|   -0.762|-809.117| -809.117|    80.47%|   0:00:02.0| 1365.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:12:48   1132] |  -0.762|   -0.762|-809.024| -809.024|    80.47%|   0:00:00.0| 1365.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:12:52   1136] |  -0.761|   -0.761|-808.961| -808.961|    80.55%|   0:00:04.0| 1365.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:12:54   1138] |  -0.761|   -0.761|-808.446| -808.446|    80.56%|   0:00:02.0| 1365.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:12:55   1139] |  -0.761|   -0.761|-808.393| -808.393|    80.56%|   0:00:01.0| 1365.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:01   1144] |  -0.761|   -0.761|-807.788| -807.788|    80.62%|   0:00:06.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:04   1148] |  -0.761|   -0.761|-807.454| -807.454|    80.68%|   0:00:03.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:06   1150] |  -0.762|   -0.762|-807.006| -807.006|    80.74%|   0:00:02.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:07   1151] |  -0.762|   -0.762|-806.760| -806.760|    80.81%|   0:00:01.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:08   1152] |  -0.762|   -0.762|-806.717| -806.717|    80.82%|   0:00:01.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:08   1152] |  -0.762|   -0.762|-806.643| -806.643|    80.82%|   0:00:00.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:08   1152] |  -0.760|   -0.760|-806.581| -806.581|    80.82%|   0:00:00.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:09   1153] |  -0.760|   -0.760|-806.391| -806.391|    80.84%|   0:00:01.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:10   1154] |  -0.760|   -0.760|-806.287| -806.287|    80.87%|   0:00:01.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:10   1154] |  -0.760|   -0.760|-806.279| -806.279|    80.87%|   0:00:00.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:11   1155] |  -0.760|   -0.760|-806.129| -806.129|    80.91%|   0:00:01.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:12   1155] |  -0.760|   -0.760|-806.122| -806.122|    80.93%|   0:00:01.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:12   1156] |  -0.760|   -0.760|-806.125| -806.125|    80.95%|   0:00:00.0| 1366.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:12   1156] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:13:12   1156] 
[03/22 02:13:12   1156] *** Finish Core Optimize Step (cpu=0:02:37 real=0:07:15 mem=1366.9M) ***
[03/22 02:13:12   1156] Active Path Group: default 
[03/22 02:13:12   1156] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:13:12   1156] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:13:12   1156] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:13:12   1156] |   0.011|   -0.760|   0.000| -806.125|    80.95%|   0:00:00.0| 1366.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_133_/D                     |
[03/22 02:13:12   1156] |   0.018|   -0.760|   0.000| -806.125|    80.95%|   0:00:00.0| 1366.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_20_/D                      |
[03/22 02:13:12   1156] |   0.018|   -0.760|   0.000| -806.125|    80.95%|   0:00:00.0| 1366.9M|   WC_VIEW|  default| psum_mem_instance/Q_reg_20_/D                      |
[03/22 02:13:12   1156] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:13:12   1156] 
[03/22 02:13:12   1156] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1366.9M) ***
[03/22 02:13:12   1156] 
[03/22 02:13:12   1156] *** Finished Optimize Step Cumulative (cpu=0:02:37 real=0:07:15 mem=1366.9M) ***
[03/22 02:13:12   1156] ** GigaOpt Optimizer WNS Slack -0.760 TNS Slack -806.125 Density 80.95
[03/22 02:13:12   1156] Placement Snapshot: Density distribution:
[03/22 02:13:12   1156] [1.00 -  +++]: 0 (0.00%)
[03/22 02:13:12   1156] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:13:12   1156] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:13:12   1156] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:13:12   1156] [0.80 - 0.85]: 1 (0.23%)
[03/22 02:13:12   1156] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:13:12   1156] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:13:12   1156] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:13:12   1156] [0.60 - 0.65]: 2 (0.45%)
[03/22 02:13:12   1156] [0.55 - 0.60]: 9 (2.04%)
[03/22 02:13:12   1156] [0.50 - 0.55]: 19 (4.31%)
[03/22 02:13:12   1156] [0.45 - 0.50]: 29 (6.58%)
[03/22 02:13:12   1156] [0.40 - 0.45]: 26 (5.90%)
[03/22 02:13:12   1156] [0.35 - 0.40]: 27 (6.12%)
[03/22 02:13:12   1156] [0.30 - 0.35]: 18 (4.08%)
[03/22 02:13:12   1156] [0.25 - 0.30]: 22 (4.99%)
[03/22 02:13:12   1156] [0.20 - 0.25]: 50 (11.34%)
[03/22 02:13:12   1156] [0.15 - 0.20]: 86 (19.50%)
[03/22 02:13:12   1156] [0.10 - 0.15]: 75 (17.01%)
[03/22 02:13:12   1156] [0.05 - 0.10]: 46 (10.43%)
[03/22 02:13:12   1156] [0.00 - 0.05]: 27 (6.12%)
[03/22 02:13:12   1156] Begin: Area Reclaim Optimization
[03/22 02:13:13   1157] Reclaim Optimization WNS Slack -0.760  TNS Slack -806.125 Density 80.95
[03/22 02:13:13   1157] +----------+---------+--------+--------+------------+--------+
[03/22 02:13:13   1157] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:13:13   1157] +----------+---------+--------+--------+------------+--------+
[03/22 02:13:13   1157] |    80.95%|        -|  -0.760|-806.125|   0:00:00.0| 1366.9M|
[03/22 02:13:14   1158] |    80.89%|       35|  -0.760|-806.115|   0:00:01.0| 1366.9M|
[03/22 02:13:20   1164] |    80.52%|      492|  -0.760|-805.622|   0:00:06.0| 1366.9M|
[03/22 02:13:20   1164] |    80.52%|        1|  -0.760|-805.622|   0:00:00.0| 1366.9M|
[03/22 02:13:20   1164] |    80.52%|        0|  -0.760|-805.622|   0:00:00.0| 1366.9M|
[03/22 02:13:20   1164] +----------+---------+--------+--------+------------+--------+
[03/22 02:13:20   1164] Reclaim Optimization End WNS Slack -0.760  TNS Slack -805.622 Density 80.52
[03/22 02:13:20   1164] 
[03/22 02:13:20   1164] ** Summary: Restruct = 0 Buffer Deletion = 15 Declone = 23 Resize = 397 **
[03/22 02:13:20   1164] --------------------------------------------------------------
[03/22 02:13:20   1164] |                                   | Total     | Sequential |
[03/22 02:13:20   1164] --------------------------------------------------------------
[03/22 02:13:20   1164] | Num insts resized                 |     396  |       0    |
[03/22 02:13:20   1164] | Num insts undone                  |      96  |       0    |
[03/22 02:13:20   1164] | Num insts Downsized               |     396  |       0    |
[03/22 02:13:20   1164] | Num insts Samesized               |       0  |       0    |
[03/22 02:13:20   1164] | Num insts Upsized                 |       0  |       0    |
[03/22 02:13:20   1164] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 02:13:20   1164] --------------------------------------------------------------
[03/22 02:13:20   1164] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:13:20   1164] Layer 7 has 346 constrained nets 
[03/22 02:13:20   1164] **** End NDR-Layer Usage Statistics ****
[03/22 02:13:20   1164] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:08.0) **
[03/22 02:13:20   1164] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:08, mem=1364.48M, totSessionCpu=0:19:24).
[03/22 02:13:20   1164] Placement Snapshot: Density distribution:
[03/22 02:13:20   1164] [1.00 -  +++]: 0 (0.00%)
[03/22 02:13:20   1164] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:13:20   1164] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:13:20   1164] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:13:20   1164] [0.80 - 0.85]: 1 (0.23%)
[03/22 02:13:20   1164] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:13:20   1164] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:13:20   1164] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:13:20   1164] [0.60 - 0.65]: 2 (0.45%)
[03/22 02:13:20   1164] [0.55 - 0.60]: 9 (2.04%)
[03/22 02:13:20   1164] [0.50 - 0.55]: 19 (4.31%)
[03/22 02:13:20   1164] [0.45 - 0.50]: 29 (6.58%)
[03/22 02:13:20   1164] [0.40 - 0.45]: 27 (6.12%)
[03/22 02:13:20   1164] [0.35 - 0.40]: 26 (5.90%)
[03/22 02:13:20   1164] [0.30 - 0.35]: 18 (4.08%)
[03/22 02:13:20   1164] [0.25 - 0.30]: 22 (4.99%)
[03/22 02:13:20   1164] [0.20 - 0.25]: 55 (12.47%)
[03/22 02:13:20   1164] [0.15 - 0.20]: 95 (21.54%)
[03/22 02:13:20   1164] [0.10 - 0.15]: 77 (17.46%)
[03/22 02:13:20   1164] [0.05 - 0.10]: 39 (8.84%)
[03/22 02:13:20   1164] [0.00 - 0.05]: 18 (4.08%)
[03/22 02:13:20   1164] *** Starting refinePlace (0:19:24 mem=1364.5M) ***
[03/22 02:13:20   1164] Total net bbox length = 4.288e+05 (1.952e+05 2.336e+05) (ext = 2.204e+04)
[03/22 02:13:20   1164] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:13:20   1164] default core: bins with density >  0.75 = 68.4 % ( 331 / 484 )
[03/22 02:13:20   1164] Density distribution unevenness ratio = 8.002%
[03/22 02:13:20   1164] RPlace IncrNP: Rollback Lev = -3
[03/22 02:13:20   1164] RPlace: Density =1.077778, incremental np is triggered.
[03/22 02:13:20   1164] nrCritNet: 1.95% ( 511 / 26197 ) cutoffSlk: -776.3ps stdDelay: 14.2ps
[03/22 02:13:29   1173] default core: bins with density >  0.75 = 71.7 % ( 347 / 484 )
[03/22 02:13:29   1173] Density distribution unevenness ratio = 7.226%
[03/22 02:13:29   1173] RPlace postIncrNP: Density = 1.077778 -> 0.998889.
[03/22 02:13:29   1173] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:13:29   1173] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:13:29   1173] [1.05 - 1.10] :	 6 (1.24%) -> 0 (0.00%)
[03/22 02:13:29   1173] [1.00 - 1.05] :	 15 (3.10%) -> 0 (0.00%)
[03/22 02:13:29   1173] [0.95 - 1.00] :	 41 (8.47%) -> 26 (5.37%)
[03/22 02:13:29   1173] [0.90 - 0.95] :	 85 (17.56%) -> 106 (21.90%)
[03/22 02:13:29   1173] [0.85 - 0.90] :	 95 (19.63%) -> 117 (24.17%)
[03/22 02:13:29   1173] [0.80 - 0.85] :	 63 (13.02%) -> 64 (13.22%)
[03/22 02:13:29   1173] [CPU] RefinePlace/IncrNP (cpu=0:00:08.7, real=0:00:09.0, mem=1384.7MB) @(0:19:25 - 0:19:33).
[03/22 02:13:29   1173] Move report: incrNP moves 17226 insts, mean move: 4.85 um, max move: 58.60 um
[03/22 02:13:29   1173] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1289_0): (30.20, 290.80) --> (70.80, 272.80)
[03/22 02:13:29   1173] Move report: Timing Driven Placement moves 17226 insts, mean move: 4.85 um, max move: 58.60 um
[03/22 02:13:29   1173] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1289_0): (30.20, 290.80) --> (70.80, 272.80)
[03/22 02:13:29   1173] 	Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 1384.7MB
[03/22 02:13:29   1173] Starting refinePlace ...
[03/22 02:13:29   1173] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:13:29   1173] default core: bins with density >  0.75 = 67.1 % ( 325 / 484 )
[03/22 02:13:29   1173] Density distribution unevenness ratio = 7.185%
[03/22 02:13:29   1173]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:13:29   1173] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1384.7MB) @(0:19:33 - 0:19:34).
[03/22 02:13:29   1173] Move report: preRPlace moves 9778 insts, mean move: 0.79 um, max move: 6.40 um
[03/22 02:13:29   1173] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U947): (361.80, 231.40) --> (360.80, 226.00)
[03/22 02:13:29   1173] 	Length: 12 sites, height: 1 rows, site name: core, cell type: OAI22D2
[03/22 02:13:29   1173] Move report: Detail placement moves 9778 insts, mean move: 0.79 um, max move: 6.40 um
[03/22 02:13:29   1173] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U947): (361.80, 231.40) --> (360.80, 226.00)
[03/22 02:13:29   1173] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1384.7MB
[03/22 02:13:29   1173] Statistics of distance of Instance movement in refine placement:
[03/22 02:13:29   1173]   maximum (X+Y) =        58.60 um
[03/22 02:13:29   1173]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1289_0) with max move: (30.2, 290.8) -> (70.8, 272.8)
[03/22 02:13:29   1173]   mean    (X+Y) =         4.90 um
[03/22 02:13:29   1173] Total instances flipped for legalization: 19
[03/22 02:13:29   1173] Summary Report:
[03/22 02:13:29   1173] Instances move: 17442 (out of 24194 movable)
[03/22 02:13:29   1173] Mean displacement: 4.90 um
[03/22 02:13:29   1173] Max displacement: 58.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1289_0) (30.2, 290.8) -> (70.8, 272.8)
[03/22 02:13:29   1173] 	Length: 14 sites, height: 1 rows, site name: core, cell type: AO21D4
[03/22 02:13:29   1173] Total instances moved : 17442
[03/22 02:13:29   1173] Total net bbox length = 4.297e+05 (1.958e+05 2.339e+05) (ext = 2.196e+04)
[03/22 02:13:29   1173] Runtime: CPU: 0:00:09.3 REAL: 0:00:09.0 MEM: 1384.7MB
[03/22 02:13:29   1173] [CPU] RefinePlace/total (cpu=0:00:09.3, real=0:00:09.0, mem=1384.7MB) @(0:19:24 - 0:19:34).
[03/22 02:13:29   1173] *** Finished refinePlace (0:19:34 mem=1384.7M) ***
[03/22 02:13:30   1174] Finished re-routing un-routed nets (0:00:00.2 1384.7M)
[03/22 02:13:30   1174] 
[03/22 02:13:31   1175] 
[03/22 02:13:31   1175] Density : 0.8052
[03/22 02:13:31   1175] Max route overflow : 0.0000
[03/22 02:13:31   1175] 
[03/22 02:13:31   1175] 
[03/22 02:13:31   1175] *** Finish Physical Update (cpu=0:00:11.3 real=0:00:11.0 mem=1384.7M) ***
[03/22 02:13:32   1176] ** GigaOpt Optimizer WNS Slack -0.826 TNS Slack -821.745 Density 80.52
[03/22 02:13:32   1176] Skipped Place ECO bump recovery (WNS opt)
[03/22 02:13:32   1176] Optimizer WNS Pass 3
[03/22 02:13:32   1176] Active Path Group: reg2reg  
[03/22 02:13:32   1176] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:13:32   1176] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:13:32   1176] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:13:32   1176] |  -0.826|   -0.826|-821.745| -821.745|    80.52%|   0:00:00.0| 1384.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/22 02:13:32   1176] |  -0.789|   -0.789|-819.117| -819.117|    80.52%|   0:00:00.0| 1384.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/22 02:13:33   1177] |  -0.780|   -0.780|-818.268| -818.268|    80.52%|   0:00:01.0| 1384.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 02:13:35   1179] |  -0.775|   -0.775|-814.638| -814.638|    80.53%|   0:00:02.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
[03/22 02:13:41   1185] |  -0.773|   -0.773|-812.972| -812.972|    80.54%|   0:00:06.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:45   1189] |  -0.774|   -0.774|-812.413| -812.413|    80.56%|   0:00:04.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
[03/22 02:13:45   1189] |  -0.771|   -0.771|-812.360| -812.360|    80.56%|   0:00:00.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:51   1195] |  -0.772|   -0.772|-810.565| -810.565|    80.58%|   0:00:06.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
[03/22 02:13:51   1195] |  -0.771|   -0.771|-810.660| -810.660|    80.58%|   0:00:00.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_17_/D   |
[03/22 02:13:52   1196] |  -0.769|   -0.769|-810.343| -810.343|    80.58%|   0:00:01.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:57   1201] |  -0.769|   -0.769|-810.045| -810.045|    80.59%|   0:00:05.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:58   1202] |  -0.769|   -0.769|-810.005| -810.005|    80.59%|   0:00:01.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:13:59   1203] |  -0.765|   -0.765|-809.549| -809.549|    80.65%|   0:00:01.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:08   1212] |  -0.762|   -0.762|-808.473| -808.473|    80.66%|   0:00:09.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:14:34   1238] |  -0.763|   -0.763|-807.386| -807.386|    80.72%|   0:00:26.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:37   1241] |  -0.763|   -0.763|-806.920| -806.920|    80.73%|   0:00:03.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:38   1242] |  -0.763|   -0.763|-806.598| -806.598|    80.83%|   0:00:01.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:40   1244] |  -0.761|   -0.761|-806.204| -806.204|    80.85%|   0:00:02.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:14:44   1248] |  -0.761|   -0.761|-805.495| -805.495|    80.86%|   0:00:04.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:14:44   1248] |  -0.761|   -0.761|-805.452| -805.452|    80.86%|   0:00:00.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:14:46   1250] |  -0.757|   -0.757|-804.878| -804.878|    80.89%|   0:00:02.0| 1376.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:48   1252] |  -0.757|   -0.757|-804.225| -804.225|    80.92%|   0:00:02.0| 1372.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:49   1253] |  -0.757|   -0.757|-804.193| -804.193|    80.93%|   0:00:01.0| 1372.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:53   1257] |  -0.758|   -0.758|-804.070| -804.070|    81.06%|   0:00:04.0| 1372.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 02:14:54   1258] |  -0.757|   -0.757|-803.992| -803.992|    81.07%|   0:00:01.0| 1372.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:57   1261] |  -0.758|   -0.758|-803.203| -803.203|    81.12%|   0:00:03.0| 1372.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:58   1262] |  -0.758|   -0.758|-803.073| -803.073|    81.16%|   0:00:01.0| 1372.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:14:58   1262] |  -0.756|   -0.756|-803.027| -803.027|    81.17%|   0:00:00.0| 1372.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:04   1268] |  -0.756|   -0.756|-802.550| -802.550|    81.17%|   0:00:06.0| 1368.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:05   1269] |  -0.756|   -0.756|-802.449| -802.449|    81.18%|   0:00:01.0| 1368.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:06   1269] |  -0.756|   -0.756|-802.317| -802.317|    81.25%|   0:00:01.0| 1368.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:06   1270] |  -0.756|   -0.756|-801.941| -801.941|    81.27%|   0:00:00.0| 1368.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:07   1271] |  -0.756|   -0.756|-801.916| -801.916|    81.28%|   0:00:01.0| 1368.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:07   1271] |  -0.756|   -0.756|-801.911| -801.911|    81.29%|   0:00:00.0| 1368.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:08   1271] Analyzing useful skew in preCTS mode ...
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/22 02:15:08   1271] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/22 02:15:08   1271]  ** Useful skew failure reasons **
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:08   1271] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:15:34   1297] |  -0.750|   -0.750|-804.326| -804.568|    81.36%|   0:00:27.0| 1372.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:38   1302] |  -0.750|   -0.750|-804.037| -804.279|    81.38%|   0:00:04.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:40   1304] |  -0.750|   -0.750|-803.907| -804.149|    81.38%|   0:00:02.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:15:42   1306] |  -0.749|   -0.749|-803.330| -803.572|    81.60%|   0:00:02.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:15:49   1312] |  -0.749|   -0.749|-802.189| -802.431|    81.61%|   0:00:07.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:15:52   1316] |  -0.749|   -0.749|-801.854| -802.096|    81.62%|   0:00:03.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:15:52   1316] |  -0.748|   -0.748|-801.844| -802.086|    81.62%|   0:00:00.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:15:59   1322] |  -0.748|   -0.748|-801.141| -801.383|    81.62%|   0:00:07.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:00   1324] |  -0.748|   -0.748|-800.937| -801.179|    81.78%|   0:00:01.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:03   1326] |  -0.747|   -0.747|-800.722| -800.964|    81.83%|   0:00:03.0| 1369.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 02:16:10   1334] |  -0.747|   -0.747|-800.252| -800.494|    81.85%|   0:00:07.0| 1370.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:10   1334] |  -0.747|   -0.747|-800.230| -800.472|    81.84%|   0:00:00.0| 1370.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:11   1335] |  -0.747|   -0.747|-800.136| -800.378|    81.96%|   0:00:01.0| 1370.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:12   1336] |  -0.747|   -0.747|-800.129| -800.371|    81.97%|   0:00:01.0| 1371.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:15   1338] |  -0.747|   -0.747|-799.926| -800.168|    82.02%|   0:00:03.0| 1371.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:16   1339] |  -0.747|   -0.747|-799.582| -799.824|    82.06%|   0:00:01.0| 1371.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:16   1339] Analyzing useful skew in preCTS mode ...
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/22 02:16:16   1340] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/22 02:16:16   1340]  ** Useful skew failure reasons **
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340]  ** Useful skew failure reasons **
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340]  ** Useful skew failure reasons **
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:16   1340] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:16:33   1356] |  -0.743|   -0.743|-800.471| -801.028|    82.10%|   0:00:17.0| 1373.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:35   1358] |  -0.743|   -0.743|-800.378| -800.936|    82.10%|   0:00:02.0| 1373.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:36   1359] |  -0.742|   -0.742|-800.032| -800.589|    82.27%|   0:00:01.0| 1374.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 02:16:42   1366] |  -0.742|   -0.742|-799.833| -800.390|    82.27%|   0:00:06.0| 1375.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 02:16:43   1366] |  -0.742|   -0.742|-799.659| -800.216|    82.27%|   0:00:01.0| 1375.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 02:16:44   1367] |  -0.741|   -0.741|-799.253| -799.810|    82.37%|   0:00:01.0| 1375.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:54   1377] |  -0.740|   -0.740|-798.185| -798.742|    82.40%|   0:00:10.0| 1375.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:16:54   1378] |  -0.740|   -0.740|-797.959| -798.516|    82.40%|   0:00:00.0| 1375.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:56   1379] |  -0.740|   -0.740|-797.615| -798.172|    82.41%|   0:00:02.0| 1376.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:16:57   1381] |  -0.739|   -0.739|-797.343| -797.900|    82.50%|   0:00:01.0| 1376.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:02   1385] |  -0.739|   -0.739|-796.954| -797.512|    82.51%|   0:00:05.0| 1376.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:02   1385] |  -0.739|   -0.739|-796.895| -797.452|    82.51%|   0:00:00.0| 1376.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:03   1386] |  -0.738|   -0.738|-796.828| -797.385|    82.59%|   0:00:01.0| 1376.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_12_/D   |
[03/22 02:17:10   1393] |  -0.738|   -0.738|-796.059| -796.616|    82.66%|   0:00:07.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:17   1400] |  -0.738|   -0.738|-795.504| -796.062|    82.66%|   0:00:07.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:18   1401] |  -0.738|   -0.738|-795.465| -796.023|    82.66%|   0:00:01.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:19   1403] |  -0.737|   -0.737|-795.286| -795.843|    82.75%|   0:00:01.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:21   1404] |  -0.737|   -0.737|-795.091| -795.648|    82.77%|   0:00:02.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:21   1404] |  -0.737|   -0.737|-794.726| -795.283|    82.77%|   0:00:00.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:22   1405] |  -0.737|   -0.737|-794.720| -795.278|    82.79%|   0:00:01.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:23   1406] |  -0.737|   -0.737|-794.724| -795.281|    82.83%|   0:00:01.0| 1377.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:27   1411] |  -0.737|   -0.737|-793.881| -794.438|    82.95%|   0:00:04.0| 1379.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:32   1415] |  -0.737|   -0.737|-793.559| -794.117|    83.00%|   0:00:05.0| 1379.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:33   1416] |  -0.737|   -0.737|-793.554| -794.111|    83.00%|   0:00:01.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:34   1417] |  -0.737|   -0.737|-793.479| -794.036|    83.03%|   0:00:01.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:34   1418] |  -0.737|   -0.737|-792.695| -793.252|    83.04%|   0:00:00.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:17:35   1418] Analyzing useful skew in preCTS mode ...
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/22 02:17:35   1418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/22 02:17:35   1418]  ** Useful skew failure reasons **
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418]  ** Useful skew failure reasons **
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418]  ** Useful skew failure reasons **
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:35   1418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:17:52   1436] |  -0.733|   -0.733|-795.857| -796.752|    83.06%|   0:00:18.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:56   1439] |  -0.733|   -0.733|-795.570| -796.464|    83.06%|   0:00:04.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:17:58   1442] |  -0.732|   -0.732|-794.580| -795.475|    83.25%|   0:00:02.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:18:02   1445] |  -0.732|   -0.732|-794.189| -795.084|    83.26%|   0:00:04.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:08   1451] |  -0.732|   -0.732|-793.675| -794.570|    83.28%|   0:00:06.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:09   1452] |  -0.732|   -0.732|-793.520| -794.415|    83.29%|   0:00:01.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:10   1453] |  -0.732|   -0.732|-793.310| -794.205|    83.37%|   0:00:01.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:12   1456] |  -0.732|   -0.732|-792.677| -793.571|    83.42%|   0:00:02.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:14   1457] |  -0.731|   -0.731|-792.345| -793.240|    83.47%|   0:00:02.0| 1378.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:19   1462] |  -0.731|   -0.731|-792.125| -793.020|    83.58%|   0:00:05.0| 1379.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:19   1463] |  -0.731|   -0.731|-791.972| -792.867|    83.58%|   0:00:00.0| 1379.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:20   1463] |  -0.731|   -0.731|-791.959| -792.854|    83.59%|   0:00:01.0| 1379.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:21   1464] |  -0.732|   -0.732|-791.647| -792.542|    83.63%|   0:00:01.0| 1379.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:22   1465] Analyzing useful skew in preCTS mode ...
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/22 02:18:22   1465] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/22 02:18:22   1465]  ** Useful skew failure reasons **
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465]  ** Useful skew failure reasons **
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465]  ** Useful skew failure reasons **
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:22   1465] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:31   1474] |  -0.728|   -0.728|-793.959| -795.191|    83.66%|   0:00:10.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:32   1475] |  -0.727|   -0.727|-793.826| -795.058|    83.67%|   0:00:01.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:33   1476] |  -0.727|   -0.727|-793.745| -794.978|    83.75%|   0:00:01.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:33   1476] |  -0.727|   -0.727|-793.685| -794.917|    83.79%|   0:00:00.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:37   1480] |  -0.727|   -0.727|-793.373| -794.605|    83.92%|   0:00:04.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:18:37   1481] Analyzing useful skew in preCTS mode ...
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/22 02:18:37   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/22 02:18:37   1481]  ** Useful skew failure reasons **
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:37   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481]  ** Useful skew failure reasons **
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481]  ** Useful skew failure reasons **
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:38   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:50   1493] |  -0.723|   -0.723|-796.204| -797.681|    83.93%|   0:00:13.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:18:53   1497] |  -0.723|   -0.723|-795.787| -797.264|    83.94%|   0:00:03.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:18:54   1497] |  -0.723|   -0.723|-795.686| -797.163|    83.94%|   0:00:01.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:18:55   1498] |  -0.723|   -0.723|-795.036| -796.512|    84.01%|   0:00:01.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:18:55   1498] |  -0.723|   -0.723|-794.776| -796.252|    84.03%|   0:00:00.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:18:55   1499] |  -0.723|   -0.723|-794.712| -796.189|    84.04%|   0:00:00.0| 1382.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:18:56   1499] Analyzing useful skew in preCTS mode ...
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/22 02:18:56   1499] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/22 02:18:56   1499]  ** Useful skew failure reasons **
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499]  ** Useful skew failure reasons **
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499]  ** Useful skew failure reasons **
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:18:56   1499] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:11   1514] |  -0.723|   -0.723|-797.803| -799.378|    84.06%|   0:00:16.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:19:11   1514] |  -0.720|   -0.720|-797.689| -799.264|    84.06%|   0:00:00.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:19:11   1514] |  -0.720|   -0.720|-797.596| -799.171|    84.05%|   0:00:00.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:19:12   1515] |  -0.719|   -0.719|-797.497| -799.072|    84.13%|   0:00:01.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:19:13   1516] |  -0.719|   -0.719|-797.263| -798.838|    84.21%|   0:00:01.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:19:13   1517] |  -0.718|   -0.718|-797.044| -798.619|    84.21%|   0:00:00.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:19   1522] |  -0.718|   -0.718|-796.429| -798.004|    84.21%|   0:00:06.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:19:20   1523] |  -0.718|   -0.718|-796.216| -797.791|    84.21%|   0:00:01.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:20   1524] |  -0.717|   -0.717|-796.133| -797.709|    84.26%|   0:00:00.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:28   1531] |  -0.717|   -0.717|-795.384| -796.959|    84.27%|   0:00:08.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:28   1531] |  -0.717|   -0.717|-795.235| -796.810|    84.27%|   0:00:00.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:29   1532] |  -0.716|   -0.716|-794.856| -796.431|    84.31%|   0:00:01.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:19:30   1533] |  -0.716|   -0.716|-794.323| -795.898|    84.34%|   0:00:01.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:19:30   1533] |  -0.717|   -0.717|-794.148| -795.724|    84.37%|   0:00:00.0| 1383.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:19:31   1534] Analyzing useful skew in preCTS mode ...
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/22 02:19:31   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/22 02:19:31   1534]  ** Useful skew failure reasons **
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534]  ** Useful skew failure reasons **
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534]  ** Useful skew failure reasons **
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:31   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:44   1547] |  -0.714|   -0.714|-796.564| -798.187|    84.38%|   0:00:14.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:19:46   1549] |  -0.714|   -0.714|-796.408| -798.032|    84.39%|   0:00:02.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:19:47   1550] |  -0.713|   -0.713|-796.042| -797.665|    84.48%|   0:00:01.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:52   1555] |  -0.713|   -0.713|-795.636| -797.260|    84.48%|   0:00:05.0| 1384.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:53   1556] |  -0.713|   -0.713|-795.153| -796.776|    84.48%|   0:00:01.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:19:53   1557] |  -0.713|   -0.713|-795.118| -796.742|    84.54%|   0:00:00.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/D   |
[03/22 02:19:54   1557] |  -0.713|   -0.713|-795.111| -796.734|    84.55%|   0:00:01.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:19:54   1557] |  -0.713|   -0.713|-795.106| -796.729|    84.56%|   0:00:00.0| 1383.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:19:57   1560] |  -0.713|   -0.713|-794.493| -796.116|    84.63%|   0:00:03.0| 1384.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:19:58   1561] |  -0.713|   -0.713|-793.815| -795.438|    84.68%|   0:00:01.0| 1384.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:19:58   1562] |  -0.713|   -0.713|-793.803| -795.426|    84.68%|   0:00:00.0| 1384.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:19:59   1562] Analyzing useful skew in preCTS mode ...
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/22 02:19:59   1562] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/22 02:19:59   1562]  ** Useful skew failure reasons **
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562]  ** Useful skew failure reasons **
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562]  ** Useful skew failure reasons **
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:19:59   1562] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:09   1572] |  -0.710|   -0.710|-796.284| -798.103|    84.68%|   0:00:11.0| 1384.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:20:13   1576] |  -0.710|   -0.710|-795.867| -797.685|    84.68%|   0:00:04.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:20:14   1577] |  -0.710|   -0.710|-795.754| -797.573|    84.82%|   0:00:01.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:19   1583] |  -0.710|   -0.710|-795.419| -797.237|    84.87%|   0:00:05.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:20:20   1583] |  -0.710|   -0.710|-795.388| -797.206|    84.87%|   0:00:01.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:20   1583] |  -0.710|   -0.710|-795.138| -796.956|    84.87%|   0:00:00.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:20   1583] |  -0.710|   -0.710|-794.872| -796.690|    84.88%|   0:00:00.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:23   1586] |  -0.710|   -0.710|-794.757| -796.575|    84.94%|   0:00:03.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:23   1586] |  -0.709|   -0.709|-794.563| -796.381|    84.95%|   0:00:00.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:24   1587] |  -0.709|   -0.709|-794.477| -796.295|    84.96%|   0:00:01.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:29   1593] |  -0.709|   -0.709|-794.193| -796.012|    84.96%|   0:00:05.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:30   1593] |  -0.709|   -0.709|-794.161| -795.980|    84.96%|   0:00:01.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:33   1596] |  -0.709|   -0.709|-793.186| -795.004|    85.08%|   0:00:03.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:34   1597] |  -0.709|   -0.709|-793.090| -794.908|    85.11%|   0:00:01.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:35   1598] Analyzing useful skew in preCTS mode ...
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/22 02:20:35   1598] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/22 02:20:35   1598]  ** Useful skew failure reasons **
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598]  ** Useful skew failure reasons **
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598]  ** Useful skew failure reasons **
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:35   1598] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:20:40   1604] |  -0.706|   -0.706|-795.147| -797.015|    85.11%|   0:00:06.0| 1393.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:42   1605] |  -0.706|   -0.706|-795.089| -796.957|    85.12%|   0:00:02.0| 1394.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:20:43   1606] |  -0.705|   -0.705|-794.354| -796.222|    85.21%|   0:00:01.0| 1394.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:50   1613] |  -0.705|   -0.705|-793.917| -795.784|    85.21%|   0:00:07.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:50   1614] |  -0.705|   -0.705|-793.912| -795.779|    85.21%|   0:00:00.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:20:51   1614] |  -0.704|   -0.704|-793.671| -795.538|    85.26%|   0:00:01.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:00   1623] |  -0.705|   -0.705|-792.808| -794.675|    85.26%|   0:00:09.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:21:00   1623] |  -0.704|   -0.704|-792.847| -794.715|    85.28%|   0:00:00.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:03   1626] |  -0.705|   -0.705|-792.662| -794.530|    85.31%|   0:00:03.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:04   1627] |  -0.705|   -0.705|-792.460| -794.328|    85.34%|   0:00:01.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:05   1628] Analyzing useful skew in preCTS mode ...
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/22 02:21:05   1628] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/22 02:21:05   1628]  ** Useful skew failure reasons **
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628]  ** Useful skew failure reasons **
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628]  ** Useful skew failure reasons **
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:05   1628] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:17   1640] |  -0.702|   -0.702|-794.618| -796.636|    85.38%|   0:00:13.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 02:21:18   1641] |  -0.701|   -0.701|-794.260| -796.277|    85.47%|   0:00:01.0| 1395.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/22 02:21:24   1647] |  -0.701|   -0.701|-793.813| -795.831|    85.50%|   0:00:06.0| 1396.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:24   1647] |  -0.701|   -0.701|-793.399| -795.416|    85.52%|   0:00:00.0| 1396.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:21:30   1653] |  -0.701|   -0.701|-792.981| -794.999|    85.52%|   0:00:06.0| 1397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:21:31   1654] |  -0.701|   -0.701|-792.753| -794.771|    85.52%|   0:00:01.0| 1397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:21:31   1654] |  -0.701|   -0.701|-792.708| -794.726|    85.52%|   0:00:00.0| 1397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:21:32   1655] |  -0.701|   -0.701|-792.704| -794.722|    85.53%|   0:00:01.0| 1397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:21:33   1656] |  -0.701|   -0.701|-792.526| -794.544|    85.55%|   0:00:01.0| 1397.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:21:33   1656] Analyzing useful skew in preCTS mode ...
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/22 02:21:33   1656] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/22 02:21:33   1656]  ** Useful skew failure reasons **
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656]  ** Useful skew failure reasons **
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656]  ** Useful skew failure reasons **
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:33   1656] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:44   1667] |  -0.698|   -0.698|-793.907| -796.120|    85.54%|   0:00:11.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:45   1668] |  -0.698|   -0.698|-793.843| -796.056|    85.54%|   0:00:01.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:45   1668] |  -0.698|   -0.698|-793.842| -796.055|    85.54%|   0:00:00.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:21:46   1669] |  -0.698|   -0.698|-793.535| -795.747|    85.60%|   0:00:01.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:21:46   1669] |  -0.698|   -0.698|-793.474| -795.686|    85.61%|   0:00:00.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:21:48   1671] |  -0.698|   -0.698|-793.436| -795.648|    85.65%|   0:00:02.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:21:49   1672] |  -0.698|   -0.698|-793.341| -795.554|    85.66%|   0:00:01.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:21:49   1672] |  -0.698|   -0.698|-793.311| -795.523|    85.67%|   0:00:00.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:21:49   1672] Analyzing useful skew in preCTS mode ...
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/22 02:21:49   1672] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/22 02:21:49   1672]  ** Useful skew failure reasons **
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672]  ** Useful skew failure reasons **
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672]  ** Useful skew failure reasons **
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:21:49   1672] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:02   1685] |  -0.695|   -0.695|-796.192| -798.504|    85.66%|   0:00:13.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:22:02   1685] |  -0.694|   -0.694|-796.098| -798.411|    85.66%|   0:00:00.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_18_/D   |
[03/22 02:22:06   1689] |  -0.694|   -0.694|-796.071| -798.383|    85.67%|   0:00:04.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/22 02:22:08   1691] |  -0.694|   -0.694|-796.100| -798.412|    85.73%|   0:00:02.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:09   1692] |  -0.694|   -0.694|-795.909| -798.221|    85.74%|   0:00:01.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:12   1695] |  -0.694|   -0.694|-795.715| -798.027|    85.74%|   0:00:03.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:12   1695] |  -0.694|   -0.694|-795.709| -798.021|    85.74%|   0:00:00.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:13   1696] |  -0.694|   -0.694|-795.584| -797.896|    85.74%|   0:00:01.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:13   1696] |  -0.694|   -0.694|-795.583| -797.895|    85.74%|   0:00:00.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:17   1700] |  -0.694|   -0.694|-794.464| -796.776|    85.75%|   0:00:04.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:18   1701] |  -0.694|   -0.694|-794.321| -796.634|    85.76%|   0:00:01.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:18   1701] Analyzing useful skew in preCTS mode ...
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/22 02:22:18   1701] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/22 02:22:18   1701]  ** Useful skew failure reasons **
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701]  ** Useful skew failure reasons **
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701]  ** Useful skew failure reasons **
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:18   1701] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:22:28   1711] |  -0.692|   -0.692|-797.531| -799.994|    85.76%|   0:00:10.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:22:29   1712] |  -0.691|   -0.691|-797.428| -799.891|    85.80%|   0:00:01.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:22:29   1712] |  -0.691|   -0.691|-797.382| -799.846|    85.82%|   0:00:00.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:22:32   1715] |  -0.690|   -0.690|-797.254| -799.717|    85.84%|   0:00:03.0| 1398.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:53   1736] |  -0.691|   -0.691|-795.119| -797.583|    85.99%|   0:00:21.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:22:54   1737] |  -0.690|   -0.690|-795.102| -797.565|    85.99%|   0:00:01.0| 1405.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:57   1740] |  -0.690|   -0.690|-795.061| -797.524|    85.99%|   0:00:03.0| 1401.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:57   1740] |  -0.690|   -0.690|-795.003| -797.466|    85.99%|   0:00:00.0| 1401.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:58   1741] |  -0.690|   -0.690|-794.883| -797.346|    86.01%|   0:00:01.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:22:58   1741] |  -0.690|   -0.690|-794.618| -797.082|    86.02%|   0:00:00.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:23:00   1743] |  -0.690|   -0.690|-794.498| -796.962|    86.03%|   0:00:02.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:23:07   1750] |  -0.690|   -0.690|-793.636| -796.100|    86.11%|   0:00:07.0| 1404.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/D   |
[03/22 02:23:07   1750] Analyzing useful skew in preCTS mode ...
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/22 02:23:07   1750] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/22 02:23:08   1750]  ** Useful skew failure reasons **
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750]  ** Useful skew failure reasons **
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750]  ** Useful skew failure reasons **
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:08   1750] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:17   1758] |  -0.687|   -0.687|-795.631| -798.339|    86.12%|   0:00:10.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:23:20   1760] |  -0.687|   -0.687|-795.586| -798.294|    86.12%|   0:00:03.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:23:20   1761] |  -0.687|   -0.687|-795.288| -797.995|    86.14%|   0:00:00.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:23:26   1766] |  -0.687|   -0.687|-795.144| -797.852|    86.14%|   0:00:06.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:23:27   1767] |  -0.687|   -0.687|-795.026| -797.734|    86.15%|   0:00:01.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:23:29   1769] Analyzing useful skew in preCTS mode ...
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/22 02:23:29   1769] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/22 02:23:29   1769]  ** Useful skew failure reasons **
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769]  ** Useful skew failure reasons **
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769]  ** Useful skew failure reasons **
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:29   1769] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:23:40   1780] |  -0.684|   -0.684|-798.321| -801.036|    86.16%|   0:00:13.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:23:42   1782] |  -0.684|   -0.684|-798.107| -800.822|    86.17%|   0:00:02.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:23:43   1783] |  -0.684|   -0.684|-797.681| -800.396|    86.20%|   0:00:01.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:23:44   1784] |  -0.683|   -0.683|-797.520| -800.234|    86.20%|   0:00:01.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:23:52   1791] |  -0.683|   -0.683|-797.193| -799.907|    86.19%|   0:00:08.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:23:52   1792] |  -0.683|   -0.683|-797.166| -799.880|    86.20%|   0:00:00.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:23:52   1792] |  -0.682|   -0.682|-796.732| -799.446|    86.20%|   0:00:00.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:02   1801] |  -0.682|   -0.682|-796.414| -799.129|    86.20%|   0:00:10.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:03   1802] |  -0.682|   -0.682|-796.338| -799.053|    86.21%|   0:00:01.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:04   1802] |  -0.682|   -0.682|-796.286| -799.001|    86.21%|   0:00:01.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:05   1804] |  -0.681|   -0.681|-796.230| -798.945|    86.22%|   0:00:01.0| 1401.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:11   1809] |  -0.681|   -0.681|-796.089| -798.803|    86.27%|   0:00:06.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:11   1810] |  -0.681|   -0.681|-796.087| -798.801|    86.27%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:12   1810] Analyzing useful skew in preCTS mode ...
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/22 02:24:12   1810] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/22 02:24:12   1810]  ** Useful skew failure reasons **
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810]  ** Useful skew failure reasons **
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810]  ** Useful skew failure reasons **
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:12   1810] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:24   1822] |  -0.679|   -0.679|-799.168| -801.887|    86.27%|   0:00:13.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:24:25   1823] |  -0.679|   -0.679|-798.709| -801.428|    86.31%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:24:25   1823] |  -0.679|   -0.679|-798.637| -801.356|    86.32%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:26   1824] |  -0.679|   -0.679|-798.622| -801.341|    86.32%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:29   1826] |  -0.679|   -0.679|-798.571| -801.290|    86.34%|   0:00:03.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:29   1827] |  -0.679|   -0.679|-798.550| -801.269|    86.36%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:24:30   1828] Analyzing useful skew in preCTS mode ...
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/22 02:24:30   1828] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/22 02:24:30   1828]  ** Useful skew failure reasons **
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828]  ** Useful skew failure reasons **
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828]  ** Useful skew failure reasons **
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:30   1828] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:24:53   1836] |  -0.676|   -0.676|-801.432| -804.155|    86.36%|   0:00:24.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:27:53   1844] |  -0.676|   -0.676|-801.291| -804.013|    86.38%|   0:03:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:27:55   1845] Analyzing useful skew in preCTS mode ...
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/22 02:27:55   1845] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/22 02:27:55   1845]  ** Useful skew failure reasons **
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845]  ** Useful skew failure reasons **
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845]  ** Useful skew failure reasons **
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:55   1845] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:27:59   1850] |  -0.674|   -0.674|-803.285| -806.038|    86.39%|   0:00:06.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/22 02:28:01   1851] |  -0.674|   -0.674|-803.170| -805.922|    86.38%|   0:00:02.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/D   |
[03/22 02:28:01   1852] |  -0.674|   -0.674|-802.930| -805.682|    86.40%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:28:02   1853] |  -0.674|   -0.674|-802.817| -805.569|    86.40%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:28:03   1854] |  -0.674|   -0.674|-802.615| -805.367|    86.41%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:28:04   1854] |  -0.674|   -0.674|-802.614| -805.367|    86.41%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:28:04   1854] Analyzing useful skew in preCTS mode ...
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/22 02:28:04   1854] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/22 02:28:04   1854]  ** Useful skew failure reasons **
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854]  ** Useful skew failure reasons **
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854]  ** Useful skew failure reasons **
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:04   1854] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:12   1863] |  -0.671|   -0.671|-803.156| -806.012|    86.41%|   0:00:08.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:14   1864] |  -0.671|   -0.671|-802.858| -805.714|    86.44%|   0:00:02.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:28:14   1865] |  -0.671|   -0.671|-802.675| -805.531|    86.44%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:28:17   1867] |  -0.671|   -0.671|-802.633| -805.489|    86.47%|   0:00:03.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:28:18   1868] Analyzing useful skew in preCTS mode ...
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/22 02:28:18   1868] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/22 02:28:18   1868]  ** Useful skew failure reasons **
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868]  ** Useful skew failure reasons **
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868]  ** Useful skew failure reasons **
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:18   1868] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:23   1874] |  -0.667|   -0.667|-802.022| -804.933|    86.49%|   0:00:06.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:24   1874] |  -0.667|   -0.667|-801.983| -804.894|    86.49%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:25   1875] |  -0.667|   -0.667|-801.438| -804.349|    86.51%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:26   1876] Analyzing useful skew in preCTS mode ...
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/22 02:28:26   1876] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/22 02:28:26   1876]  ** Useful skew failure reasons **
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876]  ** Useful skew failure reasons **
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876]  ** Useful skew failure reasons **
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:26   1876] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:27   1878] |  -0.662|   -0.662|-799.202| -802.214|    86.51%|   0:00:02.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:31   1882] |  -0.662|   -0.662|-798.444| -801.456|    86.51%|   0:00:04.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:32   1882] |  -0.662|   -0.662|-798.366| -801.378|    86.51%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:33   1883] |  -0.662|   -0.662|-798.338| -801.350|    86.52%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:33   1883] |  -0.662|   -0.662|-798.095| -801.107|    86.52%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:33   1884] Analyzing useful skew in preCTS mode ...
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/22 02:28:33   1884] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/22 02:28:33   1884]  ** Useful skew failure reasons **
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:33   1884] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884]  ** Useful skew failure reasons **
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884]  ** Useful skew failure reasons **
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:34   1884] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:37   1888] |  -0.656|   -0.656|-794.281| -797.392|    86.52%|   0:00:04.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:38   1888] |  -0.656|   -0.656|-794.260| -797.370|    86.52%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:38   1888] |  -0.656|   -0.656|-794.099| -797.210|    86.53%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:28:38   1888] |  -0.656|   -0.656|-793.710| -796.821|    86.53%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:28:39   1889] |  -0.656|   -0.656|-793.633| -796.744|    86.53%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:28:40   1890] |  -0.656|   -0.656|-793.550| -796.661|    86.53%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:28:40   1890] Analyzing useful skew in preCTS mode ...
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/22 02:28:40   1890] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/22 02:28:40   1890]  ** Useful skew failure reasons **
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890]  ** Useful skew failure reasons **
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890]  ** Useful skew failure reasons **
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:40   1890] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:42   1892] |  -0.646|   -0.646|-783.820| -786.979|    86.53%|   0:00:02.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:42   1893] |  -0.646|   -0.646|-783.538| -786.697|    86.53%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:43   1893] |  -0.646|   -0.646|-783.452| -786.611|    86.53%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:43   1893] |  -0.646|   -0.646|-783.451| -786.610|    86.53%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:43   1893] |  -0.646|   -0.646|-783.445| -786.604|    86.54%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:43   1893] Analyzing useful skew in preCTS mode ...
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/22 02:28:43   1893] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/22 02:28:43   1893]  ** Useful skew failure reasons **
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893]  ** Useful skew failure reasons **
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893]  ** Useful skew failure reasons **
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1893] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:43   1894] |  -0.614|   -0.614|-726.460| -729.667|    86.54%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:44   1894] |  -0.613|   -0.613|-724.799| -728.007|    86.54%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:44   1895] |  -0.611|   -0.611|-724.531| -727.738|    86.54%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/D   |
[03/22 02:28:45   1895] |  -0.611|   -0.611|-722.704| -725.911|    86.54%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:46   1896] |  -0.605|   -0.605|-720.699| -723.906|    86.54%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:48   1898] |  -0.605|   -0.605|-718.090| -721.297|    86.55%|   0:00:02.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:48   1898] |  -0.604|   -0.604|-717.153| -720.360|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/22 02:28:48   1898] Analyzing useful skew in preCTS mode ...
[03/22 02:28:48   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/22 02:28:48   1898] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/22 02:28:48   1898]  ** Useful skew failure reasons **
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898]  ** Useful skew failure reasons **
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898]  ** Useful skew failure reasons **
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:48   1898] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:49   1899] |  -0.597|   -0.597|-700.740| -703.947|    86.56%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:50   1900] |  -0.597|   -0.597|-700.282| -703.490|    86.56%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:50   1900] |  -0.596|   -0.596|-699.215| -702.422|    86.57%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:28:50   1900] |  -0.594|   -0.594|-698.826| -702.034|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:50   1900] |  -0.594|   -0.594|-697.563| -700.770|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:50   1900] |  -0.594|   -0.594|-697.317| -700.524|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:50   1901] |  -0.594|   -0.594|-697.254| -700.461|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:50   1901] Analyzing useful skew in preCTS mode ...
[03/22 02:28:51   1901] skewClock did not found any end points to delay or to advance
[03/22 02:28:51   1901]  ** Useful skew failure reasons **
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] skewClock did not found any end points to delay or to advance
[03/22 02:28:51   1901]  ** Useful skew failure reasons **
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] skewClock did not found any end points to delay or to advance
[03/22 02:28:51   1901]  ** Useful skew failure reasons **
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:28:51   1901] skewClock did not found any end points to delay or to advance
[03/22 02:28:51   1901] |  -0.594|   -0.594|-697.254| -700.461|    86.56%|   0:00:01.0| 1403.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/22 02:28:51   1901] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:28:51   1901] 
[03/22 02:28:51   1901] *** Finish Core Optimize Step (cpu=0:12:05 real=0:15:19 mem=1403.0M) ***
[03/22 02:28:51   1901] Active Path Group: default 
[03/22 02:28:51   1901] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:28:51   1901] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:28:51   1901] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:28:51   1901] |  -0.153|   -0.594| -21.728| -700.461|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 02:28:51   1901] |        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
[03/22 02:28:51   1901] |  -0.105|   -0.594| -11.973| -697.069|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/22 02:28:51   1901] |        |         |        |         |          |            |        |          |         | eg_38_/E                                           |
[03/22 02:28:51   1901] |  -0.059|   -0.594|  -6.874| -691.968|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 02:28:51   1901] |        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
[03/22 02:28:51   1901] |  -0.032|   -0.594|  -4.173| -691.968|    86.56%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/22 02:28:51   1901] |        |         |        |         |          |            |        |          |         | _reg_37_/E                                         |
[03/22 02:28:51   1901] |  -0.020|   -0.594|  -1.540| -678.029|    86.57%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/22 02:28:51   1901] |        |         |        |         |          |            |        |          |         | _reg_39_/E                                         |
[03/22 02:28:51   1901] |  -0.002|   -0.594|  -0.004| -664.656|    86.57%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 02:28:51   1901] |        |         |        |         |          |            |        |          |         | _reg_21_/D                                         |
[03/22 02:28:51   1902] |   0.003|   -0.594|   0.000| -664.652|    86.57%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 02:28:51   1902] |        |         |        |         |          |            |        |          |         | eg_22_/D                                           |
[03/22 02:28:51   1902] |   0.012|   -0.594|   0.000| -664.652|    86.57%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_102_/D                     |
[03/22 02:28:52   1902] |   0.020|   -0.594|   0.000| -658.420|    86.58%|   0:00:01.0| 1403.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_151_/D                     |
[03/22 02:28:52   1902] |   0.019|   -0.594|   0.000| -658.420|    86.58%|   0:00:00.0| 1403.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_151_/D                     |
[03/22 02:28:52   1902] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:28:52   1902] 
[03/22 02:28:52   1902] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1403.0M) ***
[03/22 02:28:52   1902] 
[03/22 02:28:52   1902] *** Finished Optimize Step Cumulative (cpu=0:12:06 real=0:15:20 mem=1403.0M) ***
[03/22 02:28:52   1902] ** GigaOpt Optimizer WNS Slack -0.594 TNS Slack -658.420 Density 86.58
[03/22 02:28:52   1902] Placement Snapshot: Density distribution:
[03/22 02:28:52   1902] [1.00 -  +++]: 0 (0.00%)
[03/22 02:28:52   1902] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:28:52   1902] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:28:52   1902] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:28:52   1902] [0.80 - 0.85]: 1 (0.23%)
[03/22 02:28:52   1902] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:28:52   1902] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:28:52   1902] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:28:52   1902] [0.60 - 0.65]: 2 (0.45%)
[03/22 02:28:52   1902] [0.55 - 0.60]: 9 (2.04%)
[03/22 02:28:52   1902] [0.50 - 0.55]: 18 (4.08%)
[03/22 02:28:52   1902] [0.45 - 0.50]: 26 (5.90%)
[03/22 02:28:52   1902] [0.40 - 0.45]: 18 (4.08%)
[03/22 02:28:52   1902] [0.35 - 0.40]: 20 (4.54%)
[03/22 02:28:52   1902] [0.30 - 0.35]: 17 (3.85%)
[03/22 02:28:52   1902] [0.25 - 0.30]: 18 (4.08%)
[03/22 02:28:52   1902] [0.20 - 0.25]: 35 (7.94%)
[03/22 02:28:52   1902] [0.15 - 0.20]: 59 (13.38%)
[03/22 02:28:52   1902] [0.10 - 0.15]: 42 (9.52%)
[03/22 02:28:52   1902] [0.05 - 0.10]: 53 (12.02%)
[03/22 02:28:52   1902] [0.00 - 0.05]: 119 (26.98%)
[03/22 02:28:52   1902] Begin: Area Reclaim Optimization
[03/22 02:28:52   1902] Reclaim Optimization WNS Slack -0.594  TNS Slack -658.420 Density 86.58
[03/22 02:28:52   1902] +----------+---------+--------+--------+------------+--------+
[03/22 02:28:52   1902] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:28:52   1902] +----------+---------+--------+--------+------------+--------+
[03/22 02:28:52   1902] |    86.58%|        -|  -0.594|-658.420|   0:00:00.0| 1403.0M|
[03/22 02:28:54   1904] |    86.39%|       79|  -0.594|-658.038|   0:00:02.0| 1403.0M|
[03/22 02:29:05   1915] |    84.54%|     1766|  -0.587|-646.785|   0:00:11.0| 1403.0M|
[03/22 02:29:05   1915] |    84.54%|        9|  -0.587|-646.785|   0:00:00.0| 1403.0M|
[03/22 02:29:05   1915] |    84.54%|        0|  -0.587|-646.785|   0:00:00.0| 1403.0M|
[03/22 02:29:05   1915] +----------+---------+--------+--------+------------+--------+
[03/22 02:29:05   1915] Reclaim Optimization End WNS Slack -0.587  TNS Slack -646.785 Density 84.54
[03/22 02:29:05   1915] 
[03/22 02:29:05   1915] ** Summary: Restruct = 0 Buffer Deletion = 34 Declone = 52 Resize = 1519 **
[03/22 02:29:05   1915] --------------------------------------------------------------
[03/22 02:29:05   1915] |                                   | Total     | Sequential |
[03/22 02:29:05   1915] --------------------------------------------------------------
[03/22 02:29:05   1915] | Num insts resized                 |    1510  |       0    |
[03/22 02:29:05   1915] | Num insts undone                  |     256  |       0    |
[03/22 02:29:05   1915] | Num insts Downsized               |    1510  |       0    |
[03/22 02:29:05   1915] | Num insts Samesized               |       0  |       0    |
[03/22 02:29:05   1915] | Num insts Upsized                 |       0  |       0    |
[03/22 02:29:05   1915] | Num multiple commits+uncommits    |       9  |       -    |
[03/22 02:29:05   1915] --------------------------------------------------------------
[03/22 02:29:05   1915] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:29:05   1915] Layer 7 has 892 constrained nets 
[03/22 02:29:05   1915] **** End NDR-Layer Usage Statistics ****
[03/22 02:29:05   1915] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.0) (real = 0:00:13.0) **
[03/22 02:29:05   1915] *** Finished Area Reclaim Optimization (cpu=0:00:13, real=0:00:13, mem=1402.98M, totSessionCpu=0:31:55).
[03/22 02:29:05   1915] Placement Snapshot: Density distribution:
[03/22 02:29:05   1915] [1.00 -  +++]: 0 (0.00%)
[03/22 02:29:05   1915] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:29:05   1915] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:29:05   1915] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:29:05   1915] [0.80 - 0.85]: 1 (0.23%)
[03/22 02:29:05   1915] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:29:05   1915] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:29:05   1915] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:29:05   1915] [0.60 - 0.65]: 2 (0.45%)
[03/22 02:29:05   1915] [0.55 - 0.60]: 9 (2.04%)
[03/22 02:29:05   1915] [0.50 - 0.55]: 18 (4.08%)
[03/22 02:29:05   1915] [0.45 - 0.50]: 26 (5.90%)
[03/22 02:29:05   1915] [0.40 - 0.45]: 18 (4.08%)
[03/22 02:29:05   1915] [0.35 - 0.40]: 20 (4.54%)
[03/22 02:29:05   1915] [0.30 - 0.35]: 17 (3.85%)
[03/22 02:29:05   1915] [0.25 - 0.30]: 19 (4.31%)
[03/22 02:29:05   1915] [0.20 - 0.25]: 39 (8.84%)
[03/22 02:29:05   1915] [0.15 - 0.20]: 63 (14.29%)
[03/22 02:29:05   1915] [0.10 - 0.15]: 62 (14.06%)
[03/22 02:29:05   1915] [0.05 - 0.10]: 62 (14.06%)
[03/22 02:29:05   1915] [0.00 - 0.05]: 81 (18.37%)
[03/22 02:29:05   1915] *** Starting refinePlace (0:31:56 mem=1403.0M) ***
[03/22 02:29:05   1915] Total net bbox length = 4.406e+05 (2.012e+05 2.394e+05) (ext = 2.196e+04)
[03/22 02:29:05   1915] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:29:05   1915] default core: bins with density >  0.75 =   74 % ( 358 / 484 )
[03/22 02:29:05   1915] Density distribution unevenness ratio = 8.364%
[03/22 02:29:05   1915] RPlace IncrNP: Rollback Lev = -3
[03/22 02:29:05   1915] RPlace: Density =1.180000, incremental np is triggered.
[03/22 02:29:05   1915] nrCritNet: 1.99% ( 549 / 27628 ) cutoffSlk: -585.4ps stdDelay: 14.2ps
[03/22 02:29:19   1929] default core: bins with density >  0.75 = 84.7 % ( 410 / 484 )
[03/22 02:29:19   1929] Density distribution unevenness ratio = 4.724%
[03/22 02:29:19   1929] RPlace postIncrNP: Density = 1.180000 -> 0.996667.
[03/22 02:29:19   1929] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:29:19   1929] [1.10+      ] :	 8 (1.65%) -> 0 (0.00%)
[03/22 02:29:19   1929] [1.05 - 1.10] :	 24 (4.96%) -> 0 (0.00%)
[03/22 02:29:19   1929] [1.00 - 1.05] :	 52 (10.74%) -> 0 (0.00%)
[03/22 02:29:19   1929] [0.95 - 1.00] :	 64 (13.22%) -> 42 (8.68%)
[03/22 02:29:19   1929] [0.90 - 0.95] :	 62 (12.81%) -> 114 (23.55%)
[03/22 02:29:19   1929] [0.85 - 0.90] :	 76 (15.70%) -> 137 (28.31%)
[03/22 02:29:19   1929] [0.80 - 0.85] :	 43 (8.88%) -> 90 (18.60%)
[03/22 02:29:19   1929] [CPU] RefinePlace/IncrNP (cpu=0:00:13.7, real=0:00:14.0, mem=1424.0MB) @(0:31:56 - 0:32:09).
[03/22 02:29:19   1929] Move report: incrNP moves 23176 insts, mean move: 10.90 um, max move: 62.80 um
[03/22 02:29:19   1929] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5401_0): (102.40, 265.60) --> (143.60, 244.00)
[03/22 02:29:19   1929] Move report: Timing Driven Placement moves 23176 insts, mean move: 10.90 um, max move: 62.80 um
[03/22 02:29:19   1929] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5401_0): (102.40, 265.60) --> (143.60, 244.00)
[03/22 02:29:19   1929] 	Runtime: CPU: 0:00:13.7 REAL: 0:00:14.0 MEM: 1424.0MB
[03/22 02:29:19   1929] Starting refinePlace ...
[03/22 02:29:19   1929] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:29:19   1929] default core: bins with density >  0.75 = 79.1 % ( 383 / 484 )
[03/22 02:29:19   1929] Density distribution unevenness ratio = 4.693%
[03/22 02:29:20   1930]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:29:20   1930] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1424.0MB) @(0:32:09 - 0:32:10).
[03/22 02:29:20   1930] Move report: preRPlace moves 12977 insts, mean move: 0.83 um, max move: 7.40 um
[03/22 02:29:20   1930] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1156): (272.80, 344.80) --> (274.80, 339.40)
[03/22 02:29:20   1930] 	Length: 10 sites, height: 1 rows, site name: core, cell type: XNR2D1
[03/22 02:29:20   1930] Move report: Detail placement moves 12977 insts, mean move: 0.83 um, max move: 7.40 um
[03/22 02:29:20   1930] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1156): (272.80, 344.80) --> (274.80, 339.40)
[03/22 02:29:20   1930] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1424.0MB
[03/22 02:29:20   1930] Statistics of distance of Instance movement in refine placement:
[03/22 02:29:20   1930]   maximum (X+Y) =        63.60 um
[03/22 02:29:20   1930]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5401_0) with max move: (102.4, 265.6) -> (144.4, 244)
[03/22 02:29:20   1930]   mean    (X+Y) =        10.93 um
[03/22 02:29:20   1930] Total instances flipped for legalization: 4
[03/22 02:29:20   1930] Summary Report:
[03/22 02:29:20   1930] Instances move: 23319 (out of 25693 movable)
[03/22 02:29:20   1930] Mean displacement: 10.93 um
[03/22 02:29:20   1930] Max displacement: 63.60 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_5401_0) (102.4, 265.6) -> (144.4, 244)
[03/22 02:29:20   1930] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
[03/22 02:29:20   1930] Total instances moved : 23319
[03/22 02:29:20   1930] Total net bbox length = 4.438e+05 (2.021e+05 2.417e+05) (ext = 2.165e+04)
[03/22 02:29:20   1930] Runtime: CPU: 0:00:14.3 REAL: 0:00:15.0 MEM: 1424.0MB
[03/22 02:29:20   1930] [CPU] RefinePlace/total (cpu=0:00:14.3, real=0:00:15.0, mem=1424.0MB) @(0:31:56 - 0:32:10).
[03/22 02:29:20   1930] *** Finished refinePlace (0:32:10 mem=1424.0M) ***
[03/22 02:29:20   1930] Finished re-routing un-routed nets (0:00:00.5 1424.0M)
[03/22 02:29:20   1930] 
[03/22 02:29:24   1934] 
[03/22 02:29:24   1934] Density : 0.8455
[03/22 02:29:24   1934] Max route overflow : 0.0000
[03/22 02:29:24   1934] 
[03/22 02:29:24   1934] 
[03/22 02:29:24   1934] *** Finish Physical Update (cpu=0:00:19.0 real=0:00:19.0 mem=1424.0M) ***
[03/22 02:29:25   1935] ** GigaOpt Optimizer WNS Slack -0.599 TNS Slack -668.142 Density 84.55
[03/22 02:29:25   1935] Skipped Place ECO bump recovery (WNS opt)
[03/22 02:29:25   1935] Optimizer WNS Pass 4
[03/22 02:29:25   1935] Active Path Group: reg2reg  
[03/22 02:29:25   1935] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:29:25   1935] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:29:25   1935] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:29:25   1935] |  -0.599|   -0.599|-668.128| -668.142|    84.55%|   0:00:00.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/22 02:29:25   1935] |  -0.591|   -0.591|-667.631| -667.646|    84.55%|   0:00:00.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:29:27   1937] |  -0.583|   -0.583|-665.533| -665.547|    84.56%|   0:00:02.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/22 02:29:28   1938] |  -0.576|   -0.576|-664.089| -664.103|    84.56%|   0:00:01.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/22 02:29:35   1945] |  -0.573|   -0.573|-660.681| -660.695|    84.58%|   0:00:07.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/22 02:29:40   1950] |  -0.570|   -0.570|-657.910| -657.925|    84.60%|   0:00:05.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 02:29:41   1951] |  -0.567|   -0.567|-656.297| -656.311|    84.61%|   0:00:01.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:29:47   1957] |  -0.565|   -0.565|-655.055| -655.069|    84.61%|   0:00:06.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:29:50   1960] |  -0.561|   -0.561|-653.669| -653.683|    84.63%|   0:00:03.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:30:11   1980] |  -0.561|   -0.561|-650.359| -650.374|    84.66%|   0:00:21.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:30:12   1981] |  -0.561|   -0.561|-649.932| -649.946|    84.66%|   0:00:01.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:30:13   1982] |  -0.558|   -0.558|-649.248| -649.262|    84.73%|   0:00:01.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 02:30:18   1987] |  -0.558|   -0.558|-648.876| -648.890|    84.74%|   0:00:05.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:30:19   1988] |  -0.558|   -0.558|-648.652| -648.666|    84.74%|   0:00:01.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:30:19   1988] |  -0.554|   -0.554|-647.601| -647.615|    84.77%|   0:00:00.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:30:20   1989] |  -0.554|   -0.554|-646.568| -646.582|    84.79%|   0:00:01.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:30:24   1993] |  -0.554|   -0.554|-646.567| -646.581|    84.86%|   0:00:04.0| 1424.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:30:25   1995] |  -0.554|   -0.554|-645.944| -645.959|    84.90%|   0:00:01.0| 1417.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:30:27   1996] |  -0.556|   -0.556|-645.555| -645.570|    84.96%|   0:00:02.0| 1417.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:30:27   1997] |  -0.556|   -0.556|-645.415| -645.429|    84.99%|   0:00:00.0| 1417.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:30:28   1997] Analyzing useful skew in preCTS mode ...
[03/22 02:30:28   1997] skewClock did not found any end points to delay or to advance
[03/22 02:30:28   1997]  ** Useful skew failure reasons **
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] skewClock did not found any end points to delay or to advance
[03/22 02:30:28   1997]  ** Useful skew failure reasons **
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] skewClock did not found any end points to delay or to advance
[03/22 02:30:28   1997]  ** Useful skew failure reasons **
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:30:28   1997] skewClock did not found any end points to delay or to advance
[03/22 02:30:28   1997] |  -0.556|   -0.556|-645.418| -645.433|    85.01%|   0:00:01.0| 1417.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:30:28   1997] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:30:28   1997] 
[03/22 02:30:28   1997] *** Finish Core Optimize Step (cpu=0:01:03 real=0:01:03 mem=1417.6M) ***
[03/22 02:30:28   1998] Active Path Group: default 
[03/22 02:30:28   1998] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:30:28   1998] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:30:28   1998] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:30:28   1998] |  -0.014|   -0.556|  -0.014| -645.433|    85.01%|   0:00:00.0| 1417.6M|   WC_VIEW|  default| kmem_instance/memory4_reg_39_/D                    |
[03/22 02:30:28   1998] |   0.010|   -0.556|   0.000| -645.418|    85.01%|   0:00:00.0| 1417.6M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 02:30:28   1998] |        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
[03/22 02:30:29   1998] |   0.021|   -0.556|   0.000| -634.366|    85.01%|   0:00:01.0| 1417.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_105_/D                     |
[03/22 02:30:29   1998] |   0.021|   -0.556|   0.000| -634.366|    85.01%|   0:00:00.0| 1417.6M|   WC_VIEW|  default| psum_mem_instance/Q_reg_105_/D                     |
[03/22 02:30:29   1998] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:30:29   1998] 
[03/22 02:30:29   1998] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1417.6M) ***
[03/22 02:30:29   1998] 
[03/22 02:30:29   1998] *** Finished Optimize Step Cumulative (cpu=0:01:03 real=0:01:04 mem=1417.6M) ***
[03/22 02:30:29   1998] ** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -634.366 Density 85.01
[03/22 02:30:29   1998] Placement Snapshot: Density distribution:
[03/22 02:30:29   1998] [1.00 -  +++]: 0 (0.00%)
[03/22 02:30:29   1998] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:30:29   1998] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:30:29   1998] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:30:29   1998] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:30:29   1998] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:30:29   1998] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:30:29   1998] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:30:29   1998] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:30:29   1998] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:30:29   1998] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:30:29   1998] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:30:29   1998] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:30:29   1998] [0.35 - 0.40]: 7 (1.59%)
[03/22 02:30:29   1998] [0.30 - 0.35]: 11 (2.49%)
[03/22 02:30:29   1998] [0.25 - 0.30]: 19 (4.31%)
[03/22 02:30:29   1998] [0.20 - 0.25]: 73 (16.55%)
[03/22 02:30:29   1998] [0.15 - 0.20]: 130 (29.48%)
[03/22 02:30:29   1998] [0.10 - 0.15]: 105 (23.81%)
[03/22 02:30:29   1998] [0.05 - 0.10]: 55 (12.47%)
[03/22 02:30:29   1998] [0.00 - 0.05]: 2 (0.45%)
[03/22 02:30:29   1998] Begin: Area Reclaim Optimization
[03/22 02:30:29   1998] Reclaim Optimization WNS Slack -0.556  TNS Slack -634.366 Density 85.01
[03/22 02:30:29   1998] +----------+---------+--------+--------+------------+--------+
[03/22 02:30:29   1998] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:30:29   1998] +----------+---------+--------+--------+------------+--------+
[03/22 02:30:29   1998] |    85.01%|        -|  -0.556|-634.366|   0:00:00.0| 1417.6M|
[03/22 02:30:30   1999] |    84.96%|       23|  -0.556|-634.188|   0:00:01.0| 1417.6M|
[03/22 02:30:38   2007] |    84.37%|      865|  -0.554|-633.106|   0:00:08.0| 1417.6M|
[03/22 02:30:38   2007] |    84.36%|        4|  -0.554|-633.106|   0:00:00.0| 1417.6M|
[03/22 02:30:38   2007] |    84.36%|        0|  -0.554|-633.106|   0:00:00.0| 1417.6M|
[03/22 02:30:38   2007] +----------+---------+--------+--------+------------+--------+
[03/22 02:30:38   2007] Reclaim Optimization End WNS Slack -0.554  TNS Slack -633.106 Density 84.36
[03/22 02:30:38   2007] 
[03/22 02:30:38   2007] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 18 Resize = 671 **
[03/22 02:30:38   2007] --------------------------------------------------------------
[03/22 02:30:38   2007] |                                   | Total     | Sequential |
[03/22 02:30:38   2007] --------------------------------------------------------------
[03/22 02:30:38   2007] | Num insts resized                 |     667  |       0    |
[03/22 02:30:38   2007] | Num insts undone                  |     198  |       0    |
[03/22 02:30:38   2007] | Num insts Downsized               |     667  |       0    |
[03/22 02:30:38   2007] | Num insts Samesized               |       0  |       0    |
[03/22 02:30:38   2007] | Num insts Upsized                 |       0  |       0    |
[03/22 02:30:38   2007] | Num multiple commits+uncommits    |       4  |       -    |
[03/22 02:30:38   2007] --------------------------------------------------------------
[03/22 02:30:38   2007] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:30:38   2007] Layer 7 has 894 constrained nets 
[03/22 02:30:38   2007] **** End NDR-Layer Usage Statistics ****
[03/22 02:30:38   2007] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.5) (real = 0:00:09.0) **
[03/22 02:30:38   2007] *** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:09, mem=1402.49M, totSessionCpu=0:33:28).
[03/22 02:30:38   2007] Placement Snapshot: Density distribution:
[03/22 02:30:38   2007] [1.00 -  +++]: 0 (0.00%)
[03/22 02:30:38   2007] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:30:38   2007] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:30:38   2007] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:30:38   2007] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:30:38   2007] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:30:38   2007] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:30:38   2007] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:30:38   2007] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:30:38   2007] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:30:38   2007] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:30:38   2007] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:30:38   2007] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:30:38   2007] [0.35 - 0.40]: 7 (1.59%)
[03/22 02:30:38   2007] [0.30 - 0.35]: 11 (2.49%)
[03/22 02:30:38   2007] [0.25 - 0.30]: 21 (4.76%)
[03/22 02:30:38   2007] [0.20 - 0.25]: 80 (18.14%)
[03/22 02:30:38   2007] [0.15 - 0.20]: 137 (31.07%)
[03/22 02:30:38   2007] [0.10 - 0.15]: 115 (26.08%)
[03/22 02:30:38   2007] [0.05 - 0.10]: 30 (6.80%)
[03/22 02:30:38   2007] [0.00 - 0.05]: 1 (0.23%)
[03/22 02:30:38   2008] *** Starting refinePlace (0:33:28 mem=1402.5M) ***
[03/22 02:30:38   2008] Total net bbox length = 4.445e+05 (2.024e+05 2.421e+05) (ext = 2.165e+04)
[03/22 02:30:38   2008] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:30:38   2008] default core: bins with density >  0.75 = 85.1 % ( 412 / 484 )
[03/22 02:30:38   2008] Density distribution unevenness ratio = 4.617%
[03/22 02:30:38   2008] RPlace IncrNP: Rollback Lev = -3
[03/22 02:30:38   2008] RPlace: Density =1.015556, incremental np is triggered.
[03/22 02:30:39   2008] nrCritNet: 1.99% ( 552 / 27701 ) cutoffSlk: -566.6ps stdDelay: 14.2ps
[03/22 02:30:41   2011] default core: bins with density >  0.75 =   86 % ( 416 / 484 )
[03/22 02:30:41   2011] Density distribution unevenness ratio = 4.486%
[03/22 02:30:41   2011] RPlace postIncrNP: Density = 1.015556 -> 0.973333.
[03/22 02:30:41   2011] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:30:41   2011] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:30:41   2011] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:30:41   2011] [1.00 - 1.05] :	 4 (0.83%) -> 0 (0.00%)
[03/22 02:30:41   2011] [0.95 - 1.00] :	 31 (6.40%) -> 19 (3.93%)
[03/22 02:30:41   2011] [0.90 - 0.95] :	 110 (22.73%) -> 127 (26.24%)
[03/22 02:30:41   2011] [0.85 - 0.90] :	 152 (31.40%) -> 155 (32.02%)
[03/22 02:30:41   2011] [0.80 - 0.85] :	 87 (17.98%) -> 90 (18.60%)
[03/22 02:30:41   2011] [CPU] RefinePlace/IncrNP (cpu=0:00:03.0, real=0:00:03.0, mem=1413.9MB) @(0:33:28 - 0:33:31).
[03/22 02:30:41   2011] Move report: incrNP moves 5598 insts, mean move: 2.66 um, max move: 28.00 um
[03/22 02:30:41   2011] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_): (54.60, 253.00) --> (59.20, 276.40)
[03/22 02:30:41   2011] Move report: Timing Driven Placement moves 5598 insts, mean move: 2.66 um, max move: 28.00 um
[03/22 02:30:41   2011] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_): (54.60, 253.00) --> (59.20, 276.40)
[03/22 02:30:41   2011] 	Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1413.9MB
[03/22 02:30:41   2011] Starting refinePlace ...
[03/22 02:30:41   2011] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:30:41   2011] default core: bins with density >  0.75 = 79.5 % ( 385 / 484 )
[03/22 02:30:41   2011] Density distribution unevenness ratio = 4.452%
[03/22 02:30:42   2011]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:30:42   2011] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1413.9MB) @(0:33:31 - 0:33:32).
[03/22 02:30:42   2011] Move report: preRPlace moves 4568 insts, mean move: 0.70 um, max move: 5.40 um
[03/22 02:30:42   2011] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6624_0): (187.20, 299.80) --> (190.80, 298.00)
[03/22 02:30:42   2011] 	Length: 6 sites, height: 1 rows, site name: core, cell type: OR2XD1
[03/22 02:30:42   2011] Move report: Detail placement moves 4568 insts, mean move: 0.70 um, max move: 5.40 um
[03/22 02:30:42   2011] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_6624_0): (187.20, 299.80) --> (190.80, 298.00)
[03/22 02:30:42   2011] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1413.9MB
[03/22 02:30:42   2011] Statistics of distance of Instance movement in refine placement:
[03/22 02:30:42   2011]   maximum (X+Y) =        28.40 um
[03/22 02:30:42   2011]   inst (mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_) with max move: (54.6, 253) -> (59.6, 276.4)
[03/22 02:30:42   2011]   mean    (X+Y) =         2.32 um
[03/22 02:30:42   2011] Total instances flipped for legalization: 9
[03/22 02:30:42   2011] Summary Report:
[03/22 02:30:42   2011] Instances move: 7106 (out of 25769 movable)
[03/22 02:30:42   2011] Mean displacement: 2.32 um
[03/22 02:30:42   2011] Max displacement: 28.40 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_) (54.6, 253) -> (59.6, 276.4)
[03/22 02:30:42   2011] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/22 02:30:42   2011] Total instances moved : 7106
[03/22 02:30:42   2011] Total net bbox length = 4.455e+05 (2.029e+05 2.426e+05) (ext = 2.164e+04)
[03/22 02:30:42   2011] Runtime: CPU: 0:00:03.5 REAL: 0:00:04.0 MEM: 1413.9MB
[03/22 02:30:42   2011] [CPU] RefinePlace/total (cpu=0:00:03.5, real=0:00:04.0, mem=1413.9MB) @(0:33:28 - 0:33:32).
[03/22 02:30:42   2011] *** Finished refinePlace (0:33:32 mem=1413.9M) ***
[03/22 02:30:42   2011] Finished re-routing un-routed nets (0:00:00.0 1413.9M)
[03/22 02:30:42   2011] 
[03/22 02:30:42   2012] 
[03/22 02:30:42   2012] Density : 0.8436
[03/22 02:30:42   2012] Max route overflow : 0.0000
[03/22 02:30:42   2012] 
[03/22 02:30:42   2012] 
[03/22 02:30:42   2012] *** Finish Physical Update (cpu=0:00:04.2 real=0:00:04.0 mem=1413.9M) ***
[03/22 02:30:43   2012] ** GigaOpt Optimizer WNS Slack -0.557 TNS Slack -633.653 Density 84.36
[03/22 02:30:43   2012] Skipped Place ECO bump recovery (WNS opt)
[03/22 02:30:43   2012] Optimizer WNS Pass 5
[03/22 02:30:43   2012] Active Path Group: reg2reg  
[03/22 02:30:43   2012] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:30:43   2012] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:30:43   2012] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:30:43   2012] |  -0.557|   -0.557|-633.653| -633.653|    84.36%|   0:00:00.0| 1413.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 02:30:46   2015] |  -0.552|   -0.552|-632.845| -632.845|    84.39%|   0:00:03.0| 1413.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:31:06   2035] |  -0.553|   -0.553|-631.776| -631.776|    84.40%|   0:00:20.0| 1413.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:31:07   2036] |  -0.550|   -0.550|-631.539| -631.539|    84.40%|   0:00:01.0| 1413.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:31:29   2058] |  -0.550|   -0.550|-630.685| -630.685|    84.40%|   0:00:22.0| 1413.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:31:31   2060] |  -0.550|   -0.550|-630.455| -630.455|    84.40%|   0:00:02.0| 1413.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:31:33   2062] |  -0.546|   -0.546|-629.699| -629.699|    84.55%|   0:00:02.0| 1406.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/22 02:32:01   2090] |  -0.546|   -0.546|-628.018| -628.018|    84.55%|   0:00:28.0| 1408.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 02:32:04   2092] |  -0.546|   -0.546|-627.558| -627.558|    84.56%|   0:00:03.0| 1408.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:32:06   2095] |  -0.542|   -0.542|-626.271| -626.271|    84.70%|   0:00:02.0| 1408.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:32:30   2118] |  -0.542|   -0.542|-625.422| -625.422|    84.75%|   0:00:24.0| 1413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:32:33   2122] |  -0.542|   -0.542|-625.117| -625.117|    84.76%|   0:00:03.0| 1413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:32:33   2122] |  -0.542|   -0.542|-625.094| -625.094|    84.76%|   0:00:00.0| 1413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/22 02:32:38   2127] |  -0.542|   -0.542|-624.280| -624.280|    84.90%|   0:00:05.0| 1413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:32:43   2131] |  -0.538|   -0.538|-623.514| -623.514|    84.95%|   0:00:05.0| 1413.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:33:16   2164] |  -0.539|   -0.539|-622.989| -622.989|    84.98%|   0:00:33.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 02:33:19   2168] |  -0.539|   -0.539|-622.967| -622.967|    84.98%|   0:00:03.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 02:33:24   2173] |  -0.538|   -0.538|-621.801| -621.801|    85.20%|   0:00:05.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:30   2178] |  -0.538|   -0.538|-621.190| -621.190|    85.27%|   0:00:06.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:30   2179] |  -0.538|   -0.538|-621.055| -621.055|    85.27%|   0:00:00.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:41   2189] |  -0.538|   -0.538|-620.747| -620.747|    85.31%|   0:00:11.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:44   2193] |  -0.538|   -0.538|-620.457| -620.457|    85.34%|   0:00:03.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:44   2193] |  -0.538|   -0.538|-620.443| -620.443|    85.34%|   0:00:00.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:44   2193] Analyzing useful skew in preCTS mode ...
[03/22 02:33:45   2193] skewClock did not found any end points to delay or to advance
[03/22 02:33:45   2193]  ** Useful skew failure reasons **
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] skewClock did not found any end points to delay or to advance
[03/22 02:33:45   2193]  ** Useful skew failure reasons **
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] skewClock did not found any end points to delay or to advance
[03/22 02:33:45   2193]  ** Useful skew failure reasons **
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:33:45   2193] skewClock did not found any end points to delay or to advance
[03/22 02:33:46   2195] |  -0.538|   -0.538|-620.322| -620.322|    85.34%|   0:00:02.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:46   2195] |  -0.538|   -0.538|-620.274| -620.274|    85.34%|   0:00:00.0| 1420.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:48   2197] |  -0.539|   -0.539|-620.267| -620.267|    85.36%|   0:00:02.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:50   2198] |  -0.539|   -0.539|-619.922| -619.922|    85.39%|   0:00:02.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:50   2199] |  -0.539|   -0.539|-619.919| -619.919|    85.41%|   0:00:00.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:51   2200] |  -0.539|   -0.539|-619.910| -619.910|    85.41%|   0:00:01.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:51   2200] |  -0.538|   -0.538|-619.910| -619.910|    85.41%|   0:00:00.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/22 02:33:51   2200] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:33:51   2200] 
[03/22 02:33:51   2200] *** Finish Core Optimize Step (cpu=0:03:08 real=0:03:08 mem=1429.5M) ***
[03/22 02:33:51   2200] 
[03/22 02:33:51   2200] *** Finished Optimize Step Cumulative (cpu=0:03:08 real=0:03:08 mem=1429.5M) ***
[03/22 02:33:51   2200] ** GigaOpt Optimizer WNS Slack -0.538 TNS Slack -619.910 Density 85.41
[03/22 02:33:51   2200] Placement Snapshot: Density distribution:
[03/22 02:33:51   2200] [1.00 -  +++]: 0 (0.00%)
[03/22 02:33:51   2200] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:33:51   2200] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:33:51   2200] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:33:51   2200] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:33:51   2200] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:33:51   2200] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:33:51   2200] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:33:51   2200] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:33:51   2200] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:33:51   2200] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:33:51   2200] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:33:51   2200] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:33:51   2200] [0.35 - 0.40]: 7 (1.59%)
[03/22 02:33:51   2200] [0.30 - 0.35]: 10 (2.27%)
[03/22 02:33:51   2200] [0.25 - 0.30]: 15 (3.40%)
[03/22 02:33:51   2200] [0.20 - 0.25]: 71 (16.10%)
[03/22 02:33:51   2200] [0.15 - 0.20]: 120 (27.21%)
[03/22 02:33:51   2200] [0.10 - 0.15]: 127 (28.80%)
[03/22 02:33:51   2200] [0.05 - 0.10]: 45 (10.20%)
[03/22 02:33:51   2200] [0.00 - 0.05]: 7 (1.59%)
[03/22 02:33:51   2200] Begin: Area Reclaim Optimization
[03/22 02:33:52   2200] Reclaim Optimization WNS Slack -0.538  TNS Slack -619.910 Density 85.41
[03/22 02:33:52   2200] +----------+---------+--------+--------+------------+--------+
[03/22 02:33:52   2200] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:33:52   2200] +----------+---------+--------+--------+------------+--------+
[03/22 02:33:52   2200] |    85.41%|        -|  -0.538|-619.910|   0:00:00.0| 1429.5M|
[03/22 02:33:53   2202] |    85.39%|       16|  -0.539|-619.910|   0:00:01.0| 1429.5M|
[03/22 02:33:59   2208] |    85.03%|      555|  -0.537|-619.598|   0:00:06.0| 1429.5M|
[03/22 02:33:59   2208] |    85.03%|        0|  -0.537|-619.598|   0:00:00.0| 1429.5M|
[03/22 02:34:00   2208] +----------+---------+--------+--------+------------+--------+
[03/22 02:34:00   2208] Reclaim Optimization End WNS Slack -0.537  TNS Slack -619.598 Density 85.03
[03/22 02:34:00   2208] 
[03/22 02:34:00   2208] ** Summary: Restruct = 0 Buffer Deletion = 7 Declone = 10 Resize = 414 **
[03/22 02:34:00   2208] --------------------------------------------------------------
[03/22 02:34:00   2208] |                                   | Total     | Sequential |
[03/22 02:34:00   2208] --------------------------------------------------------------
[03/22 02:34:00   2208] | Num insts resized                 |     414  |       0    |
[03/22 02:34:00   2208] | Num insts undone                  |     141  |       0    |
[03/22 02:34:00   2208] | Num insts Downsized               |     414  |       0    |
[03/22 02:34:00   2208] | Num insts Samesized               |       0  |       0    |
[03/22 02:34:00   2208] | Num insts Upsized                 |       0  |       0    |
[03/22 02:34:00   2208] | Num multiple commits+uncommits    |       0  |       -    |
[03/22 02:34:00   2208] --------------------------------------------------------------
[03/22 02:34:00   2208] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:34:00   2208] Layer 7 has 903 constrained nets 
[03/22 02:34:00   2208] **** End NDR-Layer Usage Statistics ****
[03/22 02:34:00   2208] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.1) (real = 0:00:09.0) **
[03/22 02:34:00   2208] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:09, mem=1429.53M, totSessionCpu=0:36:49).
[03/22 02:34:00   2208] Placement Snapshot: Density distribution:
[03/22 02:34:00   2208] [1.00 -  +++]: 0 (0.00%)
[03/22 02:34:00   2208] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:34:00   2208] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:34:00   2208] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:34:00   2208] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:34:00   2208] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:34:00   2208] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:34:00   2208] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:34:00   2208] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:34:00   2208] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:34:00   2208] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:34:00   2208] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:34:00   2208] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:34:00   2208] [0.35 - 0.40]: 7 (1.59%)
[03/22 02:34:00   2208] [0.30 - 0.35]: 10 (2.27%)
[03/22 02:34:00   2208] [0.25 - 0.30]: 15 (3.40%)
[03/22 02:34:00   2208] [0.20 - 0.25]: 77 (17.46%)
[03/22 02:34:00   2208] [0.15 - 0.20]: 122 (27.66%)
[03/22 02:34:00   2208] [0.10 - 0.15]: 132 (29.93%)
[03/22 02:34:00   2208] [0.05 - 0.10]: 36 (8.16%)
[03/22 02:34:00   2208] [0.00 - 0.05]: 3 (0.68%)
[03/22 02:34:00   2209] *** Starting refinePlace (0:36:49 mem=1429.5M) ***
[03/22 02:34:00   2209] Total net bbox length = 4.483e+05 (2.041e+05 2.441e+05) (ext = 2.164e+04)
[03/22 02:34:00   2209] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:34:00   2209] default core: bins with density >  0.75 = 86.4 % ( 418 / 484 )
[03/22 02:34:00   2209] Density distribution unevenness ratio = 4.628%
[03/22 02:34:00   2209] RPlace IncrNP: Rollback Lev = -3
[03/22 02:34:00   2209] RPlace: Density =1.041111, incremental np is triggered.
[03/22 02:34:00   2209] nrCritNet: 1.95% ( 548 / 28094 ) cutoffSlk: -552.7ps stdDelay: 14.2ps
[03/22 02:34:07   2216] default core: bins with density >  0.75 = 86.6 % ( 419 / 484 )
[03/22 02:34:07   2216] Density distribution unevenness ratio = 4.423%
[03/22 02:34:07   2216] RPlace postIncrNP: Density = 1.041111 -> 0.994444.
[03/22 02:34:07   2216] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:34:07   2216] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:34:07   2216] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:34:07   2216] [1.00 - 1.05] :	 8 (1.65%) -> 0 (0.00%)
[03/22 02:34:07   2216] [0.95 - 1.00] :	 36 (7.44%) -> 15 (3.10%)
[03/22 02:34:07   2216] [0.90 - 0.95] :	 125 (25.83%) -> 156 (32.23%)
[03/22 02:34:07   2216] [0.85 - 0.90] :	 148 (30.58%) -> 157 (32.44%)
[03/22 02:34:07   2216] [0.80 - 0.85] :	 77 (15.91%) -> 78 (16.12%)
[03/22 02:34:07   2216] [CPU] RefinePlace/IncrNP (cpu=0:00:07.0, real=0:00:07.0, mem=1444.5MB) @(0:36:49 - 0:36:56).
[03/22 02:34:07   2216] Move report: incrNP moves 15907 insts, mean move: 2.85 um, max move: 52.00 um
[03/22 02:34:07   2216] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1260_array_out_98_): (256.80, 182.80) --> (222.80, 164.80)
[03/22 02:34:07   2216] Move report: Timing Driven Placement moves 15907 insts, mean move: 2.85 um, max move: 52.00 um
[03/22 02:34:07   2216] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1260_array_out_98_): (256.80, 182.80) --> (222.80, 164.80)
[03/22 02:34:07   2216] 	Runtime: CPU: 0:00:07.0 REAL: 0:00:07.0 MEM: 1444.5MB
[03/22 02:34:07   2216] Starting refinePlace ...
[03/22 02:34:07   2216] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:34:07   2216] default core: bins with density >  0.75 = 79.8 % ( 386 / 484 )
[03/22 02:34:07   2216] Density distribution unevenness ratio = 4.397%
[03/22 02:34:07   2216]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:34:07   2216] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1444.5MB) @(0:36:56 - 0:36:57).
[03/22 02:34:07   2216] Move report: preRPlace moves 10189 insts, mean move: 0.79 um, max move: 8.00 um
[03/22 02:34:07   2216] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1175): (139.00, 199.00) --> (145.20, 197.20)
[03/22 02:34:07   2216] 	Length: 19 sites, height: 1 rows, site name: core, cell type: XOR3D2
[03/22 02:34:07   2216] Move report: Detail placement moves 10189 insts, mean move: 0.79 um, max move: 8.00 um
[03/22 02:34:07   2216] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1175): (139.00, 199.00) --> (145.20, 197.20)
[03/22 02:34:07   2216] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1444.5MB
[03/22 02:34:07   2216] Statistics of distance of Instance movement in refine placement:
[03/22 02:34:07   2216]   maximum (X+Y) =        52.00 um
[03/22 02:34:07   2216]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1260_array_out_98_) with max move: (256.8, 182.8) -> (222.8, 164.8)
[03/22 02:34:07   2216]   mean    (X+Y) =         2.83 um
[03/22 02:34:07   2216] Total instances flipped for legalization: 10
[03/22 02:34:07   2216] Summary Report:
[03/22 02:34:07   2216] Instances move: 17037 (out of 26177 movable)
[03/22 02:34:07   2216] Mean displacement: 2.83 um
[03/22 02:34:07   2216] Max displacement: 52.00 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OCPC1260_array_out_98_) (256.8, 182.8) -> (222.8, 164.8)
[03/22 02:34:07   2216] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
[03/22 02:34:07   2216] Total instances moved : 17037
[03/22 02:34:07   2216] Total net bbox length = 4.475e+05 (2.041e+05 2.434e+05) (ext = 2.166e+04)
[03/22 02:34:07   2216] Runtime: CPU: 0:00:07.5 REAL: 0:00:07.0 MEM: 1444.5MB
[03/22 02:34:07   2216] [CPU] RefinePlace/total (cpu=0:00:07.5, real=0:00:07.0, mem=1444.5MB) @(0:36:49 - 0:36:57).
[03/22 02:34:07   2216] *** Finished refinePlace (0:36:57 mem=1444.5M) ***
[03/22 02:34:07   2216] Finished re-routing un-routed nets (0:00:00.1 1444.5M)
[03/22 02:34:07   2216] 
[03/22 02:34:08   2217] 
[03/22 02:34:08   2217] Density : 0.8503
[03/22 02:34:08   2217] Max route overflow : 0.0000
[03/22 02:34:08   2217] 
[03/22 02:34:08   2217] 
[03/22 02:34:08   2217] *** Finish Physical Update (cpu=0:00:08.7 real=0:00:08.0 mem=1444.5M) ***
[03/22 02:34:08   2217] ** GigaOpt Optimizer WNS Slack -0.554 TNS Slack -624.183 Density 85.03
[03/22 02:34:08   2217] Skipped Place ECO bump recovery (WNS opt)
[03/22 02:34:08   2217] Optimizer WNS Pass 6
[03/22 02:34:09   2218] Active Path Group: reg2reg  
[03/22 02:34:09   2218] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:34:09   2218] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:34:09   2218] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:34:09   2218] |  -0.554|   -0.554|-624.183| -624.183|    85.03%|   0:00:00.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 02:34:10   2219] |  -0.546|   -0.546|-622.903| -622.903|    85.03%|   0:00:01.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:34:15   2224] |  -0.544|   -0.544|-622.443| -622.443|    85.03%|   0:00:05.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 02:34:17   2226] |  -0.544|   -0.544|-621.250| -621.250|    85.04%|   0:00:02.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:34:17   2226] |  -0.544|   -0.544|-621.211| -621.211|    85.04%|   0:00:00.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:34:18   2227] |  -0.540|   -0.540|-621.194| -621.194|    85.05%|   0:00:01.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:34:27   2236] |  -0.540|   -0.540|-620.316| -620.316|    85.05%|   0:00:09.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:34:28   2237] |  -0.540|   -0.540|-620.235| -620.235|    85.05%|   0:00:01.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:34:29   2238] |  -0.539|   -0.539|-620.017| -620.017|    85.11%|   0:00:01.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/D   |
[03/22 02:34:34   2243] |  -0.537|   -0.537|-619.660| -619.660|    85.12%|   0:00:05.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:34:42   2251] |  -0.537|   -0.537|-619.075| -619.075|    85.13%|   0:00:08.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:34:43   2252] |  -0.537|   -0.537|-618.950| -618.950|    85.13%|   0:00:01.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:34:44   2253] |  -0.537|   -0.537|-618.807| -618.807|    85.17%|   0:00:01.0| 1444.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:34:45   2254] |  -0.537|   -0.537|-618.537| -618.537|    85.17%|   0:00:01.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:34:57   2266] |  -0.538|   -0.538|-618.457| -618.457|    85.22%|   0:00:12.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:04   2273] Analyzing useful skew in preCTS mode ...
[03/22 02:35:04   2273] skewClock did not found any end points to delay or to advance
[03/22 02:35:04   2273]  ** Useful skew failure reasons **
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] skewClock did not found any end points to delay or to advance
[03/22 02:35:04   2273]  ** Useful skew failure reasons **
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] skewClock did not found any end points to delay or to advance
[03/22 02:35:04   2273]  ** Useful skew failure reasons **
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/22 02:35:04   2273] skewClock did not found any end points to delay or to advance
[03/22 02:35:05   2274] |  -0.538|   -0.538|-618.416| -618.416|    85.27%|   0:00:08.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:05   2274] |  -0.538|   -0.538|-618.392| -618.392|    85.27%|   0:00:00.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:08   2277] |  -0.538|   -0.538|-618.340| -618.340|    85.31%|   0:00:03.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:08   2277] |  -0.538|   -0.538|-618.340| -618.340|    85.31%|   0:00:00.0| 1437.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:08   2277] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:08   2277] 
[03/22 02:35:08   2277] *** Finish Core Optimize Step (cpu=0:00:59.5 real=0:00:59.0 mem=1437.5M) ***
[03/22 02:35:08   2277] 
[03/22 02:35:08   2277] *** Finished Optimize Step Cumulative (cpu=0:00:59.6 real=0:00:59.0 mem=1437.5M) ***
[03/22 02:35:08   2277] ** GigaOpt Optimizer WNS Slack -0.538 TNS Slack -618.340 Density 85.31
[03/22 02:35:08   2277] Placement Snapshot: Density distribution:
[03/22 02:35:08   2277] [1.00 -  +++]: 0 (0.00%)
[03/22 02:35:08   2277] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:35:08   2277] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:35:08   2277] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:35:08   2277] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:35:08   2277] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:35:08   2277] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:35:08   2277] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:35:08   2277] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:35:08   2277] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:35:08   2277] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:35:08   2277] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:35:08   2277] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:35:08   2277] [0.35 - 0.40]: 7 (1.59%)
[03/22 02:35:08   2277] [0.30 - 0.35]: 9 (2.04%)
[03/22 02:35:08   2277] [0.25 - 0.30]: 8 (1.81%)
[03/22 02:35:08   2277] [0.20 - 0.25]: 60 (13.61%)
[03/22 02:35:08   2277] [0.15 - 0.20]: 149 (33.79%)
[03/22 02:35:08   2277] [0.10 - 0.15]: 143 (32.43%)
[03/22 02:35:08   2277] [0.05 - 0.10]: 24 (5.44%)
[03/22 02:35:08   2277] [0.00 - 0.05]: 2 (0.45%)
[03/22 02:35:08   2277] Begin: Area Reclaim Optimization
[03/22 02:35:09   2277] Reclaim Optimization WNS Slack -0.538  TNS Slack -618.340 Density 85.31
[03/22 02:35:09   2277] +----------+---------+--------+--------+------------+--------+
[03/22 02:35:09   2277] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:35:09   2277] +----------+---------+--------+--------+------------+--------+
[03/22 02:35:09   2277] |    85.31%|        -|  -0.538|-618.340|   0:00:00.0| 1437.5M|
[03/22 02:35:10   2279] |    85.29%|       15|  -0.538|-618.176|   0:00:01.0| 1437.5M|
[03/22 02:35:16   2285] |    85.06%|      402|  -0.537|-618.068|   0:00:06.0| 1437.5M|
[03/22 02:35:16   2285] |    85.06%|        1|  -0.537|-618.068|   0:00:00.0| 1437.5M|
[03/22 02:35:16   2285] |    85.06%|        0|  -0.537|-618.068|   0:00:00.0| 1437.5M|
[03/22 02:35:16   2285] +----------+---------+--------+--------+------------+--------+
[03/22 02:35:16   2285] Reclaim Optimization End WNS Slack -0.537  TNS Slack -618.068 Density 85.06
[03/22 02:35:16   2285] 
[03/22 02:35:16   2285] ** Summary: Restruct = 0 Buffer Deletion = 4 Declone = 11 Resize = 254 **
[03/22 02:35:16   2285] --------------------------------------------------------------
[03/22 02:35:16   2285] |                                   | Total     | Sequential |
[03/22 02:35:16   2285] --------------------------------------------------------------
[03/22 02:35:16   2285] | Num insts resized                 |     253  |       0    |
[03/22 02:35:16   2285] | Num insts undone                  |     149  |       0    |
[03/22 02:35:16   2285] | Num insts Downsized               |     253  |       0    |
[03/22 02:35:16   2285] | Num insts Samesized               |       0  |       0    |
[03/22 02:35:16   2285] | Num insts Upsized                 |       0  |       0    |
[03/22 02:35:16   2285] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 02:35:16   2285] --------------------------------------------------------------
[03/22 02:35:16   2285] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:35:16   2285] Layer 7 has 902 constrained nets 
[03/22 02:35:16   2285] **** End NDR-Layer Usage Statistics ****
[03/22 02:35:16   2285] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
[03/22 02:35:16   2285] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1432.52M, totSessionCpu=0:38:05).
[03/22 02:35:16   2285] Placement Snapshot: Density distribution:
[03/22 02:35:16   2285] [1.00 -  +++]: 0 (0.00%)
[03/22 02:35:16   2285] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:35:16   2285] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:35:16   2285] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:35:16   2285] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:35:16   2285] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:35:16   2285] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:35:16   2285] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:35:16   2285] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:35:16   2285] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:35:16   2285] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:35:16   2285] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:35:16   2285] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:35:16   2285] [0.35 - 0.40]: 7 (1.59%)
[03/22 02:35:16   2285] [0.30 - 0.35]: 9 (2.04%)
[03/22 02:35:16   2285] [0.25 - 0.30]: 8 (1.81%)
[03/22 02:35:16   2285] [0.20 - 0.25]: 62 (14.06%)
[03/22 02:35:16   2285] [0.15 - 0.20]: 155 (35.15%)
[03/22 02:35:16   2285] [0.10 - 0.15]: 142 (32.20%)
[03/22 02:35:16   2285] [0.05 - 0.10]: 18 (4.08%)
[03/22 02:35:16   2285] [0.00 - 0.05]: 1 (0.23%)
[03/22 02:35:16   2285] *** Starting refinePlace (0:38:06 mem=1432.5M) ***
[03/22 02:35:16   2285] Total net bbox length = 4.479e+05 (2.043e+05 2.437e+05) (ext = 2.166e+04)
[03/22 02:35:16   2285] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:35:16   2285] default core: bins with density >  0.75 = 86.6 % ( 419 / 484 )
[03/22 02:35:16   2285] Density distribution unevenness ratio = 4.399%
[03/22 02:35:16   2285] RPlace IncrNP: Rollback Lev = -3
[03/22 02:35:16   2285] RPlace: Density =1.048889, incremental np is triggered.
[03/22 02:35:16   2285] nrCritNet: 1.93% ( 542 / 28146 ) cutoffSlk: -550.6ps stdDelay: 14.2ps
[03/22 02:35:22   2290] default core: bins with density >  0.75 =   87 % ( 421 / 484 )
[03/22 02:35:22   2290] Density distribution unevenness ratio = 4.368%
[03/22 02:35:22   2290] RPlace postIncrNP: Density = 1.048889 -> 0.988889.
[03/22 02:35:22   2290] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:35:22   2290] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:35:22   2290] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:35:22   2290] [1.00 - 1.05] :	 2 (0.41%) -> 0 (0.00%)
[03/22 02:35:22   2290] [0.95 - 1.00] :	 18 (3.72%) -> 22 (4.55%)
[03/22 02:35:22   2290] [0.90 - 0.95] :	 147 (30.37%) -> 138 (28.51%)
[03/22 02:35:22   2290] [0.85 - 0.90] :	 170 (35.12%) -> 180 (37.19%)
[03/22 02:35:22   2290] [0.80 - 0.85] :	 68 (14.05%) -> 59 (12.19%)
[03/22 02:35:22   2290] [CPU] RefinePlace/IncrNP (cpu=0:00:05.4, real=0:00:06.0, mem=1443.0MB) @(0:38:06 - 0:38:11).
[03/22 02:35:22   2290] Move report: incrNP moves 11910 insts, mean move: 2.49 um, max move: 36.80 um
[03/22 02:35:22   2290] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_): (315.60, 267.40) --> (329.00, 244.00)
[03/22 02:35:22   2290] Move report: Timing Driven Placement moves 11910 insts, mean move: 2.49 um, max move: 36.80 um
[03/22 02:35:22   2290] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_): (315.60, 267.40) --> (329.00, 244.00)
[03/22 02:35:22   2290] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:06.0 MEM: 1443.0MB
[03/22 02:35:22   2290] Starting refinePlace ...
[03/22 02:35:22   2290] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:35:22   2291] default core: bins with density >  0.75 = 79.8 % ( 386 / 484 )
[03/22 02:35:22   2291] Density distribution unevenness ratio = 4.347%
[03/22 02:35:22   2291]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:35:22   2291] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1443.0MB) @(0:38:11 - 0:38:11).
[03/22 02:35:22   2291] Move report: preRPlace moves 7541 insts, mean move: 0.81 um, max move: 9.20 um
[03/22 02:35:22   2291] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U240): (329.60, 233.20) --> (325.80, 238.60)
[03/22 02:35:22   2291] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/22 02:35:22   2291] wireLenOptFixPriorityInst 0 inst fixed
[03/22 02:35:22   2291] Placement tweakage begins.
[03/22 02:35:22   2291] wire length = 5.458e+05
[03/22 02:35:24   2293] wire length = 5.205e+05
[03/22 02:35:24   2293] Placement tweakage ends.
[03/22 02:35:24   2293] Move report: tweak moves 4812 insts, mean move: 2.08 um, max move: 9.00 um
[03/22 02:35:24   2293] 	Max move on inst (mac_array_instance/FE_OCPC1317_q_temp_134_): (118.60, 328.60) --> (109.60, 328.60)
[03/22 02:35:24   2293] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:02.0, mem=1443.2MB) @(0:38:11 - 0:38:14).
[03/22 02:35:24   2293] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:35:24   2293] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1443.2MB) @(0:38:14 - 0:38:14).
[03/22 02:35:24   2293] Move report: Detail placement moves 10429 insts, mean move: 1.39 um, max move: 9.00 um
[03/22 02:35:24   2293] 	Max move on inst (mac_array_instance/FE_OCPC1317_q_temp_134_): (118.60, 328.60) --> (109.60, 328.60)
[03/22 02:35:24   2293] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 1443.2MB
[03/22 02:35:24   2293] Statistics of distance of Instance movement in refine placement:
[03/22 02:35:24   2293]   maximum (X+Y) =        35.80 um
[03/22 02:35:24   2293]   inst (mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_) with max move: (315.6, 267.4) -> (328, 244)
[03/22 02:35:24   2293]   mean    (X+Y) =         2.61 um
[03/22 02:35:24   2293] Total instances flipped for WireLenOpt: 1331
[03/22 02:35:24   2293] Total instances flipped, including legalization: 6616
[03/22 02:35:24   2293] Summary Report:
[03/22 02:35:24   2293] Instances move: 14584 (out of 26232 movable)
[03/22 02:35:24   2293] Mean displacement: 2.61 um
[03/22 02:35:24   2293] Max displacement: 35.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_) (315.6, 267.4) -> (328, 244)
[03/22 02:35:24   2293] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/22 02:35:24   2293] Total instances moved : 14584
[03/22 02:35:24   2293] Total net bbox length = 4.259e+05 (1.819e+05 2.440e+05) (ext = 2.161e+04)
[03/22 02:35:24   2293] Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 1443.2MB
[03/22 02:35:24   2293] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:08.0, mem=1443.2MB) @(0:38:06 - 0:38:14).
[03/22 02:35:24   2293] *** Finished refinePlace (0:38:14 mem=1443.2M) ***
[03/22 02:35:25   2294] Finished re-routing un-routed nets (0:00:00.1 1443.2M)
[03/22 02:35:25   2294] 
[03/22 02:35:25   2294] 
[03/22 02:35:25   2294] Density : 0.8506
[03/22 02:35:25   2294] Max route overflow : 0.0000
[03/22 02:35:25   2294] 
[03/22 02:35:25   2294] 
[03/22 02:35:25   2294] *** Finish Physical Update (cpu=0:00:09.4 real=0:00:09.0 mem=1443.2M) ***
[03/22 02:35:26   2295] ** GigaOpt Optimizer WNS Slack -0.548 TNS Slack -620.797 Density 85.06
[03/22 02:35:26   2295] Recovering Place ECO bump
[03/22 02:35:26   2295] Active Path Group: reg2reg  
[03/22 02:35:26   2295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:26   2295] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:35:26   2295] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:26   2295] |  -0.548|   -0.548|-620.797| -620.797|    85.06%|   0:00:00.0| 1443.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:35:27   2296] |  -0.540|   -0.540|-619.092| -619.092|    85.06%|   0:00:01.0| 1443.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 02:35:32   2301] |  -0.540|   -0.540|-618.450| -618.450|    85.05%|   0:00:05.0| 1437.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:33   2302] |  -0.540|   -0.540|-617.990| -617.990|    85.06%|   0:00:01.0| 1437.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:33   2302] |  -0.540|   -0.540|-617.945| -617.945|    85.07%|   0:00:00.0| 1437.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:33   2302] |  -0.540|   -0.540|-617.945| -617.945|    85.07%|   0:00:00.0| 1437.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:35:33   2302] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:33   2302] 
[03/22 02:35:33   2302] *** Finish Core Optimize Step (cpu=0:00:07.4 real=0:00:07.0 mem=1437.3M) ***
[03/22 02:35:33   2302] Active Path Group: default 
[03/22 02:35:33   2302] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:33   2302] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:35:33   2302] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:33   2302] |   0.006|   -0.540|   0.000| -617.945|    85.07%|   0:00:00.0| 1437.3M|   WC_VIEW|  default| qmem_instance/Q_reg_50_/D                          |
[03/22 02:35:34   2303] |   0.016|   -0.540|   0.000| -617.945|    85.07%|   0:00:01.0| 1437.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_86_/D                      |
[03/22 02:35:34   2303] |   0.016|   -0.540|   0.000| -617.946|    85.07%|   0:00:00.0| 1437.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_86_/D                      |
[03/22 02:35:34   2303] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:34   2303] 
[03/22 02:35:34   2303] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1437.3M) ***
[03/22 02:35:34   2303] 
[03/22 02:35:34   2303] *** Finished Optimize Step Cumulative (cpu=0:00:07.9 real=0:00:08.0 mem=1437.3M) ***
[03/22 02:35:34   2303] *** Starting refinePlace (0:38:23 mem=1437.3M) ***
[03/22 02:35:34   2303] Total net bbox length = 4.260e+05 (1.819e+05 2.441e+05) (ext = 2.161e+04)
[03/22 02:35:34   2303] Starting refinePlace ...
[03/22 02:35:34   2303] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:35:34   2303] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:35:34   2303] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1437.3MB) @(0:38:23 - 0:38:23).
[03/22 02:35:34   2303] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:35:34   2303] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1437.3MB
[03/22 02:35:34   2303] Statistics of distance of Instance movement in refine placement:
[03/22 02:35:34   2303]   maximum (X+Y) =         0.00 um
[03/22 02:35:34   2303]   mean    (X+Y) =         0.00 um
[03/22 02:35:34   2303] Summary Report:
[03/22 02:35:34   2303] Instances move: 0 (out of 26240 movable)
[03/22 02:35:34   2303] Mean displacement: 0.00 um
[03/22 02:35:34   2303] Max displacement: 0.00 um 
[03/22 02:35:34   2303] Total instances moved : 0
[03/22 02:35:34   2303] Total net bbox length = 4.260e+05 (1.819e+05 2.441e+05) (ext = 2.161e+04)
[03/22 02:35:34   2303] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1437.3MB
[03/22 02:35:34   2303] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1437.3MB) @(0:38:23 - 0:38:24).
[03/22 02:35:34   2303] *** Finished refinePlace (0:38:24 mem=1437.3M) ***
[03/22 02:35:34   2303] Finished re-routing un-routed nets (0:00:00.0 1437.3M)
[03/22 02:35:34   2303] 
[03/22 02:35:34   2303] 
[03/22 02:35:34   2303] Density : 0.8507
[03/22 02:35:34   2303] Max route overflow : 0.0000
[03/22 02:35:34   2303] 
[03/22 02:35:34   2303] 
[03/22 02:35:34   2303] *** Finish Physical Update (cpu=0:00:00.7 real=0:00:00.0 mem=1437.3M) ***
[03/22 02:35:34   2304] ** GigaOpt Optimizer WNS Slack -0.540 TNS Slack -617.946 Density 85.07
[03/22 02:35:34   2304] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:35:34   2304] Layer 7 has 905 constrained nets 
[03/22 02:35:34   2304] **** End NDR-Layer Usage Statistics ****
[03/22 02:35:34   2304] 
[03/22 02:35:34   2304] *** Finish pre-CTS Setup Fixing (cpu=0:28:55 real=0:39:18 mem=1437.3M) ***
[03/22 02:35:34   2304] 
[03/22 02:35:34   2304] End: GigaOpt Optimization in WNS mode
[03/22 02:35:34   2304] *** Timing NOT met, worst failing slack is -0.540
[03/22 02:35:34   2304] *** Check timing (0:00:00.0)
[03/22 02:35:34   2304] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:35:34   2304] optDesignOneStep: Leakage Power Flow
[03/22 02:35:34   2304] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:35:34   2304] Begin: GigaOpt Optimization in TNS mode
[03/22 02:35:35   2304] Info: 1 clock net  excluded from IPO operation.
[03/22 02:35:35   2304] PhyDesignGrid: maxLocalDensity 0.95
[03/22 02:35:35   2304] #spOpts: N=65 
[03/22 02:35:38   2307] *info: 1 clock net excluded
[03/22 02:35:38   2307] *info: 2 special nets excluded.
[03/22 02:35:38   2307] *info: 102 no-driver nets excluded.
[03/22 02:35:39   2308] ** GigaOpt Optimizer WNS Slack -0.540 TNS Slack -617.946 Density 85.07
[03/22 02:35:39   2308] Optimizer TNS Opt
[03/22 02:35:39   2308] Active Path Group: reg2reg  
[03/22 02:35:39   2308] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:39   2308] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:35:39   2308] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:35:39   2308] |  -0.540|   -0.540|-617.946| -617.946|    85.07%|   0:00:00.0| 1402.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:36:28   2357] |  -0.539|   -0.539|-616.054| -616.054|    85.16%|   0:00:49.0| 1410.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:36:29   2358] |  -0.539|   -0.539|-615.996| -615.996|    85.16%|   0:00:01.0| 1410.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:36:48   2378] |  -0.539|   -0.539|-614.239| -614.239|    85.18%|   0:00:19.0| 1406.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:36:54   2383] |  -0.539|   -0.539|-613.426| -613.426|    85.30%|   0:00:06.0| 1406.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:36:54   2383] |  -0.539|   -0.539|-613.327| -613.327|    85.30%|   0:00:00.0| 1406.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:37:00   2389] |  -0.539|   -0.539|-613.140| -613.140|    85.31%|   0:00:06.0| 1406.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:37:02   2391] |  -0.539|   -0.539|-613.104| -613.104|    85.33%|   0:00:02.0| 1406.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:37:27   2416] |  -0.539|   -0.539|-611.784| -611.784|    85.41%|   0:00:25.0| 1408.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 02:37:27   2416] |  -0.539|   -0.539|-611.554| -611.554|    85.42%|   0:00:00.0| 1408.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 02:37:35   2424] |  -0.539|   -0.539|-611.186| -611.186|    85.50%|   0:00:08.0| 1408.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 02:37:35   2424] |  -0.539|   -0.539|-611.104| -611.104|    85.50%|   0:00:00.0| 1406.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 02:37:41   2430] |  -0.539|   -0.539|-610.755| -610.755|    85.50%|   0:00:06.0| 1406.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 02:37:41   2430] |  -0.539|   -0.539|-610.724| -610.724|    85.51%|   0:00:00.0| 1406.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/22 02:37:51   2441] |  -0.539|   -0.539|-610.198| -610.198|    85.52%|   0:00:10.0| 1406.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 02:37:51   2441] |  -0.539|   -0.539|-610.118| -610.118|    85.52%|   0:00:00.0| 1406.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 02:37:53   2443] |  -0.539|   -0.539|-609.307| -609.307|    85.53%|   0:00:02.0| 1406.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 02:38:02   2452] |  -0.539|   -0.539|-609.044| -609.044|    85.55%|   0:00:09.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/22 02:38:05   2454] |  -0.539|   -0.539|-608.747| -608.747|    85.57%|   0:00:03.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/22 02:38:05   2455] |  -0.539|   -0.539|-608.731| -608.731|    85.58%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/22 02:38:06   2455] |  -0.539|   -0.539|-608.689| -608.689|    85.58%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/22 02:38:06   2456] |  -0.539|   -0.539|-608.465| -608.465|    85.59%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/22 02:38:07   2456] |  -0.539|   -0.539|-608.444| -608.444|    85.60%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/22 02:38:07   2457] |  -0.539|   -0.539|-608.358| -608.358|    85.61%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/22 02:38:09   2459] |  -0.539|   -0.539|-606.880| -606.880|    85.64%|   0:00:02.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/22 02:38:09   2459] |  -0.539|   -0.539|-606.863| -606.863|    85.64%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/22 02:38:10   2459] |  -0.539|   -0.539|-606.836| -606.836|    85.65%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/22 02:38:11   2460] |  -0.539|   -0.539|-605.904| -605.904|    85.66%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/22 02:38:12   2461] |  -0.539|   -0.539|-605.693| -605.693|    85.66%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/22 02:38:12   2461] |  -0.539|   -0.539|-605.516| -605.516|    85.67%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/22 02:38:12   2461] |  -0.539|   -0.539|-605.390| -605.390|    85.68%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/22 02:38:12   2461] |  -0.539|   -0.539|-605.362| -605.362|    85.68%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/22 02:38:13   2462] |  -0.539|   -0.539|-605.090| -605.090|    85.68%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/22 02:38:13   2462] |  -0.539|   -0.539|-604.840| -604.840|    85.70%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/22 02:38:14   2463] |  -0.539|   -0.539|-604.244| -604.244|    85.71%|   0:00:01.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D    |
[03/22 02:38:14   2463] |  -0.539|   -0.539|-604.081| -604.081|    85.71%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:14   2463] |  -0.539|   -0.539|-603.714| -603.714|    85.71%|   0:00:00.0| 1406.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D    |
[03/22 02:38:15   2464] |  -0.539|   -0.539|-603.654| -603.654|    85.71%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/22 02:38:15   2464] |  -0.539|   -0.539|-603.587| -603.587|    85.71%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/22 02:38:15   2464] |  -0.539|   -0.539|-603.334| -603.334|    85.73%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_11_/D   |
[03/22 02:38:15   2464] |  -0.539|   -0.539|-603.326| -603.326|    85.73%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
[03/22 02:38:17   2466] |  -0.539|   -0.539|-602.923| -602.923|    85.74%|   0:00:02.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D   |
[03/22 02:38:17   2466] |  -0.539|   -0.539|-602.909| -602.909|    85.75%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
[03/22 02:38:17   2466] |  -0.539|   -0.539|-602.888| -602.888|    85.75%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
[03/22 02:38:18   2467] |  -0.539|   -0.539|-602.466| -602.466|    85.75%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
[03/22 02:38:18   2467] |  -0.539|   -0.539|-602.028| -602.028|    85.75%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D    |
[03/22 02:38:19   2468] |  -0.539|   -0.539|-601.855| -601.855|    85.75%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
[03/22 02:38:19   2468] |  -0.539|   -0.539|-601.842| -601.842|    85.76%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_11_/D   |
[03/22 02:38:20   2469] |  -0.539|   -0.539|-601.194| -601.194|    85.77%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_7_/D    |
[03/22 02:38:21   2470] |  -0.539|   -0.539|-601.006| -601.006|    85.77%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:22   2471] |  -0.539|   -0.539|-600.815| -600.815|    85.77%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:22   2471] |  -0.539|   -0.539|-600.778| -600.778|    85.79%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:22   2471] |  -0.539|   -0.539|-600.584| -600.584|    85.79%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:22   2472] |  -0.539|   -0.539|-600.563| -600.563|    85.79%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:23   2472] |  -0.539|   -0.539|-598.779| -598.779|    85.80%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/22 02:38:24   2473] |  -0.539|   -0.539|-598.507| -598.507|    85.80%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/22 02:38:24   2473] |  -0.539|   -0.539|-598.384| -598.384|    85.81%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/22 02:38:24   2473] |  -0.539|   -0.539|-597.889| -597.889|    85.81%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
[03/22 02:38:24   2473] |  -0.539|   -0.539|-597.342| -597.342|    85.81%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:24   2474] |  -0.539|   -0.539|-597.153| -597.153|    85.82%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/22 02:38:25   2474] |  -0.539|   -0.539|-596.998| -596.998|    85.82%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_7_/D    |
[03/22 02:38:25   2474] |  -0.539|   -0.539|-596.602| -596.602|    85.82%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/22 02:38:25   2475] |  -0.539|   -0.539|-596.553| -596.553|    85.82%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/22 02:38:26   2475] |  -0.539|   -0.539|-596.529| -596.529|    85.83%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/22 02:38:26   2475] |  -0.539|   -0.539|-596.440| -596.440|    85.83%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/22 02:38:29   2478] |  -0.539|   -0.539|-595.658| -595.658|    85.84%|   0:00:03.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:29   2478] |  -0.539|   -0.539|-595.493| -595.493|    85.85%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:29   2479] |  -0.539|   -0.539|-595.478| -595.478|    85.86%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:30   2479] |  -0.539|   -0.539|-593.925| -593.925|    85.86%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:32   2481] |  -0.539|   -0.539|-593.568| -593.568|    85.86%|   0:00:02.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:32   2482] |  -0.539|   -0.539|-593.271| -593.271|    85.87%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:33   2482] |  -0.539|   -0.539|-592.727| -592.727|    85.87%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/22 02:38:34   2483] |  -0.539|   -0.539|-592.499| -592.499|    85.87%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:34   2483] |  -0.539|   -0.539|-592.276| -592.276|    85.87%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:34   2483] |  -0.539|   -0.539|-592.242| -592.242|    85.87%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/22 02:38:34   2483] |  -0.539|   -0.539|-591.612| -591.612|    85.87%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:35   2484] |  -0.539|   -0.539|-591.405| -591.405|    85.87%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:36   2485] |  -0.539|   -0.539|-590.867| -590.867|    85.87%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:37   2486] |  -0.539|   -0.539|-589.163| -589.163|    85.87%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:37   2486] |  -0.539|   -0.539|-588.956| -588.956|    85.87%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:38   2487] |  -0.539|   -0.539|-588.715| -588.715|    85.87%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:38   2487] |  -0.539|   -0.539|-588.696| -588.696|    85.87%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D    |
[03/22 02:38:38   2487] |  -0.539|   -0.539|-588.364| -588.364|    85.89%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D    |
[03/22 02:38:39   2488] |  -0.539|   -0.539|-588.037| -588.037|    85.89%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:39   2488] |  -0.539|   -0.539|-587.925| -587.925|    85.89%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:41   2490] |  -0.539|   -0.539|-587.726| -587.726|    85.89%|   0:00:02.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:41   2490] |  -0.539|   -0.539|-587.711| -587.711|    85.89%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:41   2490] |  -0.539|   -0.539|-587.694| -587.694|    85.89%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:41   2490] |  -0.539|   -0.539|-587.658| -587.658|    85.91%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/22 02:38:42   2491] |  -0.539|   -0.539|-587.223| -587.223|    85.91%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_7_/D    |
[03/22 02:38:42   2491] |  -0.539|   -0.539|-587.208| -587.208|    85.91%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/22 02:38:43   2492] |  -0.539|   -0.539|-586.802| -586.802|    85.91%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/22 02:38:44   2493] |  -0.539|   -0.539|-586.744| -586.744|    85.92%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/22 02:38:44   2493] |  -0.539|   -0.539|-586.730| -586.730|    85.92%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/22 02:38:45   2494] |  -0.539|   -0.539|-586.265| -586.265|    85.92%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
[03/22 02:38:45   2494] |  -0.539|   -0.539|-586.236| -586.236|    85.92%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
[03/22 02:38:46   2495] |  -0.539|   -0.539|-586.222| -586.222|    85.92%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
[03/22 02:38:46   2496] |  -0.539|   -0.539|-585.448| -585.448|    85.94%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:47   2496] |  -0.539|   -0.539|-585.388| -585.388|    85.94%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:47   2496] |  -0.539|   -0.539|-585.368| -585.368|    85.94%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:47   2496] |  -0.539|   -0.539|-585.367| -585.367|    85.94%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:47   2497] |  -0.539|   -0.539|-585.364| -585.364|    85.94%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:48   2497] |  -0.539|   -0.539|-584.558| -584.558|    85.94%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/22 02:38:48   2497] |  -0.539|   -0.539|-580.664| -580.664|    85.96%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/22 02:38:48   2497] |  -0.539|   -0.539|-580.060| -580.060|    85.96%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:49   2498] |  -0.539|   -0.539|-579.928| -579.928|    85.96%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
[03/22 02:38:49   2498] |  -0.539|   -0.539|-579.711| -579.711|    85.96%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:50   2499] |  -0.539|   -0.539|-579.565| -579.565|    85.96%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:50   2499] |  -0.539|   -0.539|-579.451| -579.451|    85.97%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:51   2500] |  -0.539|   -0.539|-578.545| -578.545|    85.98%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:51   2500] |  -0.539|   -0.539|-578.474| -578.474|    85.99%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/22 02:38:53   2502] |  -0.539|   -0.539|-575.182| -575.182|    86.00%|   0:00:02.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
[03/22 02:38:53   2502] |  -0.539|   -0.539|-575.113| -575.113|    86.01%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/D    |
[03/22 02:38:53   2502] |  -0.539|   -0.539|-572.385| -572.385|    86.02%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/22 02:38:54   2503] |  -0.539|   -0.539|-572.245| -572.245|    86.02%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/22 02:38:54   2503] |  -0.539|   -0.539|-572.227| -572.227|    86.03%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/22 02:38:54   2503] |  -0.539|   -0.539|-572.114| -572.114|    86.03%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:55   2504] |  -0.539|   -0.539|-572.024| -572.024|    86.03%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:55   2504] |  -0.539|   -0.539|-571.820| -571.820|    86.03%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/22 02:38:55   2504] |  -0.539|   -0.539|-571.557| -571.557|    86.03%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D    |
[03/22 02:38:55   2504] |  -0.539|   -0.539|-571.344| -571.344|    86.04%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:56   2505] |  -0.539|   -0.539|-567.371| -567.371|    86.04%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:56   2505] |  -0.539|   -0.539|-567.300| -567.300|    86.04%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:56   2506] |  -0.539|   -0.539|-567.260| -567.260|    86.04%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/22 02:38:57   2506] |  -0.539|   -0.539|-567.211| -567.211|    86.04%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:57   2506] |  -0.539|   -0.539|-560.081| -560.081|    86.04%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:57   2507] |  -0.539|   -0.539|-560.069| -560.069|    86.04%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:58   2507] |  -0.539|   -0.539|-560.060| -560.060|    86.06%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:59   2508] |  -0.539|   -0.539|-537.938| -537.938|    86.06%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:59   2508] |  -0.539|   -0.539|-537.894| -537.894|    86.06%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/22 02:38:59   2508] |  -0.539|   -0.539|-537.755| -537.755|    86.06%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/22 02:38:59   2508] |  -0.539|   -0.539|-537.677| -537.677|    86.06%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 02:38:59   2509] |  -0.539|   -0.539|-532.613| -532.613|    86.06%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_4_/D    |
[03/22 02:39:00   2509] |  -0.539|   -0.539|-532.570| -532.570|    86.07%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/22 02:39:01   2510] |  -0.539|   -0.539|-532.561| -532.561|    86.07%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/22 02:39:01   2510] |  -0.539|   -0.539|-532.484| -532.484|    86.08%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/22 02:39:01   2510] |  -0.539|   -0.539|-532.355| -532.355|    86.08%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:01   2510] |  -0.539|   -0.539|-528.434| -528.434|    86.08%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:02   2511] |  -0.539|   -0.539|-528.038| -528.038|    86.08%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D    |
[03/22 02:39:02   2511] |  -0.539|   -0.539|-527.752| -527.752|    86.08%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
[03/22 02:39:02   2511] |  -0.539|   -0.539|-527.573| -527.573|    86.08%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/22 02:39:02   2511] |  -0.539|   -0.539|-526.881| -526.881|    86.09%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:03   2512] |  -0.539|   -0.539|-526.853| -526.853|    86.09%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:03   2512] |  -0.539|   -0.539|-526.792| -526.792|    86.09%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:03   2512] |  -0.539|   -0.539|-526.642| -526.642|    86.09%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
[03/22 02:39:03   2512] |  -0.539|   -0.539|-526.517| -526.517|    86.09%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
[03/22 02:39:03   2512] |  -0.539|   -0.539|-526.426| -526.426|    86.09%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:03   2513] |  -0.539|   -0.539|-526.406| -526.406|    86.10%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:04   2513] |  -0.539|   -0.539|-526.358| -526.358|    86.10%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:04   2513] |  -0.539|   -0.539|-526.344| -526.344|    86.10%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:04   2513] |  -0.539|   -0.539|-526.181| -526.181|    86.10%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:04   2513] |  -0.539|   -0.539|-526.175| -526.175|    86.10%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:05   2514] |  -0.539|   -0.539|-515.903| -515.903|    86.10%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-515.763| -515.763|    86.11%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-515.649| -515.649|    86.11%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-515.527| -515.527|    86.11%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-515.469| -515.469|    86.11%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-514.877| -514.877|    86.11%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-509.517| -509.517|    86.11%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-502.474| -502.474|    86.12%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-502.302| -502.302|    86.12%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:06   2515] |  -0.539|   -0.539|-502.204| -502.204|    86.12%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:07   2516] |  -0.539|   -0.539|-502.101| -502.101|    86.12%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:07   2516] |  -0.539|   -0.539|-501.999| -501.999|    86.14%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:07   2516] |  -0.539|   -0.539|-501.975| -501.975|    86.14%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/22 02:39:07   2516] |  -0.539|   -0.539|-494.989| -494.989|    86.15%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/22 02:39:08   2517] |  -0.539|   -0.539|-494.404| -494.404|    86.15%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:08   2517] |  -0.539|   -0.539|-493.095| -493.095|    86.16%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:08   2517] |  -0.539|   -0.539|-493.091| -493.091|    86.16%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:08   2517] |  -0.539|   -0.539|-485.534| -485.534|    86.16%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:08   2517] |  -0.539|   -0.539|-485.396| -485.396|    86.17%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/22 02:39:09   2518] |  -0.539|   -0.539|-479.034| -479.034|    86.18%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:09   2518] |  -0.539|   -0.539|-476.167| -476.167|    86.18%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:09   2518] |  -0.539|   -0.539|-476.119| -476.119|    86.19%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:09   2519] |  -0.539|   -0.539|-474.918| -474.918|    86.19%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/22 02:39:10   2519] |  -0.539|   -0.539|-474.730| -474.730|    86.20%|   0:00:01.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
[03/22 02:39:10   2519] |  -0.539|   -0.539|-474.647| -474.647|    86.20%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D    |
[03/22 02:39:10   2519] |  -0.539|   -0.539|-474.523| -474.523|    86.21%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/22 02:39:10   2520] |  -0.539|   -0.539|-474.488| -474.488|    86.21%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/22 02:39:12   2521] |  -0.539|   -0.539|-474.474| -474.474|    86.22%|   0:00:02.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/22 02:39:12   2521] |  -0.539|   -0.539|-474.451| -474.451|    86.22%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/22 02:39:12   2521] |  -0.539|   -0.539|-474.451| -474.451|    86.22%|   0:00:00.0| 1407.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:39:12   2521] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:12   2521] 
[03/22 02:39:12   2521] *** Finish Core Optimize Step (cpu=0:03:33 real=0:03:33 mem=1407.0M) ***
[03/22 02:39:12   2521] 
[03/22 02:39:12   2521] *** Finished Optimize Step Cumulative (cpu=0:03:33 real=0:03:33 mem=1407.0M) ***
[03/22 02:39:12   2521] ** GigaOpt Optimizer WNS Slack -0.539 TNS Slack -474.451 Density 86.22
[03/22 02:39:12   2521] Placement Snapshot: Density distribution:
[03/22 02:39:12   2521] [1.00 -  +++]: 0 (0.00%)
[03/22 02:39:12   2521] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:39:12   2521] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:39:12   2521] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:39:12   2521] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:39:12   2521] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:39:12   2521] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:39:12   2521] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:39:12   2521] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:39:12   2521] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:39:12   2521] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:39:12   2521] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:39:12   2521] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:39:12   2521] [0.35 - 0.40]: 6 (1.36%)
[03/22 02:39:12   2521] [0.30 - 0.35]: 10 (2.27%)
[03/22 02:39:12   2521] [0.25 - 0.30]: 8 (1.81%)
[03/22 02:39:12   2521] [0.20 - 0.25]: 31 (7.03%)
[03/22 02:39:12   2521] [0.15 - 0.20]: 147 (33.33%)
[03/22 02:39:12   2521] [0.10 - 0.15]: 148 (33.56%)
[03/22 02:39:12   2521] [0.05 - 0.10]: 50 (11.34%)
[03/22 02:39:12   2521] [0.00 - 0.05]: 2 (0.45%)
[03/22 02:39:12   2521] Begin: Area Reclaim Optimization
[03/22 02:39:12   2521] Reclaim Optimization WNS Slack -0.539  TNS Slack -474.451 Density 86.22
[03/22 02:39:12   2521] +----------+---------+--------+--------+------------+--------+
[03/22 02:39:12   2521] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:39:12   2521] +----------+---------+--------+--------+------------+--------+
[03/22 02:39:12   2521] |    86.22%|        -|  -0.539|-474.451|   0:00:00.0| 1407.0M|
[03/22 02:39:14   2523] |    86.17%|       31|  -0.539|-474.503|   0:00:02.0| 1407.0M|
[03/22 02:39:21   2530] |    85.78%|      598|  -0.550|-479.042|   0:00:07.0| 1407.0M|
[03/22 02:39:21   2530] |    85.78%|        3|  -0.550|-479.042|   0:00:00.0| 1407.0M|
[03/22 02:39:21   2530] |    85.78%|        0|  -0.550|-479.042|   0:00:00.0| 1407.0M|
[03/22 02:39:21   2530] +----------+---------+--------+--------+------------+--------+
[03/22 02:39:21   2530] Reclaim Optimization End WNS Slack -0.550  TNS Slack -479.042 Density 85.78
[03/22 02:39:21   2530] 
[03/22 02:39:21   2530] ** Summary: Restruct = 0 Buffer Deletion = 9 Declone = 23 Resize = 417 **
[03/22 02:39:21   2530] --------------------------------------------------------------
[03/22 02:39:21   2530] |                                   | Total     | Sequential |
[03/22 02:39:21   2530] --------------------------------------------------------------
[03/22 02:39:21   2530] | Num insts resized                 |     414  |       0    |
[03/22 02:39:21   2530] | Num insts undone                  |     184  |       0    |
[03/22 02:39:21   2530] | Num insts Downsized               |     414  |       0    |
[03/22 02:39:21   2530] | Num insts Samesized               |       0  |       0    |
[03/22 02:39:21   2530] | Num insts Upsized                 |       0  |       0    |
[03/22 02:39:21   2530] | Num multiple commits+uncommits    |       3  |       -    |
[03/22 02:39:21   2530] --------------------------------------------------------------
[03/22 02:39:21   2530] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:39:21   2530] Layer 7 has 998 constrained nets 
[03/22 02:39:21   2530] **** End NDR-Layer Usage Statistics ****
[03/22 02:39:21   2530] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.7) (real = 0:00:09.0) **
[03/22 02:39:21   2530] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1407.02M, totSessionCpu=0:42:10).
[03/22 02:39:21   2530] Placement Snapshot: Density distribution:
[03/22 02:39:21   2530] [1.00 -  +++]: 0 (0.00%)
[03/22 02:39:21   2530] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:39:21   2530] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:39:21   2530] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:39:21   2530] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:39:21   2530] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:39:21   2530] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:39:21   2530] [0.65 - 0.70]: 3 (0.68%)
[03/22 02:39:21   2530] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:39:21   2530] [0.55 - 0.60]: 5 (1.13%)
[03/22 02:39:21   2530] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:39:21   2530] [0.45 - 0.50]: 15 (3.40%)
[03/22 02:39:21   2530] [0.40 - 0.45]: 7 (1.59%)
[03/22 02:39:21   2530] [0.35 - 0.40]: 6 (1.36%)
[03/22 02:39:21   2530] [0.30 - 0.35]: 10 (2.27%)
[03/22 02:39:21   2530] [0.25 - 0.30]: 8 (1.81%)
[03/22 02:39:21   2530] [0.20 - 0.25]: 40 (9.07%)
[03/22 02:39:21   2530] [0.15 - 0.20]: 153 (34.69%)
[03/22 02:39:21   2530] [0.10 - 0.15]: 150 (34.01%)
[03/22 02:39:21   2530] [0.05 - 0.10]: 33 (7.48%)
[03/22 02:39:21   2530] [0.00 - 0.05]: 2 (0.45%)
[03/22 02:39:21   2530] *** Starting refinePlace (0:42:11 mem=1423.0M) ***
[03/22 02:39:21   2530] Total net bbox length = 4.292e+05 (1.840e+05 2.452e+05) (ext = 2.161e+04)
[03/22 02:39:21   2530] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:21   2530] default core: bins with density >  0.75 =   87 % ( 421 / 484 )
[03/22 02:39:21   2530] Density distribution unevenness ratio = 4.459%
[03/22 02:39:21   2530] RPlace IncrNP: Rollback Lev = -3
[03/22 02:39:21   2530] RPlace: Density =1.072222, incremental np is triggered.
[03/22 02:39:21   2530] nrCritNet: 1.97% ( 565 / 28707 ) cutoffSlk: -550.9ps stdDelay: 14.2ps
[03/22 02:39:32   2541] default core: bins with density >  0.75 = 86.4 % ( 418 / 484 )
[03/22 02:39:32   2541] Density distribution unevenness ratio = 4.310%
[03/22 02:39:32   2541] RPlace postIncrNP: Density = 1.072222 -> 1.058889.
[03/22 02:39:32   2541] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:39:32   2541] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:39:32   2541] [1.05 - 1.10] :	 1 (0.21%) -> 1 (0.21%)
[03/22 02:39:32   2541] [1.00 - 1.05] :	 2 (0.41%) -> 6 (1.24%)
[03/22 02:39:32   2541] [0.95 - 1.00] :	 36 (7.44%) -> 41 (8.47%)
[03/22 02:39:32   2541] [0.90 - 0.95] :	 150 (30.99%) -> 126 (26.03%)
[03/22 02:39:32   2541] [0.85 - 0.90] :	 168 (34.71%) -> 153 (31.61%)
[03/22 02:39:32   2541] [0.80 - 0.85] :	 47 (9.71%) -> 66 (13.64%)
[03/22 02:39:32   2541] [CPU] RefinePlace/IncrNP (cpu=0:00:11.0, real=0:00:11.0, mem=1444.0MB) @(0:42:11 - 0:42:22).
[03/22 02:39:32   2541] Move report: incrNP moves 21488 insts, mean move: 3.98 um, max move: 51.60 um
[03/22 02:39:32   2541] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U743): (372.40, 253.00) --> (337.00, 236.80)
[03/22 02:39:32   2541] Move report: Timing Driven Placement moves 21488 insts, mean move: 3.98 um, max move: 51.60 um
[03/22 02:39:32   2541] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U743): (372.40, 253.00) --> (337.00, 236.80)
[03/22 02:39:32   2541] 	Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1444.0MB
[03/22 02:39:32   2541] Starting refinePlace ...
[03/22 02:39:32   2541] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:32   2541] default core: bins with density >  0.75 = 81.4 % ( 394 / 484 )
[03/22 02:39:32   2541] Density distribution unevenness ratio = 4.307%
[03/22 02:39:33   2542]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:39:33   2542] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1444.0MB) @(0:42:22 - 0:42:22).
[03/22 02:39:33   2542] Move report: preRPlace moves 13344 insts, mean move: 0.85 um, max move: 7.60 um
[03/22 02:39:33   2542] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U194): (382.40, 217.00) --> (384.60, 211.60)
[03/22 02:39:33   2542] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/22 02:39:33   2542] wireLenOptFixPriorityInst 0 inst fixed
[03/22 02:39:33   2542] Placement tweakage begins.
[03/22 02:39:33   2542] wire length = 5.419e+05
[03/22 02:39:35   2544] wire length = 5.195e+05
[03/22 02:39:35   2544] Placement tweakage ends.
[03/22 02:39:35   2544] Move report: tweak moves 4557 insts, mean move: 1.99 um, max move: 9.80 um
[03/22 02:39:35   2544] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U48): (208.60, 276.40) --> (218.40, 276.40)
[03/22 02:39:35   2544] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.2, real=0:00:02.0, mem=1444.0MB) @(0:42:22 - 0:42:24).
[03/22 02:39:35   2544] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:35   2544] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1444.0MB) @(0:42:24 - 0:42:25).
[03/22 02:39:35   2544] Move report: Detail placement moves 14565 insts, mean move: 1.21 um, max move: 9.00 um
[03/22 02:39:35   2544] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U221): (265.00, 240.40) --> (256.00, 240.40)
[03/22 02:39:35   2544] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 1444.0MB
[03/22 02:39:35   2544] Statistics of distance of Instance movement in refine placement:
[03/22 02:39:35   2544]   maximum (X+Y) =        50.80 um
[03/22 02:39:35   2544]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U743) with max move: (372.4, 253) -> (337.8, 236.8)
[03/22 02:39:35   2544]   mean    (X+Y) =         4.08 um
[03/22 02:39:35   2544] Total instances flipped for WireLenOpt: 1304
[03/22 02:39:35   2544] Total instances flipped, including legalization: 145
[03/22 02:39:35   2544] Summary Report:
[03/22 02:39:35   2544] Instances move: 22133 (out of 26821 movable)
[03/22 02:39:35   2544] Mean displacement: 4.08 um
[03/22 02:39:35   2544] Max displacement: 50.80 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U743) (372.4, 253) -> (337.8, 236.8)
[03/22 02:39:35   2544] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/22 02:39:35   2544] Total instances moved : 22133
[03/22 02:39:35   2544] Total net bbox length = 4.260e+05 (1.814e+05 2.446e+05) (ext = 2.119e+04)
[03/22 02:39:35   2544] Runtime: CPU: 0:00:14.1 REAL: 0:00:14.0 MEM: 1444.0MB
[03/22 02:39:35   2544] [CPU] RefinePlace/total (cpu=0:00:14.1, real=0:00:14.0, mem=1444.0MB) @(0:42:11 - 0:42:25).
[03/22 02:39:35   2544] *** Finished refinePlace (0:42:25 mem=1444.0M) ***
[03/22 02:39:35   2545] Finished re-routing un-routed nets (0:00:00.1 1444.0M)
[03/22 02:39:35   2545] 
[03/22 02:39:36   2546] 
[03/22 02:39:36   2546] Density : 0.8578
[03/22 02:39:36   2546] Max route overflow : 0.0000
[03/22 02:39:36   2546] 
[03/22 02:39:36   2546] 
[03/22 02:39:36   2546] *** Finish Physical Update (cpu=0:00:15.8 real=0:00:15.0 mem=1444.0M) ***
[03/22 02:39:37   2546] ** GigaOpt Optimizer WNS Slack -0.640 TNS Slack -489.776 Density 85.78
[03/22 02:39:37   2546] Recovering Place ECO bump
[03/22 02:39:37   2546] Active Path Group: reg2reg  
[03/22 02:39:37   2546] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:37   2546] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:39:37   2546] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:37   2546] |  -0.640|   -0.640|-489.776| -489.776|    85.78%|   0:00:00.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:39:37   2547] |  -0.583|   -0.583|-484.579| -484.579|    85.78%|   0:00:00.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_17_/D   |
[03/22 02:39:37   2547] |  -0.580|   -0.580|-484.450| -484.450|    85.78%|   0:00:00.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:39:37   2547] |  -0.580|   -0.580|-484.450| -484.450|    85.78%|   0:00:00.0| 1444.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/D   |
[03/22 02:39:37   2547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:37   2547] 
[03/22 02:39:37   2547] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1444.0M) ***
[03/22 02:39:37   2547] Active Path Group: default 
[03/22 02:39:38   2547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:38   2547] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:39:38   2547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:38   2547] |   0.006|   -0.580|   0.000| -484.450|    85.78%|   0:00:01.0| 1444.0M|   WC_VIEW|  default| qmem_instance/Q_reg_50_/D                          |
[03/22 02:39:38   2547] |   0.018|   -0.580|   0.000| -484.450|    85.79%|   0:00:00.0| 1444.0M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 02:39:38   2547] |        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
[03/22 02:39:38   2547] |   0.018|   -0.580|   0.000| -484.450|    85.79%|   0:00:00.0| 1444.0M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 02:39:38   2547] |        |         |        |         |          |            |        |          |         | eg_41_/D                                           |
[03/22 02:39:38   2547] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:38   2547] 
[03/22 02:39:38   2547] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=1444.0M) ***
[03/22 02:39:38   2547] 
[03/22 02:39:38   2547] *** Finished Optimize Step Cumulative (cpu=0:00:00.9 real=0:00:01.0 mem=1444.0M) ***
[03/22 02:39:38   2547] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -484.450 Density 85.79
[03/22 02:39:38   2547] *** Starting refinePlace (0:42:28 mem=1444.0M) ***
[03/22 02:39:38   2547] Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
[03/22 02:39:38   2547] Starting refinePlace ...
[03/22 02:39:38   2547] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:38   2548] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:38   2548] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1444.0MB) @(0:42:28 - 0:42:28).
[03/22 02:39:38   2548] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:38   2548] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1444.0MB
[03/22 02:39:38   2548] Statistics of distance of Instance movement in refine placement:
[03/22 02:39:38   2548]   maximum (X+Y) =         0.00 um
[03/22 02:39:38   2548]   mean    (X+Y) =         0.00 um
[03/22 02:39:38   2548] Summary Report:
[03/22 02:39:38   2548] Instances move: 0 (out of 26824 movable)
[03/22 02:39:38   2548] Mean displacement: 0.00 um
[03/22 02:39:38   2548] Max displacement: 0.00 um 
[03/22 02:39:38   2548] Total instances moved : 0
[03/22 02:39:38   2548] Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
[03/22 02:39:38   2548] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1444.0MB
[03/22 02:39:38   2548] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1444.0MB) @(0:42:28 - 0:42:28).
[03/22 02:39:38   2548] *** Finished refinePlace (0:42:28 mem=1444.0M) ***
[03/22 02:39:38   2548] Finished re-routing un-routed nets (0:00:00.0 1444.0M)
[03/22 02:39:38   2548] 
[03/22 02:39:39   2548] 
[03/22 02:39:39   2548] Density : 0.8579
[03/22 02:39:39   2548] Max route overflow : 0.0000
[03/22 02:39:39   2548] 
[03/22 02:39:39   2548] 
[03/22 02:39:39   2548] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1444.0M) ***
[03/22 02:39:39   2548] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -484.450 Density 85.79
[03/22 02:39:39   2548] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:39:39   2548] Layer 7 has 998 constrained nets 
[03/22 02:39:39   2548] **** End NDR-Layer Usage Statistics ****
[03/22 02:39:39   2548] 
[03/22 02:39:39   2548] *** Finish pre-CTS Setup Fixing (cpu=0:04:00 real=0:04:00 mem=1444.0M) ***
[03/22 02:39:39   2548] 
[03/22 02:39:39   2548] End: GigaOpt Optimization in TNS mode
[03/22 02:39:39   2548] Info: 1 clock net  excluded from IPO operation.
[03/22 02:39:39   2548] Begin: Area Reclaim Optimization
[03/22 02:39:39   2548] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:39:39   2548] #spOpts: N=65 mergeVia=F 
[03/22 02:39:40   2549] Reclaim Optimization WNS Slack -0.580  TNS Slack -484.450 Density 85.79
[03/22 02:39:40   2549] +----------+---------+--------+--------+------------+--------+
[03/22 02:39:40   2549] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:39:40   2549] +----------+---------+--------+--------+------------+--------+
[03/22 02:39:40   2549] |    85.79%|        -|  -0.580|-484.450|   0:00:00.0| 1419.8M|
[03/22 02:39:40   2549] |    85.78%|        2|  -0.580|-484.450|   0:00:00.0| 1419.8M|
[03/22 02:39:41   2551] |    85.71%|      109|  -0.580|-484.450|   0:00:01.0| 1419.8M|
[03/22 02:39:42   2551] |    85.70%|        9|  -0.580|-484.450|   0:00:01.0| 1419.8M|
[03/22 02:39:42   2551] |    85.70%|        0|  -0.580|-484.450|   0:00:00.0| 1419.8M|
[03/22 02:39:42   2551] +----------+---------+--------+--------+------------+--------+
[03/22 02:39:42   2551] Reclaim Optimization End WNS Slack -0.580  TNS Slack -484.450 Density 85.70
[03/22 02:39:42   2551] 
[03/22 02:39:42   2551] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 118 **
[03/22 02:39:42   2551] --------------------------------------------------------------
[03/22 02:39:42   2551] |                                   | Total     | Sequential |
[03/22 02:39:42   2551] --------------------------------------------------------------
[03/22 02:39:42   2551] | Num insts resized                 |     110  |       0    |
[03/22 02:39:42   2551] | Num insts undone                  |       0  |       0    |
[03/22 02:39:42   2551] | Num insts Downsized               |     110  |       0    |
[03/22 02:39:42   2551] | Num insts Samesized               |       0  |       0    |
[03/22 02:39:42   2551] | Num insts Upsized                 |       0  |       0    |
[03/22 02:39:42   2551] | Num multiple commits+uncommits    |       8  |       -    |
[03/22 02:39:42   2551] --------------------------------------------------------------
[03/22 02:39:42   2551] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:39:42   2551] Layer 7 has 998 constrained nets 
[03/22 02:39:42   2551] **** End NDR-Layer Usage Statistics ****
[03/22 02:39:42   2551] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
[03/22 02:39:42   2551] *** Starting refinePlace (0:42:32 mem=1419.8M) ***
[03/22 02:39:42   2551] Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
[03/22 02:39:42   2551] Starting refinePlace ...
[03/22 02:39:42   2551] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:42   2552] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:42   2552] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1419.8MB) @(0:42:32 - 0:42:32).
[03/22 02:39:42   2552] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:39:42   2552] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1419.8MB
[03/22 02:39:42   2552] Statistics of distance of Instance movement in refine placement:
[03/22 02:39:42   2552]   maximum (X+Y) =         0.00 um
[03/22 02:39:42   2552]   mean    (X+Y) =         0.00 um
[03/22 02:39:42   2552] Summary Report:
[03/22 02:39:42   2552] Instances move: 0 (out of 26822 movable)
[03/22 02:39:42   2552] Mean displacement: 0.00 um
[03/22 02:39:42   2552] Max displacement: 0.00 um 
[03/22 02:39:42   2552] Total instances moved : 0
[03/22 02:39:42   2552] Total net bbox length = 4.261e+05 (1.815e+05 2.446e+05) (ext = 2.119e+04)
[03/22 02:39:42   2552] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1419.8MB
[03/22 02:39:42   2552] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1419.8MB) @(0:42:32 - 0:42:32).
[03/22 02:39:42   2552] *** Finished refinePlace (0:42:32 mem=1419.8M) ***
[03/22 02:39:42   2552] Finished re-routing un-routed nets (0:00:00.0 1419.8M)
[03/22 02:39:42   2552] 
[03/22 02:39:42   2552] 
[03/22 02:39:42   2552] Density : 0.8570
[03/22 02:39:42   2552] Max route overflow : 0.0000
[03/22 02:39:42   2552] 
[03/22 02:39:42   2552] 
[03/22 02:39:42   2552] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1419.8M) ***
[03/22 02:39:42   2552] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:03, mem=1270.95M, totSessionCpu=0:42:32).
[03/22 02:39:43   2552] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 02:39:43   2552] [PSP] Started earlyGlobalRoute kernel
[03/22 02:39:43   2552] [PSP] Initial Peak syMemory usage = 1271.0 MB
[03/22 02:39:43   2552] (I)       Reading DB...
[03/22 02:39:43   2552] (I)       congestionReportName   : 
[03/22 02:39:43   2552] (I)       buildTerm2TermWires    : 1
[03/22 02:39:43   2552] (I)       doTrackAssignment      : 1
[03/22 02:39:43   2552] (I)       dumpBookshelfFiles     : 0
[03/22 02:39:43   2552] (I)       numThreads             : 1
[03/22 02:39:43   2552] [NR-eagl] honorMsvRouteConstraint: false
[03/22 02:39:43   2552] (I)       honorPin               : false
[03/22 02:39:43   2552] (I)       honorPinGuide          : true
[03/22 02:39:43   2552] (I)       honorPartition         : false
[03/22 02:39:43   2552] (I)       allowPartitionCrossover: false
[03/22 02:39:43   2552] (I)       honorSingleEntry       : true
[03/22 02:39:43   2552] (I)       honorSingleEntryStrong : true
[03/22 02:39:43   2552] (I)       handleViaSpacingRule   : false
[03/22 02:39:43   2552] (I)       PDConstraint           : none
[03/22 02:39:43   2552] (I)       expBetterNDRHandling   : false
[03/22 02:39:43   2552] [NR-eagl] honorClockSpecNDR      : 0
[03/22 02:39:43   2552] (I)       routingEffortLevel     : 3
[03/22 02:39:43   2552] [NR-eagl] minRouteLayer          : 2
[03/22 02:39:43   2552] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 02:39:43   2552] (I)       numRowsPerGCell        : 1
[03/22 02:39:43   2552] (I)       speedUpLargeDesign     : 0
[03/22 02:39:43   2552] (I)       speedUpBlkViolationClean: 0
[03/22 02:39:43   2552] (I)       multiThreadingTA       : 0
[03/22 02:39:43   2552] (I)       blockedPinEscape       : 1
[03/22 02:39:43   2552] (I)       blkAwareLayerSwitching : 0
[03/22 02:39:43   2552] (I)       betterClockWireModeling: 1
[03/22 02:39:43   2552] (I)       punchThroughDistance   : 500.00
[03/22 02:39:43   2552] (I)       scenicBound            : 1.15
[03/22 02:39:43   2552] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 02:39:43   2552] (I)       source-to-sink ratio   : 0.00
[03/22 02:39:43   2552] (I)       targetCongestionRatioH : 1.00
[03/22 02:39:43   2552] (I)       targetCongestionRatioV : 1.00
[03/22 02:39:43   2552] (I)       layerCongestionRatio   : 0.70
[03/22 02:39:43   2552] (I)       m1CongestionRatio      : 0.10
[03/22 02:39:43   2552] (I)       m2m3CongestionRatio    : 0.70
[03/22 02:39:43   2552] (I)       localRouteEffort       : 1.00
[03/22 02:39:43   2552] (I)       numSitesBlockedByOneVia: 8.00
[03/22 02:39:43   2552] (I)       supplyScaleFactorH     : 1.00
[03/22 02:39:43   2552] (I)       supplyScaleFactorV     : 1.00
[03/22 02:39:43   2552] (I)       highlight3DOverflowFactor: 0.00
[03/22 02:39:43   2552] (I)       doubleCutViaModelingRatio: 0.00
[03/22 02:39:43   2552] (I)       blockTrack             : 
[03/22 02:39:43   2552] (I)       readTROption           : true
[03/22 02:39:43   2552] (I)       extraSpacingBothSide   : false
[03/22 02:39:43   2552] [NR-eagl] numTracksPerClockWire  : 0
[03/22 02:39:43   2552] (I)       routeSelectedNetsOnly  : false
[03/22 02:39:43   2552] (I)       before initializing RouteDB syMemory usage = 1291.6 MB
[03/22 02:39:43   2552] (I)       starting read tracks
[03/22 02:39:43   2552] (I)       build grid graph
[03/22 02:39:43   2552] (I)       build grid graph start
[03/22 02:39:43   2552] [NR-eagl] Layer1 has no routable track
[03/22 02:39:43   2552] [NR-eagl] Layer2 has single uniform track structure
[03/22 02:39:43   2552] [NR-eagl] Layer3 has single uniform track structure
[03/22 02:39:43   2552] [NR-eagl] Layer4 has single uniform track structure
[03/22 02:39:43   2552] [NR-eagl] Layer5 has single uniform track structure
[03/22 02:39:43   2552] [NR-eagl] Layer6 has single uniform track structure
[03/22 02:39:43   2552] [NR-eagl] Layer7 has single uniform track structure
[03/22 02:39:43   2552] [NR-eagl] Layer8 has single uniform track structure
[03/22 02:39:43   2552] (I)       build grid graph end
[03/22 02:39:43   2552] (I)       Layer1   numNetMinLayer=27709
[03/22 02:39:43   2552] (I)       Layer2   numNetMinLayer=0
[03/22 02:39:43   2552] (I)       Layer3   numNetMinLayer=0
[03/22 02:39:43   2552] (I)       Layer4   numNetMinLayer=0
[03/22 02:39:43   2552] (I)       Layer5   numNetMinLayer=0
[03/22 02:39:43   2552] (I)       Layer6   numNetMinLayer=0
[03/22 02:39:43   2552] (I)       Layer7   numNetMinLayer=998
[03/22 02:39:43   2552] (I)       Layer8   numNetMinLayer=0
[03/22 02:39:43   2552] (I)       numViaLayers=7
[03/22 02:39:43   2552] (I)       end build via table
[03/22 02:39:43   2552] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 02:39:43   2552] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 02:39:43   2552] (I)       readDataFromPlaceDB
[03/22 02:39:43   2552] (I)       Read net information..
[03/22 02:39:43   2552] [NR-eagl] Read numTotalNets=28707  numIgnoredNets=0
[03/22 02:39:43   2552] (I)       Read testcase time = 0.010 seconds
[03/22 02:39:43   2552] 
[03/22 02:39:43   2552] (I)       totalPins=98496  totalGlobalPin=93038 (94.46%)
[03/22 02:39:43   2552] (I)       Model blockage into capacity
[03/22 02:39:43   2552] (I)       Read numBlocks=4356  numPreroutedWires=0  numCapScreens=0
[03/22 02:39:43   2552] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 02:39:43   2552] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 02:39:43   2552] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 02:39:43   2552] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 02:39:43   2552] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 02:39:43   2552] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 02:39:43   2552] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 02:39:43   2552] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 02:39:43   2552] (I)       Modeling time = 0.010 seconds
[03/22 02:39:43   2552] 
[03/22 02:39:43   2552] (I)       Number of ignored nets = 0
[03/22 02:39:43   2552] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 02:39:43   2552] (I)       Number of clock nets = 1.  Ignored: No
[03/22 02:39:43   2552] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 02:39:43   2552] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 02:39:43   2552] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 02:39:43   2552] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 02:39:43   2552] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 02:39:43   2552] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 02:39:43   2552] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 02:39:43   2552] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 02:39:43   2552] (I)       Before initializing earlyGlobalRoute syMemory usage = 1296.2 MB
[03/22 02:39:43   2552] (I)       Layer1  viaCost=300.00
[03/22 02:39:43   2552] (I)       Layer2  viaCost=100.00
[03/22 02:39:43   2552] (I)       Layer3  viaCost=100.00
[03/22 02:39:43   2552] (I)       Layer4  viaCost=100.00
[03/22 02:39:43   2552] (I)       Layer5  viaCost=100.00
[03/22 02:39:43   2552] (I)       Layer6  viaCost=200.00
[03/22 02:39:43   2552] (I)       Layer7  viaCost=100.00
[03/22 02:39:43   2552] (I)       ---------------------Grid Graph Info--------------------
[03/22 02:39:43   2552] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 02:39:43   2552] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 02:39:43   2552] (I)       Site Width          :   400  (dbu)
[03/22 02:39:43   2552] (I)       Row Height          :  3600  (dbu)
[03/22 02:39:43   2552] (I)       GCell Width         :  3600  (dbu)
[03/22 02:39:43   2552] (I)       GCell Height        :  3600  (dbu)
[03/22 02:39:43   2552] (I)       grid                :   223   223     8
[03/22 02:39:43   2552] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 02:39:43   2552] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 02:39:43   2552] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 02:39:43   2552] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 02:39:43   2552] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 02:39:43   2552] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 02:39:43   2552] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 02:39:43   2552] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 02:39:43   2552] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 02:39:43   2552] (I)       --------------------------------------------------------
[03/22 02:39:43   2552] 
[03/22 02:39:43   2552] [NR-eagl] ============ Routing rule table ============
[03/22 02:39:43   2552] [NR-eagl] Rule id 0. Nets 28707 
[03/22 02:39:43   2552] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 02:39:43   2552] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 02:39:43   2552] [NR-eagl] ========================================
[03/22 02:39:43   2552] [NR-eagl] 
[03/22 02:39:43   2552] (I)       After initializing earlyGlobalRoute syMemory usage = 1296.2 MB
[03/22 02:39:43   2552] (I)       Loading and dumping file time : 0.22 seconds
[03/22 02:39:43   2552] (I)       ============= Initialization =============
[03/22 02:39:43   2553] (I)       total 2D Cap : 224115 = (111946 H, 112169 V)
[03/22 02:39:43   2553] [NR-eagl] Layer group 1: route 998 net(s) in layer range [7, 8]
[03/22 02:39:43   2553] (I)       ============  Phase 1a Route ============
[03/22 02:39:43   2553] (I)       Phase 1a runs 0.01 seconds
[03/22 02:39:43   2553] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/22 02:39:43   2553] (I)       Usage: 34539 = (12269 H, 22270 V) = (10.96% H, 19.85% V) = (2.208e+04um H, 4.009e+04um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       ============  Phase 1b Route ============
[03/22 02:39:43   2553] (I)       Phase 1b runs 0.00 seconds
[03/22 02:39:43   2553] (I)       Usage: 34586 = (12288 H, 22298 V) = (10.98% H, 19.88% V) = (2.212e+04um H, 4.014e+04um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       earlyGlobalRoute overflow of layer group 1: 0.33% H + 0.75% V. EstWL: 6.225480e+04um
[03/22 02:39:43   2553] (I)       ============  Phase 1c Route ============
[03/22 02:39:43   2553] (I)       Level2 Grid: 45 x 45
[03/22 02:39:43   2553] (I)       Phase 1c runs 0.00 seconds
[03/22 02:39:43   2553] (I)       Usage: 34587 = (12289 H, 22298 V) = (10.98% H, 19.88% V) = (2.212e+04um H, 4.014e+04um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       ============  Phase 1d Route ============
[03/22 02:39:43   2553] (I)       Phase 1d runs 0.01 seconds
[03/22 02:39:43   2553] (I)       Usage: 34589 = (12291 H, 22298 V) = (10.98% H, 19.88% V) = (2.212e+04um H, 4.014e+04um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       ============  Phase 1e Route ============
[03/22 02:39:43   2553] (I)       Phase 1e runs 0.00 seconds
[03/22 02:39:43   2553] (I)       Usage: 34589 = (12291 H, 22298 V) = (10.98% H, 19.88% V) = (2.212e+04um H, 4.014e+04um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.26% H + 0.69% V. EstWL: 6.226020e+04um
[03/22 02:39:43   2553] [NR-eagl] 
[03/22 02:39:43   2553] (I)       dpBasedLA: time=0.01  totalOF=7043  totalVia=40706  totalWL=34581  total(Via+WL)=75287 
[03/22 02:39:43   2553] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 02:39:43   2553] [NR-eagl] Layer group 2: route 27709 net(s) in layer range [2, 8]
[03/22 02:39:43   2553] (I)       ============  Phase 1a Route ============
[03/22 02:39:43   2553] (I)       Phase 1a runs 0.07 seconds
[03/22 02:39:43   2553] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/22 02:39:43   2553] (I)       Usage: 280221 = (122040 H, 158181 V) = (12.25% H, 11.59% V) = (2.197e+05um H, 2.847e+05um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       ============  Phase 1b Route ============
[03/22 02:39:43   2553] (I)       Phase 1b runs 0.01 seconds
[03/22 02:39:43   2553] (I)       Usage: 280250 = (122065 H, 158185 V) = (12.25% H, 11.59% V) = (2.197e+05um H, 2.847e+05um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 4.421898e+05um
[03/22 02:39:43   2553] (I)       ============  Phase 1c Route ============
[03/22 02:39:43   2553] (I)       Level2 Grid: 45 x 45
[03/22 02:39:43   2553] (I)       Phase 1c runs 0.01 seconds
[03/22 02:39:43   2553] (I)       Usage: 280250 = (122065 H, 158185 V) = (12.25% H, 11.59% V) = (2.197e+05um H, 2.847e+05um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       ============  Phase 1d Route ============
[03/22 02:39:43   2553] (I)       Phase 1d runs 0.01 seconds
[03/22 02:39:43   2553] (I)       Usage: 280273 = (122075 H, 158198 V) = (12.25% H, 11.59% V) = (2.197e+05um H, 2.848e+05um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       ============  Phase 1e Route ============
[03/22 02:39:43   2553] (I)       Phase 1e runs 0.00 seconds
[03/22 02:39:43   2553] (I)       Usage: 280273 = (122075 H, 158198 V) = (12.25% H, 11.59% V) = (2.197e+05um H, 2.848e+05um V)
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 4.422312e+05um
[03/22 02:39:43   2553] [NR-eagl] 
[03/22 02:39:43   2553] (I)       dpBasedLA: time=0.08  totalOF=9535  totalVia=168959  totalWL=245678  total(Via+WL)=414637 
[03/22 02:39:43   2553] (I)       ============  Phase 1l Route ============
[03/22 02:39:43   2553] (I)       Total Global Routing Runtime: 0.37 seconds
[03/22 02:39:43   2553] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 02:39:43   2553] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 02:39:43   2553] (I)       
[03/22 02:39:43   2553] (I)       ============= track Assignment ============
[03/22 02:39:43   2553] (I)       extract Global 3D Wires
[03/22 02:39:43   2553] (I)       Extract Global WL : time=0.01
[03/22 02:39:43   2553] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 02:39:43   2553] (I)       Initialization real time=0.00 seconds
[03/22 02:39:44   2553] (I)       Kernel real time=0.33 seconds
[03/22 02:39:44   2553] (I)       End Greedy Track Assignment
[03/22 02:39:44   2553] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98253
[03/22 02:39:44   2553] [NR-eagl] Layer2(M2)(V) length: 1.668432e+05um, number of vias: 132680
[03/22 02:39:44   2553] [NR-eagl] Layer3(M3)(H) length: 1.812934e+05um, number of vias: 13437
[03/22 02:39:44   2553] [NR-eagl] Layer4(M4)(V) length: 7.704599e+04um, number of vias: 7733
[03/22 02:39:44   2553] [NR-eagl] Layer5(M5)(H) length: 2.129686e+04um, number of vias: 6616
[03/22 02:39:44   2553] [NR-eagl] Layer6(M6)(V) length: 1.147121e+04um, number of vias: 5508
[03/22 02:39:44   2553] [NR-eagl] Layer7(M7)(H) length: 2.329600e+04um, number of vias: 6010
[03/22 02:39:44   2553] [NR-eagl] Layer8(M8)(V) length: 4.027432e+04um, number of vias: 0
[03/22 02:39:44   2553] [NR-eagl] Total length: 5.215210e+05um, number of vias: 270237
[03/22 02:39:44   2554] [NR-eagl] End Peak syMemory usage = 1264.1 MB
[03/22 02:39:44   2554] [NR-eagl] Early Global Router Kernel+IO runtime : 1.32 seconds
[03/22 02:39:44   2554] Extraction called for design 'core' of instances=26822 and nets=28810 using extraction engine 'preRoute' .
[03/22 02:39:44   2554] PreRoute RC Extraction called for design core.
[03/22 02:39:44   2554] RC Extraction called in multi-corner(2) mode.
[03/22 02:39:44   2554] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:39:44   2554] RCMode: PreRoute
[03/22 02:39:44   2554]       RC Corner Indexes            0       1   
[03/22 02:39:44   2554] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:39:44   2554] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:39:44   2554] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:39:44   2554] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:39:44   2554] Shrink Factor                : 1.00000
[03/22 02:39:44   2554] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:39:44   2554] Using capacitance table file ...
[03/22 02:39:44   2554] Updating RC grid for preRoute extraction ...
[03/22 02:39:44   2554] Initializing multi-corner capacitance tables ... 
[03/22 02:39:44   2554] Initializing multi-corner resistance tables ...
[03/22 02:39:44   2554] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1254.027M)
[03/22 02:39:45   2555] Compute RC Scale Done ...
[03/22 02:39:45   2555] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 02:39:45   2555] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 02:39:45   2555] 
[03/22 02:39:45   2555] ** np local hotspot detection info verbose **
[03/22 02:39:45   2555] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 02:39:45   2555] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 02:39:45   2555] 
[03/22 02:39:45   2555] #################################################################################
[03/22 02:39:45   2555] # Design Stage: PreRoute
[03/22 02:39:45   2555] # Design Name: core
[03/22 02:39:45   2555] # Design Mode: 65nm
[03/22 02:39:45   2555] # Analysis Mode: MMMC Non-OCV 
[03/22 02:39:45   2555] # Parasitics Mode: No SPEF/RCDB
[03/22 02:39:45   2555] # Signoff Settings: SI Off 
[03/22 02:39:45   2555] #################################################################################
[03/22 02:39:46   2556] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:39:46   2556] Calculate delays in BcWc mode...
[03/22 02:39:46   2556] Topological Sorting (CPU = 0:00:00.1, MEM = 1309.3M, InitMEM = 1309.3M)
[03/22 02:39:50   2559] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 02:39:50   2559] End delay calculation. (MEM=1344.93 CPU=0:00:03.3 REAL=0:00:03.0)
[03/22 02:39:50   2559] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1344.9M) ***
[03/22 02:39:50   2560] Begin: GigaOpt postEco DRV Optimization
[03/22 02:39:50   2560] Info: 1 clock net  excluded from IPO operation.
[03/22 02:39:50   2560] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:39:50   2560] #spOpts: N=65 
[03/22 02:39:50   2560] Core basic site is core
[03/22 02:39:51   2560] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:39:54   2563] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:39:54   2563] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/22 02:39:54   2563] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:39:54   2563] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 02:39:54   2563] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:39:54   2563] DEBUG: @coeDRVCandCache::init.
[03/22 02:39:54   2564] Info: violation cost 9.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 9.000000, glitch 0.000000)
[03/22 02:39:54   2564] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  85.70  |            |           |
[03/22 02:39:54   2564] Info: violation cost 9.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 9.000000, glitch 0.000000)
[03/22 02:39:54   2564] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.74 |          0|          0|          0|  85.70  |   0:00:00.0|    1421.2M|
[03/22 02:39:54   2564] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:39:54   2564] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:39:54   2564] Layer 7 has 364 constrained nets 
[03/22 02:39:54   2564] **** End NDR-Layer Usage Statistics ****
[03/22 02:39:54   2564] 
[03/22 02:39:54   2564] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1421.2M) ***
[03/22 02:39:54   2564] 
[03/22 02:39:54   2564] DEBUG: @coeDRVCandCache::cleanup.
[03/22 02:39:54   2564] End: GigaOpt postEco DRV Optimization
[03/22 02:39:54   2564] GigaOpt: WNS changes after routing: -0.580 -> -0.738 (bump = 0.158)
[03/22 02:39:54   2564] Begin: GigaOpt postEco optimization
[03/22 02:39:54   2564] Info: 1 clock net  excluded from IPO operation.
[03/22 02:39:54   2564] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:39:54   2564] #spOpts: N=65 mergeVia=F 
[03/22 02:39:57   2566] *info: 1 clock net excluded
[03/22 02:39:57   2566] *info: 2 special nets excluded.
[03/22 02:39:57   2566] *info: 102 no-driver nets excluded.
[03/22 02:39:58   2567] ** GigaOpt Optimizer WNS Slack -0.738 TNS Slack -577.844 Density 85.70
[03/22 02:39:58   2567] Optimizer WNS Pass 0
[03/22 02:39:58   2567] Active Path Group: reg2reg  
[03/22 02:39:58   2567] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:58   2567] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:39:58   2567] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:39:58   2567] |  -0.738|   -0.738|-577.840| -577.844|    85.70%|   0:00:00.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:39:59   2569] |  -0.701|   -0.701|-576.792| -576.796|    85.71%|   0:00:01.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:39:59   2569] |  -0.695|   -0.695|-576.799| -576.803|    85.71%|   0:00:00.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:01   2570] |  -0.696|   -0.696|-576.609| -576.612|    85.71%|   0:00:02.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:01   2571] |  -0.690|   -0.690|-576.303| -576.307|    85.71%|   0:00:00.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:02   2572] |  -0.690|   -0.690|-573.479| -573.482|    85.72%|   0:00:01.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:02   2572] |  -0.687|   -0.687|-573.147| -573.151|    85.72%|   0:00:00.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:03   2572] |  -0.687|   -0.687|-573.102| -573.106|    85.72%|   0:00:01.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:03   2572] |  -0.683|   -0.683|-572.663| -572.667|    85.72%|   0:00:00.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:04   2573] |  -0.683|   -0.683|-572.553| -572.556|    85.73%|   0:00:01.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:04   2573] |  -0.683|   -0.683|-572.553| -572.556|    85.73%|   0:00:00.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:04   2573] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:04   2573] 
[03/22 02:40:04   2573] *** Finish Core Optimize Step (cpu=0:00:05.9 real=0:00:06.0 mem=1436.5M) ***
[03/22 02:40:04   2573] Active Path Group: default 
[03/22 02:40:04   2573] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:04   2573] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:40:04   2573] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:04   2573] |  -0.004|   -0.683|  -0.004| -572.556|    85.73%|   0:00:00.0| 1436.5M|   WC_VIEW|  default| psum_mem_instance/Q_reg_89_/D                      |
[03/22 02:40:04   2574] |   0.000|   -0.683|   0.000| -572.553|    85.73%|   0:00:00.0| 1436.5M|   WC_VIEW|       NA| NA                                                 |
[03/22 02:40:04   2574] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:04   2574] 
[03/22 02:40:04   2574] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1436.5M) ***
[03/22 02:40:04   2574] 
[03/22 02:40:04   2574] *** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=1436.5M) ***
[03/22 02:40:04   2574] ** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -572.553 Density 85.73
[03/22 02:40:04   2574] *** Starting refinePlace (0:42:54 mem=1436.5M) ***
[03/22 02:40:04   2574] Total net bbox length = 4.267e+05 (1.817e+05 2.450e+05) (ext = 2.119e+04)
[03/22 02:40:04   2574] Starting refinePlace ...
[03/22 02:40:04   2574] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:40:04   2574] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:40:04   2574] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1436.5MB) @(0:42:54 - 0:42:54).
[03/22 02:40:04   2574] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:40:04   2574] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1436.5MB
[03/22 02:40:04   2574] Statistics of distance of Instance movement in refine placement:
[03/22 02:40:04   2574]   maximum (X+Y) =         0.00 um
[03/22 02:40:04   2574]   mean    (X+Y) =         0.00 um
[03/22 02:40:04   2574] Summary Report:
[03/22 02:40:04   2574] Instances move: 0 (out of 26845 movable)
[03/22 02:40:04   2574] Mean displacement: 0.00 um
[03/22 02:40:04   2574] Max displacement: 0.00 um 
[03/22 02:40:04   2574] Total instances moved : 0
[03/22 02:40:04   2574] Total net bbox length = 4.267e+05 (1.817e+05 2.450e+05) (ext = 2.119e+04)
[03/22 02:40:04   2574] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1436.5MB
[03/22 02:40:04   2574] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1436.5MB) @(0:42:54 - 0:42:54).
[03/22 02:40:04   2574] *** Finished refinePlace (0:42:55 mem=1436.5M) ***
[03/22 02:40:04   2574] Finished re-routing un-routed nets (0:00:00.0 1436.5M)
[03/22 02:40:04   2574] 
[03/22 02:40:05   2574] 
[03/22 02:40:05   2574] Density : 0.8573
[03/22 02:40:05   2574] Max route overflow : 0.0000
[03/22 02:40:05   2574] 
[03/22 02:40:05   2574] 
[03/22 02:40:05   2574] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1436.5M) ***
[03/22 02:40:05   2575] ** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -572.553 Density 85.73
[03/22 02:40:05   2575] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:40:05   2575] Layer 7 has 372 constrained nets 
[03/22 02:40:05   2575] **** End NDR-Layer Usage Statistics ****
[03/22 02:40:05   2575] 
[03/22 02:40:05   2575] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.5 real=0:00:08.0 mem=1436.5M) ***
[03/22 02:40:05   2575] 
[03/22 02:40:05   2575] End: GigaOpt postEco optimization
[03/22 02:40:05   2575] GigaOpt: WNS changes after postEco optimization: -0.580 -> -0.683 (bump = 0.103)
[03/22 02:40:05   2575] Begin: GigaOpt nonLegal postEco optimization
[03/22 02:40:05   2575] Info: 1 clock net  excluded from IPO operation.
[03/22 02:40:05   2575] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:40:05   2575] #spOpts: N=65 
[03/22 02:40:08   2577] *info: 1 clock net excluded
[03/22 02:40:08   2577] *info: 2 special nets excluded.
[03/22 02:40:08   2577] *info: 102 no-driver nets excluded.
[03/22 02:40:09   2578] ** GigaOpt Optimizer WNS Slack -0.683 TNS Slack -572.553 Density 85.73
[03/22 02:40:09   2578] Optimizer WNS Pass 0
[03/22 02:40:09   2578] Active Path Group: reg2reg  
[03/22 02:40:09   2579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:09   2579] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:40:09   2579] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:09   2579] |  -0.683|   -0.683|-572.553| -572.553|    85.73%|   0:00:00.0| 1436.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:10   2580] |  -0.677|   -0.677|-571.519| -571.519|    85.74%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:11   2581] |  -0.672|   -0.672|-570.661| -570.661|    85.75%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:13   2583] |  -0.672|   -0.672|-570.024| -570.024|    85.75%|   0:00:02.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:13   2583] |  -0.672|   -0.672|-570.022| -570.022|    85.75%|   0:00:00.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/22 02:40:13   2583] |  -0.667|   -0.667|-569.551| -569.551|    85.76%|   0:00:00.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:15   2585] |  -0.666|   -0.666|-568.803| -568.803|    85.77%|   0:00:02.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:16   2585] |  -0.658|   -0.658|-567.805| -567.805|    85.79%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:17   2587] |  -0.651|   -0.651|-565.684| -565.684|    85.79%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:24   2594] |  -0.651|   -0.651|-561.898| -561.898|    85.80%|   0:00:07.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:25   2595] |  -0.651|   -0.651|-561.263| -561.263|    85.80%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:25   2595] |  -0.649|   -0.649|-561.325| -561.325|    85.84%|   0:00:00.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:27   2597] |  -0.649|   -0.649|-561.029| -561.029|    85.84%|   0:00:02.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:27   2597] |  -0.649|   -0.649|-560.940| -560.940|    85.84%|   0:00:00.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:27   2597] |  -0.649|   -0.649|-560.862| -560.862|    85.86%|   0:00:00.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:35   2604] |  -0.649|   -0.649|-560.461| -560.461|    85.89%|   0:00:08.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:38   2608] |  -0.649|   -0.649|-560.386| -560.386|    85.90%|   0:00:03.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:39   2609] |  -0.649|   -0.649|-560.358| -560.358|    85.92%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:40   2610] |  -0.649|   -0.649|-560.354| -560.354|    85.94%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:41   2610] |  -0.648|   -0.648|-560.355| -560.355|    85.95%|   0:00:01.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:41   2611] |  -0.648|   -0.648|-560.355| -560.355|    85.95%|   0:00:00.0| 1425.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:41   2611] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:41   2611] 
[03/22 02:40:41   2611] *** Finish Core Optimize Step (cpu=0:00:32.4 real=0:00:32.0 mem=1425.2M) ***
[03/22 02:40:41   2611] 
[03/22 02:40:41   2611] *** Finished Optimize Step Cumulative (cpu=0:00:32.5 real=0:00:32.0 mem=1425.2M) ***
[03/22 02:40:41   2611] ** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -560.355 Density 85.95
[03/22 02:40:41   2611] *** Starting refinePlace (0:43:32 mem=1425.2M) ***
[03/22 02:40:41   2611] Total net bbox length = 4.272e+05 (1.821e+05 2.452e+05) (ext = 2.119e+04)
[03/22 02:40:41   2611] Starting refinePlace ...
[03/22 02:40:41   2611] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:40:41   2611] default core: bins with density >  0.75 = 81.4 % ( 394 / 484 )
[03/22 02:40:41   2611] Density distribution unevenness ratio = 4.306%
[03/22 02:40:42   2612]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:40:42   2612] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1429.5MB) @(0:43:32 - 0:43:32).
[03/22 02:40:42   2612] Move report: preRPlace moves 1793 insts, mean move: 0.91 um, max move: 8.40 um
[03/22 02:40:42   2612] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1322): (199.80, 319.60) --> (196.80, 325.00)
[03/22 02:40:42   2612] 	Length: 17 sites, height: 1 rows, site name: core, cell type: HA1D1
[03/22 02:40:42   2612] Move report: Detail placement moves 1793 insts, mean move: 0.91 um, max move: 8.40 um
[03/22 02:40:42   2612] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1322): (199.80, 319.60) --> (196.80, 325.00)
[03/22 02:40:42   2612] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1429.5MB
[03/22 02:40:42   2612] Statistics of distance of Instance movement in refine placement:
[03/22 02:40:42   2612]   maximum (X+Y) =         8.40 um
[03/22 02:40:42   2612]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1322) with max move: (199.8, 319.6) -> (196.8, 325)
[03/22 02:40:42   2612]   mean    (X+Y) =         0.91 um
[03/22 02:40:42   2612] Summary Report:
[03/22 02:40:42   2612] Instances move: 1793 (out of 26943 movable)
[03/22 02:40:42   2612] Mean displacement: 0.91 um
[03/22 02:40:42   2612] Max displacement: 8.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1322) (199.8, 319.6) -> (196.8, 325)
[03/22 02:40:42   2612] 	Length: 17 sites, height: 1 rows, site name: core, cell type: HA1D1
[03/22 02:40:42   2612] Total instances moved : 1793
[03/22 02:40:42   2612] Total net bbox length = 4.283e+05 (1.828e+05 2.455e+05) (ext = 2.119e+04)
[03/22 02:40:42   2612] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1429.5MB
[03/22 02:40:42   2612] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1429.5MB) @(0:43:32 - 0:43:32).
[03/22 02:40:42   2612] *** Finished refinePlace (0:43:32 mem=1429.5M) ***
[03/22 02:40:42   2612] Finished re-routing un-routed nets (0:00:00.0 1429.5M)
[03/22 02:40:42   2612] 
[03/22 02:40:42   2612] 
[03/22 02:40:42   2612] Density : 0.8595
[03/22 02:40:42   2612] Max route overflow : 0.0000
[03/22 02:40:42   2612] 
[03/22 02:40:42   2612] 
[03/22 02:40:42   2612] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1429.5M) ***
[03/22 02:40:42   2612] ** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -560.355 Density 85.95
[03/22 02:40:42   2612] Optimizer WNS Pass 1
[03/22 02:40:42   2612] Active Path Group: reg2reg  
[03/22 02:40:42   2612] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:42   2612] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:40:42   2612] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:40:42   2612] |  -0.648|   -0.648|-560.355| -560.355|    85.95%|   0:00:00.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/22 02:40:45   2615] |  -0.644|   -0.644|-559.962| -559.962|    85.96%|   0:00:03.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:50   2620] |  -0.644|   -0.644|-558.819| -558.819|    85.97%|   0:00:05.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:50   2620] |  -0.644|   -0.644|-558.770| -558.770|    85.97%|   0:00:00.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:50   2620] |  -0.644|   -0.644|-558.317| -558.317|    85.99%|   0:00:00.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:56   2626] |  -0.644|   -0.644|-557.843| -557.843|    86.07%|   0:00:06.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:58   2628] |  -0.644|   -0.644|-557.781| -557.781|    86.11%|   0:00:02.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:40:59   2629] |  -0.644|   -0.644|-557.768| -557.768|    86.13%|   0:00:01.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:00   2630] |  -0.644|   -0.644|-557.768| -557.768|    86.13%|   0:00:01.0| 1429.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:00   2630] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:00   2630] 
[03/22 02:41:00   2630] *** Finish Core Optimize Step (cpu=0:00:17.3 real=0:00:18.0 mem=1429.5M) ***
[03/22 02:41:00   2630] 
[03/22 02:41:00   2630] *** Finished Optimize Step Cumulative (cpu=0:00:17.3 real=0:00:18.0 mem=1429.5M) ***
[03/22 02:41:00   2630] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -557.768 Density 86.13
[03/22 02:41:00   2630] *** Starting refinePlace (0:43:50 mem=1429.5M) ***
[03/22 02:41:00   2630] Total net bbox length = 4.286e+05 (1.830e+05 2.457e+05) (ext = 2.119e+04)
[03/22 02:41:00   2630] Starting refinePlace ...
[03/22 02:41:00   2630] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:00   2630] default core: bins with density >  0.75 = 81.6 % ( 395 / 484 )
[03/22 02:41:00   2630] Density distribution unevenness ratio = 4.348%
[03/22 02:41:00   2630]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:41:00   2630] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1432.0MB) @(0:43:50 - 0:43:51).
[03/22 02:41:00   2630] Move report: preRPlace moves 1881 insts, mean move: 0.96 um, max move: 6.60 um
[03/22 02:41:00   2630] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U111): (265.60, 389.80) --> (268.60, 386.20)
[03/22 02:41:00   2630] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/22 02:41:00   2630] wireLenOptFixPriorityInst 0 inst fixed
[03/22 02:41:01   2631] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:01   2631] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1432.0MB) @(0:43:51 - 0:43:51).
[03/22 02:41:01   2631] Move report: Detail placement moves 1881 insts, mean move: 0.96 um, max move: 6.60 um
[03/22 02:41:01   2631] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U111): (265.60, 389.80) --> (268.60, 386.20)
[03/22 02:41:01   2631] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1432.0MB
[03/22 02:41:01   2631] Statistics of distance of Instance movement in refine placement:
[03/22 02:41:01   2631]   maximum (X+Y) =         6.60 um
[03/22 02:41:01   2631]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U111) with max move: (265.6, 389.8) -> (268.6, 386.2)
[03/22 02:41:01   2631]   mean    (X+Y) =         0.96 um
[03/22 02:41:01   2631] Total instances flipped for legalization: 109
[03/22 02:41:01   2631] Summary Report:
[03/22 02:41:01   2631] Instances move: 1881 (out of 27017 movable)
[03/22 02:41:01   2631] Mean displacement: 0.96 um
[03/22 02:41:01   2631] Max displacement: 6.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U111) (265.6, 389.8) -> (268.6, 386.2)
[03/22 02:41:01   2631] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/22 02:41:01   2631] Total instances moved : 1881
[03/22 02:41:01   2631] Total net bbox length = 4.296e+05 (1.837e+05 2.459e+05) (ext = 2.119e+04)
[03/22 02:41:01   2631] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 1432.0MB
[03/22 02:41:01   2631] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=1432.0MB) @(0:43:50 - 0:43:51).
[03/22 02:41:01   2631] *** Finished refinePlace (0:43:51 mem=1432.0M) ***
[03/22 02:41:01   2631] Finished re-routing un-routed nets (0:00:00.0 1432.0M)
[03/22 02:41:01   2631] 
[03/22 02:41:01   2631] 
[03/22 02:41:01   2631] Density : 0.8613
[03/22 02:41:01   2631] Max route overflow : 0.0000
[03/22 02:41:01   2631] 
[03/22 02:41:01   2631] 
[03/22 02:41:01   2631] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=1432.0M) ***
[03/22 02:41:01   2631] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -557.768 Density 86.13
[03/22 02:41:01   2631] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:41:01   2631] Layer 7 has 365 constrained nets 
[03/22 02:41:01   2631] **** End NDR-Layer Usage Statistics ****
[03/22 02:41:01   2631] 
[03/22 02:41:01   2631] *** Finish pre-CTS Setup Fixing (cpu=0:00:53.0 real=0:00:53.0 mem=1432.0M) ***
[03/22 02:41:01   2631] 
[03/22 02:41:01   2631] End: GigaOpt nonLegal postEco optimization
[03/22 02:41:02   2632] Design TNS changes after trial route: -484.350 -> -557.668
[03/22 02:41:02   2632] Begin: GigaOpt TNS recovery
[03/22 02:41:02   2632] Info: 1 clock net  excluded from IPO operation.
[03/22 02:41:02   2632] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:41:02   2632] #spOpts: N=65 
[03/22 02:41:04   2634] *info: 1 clock net excluded
[03/22 02:41:04   2634] *info: 2 special nets excluded.
[03/22 02:41:04   2634] *info: 102 no-driver nets excluded.
[03/22 02:41:05   2635] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -557.768 Density 86.13
[03/22 02:41:05   2635] Optimizer TNS Opt
[03/22 02:41:05   2635] Active Path Group: reg2reg  
[03/22 02:41:05   2635] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:05   2635] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:41:05   2635] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:05   2635] |  -0.644|   -0.644|-557.768| -557.768|    86.13%|   0:00:00.0| 1432.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:09   2639] |  -0.644|   -0.644|-556.403| -556.403|    86.15%|   0:00:04.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:09   2639] |  -0.644|   -0.644|-556.354| -556.354|    86.17%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:10   2640] |  -0.644|   -0.644|-554.070| -554.070|    86.18%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_13_/D   |
[03/22 02:41:12   2642] |  -0.644|   -0.644|-553.348| -553.348|    86.17%|   0:00:02.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/22 02:41:13   2643] |  -0.644|   -0.644|-552.916| -552.916|    86.17%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/22 02:41:13   2643] |  -0.644|   -0.644|-552.889| -552.889|    86.17%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_12_/D   |
[03/22 02:41:14   2644] |  -0.644|   -0.644|-552.501| -552.501|    86.18%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
[03/22 02:41:15   2645] |  -0.644|   -0.644|-551.262| -551.262|    86.19%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
[03/22 02:41:15   2645] |  -0.644|   -0.644|-551.223| -551.223|    86.19%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_11_/D   |
[03/22 02:41:16   2646] |  -0.644|   -0.644|-550.832| -550.832|    86.19%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/22 02:41:16   2646] |  -0.644|   -0.644|-550.547| -550.547|    86.19%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_16_/D   |
[03/22 02:41:18   2648] |  -0.644|   -0.644|-549.185| -549.185|    86.19%|   0:00:02.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/22 02:41:19   2649] |  -0.644|   -0.644|-548.004| -548.004|    86.20%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/22 02:41:20   2649] |  -0.644|   -0.644|-547.990| -547.990|    86.20%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/22 02:41:22   2651] |  -0.644|   -0.644|-546.585| -546.585|    86.21%|   0:00:02.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_11_/D   |
[03/22 02:41:23   2652] |  -0.644|   -0.644|-546.609| -546.609|    86.21%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/22 02:41:23   2653] |  -0.644|   -0.644|-544.612| -544.612|    86.22%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/22 02:41:23   2653] |  -0.644|   -0.644|-544.051| -544.051|    86.22%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D    |
[03/22 02:41:23   2653] |  -0.644|   -0.644|-543.796| -543.796|    86.22%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/22 02:41:24   2654] |  -0.644|   -0.644|-543.708| -543.708|    86.22%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/22 02:41:24   2654] |  -0.644|   -0.644|-543.091| -543.091|    86.22%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/22 02:41:24   2654] |  -0.644|   -0.644|-542.829| -542.829|    86.22%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/22 02:41:25   2655] |  -0.644|   -0.644|-540.941| -540.941|    86.23%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/22 02:41:25   2655] |  -0.644|   -0.644|-540.361| -540.361|    86.23%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
[03/22 02:41:25   2655] |  -0.644|   -0.644|-540.305| -540.305|    86.23%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_7_/D    |
[03/22 02:41:26   2656] |  -0.644|   -0.644|-540.212| -540.212|    86.23%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
[03/22 02:41:26   2656] |  -0.644|   -0.644|-539.393| -539.393|    86.24%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/22 02:41:27   2657] |  -0.644|   -0.644|-539.307| -539.307|    86.24%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_7_/D    |
[03/22 02:41:27   2657] |  -0.644|   -0.644|-538.780| -538.780|    86.24%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_7_/D    |
[03/22 02:41:28   2658] |  -0.644|   -0.644|-538.261| -538.261|    86.25%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/22 02:41:28   2658] |  -0.644|   -0.644|-538.240| -538.240|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_5_/D    |
[03/22 02:41:28   2658] |  -0.644|   -0.644|-538.151| -538.151|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/22 02:41:28   2658] |  -0.644|   -0.644|-538.011| -538.011|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/22 02:41:29   2659] |  -0.644|   -0.644|-537.939| -537.939|    86.25%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D    |
[03/22 02:41:29   2659] |  -0.644|   -0.644|-537.866| -537.866|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/22 02:41:29   2659] |  -0.644|   -0.644|-537.775| -537.775|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/22 02:41:30   2659] |  -0.644|   -0.644|-537.471| -537.471|    86.25%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:41:30   2660] |  -0.644|   -0.644|-537.290| -537.290|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_4_/D    |
[03/22 02:41:30   2660] |  -0.644|   -0.644|-537.235| -537.235|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 02:41:30   2660] |  -0.644|   -0.644|-536.836| -536.836|    86.25%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/22 02:41:31   2661] |  -0.644|   -0.644|-536.372| -536.372|    86.26%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D    |
[03/22 02:41:31   2661] |  -0.644|   -0.644|-536.356| -536.356|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/22 02:41:31   2661] |  -0.644|   -0.644|-536.294| -536.294|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/22 02:41:32   2662] |  -0.644|   -0.644|-536.113| -536.113|    86.26%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_3_/D    |
[03/22 02:41:32   2662] |  -0.644|   -0.644|-535.560| -535.560|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/22 02:41:32   2662] |  -0.644|   -0.644|-535.266| -535.266|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D    |
[03/22 02:41:32   2662] |  -0.644|   -0.644|-535.032| -535.032|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D    |
[03/22 02:41:32   2662] |  -0.644|   -0.644|-534.882| -534.882|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/22 02:41:33   2662] |  -0.644|   -0.644|-534.857| -534.857|    86.26%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D    |
[03/22 02:41:33   2662] |  -0.644|   -0.644|-534.857| -534.857|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:33   2662] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:33   2662] 
[03/22 02:41:33   2662] *** Finish Core Optimize Step (cpu=0:00:27.5 real=0:00:28.0 mem=1425.8M) ***
[03/22 02:41:33   2662] 
[03/22 02:41:33   2662] *** Finished Optimize Step Cumulative (cpu=0:00:27.5 real=0:00:28.0 mem=1425.8M) ***
[03/22 02:41:33   2662] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -534.857 Density 86.26
[03/22 02:41:33   2663] *** Starting refinePlace (0:44:23 mem=1425.8M) ***
[03/22 02:41:33   2663] Total net bbox length = 4.301e+05 (1.840e+05 2.461e+05) (ext = 2.119e+04)
[03/22 02:41:33   2663] Starting refinePlace ...
[03/22 02:41:33   2663] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:33   2663] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:33   2663] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1425.8MB) @(0:44:23 - 0:44:23).
[03/22 02:41:33   2663] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:33   2663] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1425.8MB
[03/22 02:41:33   2663] Statistics of distance of Instance movement in refine placement:
[03/22 02:41:33   2663]   maximum (X+Y) =         0.00 um
[03/22 02:41:33   2663]   mean    (X+Y) =         0.00 um
[03/22 02:41:33   2663] Summary Report:
[03/22 02:41:33   2663] Instances move: 0 (out of 27044 movable)
[03/22 02:41:33   2663] Mean displacement: 0.00 um
[03/22 02:41:33   2663] Max displacement: 0.00 um 
[03/22 02:41:33   2663] Total instances moved : 0
[03/22 02:41:33   2663] Total net bbox length = 4.301e+05 (1.840e+05 2.461e+05) (ext = 2.119e+04)
[03/22 02:41:33   2663] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1425.8MB
[03/22 02:41:33   2663] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1425.8MB) @(0:44:23 - 0:44:23).
[03/22 02:41:33   2663] *** Finished refinePlace (0:44:23 mem=1425.8M) ***
[03/22 02:41:33   2663] Finished re-routing un-routed nets (0:00:00.0 1425.8M)
[03/22 02:41:33   2663] 
[03/22 02:41:33   2663] 
[03/22 02:41:33   2663] Density : 0.8626
[03/22 02:41:33   2663] Max route overflow : 0.0000
[03/22 02:41:33   2663] 
[03/22 02:41:33   2663] 
[03/22 02:41:33   2663] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1425.8M) ***
[03/22 02:41:33   2663] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -534.954 Density 86.26
[03/22 02:41:33   2663] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:41:33   2663] Layer 7 has 375 constrained nets 
[03/22 02:41:33   2663] **** End NDR-Layer Usage Statistics ****
[03/22 02:41:33   2663] 
[03/22 02:41:33   2663] *** Finish pre-CTS Setup Fixing (cpu=0:00:28.8 real=0:00:28.0 mem=1425.8M) ***
[03/22 02:41:33   2663] 
[03/22 02:41:33   2664] End: GigaOpt TNS recovery
[03/22 02:41:34   2664] GigaOpt: WNS changes after routing: -0.580 -> -0.644 (bump = 0.064)
[03/22 02:41:34   2664] Begin: GigaOpt postEco optimization
[03/22 02:41:34   2664] Info: 1 clock net  excluded from IPO operation.
[03/22 02:41:34   2664] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:41:34   2664] #spOpts: N=65 
[03/22 02:41:36   2666] *info: 1 clock net excluded
[03/22 02:41:36   2666] *info: 2 special nets excluded.
[03/22 02:41:36   2666] *info: 102 no-driver nets excluded.
[03/22 02:41:37   2667] ** GigaOpt Optimizer WNS Slack -0.644 TNS Slack -534.954 Density 86.26
[03/22 02:41:37   2667] Optimizer WNS Pass 0
[03/22 02:41:37   2667] Active Path Group: reg2reg  
[03/22 02:41:37   2667] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:37   2667] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:41:37   2667] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:37   2667] |  -0.644|   -0.644|-534.954| -534.954|    86.26%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:45   2675] |  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:08.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:45   2675] |  -0.634|   -0.634|-535.668| -535.668|    86.29%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:45   2675] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:45   2675] 
[03/22 02:41:45   2675] *** Finish Core Optimize Step (cpu=0:00:07.6 real=0:00:08.0 mem=1425.8M) ***
[03/22 02:41:45   2675] 
[03/22 02:41:45   2675] *** Finished Optimize Step Cumulative (cpu=0:00:07.7 real=0:00:08.0 mem=1425.8M) ***
[03/22 02:41:45   2675] ** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -535.668 Density 86.29
[03/22 02:41:45   2675] *** Starting refinePlace (0:44:35 mem=1425.8M) ***
[03/22 02:41:45   2675] Total net bbox length = 4.303e+05 (1.841e+05 2.462e+05) (ext = 2.119e+04)
[03/22 02:41:45   2675] Starting refinePlace ...
[03/22 02:41:45   2675] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:45   2675] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:45   2675] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1425.8MB) @(0:44:35 - 0:44:36).
[03/22 02:41:45   2675] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:41:45   2675] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1425.8MB
[03/22 02:41:45   2675] Statistics of distance of Instance movement in refine placement:
[03/22 02:41:45   2675]   maximum (X+Y) =         0.00 um
[03/22 02:41:45   2675]   mean    (X+Y) =         0.00 um
[03/22 02:41:45   2675] Summary Report:
[03/22 02:41:45   2675] Instances move: 0 (out of 27060 movable)
[03/22 02:41:45   2675] Mean displacement: 0.00 um
[03/22 02:41:45   2675] Max displacement: 0.00 um 
[03/22 02:41:45   2675] Total instances moved : 0
[03/22 02:41:45   2675] Total net bbox length = 4.303e+05 (1.841e+05 2.462e+05) (ext = 2.119e+04)
[03/22 02:41:45   2675] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1425.8MB
[03/22 02:41:45   2675] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1425.8MB) @(0:44:35 - 0:44:36).
[03/22 02:41:45   2675] *** Finished refinePlace (0:44:36 mem=1425.8M) ***
[03/22 02:41:45   2675] Finished re-routing un-routed nets (0:00:00.0 1425.8M)
[03/22 02:41:45   2675] 
[03/22 02:41:45   2676] 
[03/22 02:41:45   2676] Density : 0.8629
[03/22 02:41:45   2676] Max route overflow : 0.0000
[03/22 02:41:45   2676] 
[03/22 02:41:45   2676] 
[03/22 02:41:45   2676] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1425.8M) ***
[03/22 02:41:46   2676] ** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -535.668 Density 86.29
[03/22 02:41:46   2676] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:41:46   2676] Layer 7 has 376 constrained nets 
[03/22 02:41:46   2676] **** End NDR-Layer Usage Statistics ****
[03/22 02:41:46   2676] 
[03/22 02:41:46   2676] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.0 real=0:00:09.0 mem=1425.8M) ***
[03/22 02:41:46   2676] 
[03/22 02:41:46   2676] End: GigaOpt postEco optimization
[03/22 02:41:46   2676] *** Steiner Routed Nets: 2.522%; Threshold: 100; Threshold for Hold: 100
[03/22 02:41:46   2676] Start to check current routing status for nets...
[03/22 02:41:46   2676] Using hname+ instead name for net compare
[03/22 02:41:46   2676] All nets are already routed correctly.
[03/22 02:41:46   2676] End to check current routing status for nets (mem=1391.4M)
[03/22 02:41:46   2676] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 02:41:46   2676] Info: 1 clock net  excluded from IPO operation.
[03/22 02:41:46   2676] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:41:46   2676] #spOpts: N=65 
[03/22 02:41:46   2676] Core basic site is core
[03/22 02:41:46   2676] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:41:48   2678] *info: 1 clock net excluded
[03/22 02:41:48   2678] *info: 2 special nets excluded.
[03/22 02:41:48   2678] *info: 102 no-driver nets excluded.
[03/22 02:41:49   2679] ** GigaOpt Optimizer WNS Slack -0.634 TNS Slack -535.668 Density 86.29
[03/22 02:41:49   2679] Optimizer TNS Opt
[03/22 02:41:49   2679] Active Path Group: reg2reg  
[03/22 02:41:49   2679] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:49   2679] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:41:49   2679] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:49   2679] |  -0.634|   -0.634|-535.668| -535.668|    86.29%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:51   2681] |  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:02.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/22 02:41:51   2681] |  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_6_/D    |
[03/22 02:41:51   2682] |  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/22 02:41:52   2682] |  -0.635|   -0.635|-535.667| -535.667|    86.29%|   0:00:01.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/22 02:41:52   2682] |  -0.634|   -0.634|-535.668| -535.668|    86.29%|   0:00:00.0| 1425.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:41:52   2682] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:41:52   2682] 
[03/22 02:41:52   2682] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:03.0 mem=1425.8M) ***
[03/22 02:41:52   2682] 
[03/22 02:41:52   2682] *** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:03.0 mem=1425.8M) ***
[03/22 02:41:52   2682] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:41:52   2682] Layer 7 has 376 constrained nets 
[03/22 02:41:52   2682] **** End NDR-Layer Usage Statistics ****
[03/22 02:41:52   2682] 
[03/22 02:41:52   2682] *** Finish pre-CTS Setup Fixing (cpu=0:00:02.9 real=0:00:03.0 mem=1425.8M) ***
[03/22 02:41:52   2682] 
[03/22 02:41:52   2682] End: GigaOpt Optimization in post-eco TNS mode
[03/22 02:41:52   2682] **optDesign ... cpu = 0:43:32, real = 0:53:57, mem = 1277.0M, totSessionCpu=0:44:42 **
[03/22 02:41:52   2682] ** Profile ** Start :  cpu=0:00:00.0, mem=1277.0M
[03/22 02:41:52   2682] ** Profile ** Other data :  cpu=0:00:00.1, mem=1277.0M
[03/22 02:41:52   2682] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1285.0M
[03/22 02:41:53   2683] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1285.0M
[03/22 02:41:53   2683] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.634  | -0.634  |  0.000  |
|           TNS (ns):|-535.670 |-535.670 |  0.000  |
|    Violating Paths:|  1131   |  1131   |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.293%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1285.0M
[03/22 02:41:53   2683] Info: 1 clock net  excluded from IPO operation.
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Begin Power Analysis
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683]     0.00V	    VSS
[03/22 02:41:53   2683]     0.90V	    VDD
[03/22 02:41:53   2683] Begin Processing Timing Library for Power Calculation
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Begin Processing Timing Library for Power Calculation
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Begin Processing Power Net/Grid for Power Calculation
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.83MB/986.83MB)
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Begin Processing Timing Window Data for Power Calculation
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.98MB/986.98MB)
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Begin Processing User Attributes
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=987.03MB/987.03MB)
[03/22 02:41:53   2683] 
[03/22 02:41:53   2683] Begin Processing Signal Activity
[03/22 02:41:53   2683] 
[03/22 02:41:55   2685] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=988.04MB/988.04MB)
[03/22 02:41:55   2685] 
[03/22 02:41:55   2685] Begin Power Computation
[03/22 02:41:55   2685] 
[03/22 02:41:55   2685]       ----------------------------------------------------------
[03/22 02:41:55   2685]       # of cell(s) missing both power/leakage table: 0
[03/22 02:41:55   2685]       # of cell(s) missing power table: 0
[03/22 02:41:55   2685]       # of cell(s) missing leakage table: 0
[03/22 02:41:55   2685]       # of MSMV cell(s) missing power_level: 0
[03/22 02:41:55   2685]       ----------------------------------------------------------
[03/22 02:41:55   2685] 
[03/22 02:41:55   2685] 
[03/22 02:41:58   2688] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=988.43MB/988.43MB)
[03/22 02:41:58   2688] 
[03/22 02:41:58   2688] Begin Processing User Attributes
[03/22 02:41:58   2688] 
[03/22 02:41:58   2688] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=988.43MB/988.43MB)
[03/22 02:41:58   2688] 
[03/22 02:41:58   2688] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=988.46MB/988.46MB)
[03/22 02:41:58   2688] 
[03/22 02:41:59   2689]   Timing Snapshot: (REF)
[03/22 02:41:59   2689]      Weighted WNS: -0.634
[03/22 02:41:59   2689]       All  PG WNS: -0.635
[03/22 02:41:59   2689]       High PG WNS: -0.635
[03/22 02:41:59   2689]       All  PG TNS: -535.668
[03/22 02:41:59   2689]       High PG TNS: -535.668
[03/22 02:41:59   2689]          Tran DRV: 0
[03/22 02:41:59   2689]           Cap DRV: 0
[03/22 02:41:59   2689]        Fanout DRV: 0
[03/22 02:41:59   2689]            Glitch: 0
[03/22 02:41:59   2689]    Category Slack: { [L, -0.635] [H, -0.635] }
[03/22 02:41:59   2689] 
[03/22 02:41:59   2689] Begin: Power Optimization
[03/22 02:41:59   2689] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:41:59   2689] #spOpts: N=65 mergeVia=F 
[03/22 02:42:00   2690] Reclaim Optimization WNS Slack -0.634  TNS Slack -535.668 Density 86.29
[03/22 02:42:00   2690] +----------+---------+--------+--------+------------+--------+
[03/22 02:42:00   2690] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:42:00   2690] +----------+---------+--------+--------+------------+--------+
[03/22 02:42:00   2690] |    86.29%|        -|  -0.634|-535.668|   0:00:00.0| 1433.8M|
[03/22 02:42:04   2694] |    86.29%|        0|  -0.635|-535.667|   0:00:04.0| 1433.8M|
[03/22 02:42:14   2704] |    86.29%|       21|  -0.635|-535.667|   0:00:10.0| 1433.8M|
[03/22 02:42:39   2729] |    86.19%|      114|  -0.635|-535.323|   0:00:25.0| 1426.1M|
[03/22 02:42:40   2730] |    86.19%|        1|  -0.635|-535.323|   0:00:01.0| 1426.1M|
[03/22 02:42:51   2742] |    86.08%|     1535|  -0.633|-533.703|   0:00:11.0| 1428.7M|
[03/22 02:42:52   2742] +----------+---------+--------+--------+------------+--------+
[03/22 02:42:52   2742] Reclaim Optimization End WNS Slack -0.633  TNS Slack -533.703 Density 86.08
[03/22 02:42:52   2742] 
[03/22 02:42:52   2742] ** Summary: Restruct = 115 Buffer Deletion = 0 Declone = 0 Resize = 1563 **
[03/22 02:42:52   2742] --------------------------------------------------------------
[03/22 02:42:52   2742] |                                   | Total     | Sequential |
[03/22 02:42:52   2742] --------------------------------------------------------------
[03/22 02:42:52   2742] | Num insts resized                 |    1386  |       0    |
[03/22 02:42:52   2742] | Num insts undone                  |      32  |       0    |
[03/22 02:42:52   2742] | Num insts Downsized               |     105  |       0    |
[03/22 02:42:52   2742] | Num insts Samesized               |    1281  |       0    |
[03/22 02:42:52   2742] | Num insts Upsized                 |       0  |       0    |
[03/22 02:42:52   2742] | Num multiple commits+uncommits    |     117  |       -    |
[03/22 02:42:52   2742] --------------------------------------------------------------
[03/22 02:42:52   2742] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:42:52   2742] Layer 7 has 376 constrained nets 
[03/22 02:42:52   2742] **** End NDR-Layer Usage Statistics ****
[03/22 02:42:52   2742] ** Finished Core Power Optimization (cpu = 0:00:52.6) (real = 0:00:53.0) **
[03/22 02:42:52   2742] Executing incremental physical updates
[03/22 02:42:52   2742] #spOpts: N=65 mergeVia=F 
[03/22 02:42:52   2742] *** Starting refinePlace (0:45:42 mem=1394.4M) ***
[03/22 02:42:52   2742] Total net bbox length = 4.303e+05 (1.842e+05 2.461e+05) (ext = 2.119e+04)
[03/22 02:42:52   2742] default core: bins with density >  0.75 = 86.8 % ( 420 / 484 )
[03/22 02:42:52   2742] Density distribution unevenness ratio = 4.308%
[03/22 02:42:52   2742] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1394.4MB) @(0:45:42 - 0:45:42).
[03/22 02:42:52   2742] Starting refinePlace ...
[03/22 02:42:52   2742] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:42:52   2742] default core: bins with density >  0.75 = 81.2 % ( 393 / 484 )
[03/22 02:42:52   2742] Density distribution unevenness ratio = 4.266%
[03/22 02:42:52   2742]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:42:52   2742] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1394.4MB) @(0:45:42 - 0:45:43).
[03/22 02:42:52   2742] Move report: preRPlace moves 1254 insts, mean move: 0.57 um, max move: 4.40 um
[03/22 02:42:52   2742] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4205_0): (342.80, 213.40) --> (343.60, 209.80)
[03/22 02:42:52   2742] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/22 02:42:52   2742] wireLenOptFixPriorityInst 0 inst fixed
[03/22 02:42:52   2743] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:42:52   2743] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1394.4MB) @(0:45:43 - 0:45:43).
[03/22 02:42:52   2743] Move report: Detail placement moves 1254 insts, mean move: 0.57 um, max move: 4.40 um
[03/22 02:42:52   2743] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4205_0): (342.80, 213.40) --> (343.60, 209.80)
[03/22 02:42:52   2743] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1394.4MB
[03/22 02:42:52   2743] Statistics of distance of Instance movement in refine placement:
[03/22 02:42:52   2743]   maximum (X+Y) =         4.40 um
[03/22 02:42:52   2743]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4205_0) with max move: (342.8, 213.4) -> (343.6, 209.8)
[03/22 02:42:52   2743]   mean    (X+Y) =         0.57 um
[03/22 02:42:52   2743] Total instances flipped for legalization: 19
[03/22 02:42:52   2743] Summary Report:
[03/22 02:42:52   2743] Instances move: 1254 (out of 26918 movable)
[03/22 02:42:52   2743] Mean displacement: 0.57 um
[03/22 02:42:52   2743] Max displacement: 4.40 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_4205_0) (342.8, 213.4) -> (343.6, 209.8)
[03/22 02:42:52   2743] 	Length: 9 sites, height: 1 rows, site name: core, cell type: OAI21D2
[03/22 02:42:52   2743] Total instances moved : 1254
[03/22 02:42:52   2743] Total net bbox length = 4.306e+05 (1.844e+05 2.462e+05) (ext = 2.119e+04)
[03/22 02:42:52   2743] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1394.4MB
[03/22 02:42:52   2743] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1394.4MB) @(0:45:42 - 0:45:43).
[03/22 02:42:52   2743] *** Finished refinePlace (0:45:43 mem=1394.4M) ***
[03/22 02:42:53   2743]   Timing Snapshot: (TGT)
[03/22 02:42:53   2743]      Weighted WNS: -0.633
[03/22 02:42:53   2743]       All  PG WNS: -0.633
[03/22 02:42:53   2743]       High PG WNS: -0.633
[03/22 02:42:53   2743]       All  PG TNS: -533.703
[03/22 02:42:53   2743]       High PG TNS: -533.703
[03/22 02:42:53   2743]          Tran DRV: 0
[03/22 02:42:53   2743]           Cap DRV: 0
[03/22 02:42:53   2743]        Fanout DRV: 0
[03/22 02:42:53   2743]            Glitch: 0
[03/22 02:42:53   2743]    Category Slack: { [L, -0.633] [H, -0.633] }
[03/22 02:42:53   2743] 
[03/22 02:42:53   2743] Checking setup slack degradation ...
[03/22 02:42:53   2743] 
[03/22 02:42:53   2743] Recovery Manager:
[03/22 02:42:53   2743]   Low  Effort WNS Jump: 0.000 (REF: -0.635, TGT: -0.633, Threshold: 0.010) - Skip
[03/22 02:42:53   2743]   High Effort WNS Jump: 0.000 (REF: -0.635, TGT: -0.633, Threshold: 0.010) - Skip
[03/22 02:42:53   2743]   Low  Effort TNS Jump: 0.000 (REF: -535.668, TGT: -533.703, Threshold: 50.000) - Skip
[03/22 02:42:53   2743]   High Effort TNS Jump: 0.000 (REF: -535.668, TGT: -533.703, Threshold: 50.000) - Skip
[03/22 02:42:53   2743] 
[03/22 02:42:54   2744] Info: 1 clock net  excluded from IPO operation.
[03/22 02:42:54   2744] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:42:54   2744] #spOpts: N=65 mergeVia=F 
[03/22 02:42:56   2746] Info: 1 clock net  excluded from IPO operation.
[03/22 02:42:57   2747] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:42:57   2747] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:42:57   2747] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:42:57   2747] |  -0.633|   -0.633|-533.703| -533.703|    86.08%|   0:00:00.0| 1428.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:42:58   2748] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] *** Finish pre-CTS Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=1428.7M) ***
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1428.7M) ***
[03/22 02:42:58   2748] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:42:58   2748] Layer 7 has 376 constrained nets 
[03/22 02:42:58   2748] **** End NDR-Layer Usage Statistics ****
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Begin Power Analysis
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748]     0.00V	    VSS
[03/22 02:42:58   2748]     0.90V	    VDD
[03/22 02:42:58   2748] Begin Processing Timing Library for Power Calculation
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Begin Processing Timing Library for Power Calculation
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Begin Processing Power Net/Grid for Power Calculation
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1032.04MB/1032.04MB)
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Begin Processing Timing Window Data for Power Calculation
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1032.04MB/1032.04MB)
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Begin Processing User Attributes
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1032.04MB/1032.04MB)
[03/22 02:42:58   2748] 
[03/22 02:42:58   2748] Begin Processing Signal Activity
[03/22 02:42:58   2748] 
[03/22 02:42:59   2750] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1032.29MB/1032.29MB)
[03/22 02:42:59   2750] 
[03/22 02:42:59   2750] Begin Power Computation
[03/22 02:42:59   2750] 
[03/22 02:42:59   2750]       ----------------------------------------------------------
[03/22 02:42:59   2750]       # of cell(s) missing both power/leakage table: 0
[03/22 02:42:59   2750]       # of cell(s) missing power table: 0
[03/22 02:42:59   2750]       # of cell(s) missing leakage table: 0
[03/22 02:42:59   2750]       # of MSMV cell(s) missing power_level: 0
[03/22 02:42:59   2750]       ----------------------------------------------------------
[03/22 02:42:59   2750] 
[03/22 02:42:59   2750] 
[03/22 02:43:03   2753] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1032.29MB/1032.29MB)
[03/22 02:43:03   2753] 
[03/22 02:43:03   2753] Begin Processing User Attributes
[03/22 02:43:03   2753] 
[03/22 02:43:03   2753] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1032.29MB/1032.29MB)
[03/22 02:43:03   2753] 
[03/22 02:43:03   2753] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1032.29MB/1032.29MB)
[03/22 02:43:03   2753] 
[03/22 02:43:03   2753] *** Finished Leakage Power Optimization (cpu=0:01:04, real=0:01:04, mem=1277.25M, totSessionCpu=0:45:54).
[03/22 02:43:03   2754] Extraction called for design 'core' of instances=26918 and nets=28901 using extraction engine 'preRoute' .
[03/22 02:43:03   2754] PreRoute RC Extraction called for design core.
[03/22 02:43:03   2754] RC Extraction called in multi-corner(2) mode.
[03/22 02:43:03   2754] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:43:03   2754] RCMode: PreRoute
[03/22 02:43:03   2754]       RC Corner Indexes            0       1   
[03/22 02:43:03   2754] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:43:03   2754] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:03   2754] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:03   2754] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:03   2754] Shrink Factor                : 1.00000
[03/22 02:43:03   2754] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:43:03   2754] Using capacitance table file ...
[03/22 02:43:03   2754] Initializing multi-corner capacitance tables ... 
[03/22 02:43:03   2754] Initializing multi-corner resistance tables ...
[03/22 02:43:04   2754] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1258.637M)
[03/22 02:43:04   2754] doiPBLastSyncSlave
[03/22 02:43:04   2754] #################################################################################
[03/22 02:43:04   2754] # Design Stage: PreRoute
[03/22 02:43:04   2754] # Design Name: core
[03/22 02:43:04   2754] # Design Mode: 65nm
[03/22 02:43:04   2754] # Analysis Mode: MMMC Non-OCV 
[03/22 02:43:04   2754] # Parasitics Mode: No SPEF/RCDB
[03/22 02:43:04   2754] # Signoff Settings: SI Off 
[03/22 02:43:04   2754] #################################################################################
[03/22 02:43:05   2755] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:43:05   2755] Calculate delays in BcWc mode...
[03/22 02:43:05   2755] Topological Sorting (CPU = 0:00:00.1, MEM = 1264.8M, InitMEM = 1260.7M)
[03/22 02:43:08   2759] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 02:43:08   2759] End delay calculation. (MEM=1338.59 CPU=0:00:03.4 REAL=0:00:03.0)
[03/22 02:43:08   2759] *** CDM Built up (cpu=0:00:04.7  real=0:00:04.0  mem= 1338.6M) ***
[03/22 02:43:09   2759] 
[03/22 02:43:09   2759] Begin Power Analysis
[03/22 02:43:09   2759] 
[03/22 02:43:09   2759]     0.00V	    VSS
[03/22 02:43:09   2759]     0.90V	    VDD
[03/22 02:43:09   2759] Begin Processing Timing Library for Power Calculation
[03/22 02:43:09   2759] 
[03/22 02:43:09   2760] Begin Processing Timing Library for Power Calculation
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] Begin Processing Power Net/Grid for Power Calculation
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.50MB/1006.50MB)
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] Begin Processing Timing Window Data for Power Calculation
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.50MB/1006.50MB)
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] Begin Processing User Attributes
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1006.50MB/1006.50MB)
[03/22 02:43:09   2760] 
[03/22 02:43:09   2760] Begin Processing Signal Activity
[03/22 02:43:09   2760] 
[03/22 02:43:11   2761] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1007.20MB/1007.20MB)
[03/22 02:43:11   2761] 
[03/22 02:43:11   2761] Begin Power Computation
[03/22 02:43:11   2761] 
[03/22 02:43:11   2761]       ----------------------------------------------------------
[03/22 02:43:11   2761]       # of cell(s) missing both power/leakage table: 0
[03/22 02:43:11   2761]       # of cell(s) missing power table: 0
[03/22 02:43:11   2761]       # of cell(s) missing leakage table: 0
[03/22 02:43:11   2761]       # of MSMV cell(s) missing power_level: 0
[03/22 02:43:11   2761]       ----------------------------------------------------------
[03/22 02:43:11   2761] 
[03/22 02:43:11   2761] 
[03/22 02:43:14   2764] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1007.20MB/1007.20MB)
[03/22 02:43:14   2764] 
[03/22 02:43:14   2764] Begin Processing User Attributes
[03/22 02:43:14   2764] 
[03/22 02:43:14   2764] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1007.20MB/1007.20MB)
[03/22 02:43:14   2764] 
[03/22 02:43:14   2764] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1007.20MB/1007.20MB)
[03/22 02:43:14   2764] 
[03/22 02:43:14   2765] <optDesign CMD> Restore Using all VT Cells
[03/22 02:43:14   2765] Reported timing to dir ./timingReports
[03/22 02:43:14   2765] **optDesign ... cpu = 0:44:55, real = 0:55:19, mem = 1281.4M, totSessionCpu=0:46:05 **
[03/22 02:43:14   2765] ** Profile ** Start :  cpu=0:00:00.0, mem=1281.4M
[03/22 02:43:15   2765] ** Profile ** Other data :  cpu=0:00:00.1, mem=1281.4M
[03/22 02:43:15   2765] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1289.4M
[03/22 02:43:16   2766] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1279.4M
[03/22 02:43:16   2766] ** Profile ** DRVs :  cpu=0:00:00.5, mem=1279.4M
[03/22 02:43:16   2766] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.634  | -0.634  |  0.000  |
|           TNS (ns):|-533.662 |-533.662 |  0.000  |
|    Violating Paths:|  1132   |  1132   |    0    |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.082%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1279.4M
[03/22 02:43:16   2766] **optDesign ... cpu = 0:44:56, real = 0:55:21, mem = 1277.4M, totSessionCpu=0:46:07 **
[03/22 02:43:16   2766] *** Finished optDesign ***
[03/22 02:43:16   2766] 
[03/22 02:43:16   2766] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:45:18 real=  0:55:42)
[03/22 02:43:16   2766] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.5 real=0:00:03.5)
[03/22 02:43:16   2766] 	OPT_RUNTIME:            reclaim (count = 13): (cpu=  0:01:38 real=  0:01:39)
[03/22 02:43:16   2766] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:02:06 real=  0:02:06)
[03/22 02:43:16   2766] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:03:36 real=  0:03:38)
[03/22 02:43:16   2766] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:05:33 real=  0:05:33)
[03/22 02:43:16   2766] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:05:12 real=  0:05:13)
[03/22 02:43:16   2766] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:29:04 real=  0:39:27)
[03/22 02:43:16   2766] 	OPT_RUNTIME:             wnsOpt (count = 11): (cpu=  0:27:31 real=  0:37:52)
[03/22 02:43:16   2766] 	OPT_RUNTIME:          phyUpdate (count = 16): (cpu=  0:01:38 real=  0:01:38)
[03/22 02:43:16   2766] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:08.0 real=0:00:08.0)
[03/22 02:43:16   2766] 	OPT_RUNTIME:        tnsPlaceEco (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/22 02:43:16   2766] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:02:20 real=  0:02:19)
[03/22 02:43:16   2766] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:12 real=  0:01:11)
[03/22 02:43:16   2766] Info: pop threads available for lower-level modules during optimization.
[03/22 02:43:16   2766]  *** Writing scheduling file: 'scheduling_file.cts.31541' ***
[03/22 02:43:16   2766] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 02:43:16   2766] **place_opt_design ... cpu = 0:45:47, real = 0:56:11, mem = 1215.5M **
[03/22 02:43:16   2766] *** Finished GigaPlace ***
[03/22 02:43:16   2766] 
[03/22 02:43:16   2766] *** Summary of all messages that are not suppressed in this session:
[03/22 02:43:16   2766] Severity  ID               Count  Summary                                  
[03/22 02:43:16   2766] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/22 02:43:16   2766] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/22 02:43:16   2766] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/22 02:43:16   2766] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/22 02:43:16   2766] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/22 02:43:16   2766] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/22 02:43:16   2766] *** Message Summary: 10 warning(s), 0 error(s)
[03/22 02:43:16   2766] 
[03/22 02:43:16   2766] <CMD> set_ccopt_property -update_io_latency false
[03/22 02:43:16   2766] <CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
[03/22 02:43:16   2767] Creating clock tree spec for modes (timing configs): CON
[03/22 02:43:16   2767] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/22 02:43:18   2768] Analyzing clock structure... 
[03/22 02:43:18   2768] Analyzing clock structure done.
[03/22 02:43:18   2768] Wrote: ./constraints/core.ccopt
[03/22 02:43:18   2768] <CMD> ccopt_design
[03/22 02:43:18   2768] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/22 02:43:18   2768] (ccopt_design): create_ccopt_clock_tree_spec
[03/22 02:43:18   2768] Creating clock tree spec for modes (timing configs): CON
[03/22 02:43:18   2768] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/22 02:43:19   2769] Analyzing clock structure... 
[03/22 02:43:19   2769] Analyzing clock structure done.
[03/22 02:43:20   2770] Extracting original clock gating for clk... 
[03/22 02:43:20   2770]   clock_tree clk contains 5016 sinks and 0 clock gates.
[03/22 02:43:20   2770]   Extraction for clk complete.
[03/22 02:43:20   2770] Extracting original clock gating for clk done.
[03/22 02:43:20   2770] Checking clock tree convergence... 
[03/22 02:43:20   2770] Checking clock tree convergence done.
[03/22 02:43:20   2770] Preferred extra space for top nets is 0
[03/22 02:43:20   2770] Preferred extra space for trunk nets is 1
[03/22 02:43:20   2770] Preferred extra space for leaf nets is 1
[03/22 02:43:20   2770] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/22 02:43:20   2770] Set place::cacheFPlanSiteMark to 1
[03/22 02:43:20   2770] Using CCOpt effort low.
[03/22 02:43:20   2770] #spOpts: N=65 
[03/22 02:43:20   2770] Core basic site is core
[03/22 02:43:20   2770] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:43:20   2770] Begin checking placement ... (start mem=1202.9M, init mem=1202.9M)
[03/22 02:43:20   2770] *info: Placed = 26918         
[03/22 02:43:20   2770] *info: Unplaced = 0           
[03/22 02:43:20   2770] Placement Density:86.08%(125614/145924)
[03/22 02:43:20   2770] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1202.9M)
[03/22 02:43:20   2770] Validating CTS configuration... 
[03/22 02:43:20   2770]   Non-default CCOpt properties:
[03/22 02:43:20   2770]   preferred_extra_space is set for at least one key
[03/22 02:43:20   2770]   route_type is set for at least one key
[03/22 02:43:20   2770]   update_io_latency: 0 (default: true)
[03/22 02:43:20   2770] setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
[03/22 02:43:20   2770] #spOpts: N=65 
[03/22 02:43:20   2770] Core basic site is core
[03/22 02:43:20   2770] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:43:20   2770]   Route type trimming info:
[03/22 02:43:20   2770]     No route type modifications were made.
[03/22 02:43:20   2770]   Clock tree balancer configuration for clock_tree clk:
[03/22 02:43:20   2770]   Non-default CCOpt properties for clock tree clk:
[03/22 02:43:20   2770]     route_type (leaf): default_route_type_leaf (default: default)
[03/22 02:43:20   2770]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/22 02:43:20   2770]     route_type (top): default_route_type_nonleaf (default: default)
[03/22 02:43:20   2770]   For power_domain auto-default and effective power_domain auto-default:
[03/22 02:43:20   2770]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 02:43:20   2770]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 02:43:20   2770]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/22 02:43:20   2770]     Unblocked area available for placement of any clock cells in power_domain auto-default: 161603.840um^2
[03/22 02:43:20   2770]   Top Routing info:
[03/22 02:43:20   2770]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 02:43:20   2770]     Unshielded; Mask Constraint: 0.
[03/22 02:43:20   2770]   Trunk Routing info:
[03/22 02:43:20   2770]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 02:43:20   2770]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 02:43:20   2770]   Leaf Routing info:
[03/22 02:43:20   2770]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/22 02:43:20   2770]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 02:43:20   2770]   Rebuilding timing graph... 
[03/22 02:43:21   2771]   Rebuilding timing graph done.
[03/22 02:43:21   2771]   For timing_corner WC:setup, late:
[03/22 02:43:21   2771]     Slew time target (leaf):    0.105ns
[03/22 02:43:21   2771]     Slew time target (trunk):   0.105ns
[03/22 02:43:21   2771]     Slew time target (top):     0.105ns
[03/22 02:43:21   2771]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/22 02:43:21   2771]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/22 02:43:21   2771]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/22 02:43:21   2771]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/22 02:43:21   2771]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/22 02:43:21   2771]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/22 02:43:21   2771]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/22 02:43:21   2771]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/22 02:43:21   2771]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/22 02:43:21   2771]   Clock tree balancer configuration for skew_group clk/CON:
[03/22 02:43:21   2771]     Sources:                     pin clk
[03/22 02:43:21   2771]     Total number of sinks:       5016
[03/22 02:43:21   2771]     Delay constrained sinks:     5016
[03/22 02:43:21   2771]     Non-leaf sinks:              0
[03/22 02:43:21   2771]     Ignore pins:                 0
[03/22 02:43:21   2771]    Timing corner WC:setup.late:
[03/22 02:43:21   2771]     Skew target:                 0.057ns
[03/22 02:43:21   2771] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 02:43:21   2771] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 02:43:21   2771] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 02:43:21   2771]   
[03/22 02:43:21   2771]   Via Selection for Estimated Routes (rule default):
[03/22 02:43:21   2771]   
[03/22 02:43:21   2771]   ----------------------------------------------------------------
[03/22 02:43:21   2771]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 02:43:21   2771]   Range                    (Ohm)    (fF)     (fs)     Only
[03/22 02:43:21   2771]   ----------------------------------------------------------------
[03/22 02:43:21   2771]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/22 02:43:21   2771]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/22 02:43:21   2771]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/22 02:43:21   2771]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/22 02:43:21   2771]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/22 02:43:21   2771]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/22 02:43:21   2771]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/22 02:43:21   2771]   ----------------------------------------------------------------
[03/22 02:43:21   2771]   
[03/22 02:43:21   2771] Validating CTS configuration done.
[03/22 02:43:21   2771] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/22 02:43:21   2771]  * CCOpt property update_io_latency is false
[03/22 02:43:21   2771] 
[03/22 02:43:21   2771] All good
[03/22 02:43:22   2772] Executing ccopt post-processing.
[03/22 02:43:22   2772] Synthesizing clock trees with CCOpt...
[03/22 02:43:22   2772] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 02:43:22   2772] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 02:43:22   2772] [PSP] Started earlyGlobalRoute kernel
[03/22 02:43:22   2772] [PSP] Initial Peak syMemory usage = 1266.2 MB
[03/22 02:43:22   2772] (I)       Reading DB...
[03/22 02:43:22   2772] (I)       congestionReportName   : 
[03/22 02:43:22   2772] (I)       buildTerm2TermWires    : 1
[03/22 02:43:22   2772] (I)       doTrackAssignment      : 1
[03/22 02:43:22   2772] (I)       dumpBookshelfFiles     : 0
[03/22 02:43:22   2772] (I)       numThreads             : 1
[03/22 02:43:22   2772] [NR-eagl] honorMsvRouteConstraint: false
[03/22 02:43:22   2772] (I)       honorPin               : false
[03/22 02:43:22   2772] (I)       honorPinGuide          : true
[03/22 02:43:22   2772] (I)       honorPartition         : false
[03/22 02:43:22   2772] (I)       allowPartitionCrossover: false
[03/22 02:43:22   2772] (I)       honorSingleEntry       : true
[03/22 02:43:22   2772] (I)       honorSingleEntryStrong : true
[03/22 02:43:22   2772] (I)       handleViaSpacingRule   : false
[03/22 02:43:22   2772] (I)       PDConstraint           : none
[03/22 02:43:22   2772] (I)       expBetterNDRHandling   : false
[03/22 02:43:22   2772] [NR-eagl] honorClockSpecNDR      : 0
[03/22 02:43:22   2772] (I)       routingEffortLevel     : 3
[03/22 02:43:22   2772] [NR-eagl] minRouteLayer          : 2
[03/22 02:43:22   2772] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 02:43:22   2772] (I)       numRowsPerGCell        : 1
[03/22 02:43:22   2772] (I)       speedUpLargeDesign     : 0
[03/22 02:43:22   2772] (I)       speedUpBlkViolationClean: 0
[03/22 02:43:22   2772] (I)       multiThreadingTA       : 0
[03/22 02:43:22   2772] (I)       blockedPinEscape       : 1
[03/22 02:43:22   2772] (I)       blkAwareLayerSwitching : 0
[03/22 02:43:22   2772] (I)       betterClockWireModeling: 1
[03/22 02:43:22   2772] (I)       punchThroughDistance   : 500.00
[03/22 02:43:22   2772] (I)       scenicBound            : 1.15
[03/22 02:43:22   2772] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 02:43:22   2772] (I)       source-to-sink ratio   : 0.00
[03/22 02:43:22   2772] (I)       targetCongestionRatioH : 1.00
[03/22 02:43:22   2772] (I)       targetCongestionRatioV : 1.00
[03/22 02:43:22   2772] (I)       layerCongestionRatio   : 0.70
[03/22 02:43:22   2772] (I)       m1CongestionRatio      : 0.10
[03/22 02:43:22   2772] (I)       m2m3CongestionRatio    : 0.70
[03/22 02:43:22   2772] (I)       localRouteEffort       : 1.00
[03/22 02:43:22   2772] (I)       numSitesBlockedByOneVia: 8.00
[03/22 02:43:22   2772] (I)       supplyScaleFactorH     : 1.00
[03/22 02:43:22   2772] (I)       supplyScaleFactorV     : 1.00
[03/22 02:43:22   2772] (I)       highlight3DOverflowFactor: 0.00
[03/22 02:43:22   2772] (I)       doubleCutViaModelingRatio: 0.00
[03/22 02:43:22   2772] (I)       blockTrack             : 
[03/22 02:43:22   2772] (I)       readTROption           : true
[03/22 02:43:22   2772] (I)       extraSpacingBothSide   : false
[03/22 02:43:22   2772] [NR-eagl] numTracksPerClockWire  : 0
[03/22 02:43:22   2772] (I)       routeSelectedNetsOnly  : false
[03/22 02:43:22   2772] (I)       before initializing RouteDB syMemory usage = 1266.2 MB
[03/22 02:43:22   2772] (I)       starting read tracks
[03/22 02:43:22   2772] (I)       build grid graph
[03/22 02:43:22   2772] (I)       build grid graph start
[03/22 02:43:22   2772] [NR-eagl] Layer1 has no routable track
[03/22 02:43:22   2772] [NR-eagl] Layer2 has single uniform track structure
[03/22 02:43:22   2772] [NR-eagl] Layer3 has single uniform track structure
[03/22 02:43:22   2772] [NR-eagl] Layer4 has single uniform track structure
[03/22 02:43:22   2772] [NR-eagl] Layer5 has single uniform track structure
[03/22 02:43:22   2772] [NR-eagl] Layer6 has single uniform track structure
[03/22 02:43:22   2772] [NR-eagl] Layer7 has single uniform track structure
[03/22 02:43:22   2772] [NR-eagl] Layer8 has single uniform track structure
[03/22 02:43:22   2772] (I)       build grid graph end
[03/22 02:43:22   2772] (I)       Layer1   numNetMinLayer=28422
[03/22 02:43:22   2772] (I)       Layer2   numNetMinLayer=0
[03/22 02:43:22   2772] (I)       Layer3   numNetMinLayer=0
[03/22 02:43:22   2772] (I)       Layer4   numNetMinLayer=0
[03/22 02:43:22   2772] (I)       Layer5   numNetMinLayer=0
[03/22 02:43:22   2772] (I)       Layer6   numNetMinLayer=0
[03/22 02:43:22   2772] (I)       Layer7   numNetMinLayer=376
[03/22 02:43:22   2772] (I)       Layer8   numNetMinLayer=0
[03/22 02:43:22   2772] (I)       numViaLayers=7
[03/22 02:43:22   2772] (I)       end build via table
[03/22 02:43:22   2772] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 02:43:22   2772] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/22 02:43:22   2772] (I)       readDataFromPlaceDB
[03/22 02:43:22   2772] (I)       Read net information..
[03/22 02:43:22   2772] [NR-eagl] Read numTotalNets=28798  numIgnoredNets=0
[03/22 02:43:22   2772] (I)       Read testcase time = 0.000 seconds
[03/22 02:43:22   2772] 
[03/22 02:43:22   2772] (I)       totalPins=98844  totalGlobalPin=93534 (94.63%)
[03/22 02:43:22   2772] (I)       Model blockage into capacity
[03/22 02:43:22   2772] (I)       Read numBlocks=4356  numPreroutedWires=0  numCapScreens=0
[03/22 02:43:22   2772] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 02:43:22   2772] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 02:43:22   2772] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 02:43:22   2772] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 02:43:22   2772] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 02:43:22   2772] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 02:43:22   2772] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 02:43:22   2772] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 02:43:22   2772] (I)       Modeling time = 0.010 seconds
[03/22 02:43:22   2772] 
[03/22 02:43:22   2772] (I)       Number of ignored nets = 0
[03/22 02:43:22   2772] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/22 02:43:22   2772] (I)       Number of clock nets = 1.  Ignored: No
[03/22 02:43:22   2772] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 02:43:22   2772] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 02:43:22   2772] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 02:43:22   2772] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 02:43:22   2772] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 02:43:22   2772] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 02:43:22   2772] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 02:43:22   2772] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/22 02:43:22   2772] (I)       Before initializing earlyGlobalRoute syMemory usage = 1266.2 MB
[03/22 02:43:22   2772] (I)       Layer1  viaCost=300.00
[03/22 02:43:22   2772] (I)       Layer2  viaCost=100.00
[03/22 02:43:22   2772] (I)       Layer3  viaCost=100.00
[03/22 02:43:22   2772] (I)       Layer4  viaCost=100.00
[03/22 02:43:22   2772] (I)       Layer5  viaCost=100.00
[03/22 02:43:22   2772] (I)       Layer6  viaCost=200.00
[03/22 02:43:22   2772] (I)       Layer7  viaCost=100.00
[03/22 02:43:22   2772] (I)       ---------------------Grid Graph Info--------------------
[03/22 02:43:22   2772] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 02:43:22   2772] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 02:43:22   2772] (I)       Site Width          :   400  (dbu)
[03/22 02:43:22   2772] (I)       Row Height          :  3600  (dbu)
[03/22 02:43:22   2772] (I)       GCell Width         :  3600  (dbu)
[03/22 02:43:22   2772] (I)       GCell Height        :  3600  (dbu)
[03/22 02:43:22   2772] (I)       grid                :   223   223     8
[03/22 02:43:22   2772] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 02:43:22   2772] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 02:43:22   2772] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 02:43:22   2772] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 02:43:22   2772] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 02:43:22   2772] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 02:43:22   2772] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 02:43:22   2772] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 02:43:22   2772] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 02:43:22   2772] (I)       --------------------------------------------------------
[03/22 02:43:22   2772] 
[03/22 02:43:22   2772] [NR-eagl] ============ Routing rule table ============
[03/22 02:43:22   2772] [NR-eagl] Rule id 0. Nets 28798 
[03/22 02:43:22   2772] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 02:43:22   2772] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 02:43:22   2772] [NR-eagl] ========================================
[03/22 02:43:22   2772] [NR-eagl] 
[03/22 02:43:22   2772] (I)       After initializing earlyGlobalRoute syMemory usage = 1266.2 MB
[03/22 02:43:22   2772] (I)       Loading and dumping file time : 0.23 seconds
[03/22 02:43:22   2772] (I)       ============= Initialization =============
[03/22 02:43:22   2772] (I)       total 2D Cap : 224115 = (111946 H, 112169 V)
[03/22 02:43:22   2772] [NR-eagl] Layer group 1: route 376 net(s) in layer range [7, 8]
[03/22 02:43:22   2772] (I)       ============  Phase 1a Route ============
[03/22 02:43:22   2772] (I)       Phase 1a runs 0.01 seconds
[03/22 02:43:22   2772] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/22 02:43:22   2772] (I)       Usage: 23626 = (8529 H, 15097 V) = (7.62% H, 13.46% V) = (1.535e+04um H, 2.717e+04um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       ============  Phase 1b Route ============
[03/22 02:43:22   2772] (I)       Phase 1b runs 0.00 seconds
[03/22 02:43:22   2772] (I)       Usage: 23636 = (8531 H, 15105 V) = (7.62% H, 13.47% V) = (1.536e+04um H, 2.719e+04um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.18% V. EstWL: 4.254480e+04um
[03/22 02:43:22   2772] (I)       ============  Phase 1c Route ============
[03/22 02:43:22   2772] (I)       Level2 Grid: 45 x 45
[03/22 02:43:22   2772] (I)       Phase 1c runs 0.00 seconds
[03/22 02:43:22   2772] (I)       Usage: 23638 = (8532 H, 15106 V) = (7.62% H, 13.47% V) = (1.536e+04um H, 2.719e+04um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       ============  Phase 1d Route ============
[03/22 02:43:22   2772] (I)       Phase 1d runs 0.00 seconds
[03/22 02:43:22   2772] (I)       Usage: 23640 = (8532 H, 15108 V) = (7.62% H, 13.47% V) = (1.536e+04um H, 2.719e+04um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       ============  Phase 1e Route ============
[03/22 02:43:22   2772] (I)       Phase 1e runs 0.00 seconds
[03/22 02:43:22   2772] (I)       Usage: 23640 = (8532 H, 15108 V) = (7.62% H, 13.47% V) = (1.536e+04um H, 2.719e+04um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.13% H + 0.13% V. EstWL: 4.255200e+04um
[03/22 02:43:22   2772] [NR-eagl] 
[03/22 02:43:22   2772] (I)       dpBasedLA: time=0.01  totalOF=2944  totalVia=23317  totalWL=23637  total(Via+WL)=46954 
[03/22 02:43:22   2772] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 02:43:22   2772] [NR-eagl] Layer group 2: route 28422 net(s) in layer range [2, 8]
[03/22 02:43:22   2772] (I)       ============  Phase 1a Route ============
[03/22 02:43:22   2772] (I)       Phase 1a runs 0.08 seconds
[03/22 02:43:22   2772] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/22 02:43:22   2772] (I)       Usage: 282641 = (123565 H, 159076 V) = (12.40% H, 11.66% V) = (2.224e+05um H, 2.863e+05um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       ============  Phase 1b Route ============
[03/22 02:43:22   2772] (I)       Phase 1b runs 0.02 seconds
[03/22 02:43:22   2772] (I)       Usage: 282671 = (123590 H, 159081 V) = (12.40% H, 11.66% V) = (2.225e+05um H, 2.863e+05um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 4.662558e+05um
[03/22 02:43:22   2772] (I)       ============  Phase 1c Route ============
[03/22 02:43:22   2772] (I)       Level2 Grid: 45 x 45
[03/22 02:43:22   2772] (I)       Phase 1c runs 0.01 seconds
[03/22 02:43:22   2772] (I)       Usage: 282671 = (123590 H, 159081 V) = (12.40% H, 11.66% V) = (2.225e+05um H, 2.863e+05um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       ============  Phase 1d Route ============
[03/22 02:43:22   2772] (I)       Phase 1d runs 0.02 seconds
[03/22 02:43:22   2772] (I)       Usage: 282694 = (123596 H, 159098 V) = (12.40% H, 11.66% V) = (2.225e+05um H, 2.864e+05um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       ============  Phase 1e Route ============
[03/22 02:43:22   2772] (I)       Phase 1e runs 0.00 seconds
[03/22 02:43:22   2772] (I)       Usage: 282694 = (123596 H, 159098 V) = (12.40% H, 11.66% V) = (2.225e+05um H, 2.864e+05um V)
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.07% V. EstWL: 4.662972e+05um
[03/22 02:43:22   2772] [NR-eagl] 
[03/22 02:43:22   2772] (I)       dpBasedLA: time=0.08  totalOF=5665  totalVia=176561  totalWL=259047  total(Via+WL)=435608 
[03/22 02:43:22   2772] (I)       ============  Phase 1l Route ============
[03/22 02:43:22   2772] (I)       Total Global Routing Runtime: 0.40 seconds
[03/22 02:43:22   2772] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 02:43:22   2772] [NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/22 02:43:22   2772] (I)       
[03/22 02:43:22   2772] (I)       ============= track Assignment ============
[03/22 02:43:22   2772] (I)       extract Global 3D Wires
[03/22 02:43:22   2772] (I)       Extract Global WL : time=0.01
[03/22 02:43:22   2772] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 02:43:22   2772] (I)       Initialization real time=0.01 seconds
[03/22 02:43:23   2773] (I)       Kernel real time=0.33 seconds
[03/22 02:43:23   2773] (I)       End Greedy Track Assignment
[03/22 02:43:23   2773] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 98601
[03/22 02:43:23   2773] [NR-eagl] Layer2(M2)(V) length: 1.717466e+05um, number of vias: 134758
[03/22 02:43:23   2773] [NR-eagl] Layer3(M3)(H) length: 1.887135e+05um, number of vias: 11828
[03/22 02:43:23   2773] [NR-eagl] Layer4(M4)(V) length: 8.532065e+04um, number of vias: 5608
[03/22 02:43:23   2773] [NR-eagl] Layer5(M5)(H) length: 2.349396e+04um, number of vias: 4350
[03/22 02:43:23   2773] [NR-eagl] Layer6(M6)(V) length: 1.264231e+04um, number of vias: 3147
[03/22 02:43:23   2773] [NR-eagl] Layer7(M7)(H) length: 1.621440e+04um, number of vias: 3594
[03/22 02:43:23   2773] [NR-eagl] Layer8(M8)(V) length: 2.738020e+04um, number of vias: 0
[03/22 02:43:23   2773] [NR-eagl] Total length: 5.255116e+05um, number of vias: 261886
[03/22 02:43:23   2773] [NR-eagl] End Peak syMemory usage = 1209.7 MB
[03/22 02:43:23   2773] [NR-eagl] Early Global Router Kernel+IO runtime : 1.19 seconds
[03/22 02:43:23   2773] setPlaceMode -congEffort medium -modulePlan false -placeIoPins false -reorderScan false -timingDriven true
[03/22 02:43:23   2773] #spOpts: N=65 
[03/22 02:43:23   2773] Core basic site is core
[03/22 02:43:23   2773] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:43:23   2773] Validating CTS configuration... 
[03/22 02:43:23   2773]   Non-default CCOpt properties:
[03/22 02:43:23   2773]   cts_merge_clock_gates is set for at least one key
[03/22 02:43:23   2773]   cts_merge_clock_logic is set for at least one key
[03/22 02:43:23   2773]   preferred_extra_space is set for at least one key
[03/22 02:43:23   2773]   route_type is set for at least one key
[03/22 02:43:23   2773]   update_io_latency: 0 (default: true)
[03/22 02:43:23   2773]   Route type trimming info:
[03/22 02:43:23   2773]     No route type modifications were made.
[03/22 02:43:23   2773]   Clock tree balancer configuration for clock_tree clk:
[03/22 02:43:23   2773]   Non-default CCOpt properties for clock tree clk:
[03/22 02:43:23   2773]     cts_merge_clock_gates: true (default: false)
[03/22 02:43:23   2773]     cts_merge_clock_logic: true (default: false)
[03/22 02:43:23   2773]     route_type (leaf): default_route_type_leaf (default: default)
[03/22 02:43:23   2773]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/22 02:43:23   2773]     route_type (top): default_route_type_nonleaf (default: default)
[03/22 02:43:23   2773]   For power_domain auto-default and effective power_domain auto-default:
[03/22 02:43:23   2773]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/22 02:43:23   2773]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/22 02:43:23   2773]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/22 02:43:23   2773]     Unblocked area available for placement of any clock cells in power_domain auto-default: 161603.840um^2
[03/22 02:43:23   2773]   Top Routing info:
[03/22 02:43:23   2773]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 02:43:23   2773]     Unshielded; Mask Constraint: 0.
[03/22 02:43:23   2773]   Trunk Routing info:
[03/22 02:43:23   2773]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/22 02:43:23   2773]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 02:43:23   2773]   Leaf Routing info:
[03/22 02:43:23   2773]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/22 02:43:23   2773]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/22 02:43:23   2773] Updating RC grid for preRoute extraction ...
[03/22 02:43:23   2773] Initializing multi-corner capacitance tables ... 
[03/22 02:43:23   2773] Initializing multi-corner resistance tables ...
[03/22 02:43:23   2773]   Rebuilding timing graph... 
[03/22 02:43:23   2773]   Rebuilding timing graph done.
[03/22 02:43:23   2773]   For timing_corner WC:setup, late:
[03/22 02:43:23   2773]     Slew time target (leaf):    0.105ns
[03/22 02:43:23   2773]     Slew time target (trunk):   0.105ns
[03/22 02:43:23   2773]     Slew time target (top):     0.105ns
[03/22 02:43:23   2773]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/22 02:43:23   2773]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/22 02:43:23   2773]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/22 02:43:23   2774]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/22 02:43:24   2774]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/22 02:43:24   2774]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/22 02:43:24   2774]   Clock tree balancer configuration for skew_group clk/CON:
[03/22 02:43:24   2774]     Sources:                     pin clk
[03/22 02:43:24   2774]     Total number of sinks:       5016
[03/22 02:43:24   2774]     Delay constrained sinks:     5016
[03/22 02:43:24   2774]     Non-leaf sinks:              0
[03/22 02:43:24   2774]     Ignore pins:                 0
[03/22 02:43:24   2774]    Timing corner WC:setup.late:
[03/22 02:43:24   2774]     Skew target:                 0.057ns
[03/22 02:43:24   2774] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 02:43:24   2774] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 02:43:24   2774] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/22 02:43:24   2774]   
[03/22 02:43:24   2774]   Via Selection for Estimated Routes (rule default):
[03/22 02:43:24   2774]   
[03/22 02:43:24   2774]   ----------------------------------------------------------------
[03/22 02:43:24   2774]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 02:43:24   2774]   Range                    (Ohm)    (fF)     (fs)     Only
[03/22 02:43:24   2774]   ----------------------------------------------------------------
[03/22 02:43:24   2774]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/22 02:43:24   2774]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/22 02:43:24   2774]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/22 02:43:24   2774]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/22 02:43:24   2774]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/22 02:43:24   2774]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/22 02:43:24   2774]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/22 02:43:24   2774]   ----------------------------------------------------------------
[03/22 02:43:24   2774]   
[03/22 02:43:24   2774] Validating CTS configuration done.
[03/22 02:43:24   2774] Adding driver cell for primary IO roots...
[03/22 02:43:24   2774] Maximizing clock DAG abstraction... 
[03/22 02:43:24   2774] Maximizing clock DAG abstraction done.
[03/22 02:43:24   2774] Synthesizing clock trees... #spOpts: N=65 
[03/22 02:43:24   2774] 
[03/22 02:43:24   2774]   Merging duplicate siblings in DAG... 
[03/22 02:43:24   2774]     Resynthesising clock tree into netlist... 
[03/22 02:43:24   2774]     Resynthesising clock tree into netlist done.
[03/22 02:43:24   2774]     Summary of the merge of duplicate siblings
[03/22 02:43:24   2774]     
[03/22 02:43:24   2774]     ----------------------------------------------------------
[03/22 02:43:24   2774]     Description                          Number of occurrences
[03/22 02:43:24   2774]     ----------------------------------------------------------
[03/22 02:43:24   2774]     Total clock gates                              0
[03/22 02:43:24   2774]     Globally unique enables                        0
[03/22 02:43:24   2774]     Potentially mergeable clock gates              0
[03/22 02:43:24   2774]     Actually merged                                0
[03/22 02:43:24   2774]     ----------------------------------------------------------
[03/22 02:43:24   2774]     
[03/22 02:43:24   2774]     
[03/22 02:43:24   2774]     Disconnecting clock tree from netlist... 
[03/22 02:43:24   2774]     Disconnecting clock tree from netlist done.
[03/22 02:43:24   2774]   Merging duplicate siblings in DAG done.
[03/22 02:43:24   2774]   Clustering... 
[03/22 02:43:24   2774]     Clock DAG stats before clustering:
[03/22 02:43:24   2774]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/22 02:43:24   2774]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/22 02:43:24   2774]     Clustering clock_tree clk... 
[03/22 02:43:24   2774]       Creating channel graph for ccopt_3_8... 
[03/22 02:43:24   2774]       Creating channel graph for ccopt_3_8 done.
[03/22 02:43:24   2774]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/22 02:43:24   2774]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/22 02:43:24   2774]       Rebuilding timing graph... 
[03/22 02:43:25   2775]       Rebuilding timing graph done.
[03/22 02:43:33   2783]     Clustering clock_tree clk done.
[03/22 02:43:33   2783]     Clock DAG stats after bottom-up phase:
[03/22 02:43:33   2783]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/22 02:43:33   2783]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/22 02:43:33   2783]     Legalizing clock trees... 
[03/22 02:43:33   2783]       Resynthesising clock tree into netlist... 
[03/22 02:43:33   2783]       Resynthesising clock tree into netlist done.
[03/22 02:43:33   2783] #spOpts: N=65 
[03/22 02:43:33   2783] *** Starting refinePlace (0:46:24 mem=1266.4M) ***
[03/22 02:43:33   2783] Total net bbox length = 4.379e+05 (1.882e+05 2.497e+05) (ext = 2.165e+04)
[03/22 02:43:33   2784] Starting refinePlace ...
[03/22 02:43:33   2784] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:33   2784] default core: bins with density >  0.75 = 81.6 % ( 395 / 484 )
[03/22 02:43:33   2784] Density distribution unevenness ratio = 3.801%
[03/22 02:43:34   2784]   Spread Effort: high, standalone mode, useDDP on.
[03/22 02:43:34   2784] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=1266.4MB) @(0:46:24 - 0:46:25).
[03/22 02:43:34   2784] Move report: preRPlace moves 2226 insts, mean move: 0.95 um, max move: 7.20 um
[03/22 02:43:34   2784] 	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A18275): (250.60, 87.40) --> (250.60, 94.60)
[03/22 02:43:34   2784] 	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
[03/22 02:43:34   2784] wireLenOptFixPriorityInst 5016 inst fixed
[03/22 02:43:34   2784] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:34   2784] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1266.4MB) @(0:46:25 - 0:46:25).
[03/22 02:43:34   2784] Move report: Detail placement moves 2226 insts, mean move: 0.95 um, max move: 7.20 um
[03/22 02:43:34   2784] 	Max move on inst (CTS_ccl_BUF_CLOCK_NODE_UID_A18275): (250.60, 87.40) --> (250.60, 94.60)
[03/22 02:43:34   2784] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1266.4MB
[03/22 02:43:34   2784] Statistics of distance of Instance movement in refine placement:
[03/22 02:43:34   2784]   maximum (X+Y) =         7.20 um
[03/22 02:43:34   2784]   inst (CTS_ccl_BUF_CLOCK_NODE_UID_A18275) with max move: (250.6, 87.4) -> (250.6, 94.6)
[03/22 02:43:34   2784]   mean    (X+Y) =         0.95 um
[03/22 02:43:34   2784] Summary Report:
[03/22 02:43:34   2784] Instances move: 2226 (out of 27009 movable)
[03/22 02:43:34   2784] Mean displacement: 0.95 um
[03/22 02:43:34   2784] Max displacement: 7.20 um (Instance: CTS_ccl_BUF_CLOCK_NODE_UID_A18275) (250.6, 87.4) -> (250.6, 94.6)
[03/22 02:43:34   2784] 	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
[03/22 02:43:34   2784] Total instances moved : 2226
[03/22 02:43:34   2784] Total net bbox length = 4.390e+05 (1.889e+05 2.501e+05) (ext = 2.166e+04)
[03/22 02:43:34   2784] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1266.4MB
[03/22 02:43:34   2784] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1266.4MB) @(0:46:24 - 0:46:25).
[03/22 02:43:34   2784] *** Finished refinePlace (0:46:25 mem=1266.4M) ***
[03/22 02:43:34   2784] #spOpts: N=65 
[03/22 02:43:34   2784]       Disconnecting clock tree from netlist... 
[03/22 02:43:34   2784]       Disconnecting clock tree from netlist done.
[03/22 02:43:34   2785] #spOpts: N=65 
[03/22 02:43:34   2785]       Rebuilding timing graph... 
[03/22 02:43:35   2785]       Rebuilding timing graph done.
[03/22 02:43:35   2785]       
[03/22 02:43:35   2785]       Clock tree legalization - Histogram:
[03/22 02:43:35   2785]       ====================================
[03/22 02:43:35   2785]       
[03/22 02:43:35   2785]       --------------------------------
[03/22 02:43:35   2785]       Movement (um)    Number of cells
[03/22 02:43:35   2785]       --------------------------------
[03/22 02:43:35   2785]       [0.2,0.9)               1
[03/22 02:43:35   2785]       [0.9,1.6)               0
[03/22 02:43:35   2785]       [1.6,2.3)               0
[03/22 02:43:35   2785]       [2.3,3)                 2
[03/22 02:43:35   2785]       [3,3.7)                10
[03/22 02:43:35   2785]       [3.7,4.4)               0
[03/22 02:43:35   2785]       [4.4,5.1)               0
[03/22 02:43:35   2785]       [5.1,5.8)               0
[03/22 02:43:35   2785]       [5.8,6.5)               0
[03/22 02:43:35   2785]       [6.5,7.2)               1
[03/22 02:43:35   2785]       --------------------------------
[03/22 02:43:35   2785]       
[03/22 02:43:35   2785]       
[03/22 02:43:35   2785]       Clock tree legalization - Top 10 Movements:
[03/22 02:43:35   2785]       ===========================================
[03/22 02:43:35   2785]       
[03/22 02:43:35   2785]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:43:35   2785]       Movement (um)    Desired              Achieved             Node
[03/22 02:43:35   2785]                        location             location             
[03/22 02:43:35   2785]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:43:35   2785]            7.2         (253.107,88.118)     (253.107,95.317)     ccl clock buffer, uid:A18275 (a lib_cell CKBD16) at (250.600,94.600), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (255.708,156.518)    (255.708,152.917)    ccl clock buffer, uid:A18065 (a lib_cell CKBD16) at (253.200,152.200), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (180.507,44.917)     (180.507,41.318)     ccl clock buffer, uid:A1807d (a lib_cell CKBD16) at (178.000,40.600), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (253.107,88.118)     (253.107,91.718)     ccl clock buffer, uid:A18273 (a lib_cell CKBD16) at (250.600,91.000), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (180.507,88.118)     (180.507,84.517)     ccl clock buffer, uid:A18272 (a lib_cell CKBD16) at (178.000,83.800), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (106.907,88.118)     (106.907,84.517)     ccl clock buffer, uid:A18271 (a lib_cell CKBD16) at (104.400,83.800), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (228.107,282.517)    (228.107,278.918)    ccl clock buffer, uid:A18250 (a lib_cell CKBD16) at (225.600,278.200), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (228.107,260.918)    (228.107,264.517)    ccl clock buffer, uid:A18244 (a lib_cell CKBD16) at (225.600,263.800), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (97.907,260.918)     (97.907,257.317)     ccl clock buffer, uid:A18243 (a lib_cell CKBD16) at (95.400,256.600), in power domain auto-default
[03/22 02:43:35   2785]            3.6         (228.107,260.918)    (228.107,257.317)    ccl clock buffer, uid:A18283 (a lib_cell CKBD16) at (225.600,256.600), in power domain auto-default
[03/22 02:43:35   2785]       --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:43:35   2785]       
[03/22 02:43:35   2785]     Legalizing clock trees done.
[03/22 02:43:35   2785]     Clock DAG stats after 'Clustering':
[03/22 02:43:35   2785]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/22 02:43:35   2785]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/22 02:43:35   2785]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
[03/22 02:43:35   2785]       wire capacitance : top=0.000pF, trunk=0.467pF, leaf=3.605pF, total=4.071pF
[03/22 02:43:35   2785]       wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
[03/22 02:43:35   2785]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:35   2785]     Clock DAG net violations after 'Clustering':none
[03/22 02:43:35   2785]     Clock tree state after 'Clustering':
[03/22 02:43:35   2785]       clock_tree clk: worst slew is leaf(0.088),trunk(0.101),top(nil), margined worst slew is leaf(0.088),trunk(0.101),top(nil)
[03/22 02:43:35   2785]       skew_group clk/CON: insertion delay [min=0.363, max=0.441, avg=0.396, sd=0.019], skew [0.078 vs 0.057*, 85.2% {0.364, 0.392, 0.421}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
[03/22 02:43:35   2785]     Clock network insertion delays are now [0.363ns, 0.441ns] average 0.396ns std.dev 0.019ns
[03/22 02:43:35   2785]   Clustering done.
[03/22 02:43:35   2785]   Resynthesising clock tree into netlist... 
[03/22 02:43:35   2786]   Resynthesising clock tree into netlist done.
[03/22 02:43:35   2786]   Updating congestion map to accurately time the clock tree... 
[03/22 02:43:36   2786]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27009 and nets=33020 using extraction engine 'preRoute' .
[03/22 02:43:36   2786] PreRoute RC Extraction called for design core.
[03/22 02:43:36   2786] RC Extraction called in multi-corner(2) mode.
[03/22 02:43:36   2786] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:43:36   2786] RCMode: PreRoute
[03/22 02:43:36   2786]       RC Corner Indexes            0       1   
[03/22 02:43:36   2786] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:43:36   2786] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:36   2786] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:36   2786] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:36   2786] Shrink Factor                : 1.00000
[03/22 02:43:36   2786] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:43:36   2786] Using capacitance table file ...
[03/22 02:43:36   2786] Updating RC grid for preRoute extraction ...
[03/22 02:43:36   2786] Initializing multi-corner capacitance tables ... 
[03/22 02:43:36   2786] Initializing multi-corner resistance tables ...
[03/22 02:43:36   2786] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1201.152M)
[03/22 02:43:36   2786] 
[03/22 02:43:36   2786]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 02:43:36   2786]   Updating congestion map to accurately time the clock tree done.
[03/22 02:43:36   2786]   Disconnecting clock tree from netlist... 
[03/22 02:43:36   2786]   Disconnecting clock tree from netlist done.
[03/22 02:43:36   2786]   Rebuilding timing graph... 
[03/22 02:43:36   2786]   Rebuilding timing graph done.
[03/22 02:43:37   2787]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/22 02:43:37   2787]   Rebuilding timing graph   cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/22 02:43:37   2787]   Rebuilding timing graph   cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/22 02:43:37   2787]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
[03/22 02:43:37   2787]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.470pF, leaf=3.619pF, total=4.089pF
[03/22 02:43:37   2787]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
[03/22 02:43:37   2787]   Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:37   2787]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/22 02:43:37   2787]   Clock tree state After congestion update:
[03/22 02:43:37   2787]     clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:37   2787]     skew_group clk/CON: insertion delay [min=0.364, max=0.441, avg=0.397, sd=0.018], skew [0.077 vs 0.057*, 85.2% {0.364, 0.393, 0.422}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
[03/22 02:43:37   2787]   Clock network insertion delays are now [0.364ns, 0.441ns] average 0.397ns std.dev 0.018ns
[03/22 02:43:37   2787]   Fixing clock tree slew time and max cap violations... 
[03/22 02:43:37   2787]     Fixing clock tree overload: 
[03/22 02:43:37   2787]     Fixing clock tree overload: .
[03/22 02:43:37   2787]     Fixing clock tree overload: ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 02:43:37   2787]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/22 02:43:37   2787]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/22 02:43:37   2787]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/22 02:43:37   2787]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
[03/22 02:43:37   2787]       wire capacitance : top=0.000pF, trunk=0.470pF, leaf=3.619pF, total=4.089pF
[03/22 02:43:37   2787]       wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
[03/22 02:43:37   2787]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:37   2787]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/22 02:43:37   2787]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/22 02:43:37   2787]       clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:37   2787]       skew_group clk/CON: insertion delay [min=0.364, max=0.441, avg=0.397, sd=0.018], skew [0.077 vs 0.057*, 85.2% {0.364, 0.393, 0.422}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
[03/22 02:43:37   2787]     Clock network insertion delays are now [0.364ns, 0.441ns] average 0.397ns std.dev 0.018ns
[03/22 02:43:37   2787]   Fixing clock tree slew time and max cap violations done.
[03/22 02:43:37   2787]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/22 02:43:37   2787]     Fixing clock tree overload: 
[03/22 02:43:37   2787]     Fixing clock tree overload: .
[03/22 02:43:37   2787]     Fixing clock tree overload: ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/22 02:43:37   2787]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 02:43:37   2787]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 02:43:37   2787]       cell counts    : b=91, i=0, cg=0, l=0, total=91
[03/22 02:43:37   2787]       cell areas     : b=917.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=917.280um^2
[03/22 02:43:37   2787]       gate capacitance : top=0.000pF, trunk=0.500pF, leaf=4.695pF, total=5.195pF
[03/22 02:43:37   2787]       wire capacitance : top=0.000pF, trunk=0.470pF, leaf=3.619pF, total=4.089pF
[03/22 02:43:37   2787]       wire lengths   : top=0.000um, trunk=2944.665um, leaf=18370.965um, total=21315.630um
[03/22 02:43:37   2787]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:37   2787]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/22 02:43:37   2787]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/22 02:43:37   2787]       clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:37   2787]       skew_group clk/CON: insertion delay [min=0.364, max=0.441, avg=0.397, sd=0.018], skew [0.077 vs 0.057*, 85.2% {0.364, 0.393, 0.422}] (wid=0.053 ws=0.020) (gid=0.407 gs=0.081)
[03/22 02:43:37   2787]     Clock network insertion delays are now [0.364ns, 0.441ns] average 0.397ns std.dev 0.018ns
[03/22 02:43:37   2787]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/22 02:43:37   2787]   Removing unnecessary root buffering... 
[03/22 02:43:37   2788]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/22 02:43:37   2788]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:37   2788]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/22 02:43:37   2788]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
[03/22 02:43:37   2788]       wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
[03/22 02:43:37   2788]       wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
[03/22 02:43:37   2788]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:37   2788]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/22 02:43:37   2788]     Clock tree state after 'Removing unnecessary root buffering':
[03/22 02:43:37   2788]       clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:37   2788]       skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
[03/22 02:43:38   2788]     Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
[03/22 02:43:38   2788]   Removing unnecessary root buffering done.
[03/22 02:43:38   2788]   Equalizing net lengths... 
[03/22 02:43:38   2788]     Clock DAG stats after 'Equalizing net lengths':
[03/22 02:43:38   2788]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:38   2788]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/22 02:43:38   2788]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
[03/22 02:43:38   2788]       wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
[03/22 02:43:38   2788]       wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
[03/22 02:43:38   2788]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:38   2788]     Clock DAG net violations after 'Equalizing net lengths':none
[03/22 02:43:38   2788]     Clock tree state after 'Equalizing net lengths':
[03/22 02:43:38   2788]       clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:38   2788]       skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
[03/22 02:43:38   2788]     Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
[03/22 02:43:38   2788]   Equalizing net lengths done.
[03/22 02:43:38   2788]   Reducing insertion delay 1... 
[03/22 02:43:38   2788]     Clock DAG stats after 'Reducing insertion delay 1':
[03/22 02:43:38   2788]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:38   2788]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/22 02:43:38   2788]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
[03/22 02:43:38   2788]       wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
[03/22 02:43:38   2788]       wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
[03/22 02:43:38   2788]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:38   2788]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/22 02:43:38   2788]     Clock tree state after 'Reducing insertion delay 1':
[03/22 02:43:38   2788]       clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:38   2788]       skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
[03/22 02:43:38   2788]     Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
[03/22 02:43:38   2788]   Reducing insertion delay 1 done.
[03/22 02:43:38   2788]   Removing longest path buffering... 
[03/22 02:43:38   2788]     Clock DAG stats after removing longest path buffering:
[03/22 02:43:38   2788]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:38   2788]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/22 02:43:38   2788]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
[03/22 02:43:38   2788]       wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
[03/22 02:43:38   2788]       wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
[03/22 02:43:38   2788]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:38   2788]     Clock DAG net violations after removing longest path buffering:none
[03/22 02:43:38   2788]     Clock tree state after removing longest path buffering:
[03/22 02:43:38   2788]       clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:38   2788]       skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
[03/22 02:43:38   2788]     Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
[03/22 02:43:38   2788]     Clock DAG stats after 'Removing longest path buffering':
[03/22 02:43:38   2788]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:38   2788]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/22 02:43:38   2788]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
[03/22 02:43:38   2788]       wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.619pF, total=4.095pF
[03/22 02:43:38   2788]       wire lengths   : top=0.000um, trunk=3001.108um, leaf=18370.965um, total=21372.073um
[03/22 02:43:38   2788]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:38   2788]     Clock DAG net violations after 'Removing longest path buffering':none
[03/22 02:43:38   2788]     Clock tree state after 'Removing longest path buffering':
[03/22 02:43:38   2788]       clock_tree clk: worst slew is leaf(0.088),trunk(0.102),top(nil), margined worst slew is leaf(0.088),trunk(0.102),top(nil)
[03/22 02:43:38   2789]       skew_group clk/CON: insertion delay [min=0.326, max=0.403, avg=0.360, sd=0.019], skew [0.077 vs 0.057*, 85.2% {0.327, 0.355, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.080)
[03/22 02:43:38   2789]     Clock network insertion delays are now [0.326ns, 0.403ns] average 0.360ns std.dev 0.019ns
[03/22 02:43:38   2789]   Removing longest path buffering done.
[03/22 02:43:38   2789]   Reducing insertion delay 2... 
[03/22 02:43:42   2792]     Path optimization required 316 stage delay updates 
[03/22 02:43:42   2792]     Clock DAG stats after 'Reducing insertion delay 2':
[03/22 02:43:42   2792]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:42   2792]       cell areas     : b=907.200um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=907.200um^2
[03/22 02:43:42   2792]       gate capacitance : top=0.000pF, trunk=0.495pF, leaf=4.695pF, total=5.190pF
[03/22 02:43:42   2792]       wire capacitance : top=0.000pF, trunk=0.476pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:42   2792]       wire lengths   : top=0.000um, trunk=2993.108um, leaf=18361.365um, total=21354.473um
[03/22 02:43:42   2792]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:42   2792]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/22 02:43:42   2792]     Clock tree state after 'Reducing insertion delay 2':
[03/22 02:43:42   2792]       clock_tree clk: worst slew is leaf(0.087),trunk(0.102),top(nil), margined worst slew is leaf(0.087),trunk(0.102),top(nil)
[03/22 02:43:42   2792]       skew_group clk/CON: insertion delay [min=0.326, max=0.401, avg=0.360, sd=0.019], skew [0.075 vs 0.057*, 85.2% {0.327, 0.356, 0.384}] (wid=0.055 ws=0.020) (gid=0.368 gs=0.081)
[03/22 02:43:42   2792]     Clock network insertion delays are now [0.326ns, 0.401ns] average 0.360ns std.dev 0.019ns
[03/22 02:43:42   2792]   Reducing insertion delay 2 done.
[03/22 02:43:42   2792]   Reducing clock tree power 1... 
[03/22 02:43:42   2792]     Resizing gates: 
[03/22 02:43:42   2792]     Resizing gates: .
[03/22 02:43:42   2793]     Resizing gates: ..
[03/22 02:43:43   2793]     Resizing gates: ...
[03/22 02:43:43   2793]     Resizing gates: ... 20% 
[03/22 02:43:43   2794]     Resizing gates: ... 20% .
[03/22 02:43:44   2794]     Resizing gates: ... 20% ..
[03/22 02:43:44   2794]     Resizing gates: ... 20% ...
[03/22 02:43:44   2794]     Resizing gates: ... 20% ... 40% 
[03/22 02:43:44   2794]     Resizing gates: ... 20% ... 40% .
[03/22 02:43:44   2794]     Resizing gates: ... 20% ... 40% ..
[03/22 02:43:44   2795]     Resizing gates: ... 20% ... 40% ...
[03/22 02:43:45   2795]     Resizing gates: ... 20% ... 40% ... 60% 
[03/22 02:43:45   2795]     Resizing gates: ... 20% ... 40% ... 60% .
[03/22 02:43:45   2795]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/22 02:43:45   2795]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/22 02:43:45   2796]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/22 02:43:46   2796]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/22 02:43:46   2796]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/22 02:43:46   2796]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/22 02:43:46   2796]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 02:43:46   2796]     Clock DAG stats after 'Reducing clock tree power 1':
[03/22 02:43:46   2796]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:46   2796]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:46   2796]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:46   2796]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:46   2796]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:46   2796]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:46   2796]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/22 02:43:46   2796]     Clock tree state after 'Reducing clock tree power 1':
[03/22 02:43:46   2796]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:46   2797]       skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:46   2797]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:46   2797]   Reducing clock tree power 1 done.
[03/22 02:43:46   2797]   Reducing clock tree power 2... 
[03/22 02:43:46   2797]     Path optimization required 0 stage delay updates 
[03/22 02:43:46   2797]     Clock DAG stats after 'Reducing clock tree power 2':
[03/22 02:43:46   2797]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:46   2797]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:46   2797]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:46   2797]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:46   2797]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:46   2797]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:46   2797]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/22 02:43:46   2797]     Clock tree state after 'Reducing clock tree power 2':
[03/22 02:43:46   2797]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:46   2797]       skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:46   2797]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:46   2797]   Reducing clock tree power 2 done.
[03/22 02:43:46   2797]   Approximately balancing fragments step... 
[03/22 02:43:46   2797]     Resolving skew group constraints... 
[03/22 02:43:47   2797]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/22 02:43:47   2797]     Resolving skew group constraints done.
[03/22 02:43:47   2797]     Approximately balancing fragments... 
[03/22 02:43:47   2797]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/22 02:43:47   2797]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/22 02:43:47   2797]           cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:47   2797]           cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:47   2797]           gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:47   2797]           wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:47   2797]           wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:47   2797]           sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:47   2797]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/22 02:43:47   2797]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/22 02:43:47   2797]     Approximately balancing fragments done.
[03/22 02:43:47   2797]     Clock DAG stats after 'Approximately balancing fragments step':
[03/22 02:43:47   2797]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:47   2797]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:47   2797]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:47   2797]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:47   2797]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:47   2797]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:47   2797]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/22 02:43:47   2797]     Clock tree state after 'Approximately balancing fragments step':
[03/22 02:43:47   2797]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:47   2797]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:47   2797]   Approximately balancing fragments step done.
[03/22 02:43:47   2797]   Clock DAG stats after Approximately balancing fragments:
[03/22 02:43:47   2797]     cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:47   2797]     cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:47   2797]     gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:47   2797]     wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:47   2797]     wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:47   2797]     sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:47   2797]   Clock DAG net violations after Approximately balancing fragments:none
[03/22 02:43:47   2797]   Clock tree state after Approximately balancing fragments:
[03/22 02:43:47   2797]     clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:47   2798]     skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:47   2798]   Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:47   2798]   Improving fragments clock skew... 
[03/22 02:43:48   2798]     Clock DAG stats after 'Improving fragments clock skew':
[03/22 02:43:48   2798]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:48   2798]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:48   2798]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:48   2798]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:48   2798]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:48   2798]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:48   2798]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/22 02:43:48   2798]     Clock tree state after 'Improving fragments clock skew':
[03/22 02:43:48   2798]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:48   2798]       skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:48   2798]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:48   2798]   Improving fragments clock skew done.
[03/22 02:43:48   2798]   Approximately balancing step... 
[03/22 02:43:48   2798]     Resolving skew group constraints... 
[03/22 02:43:48   2798]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/22 02:43:48   2798]     Resolving skew group constraints done.
[03/22 02:43:48   2798]     Approximately balancing... 
[03/22 02:43:48   2798]       Approximately balancing, wire and cell delays, iteration 1... 
[03/22 02:43:48   2798]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/22 02:43:48   2798]           cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:48   2798]           cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:48   2798]           gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:48   2798]           wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:48   2798]           wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:48   2798]           sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:48   2798]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/22 02:43:48   2798]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/22 02:43:48   2798]     Approximately balancing done.
[03/22 02:43:48   2798]     Clock DAG stats after 'Approximately balancing step':
[03/22 02:43:48   2798]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:48   2798]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:48   2798]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:48   2798]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:48   2798]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:48   2798]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:48   2798]     Clock DAG net violations after 'Approximately balancing step':none
[03/22 02:43:48   2798]     Clock tree state after 'Approximately balancing step':
[03/22 02:43:48   2798]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:48   2798]       skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:48   2798]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:48   2798]   Approximately balancing step done.
[03/22 02:43:48   2798]   Fixing clock tree overload... 
[03/22 02:43:48   2798]     Fixing clock tree overload: 
[03/22 02:43:48   2798]     Fixing clock tree overload: .
[03/22 02:43:48   2798]     Fixing clock tree overload: ..
[03/22 02:43:48   2798]     Fixing clock tree overload: ...
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% 
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% .
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ..
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ...
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% 
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% .
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ..
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ...
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/22 02:43:48   2798]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 02:43:48   2798]     Clock DAG stats after 'Fixing clock tree overload':
[03/22 02:43:48   2798]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:48   2798]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:48   2798]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:48   2798]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:48   2798]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:48   2798]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:48   2798]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/22 02:43:48   2798]     Clock tree state after 'Fixing clock tree overload':
[03/22 02:43:48   2798]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:48   2798]       skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:48   2798]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:48   2798]   Fixing clock tree overload done.
[03/22 02:43:48   2798]   Approximately balancing paths... 
[03/22 02:43:48   2798]     Added 0 buffers.
[03/22 02:43:48   2798]     Clock DAG stats after 'Approximately balancing paths':
[03/22 02:43:48   2798]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:48   2798]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:48   2798]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:48   2798]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:48   2798]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:48   2798]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:48   2798]     Clock DAG net violations after 'Approximately balancing paths':none
[03/22 02:43:48   2798]     Clock tree state after 'Approximately balancing paths':
[03/22 02:43:48   2798]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:48   2798]       skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:48   2798]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:48   2798]   Approximately balancing paths done.
[03/22 02:43:48   2798]   Resynthesising clock tree into netlist... 
[03/22 02:43:48   2799]   Resynthesising clock tree into netlist done.
[03/22 02:43:48   2799]   Updating congestion map to accurately time the clock tree... 
[03/22 02:43:49   2799]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
[03/22 02:43:49   2799] PreRoute RC Extraction called for design core.
[03/22 02:43:49   2799] RC Extraction called in multi-corner(2) mode.
[03/22 02:43:49   2799] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:43:49   2799] RCMode: PreRoute
[03/22 02:43:49   2799]       RC Corner Indexes            0       1   
[03/22 02:43:49   2799] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:43:49   2799] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:49   2799] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:49   2799] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:49   2799] Shrink Factor                : 1.00000
[03/22 02:43:49   2799] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:43:49   2799] Using capacitance table file ...
[03/22 02:43:49   2799] Updating RC grid for preRoute extraction ...
[03/22 02:43:49   2799] Initializing multi-corner capacitance tables ... 
[03/22 02:43:49   2799] Initializing multi-corner resistance tables ...
[03/22 02:43:49   2799] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1201.156M)
[03/22 02:43:49   2799] 
[03/22 02:43:49   2799]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 02:43:49   2799]   Updating congestion map to accurately time the clock tree done.
[03/22 02:43:49   2799]   Disconnecting clock tree from netlist... 
[03/22 02:43:49   2799]   Disconnecting clock tree from netlist done.
[03/22 02:43:49   2799]   Rebuilding timing graph... 
[03/22 02:43:49   2799]   Rebuilding timing graph done.
[03/22 02:43:50   2800]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/22 02:43:50   2800]   Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:50   2800]   Rebuilding timing graph   cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:50   2800]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:50   2800]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:50   2800]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:50   2800]   Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:50   2800]   Rebuilding timing graph Clock DAG net violations After congestion update:none
[03/22 02:43:50   2800]   Clock tree state After congestion update:
[03/22 02:43:50   2800]     clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:50   2800]     skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:50   2800]   Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:50   2800]   Improving clock skew... 
[03/22 02:43:50   2800]     Clock DAG stats after 'Improving clock skew':
[03/22 02:43:50   2800]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:50   2800]       cell areas     : b=708.120um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=708.120um^2
[03/22 02:43:50   2800]       gate capacitance : top=0.000pF, trunk=0.390pF, leaf=4.695pF, total=5.085pF
[03/22 02:43:50   2800]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.617pF, total=4.094pF
[03/22 02:43:50   2800]       wire lengths   : top=0.000um, trunk=2994.512um, leaf=18361.030um, total=21355.542um
[03/22 02:43:50   2800]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:50   2800]     Clock DAG net violations after 'Improving clock skew':none
[03/22 02:43:50   2800]     Clock tree state after 'Improving clock skew':
[03/22 02:43:50   2800]       clock_tree clk: worst slew is leaf(0.104),trunk(0.088),top(nil), margined worst slew is leaf(0.104),trunk(0.088),top(nil)
[03/22 02:43:50   2800]       skew_group clk/CON: insertion delay [min=0.369, max=0.405, avg=0.390, sd=0.007], skew [0.036 vs 0.057, 100% {0.369, 0.390, 0.405}] (wid=0.052 ws=0.018) (gid=0.371 gs=0.036)
[03/22 02:43:50   2800]     Clock network insertion delays are now [0.369ns, 0.405ns] average 0.390ns std.dev 0.007ns
[03/22 02:43:50   2800]   Improving clock skew done.
[03/22 02:43:50   2800]   Reducing clock tree power 3... 
[03/22 02:43:50   2800]     Initial gate capacitance is (rise=5.085pF fall=4.980pF).
[03/22 02:43:50   2800]     Resizing gates: 
[03/22 02:43:50   2800]     Resizing gates: .
[03/22 02:43:50   2801]     Resizing gates: ..
[03/22 02:43:51   2801]     Resizing gates: ...
[03/22 02:43:51   2801]     Resizing gates: ... 20% 
[03/22 02:43:51   2801]     Resizing gates: ... 20% .
[03/22 02:43:51   2802]     Resizing gates: ... 20% ..
[03/22 02:43:52   2802]     Resizing gates: ... 20% ...
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% 
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% .
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ..
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ...
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% 
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% .
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/22 02:43:52   2802]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 02:43:52   2802]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/22 02:43:52   2802]     Iteration 1: gate capacitance is (rise=5.058pF fall=4.954pF).
[03/22 02:43:52   2802]     Clock DAG stats after 'Reducing clock tree power 3':
[03/22 02:43:52   2802]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:52   2802]       cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
[03/22 02:43:52   2802]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
[03/22 02:43:52   2802]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.616pF, total=4.093pF
[03/22 02:43:52   2802]       wire lengths   : top=0.000um, trunk=2995.898um, leaf=18354.573um, total=21350.470um
[03/22 02:43:52   2802]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:52   2802]     Clock DAG net violations after 'Reducing clock tree power 3':none
[03/22 02:43:52   2802]     Clock tree state after 'Reducing clock tree power 3':
[03/22 02:43:52   2802]       clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
[03/22 02:43:52   2802]       skew_group clk/CON: insertion delay [min=0.365, max=0.404, avg=0.385, sd=0.008], skew [0.039 vs 0.057, 100% {0.365, 0.384, 0.404}] (wid=0.050 ws=0.018) (gid=0.373 gs=0.041)
[03/22 02:43:52   2802]     Clock network insertion delays are now [0.365ns, 0.404ns] average 0.385ns std.dev 0.008ns
[03/22 02:43:52   2802]   Reducing clock tree power 3 done.
[03/22 02:43:52   2802]   Improving insertion delay... 
[03/22 02:43:52   2802]     Clock DAG stats after improving insertion delay:
[03/22 02:43:52   2802]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:52   2802]       cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
[03/22 02:43:52   2802]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
[03/22 02:43:52   2802]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.616pF, total=4.093pF
[03/22 02:43:52   2802]       wire lengths   : top=0.000um, trunk=2995.898um, leaf=18354.573um, total=21350.470um
[03/22 02:43:52   2802]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:52   2802]     Clock DAG net violations after improving insertion delay:none
[03/22 02:43:52   2802]     Clock tree state after improving insertion delay:
[03/22 02:43:52   2802]       clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
[03/22 02:43:52   2802]       skew_group clk/CON: insertion delay [min=0.365, max=0.404, avg=0.385, sd=0.008], skew [0.039 vs 0.057, 100% {0.365, 0.384, 0.404}] (wid=0.050 ws=0.018) (gid=0.373 gs=0.041)
[03/22 02:43:52   2802]     Clock network insertion delays are now [0.365ns, 0.404ns] average 0.385ns std.dev 0.008ns
[03/22 02:43:52   2802]     Clock DAG stats after 'Improving insertion delay':
[03/22 02:43:52   2802]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:43:52   2802]       cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
[03/22 02:43:52   2802]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
[03/22 02:43:52   2802]       wire capacitance : top=0.000pF, trunk=0.477pF, leaf=3.616pF, total=4.093pF
[03/22 02:43:52   2802]       wire lengths   : top=0.000um, trunk=2995.898um, leaf=18354.573um, total=21350.470um
[03/22 02:43:52   2802]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:43:52   2802]     Clock DAG net violations after 'Improving insertion delay':none
[03/22 02:43:52   2802]     Clock tree state after 'Improving insertion delay':
[03/22 02:43:52   2802]       clock_tree clk: worst slew is leaf(0.105),trunk(0.093),top(nil), margined worst slew is leaf(0.105),trunk(0.093),top(nil)
[03/22 02:43:52   2803]       skew_group clk/CON: insertion delay [min=0.365, max=0.404, avg=0.385, sd=0.008], skew [0.039 vs 0.057, 100% {0.365, 0.384, 0.404}] (wid=0.050 ws=0.018) (gid=0.373 gs=0.041)
[03/22 02:43:52   2803]     Clock network insertion delays are now [0.365ns, 0.404ns] average 0.385ns std.dev 0.008ns
[03/22 02:43:52   2803]   Improving insertion delay done.
[03/22 02:43:52   2803]   Total capacitance is (rise=9.151pF fall=9.047pF), of which (rise=4.093pF fall=4.093pF) is wire, and (rise=5.058pF fall=4.954pF) is gate.
[03/22 02:43:52   2803]   Legalizer releasing space for clock trees... 
[03/22 02:43:52   2803]   Legalizer releasing space for clock trees done.
[03/22 02:43:52   2803]   Updating netlist... 
[03/22 02:43:53   2803] *
[03/22 02:43:53   2803] * Starting clock placement refinement...
[03/22 02:43:53   2803] *
[03/22 02:43:53   2803] * First pass: Refine non-clock instances...
[03/22 02:43:53   2803] *
[03/22 02:43:53   2803] #spOpts: N=65 
[03/22 02:43:53   2803] *** Starting refinePlace (0:46:43 mem=1266.4M) ***
[03/22 02:43:53   2803] Total net bbox length = 4.389e+05 (1.889e+05 2.501e+05) (ext = 2.153e+04)
[03/22 02:43:53   2803] Starting refinePlace ...
[03/22 02:43:53   2803] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:53   2803] default core: bins with density >  0.75 = 48.1 % ( 233 / 484 )
[03/22 02:43:53   2803] Density distribution unevenness ratio = 8.788%
[03/22 02:43:53   2803]   Spread Effort: high, standalone mode, useDDP on.
[03/22 02:43:53   2803] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1266.4MB) @(0:46:43 - 0:46:44).
[03/22 02:43:53   2803] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:53   2803] wireLenOptFixPriorityInst 0 inst fixed
[03/22 02:43:53   2803] Move report: legalization moves 50 insts, mean move: 3.10 um, max move: 9.20 um
[03/22 02:43:53   2803] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U50): (242.80, 253.00) --> (252.00, 253.00)
[03/22 02:43:53   2803] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1266.4MB) @(0:46:44 - 0:46:44).
[03/22 02:43:53   2803] Move report: Detail placement moves 50 insts, mean move: 3.10 um, max move: 9.20 um
[03/22 02:43:53   2803] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U50): (242.80, 253.00) --> (252.00, 253.00)
[03/22 02:43:53   2803] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1266.4MB
[03/22 02:43:53   2803] Statistics of distance of Instance movement in refine placement:
[03/22 02:43:53   2803]   maximum (X+Y) =         9.20 um
[03/22 02:43:53   2803]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U50) with max move: (242.8, 253) -> (252, 253)
[03/22 02:43:53   2803]   mean    (X+Y) =         3.10 um
[03/22 02:43:53   2803] Summary Report:
[03/22 02:43:53   2803] Instances move: 50 (out of 21902 movable)
[03/22 02:43:53   2803] Mean displacement: 3.10 um
[03/22 02:43:53   2803] Max displacement: 9.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U50) (242.8, 253) -> (252, 253)
[03/22 02:43:53   2803] 	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
[03/22 02:43:53   2803] Total instances moved : 50
[03/22 02:43:53   2803] Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
[03/22 02:43:53   2803] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1266.4MB
[03/22 02:43:53   2803] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1266.4MB) @(0:46:43 - 0:46:44).
[03/22 02:43:53   2803] *** Finished refinePlace (0:46:44 mem=1266.4M) ***
[03/22 02:43:53   2803] *
[03/22 02:43:53   2803] * Second pass: Refine clock instances...
[03/22 02:43:53   2803] *
[03/22 02:43:53   2803] #spOpts: N=65 mergeVia=F 
[03/22 02:43:53   2803] *** Starting refinePlace (0:46:44 mem=1266.4M) ***
[03/22 02:43:53   2803] Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
[03/22 02:43:53   2803] Starting refinePlace ...
[03/22 02:43:53   2804] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:53   2804] default core: bins with density >  0.75 = 81.6 % ( 395 / 484 )
[03/22 02:43:53   2804] Density distribution unevenness ratio = 3.876%
[03/22 02:43:53   2804]   Spread Effort: high, standalone mode, useDDP on.
[03/22 02:43:53   2804] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1266.4MB) @(0:46:44 - 0:46:44).
[03/22 02:43:53   2804] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:53   2804] wireLenOptFixPriorityInst 5016 inst fixed
[03/22 02:43:54   2804] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:54   2804] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1266.4MB) @(0:46:44 - 0:46:44).
[03/22 02:43:54   2804] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:43:54   2804] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1266.4MB
[03/22 02:43:54   2804] Statistics of distance of Instance movement in refine placement:
[03/22 02:43:54   2804]   maximum (X+Y) =         0.00 um
[03/22 02:43:54   2804]   mean    (X+Y) =         0.00 um
[03/22 02:43:54   2804] Summary Report:
[03/22 02:43:54   2804] Instances move: 0 (out of 27008 movable)
[03/22 02:43:54   2804] Mean displacement: 0.00 um
[03/22 02:43:54   2804] Max displacement: 0.00 um 
[03/22 02:43:54   2804] Total instances moved : 0
[03/22 02:43:54   2804] Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
[03/22 02:43:54   2804] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1266.4MB
[03/22 02:43:54   2804] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1266.4MB) @(0:46:44 - 0:46:44).
[03/22 02:43:54   2804] *** Finished refinePlace (0:46:44 mem=1266.4M) ***
[03/22 02:43:54   2804] *
[03/22 02:43:54   2804] * No clock instances moved during refinement.
[03/22 02:43:54   2804] *
[03/22 02:43:54   2804] * Finished with clock placement refinement.
[03/22 02:43:54   2804] *
[03/22 02:43:54   2804] #spOpts: N=65 
[03/22 02:43:54   2804] 
[03/22 02:43:54   2804]     Rebuilding timing graph... 
[03/22 02:43:54   2804]     Rebuilding timing graph done.
[03/22 02:43:55   2805]     Clock implementation routing... Net route status summary:
[03/22 02:43:55   2806]   Clock:        91 (unrouted=91, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/22 02:43:55   2806]   Non-clock: 28797 (unrouted=0, trialRouted=28797, noStatus=0, routed=0, fixed=0)
[03/22 02:43:55   2806] (Not counting 4131 nets with <2 term connections)
[03/22 02:43:55   2806] 
[03/22 02:43:55   2806]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
[03/22 02:43:55   2806] PreRoute RC Extraction called for design core.
[03/22 02:43:55   2806] RC Extraction called in multi-corner(2) mode.
[03/22 02:43:55   2806] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:43:55   2806] RCMode: PreRoute
[03/22 02:43:55   2806]       RC Corner Indexes            0       1   
[03/22 02:43:55   2806] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:43:55   2806] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:55   2806] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:55   2806] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:43:55   2806] Shrink Factor                : 1.00000
[03/22 02:43:55   2806] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:43:55   2806] Using capacitance table file ...
[03/22 02:43:55   2806] Updating RC grid for preRoute extraction ...
[03/22 02:43:55   2806] Initializing multi-corner capacitance tables ... 
[03/22 02:43:55   2806] Initializing multi-corner resistance tables ...
[03/22 02:43:56   2806] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1267.930M)
[03/22 02:43:56   2806] 
[03/22 02:43:56   2806]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 02:43:56   2806] 
[03/22 02:43:56   2806] CCOPT: Preparing to route 91 clock nets with NanoRoute.
[03/22 02:43:56   2806]   All net are default rule.
[03/22 02:43:56   2806]   Removed pre-existing routes for 91 nets.
[03/22 02:43:56   2806]   Preferred NanoRoute mode settings: Current
[03/22 02:43:56   2806] 
[03/22 02:43:56   2806]   drouteAutoStop = "false"
[03/22 02:43:56   2806]   drouteEndIteration = "20"
[03/22 02:43:56   2806]   drouteExpDeterministicMultiThread = "true"
[03/22 02:43:56   2806]   envHonorGlobalRoute = "false"
[03/22 02:43:56   2806]   grouteExpUseNanoRoute2 = "false"
[03/22 02:43:56   2806]   routeAllowPinAsFeedthrough = "false"
[03/22 02:43:56   2806]   routeExpDeterministicMultiThread = "true"
[03/22 02:43:56   2806]   routeSelectedNetOnly = "true"
[03/22 02:43:56   2806]   routeWithEco = "true"
[03/22 02:43:56   2806]   routeWithSiDriven = "false"
[03/22 02:43:56   2806]   routeWithTimingDriven = "false"
[03/22 02:43:56   2806]       Clock detailed routing... 
[03/22 02:43:56   2806] globalDetailRoute
[03/22 02:43:56   2806] 
[03/22 02:43:56   2806] #setNanoRouteMode -drouteAutoStop false
[03/22 02:43:56   2806] #setNanoRouteMode -drouteEndIteration 20
[03/22 02:43:56   2806] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/22 02:43:56   2806] #setNanoRouteMode -routeSelectedNetOnly true
[03/22 02:43:56   2806] #setNanoRouteMode -routeWithEco true
[03/22 02:43:56   2806] #setNanoRouteMode -routeWithSiDriven false
[03/22 02:43:56   2806] #setNanoRouteMode -routeWithTimingDriven false
[03/22 02:43:56   2806] #Start globalDetailRoute on Sat Mar 22 02:43:56 2025
[03/22 02:43:56   2806] #
[03/22 02:43:57   2807] ### Net info: total nets: 33019
[03/22 02:43:57   2807] ### Net info: dirty nets: 91
[03/22 02:43:57   2807] ### Net info: marked as disconnected nets: 0
[03/22 02:43:57   2807] ### Net info: fully routed nets: 0
[03/22 02:43:57   2807] ### Net info: trivial (single pin) nets: 0
[03/22 02:43:57   2807] ### Net info: unrouted nets: 33019
[03/22 02:43:57   2807] ### Net info: re-extraction nets: 0
[03/22 02:43:57   2807] ### Net info: selected nets: 91
[03/22 02:43:57   2807] ### Net info: ignored nets: 0
[03/22 02:43:57   2807] ### Net info: skip routing nets: 0
[03/22 02:43:57   2807] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 02:43:57   2808] #Start routing data preparation.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/22 02:43:57   2808] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/22 02:43:57   2808] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/22 02:43:57   2808] #Minimum voltage of a net in the design = 0.000.
[03/22 02:43:57   2808] #Maximum voltage of a net in the design = 1.100.
[03/22 02:43:57   2808] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 02:43:57   2808] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 02:43:57   2808] #Voltage range [0.000 - 1.100] has 33017 nets.
[03/22 02:44:19   2829] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 02:44:19   2829] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 02:44:19   2829] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 02:44:19   2829] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 02:44:19   2829] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 02:44:19   2829] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 02:44:19   2829] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 02:44:19   2829] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 02:44:19   2830] #Regenerating Ggrids automatically.
[03/22 02:44:19   2830] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 02:44:19   2830] #Using automatically generated G-grids.
[03/22 02:44:19   2830] #Done routing data preparation.
[03/22 02:44:19   2830] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 984.56 (MB), peak = 1143.14 (MB)
[03/22 02:44:19   2830] #Merging special wires...
[03/22 02:44:20   2830] #reading routing guides ......
[03/22 02:44:20   2830] #Number of eco nets is 0
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #Start data preparation...
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #Data preparation is done on Sat Mar 22 02:44:20 2025
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #Analyzing routing resource...
[03/22 02:44:20   2830] #Routing resource analysis is done on Sat Mar 22 02:44:20 2025
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #  Resource Analysis:
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 02:44:20   2830] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 02:44:20   2830] #  --------------------------------------------------------------
[03/22 02:44:20   2830] #  Metal 1        H        1927          80       17956    88.42%
[03/22 02:44:20   2830] #  Metal 2        V        1928          84       17956     2.80%
[03/22 02:44:20   2830] #  Metal 3        H        2007           0       17956     0.13%
[03/22 02:44:20   2830] #  Metal 4        V        1762         250       17956     4.43%
[03/22 02:44:20   2830] #  Metal 5        H        2007           0       17956     0.00%
[03/22 02:44:20   2830] #  Metal 6        V        2012           0       17956     0.00%
[03/22 02:44:20   2830] #  Metal 7        H         502           0       17956     0.00%
[03/22 02:44:20   2830] #  Metal 8        V         503           0       17956     0.00%
[03/22 02:44:20   2830] #  --------------------------------------------------------------
[03/22 02:44:20   2830] #  Total                  12649       2.56%  143648    11.97%
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #  91 nets (0.28%) with 1 preferred extra spacing.
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #Routing guide is on.
[03/22 02:44:20   2830] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 986.72 (MB), peak = 1143.14 (MB)
[03/22 02:44:20   2830] #
[03/22 02:44:20   2830] #start global routing iteration 1...
[03/22 02:44:21   2831] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1009.75 (MB), peak = 1143.14 (MB)
[03/22 02:44:21   2831] #
[03/22 02:44:21   2831] #start global routing iteration 2...
[03/22 02:44:21   2832] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1009.88 (MB), peak = 1143.14 (MB)
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #Total number of trivial nets (e.g. < 2 pins) = 4131 (skipped).
[03/22 02:44:21   2832] #Total number of selected nets for routing = 91.
[03/22 02:44:21   2832] #Total number of unselected nets (but routable) for routing = 28797 (skipped).
[03/22 02:44:21   2832] #Total number of nets in the design = 33019.
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #28797 skipped nets do not have any wires.
[03/22 02:44:21   2832] #91 routable nets have only global wires.
[03/22 02:44:21   2832] #91 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #Routed net constraints summary:
[03/22 02:44:21   2832] #------------------------------------------------
[03/22 02:44:21   2832] #        Rules   Pref Extra Space   Unconstrained  
[03/22 02:44:21   2832] #------------------------------------------------
[03/22 02:44:21   2832] #      Default                 91               0  
[03/22 02:44:21   2832] #------------------------------------------------
[03/22 02:44:21   2832] #        Total                 91               0  
[03/22 02:44:21   2832] #------------------------------------------------
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #Routing constraints summary of the whole design:
[03/22 02:44:21   2832] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 02:44:21   2832] #-------------------------------------------------------------------
[03/22 02:44:21   2832] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/22 02:44:21   2832] #-------------------------------------------------------------------
[03/22 02:44:21   2832] #      Default                 91                355           28442  
[03/22 02:44:21   2832] #-------------------------------------------------------------------
[03/22 02:44:21   2832] #        Total                 91                355           28442  
[03/22 02:44:21   2832] #-------------------------------------------------------------------
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #                 OverCon       OverCon       OverCon          
[03/22 02:44:21   2832] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/22 02:44:21   2832] #     Layer           (1)           (2)           (3)   OverCon
[03/22 02:44:21   2832] #  ------------------------------------------------------------
[03/22 02:44:21   2832] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 02:44:21   2832] #   Metal 2     56(0.32%)     15(0.08%)      6(0.03%)   (0.44%)
[03/22 02:44:21   2832] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 02:44:21   2832] #   Metal 4     12(0.07%)      0(0.00%)      0(0.00%)   (0.07%)
[03/22 02:44:21   2832] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 02:44:21   2832] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 02:44:21   2832] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 02:44:21   2832] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 02:44:21   2832] #  ------------------------------------------------------------
[03/22 02:44:21   2832] #     Total     68(0.05%)     15(0.01%)      6(0.00%)   (0.07%)
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/22 02:44:21   2832] #  Overflow after GR: 0.00% H + 0.13% V
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #Complete Global Routing.
[03/22 02:44:21   2832] #Total number of nets with non-default rule or having extra spacing = 91
[03/22 02:44:21   2832] #Total wire length = 21654 um.
[03/22 02:44:21   2832] #Total half perimeter of net bounding box = 8200 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M1 = 0 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M2 = 102 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M3 = 14106 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M4 = 7365 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M5 = 30 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M6 = 51 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M7 = 0 um.
[03/22 02:44:21   2832] #Total wire length on LAYER M8 = 0 um.
[03/22 02:44:21   2832] #Total number of vias = 12026
[03/22 02:44:21   2832] #Up-Via Summary (total 12026):
[03/22 02:44:21   2832] #           
[03/22 02:44:21   2832] #-----------------------
[03/22 02:44:21   2832] #  Metal 1         5196
[03/22 02:44:21   2832] #  Metal 2         4302
[03/22 02:44:21   2832] #  Metal 3         2498
[03/22 02:44:21   2832] #  Metal 4           15
[03/22 02:44:21   2832] #  Metal 5           15
[03/22 02:44:21   2832] #-----------------------
[03/22 02:44:21   2832] #                 12026 
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #Total number of involved priority nets 91
[03/22 02:44:21   2832] #Maximum src to sink distance for priority net 484.7
[03/22 02:44:21   2832] #Average of max src_to_sink distance for priority net 83.4
[03/22 02:44:21   2832] #Average of ave src_to_sink distance for priority net 49.7
[03/22 02:44:21   2832] #Max overcon = 3 tracks.
[03/22 02:44:21   2832] #Total overcon = 0.07%.
[03/22 02:44:21   2832] #Worst layer Gcell overcon rate = 0.07%.
[03/22 02:44:21   2832] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1010.36 (MB), peak = 1143.14 (MB)
[03/22 02:44:21   2832] #
[03/22 02:44:21   2832] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 991.41 (MB), peak = 1143.14 (MB)
[03/22 02:44:21   2832] #Start Track Assignment.
[03/22 02:44:21   2832] #Done with 3438 horizontal wires in 2 hboxes and 1889 vertical wires in 2 hboxes.
[03/22 02:44:22   2832] #Done with 42 horizontal wires in 2 hboxes and 17 vertical wires in 2 hboxes.
[03/22 02:44:22   2832] #Complete Track Assignment.
[03/22 02:44:22   2832] #Total number of nets with non-default rule or having extra spacing = 91
[03/22 02:44:22   2832] #Total wire length = 24110 um.
[03/22 02:44:22   2832] #Total half perimeter of net bounding box = 8200 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M1 = 2542 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M2 = 101 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M3 = 14051 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M4 = 7328 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M5 = 33 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M6 = 55 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M7 = 0 um.
[03/22 02:44:22   2832] #Total wire length on LAYER M8 = 0 um.
[03/22 02:44:22   2832] #Total number of vias = 12026
[03/22 02:44:22   2832] #Up-Via Summary (total 12026):
[03/22 02:44:22   2832] #           
[03/22 02:44:22   2832] #-----------------------
[03/22 02:44:22   2832] #  Metal 1         5196
[03/22 02:44:22   2832] #  Metal 2         4302
[03/22 02:44:22   2832] #  Metal 3         2498
[03/22 02:44:22   2832] #  Metal 4           15
[03/22 02:44:22   2832] #  Metal 5           15
[03/22 02:44:22   2832] #-----------------------
[03/22 02:44:22   2832] #                 12026 
[03/22 02:44:22   2832] #
[03/22 02:44:22   2832] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1000.14 (MB), peak = 1143.14 (MB)
[03/22 02:44:22   2832] #
[03/22 02:44:22   2832] #Cpu time = 00:00:25
[03/22 02:44:22   2832] #Elapsed time = 00:00:25
[03/22 02:44:22   2832] #Increased memory = 37.32 (MB)
[03/22 02:44:22   2832] #Total memory = 1000.18 (MB)
[03/22 02:44:22   2832] #Peak memory = 1143.14 (MB)
[03/22 02:44:22   2833] #
[03/22 02:44:22   2833] #Start Detail Routing..
[03/22 02:44:22   2833] #start initial detail routing ...
[03/22 02:44:52   2863] # ECO: 4.3% of the total area was rechecked for DRC, and 73.1% required routing.
[03/22 02:44:52   2863] #    number of violations = 0
[03/22 02:44:52   2863] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1038.13 (MB), peak = 1143.14 (MB)
[03/22 02:44:52   2863] #start 1st optimization iteration ...
[03/22 02:44:52   2863] #    number of violations = 0
[03/22 02:44:52   2863] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1001.20 (MB), peak = 1143.14 (MB)
[03/22 02:44:52   2863] #Complete Detail Routing.
[03/22 02:44:52   2863] #Total number of nets with non-default rule or having extra spacing = 91
[03/22 02:44:52   2863] #Total wire length = 22697 um.
[03/22 02:44:52   2863] #Total half perimeter of net bounding box = 8200 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M1 = 75 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M2 = 1478 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M3 = 12710 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M4 = 8415 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M5 = 1 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M6 = 17 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M7 = 0 um.
[03/22 02:44:52   2863] #Total wire length on LAYER M8 = 0 um.
[03/22 02:44:52   2863] #Total number of vias = 14068
[03/22 02:44:52   2863] #Total number of multi-cut vias = 88 (  0.6%)
[03/22 02:44:52   2863] #Total number of single cut vias = 13980 ( 99.4%)
[03/22 02:44:52   2863] #Up-Via Summary (total 14068):
[03/22 02:44:52   2863] #                   single-cut          multi-cut      Total
[03/22 02:44:52   2863] #-----------------------------------------------------------
[03/22 02:44:52   2863] #  Metal 1        5048 ( 98.3%)        88 (  1.7%)       5136
[03/22 02:44:52   2863] #  Metal 2        4807 (100.0%)         0 (  0.0%)       4807
[03/22 02:44:52   2863] #  Metal 3        4117 (100.0%)         0 (  0.0%)       4117
[03/22 02:44:52   2863] #  Metal 4           4 (100.0%)         0 (  0.0%)          4
[03/22 02:44:52   2863] #  Metal 5           4 (100.0%)         0 (  0.0%)          4
[03/22 02:44:52   2863] #-----------------------------------------------------------
[03/22 02:44:52   2863] #                13980 ( 99.4%)        88 (  0.6%)      14068 
[03/22 02:44:52   2863] #
[03/22 02:44:52   2863] #Total number of DRC violations = 0
[03/22 02:44:52   2863] #Cpu time = 00:00:30
[03/22 02:44:52   2863] #Elapsed time = 00:00:30
[03/22 02:44:52   2863] #Increased memory = -0.86 (MB)
[03/22 02:44:52   2863] #Total memory = 999.48 (MB)
[03/22 02:44:52   2863] #Peak memory = 1143.14 (MB)
[03/22 02:44:52   2863] #detailRoute Statistics:
[03/22 02:44:52   2863] #Cpu time = 00:00:30
[03/22 02:44:52   2863] #Elapsed time = 00:00:30
[03/22 02:44:52   2863] #Increased memory = -0.86 (MB)
[03/22 02:44:52   2863] #Total memory = 999.48 (MB)
[03/22 02:44:52   2863] #Peak memory = 1143.14 (MB)
[03/22 02:44:52   2863] #
[03/22 02:44:52   2863] #globalDetailRoute statistics:
[03/22 02:44:52   2863] #Cpu time = 00:00:57
[03/22 02:44:52   2863] #Elapsed time = 00:00:57
[03/22 02:44:52   2863] #Increased memory = 45.43 (MB)
[03/22 02:44:52   2863] #Total memory = 983.69 (MB)
[03/22 02:44:52   2863] #Peak memory = 1143.14 (MB)
[03/22 02:44:52   2863] #Number of warnings = 28
[03/22 02:44:52   2863] #Total number of warnings = 28
[03/22 02:44:52   2863] #Number of fails = 0
[03/22 02:44:52   2863] #Total number of fails = 0
[03/22 02:44:52   2863] #Complete globalDetailRoute on Sat Mar 22 02:44:52 2025
[03/22 02:44:52   2863] #
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]       Clock detailed routing done.
[03/22 02:44:52   2863] Checking guided vs. routed lengths for 91 nets...
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]       
[03/22 02:44:52   2863]       Guided max path lengths
[03/22 02:44:52   2863]       =======================
[03/22 02:44:52   2863]       
[03/22 02:44:52   2863]       ---------------------------------------
[03/22 02:44:52   2863]       From (um)    To (um)    Number of paths
[03/22 02:44:52   2863]       ---------------------------------------
[03/22 02:44:52   2863]          0.000      50.000           4
[03/22 02:44:52   2863]         50.000     100.000          76
[03/22 02:44:52   2863]        100.000     150.000           5
[03/22 02:44:52   2863]        150.000     200.000           3
[03/22 02:44:52   2863]        200.000     250.000           2
[03/22 02:44:52   2863]        250.000     300.000           0
[03/22 02:44:52   2863]        300.000     350.000           0
[03/22 02:44:52   2863]        350.000     400.000           0
[03/22 02:44:52   2863]        400.000     450.000           0
[03/22 02:44:52   2863]        450.000     500.000           1
[03/22 02:44:52   2863]       ---------------------------------------
[03/22 02:44:52   2863]       
[03/22 02:44:52   2863]       Deviation of routing from guided max path lengths
[03/22 02:44:52   2863]       =================================================
[03/22 02:44:52   2863]       
[03/22 02:44:52   2863]       --------------------------------------
[03/22 02:44:52   2863]       From (%)    To (%)     Number of paths
[03/22 02:44:52   2863]       --------------------------------------
[03/22 02:44:52   2863]       below         0.000           6
[03/22 02:44:52   2863]         0.000      10.000          26
[03/22 02:44:52   2863]        10.000      20.000          15
[03/22 02:44:52   2863]        20.000      30.000          20
[03/22 02:44:52   2863]        30.000      40.000           8
[03/22 02:44:52   2863]        40.000      50.000           5
[03/22 02:44:52   2863]        50.000      60.000           4
[03/22 02:44:52   2863]        60.000      70.000           1
[03/22 02:44:52   2863]        70.000      80.000           3
[03/22 02:44:52   2863]        80.000      90.000           1
[03/22 02:44:52   2863]        90.000     100.000           2
[03/22 02:44:52   2863]       --------------------------------------
[03/22 02:44:52   2863]       
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Top 10 notable deviations of routed length from guided length
[03/22 02:44:52   2863]     =============================================================
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net CTS_151 (74 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    53.595um, total =   229.488um
[03/22 02:44:52   2863]     Routed length:  max path =   103.400um, total =   274.100um
[03/22 02:44:52   2863]     Deviation:      max path =    92.928%,  total =    19.440%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net CTS_163 (65 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    46.100um, total =   201.903um
[03/22 02:44:52   2863]     Routed length:  max path =    87.600um, total =   222.720um
[03/22 02:44:52   2863]     Deviation:      max path =    90.022%,  total =    10.311%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net CTS_174 (69 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    66.013um, total =   253.420um
[03/22 02:44:52   2863]     Routed length:  max path =   121.800um, total =   293.280um
[03/22 02:44:52   2863]     Deviation:      max path =    84.511%,  total =    15.729%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net ofifo_inst/CTS_32 (74 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    65.328um, total =   275.012um
[03/22 02:44:52   2863]     Routed length:  max path =   114.400um, total =   313.620um
[03/22 02:44:52   2863]     Deviation:      max path =    75.118%,  total =    14.038%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net psum_mem_instance/CTS_37 (63 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    69.360um, total =   247.543um
[03/22 02:44:52   2863]     Routed length:  max path =   120.600um, total =   294.900um
[03/22 02:44:52   2863]     Deviation:      max path =    73.875%,  total =    19.131%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net CTS_147 (57 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    53.270um, total =   207.685um
[03/22 02:44:52   2863]     Routed length:  max path =    92.400um, total =   240.720um
[03/22 02:44:52   2863]     Deviation:      max path =    73.456%,  total =    15.906%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net mac_array_instance/CTS_58 (68 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    61.655um, total =   297.973um
[03/22 02:44:52   2863]     Routed length:  max path =   100.600um, total =   327.500um
[03/22 02:44:52   2863]     Deviation:      max path =    63.166%,  total =     9.909%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net psum_mem_instance/CTS_34 (84 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    66.778um, total =   282.590um
[03/22 02:44:52   2863]     Routed length:  max path =   105.600um, total =   335.920um
[03/22 02:44:52   2863]     Deviation:      max path =    58.137%,  total =    18.872%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net psum_mem_instance/CTS_43 (90 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    66.200um, total =   288.627um
[03/22 02:44:52   2863]     Routed length:  max path =   102.200um, total =   352.160um
[03/22 02:44:52   2863]     Deviation:      max path =    54.381%,  total =    22.012%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863]     Net CTS_145 (51 terminals)
[03/22 02:44:52   2863]     Guided length:  max path =    59.755um, total =   209.368um
[03/22 02:44:52   2863]     Routed length:  max path =    92.000um, total =   233.380um
[03/22 02:44:52   2863]     Deviation:      max path =    53.962%,  total =    11.469%
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863] Set FIXED routing status on 91 net(s)
[03/22 02:44:52   2863] Set FIXED placed status on 90 instance(s)
[03/22 02:44:52   2863] Net route status summary:
[03/22 02:44:52   2863]   Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
[03/22 02:44:52   2863]   Non-clock: 28797 (unrouted=28797, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/22 02:44:52   2863] (Not counting 4131 nets with <2 term connections)
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863] CCOPT: Done with clock implementation routing.
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863] 
[03/22 02:44:52   2863] CCOPT: Starting congestion repair using flow wrapper.
[03/22 02:44:53   2863] Trial Route Overflow 0(H) 0(V)
[03/22 02:44:53   2863] Starting congestion repair ...
[03/22 02:44:53   2863] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/22 02:44:53   2863] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 02:44:53   2863] (I)       Reading DB...
[03/22 02:44:53   2863] (I)       congestionReportName   : 
[03/22 02:44:53   2863] (I)       buildTerm2TermWires    : 1
[03/22 02:44:53   2863] (I)       doTrackAssignment      : 1
[03/22 02:44:53   2863] (I)       dumpBookshelfFiles     : 0
[03/22 02:44:53   2863] (I)       numThreads             : 1
[03/22 02:44:53   2863] [NR-eagl] honorMsvRouteConstraint: false
[03/22 02:44:53   2863] (I)       honorPin               : false
[03/22 02:44:53   2863] (I)       honorPinGuide          : true
[03/22 02:44:53   2863] (I)       honorPartition         : false
[03/22 02:44:53   2863] (I)       allowPartitionCrossover: false
[03/22 02:44:53   2863] (I)       honorSingleEntry       : true
[03/22 02:44:53   2863] (I)       honorSingleEntryStrong : true
[03/22 02:44:53   2863] (I)       handleViaSpacingRule   : false
[03/22 02:44:53   2863] (I)       PDConstraint           : none
[03/22 02:44:53   2863] (I)       expBetterNDRHandling   : false
[03/22 02:44:53   2863] [NR-eagl] honorClockSpecNDR      : 0
[03/22 02:44:53   2863] (I)       routingEffortLevel     : 3
[03/22 02:44:53   2863] [NR-eagl] minRouteLayer          : 2
[03/22 02:44:53   2863] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 02:44:53   2863] (I)       numRowsPerGCell        : 1
[03/22 02:44:53   2863] (I)       speedUpLargeDesign     : 0
[03/22 02:44:53   2863] (I)       speedUpBlkViolationClean: 0
[03/22 02:44:53   2863] (I)       multiThreadingTA       : 0
[03/22 02:44:53   2863] (I)       blockedPinEscape       : 1
[03/22 02:44:53   2863] (I)       blkAwareLayerSwitching : 0
[03/22 02:44:53   2863] (I)       betterClockWireModeling: 1
[03/22 02:44:53   2863] (I)       punchThroughDistance   : 500.00
[03/22 02:44:53   2863] (I)       scenicBound            : 1.15
[03/22 02:44:53   2863] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 02:44:53   2863] (I)       source-to-sink ratio   : 0.00
[03/22 02:44:53   2863] (I)       targetCongestionRatioH : 1.00
[03/22 02:44:53   2863] (I)       targetCongestionRatioV : 1.00
[03/22 02:44:53   2863] (I)       layerCongestionRatio   : 0.70
[03/22 02:44:53   2863] (I)       m1CongestionRatio      : 0.10
[03/22 02:44:53   2863] (I)       m2m3CongestionRatio    : 0.70
[03/22 02:44:53   2863] (I)       localRouteEffort       : 1.00
[03/22 02:44:53   2863] (I)       numSitesBlockedByOneVia: 8.00
[03/22 02:44:53   2863] (I)       supplyScaleFactorH     : 1.00
[03/22 02:44:53   2863] (I)       supplyScaleFactorV     : 1.00
[03/22 02:44:53   2863] (I)       highlight3DOverflowFactor: 0.00
[03/22 02:44:53   2863] (I)       doubleCutViaModelingRatio: 0.00
[03/22 02:44:53   2863] (I)       blockTrack             : 
[03/22 02:44:53   2863] (I)       readTROption           : true
[03/22 02:44:53   2863] (I)       extraSpacingBothSide   : false
[03/22 02:44:53   2863] [NR-eagl] numTracksPerClockWire  : 0
[03/22 02:44:53   2863] (I)       routeSelectedNetsOnly  : false
[03/22 02:44:53   2863] (I)       before initializing RouteDB syMemory usage = 1225.4 MB
[03/22 02:44:53   2863] (I)       starting read tracks
[03/22 02:44:53   2863] (I)       build grid graph
[03/22 02:44:53   2863] (I)       build grid graph start
[03/22 02:44:53   2863] [NR-eagl] Layer1 has no routable track
[03/22 02:44:53   2863] [NR-eagl] Layer2 has single uniform track structure
[03/22 02:44:53   2863] [NR-eagl] Layer3 has single uniform track structure
[03/22 02:44:53   2863] [NR-eagl] Layer4 has single uniform track structure
[03/22 02:44:53   2863] [NR-eagl] Layer5 has single uniform track structure
[03/22 02:44:53   2863] [NR-eagl] Layer6 has single uniform track structure
[03/22 02:44:53   2863] [NR-eagl] Layer7 has single uniform track structure
[03/22 02:44:53   2863] [NR-eagl] Layer8 has single uniform track structure
[03/22 02:44:53   2863] (I)       build grid graph end
[03/22 02:44:53   2863] (I)       Layer1   numNetMinLayer=28451
[03/22 02:44:53   2863] (I)       Layer2   numNetMinLayer=0
[03/22 02:44:53   2863] (I)       Layer3   numNetMinLayer=91
[03/22 02:44:53   2863] (I)       Layer4   numNetMinLayer=0
[03/22 02:44:53   2863] (I)       Layer5   numNetMinLayer=0
[03/22 02:44:53   2863] (I)       Layer6   numNetMinLayer=0
[03/22 02:44:53   2863] (I)       Layer7   numNetMinLayer=346
[03/22 02:44:53   2863] (I)       Layer8   numNetMinLayer=0
[03/22 02:44:53   2863] (I)       numViaLayers=7
[03/22 02:44:53   2863] (I)       end build via table
[03/22 02:44:53   2863] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 02:44:53   2863] [NR-eagl] numPreroutedNet = 91  numPreroutedWires = 14601
[03/22 02:44:53   2863] (I)       readDataFromPlaceDB
[03/22 02:44:53   2863] (I)       Read net information..
[03/22 02:44:53   2863] [NR-eagl] Read numTotalNets=28888  numIgnoredNets=91
[03/22 02:44:53   2863] (I)       Read testcase time = 0.010 seconds
[03/22 02:44:53   2863] 
[03/22 02:44:53   2863] (I)       totalPins=93827  totalGlobalPin=88681 (94.52%)
[03/22 02:44:53   2863] (I)       Model blockage into capacity
[03/22 02:44:53   2863] (I)       Read numBlocks=4356  numPreroutedWires=14601  numCapScreens=0
[03/22 02:44:53   2863] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 02:44:53   2863] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 02:44:53   2863] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 02:44:53   2863] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 02:44:53   2863] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 02:44:53   2863] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 02:44:53   2863] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 02:44:53   2863] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 02:44:53   2863] (I)       Modeling time = 0.020 seconds
[03/22 02:44:53   2863] 
[03/22 02:44:53   2863] (I)       Number of ignored nets = 91
[03/22 02:44:53   2863] (I)       Number of fixed nets = 91.  Ignored: Yes
[03/22 02:44:53   2863] (I)       Number of clock nets = 91.  Ignored: No
[03/22 02:44:53   2863] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 02:44:53   2863] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 02:44:53   2863] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 02:44:53   2863] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 02:44:53   2863] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 02:44:53   2863] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 02:44:53   2863] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 02:44:53   2863] (I)       Before initializing earlyGlobalRoute syMemory usage = 1230.0 MB
[03/22 02:44:53   2863] (I)       Layer1  viaCost=300.00
[03/22 02:44:53   2863] (I)       Layer2  viaCost=100.00
[03/22 02:44:53   2863] (I)       Layer3  viaCost=100.00
[03/22 02:44:53   2863] (I)       Layer4  viaCost=100.00
[03/22 02:44:53   2863] (I)       Layer5  viaCost=100.00
[03/22 02:44:53   2863] (I)       Layer6  viaCost=200.00
[03/22 02:44:53   2863] (I)       Layer7  viaCost=100.00
[03/22 02:44:53   2863] (I)       ---------------------Grid Graph Info--------------------
[03/22 02:44:53   2863] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 02:44:53   2863] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 02:44:53   2863] (I)       Site Width          :   400  (dbu)
[03/22 02:44:53   2863] (I)       Row Height          :  3600  (dbu)
[03/22 02:44:53   2863] (I)       GCell Width         :  3600  (dbu)
[03/22 02:44:53   2863] (I)       GCell Height        :  3600  (dbu)
[03/22 02:44:53   2863] (I)       grid                :   223   223     8
[03/22 02:44:53   2863] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 02:44:53   2863] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 02:44:53   2863] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 02:44:53   2863] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 02:44:53   2863] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 02:44:53   2863] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 02:44:53   2863] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 02:44:53   2863] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 02:44:53   2863] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 02:44:53   2863] (I)       --------------------------------------------------------
[03/22 02:44:53   2863] 
[03/22 02:44:53   2863] [NR-eagl] ============ Routing rule table ============
[03/22 02:44:53   2863] [NR-eagl] Rule id 0. Nets 0 
[03/22 02:44:53   2863] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/22 02:44:53   2863] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 02:44:53   2863] [NR-eagl] Rule id 1. Nets 28797 
[03/22 02:44:53   2863] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 02:44:53   2863] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 02:44:53   2863] [NR-eagl] ========================================
[03/22 02:44:53   2863] [NR-eagl] 
[03/22 02:44:53   2863] (I)       After initializing earlyGlobalRoute syMemory usage = 1230.0 MB
[03/22 02:44:53   2863] (I)       Loading and dumping file time : 0.25 seconds
[03/22 02:44:53   2863] (I)       free getNanoCongMap()->getMpool()
[03/22 02:44:53   2863] (I)       ============= Initialization =============
[03/22 02:44:53   2863] (I)       total 2D Cap : 224115 = (111946 H, 112169 V)
[03/22 02:44:53   2863] [NR-eagl] Layer group 1: route 346 net(s) in layer range [7, 8]
[03/22 02:44:53   2863] (I)       ============  Phase 1a Route ============
[03/22 02:44:53   2863] (I)       Phase 1a runs 0.00 seconds
[03/22 02:44:53   2863] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[03/22 02:44:53   2863] (I)       Usage: 23279 = (8348 H, 14931 V) = (7.46% H, 13.31% V) = (1.503e+04um H, 2.688e+04um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       ============  Phase 1b Route ============
[03/22 02:44:53   2863] (I)       Phase 1b runs 0.01 seconds
[03/22 02:44:53   2863] (I)       Usage: 23287 = (8347 H, 14940 V) = (7.46% H, 13.32% V) = (1.502e+04um H, 2.689e+04um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.18% V. EstWL: 4.191660e+04um
[03/22 02:44:53   2863] (I)       ============  Phase 1c Route ============
[03/22 02:44:53   2863] (I)       Level2 Grid: 45 x 45
[03/22 02:44:53   2863] (I)       Phase 1c runs 0.00 seconds
[03/22 02:44:53   2863] (I)       Usage: 23289 = (8348 H, 14941 V) = (7.46% H, 13.32% V) = (1.503e+04um H, 2.689e+04um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       ============  Phase 1d Route ============
[03/22 02:44:53   2863] (I)       Phase 1d runs 0.00 seconds
[03/22 02:44:53   2863] (I)       Usage: 23292 = (8349 H, 14943 V) = (7.46% H, 13.32% V) = (1.503e+04um H, 2.690e+04um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       ============  Phase 1e Route ============
[03/22 02:44:53   2863] (I)       Phase 1e runs 0.00 seconds
[03/22 02:44:53   2863] (I)       Usage: 23292 = (8349 H, 14943 V) = (7.46% H, 13.32% V) = (1.503e+04um H, 2.690e+04um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.14% V. EstWL: 4.192560e+04um
[03/22 02:44:53   2863] [NR-eagl] 
[03/22 02:44:53   2863] (I)       dpBasedLA: time=0.01  totalOF=3655  totalVia=22469  totalWL=23286  total(Via+WL)=45755 
[03/22 02:44:53   2863] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 02:44:53   2863] [NR-eagl] Layer group 2: route 28451 net(s) in layer range [2, 8]
[03/22 02:44:53   2863] (I)       ============  Phase 1a Route ============
[03/22 02:44:53   2863] (I)       Phase 1a runs 0.08 seconds
[03/22 02:44:53   2863] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/22 02:44:53   2863] (I)       Usage: 274438 = (119799 H, 154639 V) = (12.02% H, 11.33% V) = (2.156e+05um H, 2.784e+05um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       ============  Phase 1b Route ============
[03/22 02:44:53   2863] (I)       Phase 1b runs 0.02 seconds
[03/22 02:44:53   2863] (I)       Usage: 274459 = (119813 H, 154646 V) = (12.02% H, 11.33% V) = (2.157e+05um H, 2.784e+05um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.13% V. EstWL: 4.521006e+05um
[03/22 02:44:53   2863] (I)       ============  Phase 1c Route ============
[03/22 02:44:53   2863] (I)       Level2 Grid: 45 x 45
[03/22 02:44:53   2863] (I)       Phase 1c runs 0.00 seconds
[03/22 02:44:53   2863] (I)       Usage: 274459 = (119813 H, 154646 V) = (12.02% H, 11.33% V) = (2.157e+05um H, 2.784e+05um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       ============  Phase 1d Route ============
[03/22 02:44:53   2863] (I)       Phase 1d runs 0.02 seconds
[03/22 02:44:53   2863] (I)       Usage: 274476 = (119822 H, 154654 V) = (12.02% H, 11.33% V) = (2.157e+05um H, 2.784e+05um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] (I)       ============  Phase 1e Route ============
[03/22 02:44:53   2863] (I)       Phase 1e runs 0.00 seconds
[03/22 02:44:53   2863] (I)       Usage: 274476 = (119822 H, 154654 V) = (12.02% H, 11.33% V) = (2.157e+05um H, 2.784e+05um V)
[03/22 02:44:53   2863] (I)       
[03/22 02:44:53   2863] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.12% V. EstWL: 4.521312e+05um
[03/22 02:44:53   2863] [NR-eagl] 
[03/22 02:44:53   2864] (I)       dpBasedLA: time=0.08  totalOF=6490  totalVia=169314  totalWL=251177  total(Via+WL)=420491 
[03/22 02:44:53   2864] (I)       ============  Phase 1l Route ============
[03/22 02:44:53   2864] (I)       Total Global Routing Runtime: 0.38 seconds
[03/22 02:44:53   2864] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 02:44:53   2864] [NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[03/22 02:44:53   2864] (I)       
[03/22 02:44:53   2864] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 02:44:53   2864] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 02:44:53   2864] 
[03/22 02:44:53   2864] ** np local hotspot detection info verbose **
[03/22 02:44:53   2864] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 02:44:53   2864] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 02:44:53   2864] 
[03/22 02:44:53   2864] describeCongestion: hCong = 0.00 vCong = 0.00
[03/22 02:44:53   2864] Skipped repairing congestion.
[03/22 02:44:53   2864] (I)       ============= track Assignment ============
[03/22 02:44:53   2864] (I)       extract Global 3D Wires
[03/22 02:44:53   2864] (I)       Extract Global WL : time=0.01
[03/22 02:44:53   2864] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 02:44:53   2864] (I)       Initialization real time=0.00 seconds
[03/22 02:44:54   2864] (I)       Kernel real time=0.32 seconds
[03/22 02:44:54   2864] (I)       End Greedy Track Assignment
[03/22 02:44:54   2864] [NR-eagl] Layer1(M1)(F) length: 7.500000e+01um, number of vias: 98721
[03/22 02:44:54   2864] [NR-eagl] Layer2(M2)(V) length: 1.628388e+05um, number of vias: 130532
[03/22 02:44:54   2864] [NR-eagl] Layer3(M3)(H) length: 1.851314e+05um, number of vias: 16533
[03/22 02:44:54   2864] [NR-eagl] Layer4(M4)(V) length: 9.088287e+04um, number of vias: 6569
[03/22 02:44:54   2864] [NR-eagl] Layer5(M5)(H) length: 3.184233e+04um, number of vias: 4422
[03/22 02:44:54   2864] [NR-eagl] Layer6(M6)(V) length: 1.711103e+04um, number of vias: 3059
[03/22 02:44:54   2864] [NR-eagl] Layer7(M7)(H) length: 1.660900e+04um, number of vias: 3526
[03/22 02:44:54   2864] [NR-eagl] Layer8(M8)(V) length: 2.742960e+04um, number of vias: 0
[03/22 02:44:54   2864] [NR-eagl] Total length: 5.319200e+05um, number of vias: 263362
[03/22 02:44:54   2864] End of congRepair (cpu=0:00:01.2, real=0:00:01.0)
[03/22 02:44:54   2864] 
[03/22 02:44:54   2864] CCOPT: Done with congestion repair using flow wrapper.
[03/22 02:44:54   2864] 
[03/22 02:44:54   2864] #spOpts: N=65 
[03/22 02:44:54   2864] Core basic site is core
[03/22 02:44:54   2864] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:44:54   2864]     Clock implementation routing done.
[03/22 02:44:54   2864]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
[03/22 02:44:54   2864] PreRoute RC Extraction called for design core.
[03/22 02:44:54   2864] RC Extraction called in multi-corner(2) mode.
[03/22 02:44:54   2864] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:44:54   2864] RCMode: PreRoute
[03/22 02:44:54   2864]       RC Corner Indexes            0       1   
[03/22 02:44:54   2864] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:44:54   2864] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:44:54   2864] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:44:54   2864] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:44:54   2864] Shrink Factor                : 1.00000
[03/22 02:44:54   2864] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:44:54   2864] Using capacitance table file ...
[03/22 02:44:54   2864] Updating RC grid for preRoute extraction ...
[03/22 02:44:54   2864] Initializing multi-corner capacitance tables ... 
[03/22 02:44:54   2864] Initializing multi-corner resistance tables ...
[03/22 02:44:54   2865] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1217.348M)
[03/22 02:44:54   2865] 
[03/22 02:44:54   2865]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 02:44:54   2865]     Rebuilding timing graph... 
[03/22 02:44:54   2865]     Rebuilding timing graph done.
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Routing Correlation Report
[03/22 02:44:56   2866]     ==========================
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Top/Trunk Low-Fanout (<=5) Routes:
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/22 02:44:56   2866]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Gate Delay           ns          0.087        0.088      1.001       0.000        0.000      1.000      1.000         1.000
[03/22 02:44:56   2866]     S->S Wire Len.       um        156.742      157.657      1.006     191.577      191.164      1.000      0.998         1.002
[03/22 02:44:56   2866]     S->S Wire Res.       Ohm       179.197      179.765      1.003     208.728      208.525      1.000      0.999         1.001
[03/22 02:44:56   2866]     S->S Wire Res./um    Ohm         1.395        1.275      0.914       0.952        0.760      0.991      0.791         1.242
[03/22 02:44:56   2866]     Total Wire Len.      um        213.132      214.800      1.008     245.699      246.937      1.000      1.005         0.995
[03/22 02:44:56   2866]     Trans. Time          ns          0.053        0.053      1.004       0.030        0.030      1.000      0.998         1.002
[03/22 02:44:56   2866]     Wire Cap.            fF         33.057       33.671      1.019      36.945       37.917      1.000      1.026         0.974
[03/22 02:44:56   2866]     Wire Cap./um         fF          0.106        0.106      1.002       0.092        0.092      1.000      1.000         0.999
[03/22 02:44:56   2866]     Wire Delay           ns          0.006        0.006      1.007       0.008        0.008      1.000      1.021         0.979
[03/22 02:44:56   2866]     Wire Skew            ns          0.002        0.002      1.000       0.002        0.002      1.000      1.000         1.000
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Top/Trunk High-Fanout (>5) Routes:
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/22 02:44:56   2866]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Gate Delay           ns          0.082        0.083      1.004      0.010         0.010      1.000      0.996         1.003
[03/22 02:44:56   2866]     S->S Wire Len.       um         94.273       95.838      1.017     54.229        54.422      0.998      1.001         0.994
[03/22 02:44:56   2866]     S->S Wire Res.       Ohm       115.017      116.220      1.010     60.585        61.133      0.997      1.006         0.988
[03/22 02:44:56   2866]     S->S Wire Res./um    Ohm         1.332        1.294      0.971      0.331         0.235      0.947      0.672         1.335
[03/22 02:44:56   2866]     Total Wire Len.      um        392.750      399.133      1.016     64.618        62.801      1.000      0.972         1.029
[03/22 02:44:56   2866]     Trans. Time          ns          0.084        0.085      1.009      0.006         0.006      0.999      1.051         0.949
[03/22 02:44:56   2866]     Wire Cap.            fF         62.976       64.019      1.017      9.660         9.419      0.999      0.974         1.025
[03/22 02:44:56   2866]     Wire Cap./um         fF          0.161        0.161      1.000      0.003         0.002      0.850      0.657         1.100
[03/22 02:44:56   2866]     Wire Delay           ns          0.007        0.007      1.018      0.003         0.003      0.997      0.988         1.007
[03/22 02:44:56   2866]     Wire Skew            ns          0.006        0.006      1.011      0.002         0.002      0.998      0.963         1.033
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Leaf Routes:
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/22 02:44:56   2866]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Gate Delay           ns          0.097        0.096      0.995      0.005         0.005      0.972      1.036         0.913
[03/22 02:44:56   2866]     S->S Wire Len.       um         36.045       45.561      1.264     15.851        20.891      0.798      1.051         0.605
[03/22 02:44:56   2866]     S->S Wire Res.       Ohm        61.440       67.998      1.107     23.836        28.597      0.778      0.933         0.648
[03/22 02:44:56   2866]     S->S Wire Res./um    Ohm         1.779        1.542      0.867      0.300         0.179      0.725      0.433         1.214
[03/22 02:44:56   2866]     Total Wire Len.      um        221.139      236.846      1.071     45.108        49.139      0.971      1.058         0.892
[03/22 02:44:56   2866]     Trans. Time          ns          0.091        0.091      1.006      0.008         0.008      0.982      1.018         0.947
[03/22 02:44:56   2866]     Wire Cap.            fF         43.569       43.265      0.993     10.105         9.641      0.983      0.937         1.030
[03/22 02:44:56   2866]     Wire Cap./um         fF          0.196        0.182      0.929      0.011         0.005      0.889      0.448         1.765
[03/22 02:44:56   2866]     Wire Delay           ns          0.003        0.004      1.365      0.001         0.002      0.644      0.927         0.448
[03/22 02:44:56   2866]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     ------------------------------------------------------------------------
[03/22 02:44:56   2866]     Route Sink Pin                                            Difference (%)
[03/22 02:44:56   2866]     ------------------------------------------------------------------------
[03/22 02:44:56   2866]     CTS_ccl_BUF_CLOCK_NODE_UID_A18273/I                           16.667
[03/22 02:44:56   2866]     CTS_ccl_BUF_CLOCK_NODE_UID_A18272/I                            3.125
[03/22 02:44:56   2866]     CTS_ccl_BUF_CLOCK_NODE_UID_A18271/I                            2.439
[03/22 02:44:56   2866]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18283/I        -1.818
[03/22 02:44:56   2866]     CTS_ccl_BUF_CLOCK_NODE_UID_A18284/I                           -1.596
[03/22 02:44:56   2866]     ------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     -----------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
[03/22 02:44:56   2866]                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/22 02:44:56   2866]     -----------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     M2                             0.000um      0.200um        1.599         0.282         0.451
[03/22 02:44:56   2866]     M3                           383.505um    388.200um        1.599         0.282         0.451
[03/22 02:44:56   2866]     M4                           255.892um    256.000um        1.599         0.282         0.451
[03/22 02:44:56   2866]     Preferred Layer Adherence    100.000%      99.969%           -             -             -
[03/22 02:44:56   2866]     -----------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     No transition time violation increases to report
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     -----------------------------------------------------------------------
[03/22 02:44:56   2866]     Route Sink Pin                                           Difference (%)
[03/22 02:44:56   2866]     -----------------------------------------------------------------------
[03/22 02:44:56   2866]     psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A18090/I       -72.727
[03/22 02:44:56   2866]     psum_mem_instance/CTS_ccl_BUF_CLOCK_NODE_UID_A1805f/I       -60.000
[03/22 02:44:56   2866]     CTS_ccl_BUF_CLOCK_NODE_UID_A1808d/I                          25.000
[03/22 02:44:56   2866]     CTS_ccl_BUF_CLOCK_NODE_UID_A18094/I                         -22.222
[03/22 02:44:56   2866]     CTS_ccl_BUF_CLOCK_NODE_UID_A18062/I                          20.000
[03/22 02:44:56   2866]     -----------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/22 02:44:56   2866]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     M2                              0.000um       9.400um       1.599         0.282         0.451
[03/22 02:44:56   2866]     M3                           1108.650um    1141.400um       1.599         0.282         0.451
[03/22 02:44:56   2866]     M4                           1247.850um    1244.000um       1.599         0.282         0.451
[03/22 02:44:56   2866]     Preferred Layer Adherence     100.000%       99.607%          -             -             -
[03/22 02:44:56   2866]     ------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     No transition time violation increases to report
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Top Wire Delay Differences (Leaf routes):
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     ----------------------------------------------------------------------------
[03/22 02:44:56   2866]     Route Sink Pin                                                Difference (%)
[03/22 02:44:56   2866]     ----------------------------------------------------------------------------
[03/22 02:44:56   2866]     qmem_instance/memory4_reg_20_/CP                                 -800.000
[03/22 02:44:56   2866]     psum_mem_instance/memory7_reg_55_/CP                             -671.429
[03/22 02:44:56   2866]     mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP       -575.000
[03/22 02:44:56   2866]     ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/CP                -522.222
[03/22 02:44:56   2866]     ofifo_inst/col_idx_2__fifo_instance/q5_reg_12_/CP                -500.000
[03/22 02:44:56   2866]     ----------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Clock Tree Layer Assignment (Leaf Routes):
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     -------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Layer                        Pre-Route     Post-Route     Res.           Cap.          RC
[03/22 02:44:56   2866]                                                               (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/22 02:44:56   2866]     -------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     M1                              0.000um       75.000um       1.787         0.272         0.487
[03/22 02:44:56   2866]     M2                              0.000um     1468.400um       1.599         0.282         0.451
[03/22 02:44:56   2866]     M3                           8949.830um    11180.800um       1.599         0.282         0.451
[03/22 02:44:56   2866]     M4                           9404.743um     6915.400um       1.599         0.282         0.451
[03/22 02:44:56   2866]     M5                              0.000um        1.200um       1.599         0.282         0.450
[03/22 02:44:56   2866]     M6                              0.000um       17.400um       1.599         0.277         0.442
[03/22 02:44:56   2866]     Preferred Layer Adherence     100.000%        92.054%          -             -             -
[03/22 02:44:56   2866]     -------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Transition Time Violating Nets (Leaf Routes)
[03/22 02:44:56   2866]     ============================================
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Net: CTS_149:
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/22 02:44:56   2866]                          Length        Via Count     Length        Via Count
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     M2                     0.000um      59            17.800um         58
[03/22 02:44:56   2866]     M3                    84.465um      59           128.600um         55
[03/22 02:44:56   2866]     M4                   102.213um      89            81.200um         47
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Totals               186.000um     207           228.000um        160
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Quantity             Pre-Route     Post-Route        -             -
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/22 02:44:56   2866]     S->WS Trans. Time      0.102ns       0.107ns         -             -
[03/22 02:44:56   2866]     S->WS Wire Len.       49.458um      75.200um         -             -
[03/22 02:44:56   2866]     S->WS Wire Res.       80.838Ohm    114.111Ohm        -             -
[03/22 02:44:56   2866]     Wire Cap.             38.518fF      41.887fF         -             -
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Pre-route worst sink: kmem_instance/Q_reg_55_/CP.
[03/22 02:44:56   2866]     Post-route worst sink: kmem_instance/Q_reg_55_/CP.
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_A1805e.
[03/22 02:44:56   2866]     Driver fanout: 58.
[03/22 02:44:56   2866]     Driver cell: CKBD8.
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Net: mac_array_instance/col_idx_1__mac_col_inst/CTS_4:
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/22 02:44:56   2866]                          Length        Via Count     Length        Via Count
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     M2                     0.000um      69            12.600um         69
[03/22 02:44:56   2866]     M3                   115.828um      69           147.000um         66
[03/22 02:44:56   2866]     M4                   115.200um      91            84.600um         61
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Totals               230.000um     229           243.000um        196
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Quantity             Pre-Route     Post-Route        -             -
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/22 02:44:56   2866]     S->WS Trans. Time      0.105ns       0.107ns         -             -
[03/22 02:44:56   2866]     S->WS Wire Len.       22.350um      42.600um         -             -
[03/22 02:44:56   2866]     S->WS Wire Res.       36.330Ohm     66.623Ohm        -             -
[03/22 02:44:56   2866]     Wire Cap.             44.685fF      45.453fF         -             -
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Pre-route worst sink:
[03/22 02:44:56   2866]     mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP.
[03/22 02:44:56   2866]     Post-route worst sink:
[03/22 02:44:56   2866]     mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP.
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     Driver instance:
[03/22 02:44:56   2866]     mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_A1-
[03/22 02:44:56   2866]     823b.
[03/22 02:44:56   2866]     Driver fanout: 68.
[03/22 02:44:56   2866]     Driver cell: CKBD12.
[03/22 02:44:56   2866]     -------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Via Selection for Estimated Routes (rule default):
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     ----------------------------------------------------------------
[03/22 02:44:56   2866]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/22 02:44:56   2866]     Range                    (Ohm)    (fF)     (fs)     Only
[03/22 02:44:56   2866]     ----------------------------------------------------------------
[03/22 02:44:56   2866]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/22 02:44:56   2866]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/22 02:44:56   2866]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/22 02:44:56   2866]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/22 02:44:56   2866]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/22 02:44:56   2866]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/22 02:44:56   2866]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/22 02:44:56   2866]     ----------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Post-Route Via Usage Statistics:
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/22 02:44:56   2866]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/22 02:44:56   2866]                                                             Count                          Count                            Count                 
[03/22 02:44:56   2866]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     M1-M2    VIA12_1cut          1.500    0.032    0.047      34          1%        -        -           -           -        -          -         -
[03/22 02:44:56   2866]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063      13          0%        -        -           -           -        -          -         -
[03/22 02:44:56   2866]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    4911         97%       ER        90         93%        ER         -          -         -
[03/22 02:44:56   2866]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      48          1%        -         4          4%          -        -          -         -
[03/22 02:44:56   2866]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044      33          1%        -         3          3%          -        -          -         -
[03/22 02:44:56   2866]     M2-M3    VIA23_1cut          1.500    0.030    0.046    4710        100%       ER        96        100%        ER         -          -         -
[03/22 02:44:56   2866]     M2-M3    VIA23_1stack_S      1.500    0.059    0.089       1          0%        -        -           -           -        -          -         -
[03/22 02:44:56   2866]     M3-M4    VIA34_1cut          1.500    0.030    0.046    3984        100%       ER       133        100%        ER         -          -         -
[03/22 02:44:56   2866]     M4-M5    VIA45_1cut          1.500    0.030    0.046       4        100%       ER        -           -           -        -          -         -
[03/22 02:44:56   2866]     M5-M6    VIA56_1cut          1.500    0.028    0.043       4        100%       ER        -           -           -        -          -         -
[03/22 02:44:56   2866]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Tag Key:
[03/22 02:44:56   2866]     	E=Used for route estimates;
[03/22 02:44:56   2866]     	R=Most frequently used by router for this net type and layer transition.
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     
[03/22 02:44:56   2866]     Clock DAG stats after routing clock trees:
[03/22 02:44:56   2866]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:44:56   2866]       cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
[03/22 02:44:56   2866]       gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
[03/22 02:44:56   2866]       wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
[03/22 02:44:56   2866]       wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
[03/22 02:44:56   2866]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:44:56   2866]     Clock DAG net violations after routing clock trees:
[03/22 02:44:56   2866]       Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
[03/22 02:44:56   2866]       Transition  : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns
[03/22 02:44:56   2866]     Clock tree state after routing clock trees:
[03/22 02:44:56   2866]       clock_tree clk: worst slew is leaf(0.107),trunk(0.094),top(nil), margined worst slew is leaf(0.107),trunk(0.094),top(nil)
[03/22 02:44:56   2867]       skew_group clk/CON: insertion delay [min=0.364, max=0.405, avg=0.387, sd=0.008], skew [0.041 vs 0.057, 100% {0.364, 0.386, 0.405}] (wid=0.053 ws=0.021) (gid=0.373 gs=0.043)
[03/22 02:44:56   2867]     Clock network insertion delays are now [0.364ns, 0.405ns] average 0.387ns std.dev 0.008ns
[03/22 02:44:56   2867]     Legalizer reserving space for clock trees... 
[03/22 02:44:56   2867]     Legalizer reserving space for clock trees done.
[03/22 02:44:56   2867]     PostConditioning... 
[03/22 02:44:56   2867]       Update timing... 
[03/22 02:44:56   2867]         Updating timing graph... 
[03/22 02:44:56   2867]           
[03/22 02:44:56   2867] #################################################################################
[03/22 02:44:56   2867] # Design Stage: PreRoute
[03/22 02:44:56   2867] # Design Name: core
[03/22 02:44:56   2867] # Design Mode: 65nm
[03/22 02:44:56   2867] # Analysis Mode: MMMC Non-OCV 
[03/22 02:44:56   2867] # Parasitics Mode: No SPEF/RCDB
[03/22 02:44:56   2867] # Signoff Settings: SI Off 
[03/22 02:44:56   2867] #################################################################################
[03/22 02:44:57   2868] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:44:57   2868] Calculate delays in BcWc mode...
[03/22 02:44:57   2868] Topological Sorting (CPU = 0:00:00.1, MEM = 1282.1M, InitMEM = 1282.1M)
[03/22 02:45:01   2871] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 02:45:01   2871] End delay calculation. (MEM=1355.94 CPU=0:00:03.5 REAL=0:00:03.0)
[03/22 02:45:01   2871] *** CDM Built up (cpu=0:00:04.6  real=0:00:05.0  mem= 1355.9M) ***
[03/22 02:45:01   2871]         Updating timing graph done.
[03/22 02:45:01   2871]         Updating latch analysis... 
[03/22 02:45:02   2872]         Updating latch analysis done.
[03/22 02:45:02   2872]       Update timing done.
[03/22 02:45:02   2872]       Invalidating timing
[03/22 02:45:02   2872]       PostConditioning active optimizations:
[03/22 02:45:02   2872]        - DRV fixing with cell sizing
[03/22 02:45:02   2872]       
[03/22 02:45:02   2872]       Currently running CTS, using active skew data
[03/22 02:45:02   2872]       Rebuilding timing graph... 
[03/22 02:45:02   2872]       Rebuilding timing graph done.
[03/22 02:45:02   2872]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/22 02:45:02   2872]       Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:45:02   2872]       Rebuilding timing graph   cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
[03/22 02:45:02   2872]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
[03/22 02:45:02   2872]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
[03/22 02:45:02   2872]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
[03/22 02:45:02   2872]       Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:45:02   2872]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/22 02:45:02   2872]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
[03/22 02:45:02   2872]       Rebuilding timing graph   Transition  : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns
[03/22 02:45:02   2872]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/22 02:45:02   2872]       Clock DAG stats PostConditioning initial state:
[03/22 02:45:02   2872]         cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:45:02   2872]         cell areas     : b=658.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=658.080um^2
[03/22 02:45:02   2872]         gate capacitance : top=0.000pF, trunk=0.363pF, leaf=4.695pF, total=5.058pF
[03/22 02:45:02   2872]         wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
[03/22 02:45:02   2872]         wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
[03/22 02:45:02   2872]         sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:45:02   2872]       Clock DAG net violations PostConditioning initial state:
[03/22 02:45:02   2872]         Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
[03/22 02:45:02   2872]         Transition  : {count=2, worst=[0.002ns, 0.002ns]} avg=0.002ns sd=0.000ns
[03/22 02:45:02   2872]       Recomputing CTS skew targets... 
[03/22 02:45:02   2872]         Resolving skew group constraints... 
[03/22 02:45:03   2873]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/22 02:45:03   2873]         Resolving skew group constraints done.
[03/22 02:45:03   2873]       Recomputing CTS skew targets done.
[03/22 02:45:03   2873]       Fixing DRVs... 
[03/22 02:45:03   2873]         Fixing clock tree DRVs: 
[03/22 02:45:03   2873]         Fixing clock tree DRVs: .
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ..
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ...
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% 
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% .
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ..
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ...
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/22 02:45:03   2873]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/22 02:45:03   2873]         CCOpt-PostConditioning: considered: 91, tested: 91, violation detected: 3, cannot run: 1, attempted: 2, failed: 0, sized: 2
[03/22 02:45:03   2873]         
[03/22 02:45:03   2873]         PRO Statistics: Fix DRVs (cell sizing):
[03/22 02:45:03   2873]         =======================================
[03/22 02:45:03   2873]         
[03/22 02:45:03   2873]         Cell changes by Net Type:
[03/22 02:45:03   2873]         
[03/22 02:45:03   2873]         ------------------------------
[03/22 02:45:03   2873]         Net Type    Attempted    Sized
[03/22 02:45:03   2873]         ------------------------------
[03/22 02:45:03   2873]         top             0          0
[03/22 02:45:03   2873]         trunk           0          0
[03/22 02:45:03   2873]         leaf            2          2
[03/22 02:45:03   2873]         ------------------------------
[03/22 02:45:03   2873]         Total           2          2
[03/22 02:45:03   2873]         ------------------------------
[03/22 02:45:03   2873]         
[03/22 02:45:03   2873]         Upsized: 2, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 4.320um^2
[03/22 02:45:03   2873]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/22 02:45:03   2873]         
[03/22 02:45:03   2873]         Clock DAG stats PostConditioning after DRV fixing:
[03/22 02:45:03   2873]           cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:45:03   2873]           cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/22 02:45:03   2873]           gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
[03/22 02:45:03   2873]           wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
[03/22 02:45:03   2873]           wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
[03/22 02:45:03   2873]           sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:45:03   2873]         Clock DAG net violations PostConditioning after DRV fixing:
[03/22 02:45:03   2873]           Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
[03/22 02:45:03   2873]         Clock tree state PostConditioning after DRV fixing:
[03/22 02:45:03   2873]           clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
[03/22 02:45:03   2873]           skew_group clk/CON: insertion delay [min=0.364, max=0.402, avg=0.386, sd=0.008], skew [0.038 vs 0.057, 100% {0.364, 0.386, 0.402}] (wid=0.053 ws=0.021) (gid=0.372 gs=0.042)
[03/22 02:45:03   2873]         Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
[03/22 02:45:03   2873]       Fixing DRVs done.
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       Slew Diagnostics: After DRV fixing
[03/22 02:45:03   2873]       ==================================
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       Global Causes:
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       -------------------------------------
[03/22 02:45:03   2873]       Cause
[03/22 02:45:03   2873]       -------------------------------------
[03/22 02:45:03   2873]       DRV fixing with buffering is disabled
[03/22 02:45:03   2873]       -------------------------------------
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       Top 5 overslews:
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       ---------------------------------
[03/22 02:45:03   2873]       Overslew    Causes    Driving Pin
[03/22 02:45:03   2873]       ---------------------------------
[03/22 02:45:03   2873]         (empty table)
[03/22 02:45:03   2873]       ---------------------------------
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       Slew Diagnostics Counts:
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       -------------------
[03/22 02:45:03   2873]       Cause    Occurences
[03/22 02:45:03   2873]       -------------------
[03/22 02:45:03   2873]         (empty table)
[03/22 02:45:03   2873]       -------------------
[03/22 02:45:03   2873]       
[03/22 02:45:03   2873]       Reconnecting optimized routes... 
[03/22 02:45:03   2874]       Reconnecting optimized routes done.
[03/22 02:45:03   2874]       Refining placement... 
[03/22 02:45:03   2874] *
[03/22 02:45:03   2874] * Starting clock placement refinement...
[03/22 02:45:03   2874] *
[03/22 02:45:03   2874] * First pass: Refine non-clock instances...
[03/22 02:45:03   2874] *
[03/22 02:45:03   2874] #spOpts: N=65 
[03/22 02:45:04   2874] *** Starting refinePlace (0:47:54 mem=1227.3M) ***
[03/22 02:45:04   2874] Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
[03/22 02:45:04   2874] Starting refinePlace ...
[03/22 02:45:04   2874] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] default core: bins with density >  0.75 = 48.1 % ( 233 / 484 )
[03/22 02:45:04   2874] Density distribution unevenness ratio = 8.785%
[03/22 02:45:04   2874]   Spread Effort: high, standalone mode, useDDP on.
[03/22 02:45:04   2874] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1229.3MB) @(0:47:54 - 0:47:54).
[03/22 02:45:04   2874] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] wireLenOptFixPriorityInst 0 inst fixed
[03/22 02:45:04   2874] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1229.3MB) @(0:47:54 - 0:47:54).
[03/22 02:45:04   2874] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1229.3MB
[03/22 02:45:04   2874] Statistics of distance of Instance movement in refine placement:
[03/22 02:45:04   2874]   maximum (X+Y) =         0.00 um
[03/22 02:45:04   2874]   mean    (X+Y) =         0.00 um
[03/22 02:45:04   2874] Summary Report:
[03/22 02:45:04   2874] Instances move: 0 (out of 21902 movable)
[03/22 02:45:04   2874] Mean displacement: 0.00 um
[03/22 02:45:04   2874] Max displacement: 0.00 um 
[03/22 02:45:04   2874] Total instances moved : 0
[03/22 02:45:04   2874] Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
[03/22 02:45:04   2874] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1229.3MB
[03/22 02:45:04   2874] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1229.3MB) @(0:47:54 - 0:47:54).
[03/22 02:45:04   2874] *** Finished refinePlace (0:47:54 mem=1229.3M) ***
[03/22 02:45:04   2874] *
[03/22 02:45:04   2874] * Second pass: Refine clock instances...
[03/22 02:45:04   2874] *
[03/22 02:45:04   2874] #spOpts: N=65 mergeVia=F 
[03/22 02:45:04   2874] *** Starting refinePlace (0:47:55 mem=1229.3M) ***
[03/22 02:45:04   2874] Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
[03/22 02:45:04   2874] Starting refinePlace ...
[03/22 02:45:04   2874] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] default core: bins with density >  0.75 = 81.6 % ( 395 / 484 )
[03/22 02:45:04   2874] Density distribution unevenness ratio = 3.873%
[03/22 02:45:04   2874]   Spread Effort: high, standalone mode, useDDP on.
[03/22 02:45:04   2874] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1231.8MB) @(0:47:55 - 0:47:55).
[03/22 02:45:04   2874] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] wireLenOptFixPriorityInst 5016 inst fixed
[03/22 02:45:04   2874] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1231.8MB) @(0:47:55 - 0:47:55).
[03/22 02:45:04   2874] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:45:04   2874] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1231.8MB
[03/22 02:45:04   2874] Statistics of distance of Instance movement in refine placement:
[03/22 02:45:04   2874]   maximum (X+Y) =         0.00 um
[03/22 02:45:04   2874]   mean    (X+Y) =         0.00 um
[03/22 02:45:04   2874] Summary Report:
[03/22 02:45:04   2874] Instances move: 0 (out of 27008 movable)
[03/22 02:45:04   2874] Mean displacement: 0.00 um
[03/22 02:45:04   2874] Max displacement: 0.00 um 
[03/22 02:45:04   2874] Total instances moved : 0
[03/22 02:45:04   2874] Total net bbox length = 4.392e+05 (1.890e+05 2.502e+05) (ext = 2.153e+04)
[03/22 02:45:04   2874] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1231.8MB
[03/22 02:45:04   2874] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1231.8MB) @(0:47:55 - 0:47:55).
[03/22 02:45:04   2874] *** Finished refinePlace (0:47:55 mem=1231.8M) ***
[03/22 02:45:04   2874] *
[03/22 02:45:04   2874] * No clock instances moved during refinement.
[03/22 02:45:04   2874] *
[03/22 02:45:04   2874] * Finished with clock placement refinement.
[03/22 02:45:04   2874] *
[03/22 02:45:04   2875] #spOpts: N=65 
[03/22 02:45:04   2875] 
[03/22 02:45:04   2875]       Refining placement done.
[03/22 02:45:04   2875]       Set dirty flag on 4 insts, 8 nets
[03/22 02:45:04   2875]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=27008 and nets=33019 using extraction engine 'preRoute' .
[03/22 02:45:04   2875] PreRoute RC Extraction called for design core.
[03/22 02:45:04   2875] RC Extraction called in multi-corner(2) mode.
[03/22 02:45:04   2875] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:45:04   2875] RCMode: PreRoute
[03/22 02:45:04   2875]       RC Corner Indexes            0       1   
[03/22 02:45:04   2875] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:45:04   2875] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:45:04   2875] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:45:04   2875] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:45:04   2875] Shrink Factor                : 1.00000
[03/22 02:45:04   2875] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:45:04   2875] Using capacitance table file ...
[03/22 02:45:04   2875] Updating RC grid for preRoute extraction ...
[03/22 02:45:04   2875] Initializing multi-corner capacitance tables ... 
[03/22 02:45:05   2875] Initializing multi-corner resistance tables ...
[03/22 02:45:05   2875] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1227.328M)
[03/22 02:45:05   2875] 
[03/22 02:45:05   2875]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/22 02:45:05   2875]       Rebuilding timing graph... 
[03/22 02:45:06   2876]       Rebuilding timing graph done.
[03/22 02:45:06   2876]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/22 02:45:06   2876]       Rebuilding timing graph   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:45:06   2876]       Rebuilding timing graph   cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/22 02:45:06   2876]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
[03/22 02:45:06   2876]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
[03/22 02:45:06   2876]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
[03/22 02:45:06   2876]       Rebuilding timing graph   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:45:06   2876]       Rebuilding timing graph Clock DAG net violations PostConditioning final:
[03/22 02:45:06   2876]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
[03/22 02:45:06   2876]     PostConditioning done.
[03/22 02:45:06   2876] Net route status summary:
[03/22 02:45:06   2876]   Clock:        91 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=91)
[03/22 02:45:06   2876]   Non-clock: 28797 (unrouted=0, trialRouted=28797, noStatus=0, routed=0, fixed=0)
[03/22 02:45:06   2876] (Not counting 4131 nets with <2 term connections)
[03/22 02:45:06   2876]     Clock DAG stats after post-conditioning:
[03/22 02:45:06   2876]       cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:45:06   2876]       cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/22 02:45:06   2876]       gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
[03/22 02:45:06   2876]       wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
[03/22 02:45:06   2876]       wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
[03/22 02:45:06   2876]       sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:45:06   2876]     Clock DAG net violations after post-conditioning:
[03/22 02:45:06   2876]       Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
[03/22 02:45:06   2876]     Clock tree state after post-conditioning:
[03/22 02:45:06   2876]       clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
[03/22 02:45:06   2876]       skew_group clk/CON: insertion delay [min=0.364, max=0.402, avg=0.386, sd=0.008], skew [0.038 vs 0.057, 100% {0.364, 0.386, 0.402}] (wid=0.053 ws=0.021) (gid=0.372 gs=0.042)
[03/22 02:45:06   2877]     Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
[03/22 02:45:06   2877]   Updating netlist done.
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Clock DAG stats at end of CTS:
[03/22 02:45:06   2877]   ==============================
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   -------------------------------
[03/22 02:45:06   2877]   Cell type      Count    Area
[03/22 02:45:06   2877]   -------------------------------
[03/22 02:45:06   2877]   Buffers         90      662.400
[03/22 02:45:06   2877]   Inverters        0        0.000
[03/22 02:45:06   2877]   Clock Gates      0        0.000
[03/22 02:45:06   2877]   Clock Logic      0        0.000
[03/22 02:45:06   2877]   All             90      662.400
[03/22 02:45:06   2877]   -------------------------------
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Clock DAG wire lengths at end of CTS:
[03/22 02:45:06   2877]   =====================================
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   --------------------
[03/22 02:45:06   2877]   Type     Wire Length
[03/22 02:45:06   2877]   --------------------
[03/22 02:45:06   2877]   Top           0.000
[03/22 02:45:06   2877]   Trunk      3039.200
[03/22 02:45:06   2877]   Leaf      19658.200
[03/22 02:45:06   2877]   Total     22697.400
[03/22 02:45:06   2877]   --------------------
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Clock DAG capacitances at end of CTS:
[03/22 02:45:06   2877]   =====================================
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   --------------------------------
[03/22 02:45:06   2877]   Type     Gate     Wire     Total
[03/22 02:45:06   2877]   --------------------------------
[03/22 02:45:06   2877]   Top      0.000    0.000    0.000
[03/22 02:45:06   2877]   Trunk    0.365    0.485    0.850
[03/22 02:45:06   2877]   Leaf     4.695    3.591    8.286
[03/22 02:45:06   2877]   Total    5.060    4.076    9.136
[03/22 02:45:06   2877]   --------------------------------
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Clock DAG sink capacitances at end of CTS:
[03/22 02:45:06   2877]   ==========================================
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   --------------------------------------------------------
[03/22 02:45:06   2877]   Count    Total    Average    Std. Dev.    Min      Max
[03/22 02:45:06   2877]   --------------------------------------------------------
[03/22 02:45:06   2877]   5016     4.695     0.001       0.000      0.001    0.001
[03/22 02:45:06   2877]   --------------------------------------------------------
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Clock DAG net violations at end of CTS:
[03/22 02:45:06   2877]   =======================================
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   --------------------------------------------------------------------------
[03/22 02:45:06   2877]   Type           Units    Count    Average    Std. Dev.    Top 10 violations
[03/22 02:45:06   2877]   --------------------------------------------------------------------------
[03/22 02:45:06   2877]   Capacitance    pF         1       0.002       0.000      [0.002]
[03/22 02:45:06   2877]   --------------------------------------------------------------------------
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Clock tree summary at end of CTS:
[03/22 02:45:06   2877]   =================================
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   -----------------------------------------------------
[03/22 02:45:06   2877]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/22 02:45:06   2877]   -----------------------------------------------------
[03/22 02:45:06   2877]   clock_tree clk         0.094               0.105
[03/22 02:45:06   2877]   -----------------------------------------------------
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Skew group summary at end of CTS:
[03/22 02:45:06   2877]   =================================
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:45:06   2877]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/22 02:45:06   2877]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:45:06   2877]   WC:setup.late    clk/CON       0.364     0.402     0.038       0.057         0.021           0.008           0.386        0.008     100% {0.364, 0.386, 0.402}
[03/22 02:45:06   2877]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
[03/22 02:45:06   2877]   
[03/22 02:45:06   2877]   Found a total of 0 clock tree pins with a slew violation.
[03/22 02:45:06   2877]   
[03/22 02:45:07   2877] Synthesizing clock trees done.
[03/22 02:45:07   2877] Connecting clock gate test enables... 
[03/22 02:45:07   2877] Connecting clock gate test enables done.
[03/22 02:45:07   2877] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/22 02:45:07   2877]  * CCOpt property update_io_latency is false
[03/22 02:45:07   2877] 
[03/22 02:45:07   2877] Setting all clocks to propagated mode.
[03/22 02:45:07   2877] Resetting all latency settings from fanout cone of clock 'clk'
[03/22 02:45:07   2877] Resetting all latency settings from fanout cone of clock 'clk'
[03/22 02:45:08   2878] Clock DAG stats after update timingGraph:
[03/22 02:45:08   2878]   cell counts    : b=90, i=0, cg=0, l=0, total=90
[03/22 02:45:08   2878]   cell areas     : b=662.400um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=662.400um^2
[03/22 02:45:08   2878]   gate capacitance : top=0.000pF, trunk=0.365pF, leaf=4.695pF, total=5.060pF
[03/22 02:45:08   2878]   wire capacitance : top=0.000pF, trunk=0.485pF, leaf=3.591pF, total=4.076pF
[03/22 02:45:08   2878]   wire lengths   : top=0.000um, trunk=3039.200um, leaf=19658.200um, total=22697.400um
[03/22 02:45:08   2878]   sink capacitance : count=5016, total=4.695pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/22 02:45:08   2878] Clock DAG net violations after update timingGraph:
[03/22 02:45:08   2878]   Capacitance : {count=1, worst=[0.002pF]} avg=0.002pF sd=0.000pF
[03/22 02:45:08   2878] Clock tree state after update timingGraph:
[03/22 02:45:08   2878]   clock_tree clk: worst slew is leaf(0.105),trunk(0.094),top(nil), margined worst slew is leaf(0.105),trunk(0.094),top(nil)
[03/22 02:45:08   2878]   skew_group clk/CON: insertion delay [min=0.364, max=0.402, avg=0.386, sd=0.008], skew [0.038 vs 0.057, 100% {0.364, 0.386, 0.402}] (wid=0.053 ws=0.021) (gid=0.372 gs=0.042)
[03/22 02:45:08   2878] Clock network insertion delays are now [0.364ns, 0.402ns] average 0.386ns std.dev 0.008ns
[03/22 02:45:08   2878] Logging CTS constraint violations... 
[03/22 02:45:08   2878]   Clock tree clk has 1 max_capacitance violation.
[03/22 02:45:08   2878] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (0.000,1.200), in power domain auto-default. Achieved capacitance of 0.086pF.
[03/22 02:45:08   2878] Type 'man IMPCCOPT-1033' for more detail.
[03/22 02:45:08   2878] Logging CTS constraint violations done.
[03/22 02:45:08   2878] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/22 02:45:08   2878] Synthesizing clock trees with CCOpt done.
[03/22 02:45:08   2878] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 02:45:08   2878] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 02:45:08   2878] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 02:45:08   2878] -setupDynamicPowerViewAsDefaultView false
[03/22 02:45:08   2878]                                            # bool, default=false, private
[03/22 02:45:08   2878] #spOpts: N=65 
[03/22 02:45:09   2879] #spOpts: N=65 mergeVia=F 
[03/22 02:45:09   2879] GigaOpt running with 1 threads.
[03/22 02:45:09   2879] Info: 1 threads available for lower-level modules during optimization.
[03/22 02:45:09   2879] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 02:45:09   2879] 	Cell FILL1_LL, site bcore.
[03/22 02:45:09   2879] 	Cell FILL_NW_HH, site bcore.
[03/22 02:45:09   2879] 	Cell FILL_NW_LL, site bcore.
[03/22 02:45:09   2879] 	Cell GFILL, site gacore.
[03/22 02:45:09   2879] 	Cell GFILL10, site gacore.
[03/22 02:45:09   2879] 	Cell GFILL2, site gacore.
[03/22 02:45:09   2879] 	Cell GFILL3, site gacore.
[03/22 02:45:09   2879] 	Cell GFILL4, site gacore.
[03/22 02:45:09   2879] 	Cell LVLLHCD1, site bcore.
[03/22 02:45:09   2879] 	Cell LVLLHCD2, site bcore.
[03/22 02:45:09   2879] 	Cell LVLLHCD4, site bcore.
[03/22 02:45:09   2879] 	Cell LVLLHCD8, site bcore.
[03/22 02:45:09   2879] 	Cell LVLLHD1, site bcore.
[03/22 02:45:09   2879] 	Cell LVLLHD2, site bcore.
[03/22 02:45:09   2879] 	Cell LVLLHD4, site bcore.
[03/22 02:45:09   2879] 	Cell LVLLHD8, site bcore.
[03/22 02:45:09   2879] .
[03/22 02:45:10   2880] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1218.8M, totSessionCpu=0:48:01 **
[03/22 02:45:10   2880] *** optDesign -postCTS ***
[03/22 02:45:10   2880] DRC Margin: user margin 0.0; extra margin 0.2
[03/22 02:45:10   2880] Hold Target Slack: user slack 0
[03/22 02:45:10   2880] Setup Target Slack: user slack 0; extra slack 0.1
[03/22 02:45:10   2880] setUsefulSkewMode -noEcoRoute
[03/22 02:45:10   2880] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 02:45:10   2880] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 02:45:10   2880] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 02:45:10   2880] -setupDynamicPowerViewAsDefaultView false
[03/22 02:45:10   2880]                                            # bool, default=false, private
[03/22 02:45:10   2880] Start to check current routing status for nets...
[03/22 02:45:10   2880] Using hname+ instead name for net compare
[03/22 02:45:10   2880] All nets are already routed correctly.
[03/22 02:45:10   2880] End to check current routing status for nets (mem=1218.8M)
[03/22 02:45:10   2881] ** Profile ** Start :  cpu=0:00:00.0, mem=1218.8M
[03/22 02:45:10   2881] ** Profile ** Other data :  cpu=0:00:00.1, mem=1218.8M
[03/22 02:45:10   2881] #################################################################################
[03/22 02:45:10   2881] # Design Stage: PreRoute
[03/22 02:45:10   2881] # Design Name: core
[03/22 02:45:10   2881] # Design Mode: 65nm
[03/22 02:45:10   2881] # Analysis Mode: MMMC Non-OCV 
[03/22 02:45:10   2881] # Parasitics Mode: No SPEF/RCDB
[03/22 02:45:10   2881] # Signoff Settings: SI Off 
[03/22 02:45:10   2881] #################################################################################
[03/22 02:45:11   2881] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:45:11   2881] Calculate delays in BcWc mode...
[03/22 02:45:11   2881] Topological Sorting (CPU = 0:00:00.1, MEM = 1220.9M, InitMEM = 1216.8M)
[03/22 02:45:14   2884] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 02:45:14   2884] End delay calculation. (MEM=1294.71 CPU=0:00:03.4 REAL=0:00:03.0)
[03/22 02:45:14   2884] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1294.7M) ***
[03/22 02:45:15   2885] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:48:05 mem=1294.7M)
[03/22 02:45:15   2885] ** Profile ** Overall slacks :  cpu=0:00:04.5, mem=1294.7M
[03/22 02:45:15   2886] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1294.7M
[03/22 02:45:15   2886] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.678  |
|           TNS (ns):|-551.017 |
|    Violating Paths:|  1152   |
|          All Paths:|  8040   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 86.536%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1294.7M
[03/22 02:45:15   2886] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1233.3M, totSessionCpu=0:48:06 **
[03/22 02:45:15   2886] ** INFO : this run is activating low effort ccoptDesign flow
[03/22 02:45:15   2886] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:45:15   2886] #spOpts: N=65 mergeVia=F 
[03/22 02:45:16   2886] 
[03/22 02:45:16   2886] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 02:45:16   2886] 
[03/22 02:45:16   2886] Type 'man IMPOPT-3663' for more detail.
[03/22 02:45:16   2886] 
[03/22 02:45:16   2886] Power view               = WC_VIEW
[03/22 02:45:16   2886] Number of VT partitions  = 2
[03/22 02:45:16   2886] Standard cells in design = 811
[03/22 02:45:16   2886] Instances in design      = 27008
[03/22 02:45:16   2886] 
[03/22 02:45:16   2886] Instance distribution across the VT partitions:
[03/22 02:45:16   2886] 
[03/22 02:45:16   2886]  LVT : inst = 12373 (45.8%), cells = 335 (41%)
[03/22 02:45:16   2886]    Lib tcbn65gpluswc        : inst = 12373 (45.8%)
[03/22 02:45:16   2886] 
[03/22 02:45:16   2886]  HVT : inst = 14635 (54.2%), cells = 457 (56%)
[03/22 02:45:16   2886]    Lib tcbn65gpluswc        : inst = 14635 (54.2%)
[03/22 02:45:16   2886] 
[03/22 02:45:16   2886] Reporting took 0 sec
[03/22 02:45:16   2887] *** Starting optimizing excluded clock nets MEM= 1233.4M) ***
[03/22 02:45:16   2887] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1233.4M) ***
[03/22 02:45:16   2887] *** Starting optimizing excluded clock nets MEM= 1233.4M) ***
[03/22 02:45:16   2887] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1233.4M) ***
[03/22 02:45:16   2887] Include MVT Delays for Hold Opt
[03/22 02:45:17   2888] *** Timing NOT met, worst failing slack is -0.678
[03/22 02:45:17   2888] *** Check timing (0:00:00.0)
[03/22 02:45:17   2888] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:45:17   2888] optDesignOneStep: Leakage Power Flow
[03/22 02:45:17   2888] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:45:17   2888] Begin: GigaOpt Optimization in TNS mode
[03/22 02:45:17   2888] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:45:17   2888] Info: 91 clock nets excluded from IPO operation.
[03/22 02:45:17   2888] PhyDesignGrid: maxLocalDensity 0.95
[03/22 02:45:17   2888] #spOpts: N=65 
[03/22 02:45:22   2892] *info: 91 clock nets excluded
[03/22 02:45:22   2892] *info: 2 special nets excluded.
[03/22 02:45:22   2892] *info: 102 no-driver nets excluded.
[03/22 02:45:22   2892] *info: 91 nets with fixed/cover wires excluded.
[03/22 02:45:23   2893] Effort level <high> specified for reg2reg path_group
[03/22 02:45:25   2895] ** GigaOpt Optimizer WNS Slack -0.678 TNS Slack -551.016 Density 86.54
[03/22 02:45:25   2895] Optimizer TNS Opt
[03/22 02:45:25   2895] Active Path Group: reg2reg  
[03/22 02:45:25   2895] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:45:25   2895] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:45:25   2895] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:45:25   2895] |  -0.678|   -0.678|-551.016| -551.016|    86.54%|   0:00:00.0| 1443.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:45:25   2895] |  -0.667|   -0.667|-550.164| -550.164|    86.54%|   0:00:00.0| 1446.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:45:26   2896] |  -0.658|   -0.658|-548.698| -548.698|    86.54%|   0:00:01.0| 1450.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:45:27   2897] |  -0.658|   -0.658|-547.356| -547.356|    86.55%|   0:00:01.0| 1451.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:45:27   2897] |  -0.658|   -0.658|-547.127| -547.127|    86.57%|   0:00:00.0| 1451.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:45:28   2898] |  -0.658|   -0.658|-546.895| -546.895|    86.57%|   0:00:01.0| 1452.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:45:28   2898] |  -0.658|   -0.658|-546.888| -546.888|    86.57%|   0:00:00.0| 1452.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:45:29   2899] |  -0.658|   -0.658|-546.329| -546.329|    86.58%|   0:00:01.0| 1452.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/22 02:45:29   2899] |  -0.658|   -0.658|-546.325| -546.325|    86.59%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_14_/D   |
[03/22 02:45:31   2901] |  -0.658|   -0.658|-544.154| -544.154|    86.62%|   0:00:02.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 02:45:31   2901] |  -0.658|   -0.658|-543.761| -543.761|    86.64%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_14_/D   |
[03/22 02:45:31   2901] |  -0.658|   -0.658|-543.192| -543.192|    86.65%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
[03/22 02:45:31   2902] |  -0.658|   -0.658|-542.863| -542.863|    86.65%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_12_/D   |
[03/22 02:45:32   2902] |  -0.658|   -0.658|-542.284| -542.284|    86.67%|   0:00:01.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/22 02:45:32   2902] |  -0.658|   -0.658|-541.701| -541.701|    86.68%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
[03/22 02:45:32   2903] |  -0.658|   -0.658|-541.629| -541.629|    86.69%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
[03/22 02:45:33   2903] |  -0.658|   -0.658|-541.145| -541.145|    86.70%|   0:00:01.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/22 02:45:34   2904] |  -0.658|   -0.658|-540.993| -540.993|    86.71%|   0:00:01.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/22 02:45:34   2905] |  -0.658|   -0.658|-538.600| -538.600|    86.72%|   0:00:00.0| 1453.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 02:45:35   2905] |  -0.658|   -0.658|-538.368| -538.368|    86.73%|   0:00:01.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 02:45:35   2905] |  -0.658|   -0.658|-538.346| -538.346|    86.75%|   0:00:00.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 02:45:37   2907] |  -0.658|   -0.658|-537.711| -537.711|    86.76%|   0:00:02.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/22 02:45:37   2907] |  -0.658|   -0.658|-536.933| -536.933|    86.80%|   0:00:00.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/22 02:45:38   2908] |  -0.658|   -0.658|-536.850| -536.850|    86.80%|   0:00:01.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/22 02:45:38   2908] |  -0.658|   -0.658|-536.845| -536.845|    86.82%|   0:00:00.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/22 02:45:38   2908] |  -0.658|   -0.658|-536.792| -536.792|    86.82%|   0:00:00.0| 1454.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/22 02:45:39   2910] |  -0.658|   -0.658|-536.281| -536.281|    86.84%|   0:00:01.0| 1455.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/22 02:45:40   2910] |  -0.658|   -0.658|-536.040| -536.040|    86.85%|   0:00:01.0| 1455.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/22 02:45:40   2910] |  -0.658|   -0.658|-536.032| -536.032|    86.86%|   0:00:00.0| 1455.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_15_/D   |
[03/22 02:45:42   2912] |  -0.658|   -0.658|-535.529| -535.529|    86.86%|   0:00:02.0| 1455.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/22 02:45:42   2912] |  -0.658|   -0.658|-535.381| -535.381|    86.86%|   0:00:00.0| 1455.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/22 02:45:42   2912] |  -0.658|   -0.658|-535.253| -535.253|    86.88%|   0:00:00.0| 1455.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_14_/D   |
[03/22 02:45:43   2913] |  -0.658|   -0.658|-535.135| -535.135|    86.88%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/22 02:45:44   2914] |  -0.658|   -0.658|-535.135| -535.135|    86.88%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/22 02:45:45   2915] |  -0.658|   -0.658|-534.925| -534.925|    86.89%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/22 02:45:45   2915] |  -0.658|   -0.658|-534.876| -534.876|    86.90%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/22 02:45:46   2916] |  -0.658|   -0.658|-534.494| -534.494|    86.90%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_9_/D    |
[03/22 02:45:47   2917] |  -0.658|   -0.658|-534.454| -534.454|    86.92%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/22 02:45:47   2917] |  -0.658|   -0.658|-534.370| -534.370|    86.94%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/22 02:45:47   2917] |  -0.658|   -0.658|-534.203| -534.203|    86.95%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/22 02:45:48   2918] |  -0.658|   -0.658|-534.052| -534.052|    86.95%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D    |
[03/22 02:45:48   2918] |  -0.658|   -0.658|-533.870| -533.870|    86.95%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/D    |
[03/22 02:45:49   2919] |  -0.658|   -0.658|-533.731| -533.731|    86.96%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
[03/22 02:45:49   2919] |  -0.658|   -0.658|-533.615| -533.615|    86.97%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
[03/22 02:45:49   2919] |  -0.658|   -0.658|-533.591| -533.591|    86.97%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
[03/22 02:45:50   2920] |  -0.658|   -0.658|-533.349| -533.349|    86.97%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/22 02:45:51   2921] |  -0.658|   -0.658|-533.031| -533.031|    86.98%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
[03/22 02:45:52   2922] |  -0.658|   -0.658|-532.613| -532.613|    86.98%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
[03/22 02:45:53   2923] |  -0.658|   -0.658|-532.556| -532.556|    86.99%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 02:45:53   2923] |  -0.658|   -0.658|-532.512| -532.512|    86.99%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/22 02:45:53   2923] |  -0.658|   -0.658|-532.423| -532.423|    86.99%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/22 02:45:54   2924] |  -0.658|   -0.658|-532.263| -532.263|    86.99%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/D    |
[03/22 02:45:54   2924] |  -0.658|   -0.658|-532.081| -532.081|    86.99%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D    |
[03/22 02:45:54   2924] |  -0.658|   -0.658|-532.074| -532.074|    87.00%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D    |
[03/22 02:45:55   2925] |  -0.658|   -0.658|-532.025| -532.025|    87.01%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_5_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-532.068| -532.068|    87.01%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-532.017| -532.017|    87.02%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-531.967| -531.967|    87.02%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-531.862| -531.862|    87.02%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-531.155| -531.155|    87.03%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-531.097| -531.097|    87.03%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-531.015| -531.015|    87.03%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
[03/22 02:45:56   2926] |  -0.658|   -0.658|-530.938| -530.938|    87.04%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
[03/22 02:45:57   2927] |  -0.658|   -0.658|-530.853| -530.853|    87.04%|   0:00:01.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/22 02:45:57   2927] |  -0.658|   -0.658|-530.845| -530.845|    87.05%|   0:00:00.0| 1456.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/22 02:45:57   2927] |  -0.658|   -0.658|-530.775| -530.775|    87.05%|   0:00:00.0| 1457.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:45:58   2928] |  -0.658|   -0.658|-530.696| -530.696|    87.05%|   0:00:01.0| 1457.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_4_/D    |
[03/22 02:45:58   2928] |  -0.658|   -0.658|-530.628| -530.628|    87.06%|   0:00:00.0| 1457.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/22 02:45:58   2928] |  -0.658|   -0.658|-530.572| -530.572|    87.06%|   0:00:00.0| 1457.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/22 02:45:59   2929] |  -0.658|   -0.658|-530.463| -530.463|    87.06%|   0:00:01.0| 1457.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D    |
[03/22 02:45:59   2929] |  -0.658|   -0.658|-530.483| -530.483|    87.06%|   0:00:00.0| 1457.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_/D    |
[03/22 02:45:59   2929] |  -0.658|   -0.658|-530.326| -530.326|    87.06%|   0:00:00.0| 1457.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D    |
[03/22 02:46:00   2930] |  -0.658|   -0.658|-530.325| -530.325|    87.06%|   0:00:01.0| 1458.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
[03/22 02:46:00   2930] |  -0.658|   -0.658|-530.301| -530.301|    87.07%|   0:00:00.0| 1458.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D    |
[03/22 02:46:00   2930] |  -0.658|   -0.658|-530.301| -530.301|    87.07%|   0:00:00.0| 1458.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/22 02:46:00   2930] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:46:00   2930] 
[03/22 02:46:00   2930] *** Finish Core Optimize Step (cpu=0:00:34.8 real=0:00:35.0 mem=1458.6M) ***
[03/22 02:46:00   2930] 
[03/22 02:46:00   2930] *** Finished Optimize Step Cumulative (cpu=0:00:34.9 real=0:00:35.0 mem=1458.6M) ***
[03/22 02:46:00   2930] ** GigaOpt Optimizer WNS Slack -0.658 TNS Slack -530.301 Density 87.07
[03/22 02:46:00   2930] Placement Snapshot: Density distribution:
[03/22 02:46:00   2930] [1.00 -  +++]: 0 (0.00%)
[03/22 02:46:00   2930] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:46:00   2930] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:46:00   2930] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:46:00   2930] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:46:00   2930] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:46:00   2930] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:46:00   2930] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:46:00   2930] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:46:00   2930] [0.55 - 0.60]: 3 (0.68%)
[03/22 02:46:00   2930] [0.50 - 0.55]: 6 (1.36%)
[03/22 02:46:00   2930] [0.45 - 0.50]: 10 (2.27%)
[03/22 02:46:00   2930] [0.40 - 0.45]: 4 (0.91%)
[03/22 02:46:00   2930] [0.35 - 0.40]: 8 (1.81%)
[03/22 02:46:00   2930] [0.30 - 0.35]: 10 (2.27%)
[03/22 02:46:00   2930] [0.25 - 0.30]: 15 (3.40%)
[03/22 02:46:00   2930] [0.20 - 0.25]: 46 (10.43%)
[03/22 02:46:00   2930] [0.15 - 0.20]: 132 (29.93%)
[03/22 02:46:00   2930] [0.10 - 0.15]: 114 (25.85%)
[03/22 02:46:00   2930] [0.05 - 0.10]: 81 (18.37%)
[03/22 02:46:00   2930] [0.00 - 0.05]: 7 (1.59%)
[03/22 02:46:00   2930] Begin: Area Reclaim Optimization
[03/22 02:46:00   2930] Reclaim Optimization WNS Slack -0.658  TNS Slack -530.301 Density 87.07
[03/22 02:46:00   2930] +----------+---------+--------+--------+------------+--------+
[03/22 02:46:00   2930] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:46:00   2930] +----------+---------+--------+--------+------------+--------+
[03/22 02:46:00   2930] |    87.07%|        -|  -0.658|-530.301|   0:00:00.0| 1458.6M|
[03/22 02:46:02   2932] |    87.00%|       55|  -0.658|-529.860|   0:00:02.0| 1458.6M|
[03/22 02:46:11   2941] |    86.26%|      992|  -0.651|-532.209|   0:00:09.0| 1458.6M|
[03/22 02:46:11   2941] |    86.25%|        3|  -0.651|-532.209|   0:00:00.0| 1458.6M|
[03/22 02:46:11   2941] |    86.25%|        0|  -0.651|-532.209|   0:00:00.0| 1458.6M|
[03/22 02:46:11   2941] +----------+---------+--------+--------+------------+--------+
[03/22 02:46:11   2941] Reclaim Optimization End WNS Slack -0.651  TNS Slack -532.210 Density 86.25
[03/22 02:46:11   2941] 
[03/22 02:46:11   2941] ** Summary: Restruct = 0 Buffer Deletion = 37 Declone = 19 Resize = 741 **
[03/22 02:46:11   2941] --------------------------------------------------------------
[03/22 02:46:11   2941] |                                   | Total     | Sequential |
[03/22 02:46:11   2941] --------------------------------------------------------------
[03/22 02:46:11   2941] | Num insts resized                 |     739  |       0    |
[03/22 02:46:11   2941] | Num insts undone                  |     253  |       0    |
[03/22 02:46:11   2941] | Num insts Downsized               |     739  |       0    |
[03/22 02:46:11   2941] | Num insts Samesized               |       0  |       0    |
[03/22 02:46:11   2941] | Num insts Upsized                 |       0  |       0    |
[03/22 02:46:11   2941] | Num multiple commits+uncommits    |       4  |       -    |
[03/22 02:46:11   2941] --------------------------------------------------------------
[03/22 02:46:11   2941] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:46:11   2941] Layer 3 has 91 constrained nets 
[03/22 02:46:11   2941] Layer 7 has 316 constrained nets 
[03/22 02:46:11   2941] **** End NDR-Layer Usage Statistics ****
[03/22 02:46:11   2941] ** Finished Core Area Reclaim Optimization (cpu = 0:00:11.4) (real = 0:00:11.0) **
[03/22 02:46:12   2941] *** Finished Area Reclaim Optimization (cpu=0:00:11, real=0:00:11, mem=1458.57M, totSessionCpu=0:49:02).
[03/22 02:46:12   2941] Placement Snapshot: Density distribution:
[03/22 02:46:12   2941] [1.00 -  +++]: 0 (0.00%)
[03/22 02:46:12   2941] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:46:12   2941] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:46:12   2941] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:46:12   2941] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:46:12   2941] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:46:12   2941] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:46:12   2941] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:46:12   2941] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:46:12   2941] [0.55 - 0.60]: 3 (0.68%)
[03/22 02:46:12   2941] [0.50 - 0.55]: 6 (1.36%)
[03/22 02:46:12   2941] [0.45 - 0.50]: 10 (2.27%)
[03/22 02:46:12   2941] [0.40 - 0.45]: 4 (0.91%)
[03/22 02:46:12   2941] [0.35 - 0.40]: 8 (1.81%)
[03/22 02:46:12   2941] [0.30 - 0.35]: 11 (2.49%)
[03/22 02:46:12   2941] [0.25 - 0.30]: 18 (4.08%)
[03/22 02:46:12   2941] [0.20 - 0.25]: 53 (12.02%)
[03/22 02:46:12   2941] [0.15 - 0.20]: 144 (32.65%)
[03/22 02:46:12   2941] [0.10 - 0.15]: 126 (28.57%)
[03/22 02:46:12   2941] [0.05 - 0.10]: 51 (11.56%)
[03/22 02:46:12   2941] [0.00 - 0.05]: 2 (0.45%)
[03/22 02:46:12   2942] *** Starting refinePlace (0:49:02 mem=1474.6M) ***
[03/22 02:46:12   2942] Total net bbox length = 4.403e+05 (1.899e+05 2.504e+05) (ext = 2.153e+04)
[03/22 02:46:12   2942] default core: bins with density >  0.75 = 87.2 % ( 422 / 484 )
[03/22 02:46:12   2942] Density distribution unevenness ratio = 4.313%
[03/22 02:46:12   2942] RPlace IncrNP: Rollback Lev = -3
[03/22 02:46:12   2942] RPlace: Density =1.027778, incremental np is triggered.
[03/22 02:46:12   2942] nrCritNet: 1.99% ( 578 / 29031 ) cutoffSlk: -634.0ps stdDelay: 14.2ps
[03/22 02:46:22   2952] default core: bins with density >  0.75 = 88.4 % ( 428 / 484 )
[03/22 02:46:22   2952] Density distribution unevenness ratio = 4.025%
[03/22 02:46:22   2952] RPlace postIncrNP: Density = 1.027778 -> 1.035556.
[03/22 02:46:22   2952] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:46:22   2952] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:46:22   2952] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:46:22   2952] [1.00 - 1.05] :	 4 (0.83%) -> 4 (0.83%)
[03/22 02:46:22   2952] [0.95 - 1.00] :	 54 (11.16%) -> 45 (9.30%)
[03/22 02:46:22   2952] [0.90 - 0.95] :	 132 (27.27%) -> 126 (26.03%)
[03/22 02:46:22   2952] [0.85 - 0.90] :	 151 (31.20%) -> 170 (35.12%)
[03/22 02:46:22   2952] [0.80 - 0.85] :	 53 (10.95%) -> 57 (11.78%)
[03/22 02:46:22   2952] [CPU] RefinePlace/IncrNP (cpu=0:00:10.0, real=0:00:10.0, mem=1498.2MB) @(0:49:02 - 0:49:12).
[03/22 02:46:22   2952] Move report: incrNP moves 21602 insts, mean move: 2.66 um, max move: 85.80 um
[03/22 02:46:22   2952] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_82_0): (230.80, 294.40) --> (250.00, 361.00)
[03/22 02:46:22   2952] Move report: Timing Driven Placement moves 21602 insts, mean move: 2.66 um, max move: 85.80 um
[03/22 02:46:22   2952] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_82_0): (230.80, 294.40) --> (250.00, 361.00)
[03/22 02:46:22   2952] 	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 1498.2MB
[03/22 02:46:22   2952] Starting refinePlace ...
[03/22 02:46:22   2952] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:46:22   2952] default core: bins with density >  0.75 =   82 % ( 397 / 484 )
[03/22 02:46:22   2952] Density distribution unevenness ratio = 4.009%
[03/22 02:46:22   2952]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:46:22   2952] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1498.2MB) @(0:49:12 - 0:49:13).
[03/22 02:46:22   2952] Move report: preRPlace moves 13156 insts, mean move: 0.83 um, max move: 6.40 um
[03/22 02:46:22   2952] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_): (65.20, 262.00) --> (66.20, 256.60)
[03/22 02:46:22   2952] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/22 02:46:22   2952] wireLenOptFixPriorityInst 5016 inst fixed
[03/22 02:46:22   2952] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:46:22   2952] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1498.2MB) @(0:49:13 - 0:49:13).
[03/22 02:46:22   2952] Move report: Detail placement moves 13156 insts, mean move: 0.83 um, max move: 6.40 um
[03/22 02:46:22   2952] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_): (65.20, 262.00) --> (66.20, 256.60)
[03/22 02:46:22   2952] 	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1498.2MB
[03/22 02:46:22   2952] Statistics of distance of Instance movement in refine placement:
[03/22 02:46:22   2952]   maximum (X+Y) =        86.20 um
[03/22 02:46:22   2952]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_82_0) with max move: (230.8, 294.4) -> (250.4, 361)
[03/22 02:46:22   2952]   mean    (X+Y) =         2.76 um
[03/22 02:46:22   2952] Total instances flipped for legalization: 217
[03/22 02:46:22   2952] Summary Report:
[03/22 02:46:22   2952] Instances move: 22077 (out of 27073 movable)
[03/22 02:46:22   2952] Mean displacement: 2.76 um
[03/22 02:46:22   2952] Max displacement: 86.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_82_0) (230.8, 294.4) -> (250.4, 361)
[03/22 02:46:22   2952] 	Length: 18 sites, height: 1 rows, site name: core, cell type: OAI21D4
[03/22 02:46:22   2952] Total instances moved : 22077
[03/22 02:46:22   2952] Total net bbox length = 4.556e+05 (2.070e+05 2.486e+05) (ext = 2.150e+04)
[03/22 02:46:22   2952] Runtime: CPU: 0:00:10.8 REAL: 0:00:10.0 MEM: 1498.2MB
[03/22 02:46:22   2952] [CPU] RefinePlace/total (cpu=0:00:10.8, real=0:00:10.0, mem=1498.2MB) @(0:49:02 - 0:49:13).
[03/22 02:46:22   2952] *** Finished refinePlace (0:49:13 mem=1498.2M) ***
[03/22 02:46:23   2953] Finished re-routing un-routed nets (0:00:00.0 1498.2M)
[03/22 02:46:23   2953] 
[03/22 02:46:23   2953] 
[03/22 02:46:23   2953] Density : 0.8625
[03/22 02:46:23   2953] Max route overflow : 0.0005
[03/22 02:46:23   2953] 
[03/22 02:46:23   2953] 
[03/22 02:46:23   2953] *** Finish Physical Update (cpu=0:00:11.5 real=0:00:11.0 mem=1498.2M) ***
[03/22 02:46:23   2953] ** GigaOpt Optimizer WNS Slack -0.653 TNS Slack -530.268 Density 86.25
[03/22 02:46:23   2953] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:46:23   2953] Layer 3 has 91 constrained nets 
[03/22 02:46:23   2953] Layer 7 has 316 constrained nets 
[03/22 02:46:23   2953] **** End NDR-Layer Usage Statistics ****
[03/22 02:46:23   2953] 
[03/22 02:46:23   2953] *** Finish post-CTS Setup Fixing (cpu=0:01:00 real=0:01:00.0 mem=1498.2M) ***
[03/22 02:46:23   2953] 
[03/22 02:46:23   2953] End: GigaOpt Optimization in TNS mode
[03/22 02:46:23   2953] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:46:23   2953] optDesignOneStep: Leakage Power Flow
[03/22 02:46:23   2953] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:46:23   2953] Begin: GigaOpt Optimization in WNS mode
[03/22 02:46:23   2953] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:46:23   2953] Info: 91 clock nets excluded from IPO operation.
[03/22 02:46:23   2953] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:46:23   2953] #spOpts: N=65 
[03/22 02:46:27   2957] *info: 91 clock nets excluded
[03/22 02:46:27   2957] *info: 2 special nets excluded.
[03/22 02:46:27   2957] *info: 102 no-driver nets excluded.
[03/22 02:46:27   2957] *info: 91 nets with fixed/cover wires excluded.
[03/22 02:46:28   2958] ** GigaOpt Optimizer WNS Slack -0.653 TNS Slack -530.268 Density 86.25
[03/22 02:46:28   2958] Optimizer WNS Pass 0
[03/22 02:46:28   2958] Active Path Group: reg2reg  
[03/22 02:46:28   2958] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:46:28   2958] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:46:28   2958] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:46:28   2958] |  -0.653|   -0.653|-530.268| -530.268|    86.25%|   0:00:00.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 02:46:28   2958] |  -0.639|   -0.639|-529.470| -529.470|    86.26%|   0:00:00.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 02:46:33   2963] |  -0.632|   -0.632|-528.320| -528.320|    86.26%|   0:00:05.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:46:36   2966] |  -0.627|   -0.627|-527.850| -527.850|    86.26%|   0:00:03.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:46:41   2971] |  -0.626|   -0.626|-526.623| -526.623|    86.25%|   0:00:05.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:46:43   2973] |  -0.622|   -0.622|-526.554| -526.554|    86.26%|   0:00:02.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:46:44   2974] |  -0.622|   -0.622|-525.344| -525.344|    86.26%|   0:00:01.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:46:46   2976] |  -0.622|   -0.622|-525.331| -525.331|    86.27%|   0:00:02.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:46:46   2976] |  -0.615|   -0.615|-525.159| -525.159|    86.29%|   0:00:00.0| 1462.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:04   2994] |  -0.615|   -0.615|-524.562| -524.562|    86.30%|   0:00:18.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:05   2995] |  -0.615|   -0.615|-524.375| -524.375|    86.30%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:05   2995] |  -0.615|   -0.615|-524.354| -524.354|    86.30%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:07   2997] |  -0.610|   -0.610|-523.914| -523.914|    86.36%|   0:00:02.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:15   3005] |  -0.610|   -0.610|-522.962| -522.962|    86.37%|   0:00:08.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:16   3006] |  -0.606|   -0.606|-522.689| -522.689|    86.41%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:21   3011] |  -0.606|   -0.606|-521.843| -521.843|    86.41%|   0:00:05.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:22   3012] |  -0.602|   -0.602|-521.377| -521.377|    86.44%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:27   3016] |  -0.602|   -0.602|-520.866| -520.866|    86.44%|   0:00:05.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:27   3017] |  -0.602|   -0.602|-520.776| -520.776|    86.44%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_14_/D   |
[03/22 02:47:28   3018] |  -0.600|   -0.600|-520.485| -520.485|    86.47%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 02:47:28   3018] |  -0.600|   -0.600|-520.268| -520.268|    86.47%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 02:47:28   3018] |  -0.600|   -0.600|-520.250| -520.250|    86.48%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 02:47:30   3020] |  -0.600|   -0.600|-519.833| -519.833|    86.48%|   0:00:02.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:47:32   3022] |  -0.596|   -0.596|-519.634| -519.634|    86.51%|   0:00:02.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/22 02:47:33   3023] |  -0.596|   -0.596|-518.884| -518.884|    86.52%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/22 02:47:33   3023] |  -0.596|   -0.596|-518.872| -518.872|    86.52%|   0:00:00.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_12_/D   |
[03/22 02:47:34   3024] |  -0.594|   -0.594|-518.153| -518.153|    86.53%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:47:35   3024] |  -0.594|   -0.594|-517.515| -517.515|    86.54%|   0:00:01.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:47:41   3031] |  -0.594|   -0.594|-517.405| -517.405|    86.56%|   0:00:06.0| 1464.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:47:47   3037] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:47:47   3037] **INFO: Starting Blocking QThread with 1 CPU
[03/22 02:47:47   3037]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 02:47:47   3037] #################################################################################
[03/22 02:47:47   3037] # Design Stage: PreRoute
[03/22 02:47:47   3037] # Design Name: core
[03/22 02:47:47   3037] # Design Mode: 65nm
[03/22 02:47:47   3037] # Analysis Mode: MMMC Non-OCV 
[03/22 02:47:47   3037] # Parasitics Mode: No SPEF/RCDB
[03/22 02:47:47   3037] # Signoff Settings: SI Off 
[03/22 02:47:47   3037] #################################################################################
[03/22 02:47:47   3037] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:47:47   3037] Calculate delays in BcWc mode...
[03/22 02:47:47   3037] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 02:47:47   3037] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 02:47:47   3037] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 02:47:47   3037] End delay calculation. (MEM=6.32812 CPU=0:00:03.4 REAL=0:00:03.0)
[03/22 02:47:47   3037] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 6.3M) ***
[03/22 02:47:47   3037] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { -196.655 } { -0.189 } { 1392 } { 7014 } } } }
[03/22 02:47:53   3042]  
_______________________________________________________________________
[03/22 02:48:01   3050] skewClock has sized CTS_ccl_BUF_clk_G0_L4_18 (BUFFD16)
[03/22 02:48:01   3050] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_15 (BUFFD16)
[03/22 02:48:01   3050] skewClock has sized CTS_ccl_BUF_clk_G0_L4_24 (BUFFD16)
[03/22 02:48:01   3050] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_23 (BUFFD16)
[03/22 02:48:01   3050] skewClock has sized CTS_ccl_BUF_clk_G0_L4_14 (BUFFD16)
[03/22 02:48:01   3050] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_22 (BUFFD16)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1558_CTS_185 (CKBD6)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1559_CTS_184 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1560_CTS_148 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1561_CTS_147 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC1562_CTS_182 (CKBD1)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1563_CTS_185 (CKBD6)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1564_CTS_186 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1565_CTS_164 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1566_CTS_165 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC1567_CTS_182 (CKBD1)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1568_CTS_184 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1569_CTS_142 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1570_CTS_148 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1571_CTS_175 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1572_CTS_171 (CKBD8)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1573_CTS_186 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/FE_USKC1574_CTS_32 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/FE_USKC1575_CTS_26 (CKBD8)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1576_CTS_142 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1577_CTS_175 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted mac_array_instance/FE_USKC1578_CTS_50 (CKBD16)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1579_CTS_141 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted mac_array_instance/col_idx_4__mac_col_inst/FE_USKC1580_CTS_4 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/FE_USKC1581_CTS_30 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/FE_USKC1582_CTS_31 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/FE_USKC1583_CTS_25 (CKBD8)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/FE_USKC1584_CTS_27 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1585_CTS_171 (CKBD8)
[03/22 02:48:01   3050] skewClock has inserted ofifo_inst/FE_USKC1586_CTS_29 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1587_CTS_146 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1588_CTS_151 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1589_CTS_144 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1590_CTS_167 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1591_CTS_180 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1592_CTS_147 (BUFFD12)
[03/22 02:48:01   3050] skewClock has inserted FE_USKC1593_CTS_170 (BUFFD12)
[03/22 02:48:01   3050] skewClock sized 6 and inserted 36 insts
[03/22 02:48:03   3052] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:03   3052] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:48:03   3052] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:04   3053] |  -0.403|   -0.403|-413.080| -418.814|    86.66%|   0:00:23.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:07   3056] |  -0.401|   -0.401|-413.032| -418.766|    86.66%|   0:00:03.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:07   3056] |  -0.401|   -0.401|-412.990| -418.724|    86.66%|   0:00:00.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:08   3056] |  -0.397|   -0.397|-413.237| -418.972|    86.67%|   0:00:01.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 02:48:09   3058] |  -0.396|   -0.396|-413.434| -419.168|    86.69%|   0:00:01.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 02:48:09   3058] |  -0.396|   -0.396|-413.543| -419.277|    86.69%|   0:00:00.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 02:48:10   3059] |  -0.395|   -0.395|-413.429| -419.163|    86.69%|   0:00:01.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:12   3061] |  -0.395|   -0.395|-414.303| -420.038|    86.69%|   0:00:02.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:13   3062] |  -0.392|   -0.392|-414.327| -420.061|    86.76%|   0:00:01.0| 1501.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_19_/D   |
[03/22 02:48:18   3067] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:25   3074] skewClock has sized FE_USKC1566_CTS_165 (CKBD12)
[03/22 02:48:25   3074] skewClock has sized CTS_ccl_BUF_clk_G0_L4_42 (BUFFD16)
[03/22 02:48:25   3074] skewClock has sized CTS_ccl_BUF_clk_G0_L4_20 (BUFFD12)
[03/22 02:48:25   3074] skewClock has sized CTS_ccl_BUF_clk_G0_L4_23 (BUFFD16)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1676_CTS_184 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC1677_CTS_182 (CKBD1)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1678_CTS_185 (CKBD4)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1679_CTS_185 (CKBD4)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1680_CTS_148 (BUFFD8)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC1681_CTS_145 (CKBD1)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1682_CTS_151 (BUFFD6)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1683_CTS_151 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1684_CTS_157 (CKBD1)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1685_CTS_157 (CKBD1)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1686_CTS_157 (CKBD1)
[03/22 02:48:25   3074] skewClock has inserted mac_array_instance/FE_USKC1687_CTS_52 (CKBD16)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1688_CTS_32 (CKBD8)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1689_CTS_32 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1690_CTS_141 (BUFFD6)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1691_CTS_141 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1692_CTS_142 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1693_CTS_142 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1694_CTS_142 (CKBD16)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1695_CTS_31 (CKBD8)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1696_CTS_31 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1697_CTS_25 (CKBD4)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1698_CTS_25 (CKBD8)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1699_CTS_26 (CKBD4)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1700_CTS_26 (CKBD8)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1701_CTS_30 (BUFFD6)
[03/22 02:48:25   3074] skewClock has inserted ofifo_inst/FE_USKC1702_CTS_30 (BUFFD12)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1703_CTS_171 (BUFFD6)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1704_CTS_171 (CKBD4)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1705_CTS_171 (CKBD8)
[03/22 02:48:25   3074] skewClock has inserted FE_USKC1706_CTS_146 (BUFFD6)
[03/22 02:48:25   3074] skewClock sized 4 and inserted 31 insts
[03/22 02:48:26   3075] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:26   3075] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:48:26   3075] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:29   3078] |  -0.294|   -0.294|-385.215| -403.722|    86.86%|   0:00:16.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:48:30   3079] |  -0.290|   -0.290|-385.061| -403.569|    86.86%|   0:00:01.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/22 02:48:32   3081] |  -0.289|   -0.289|-384.566| -403.073|    86.87%|   0:00:02.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:48:34   3083] |  -0.287|   -0.287|-384.432| -402.940|    86.88%|   0:00:02.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
[03/22 02:48:36   3084] |  -0.286|   -0.286|-383.301| -401.808|    86.88%|   0:00:02.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:37   3086] |  -0.285|   -0.285|-382.719| -401.226|    86.89%|   0:00:01.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:40   3088] |  -0.284|   -0.284|-383.255| -401.762|    86.89%|   0:00:03.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:48:42   3091] |  -0.283|   -0.283|-383.236| -401.743|    86.89%|   0:00:02.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
[03/22 02:48:43   3092] |  -0.283|   -0.283|-378.636| -397.143|    86.89%|   0:00:01.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
[03/22 02:48:45   3093] |  -0.283|   -0.283|-379.349| -397.856|    86.97%|   0:00:02.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
[03/22 02:48:45   3094] |  -0.283|   -0.283|-379.349| -397.856|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_15_/D   |
[03/22 02:48:45   3094] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:45   3094] 
[03/22 02:48:45   3094] *** Finish Core Optimize Step (cpu=0:02:16 real=0:02:17 mem=1523.6M) ***
[03/22 02:48:45   3094] Active Path Group: default 
[03/22 02:48:45   3094] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:45   3094] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:48:45   3094] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:45   3094] |  -0.213|   -0.283| -18.507| -397.856|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[1]                                             |
[03/22 02:48:45   3094] |  -0.195|   -0.283| -17.996| -397.345|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[13]                                            |
[03/22 02:48:45   3094] |  -0.187|   -0.283| -17.910| -397.259|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[17]                                            |
[03/22 02:48:45   3094] |  -0.177|   -0.283| -17.713| -397.062|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[20]                                            |
[03/22 02:48:45   3094] |  -0.168|   -0.283| -17.301| -396.650|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[135]                                           |
[03/22 02:48:45   3094] |  -0.155|   -0.283| -17.075| -396.424|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[45]                                            |
[03/22 02:48:45   3094] |  -0.147|   -0.283| -16.537| -395.886|    86.97%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[121]                                           |
[03/22 02:48:45   3094] |  -0.139|   -0.283| -16.096| -395.445|    86.98%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[114]                                           |
[03/22 02:48:45   3094] |  -0.131|   -0.283| -15.712| -395.061|    86.98%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:48:45   3094] |  -0.123|   -0.283| -15.323| -394.672|    86.98%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[68]                                            |
[03/22 02:48:45   3094] |  -0.115|   -0.283| -14.832| -394.181|    86.99%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[17]                                            |
[03/22 02:48:45   3094] |  -0.108|   -0.283| -13.982| -393.331|    87.01%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[158]                                           |
[03/22 02:48:45   3094] |  -0.101|   -0.283| -13.000| -392.349|    87.03%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[68]                                            |
[03/22 02:48:45   3094] |  -0.100|   -0.283| -12.328| -391.678|    87.05%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:48:45   3094] |  -0.100|   -0.283| -12.303| -391.652|    87.05%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:48:45   3094] |  -0.097|   -0.283| -12.300| -391.649|    87.05%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:48:45   3094] |  -0.097|   -0.283| -12.016| -391.365|    87.06%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:48:45   3094] |  -0.097|   -0.283| -12.016| -391.365|    87.06%|   0:00:00.0| 1523.6M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:48:45   3094] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:48:45   3094] 
[03/22 02:48:45   3094] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1523.6M) ***
[03/22 02:48:45   3094] 
[03/22 02:48:45   3094] *** Finished Optimize Step Cumulative (cpu=0:02:16 real=0:02:17 mem=1523.6M) ***
[03/22 02:48:45   3094] ** GigaOpt Optimizer WNS Slack -0.283 TNS Slack -391.365 Density 87.06
[03/22 02:48:45   3094] Placement Snapshot: Density distribution:
[03/22 02:48:45   3094] [1.00 -  +++]: 0 (0.00%)
[03/22 02:48:45   3094] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:48:45   3094] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:48:45   3094] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:48:45   3094] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:48:45   3094] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:48:45   3094] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:48:45   3094] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:48:45   3094] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:48:45   3094] [0.55 - 0.60]: 2 (0.45%)
[03/22 02:48:45   3094] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:48:45   3094] [0.45 - 0.50]: 9 (2.04%)
[03/22 02:48:45   3094] [0.40 - 0.45]: 5 (1.13%)
[03/22 02:48:45   3094] [0.35 - 0.40]: 6 (1.36%)
[03/22 02:48:45   3094] [0.30 - 0.35]: 7 (1.59%)
[03/22 02:48:45   3094] [0.25 - 0.30]: 15 (3.40%)
[03/22 02:48:45   3094] [0.20 - 0.25]: 37 (8.39%)
[03/22 02:48:45   3094] [0.15 - 0.20]: 150 (34.01%)
[03/22 02:48:45   3094] [0.10 - 0.15]: 142 (32.20%)
[03/22 02:48:45   3094] [0.05 - 0.10]: 42 (9.52%)
[03/22 02:48:45   3094] [0.00 - 0.05]: 14 (3.17%)
[03/22 02:48:45   3094] Begin: Area Reclaim Optimization
[03/22 02:48:46   3095] Reclaim Optimization WNS Slack -0.283  TNS Slack -391.365 Density 87.06
[03/22 02:48:46   3095] +----------+---------+--------+--------+------------+--------+
[03/22 02:48:46   3095] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:48:46   3095] +----------+---------+--------+--------+------------+--------+
[03/22 02:48:46   3095] |    87.06%|        -|  -0.283|-391.365|   0:00:00.0| 1523.6M|
[03/22 02:48:48   3096] |    86.96%|       55|  -0.282|-390.091|   0:00:02.0| 1523.6M|
[03/22 02:48:55   3104] |    86.50%|      703|  -0.280|-390.750|   0:00:07.0| 1523.6M|
[03/22 02:48:55   3104] |    86.50%|       10|  -0.280|-390.750|   0:00:00.0| 1523.6M|
[03/22 02:48:55   3104] |    86.50%|        0|  -0.280|-390.750|   0:00:00.0| 1523.6M|
[03/22 02:48:55   3104] +----------+---------+--------+--------+------------+--------+
[03/22 02:48:55   3104] Reclaim Optimization End WNS Slack -0.280  TNS Slack -390.750 Density 86.50
[03/22 02:48:55   3104] 
[03/22 02:48:55   3104] ** Summary: Restruct = 0 Buffer Deletion = 36 Declone = 21 Resize = 515 **
[03/22 02:48:55   3104] --------------------------------------------------------------
[03/22 02:48:55   3104] |                                   | Total     | Sequential |
[03/22 02:48:55   3104] --------------------------------------------------------------
[03/22 02:48:55   3104] | Num insts resized                 |     505  |       0    |
[03/22 02:48:55   3104] | Num insts undone                  |     198  |       0    |
[03/22 02:48:55   3104] | Num insts Downsized               |     505  |       0    |
[03/22 02:48:55   3104] | Num insts Samesized               |       0  |       0    |
[03/22 02:48:55   3104] | Num insts Upsized                 |       0  |       0    |
[03/22 02:48:55   3104] | Num multiple commits+uncommits    |      10  |       -    |
[03/22 02:48:55   3104] --------------------------------------------------------------
[03/22 02:48:55   3104] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:48:55   3104] Layer 3 has 158 constrained nets 
[03/22 02:48:55   3104] Layer 7 has 289 constrained nets 
[03/22 02:48:55   3104] **** End NDR-Layer Usage Statistics ****
[03/22 02:48:55   3104] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.9) (real = 0:00:10.0) **
[03/22 02:48:55   3104] *** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1523.55M, totSessionCpu=0:51:45).
[03/22 02:48:55   3104] Placement Snapshot: Density distribution:
[03/22 02:48:55   3104] [1.00 -  +++]: 0 (0.00%)
[03/22 02:48:55   3104] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:48:55   3104] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:48:55   3104] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:48:55   3104] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:48:55   3104] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:48:55   3104] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:48:55   3104] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:48:55   3104] [0.60 - 0.65]: 1 (0.23%)
[03/22 02:48:55   3104] [0.55 - 0.60]: 1 (0.23%)
[03/22 02:48:55   3104] [0.50 - 0.55]: 7 (1.59%)
[03/22 02:48:55   3104] [0.45 - 0.50]: 9 (2.04%)
[03/22 02:48:55   3104] [0.40 - 0.45]: 6 (1.36%)
[03/22 02:48:55   3104] [0.35 - 0.40]: 5 (1.13%)
[03/22 02:48:55   3104] [0.30 - 0.35]: 7 (1.59%)
[03/22 02:48:55   3104] [0.25 - 0.30]: 18 (4.08%)
[03/22 02:48:55   3104] [0.20 - 0.25]: 45 (10.20%)
[03/22 02:48:55   3104] [0.15 - 0.20]: 159 (36.05%)
[03/22 02:48:55   3104] [0.10 - 0.15]: 133 (30.16%)
[03/22 02:48:55   3104] [0.05 - 0.10]: 36 (8.16%)
[03/22 02:48:55   3104] [0.00 - 0.05]: 9 (2.04%)
[03/22 02:48:56   3104] *** Starting refinePlace (0:51:45 mem=1539.6M) ***
[03/22 02:48:56   3104] Total net bbox length = 4.591e+05 (2.089e+05 2.501e+05) (ext = 2.160e+04)
[03/22 02:48:56   3104] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:48:56   3104] default core: bins with density >  0.75 =   89 % ( 431 / 484 )
[03/22 02:48:56   3104] Density distribution unevenness ratio = 3.983%
[03/22 02:48:56   3104] RPlace IncrNP: Rollback Lev = -3
[03/22 02:48:56   3104] RPlace: Density =1.113333, incremental np is triggered.
[03/22 02:48:56   3105] nrCritNet: 1.99% ( 583 / 29248 ) cutoffSlk: -293.2ps stdDelay: 14.2ps
[03/22 02:49:04   3113] default core: bins with density >  0.75 = 89.3 % ( 432 / 484 )
[03/22 02:49:04   3113] Density distribution unevenness ratio = 3.890%
[03/22 02:49:04   3113] RPlace postIncrNP: Density = 1.113333 -> 1.001111.
[03/22 02:49:04   3113] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:49:04   3113] [1.10+      ] :	 1 (0.21%) -> 0 (0.00%)
[03/22 02:49:04   3113] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:49:04   3113] [1.00 - 1.05] :	 8 (1.65%) -> 1 (0.21%)
[03/22 02:49:04   3113] [0.95 - 1.00] :	 43 (8.88%) -> 56 (11.57%)
[03/22 02:49:04   3113] [0.90 - 0.95] :	 153 (31.61%) -> 132 (27.27%)
[03/22 02:49:04   3113] [0.85 - 0.90] :	 154 (31.82%) -> 173 (35.74%)
[03/22 02:49:04   3113] [0.80 - 0.85] :	 47 (9.71%) -> 43 (8.88%)
[03/22 02:49:04   3113] [CPU] RefinePlace/IncrNP (cpu=0:00:08.9, real=0:00:08.0, mem=1553.4MB) @(0:51:45 - 0:51:54).
[03/22 02:49:04   3113] Move report: incrNP moves 22210 insts, mean move: 2.28 um, max move: 30.80 um
[03/22 02:49:04   3113] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9478_0): (313.80, 299.80) --> (328.40, 316.00)
[03/22 02:49:04   3113] Move report: Timing Driven Placement moves 22210 insts, mean move: 2.28 um, max move: 30.80 um
[03/22 02:49:05   3113] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9478_0): (313.80, 299.80) --> (328.40, 316.00)
[03/22 02:49:05   3113] 	Runtime: CPU: 0:00:09.0 REAL: 0:00:08.0 MEM: 1553.4MB
[03/22 02:49:05   3113] Starting refinePlace ...
[03/22 02:49:05   3113] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:49:05   3113] default core: bins with density >  0.75 = 83.3 % ( 403 / 484 )
[03/22 02:49:05   3113] Density distribution unevenness ratio = 3.877%
[03/22 02:49:05   3114]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:49:05   3114] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1553.4MB) @(0:51:54 - 0:51:54).
[03/22 02:49:05   3114] Move report: preRPlace moves 14020 insts, mean move: 0.82 um, max move: 6.20 um
[03/22 02:49:05   3114] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_): (125.80, 292.60) --> (123.20, 296.20)
[03/22 02:49:05   3114] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/22 02:49:05   3114] Move report: Detail placement moves 14020 insts, mean move: 0.82 um, max move: 6.20 um
[03/22 02:49:05   3114] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_): (125.80, 292.60) --> (123.20, 296.20)
[03/22 02:49:05   3114] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1553.4MB
[03/22 02:49:05   3114] Statistics of distance of Instance movement in refine placement:
[03/22 02:49:05   3114]   maximum (X+Y) =        30.80 um
[03/22 02:49:05   3114]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9478_0) with max move: (313.8, 299.8) -> (328.4, 316)
[03/22 02:49:05   3114]   mean    (X+Y) =         2.41 um
[03/22 02:49:05   3114] Total instances flipped for legalization: 535
[03/22 02:49:05   3114] Summary Report:
[03/22 02:49:05   3114] Instances move: 22535 (out of 27306 movable)
[03/22 02:49:05   3114] Mean displacement: 2.41 um
[03/22 02:49:05   3114] Max displacement: 30.80 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9478_0) (313.8, 299.8) -> (328.4, 316)
[03/22 02:49:05   3114] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INVD3
[03/22 02:49:05   3114] Total instances moved : 22535
[03/22 02:49:05   3114] Total net bbox length = 4.579e+05 (2.092e+05 2.488e+05) (ext = 2.161e+04)
[03/22 02:49:05   3114] Runtime: CPU: 0:00:09.5 REAL: 0:00:09.0 MEM: 1553.4MB
[03/22 02:49:05   3114] [CPU] RefinePlace/total (cpu=0:00:09.5, real=0:00:09.0, mem=1553.4MB) @(0:51:45 - 0:51:54).
[03/22 02:49:05   3114] *** Finished refinePlace (0:51:54 mem=1553.4M) ***
[03/22 02:49:05   3114] Finished re-routing un-routed nets (0:00:00.0 1553.4M)
[03/22 02:49:05   3114] 
[03/22 02:49:06   3115] 
[03/22 02:49:06   3115] Density : 0.8682
[03/22 02:49:06   3115] Max route overflow : 0.0005
[03/22 02:49:06   3115] 
[03/22 02:49:06   3115] 
[03/22 02:49:06   3115] *** Finish Physical Update (cpu=0:00:10.3 real=0:00:11.0 mem=1553.4M) ***
[03/22 02:49:06   3115] ** GigaOpt Optimizer WNS Slack -0.296 TNS Slack -394.134 Density 86.82
[03/22 02:49:06   3115] Skipped Place ECO bump recovery (WNS opt)
[03/22 02:49:06   3115] Optimizer WNS Pass 1
[03/22 02:49:06   3115] Active Path Group: reg2reg  
[03/22 02:49:06   3115] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:49:06   3115] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:49:06   3115] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:49:06   3115] |  -0.296|   -0.296|-382.118| -394.134|    86.82%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/22 02:49:06   3115] |  -0.287|   -0.287|-380.395| -392.411|    86.82%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:49:10   3119] |  -0.286|   -0.286|-380.096| -392.112|    86.83%|   0:00:04.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:49:10   3119] |  -0.281|   -0.281|-379.462| -391.478|    86.85%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/22 02:49:16   3125] |  -0.277|   -0.277|-374.932| -386.948|    86.85%|   0:00:06.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:49:31   3140] |  -0.275|   -0.275|-369.632| -381.648|    86.88%|   0:00:15.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/22 02:49:41   3150] |  -0.273|   -0.273|-369.568| -381.584|    86.89%|   0:00:10.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/22 02:49:45   3154] |  -0.273|   -0.273|-369.175| -381.191|    86.90%|   0:00:04.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:49:47   3156] |  -0.273|   -0.273|-369.037| -381.053|    86.93%|   0:00:02.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:49:50   3158] |  -0.273|   -0.273|-368.501| -380.518|    86.94%|   0:00:03.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:49:50   3159] |  -0.273|   -0.273|-368.409| -380.425|    86.94%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:50:03   3172] |  -0.272|   -0.272|-366.143| -378.160|    87.05%|   0:00:13.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:50:06   3175] |  -0.272|   -0.272|-365.929| -377.945|    87.06%|   0:00:03.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:50:06   3175] |  -0.272|   -0.272|-365.916| -377.932|    87.06%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:50:06   3175] |  -0.270|   -0.270|-366.802| -378.818|    87.08%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:50:12   3181] |  -0.270|   -0.270|-366.401| -378.417|    87.08%|   0:00:06.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:50:12   3181] |  -0.270|   -0.270|-366.343| -378.359|    87.11%|   0:00:00.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_19_/D   |
[03/22 02:50:21   3190] |  -0.268|   -0.268|-366.296| -378.312|    87.19%|   0:00:09.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 02:50:34   3203] |  -0.268|   -0.268|-364.155| -376.171|    87.21%|   0:00:13.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 02:50:36   3205] |  -0.268|   -0.268|-364.143| -376.160|    87.21%|   0:00:02.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 02:50:53   3222] |  -0.268|   -0.268|-364.004| -376.020|    87.36%|   0:00:17.0| 1553.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/22 02:50:54   3223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:01   3229] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (BUFFD16)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1776_CTS_164 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted FE_USKC1777_CTS_164 (CKBD4)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC1778_CTS_145 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1779_CTS_157 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC1780_CTS_145 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1781_CTS_157 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC1782_CTS_145 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1783_CTS_157 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC1784_CTS_145 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1785_CTS_157 (CKBD2)
[03/22 02:51:01   3229] skewClock has inserted FE_USKC1786_CTS_141 (BUFFD8)
[03/22 02:51:01   3229] skewClock has inserted FE_USKC1787_CTS_141 (BUFFD6)
[03/22 02:51:01   3229] skewClock has inserted FE_USKC1788_CTS_141 (BUFFD6)
[03/22 02:51:01   3229] skewClock has inserted FE_USKC1789_CTS_141 (BUFFD12)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1790_CTS_32 (BUFFD8)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1791_CTS_32 (CKBD4)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1792_CTS_32 (CKBD6)
[03/22 02:51:01   3229] skewClock has inserted FE_USKC1793_CTS_142 (BUFFD12)
[03/22 02:51:01   3229] skewClock has inserted FE_USKC1794_CTS_142 (BUFFD12)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1795_CTS_26 (BUFFD6)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1796_CTS_26 (BUFFD12)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1797_CTS_26 (BUFFD6)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1798_CTS_26 (CKBD8)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1799_CTS_30 (BUFFD8)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1800_CTS_30 (CKBD4)
[03/22 02:51:01   3229] skewClock has inserted ofifo_inst/FE_USKC1801_CTS_30 (BUFFD6)
[03/22 02:51:01   3229] skewClock sized 1 and inserted 26 insts
[03/22 02:51:01   3230] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:01   3230] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:51:01   3230] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:13   3242] |  -0.265|   -0.265|-334.971| -346.987|    87.38%|   0:00:20.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
[03/22 02:51:15   3243] |  -0.265|   -0.265|-334.958| -346.975|    87.47%|   0:00:02.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
[03/22 02:51:20   3249] |  -0.265|   -0.265|-334.820| -346.836|    87.52%|   0:00:05.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
[03/22 02:51:23   3252] |  -0.265|   -0.265|-334.718| -346.734|    87.57%|   0:00:03.0| 1565.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/D   |
[03/22 02:51:23   3252] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC1812_CTS_145 (BUFFD2)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1813_CTS_157 (BUFFD2)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1814_CTS_157 (BUFFD2)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1815_CTS_157 (BUFFD2)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/col_idx_2__fifo_instance/FE_USKC1816_CTS_157 (BUFFD2)
[03/22 02:51:29   3258] skewClock has inserted FE_USKC1817_CTS_141 (BUFFD8)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1818_CTS_25 (BUFFD6)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1819_CTS_25 (CKBD4)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1820_CTS_25 (CKBD4)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1821_CTS_25 (CKBD8)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1822_CTS_31 (BUFFD12)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1823_CTS_31 (CKBD4)
[03/22 02:51:29   3258] skewClock has inserted FE_USKC1824_CTS_146 (CKBD4)
[03/22 02:51:29   3258] skewClock has inserted FE_USKC1825_CTS_146 (BUFFD12)
[03/22 02:51:29   3258] skewClock has inserted FE_USKC1826_CTS_146 (BUFFD12)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1827_CTS_29 (BUFFD6)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1828_CTS_29 (BUFFD12)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1829_CTS_27 (BUFFD6)
[03/22 02:51:29   3258] skewClock has inserted ofifo_inst/FE_USKC1830_CTS_27 (BUFFD12)
[03/22 02:51:29   3258] skewClock has inserted FE_USKC1831_CTS_171 (BUFFD6)
[03/22 02:51:29   3258] skewClock has inserted FE_USKC1832_CTS_171 (CKBD4)
[03/22 02:51:29   3258] skewClock has inserted FE_USKC1833_CTS_171 (BUFFD4)
[03/22 02:51:29   3258] skewClock sized 0 and inserted 22 insts
[03/22 02:51:29   3258] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:29   3258] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:51:29   3258] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:35   3263] |  -0.261|   -0.261|-309.916| -321.932|    87.59%|   0:00:12.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
[03/22 02:51:35   3264] |  -0.261|   -0.261|-309.912| -321.928|    87.59%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
[03/22 02:51:39   3268] |  -0.261|   -0.261|-310.370| -322.386|    87.70%|   0:00:04.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
[03/22 02:51:39   3268] |  -0.261|   -0.261|-310.370| -322.386|    87.70%|   0:00:00.0| 1561.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_19_/D   |
[03/22 02:51:39   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:39   3268] 
[03/22 02:51:39   3268] *** Finish Core Optimize Step (cpu=0:02:33 real=0:02:33 mem=1561.5M) ***
[03/22 02:51:39   3268] Active Path Group: default 
[03/22 02:51:39   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:39   3268] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:51:39   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:39   3268] |  -0.097|   -0.261| -12.016| -322.386|    87.70%|   0:00:00.0| 1561.5M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:51:39   3268] |  -0.097|   -0.261| -12.016| -322.386|    87.70%|   0:00:00.0| 1561.5M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:51:39   3268] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:51:39   3268] 
[03/22 02:51:39   3268] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1561.5M) ***
[03/22 02:51:39   3268] 
[03/22 02:51:39   3268] *** Finished Optimize Step Cumulative (cpu=0:02:33 real=0:02:33 mem=1561.5M) ***
[03/22 02:51:39   3268] ** GigaOpt Optimizer WNS Slack -0.261 TNS Slack -322.386 Density 87.70
[03/22 02:51:39   3268] Placement Snapshot: Density distribution:
[03/22 02:51:39   3268] [1.00 -  +++]: 0 (0.00%)
[03/22 02:51:39   3268] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:51:39   3268] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:51:39   3268] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:51:39   3268] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:51:39   3268] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:51:39   3268] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:51:39   3268] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:51:39   3268] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:51:39   3268] [0.55 - 0.60]: 2 (0.45%)
[03/22 02:51:39   3268] [0.50 - 0.55]: 6 (1.36%)
[03/22 02:51:39   3268] [0.45 - 0.50]: 10 (2.27%)
[03/22 02:51:39   3268] [0.40 - 0.45]: 4 (0.91%)
[03/22 02:51:39   3268] [0.35 - 0.40]: 6 (1.36%)
[03/22 02:51:39   3268] [0.30 - 0.35]: 5 (1.13%)
[03/22 02:51:39   3268] [0.25 - 0.30]: 14 (3.17%)
[03/22 02:51:39   3268] [0.20 - 0.25]: 35 (7.94%)
[03/22 02:51:39   3268] [0.15 - 0.20]: 137 (31.07%)
[03/22 02:51:39   3268] [0.10 - 0.15]: 141 (31.97%)
[03/22 02:51:39   3268] [0.05 - 0.10]: 62 (14.06%)
[03/22 02:51:39   3268] [0.00 - 0.05]: 14 (3.17%)
[03/22 02:51:39   3268] Begin: Area Reclaim Optimization
[03/22 02:51:40   3268] Reclaim Optimization WNS Slack -0.261  TNS Slack -322.386 Density 87.70
[03/22 02:51:40   3268] +----------+---------+--------+--------+------------+--------+
[03/22 02:51:40   3268] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:51:40   3268] +----------+---------+--------+--------+------------+--------+
[03/22 02:51:40   3268] |    87.70%|        -|  -0.261|-322.386|   0:00:00.0| 1561.5M|
[03/22 02:51:41   3270] |    87.66%|       25|  -0.261|-322.211|   0:00:01.0| 1561.5M|
[03/22 02:51:48   3277] |    87.29%|      586|  -0.258|-321.167|   0:00:07.0| 1561.5M|
[03/22 02:51:48   3277] |    87.29%|        4|  -0.258|-321.167|   0:00:00.0| 1561.5M|
[03/22 02:51:48   3277] |    87.29%|        0|  -0.258|-321.167|   0:00:00.0| 1561.5M|
[03/22 02:51:49   3277] +----------+---------+--------+--------+------------+--------+
[03/22 02:51:49   3277] Reclaim Optimization End WNS Slack -0.258  TNS Slack -321.167 Density 87.29
[03/22 02:51:49   3277] 
[03/22 02:51:49   3277] ** Summary: Restruct = 0 Buffer Deletion = 16 Declone = 10 Resize = 418 **
[03/22 02:51:49   3277] --------------------------------------------------------------
[03/22 02:51:49   3277] |                                   | Total     | Sequential |
[03/22 02:51:49   3277] --------------------------------------------------------------
[03/22 02:51:49   3277] | Num insts resized                 |     414  |       0    |
[03/22 02:51:49   3277] | Num insts undone                  |     172  |       0    |
[03/22 02:51:49   3277] | Num insts Downsized               |     414  |       0    |
[03/22 02:51:49   3277] | Num insts Samesized               |       0  |       0    |
[03/22 02:51:49   3277] | Num insts Upsized                 |       0  |       0    |
[03/22 02:51:49   3277] | Num multiple commits+uncommits    |       4  |       -    |
[03/22 02:51:49   3277] --------------------------------------------------------------
[03/22 02:51:49   3277] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:51:49   3277] Layer 3 has 206 constrained nets 
[03/22 02:51:49   3277] Layer 7 has 293 constrained nets 
[03/22 02:51:49   3277] **** End NDR-Layer Usage Statistics ****
[03/22 02:51:49   3277] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.3) (real = 0:00:10.0) **
[03/22 02:51:49   3277] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=1561.48M, totSessionCpu=0:54:38).
[03/22 02:51:49   3277] Placement Snapshot: Density distribution:
[03/22 02:51:49   3277] [1.00 -  +++]: 0 (0.00%)
[03/22 02:51:49   3277] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:51:49   3277] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:51:49   3277] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:51:49   3277] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:51:49   3277] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:51:49   3277] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:51:49   3277] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:51:49   3277] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:51:49   3277] [0.55 - 0.60]: 2 (0.45%)
[03/22 02:51:49   3277] [0.50 - 0.55]: 6 (1.36%)
[03/22 02:51:49   3277] [0.45 - 0.50]: 10 (2.27%)
[03/22 02:51:49   3277] [0.40 - 0.45]: 4 (0.91%)
[03/22 02:51:49   3277] [0.35 - 0.40]: 6 (1.36%)
[03/22 02:51:49   3277] [0.30 - 0.35]: 5 (1.13%)
[03/22 02:51:49   3277] [0.25 - 0.30]: 15 (3.40%)
[03/22 02:51:49   3277] [0.20 - 0.25]: 37 (8.39%)
[03/22 02:51:49   3277] [0.15 - 0.20]: 143 (32.43%)
[03/22 02:51:49   3277] [0.10 - 0.15]: 146 (33.11%)
[03/22 02:51:49   3277] [0.05 - 0.10]: 51 (11.56%)
[03/22 02:51:49   3277] [0.00 - 0.05]: 11 (2.49%)
[03/22 02:51:49   3278] *** Starting refinePlace (0:54:38 mem=1561.5M) ***
[03/22 02:51:49   3278] Total net bbox length = 4.603e+05 (2.101e+05 2.503e+05) (ext = 2.161e+04)
[03/22 02:51:49   3278] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:51:49   3278] default core: bins with density >  0.75 = 89.9 % ( 435 / 484 )
[03/22 02:51:49   3278] Density distribution unevenness ratio = 3.908%
[03/22 02:51:49   3278] RPlace IncrNP: Rollback Lev = -3
[03/22 02:51:49   3278] RPlace: Density =1.072222, incremental np is triggered.
[03/22 02:51:49   3278] nrCritNet: 1.92% ( 567 / 29460 ) cutoffSlk: -273.1ps stdDelay: 14.2ps
[03/22 02:52:00   3289] default core: bins with density >  0.75 = 91.9 % ( 445 / 484 )
[03/22 02:52:00   3289] Density distribution unevenness ratio = 3.378%
[03/22 02:52:00   3289] RPlace postIncrNP: Density = 1.072222 -> 1.016667.
[03/22 02:52:00   3289] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:52:00   3289] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:52:00   3289] [1.05 - 1.10] :	 3 (0.62%) -> 0 (0.00%)
[03/22 02:52:00   3289] [1.00 - 1.05] :	 7 (1.45%) -> 2 (0.41%)
[03/22 02:52:00   3289] [0.95 - 1.00] :	 58 (11.98%) -> 49 (10.12%)
[03/22 02:52:00   3289] [0.90 - 0.95] :	 150 (30.99%) -> 143 (29.55%)
[03/22 02:52:00   3289] [0.85 - 0.90] :	 159 (32.85%) -> 176 (36.36%)
[03/22 02:52:00   3289] [0.80 - 0.85] :	 38 (7.85%) -> 53 (10.95%)
[03/22 02:52:00   3289] [CPU] RefinePlace/IncrNP (cpu=0:00:11.5, real=0:00:11.0, mem=1575.5MB) @(0:54:38 - 0:54:50).
[03/22 02:52:00   3289] Move report: incrNP moves 25297 insts, mean move: 3.38 um, max move: 43.00 um
[03/22 02:52:00   3289] 	Max move on inst (FE_USKC1793_CTS_142): (273.40, 62.20) --> (257.40, 35.20)
[03/22 02:52:00   3289] Move report: Timing Driven Placement moves 25297 insts, mean move: 3.38 um, max move: 43.00 um
[03/22 02:52:00   3289] 	Max move on inst (FE_USKC1793_CTS_142): (273.40, 62.20) --> (257.40, 35.20)
[03/22 02:52:00   3289] 	Runtime: CPU: 0:00:11.5 REAL: 0:00:11.0 MEM: 1575.5MB
[03/22 02:52:00   3289] Starting refinePlace ...
[03/22 02:52:00   3289] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:52:00   3289] default core: bins with density >  0.75 = 85.3 % ( 413 / 484 )
[03/22 02:52:00   3289] Density distribution unevenness ratio = 3.369%
[03/22 02:52:01   3290]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:52:01   3290] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1575.5MB) @(0:54:50 - 0:54:50).
[03/22 02:52:01   3290] Move report: preRPlace moves 14990 insts, mean move: 0.84 um, max move: 8.00 um
[03/22 02:52:01   3290] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1355): (288.20, 254.80) --> (292.60, 251.20)
[03/22 02:52:01   3290] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 02:52:01   3290] Move report: Detail placement moves 14990 insts, mean move: 0.84 um, max move: 8.00 um
[03/22 02:52:01   3290] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1355): (288.20, 254.80) --> (292.60, 251.20)
[03/22 02:52:01   3290] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1575.5MB
[03/22 02:52:01   3290] Statistics of distance of Instance movement in refine placement:
[03/22 02:52:01   3290]   maximum (X+Y) =        43.60 um
[03/22 02:52:01   3290]   inst (FE_USKC1793_CTS_142) with max move: (273.4, 62.2) -> (256.8, 35.2)
[03/22 02:52:01   3290]   mean    (X+Y) =         3.50 um
[03/22 02:52:01   3290] Total instances flipped for legalization: 13
[03/22 02:52:01   3290] Summary Report:
[03/22 02:52:01   3290] Instances move: 25511 (out of 27523 movable)
[03/22 02:52:01   3290] Mean displacement: 3.50 um
[03/22 02:52:01   3290] Max displacement: 43.60 um (Instance: FE_USKC1793_CTS_142) (273.4, 62.2) -> (256.8, 35.2)
[03/22 02:52:01   3290] 	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
[03/22 02:52:01   3290] Total instances moved : 25511
[03/22 02:52:01   3290] Total net bbox length = 4.594e+05 (2.101e+05 2.493e+05) (ext = 2.121e+04)
[03/22 02:52:01   3290] Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 1575.5MB
[03/22 02:52:01   3290] [CPU] RefinePlace/total (cpu=0:00:12.0, real=0:00:12.0, mem=1575.5MB) @(0:54:38 - 0:54:50).
[03/22 02:52:01   3290] *** Finished refinePlace (0:54:50 mem=1575.5M) ***
[03/22 02:52:01   3290] Finished re-routing un-routed nets (0:00:00.1 1575.5M)
[03/22 02:52:01   3290] 
[03/22 02:52:02   3291] 
[03/22 02:52:02   3291] Density : 0.8743
[03/22 02:52:02   3291] Max route overflow : 0.0005
[03/22 02:52:02   3291] 
[03/22 02:52:02   3291] 
[03/22 02:52:02   3291] *** Finish Physical Update (cpu=0:00:13.3 real=0:00:13.0 mem=1575.5M) ***
[03/22 02:52:02   3291] ** GigaOpt Optimizer WNS Slack -0.288 TNS Slack -326.050 Density 87.43
[03/22 02:52:02   3291] Skipped Place ECO bump recovery (WNS opt)
[03/22 02:52:02   3291] Optimizer WNS Pass 2
[03/22 02:52:02   3291] Active Path Group: reg2reg  
[03/22 02:52:02   3291] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:52:02   3291] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:52:02   3291] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:52:02   3291] |  -0.288|   -0.288|-314.051| -326.050|    87.43%|   0:00:00.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:52:03   3292] |  -0.279|   -0.279|-314.000| -325.998|    87.43%|   0:00:01.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:52:04   3293] |  -0.273|   -0.273|-313.467| -325.466|    87.44%|   0:00:01.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/22 02:52:05   3294] |  -0.269|   -0.269|-313.101| -325.100|    87.44%|   0:00:01.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 02:52:08   3297] |  -0.263|   -0.263|-312.229| -324.228|    87.45%|   0:00:03.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:52:15   3303] |  -0.259|   -0.259|-311.523| -323.522|    87.45%|   0:00:07.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:52:28   3317] |  -0.259|   -0.259|-312.213| -324.212|    87.47%|   0:00:13.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:52:30   3319] |  -0.259|   -0.259|-309.157| -321.156|    87.47%|   0:00:02.0| 1575.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:52:30   3319] |  -0.257|   -0.257|-309.267| -321.266|    87.50%|   0:00:00.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 02:52:44   3333] |  -0.257|   -0.257|-309.173| -321.172|    87.52%|   0:00:14.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 02:52:46   3335] |  -0.256|   -0.256|-309.053| -321.052|    87.56%|   0:00:02.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:52:52   3340] |  -0.256|   -0.256|-308.630| -320.629|    87.57%|   0:00:06.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:52:54   3342] |  -0.254|   -0.254|-308.380| -320.379|    87.59%|   0:00:02.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:04   3353] |  -0.254|   -0.254|-297.338| -309.337|    87.60%|   0:00:10.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:04   3353] |  -0.254|   -0.254|-297.150| -309.149|    87.61%|   0:00:00.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:06   3355] |  -0.254|   -0.254|-296.814| -308.813|    87.68%|   0:00:02.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:08   3357] |  -0.254|   -0.254|-296.757| -308.755|    87.69%|   0:00:02.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:23   3372] |  -0.254|   -0.254|-296.589| -308.588|    87.72%|   0:00:15.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:26   3375] |  -0.254|   -0.254|-296.501| -308.500|    87.77%|   0:00:03.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:26   3375] |  -0.254|   -0.254|-296.499| -308.497|    87.77%|   0:00:00.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:27   3376] |  -0.254|   -0.254|-296.465| -308.464|    87.77%|   0:00:01.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:29   3378] |  -0.254|   -0.254|-296.433| -308.431|    87.79%|   0:00:02.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:30   3379] |  -0.254|   -0.254|-296.433| -308.432|    87.80%|   0:00:01.0| 1569.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/22 02:53:30   3379] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:53:30   3379] 
[03/22 02:53:30   3379] *** Finish Core Optimize Step (cpu=0:01:28 real=0:01:28 mem=1569.1M) ***
[03/22 02:53:30   3379] Active Path Group: default 
[03/22 02:53:30   3379] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:53:30   3379] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:53:30   3379] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:53:30   3379] |  -0.097|   -0.254| -11.999| -308.432|    87.80%|   0:00:00.0| 1569.1M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:53:30   3379] |  -0.097|   -0.254| -11.999| -308.432|    87.80%|   0:00:00.0| 1569.1M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:53:30   3379] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:53:30   3379] 
[03/22 02:53:30   3379] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1569.1M) ***
[03/22 02:53:30   3379] 
[03/22 02:53:30   3379] *** Finished Optimize Step Cumulative (cpu=0:01:28 real=0:01:28 mem=1569.1M) ***
[03/22 02:53:30   3379] ** GigaOpt Optimizer WNS Slack -0.254 TNS Slack -308.432 Density 87.80
[03/22 02:53:30   3379] Placement Snapshot: Density distribution:
[03/22 02:53:30   3379] [1.00 -  +++]: 0 (0.00%)
[03/22 02:53:30   3379] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:53:30   3379] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:53:30   3379] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:53:30   3379] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:53:30   3379] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:53:30   3379] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:53:30   3379] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:53:30   3379] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:53:30   3379] [0.55 - 0.60]: 2 (0.45%)
[03/22 02:53:30   3379] [0.50 - 0.55]: 4 (0.91%)
[03/22 02:53:30   3379] [0.45 - 0.50]: 4 (0.91%)
[03/22 02:53:30   3379] [0.40 - 0.45]: 6 (1.36%)
[03/22 02:53:30   3379] [0.35 - 0.40]: 4 (0.91%)
[03/22 02:53:30   3379] [0.30 - 0.35]: 4 (0.91%)
[03/22 02:53:30   3379] [0.25 - 0.30]: 8 (1.81%)
[03/22 02:53:30   3379] [0.20 - 0.25]: 35 (7.94%)
[03/22 02:53:30   3379] [0.15 - 0.20]: 175 (39.68%)
[03/22 02:53:30   3379] [0.10 - 0.15]: 128 (29.02%)
[03/22 02:53:30   3379] [0.05 - 0.10]: 61 (13.83%)
[03/22 02:53:30   3379] [0.00 - 0.05]: 5 (1.13%)
[03/22 02:53:30   3379] Begin: Area Reclaim Optimization
[03/22 02:53:31   3379] Reclaim Optimization WNS Slack -0.254  TNS Slack -308.432 Density 87.80
[03/22 02:53:31   3379] +----------+---------+--------+--------+------------+--------+
[03/22 02:53:31   3379] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:53:31   3379] +----------+---------+--------+--------+------------+--------+
[03/22 02:53:31   3379] |    87.80%|        -|  -0.254|-308.432|   0:00:00.0| 1569.1M|
[03/22 02:53:32   3381] |    87.77%|       12|  -0.254|-308.069|   0:00:01.0| 1569.1M|
[03/22 02:53:39   3388] |    87.55%|      436|  -0.252|-309.009|   0:00:07.0| 1569.1M|
[03/22 02:53:39   3388] |    87.55%|        1|  -0.252|-309.009|   0:00:00.0| 1569.1M|
[03/22 02:53:39   3388] |    87.55%|        0|  -0.252|-309.009|   0:00:00.0| 1569.1M|
[03/22 02:53:39   3388] +----------+---------+--------+--------+------------+--------+
[03/22 02:53:39   3388] Reclaim Optimization End WNS Slack -0.252  TNS Slack -309.009 Density 87.55
[03/22 02:53:39   3388] 
[03/22 02:53:39   3388] ** Summary: Restruct = 0 Buffer Deletion = 8 Declone = 4 Resize = 255 **
[03/22 02:53:39   3388] --------------------------------------------------------------
[03/22 02:53:39   3388] |                                   | Total     | Sequential |
[03/22 02:53:39   3388] --------------------------------------------------------------
[03/22 02:53:39   3388] | Num insts resized                 |     254  |       0    |
[03/22 02:53:39   3388] | Num insts undone                  |     182  |       0    |
[03/22 02:53:39   3388] | Num insts Downsized               |     254  |       0    |
[03/22 02:53:39   3388] | Num insts Samesized               |       0  |       0    |
[03/22 02:53:39   3388] | Num insts Upsized                 |       0  |       0    |
[03/22 02:53:39   3388] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 02:53:39   3388] --------------------------------------------------------------
[03/22 02:53:39   3388] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:53:39   3388] Layer 3 has 206 constrained nets 
[03/22 02:53:39   3388] Layer 7 has 287 constrained nets 
[03/22 02:53:39   3388] **** End NDR-Layer Usage Statistics ****
[03/22 02:53:39   3388] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.0) (real = 0:00:09.0) **
[03/22 02:53:39   3388] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:09, mem=1561.48M, totSessionCpu=0:56:29).
[03/22 02:53:39   3388] Placement Snapshot: Density distribution:
[03/22 02:53:39   3388] [1.00 -  +++]: 0 (0.00%)
[03/22 02:53:39   3388] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:53:39   3388] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:53:39   3388] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:53:39   3388] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:53:39   3388] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:53:39   3388] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:53:39   3388] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:53:39   3388] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:53:39   3388] [0.55 - 0.60]: 2 (0.45%)
[03/22 02:53:39   3388] [0.50 - 0.55]: 4 (0.91%)
[03/22 02:53:39   3388] [0.45 - 0.50]: 4 (0.91%)
[03/22 02:53:39   3388] [0.40 - 0.45]: 6 (1.36%)
[03/22 02:53:39   3388] [0.35 - 0.40]: 5 (1.13%)
[03/22 02:53:39   3388] [0.30 - 0.35]: 4 (0.91%)
[03/22 02:53:39   3388] [0.25 - 0.30]: 7 (1.59%)
[03/22 02:53:39   3388] [0.20 - 0.25]: 37 (8.39%)
[03/22 02:53:39   3388] [0.15 - 0.20]: 177 (40.14%)
[03/22 02:53:39   3388] [0.10 - 0.15]: 128 (29.02%)
[03/22 02:53:39   3388] [0.05 - 0.10]: 61 (13.83%)
[03/22 02:53:39   3388] [0.00 - 0.05]: 1 (0.23%)
[03/22 02:53:39   3388] *** Starting refinePlace (0:56:29 mem=1561.5M) ***
[03/22 02:53:39   3388] Total net bbox length = 4.603e+05 (2.105e+05 2.498e+05) (ext = 2.121e+04)
[03/22 02:53:39   3388] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:53:39   3388] default core: bins with density >  0.75 = 91.7 % ( 444 / 484 )
[03/22 02:53:39   3388] Density distribution unevenness ratio = 3.280%
[03/22 02:53:39   3388] RPlace IncrNP: Rollback Lev = -3
[03/22 02:53:39   3388] RPlace: Density =1.021111, incremental np is triggered.
[03/22 02:53:40   3389] nrCritNet: 1.99% ( 589 / 29530 ) cutoffSlk: -267.5ps stdDelay: 14.2ps
[03/22 02:53:48   3397] default core: bins with density >  0.75 = 90.7 % ( 439 / 484 )
[03/22 02:53:48   3397] Density distribution unevenness ratio = 3.407%
[03/22 02:53:48   3397] RPlace postIncrNP: Density = 1.021111 -> 1.012222.
[03/22 02:53:48   3397] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:53:48   3397] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:53:48   3397] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:53:48   3397] [1.00 - 1.05] :	 2 (0.41%) -> 1 (0.21%)
[03/22 02:53:48   3397] [0.95 - 1.00] :	 61 (12.60%) -> 53 (10.95%)
[03/22 02:53:48   3397] [0.90 - 0.95] :	 127 (26.24%) -> 147 (30.37%)
[03/22 02:53:48   3397] [0.85 - 0.90] :	 192 (39.67%) -> 168 (34.71%)
[03/22 02:53:48   3397] [0.80 - 0.85] :	 47 (9.71%) -> 55 (11.36%)
[03/22 02:53:48   3397] [CPU] RefinePlace/IncrNP (cpu=0:00:08.5, real=0:00:09.0, mem=1574.7MB) @(0:56:29 - 0:56:37).
[03/22 02:53:48   3397] Move report: incrNP moves 20252 insts, mean move: 1.79 um, max move: 22.00 um
[03/22 02:53:48   3397] 	Max move on inst (mac_array_instance/FE_USKC1578_CTS_50): (258.00, 292.60) --> (241.40, 287.20)
[03/22 02:53:48   3397] Move report: Timing Driven Placement moves 20252 insts, mean move: 1.79 um, max move: 22.00 um
[03/22 02:53:48   3397] 	Max move on inst (mac_array_instance/FE_USKC1578_CTS_50): (258.00, 292.60) --> (241.40, 287.20)
[03/22 02:53:48   3397] 	Runtime: CPU: 0:00:08.5 REAL: 0:00:09.0 MEM: 1574.7MB
[03/22 02:53:48   3397] Starting refinePlace ...
[03/22 02:53:48   3397] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:53:48   3397] default core: bins with density >  0.75 = 85.1 % ( 412 / 484 )
[03/22 02:53:48   3397] Density distribution unevenness ratio = 3.401%
[03/22 02:53:48   3397]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:53:48   3397] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1574.7MB) @(0:56:37 - 0:56:38).
[03/22 02:53:48   3397] Move report: preRPlace moves 13653 insts, mean move: 0.82 um, max move: 8.80 um
[03/22 02:53:48   3397] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U847): (315.40, 121.60) --> (318.80, 116.20)
[03/22 02:53:48   3397] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/22 02:53:48   3397] wireLenOptFixPriorityInst 5026 inst fixed
[03/22 02:53:48   3397] Placement tweakage begins.
[03/22 02:53:49   3398] wire length = 5.520e+05
[03/22 02:53:50   3399] wire length = 5.304e+05
[03/22 02:53:50   3399] Placement tweakage ends.
[03/22 02:53:50   3399] Move report: tweak moves 4796 insts, mean move: 1.74 um, max move: 10.00 um
[03/22 02:53:50   3399] 	Max move on inst (FE_OCPC1476_array_out_106_): (297.80, 361.00) --> (287.80, 361.00)
[03/22 02:53:50   3399] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:02.0, mem=1574.7MB) @(0:56:38 - 0:56:40).
[03/22 02:53:50   3399] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:53:50   3399] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1574.7MB) @(0:56:40 - 0:56:40).
[03/22 02:53:50   3399] Move report: Detail placement moves 15187 insts, mean move: 1.11 um, max move: 9.00 um
[03/22 02:53:50   3399] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6127_0): (52.20, 287.20) --> (61.20, 287.20)
[03/22 02:53:50   3399] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1574.7MB
[03/22 02:53:50   3399] Statistics of distance of Instance movement in refine placement:
[03/22 02:53:50   3399]   maximum (X+Y) =        22.20 um
[03/22 02:53:50   3399]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9922_0) with max move: (135.8, 373.6) -> (120.8, 380.8)
[03/22 02:53:50   3399]   mean    (X+Y) =         2.02 um
[03/22 02:53:50   3399] Total instances flipped for WireLenOpt: 2634
[03/22 02:53:50   3399] Total instances flipped, including legalization: 2927
[03/22 02:53:50   3399] Summary Report:
[03/22 02:53:50   3399] Instances move: 21897 (out of 27594 movable)
[03/22 02:53:50   3399] Mean displacement: 2.02 um
[03/22 02:53:50   3399] Max displacement: 22.20 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_9922_0) (135.8, 373.6) -> (120.8, 380.8)
[03/22 02:53:50   3399] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/22 02:53:50   3399] Total instances moved : 21897
[03/22 02:53:50   3399] Total net bbox length = 4.376e+05 (1.877e+05 2.499e+05) (ext = 2.110e+04)
[03/22 02:53:50   3399] Runtime: CPU: 0:00:11.0 REAL: 0:00:11.0 MEM: 1574.7MB
[03/22 02:53:50   3399] [CPU] RefinePlace/total (cpu=0:00:11.0, real=0:00:11.0, mem=1574.7MB) @(0:56:29 - 0:56:40).
[03/22 02:53:50   3399] *** Finished refinePlace (0:56:40 mem=1574.7M) ***
[03/22 02:53:50   3400] Finished re-routing un-routed nets (0:00:00.0 1574.7M)
[03/22 02:53:50   3400] 
[03/22 02:53:51   3400] 
[03/22 02:53:51   3400] Density : 0.8755
[03/22 02:53:51   3400] Max route overflow : 0.0005
[03/22 02:53:51   3400] 
[03/22 02:53:51   3400] 
[03/22 02:53:51   3400] *** Finish Physical Update (cpu=0:00:11.9 real=0:00:12.0 mem=1574.7M) ***
[03/22 02:53:51   3401] ** GigaOpt Optimizer WNS Slack -0.263 TNS Slack -310.880 Density 87.55
[03/22 02:53:51   3401] Recovering Place ECO bump
[03/22 02:53:52   3401] Active Path Group: reg2reg  
[03/22 02:53:52   3401] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:53:52   3401] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:53:52   3401] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:53:52   3401] |  -0.263|   -0.263|-298.895| -310.880|    87.55%|   0:00:00.0| 1574.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 02:54:02   3411] |  -0.260|   -0.260|-298.377| -310.362|    87.58%|   0:00:10.0| 1563.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/22 02:54:02   3411] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:54:02   3411] 
[03/22 02:54:02   3411] *** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:10.0 mem=1563.3M) ***
[03/22 02:54:02   3411] Active Path Group: default 
[03/22 02:54:02   3412] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:54:02   3412] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:54:02   3412] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:54:02   3412] |  -0.097|   -0.260| -11.985| -310.362|    87.58%|   0:00:00.0| 1563.3M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:54:02   3412] |  -0.097|   -0.260| -11.985| -310.362|    87.58%|   0:00:00.0| 1563.3M|   WC_VIEW|  default| out[43]                                            |
[03/22 02:54:02   3412] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:54:02   3412] 
[03/22 02:54:02   3412] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1563.3M) ***
[03/22 02:54:02   3412] 
[03/22 02:54:02   3412] *** Finished Optimize Step Cumulative (cpu=0:00:10.9 real=0:00:10.0 mem=1563.3M) ***
[03/22 02:54:03   3412] *** Starting refinePlace (0:56:52 mem=1563.3M) ***
[03/22 02:54:03   3412] Total net bbox length = 4.378e+05 (1.878e+05 2.500e+05) (ext = 2.110e+04)
[03/22 02:54:03   3412] Starting refinePlace ...
[03/22 02:54:03   3412] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:54:03   3412] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:54:03   3412] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1563.3MB) @(0:56:52 - 0:56:53).
[03/22 02:54:03   3412] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:54:03   3412] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1563.3MB
[03/22 02:54:03   3412] Statistics of distance of Instance movement in refine placement:
[03/22 02:54:03   3412]   maximum (X+Y) =         0.00 um
[03/22 02:54:03   3412]   mean    (X+Y) =         0.00 um
[03/22 02:54:03   3412] Summary Report:
[03/22 02:54:03   3412] Instances move: 0 (out of 27613 movable)
[03/22 02:54:03   3412] Mean displacement: 0.00 um
[03/22 02:54:03   3412] Max displacement: 0.00 um 
[03/22 02:54:03   3412] Total instances moved : 0
[03/22 02:54:03   3412] Total net bbox length = 4.378e+05 (1.878e+05 2.500e+05) (ext = 2.110e+04)
[03/22 02:54:03   3412] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1563.3MB
[03/22 02:54:03   3412] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1563.3MB) @(0:56:52 - 0:56:53).
[03/22 02:54:03   3412] *** Finished refinePlace (0:56:53 mem=1563.3M) ***
[03/22 02:54:03   3412] Finished re-routing un-routed nets (0:00:00.0 1563.3M)
[03/22 02:54:03   3412] 
[03/22 02:54:03   3412] 
[03/22 02:54:03   3412] Density : 0.8758
[03/22 02:54:03   3412] Max route overflow : 0.0005
[03/22 02:54:03   3412] 
[03/22 02:54:03   3412] 
[03/22 02:54:03   3412] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1563.3M) ***
[03/22 02:54:03   3413] ** GigaOpt Optimizer WNS Slack -0.260 TNS Slack -310.362 Density 87.58
[03/22 02:54:03   3413] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:54:03   3413] Layer 3 has 206 constrained nets 
[03/22 02:54:03   3413] Layer 7 has 287 constrained nets 
[03/22 02:54:03   3413] **** End NDR-Layer Usage Statistics ****
[03/22 02:54:03   3413] 
[03/22 02:54:03   3413] *** Finish post-CTS Setup Fixing (cpu=0:07:35 real=0:07:36 mem=1563.3M) ***
[03/22 02:54:03   3413] 
[03/22 02:54:03   3413] End: GigaOpt Optimization in WNS mode
[03/22 02:54:04   3413] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:54:04   3413] optDesignOneStep: Leakage Power Flow
[03/22 02:54:04   3413] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 02:54:04   3413] Begin: GigaOpt Optimization in TNS mode
[03/22 02:54:04   3413] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:54:04   3413] Info: 206 clock nets excluded from IPO operation.
[03/22 02:54:04   3413] PhyDesignGrid: maxLocalDensity 0.95
[03/22 02:54:04   3413] #spOpts: N=65 
[03/22 02:54:07   3416] *info: 206 clock nets excluded
[03/22 02:54:07   3416] *info: 2 special nets excluded.
[03/22 02:54:07   3416] *info: 105 no-driver nets excluded.
[03/22 02:54:07   3416] *info: 91 nets with fixed/cover wires excluded.
[03/22 02:54:08   3417] ** GigaOpt Optimizer WNS Slack -0.260 TNS Slack -310.362 Density 87.58
[03/22 02:54:08   3417] Optimizer TNS Opt
[03/22 02:54:08   3417] Active Path Group: reg2reg  
[03/22 02:54:08   3417] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:54:08   3417] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:54:08   3417] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:54:08   3417] |  -0.260|   -0.260|-298.377| -310.362|    87.58%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/22 02:54:28   3438] |  -0.258|   -0.258|-288.932| -300.917|    87.62%|   0:00:20.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 02:54:40   3449] |  -0.259|   -0.259|-287.097| -299.082|    87.63%|   0:00:12.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 02:54:42   3451] |  -0.259|   -0.259|-286.656| -298.641|    87.64%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 02:55:01   3470] |  -0.259|   -0.259|-283.854| -295.840|    87.68%|   0:00:19.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/22 02:55:02   3471] |  -0.259|   -0.259|-283.493| -295.478|    87.73%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/22 02:55:04   3473] |  -0.259|   -0.259|-283.481| -295.466|    87.73%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_17_/D   |
[03/22 02:55:12   3481] |  -0.259|   -0.259|-275.998| -287.983|    87.74%|   0:00:08.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 02:55:12   3482] |  -0.259|   -0.259|-273.132| -285.117|    87.76%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 02:55:13   3482] |  -0.259|   -0.259|-273.119| -285.104|    87.77%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 02:55:18   3487] |  -0.259|   -0.259|-273.112| -285.097|    87.79%|   0:00:05.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 02:55:19   3488] |  -0.259|   -0.259|-273.111| -285.096|    87.80%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_12_/D   |
[03/22 02:55:20   3489] |  -0.259|   -0.259|-264.470| -276.455|    87.82%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 02:55:20   3489] |  -0.259|   -0.259|-264.455| -276.440|    87.82%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/22 02:55:21   3490] |  -0.259|   -0.259|-246.187| -258.172|    87.84%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 02:55:22   3491] |  -0.259|   -0.259|-241.776| -253.762|    87.84%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 02:55:22   3491] |  -0.259|   -0.259|-241.742| -253.727|    87.86%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 02:55:22   3492] |  -0.259|   -0.259|-241.602| -253.587|    87.86%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 02:55:23   3492] |  -0.259|   -0.259|-241.572| -253.557|    87.86%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 02:55:24   3493] |  -0.259|   -0.259|-239.857| -251.842|    87.88%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 02:55:25   3494] |  -0.259|   -0.259|-231.992| -243.977|    87.89%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/22 02:55:28   3497] |  -0.259|   -0.259|-229.598| -241.583|    87.93%|   0:00:03.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_17_/D   |
[03/22 02:55:30   3499] |  -0.259|   -0.259|-228.874| -240.859|    87.94%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/22 02:55:31   3500] |  -0.259|   -0.259|-226.654| -238.639|    87.94%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_13_/D   |
[03/22 02:55:31   3500] |  -0.259|   -0.259|-226.535| -238.520|    87.94%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/22 02:55:31   3500] |  -0.259|   -0.259|-225.359| -237.344|    87.97%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/22 02:55:32   3501] |  -0.259|   -0.259|-225.350| -237.335|    87.99%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/22 02:55:34   3503] |  -0.259|   -0.259|-214.660| -226.645|    88.00%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 02:55:35   3504] |  -0.259|   -0.259|-212.076| -224.061|    88.01%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 02:55:35   3504] |  -0.259|   -0.259|-212.047| -224.032|    88.01%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 02:55:35   3504] |  -0.259|   -0.259|-212.038| -224.023|    88.01%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_14_/D   |
[03/22 02:55:37   3506] |  -0.259|   -0.259|-206.778| -218.763|    88.04%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
[03/22 02:55:37   3506] |  -0.259|   -0.259|-206.686| -218.672|    88.05%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
[03/22 02:55:39   3508] |  -0.259|   -0.259|-200.547| -212.532|    88.06%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_14_/D   |
[03/22 02:55:39   3508] |  -0.259|   -0.259|-200.489| -212.474|    88.06%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 02:55:39   3509] |  -0.259|   -0.259|-197.386| -209.371|    88.07%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D   |
[03/22 02:55:41   3510] |  -0.259|   -0.259|-190.272| -202.257|    88.08%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
[03/22 02:55:42   3512] |  -0.259|   -0.259|-187.619| -199.604|    88.08%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
[03/22 02:55:43   3512] |  -0.259|   -0.259|-187.486| -199.471|    88.09%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/D   |
[03/22 02:55:43   3512] |  -0.259|   -0.259|-186.207| -198.192|    88.09%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 02:55:47   3516] |  -0.259|   -0.259|-184.494| -196.479|    88.10%|   0:00:04.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 02:55:48   3518] |  -0.259|   -0.259|-184.358| -196.344|    88.12%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 02:55:48   3518] |  -0.259|   -0.259|-184.344| -196.329|    88.12%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 02:55:49   3518] |  -0.259|   -0.259|-184.306| -196.291|    88.12%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 02:55:50   3519] |  -0.259|   -0.259|-173.558| -185.543|    88.13%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/22 02:55:51   3520] |  -0.259|   -0.259|-170.049| -182.035|    88.13%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/22 02:55:51   3520] |  -0.259|   -0.259|-168.648| -180.633|    88.14%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
[03/22 02:55:51   3521] |  -0.259|   -0.259|-168.559| -180.544|    88.14%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_11_/D   |
[03/22 02:55:52   3522] |  -0.259|   -0.259|-160.200| -172.185|    88.16%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
[03/22 02:55:53   3522] |  -0.259|   -0.259|-157.770| -169.755|    88.16%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
[03/22 02:55:53   3522] |  -0.259|   -0.259|-157.735| -169.720|    88.16%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_17_/D   |
[03/22 02:55:55   3524] |  -0.259|   -0.259|-146.412| -158.398|    88.20%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_13_/D   |
[03/22 02:55:55   3525] |  -0.259|   -0.259|-142.927| -154.912|    88.21%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
[03/22 02:55:57   3526] |  -0.259|   -0.259|-142.740| -154.725|    88.21%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
[03/22 02:55:57   3526] |  -0.259|   -0.259|-142.672| -154.658|    88.22%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
[03/22 02:55:57   3526] |  -0.259|   -0.259|-142.652| -154.637|    88.22%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_19_/D   |
[03/22 02:55:58   3528] |  -0.259|   -0.259|-140.027| -152.012|    88.24%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_11_/D   |
[03/22 02:55:59   3528] |  -0.259|   -0.259|-137.616| -149.601|    88.25%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
[03/22 02:55:59   3529] |  -0.259|   -0.259|-137.157| -149.142|    88.25%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
[03/22 02:55:59   3529] |  -0.259|   -0.259|-137.157| -149.142|    88.26%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/D    |
[03/22 02:56:01   3530] |  -0.259|   -0.259|-127.535| -139.520|    88.27%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/22 02:56:01   3530] |  -0.259|   -0.259|-124.945| -136.930|    88.27%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/22 02:56:01   3530] |  -0.259|   -0.259|-124.940| -136.925|    88.27%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/22 02:56:02   3531] |  -0.259|   -0.259|-124.934| -136.919|    88.28%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_18_/D   |
[03/22 02:56:04   3533] |  -0.259|   -0.259|-117.866| -129.851|    88.29%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 02:56:04   3533] |        |         |        |         |          |            |        |          |         | eg_4_/E                                            |
[03/22 02:56:04   3534] |  -0.259|   -0.259|-117.532| -129.517|    88.30%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/22 02:56:05   3534] |  -0.259|   -0.259|-115.751| -127.736|    88.30%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/22 02:56:05   3534] |  -0.259|   -0.259|-115.748| -127.733|    88.30%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D   |
[03/22 02:56:07   3536] |  -0.259|   -0.259|-110.797| -122.782|    88.32%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 02:56:07   3536] |  -0.259|   -0.259|-110.724| -122.709|    88.33%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 02:56:07   3537] |  -0.259|   -0.259|-110.632| -122.617|    88.33%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 02:56:08   3537] |  -0.259|   -0.259|-108.473| -120.458|    88.34%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 02:56:08   3538] |  -0.259|   -0.259|-108.004| -119.989|    88.35%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 02:56:09   3538] |  -0.259|   -0.259|-107.482| -119.467|    88.36%|   0:00:01.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/22 02:56:11   3540] |  -0.259|   -0.259|-101.740| -113.725|    88.37%|   0:00:02.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/22 02:56:11   3540] |  -0.259|   -0.259|-101.708| -113.693|    88.37%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/22 02:56:11   3540] |  -0.259|   -0.259|-101.687| -113.672|    88.37%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/22 02:56:15   3544] |  -0.259|   -0.259|-101.495| -113.480|    88.39%|   0:00:04.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 02:56:15   3544] |        |         |        |         |          |            |        |          |         | eg_59_/E                                           |
[03/22 02:56:15   3544] |  -0.259|   -0.259|-101.452| -113.437|    88.40%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 02:56:15   3544] |        |         |        |         |          |            |        |          |         | eg_59_/E                                           |
[03/22 02:56:15   3545] |  -0.259|   -0.259|-101.451| -113.436|    88.40%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 02:56:15   3545] |        |         |        |         |          |            |        |          |         | eg_59_/E                                           |
[03/22 02:56:18   3548] |  -0.259|   -0.259|-100.664| -112.649|    88.41%|   0:00:03.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/22 02:56:19   3548] |  -0.259|   -0.259|-100.626| -112.611|    88.42%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/22 02:56:19   3548] |  -0.259|   -0.259|-100.503| -112.488|    88.42%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/22 02:56:23   3552] |  -0.259|   -0.259|-100.260| -112.245|    88.43%|   0:00:04.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/22 02:56:23   3552] |        |         |        |         |          |            |        |          |         | _reg_5_/E                                          |
[03/22 02:56:23   3553] |  -0.259|   -0.259| -99.945| -111.930|    88.43%|   0:00:00.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 02:56:23   3553] |        |         |        |         |          |            |        |          |         | _reg_13_/E                                         |
[03/22 02:56:24   3553] |  -0.259|   -0.259| -99.852| -111.837|    88.44%|   0:00:01.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/22 02:56:24   3553] |        |         |        |         |          |            |        |          |         | _reg_46_/E                                         |
[03/22 02:56:26   3555] |  -0.259|   -0.259| -99.654| -111.639|    88.46%|   0:00:02.0| 1547.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 02:56:26   3555] |        |         |        |         |          |            |        |          |         | eg_54_/D                                           |
[03/22 02:56:29   3558] |  -0.259|   -0.259| -99.631| -111.616|    88.47%|   0:00:03.0| 1566.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 02:56:29   3558] |        |         |        |         |          |            |        |          |         | eg_28_/D                                           |
[03/22 02:56:29   3558] |  -0.259|   -0.259| -99.631| -111.616|    88.48%|   0:00:00.0| 1566.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_12_/D   |
[03/22 02:56:29   3558] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:56:29   3558] 
[03/22 02:56:29   3558] *** Finish Core Optimize Step (cpu=0:02:21 real=0:02:21 mem=1566.3M) ***
[03/22 02:56:29   3558] 
[03/22 02:56:29   3558] *** Finished Optimize Step Cumulative (cpu=0:02:21 real=0:02:21 mem=1566.3M) ***
[03/22 02:56:29   3558] ** GigaOpt Optimizer WNS Slack -0.259 TNS Slack -111.616 Density 88.48
[03/22 02:56:29   3558] Placement Snapshot: Density distribution:
[03/22 02:56:29   3558] [1.00 -  +++]: 0 (0.00%)
[03/22 02:56:29   3558] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:56:29   3558] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:56:29   3558] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:56:29   3558] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:56:29   3558] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:56:29   3558] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:56:29   3558] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:56:29   3558] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:56:29   3558] [0.55 - 0.60]: 2 (0.45%)
[03/22 02:56:29   3558] [0.50 - 0.55]: 4 (0.91%)
[03/22 02:56:29   3558] [0.45 - 0.50]: 4 (0.91%)
[03/22 02:56:29   3558] [0.40 - 0.45]: 6 (1.36%)
[03/22 02:56:29   3558] [0.35 - 0.40]: 3 (0.68%)
[03/22 02:56:29   3558] [0.30 - 0.35]: 6 (1.36%)
[03/22 02:56:29   3558] [0.25 - 0.30]: 7 (1.59%)
[03/22 02:56:29   3558] [0.20 - 0.25]: 27 (6.12%)
[03/22 02:56:29   3558] [0.15 - 0.20]: 159 (36.05%)
[03/22 02:56:29   3558] [0.10 - 0.15]: 141 (31.97%)
[03/22 02:56:29   3558] [0.05 - 0.10]: 66 (14.97%)
[03/22 02:56:29   3558] [0.00 - 0.05]: 11 (2.49%)
[03/22 02:56:29   3558] Begin: Area Reclaim Optimization
[03/22 02:56:29   3559] Reclaim Optimization WNS Slack -0.259  TNS Slack -111.616 Density 88.48
[03/22 02:56:29   3559] +----------+---------+--------+--------+------------+--------+
[03/22 02:56:29   3559] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:56:29   3559] +----------+---------+--------+--------+------------+--------+
[03/22 02:56:29   3559] |    88.48%|        -|  -0.259|-111.616|   0:00:00.0| 1566.3M|
[03/22 02:56:31   3560] |    88.43%|       27|  -0.259|-111.533|   0:00:02.0| 1566.3M|
[03/22 02:56:39   3568] |    88.11%|      680|  -0.259|-115.787|   0:00:08.0| 1566.3M|
[03/22 02:56:39   3568] |    88.11%|        1|  -0.259|-115.787|   0:00:00.0| 1566.3M|
[03/22 02:56:39   3568] |    88.11%|        0|  -0.259|-115.787|   0:00:00.0| 1566.3M|
[03/22 02:56:39   3568] +----------+---------+--------+--------+------------+--------+
[03/22 02:56:39   3568] Reclaim Optimization End WNS Slack -0.259  TNS Slack -115.787 Density 88.11
[03/22 02:56:39   3568] 
[03/22 02:56:39   3568] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 14 Resize = 464 **
[03/22 02:56:39   3568] --------------------------------------------------------------
[03/22 02:56:39   3568] |                                   | Total     | Sequential |
[03/22 02:56:39   3568] --------------------------------------------------------------
[03/22 02:56:39   3568] | Num insts resized                 |     463  |       0    |
[03/22 02:56:39   3568] | Num insts undone                  |     217  |       0    |
[03/22 02:56:39   3568] | Num insts Downsized               |     463  |       0    |
[03/22 02:56:39   3568] | Num insts Samesized               |       0  |       0    |
[03/22 02:56:39   3568] | Num insts Upsized                 |       0  |       0    |
[03/22 02:56:39   3568] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 02:56:39   3568] --------------------------------------------------------------
[03/22 02:56:39   3568] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:56:39   3568] Layer 3 has 206 constrained nets 
[03/22 02:56:39   3568] Layer 7 has 276 constrained nets 
[03/22 02:56:39   3568] **** End NDR-Layer Usage Statistics ****
[03/22 02:56:39   3568] ** Finished Core Area Reclaim Optimization (cpu = 0:00:09.9) (real = 0:00:10.0) **
[03/22 02:56:39   3568] *** Finished Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=1547.25M, totSessionCpu=0:59:29).
[03/22 02:56:39   3568] Placement Snapshot: Density distribution:
[03/22 02:56:39   3568] [1.00 -  +++]: 0 (0.00%)
[03/22 02:56:39   3568] [0.95 - 1.00]: 0 (0.00%)
[03/22 02:56:39   3568] [0.90 - 0.95]: 0 (0.00%)
[03/22 02:56:39   3568] [0.85 - 0.90]: 0 (0.00%)
[03/22 02:56:39   3568] [0.80 - 0.85]: 0 (0.00%)
[03/22 02:56:39   3568] [0.75 - 0.80]: 1 (0.23%)
[03/22 02:56:39   3568] [0.70 - 0.75]: 0 (0.00%)
[03/22 02:56:39   3568] [0.65 - 0.70]: 4 (0.91%)
[03/22 02:56:39   3568] [0.60 - 0.65]: 0 (0.00%)
[03/22 02:56:39   3568] [0.55 - 0.60]: 2 (0.45%)
[03/22 02:56:39   3568] [0.50 - 0.55]: 4 (0.91%)
[03/22 02:56:39   3568] [0.45 - 0.50]: 4 (0.91%)
[03/22 02:56:39   3568] [0.40 - 0.45]: 6 (1.36%)
[03/22 02:56:39   3568] [0.35 - 0.40]: 3 (0.68%)
[03/22 02:56:39   3568] [0.30 - 0.35]: 6 (1.36%)
[03/22 02:56:39   3568] [0.25 - 0.30]: 8 (1.81%)
[03/22 02:56:39   3568] [0.20 - 0.25]: 30 (6.80%)
[03/22 02:56:39   3568] [0.15 - 0.20]: 163 (36.96%)
[03/22 02:56:39   3568] [0.10 - 0.15]: 148 (33.56%)
[03/22 02:56:39   3568] [0.05 - 0.10]: 56 (12.70%)
[03/22 02:56:39   3568] [0.00 - 0.05]: 6 (1.36%)
[03/22 02:56:39   3568] *** Starting refinePlace (0:59:29 mem=1563.3M) ***
[03/22 02:56:39   3569] Total net bbox length = 4.417e+05 (1.900e+05 2.517e+05) (ext = 2.110e+04)
[03/22 02:56:39   3569] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:56:39   3569] default core: bins with density >  0.75 = 90.9 % ( 440 / 484 )
[03/22 02:56:39   3569] Density distribution unevenness ratio = 3.377%
[03/22 02:56:39   3569] RPlace IncrNP: Rollback Lev = -3
[03/22 02:56:39   3569] RPlace: Density =1.061111, incremental np is triggered.
[03/22 02:56:39   3569] nrCritNet: 1.98% ( 591 / 29810 ) cutoffSlk: -268.2ps stdDelay: 14.2ps
[03/22 02:56:51   3580] default core: bins with density >  0.75 = 93.4 % ( 452 / 484 )
[03/22 02:56:51   3580] Density distribution unevenness ratio = 2.947%
[03/22 02:56:51   3580] RPlace postIncrNP: Density = 1.061111 -> 1.045556.
[03/22 02:56:51   3580] RPlace postIncrNP Info: Density distribution changes:
[03/22 02:56:51   3580] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/22 02:56:51   3580] [1.05 - 1.10] :	 1 (0.21%) -> 0 (0.00%)
[03/22 02:56:51   3580] [1.00 - 1.05] :	 5 (1.03%) -> 7 (1.45%)
[03/22 02:56:51   3580] [0.95 - 1.00] :	 59 (12.19%) -> 39 (8.06%)
[03/22 02:56:51   3580] [0.90 - 0.95] :	 152 (31.40%) -> 160 (33.06%)
[03/22 02:56:51   3580] [0.85 - 0.90] :	 174 (35.95%) -> 175 (36.16%)
[03/22 02:56:51   3580] [0.80 - 0.85] :	 34 (7.02%) -> 59 (12.19%)
[03/22 02:56:51   3580] [CPU] RefinePlace/IncrNP (cpu=0:00:11.3, real=0:00:12.0, mem=1579.0MB) @(0:59:29 - 0:59:40).
[03/22 02:56:51   3580] Move report: incrNP moves 26109 insts, mean move: 2.91 um, max move: 57.40 um
[03/22 02:56:51   3580] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U899): (289.20, 359.20) --> (278.60, 312.40)
[03/22 02:56:51   3580] Move report: Timing Driven Placement moves 26109 insts, mean move: 2.91 um, max move: 57.40 um
[03/22 02:56:51   3580] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U899): (289.20, 359.20) --> (278.60, 312.40)
[03/22 02:56:51   3580] 	Runtime: CPU: 0:00:11.4 REAL: 0:00:12.0 MEM: 1579.0MB
[03/22 02:56:51   3580] Starting refinePlace ...
[03/22 02:56:51   3580] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:56:51   3580] default core: bins with density >  0.75 =   87 % ( 421 / 484 )
[03/22 02:56:51   3580] Density distribution unevenness ratio = 2.940%
[03/22 02:56:51   3580]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:56:51   3580] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=1579.0MB) @(0:59:40 - 0:59:41).
[03/22 02:56:51   3580] Move report: preRPlace moves 15687 insts, mean move: 0.84 um, max move: 6.40 um
[03/22 02:56:51   3580] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1234): (273.80, 344.80) --> (278.40, 346.60)
[03/22 02:56:51   3580] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/22 02:56:51   3580] wireLenOptFixPriorityInst 5026 inst fixed
[03/22 02:56:51   3580] Placement tweakage begins.
[03/22 02:56:51   3581] wire length = 5.542e+05
[03/22 02:56:53   3582] wire length = 5.317e+05
[03/22 02:56:53   3582] Placement tweakage ends.
[03/22 02:56:53   3582] Move report: tweak moves 4813 insts, mean move: 1.74 um, max move: 9.00 um
[03/22 02:56:53   3582] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U497): (62.60, 285.40) --> (53.60, 285.40)
[03/22 02:56:53   3582] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.6, real=0:00:02.0, mem=1579.0MB) @(0:59:41 - 0:59:43).
[03/22 02:56:53   3582] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:56:53   3582] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1579.0MB) @(0:59:43 - 0:59:43).
[03/22 02:56:53   3582] Move report: Detail placement moves 16977 insts, mean move: 1.11 um, max move: 9.00 um
[03/22 02:56:53   3582] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U497): (62.60, 285.40) --> (53.60, 285.40)
[03/22 02:56:53   3582] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1579.0MB
[03/22 02:56:53   3582] Statistics of distance of Instance movement in refine placement:
[03/22 02:56:53   3582]   maximum (X+Y) =        58.00 um
[03/22 02:56:53   3582]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U899) with max move: (289.2, 359.2) -> (278, 312.4)
[03/22 02:56:53   3582]   mean    (X+Y) =         3.07 um
[03/22 02:56:53   3582] Total instances flipped for WireLenOpt: 2684
[03/22 02:56:53   3582] Total instances flipped, including legalization: 149
[03/22 02:56:53   3582] Summary Report:
[03/22 02:56:53   3582] Instances move: 26368 (out of 27887 movable)
[03/22 02:56:53   3582] Mean displacement: 3.07 um
[03/22 02:56:53   3582] Max displacement: 58.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U899) (289.2, 359.2) -> (278, 312.4)
[03/22 02:56:53   3582] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/22 02:56:53   3582] Total instances moved : 26368
[03/22 02:56:53   3582] Total net bbox length = 4.396e+05 (1.885e+05 2.511e+05) (ext = 2.090e+04)
[03/22 02:56:53   3582] Runtime: CPU: 0:00:13.9 REAL: 0:00:14.0 MEM: 1579.0MB
[03/22 02:56:53   3582] [CPU] RefinePlace/total (cpu=0:00:13.9, real=0:00:14.0, mem=1579.0MB) @(0:59:29 - 0:59:43).
[03/22 02:56:53   3582] *** Finished refinePlace (0:59:43 mem=1579.0M) ***
[03/22 02:56:53   3583] Finished re-routing un-routed nets (0:00:00.1 1579.0M)
[03/22 02:56:53   3583] 
[03/22 02:56:54   3584] 
[03/22 02:56:54   3584] Density : 0.8811
[03/22 02:56:54   3584] Max route overflow : 0.0005
[03/22 02:56:54   3584] 
[03/22 02:56:54   3584] 
[03/22 02:56:54   3584] *** Finish Physical Update (cpu=0:00:15.5 real=0:00:15.0 mem=1579.0M) ***
[03/22 02:56:55   3584] ** GigaOpt Optimizer WNS Slack -0.274 TNS Slack -119.705 Density 88.11
[03/22 02:56:55   3584] Recovering Place ECO bump
[03/22 02:56:55   3584] Active Path Group: reg2reg  
[03/22 02:56:55   3584] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:56:55   3584] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:56:55   3584] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:56:55   3584] |  -0.274|   -0.274|-107.776| -119.705|    88.11%|   0:00:00.0| 1579.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
[03/22 02:56:56   3586] |  -0.262|   -0.262|-106.711| -118.640|    88.12%|   0:00:01.0| 1579.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
[03/22 02:56:56   3586] |  -0.256|   -0.256|-106.683| -118.612|    88.12%|   0:00:00.0| 1579.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D   |
[03/22 02:56:58   3588] |  -0.251|   -0.251|-105.666| -117.595|    88.12%|   0:00:02.0| 1579.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/22 02:57:06   3595] |  -0.251|   -0.251|-105.071| -116.999|    88.12%|   0:00:08.0| 1563.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/22 02:57:06   3596] |  -0.251|   -0.251|-105.514| -117.443|    88.13%|   0:00:00.0| 1563.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/22 02:57:06   3596] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:06   3596] 
[03/22 02:57:06   3596] *** Finish Core Optimize Step (cpu=0:00:11.4 real=0:00:11.0 mem=1563.3M) ***
[03/22 02:57:06   3596] 
[03/22 02:57:06   3596] *** Finished Optimize Step Cumulative (cpu=0:00:11.4 real=0:00:11.0 mem=1563.3M) ***
[03/22 02:57:06   3596] ** GigaOpt Optimizer WNS Slack -0.251 TNS Slack -117.443 Density 88.13
[03/22 02:57:07   3596] *** Starting refinePlace (0:59:57 mem=1563.3M) ***
[03/22 02:57:07   3596] Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
[03/22 02:57:07   3596] Starting refinePlace ...
[03/22 02:57:07   3596] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:07   3596] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:07   3596] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1563.3MB) @(0:59:57 - 0:59:57).
[03/22 02:57:07   3596] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:07   3596] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1563.3MB
[03/22 02:57:07   3596] Statistics of distance of Instance movement in refine placement:
[03/22 02:57:07   3596]   maximum (X+Y) =         0.00 um
[03/22 02:57:07   3596]   mean    (X+Y) =         0.00 um
[03/22 02:57:07   3596] Summary Report:
[03/22 02:57:07   3596] Instances move: 0 (out of 27901 movable)
[03/22 02:57:07   3596] Mean displacement: 0.00 um
[03/22 02:57:07   3596] Max displacement: 0.00 um 
[03/22 02:57:07   3596] Total instances moved : 0
[03/22 02:57:07   3596] Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
[03/22 02:57:07   3596] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1563.3MB
[03/22 02:57:07   3596] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1563.3MB) @(0:59:57 - 0:59:57).
[03/22 02:57:07   3596] *** Finished refinePlace (0:59:57 mem=1563.3M) ***
[03/22 02:57:07   3597] Finished re-routing un-routed nets (0:00:00.0 1563.3M)
[03/22 02:57:07   3597] 
[03/22 02:57:07   3597] 
[03/22 02:57:07   3597] Density : 0.8813
[03/22 02:57:07   3597] Max route overflow : 0.0005
[03/22 02:57:07   3597] 
[03/22 02:57:07   3597] 
[03/22 02:57:07   3597] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1563.3M) ***
[03/22 02:57:07   3597] ** GigaOpt Optimizer WNS Slack -0.251 TNS Slack -117.443 Density 88.13
[03/22 02:57:07   3597] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:57:07   3597] Layer 3 has 206 constrained nets 
[03/22 02:57:07   3597] Layer 7 has 277 constrained nets 
[03/22 02:57:07   3597] **** End NDR-Layer Usage Statistics ****
[03/22 02:57:07   3597] 
[03/22 02:57:07   3597] *** Finish post-CTS Setup Fixing (cpu=0:03:00 real=0:02:59 mem=1563.3M) ***
[03/22 02:57:07   3597] 
[03/22 02:57:07   3597] End: GigaOpt Optimization in TNS mode
[03/22 02:57:07   3597] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:57:07   3597] Info: 206 clock nets excluded from IPO operation.
[03/22 02:57:07   3597] Begin: Area Reclaim Optimization
[03/22 02:57:07   3597] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:57:07   3597] #spOpts: N=65 mergeVia=F 
[03/22 02:57:08   3598] Reclaim Optimization WNS Slack -0.251  TNS Slack -117.443 Density 88.13
[03/22 02:57:08   3598] +----------+---------+--------+--------+------------+--------+
[03/22 02:57:08   3598] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:57:08   3598] +----------+---------+--------+--------+------------+--------+
[03/22 02:57:08   3598] |    88.13%|        -|  -0.251|-117.443|   0:00:00.0| 1560.5M|
[03/22 02:57:09   3599] |    88.13%|        2|  -0.251|-117.443|   0:00:01.0| 1560.5M|
[03/22 02:57:09   3599] |    88.13%|        1|  -0.251|-117.443|   0:00:00.0| 1560.5M|
[03/22 02:57:10   3600] |    88.08%|       46|  -0.251|-117.441|   0:00:01.0| 1560.5M|
[03/22 02:57:10   3600] |    88.08%|        1|  -0.251|-117.441|   0:00:00.0| 1560.5M|
[03/22 02:57:11   3600] |    88.08%|        0|  -0.251|-117.441|   0:00:01.0| 1560.5M|
[03/22 02:57:11   3600] +----------+---------+--------+--------+------------+--------+
[03/22 02:57:11   3600] Reclaim Optimization End WNS Slack -0.251  TNS Slack -117.441 Density 88.08
[03/22 02:57:11   3600] 
[03/22 02:57:11   3600] ** Summary: Restruct = 2 Buffer Deletion = 1 Declone = 0 Resize = 45 **
[03/22 02:57:11   3600] --------------------------------------------------------------
[03/22 02:57:11   3600] |                                   | Total     | Sequential |
[03/22 02:57:11   3600] --------------------------------------------------------------
[03/22 02:57:11   3600] | Num insts resized                 |      44  |       0    |
[03/22 02:57:11   3600] | Num insts undone                  |       2  |       0    |
[03/22 02:57:11   3600] | Num insts Downsized               |      44  |       0    |
[03/22 02:57:11   3600] | Num insts Samesized               |       0  |       0    |
[03/22 02:57:11   3600] | Num insts Upsized                 |       0  |       0    |
[03/22 02:57:11   3600] | Num multiple commits+uncommits    |       1  |       -    |
[03/22 02:57:11   3600] --------------------------------------------------------------
[03/22 02:57:11   3600] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:57:11   3600] Layer 3 has 206 constrained nets 
[03/22 02:57:11   3600] Layer 7 has 277 constrained nets 
[03/22 02:57:11   3600] **** End NDR-Layer Usage Statistics ****
[03/22 02:57:11   3600] ** Finished Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:04.0) **
[03/22 02:57:11   3601] *** Starting refinePlace (1:00:01 mem=1560.5M) ***
[03/22 02:57:11   3601] Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
[03/22 02:57:11   3601] Starting refinePlace ...
[03/22 02:57:11   3601] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:11   3601] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:11   3601] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1560.5MB) @(1:00:01 - 1:00:01).
[03/22 02:57:11   3601] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:11   3601] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.5MB
[03/22 02:57:11   3601] Statistics of distance of Instance movement in refine placement:
[03/22 02:57:11   3601]   maximum (X+Y) =         0.00 um
[03/22 02:57:11   3601]   mean    (X+Y) =         0.00 um
[03/22 02:57:11   3601] Total instances flipped for legalization: 1
[03/22 02:57:11   3601] Summary Report:
[03/22 02:57:11   3601] Instances move: 0 (out of 27897 movable)
[03/22 02:57:11   3601] Mean displacement: 0.00 um
[03/22 02:57:11   3601] Max displacement: 0.00 um 
[03/22 02:57:11   3601] Total instances moved : 0
[03/22 02:57:11   3601] Total net bbox length = 4.399e+05 (1.886e+05 2.512e+05) (ext = 2.090e+04)
[03/22 02:57:11   3601] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.5MB
[03/22 02:57:11   3601] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1560.5MB) @(1:00:01 - 1:00:01).
[03/22 02:57:11   3601] *** Finished refinePlace (1:00:01 mem=1560.5M) ***
[03/22 02:57:11   3601] Finished re-routing un-routed nets (0:00:00.0 1560.5M)
[03/22 02:57:11   3601] 
[03/22 02:57:11   3601] 
[03/22 02:57:11   3601] Density : 0.8808
[03/22 02:57:11   3601] Max route overflow : 0.0005
[03/22 02:57:11   3601] 
[03/22 02:57:11   3601] 
[03/22 02:57:11   3601] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=1560.5M) ***
[03/22 02:57:11   3601] *** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1411.70M, totSessionCpu=1:00:02).
[03/22 02:57:12   3602] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 02:57:12   3602] [PSP] Started earlyGlobalRoute kernel
[03/22 02:57:12   3602] [PSP] Initial Peak syMemory usage = 1411.7 MB
[03/22 02:57:12   3602] (I)       Reading DB...
[03/22 02:57:12   3602] (I)       congestionReportName   : 
[03/22 02:57:12   3602] (I)       buildTerm2TermWires    : 1
[03/22 02:57:12   3602] (I)       doTrackAssignment      : 1
[03/22 02:57:12   3602] (I)       dumpBookshelfFiles     : 0
[03/22 02:57:12   3602] (I)       numThreads             : 1
[03/22 02:57:12   3602] [NR-eagl] honorMsvRouteConstraint: false
[03/22 02:57:12   3602] (I)       honorPin               : false
[03/22 02:57:12   3602] (I)       honorPinGuide          : true
[03/22 02:57:12   3602] (I)       honorPartition         : false
[03/22 02:57:12   3602] (I)       allowPartitionCrossover: false
[03/22 02:57:12   3602] (I)       honorSingleEntry       : true
[03/22 02:57:12   3602] (I)       honorSingleEntryStrong : true
[03/22 02:57:12   3602] (I)       handleViaSpacingRule   : false
[03/22 02:57:12   3602] (I)       PDConstraint           : none
[03/22 02:57:12   3602] (I)       expBetterNDRHandling   : false
[03/22 02:57:12   3602] [NR-eagl] honorClockSpecNDR      : 0
[03/22 02:57:12   3602] (I)       routingEffortLevel     : 3
[03/22 02:57:12   3602] [NR-eagl] minRouteLayer          : 2
[03/22 02:57:12   3602] [NR-eagl] maxRouteLayer          : 2147483647
[03/22 02:57:12   3602] (I)       numRowsPerGCell        : 1
[03/22 02:57:12   3602] (I)       speedUpLargeDesign     : 0
[03/22 02:57:12   3602] (I)       speedUpBlkViolationClean: 0
[03/22 02:57:12   3602] (I)       multiThreadingTA       : 0
[03/22 02:57:12   3602] (I)       blockedPinEscape       : 1
[03/22 02:57:12   3602] (I)       blkAwareLayerSwitching : 0
[03/22 02:57:12   3602] (I)       betterClockWireModeling: 1
[03/22 02:57:12   3602] (I)       punchThroughDistance   : 500.00
[03/22 02:57:12   3602] (I)       scenicBound            : 1.15
[03/22 02:57:12   3602] (I)       maxScenicToAvoidBlk    : 100.00
[03/22 02:57:12   3602] (I)       source-to-sink ratio   : 0.00
[03/22 02:57:12   3602] (I)       targetCongestionRatioH : 1.00
[03/22 02:57:12   3602] (I)       targetCongestionRatioV : 1.00
[03/22 02:57:12   3602] (I)       layerCongestionRatio   : 0.70
[03/22 02:57:12   3602] (I)       m1CongestionRatio      : 0.10
[03/22 02:57:12   3602] (I)       m2m3CongestionRatio    : 0.70
[03/22 02:57:12   3602] (I)       localRouteEffort       : 1.00
[03/22 02:57:12   3602] (I)       numSitesBlockedByOneVia: 8.00
[03/22 02:57:12   3602] (I)       supplyScaleFactorH     : 1.00
[03/22 02:57:12   3602] (I)       supplyScaleFactorV     : 1.00
[03/22 02:57:12   3602] (I)       highlight3DOverflowFactor: 0.00
[03/22 02:57:12   3602] (I)       doubleCutViaModelingRatio: 0.00
[03/22 02:57:12   3602] (I)       blockTrack             : 
[03/22 02:57:12   3602] (I)       readTROption           : true
[03/22 02:57:12   3602] (I)       extraSpacingBothSide   : false
[03/22 02:57:12   3602] [NR-eagl] numTracksPerClockWire  : 0
[03/22 02:57:12   3602] (I)       routeSelectedNetsOnly  : false
[03/22 02:57:12   3602] (I)       before initializing RouteDB syMemory usage = 1432.3 MB
[03/22 02:57:12   3602] (I)       starting read tracks
[03/22 02:57:12   3602] (I)       build grid graph
[03/22 02:57:12   3602] (I)       build grid graph start
[03/22 02:57:12   3602] [NR-eagl] Layer1 has no routable track
[03/22 02:57:12   3602] [NR-eagl] Layer2 has single uniform track structure
[03/22 02:57:12   3602] [NR-eagl] Layer3 has single uniform track structure
[03/22 02:57:12   3602] [NR-eagl] Layer4 has single uniform track structure
[03/22 02:57:12   3602] [NR-eagl] Layer5 has single uniform track structure
[03/22 02:57:12   3602] [NR-eagl] Layer6 has single uniform track structure
[03/22 02:57:12   3602] [NR-eagl] Layer7 has single uniform track structure
[03/22 02:57:12   3602] [NR-eagl] Layer8 has single uniform track structure
[03/22 02:57:12   3602] (I)       build grid graph end
[03/22 02:57:12   3602] (I)       Layer1   numNetMinLayer=29336
[03/22 02:57:12   3602] (I)       Layer2   numNetMinLayer=0
[03/22 02:57:12   3602] (I)       Layer3   numNetMinLayer=206
[03/22 02:57:12   3602] (I)       Layer4   numNetMinLayer=0
[03/22 02:57:12   3602] (I)       Layer5   numNetMinLayer=0
[03/22 02:57:12   3602] (I)       Layer6   numNetMinLayer=0
[03/22 02:57:12   3602] (I)       Layer7   numNetMinLayer=276
[03/22 02:57:12   3602] (I)       Layer8   numNetMinLayer=0
[03/22 02:57:12   3602] (I)       numViaLayers=7
[03/22 02:57:12   3602] (I)       end build via table
[03/22 02:57:12   3602] [NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=4356 numBumpBlks=0 numBoundaryFakeBlks=0
[03/22 02:57:12   3602] [NR-eagl] numPreroutedNet = 91  numPreroutedWires = 14617
[03/22 02:57:12   3602] (I)       readDataFromPlaceDB
[03/22 02:57:12   3602] (I)       Read net information..
[03/22 02:57:12   3602] [NR-eagl] Read numTotalNets=29818  numIgnoredNets=91
[03/22 02:57:12   3602] (I)       Read testcase time = 0.010 seconds
[03/22 02:57:12   3602] 
[03/22 02:57:12   3602] (I)       totalPins=96420  totalGlobalPin=90544 (93.91%)
[03/22 02:57:12   3602] (I)       Model blockage into capacity
[03/22 02:57:12   3602] (I)       Read numBlocks=4356  numPreroutedWires=14617  numCapScreens=0
[03/22 02:57:12   3602] (I)       blocked area on Layer1 : 0  (0.00%)
[03/22 02:57:12   3602] (I)       blocked area on Layer2 : 39643923200  (6.13%)
[03/22 02:57:12   3602] (I)       blocked area on Layer3 : 12219648000  (1.89%)
[03/22 02:57:12   3602] (I)       blocked area on Layer4 : 88005422400  (13.61%)
[03/22 02:57:12   3602] (I)       blocked area on Layer5 : 0  (0.00%)
[03/22 02:57:12   3602] (I)       blocked area on Layer6 : 0  (0.00%)
[03/22 02:57:12   3602] (I)       blocked area on Layer7 : 0  (0.00%)
[03/22 02:57:12   3602] (I)       blocked area on Layer8 : 0  (0.00%)
[03/22 02:57:12   3602] (I)       Modeling time = 0.020 seconds
[03/22 02:57:12   3602] 
[03/22 02:57:12   3602] (I)       Number of ignored nets = 91
[03/22 02:57:12   3602] (I)       Number of fixed nets = 91.  Ignored: Yes
[03/22 02:57:12   3602] (I)       Number of clock nets = 206.  Ignored: No
[03/22 02:57:12   3602] (I)       Number of analog nets = 0.  Ignored: Yes
[03/22 02:57:12   3602] (I)       Number of special nets = 0.  Ignored: Yes
[03/22 02:57:12   3602] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/22 02:57:12   3602] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/22 02:57:12   3602] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/22 02:57:12   3602] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/22 02:57:12   3602] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/22 02:57:12   3602] [NR-eagl] There are 115 clock nets ( 115 with NDR ).
[03/22 02:57:12   3602] (I)       Before initializing earlyGlobalRoute syMemory usage = 1437.1 MB
[03/22 02:57:12   3602] (I)       Layer1  viaCost=300.00
[03/22 02:57:12   3602] (I)       Layer2  viaCost=100.00
[03/22 02:57:12   3602] (I)       Layer3  viaCost=100.00
[03/22 02:57:12   3602] (I)       Layer4  viaCost=100.00
[03/22 02:57:12   3602] (I)       Layer5  viaCost=100.00
[03/22 02:57:12   3602] (I)       Layer6  viaCost=200.00
[03/22 02:57:12   3602] (I)       Layer7  viaCost=100.00
[03/22 02:57:12   3602] (I)       ---------------------Grid Graph Info--------------------
[03/22 02:57:12   3602] (I)       routing area        :  (0, 0) - (804800, 803200)
[03/22 02:57:12   3602] (I)       core area           :  (20000, 20000) - (784800, 783200)
[03/22 02:57:12   3602] (I)       Site Width          :   400  (dbu)
[03/22 02:57:12   3602] (I)       Row Height          :  3600  (dbu)
[03/22 02:57:12   3602] (I)       GCell Width         :  3600  (dbu)
[03/22 02:57:12   3602] (I)       GCell Height        :  3600  (dbu)
[03/22 02:57:12   3602] (I)       grid                :   223   223     8
[03/22 02:57:12   3602] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/22 02:57:12   3602] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/22 02:57:12   3602] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/22 02:57:12   3602] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/22 02:57:12   3602] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/22 02:57:12   3602] (I)       First Track Coord   :     0   200   400   200   400   200   800  1000
[03/22 02:57:12   3602] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/22 02:57:12   3602] (I)       Total num of tracks :     0  2012  2007  2012  2007  2012   502   503
[03/22 02:57:12   3602] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/22 02:57:12   3602] (I)       --------------------------------------------------------
[03/22 02:57:12   3602] 
[03/22 02:57:12   3602] [NR-eagl] ============ Routing rule table ============
[03/22 02:57:12   3602] [NR-eagl] Rule id 0. Nets 29612 
[03/22 02:57:12   3602] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/22 02:57:12   3602] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/22 02:57:12   3602] [NR-eagl] Rule id 1. Nets 115 
[03/22 02:57:12   3602] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/22 02:57:12   3602] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/22 02:57:12   3602] [NR-eagl] ========================================
[03/22 02:57:12   3602] [NR-eagl] 
[03/22 02:57:12   3602] (I)       After initializing earlyGlobalRoute syMemory usage = 1437.1 MB
[03/22 02:57:12   3602] (I)       Loading and dumping file time : 0.28 seconds
[03/22 02:57:12   3602] (I)       ============= Initialization =============
[03/22 02:57:12   3602] (I)       total 2D Cap : 224115 = (111946 H, 112169 V)
[03/22 02:57:12   3602] [NR-eagl] Layer group 1: route 276 net(s) in layer range [7, 8]
[03/22 02:57:12   3602] (I)       ============  Phase 1a Route ============
[03/22 02:57:12   3602] (I)       Phase 1a runs 0.00 seconds
[03/22 02:57:12   3602] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[03/22 02:57:12   3602] (I)       Usage: 18154 = (6454 H, 11700 V) = (5.77% H, 10.43% V) = (1.162e+04um H, 2.106e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1b Route ============
[03/22 02:57:12   3602] (I)       Phase 1b runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18173 = (6462 H, 11711 V) = (5.77% H, 10.44% V) = (1.163e+04um H, 2.108e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.02% V. EstWL: 3.271140e+04um
[03/22 02:57:12   3602] (I)       ============  Phase 1c Route ============
[03/22 02:57:12   3602] (I)       Level2 Grid: 45 x 45
[03/22 02:57:12   3602] (I)       Phase 1c runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18173 = (6462 H, 11711 V) = (5.77% H, 10.44% V) = (1.163e+04um H, 2.108e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1d Route ============
[03/22 02:57:12   3602] (I)       Phase 1d runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18179 = (6462 H, 11717 V) = (5.77% H, 10.45% V) = (1.163e+04um H, 2.109e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1e Route ============
[03/22 02:57:12   3602] (I)       Phase 1e runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18179 = (6462 H, 11717 V) = (5.77% H, 10.45% V) = (1.163e+04um H, 2.109e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 3.272220e+04um
[03/22 02:57:12   3602] [NR-eagl] 
[03/22 02:57:12   3602] (I)       dpBasedLA: time=0.01  totalOF=2393  totalVia=17084  totalWL=18173  total(Via+WL)=35257 
[03/22 02:57:12   3602] (I)       total 2D Cap : 831234 = (437090 H, 394144 V)
[03/22 02:57:12   3602] [NR-eagl] Layer group 2: route 115 net(s) in layer range [3, 4]
[03/22 02:57:12   3602] (I)       ============  Phase 1a Route ============
[03/22 02:57:12   3602] (I)       Phase 1a runs 0.00 seconds
[03/22 02:57:12   3602] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=2
[03/22 02:57:12   3602] (I)       Usage: 18688 = (6680 H, 12008 V) = (1.53% H, 3.05% V) = (1.202e+04um H, 2.161e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1b Route ============
[03/22 02:57:12   3602] (I)       Phase 1b runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18688 = (6680 H, 12008 V) = (1.53% H, 3.05% V) = (1.202e+04um H, 2.161e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.01% V. EstWL: 9.162000e+02um
[03/22 02:57:12   3602] (I)       ============  Phase 1c Route ============
[03/22 02:57:12   3602] (I)       Level2 Grid: 45 x 45
[03/22 02:57:12   3602] (I)       Phase 1c runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18688 = (6680 H, 12008 V) = (1.53% H, 3.05% V) = (1.202e+04um H, 2.161e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1d Route ============
[03/22 02:57:12   3602] (I)       Phase 1d runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18688 = (6680 H, 12008 V) = (1.53% H, 3.05% V) = (1.202e+04um H, 2.161e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1e Route ============
[03/22 02:57:12   3602] (I)       Phase 1e runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 18688 = (6680 H, 12008 V) = (1.53% H, 3.05% V) = (1.202e+04um H, 2.161e+04um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.05% H + 0.01% V. EstWL: 9.162000e+02um
[03/22 02:57:12   3602] [NR-eagl] 
[03/22 02:57:12   3602] (I)       dpBasedLA: time=0.00  totalOF=2409  totalVia=636  totalWL=509  total(Via+WL)=1145 
[03/22 02:57:12   3602] (I)       total 2D Cap : 2361030 = (996597 H, 1364433 V)
[03/22 02:57:12   3602] [NR-eagl] Layer group 3: route 29336 net(s) in layer range [2, 8]
[03/22 02:57:12   3602] (I)       ============  Phase 1a Route ============
[03/22 02:57:12   3602] (I)       Phase 1a runs 0.08 seconds
[03/22 02:57:12   3602] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/22 02:57:12   3602] (I)       Usage: 273843 = (119398 H, 154445 V) = (11.98% H, 11.32% V) = (2.149e+05um H, 2.780e+05um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1b Route ============
[03/22 02:57:12   3602] (I)       Phase 1b runs 0.02 seconds
[03/22 02:57:12   3602] (I)       Usage: 273881 = (119425 H, 154456 V) = (11.98% H, 11.32% V) = (2.150e+05um H, 2.780e+05um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.16% V. EstWL: 4.593474e+05um
[03/22 02:57:12   3602] (I)       ============  Phase 1c Route ============
[03/22 02:57:12   3602] (I)       Level2 Grid: 45 x 45
[03/22 02:57:12   3602] (I)       Phase 1c runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 273881 = (119425 H, 154456 V) = (11.98% H, 11.32% V) = (2.150e+05um H, 2.780e+05um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1d Route ============
[03/22 02:57:12   3602] (I)       Phase 1d runs 0.02 seconds
[03/22 02:57:12   3602] (I)       Usage: 273891 = (119431 H, 154460 V) = (11.98% H, 11.32% V) = (2.150e+05um H, 2.780e+05um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============  Phase 1e Route ============
[03/22 02:57:12   3602] (I)       Phase 1e runs 0.00 seconds
[03/22 02:57:12   3602] (I)       Usage: 273891 = (119431 H, 154460 V) = (11.98% H, 11.32% V) = (2.150e+05um H, 2.780e+05um V)
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.05% H + 0.15% V. EstWL: 4.593654e+05um
[03/22 02:57:12   3602] [NR-eagl] 
[03/22 02:57:12   3602] (I)       dpBasedLA: time=0.07  totalOF=5814  totalVia=173783  totalWL=255198  total(Via+WL)=428981 
[03/22 02:57:12   3602] (I)       ============  Phase 1l Route ============
[03/22 02:57:12   3602] (I)       Total Global Routing Runtime: 0.37 seconds
[03/22 02:57:12   3602] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/22 02:57:12   3602] [NR-eagl] Overflow after earlyGlobalRoute 0.05% H + 0.00% V
[03/22 02:57:12   3602] (I)       
[03/22 02:57:12   3602] (I)       ============= track Assignment ============
[03/22 02:57:12   3602] (I)       extract Global 3D Wires
[03/22 02:57:12   3602] (I)       Extract Global WL : time=0.01
[03/22 02:57:12   3602] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/22 02:57:12   3602] (I)       Initialization real time=0.01 seconds
[03/22 02:57:13   3603] (I)       Kernel real time=0.29 seconds
[03/22 02:57:13   3603] (I)       End Greedy Track Assignment
[03/22 02:57:13   3603] [NR-eagl] Layer1(M1)(F) length: 7.500000e+01um, number of vias: 101314
[03/22 02:57:13   3603] [NR-eagl] Layer2(M2)(V) length: 1.636837e+05um, number of vias: 133411
[03/22 02:57:13   3603] [NR-eagl] Layer3(M3)(H) length: 1.835665e+05um, number of vias: 16656
[03/22 02:57:13   3603] [NR-eagl] Layer4(M4)(V) length: 9.501786e+04um, number of vias: 6552
[03/22 02:57:13   3603] [NR-eagl] Layer5(M5)(H) length: 3.597794e+04um, number of vias: 3792
[03/22 02:57:13   3603] [NR-eagl] Layer6(M6)(V) length: 1.775617e+04um, number of vias: 2352
[03/22 02:57:13   3603] [NR-eagl] Layer7(M7)(H) length: 1.314520e+04um, number of vias: 2717
[03/22 02:57:13   3603] [NR-eagl] Layer8(M8)(V) length: 2.161895e+04um, number of vias: 0
[03/22 02:57:13   3603] [NR-eagl] Total length: 5.308414e+05um, number of vias: 266794
[03/22 02:57:13   3603] [NR-eagl] End Peak syMemory usage = 1397.9 MB
[03/22 02:57:13   3603] [NR-eagl] Early Global Router Kernel+IO runtime : 1.48 seconds
[03/22 02:57:13   3603] Extraction called for design 'core' of instances=27977 and nets=29928 using extraction engine 'preRoute' .
[03/22 02:57:13   3603] PreRoute RC Extraction called for design core.
[03/22 02:57:13   3603] RC Extraction called in multi-corner(2) mode.
[03/22 02:57:13   3603] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:57:13   3603] RCMode: PreRoute
[03/22 02:57:13   3603]       RC Corner Indexes            0       1   
[03/22 02:57:13   3603] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:57:13   3603] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:57:13   3603] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:57:13   3603] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:57:13   3603] Shrink Factor                : 1.00000
[03/22 02:57:13   3603] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:57:13   3603] Using capacitance table file ...
[03/22 02:57:13   3603] Updating RC grid for preRoute extraction ...
[03/22 02:57:13   3603] Initializing multi-corner capacitance tables ... 
[03/22 02:57:13   3603] Initializing multi-corner resistance tables ...
[03/22 02:57:13   3603] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1393.090M)
[03/22 02:57:14   3604] Compute RC Scale Done ...
[03/22 02:57:14   3604] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/22 02:57:14   3604] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/22 02:57:14   3604] 
[03/22 02:57:14   3604] ** np local hotspot detection info verbose **
[03/22 02:57:14   3604] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/22 02:57:14   3604] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/22 02:57:14   3604] 
[03/22 02:57:14   3604] #################################################################################
[03/22 02:57:14   3604] # Design Stage: PreRoute
[03/22 02:57:14   3604] # Design Name: core
[03/22 02:57:14   3604] # Design Mode: 65nm
[03/22 02:57:14   3604] # Analysis Mode: MMMC Non-OCV 
[03/22 02:57:14   3604] # Parasitics Mode: No SPEF/RCDB
[03/22 02:57:14   3604] # Signoff Settings: SI Off 
[03/22 02:57:14   3604] #################################################################################
[03/22 02:57:15   3605] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:57:15   3605] Calculate delays in BcWc mode...
[03/22 02:57:16   3605] Topological Sorting (CPU = 0:00:00.1, MEM = 1448.3M, InitMEM = 1448.3M)
[03/22 02:57:19   3609] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 02:57:19   3609] End delay calculation. (MEM=1483.99 CPU=0:00:03.4 REAL=0:00:03.0)
[03/22 02:57:19   3609] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 1484.0M) ***
[03/22 02:57:20   3610] Begin: GigaOpt postEco DRV Optimization
[03/22 02:57:20   3610] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:57:20   3610] Info: 206 clock nets excluded from IPO operation.
[03/22 02:57:20   3610] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:57:20   3610] #spOpts: N=65 
[03/22 02:57:20   3610] Core basic site is core
[03/22 02:57:20   3610] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:57:23   3613] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:57:23   3613] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/22 02:57:23   3613] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:57:23   3613] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 02:57:23   3613] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:57:23   3613] DEBUG: @coeDRVCandCache::init.
[03/22 02:57:23   3613] Info: violation cost 9.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 9.000000, glitch 0.000000)
[03/22 02:57:23   3613] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  88.08  |            |           |
[03/22 02:57:23   3613] Info: violation cost 9.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 9.000000, glitch 0.000000)
[03/22 02:57:23   3613] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  88.08  |   0:00:00.0|    1560.3M|
[03/22 02:57:23   3613] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 02:57:23   3613] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:57:23   3613] Layer 3 has 206 constrained nets 
[03/22 02:57:23   3613] Layer 7 has 237 constrained nets 
[03/22 02:57:23   3613] **** End NDR-Layer Usage Statistics ****
[03/22 02:57:23   3613] 
[03/22 02:57:23   3613] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:00.0 mem=1560.3M) ***
[03/22 02:57:23   3613] 
[03/22 02:57:23   3613] DEBUG: @coeDRVCandCache::cleanup.
[03/22 02:57:23   3613] End: GigaOpt postEco DRV Optimization
[03/22 02:57:24   3614] GigaOpt: WNS changes after routing: -0.251 -> -0.291 (bump = 0.04)
[03/22 02:57:24   3614] Begin: GigaOpt postEco optimization
[03/22 02:57:24   3614] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:57:24   3614] Info: 206 clock nets excluded from IPO operation.
[03/22 02:57:24   3614] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:57:24   3614] #spOpts: N=65 mergeVia=F 
[03/22 02:57:26   3616] *info: 206 clock nets excluded
[03/22 02:57:26   3616] *info: 2 special nets excluded.
[03/22 02:57:26   3616] *info: 109 no-driver nets excluded.
[03/22 02:57:26   3616] *info: 91 nets with fixed/cover wires excluded.
[03/22 02:57:27   3617] ** GigaOpt Optimizer WNS Slack -0.291 TNS Slack -137.656 Density 88.08
[03/22 02:57:27   3617] Optimizer WNS Pass 0
[03/22 02:57:27   3617] Active Path Group: reg2reg  
[03/22 02:57:27   3617] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:27   3617] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:57:27   3617] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:27   3617] |  -0.291|   -0.291|-127.267| -137.656|    88.08%|   0:00:00.0| 1575.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/22 02:57:28   3618] |  -0.284|   -0.284|-126.637| -137.026|    88.08%|   0:00:01.0| 1575.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:57:31   3621] |  -0.281|   -0.281|-125.850| -136.240|    88.08%|   0:00:03.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
[03/22 02:57:34   3624] |  -0.280|   -0.280|-124.456| -134.845|    88.07%|   0:00:03.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:57:35   3625] |  -0.280|   -0.280|-124.452| -134.842|    88.07%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
[03/22 02:57:35   3625] |  -0.277|   -0.277|-124.775| -135.165|    88.09%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
[03/22 02:57:38   3628] |  -0.277|   -0.277|-124.483| -134.872|    88.09%|   0:00:03.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
[03/22 02:57:38   3628] |  -0.278|   -0.278|-124.517| -134.906|    88.10%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_19_/D   |
[03/22 02:57:38   3628] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:38   3628] 
[03/22 02:57:38   3628] *** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:11.0 mem=1560.5M) ***
[03/22 02:57:38   3628] Active Path Group: default 
[03/22 02:57:38   3628] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:38   3628] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:57:38   3628] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:38   3628] |  -0.087|   -0.278| -10.389| -134.906|    88.10%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[37]                                            |
[03/22 02:57:38   3628] |  -0.087|   -0.278| -10.262| -134.779|    88.10%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[37]                                            |
[03/22 02:57:38   3628] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:38   3628] 
[03/22 02:57:38   3628] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1560.5M) ***
[03/22 02:57:38   3628] 
[03/22 02:57:38   3628] *** Finished Optimize Step Cumulative (cpu=0:00:10.9 real=0:00:11.0 mem=1560.5M) ***
[03/22 02:57:38   3628] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -134.779 Density 88.10
[03/22 02:57:38   3628] *** Starting refinePlace (1:00:29 mem=1560.5M) ***
[03/22 02:57:38   3628] Total net bbox length = 4.401e+05 (1.887e+05 2.514e+05) (ext = 2.090e+04)
[03/22 02:57:38   3628] Starting refinePlace ...
[03/22 02:57:38   3628] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:38   3629] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:38   3629] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1560.5MB) @(1:00:29 - 1:00:29).
[03/22 02:57:38   3629] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:57:38   3629] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.5MB
[03/22 02:57:38   3629] Statistics of distance of Instance movement in refine placement:
[03/22 02:57:38   3629]   maximum (X+Y) =         0.00 um
[03/22 02:57:38   3629]   mean    (X+Y) =         0.00 um
[03/22 02:57:38   3629] Summary Report:
[03/22 02:57:38   3629] Instances move: 0 (out of 27905 movable)
[03/22 02:57:38   3629] Mean displacement: 0.00 um
[03/22 02:57:38   3629] Max displacement: 0.00 um 
[03/22 02:57:38   3629] Total instances moved : 0
[03/22 02:57:39   3629] Total net bbox length = 4.401e+05 (1.887e+05 2.514e+05) (ext = 2.090e+04)
[03/22 02:57:39   3629] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.5MB
[03/22 02:57:39   3629] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1560.5MB) @(1:00:29 - 1:00:29).
[03/22 02:57:39   3629] *** Finished refinePlace (1:00:29 mem=1560.5M) ***
[03/22 02:57:39   3629] Finished re-routing un-routed nets (0:00:00.0 1560.5M)
[03/22 02:57:39   3629] 
[03/22 02:57:39   3629] 
[03/22 02:57:39   3629] Density : 0.8810
[03/22 02:57:39   3629] Max route overflow : 0.0005
[03/22 02:57:39   3629] 
[03/22 02:57:39   3629] 
[03/22 02:57:39   3629] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=1560.5M) ***
[03/22 02:57:39   3629] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -134.834 Density 88.10
[03/22 02:57:39   3629] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:57:39   3629] Layer 3 has 206 constrained nets 
[03/22 02:57:39   3629] Layer 7 has 238 constrained nets 
[03/22 02:57:39   3629] **** End NDR-Layer Usage Statistics ****
[03/22 02:57:39   3629] 
[03/22 02:57:39   3629] *** Finish post-CTS Setup Fixing (cpu=0:00:12.4 real=0:00:12.0 mem=1560.5M) ***
[03/22 02:57:39   3629] 
[03/22 02:57:39   3629] End: GigaOpt postEco optimization
[03/22 02:57:39   3630] GigaOpt: WNS changes after postEco optimization: -0.251 -> -0.278 (bump = 0.027)
[03/22 02:57:39   3630] GigaOpt: Skipping nonLegal postEco optimization
[03/22 02:57:40   3630] Design TNS changes after trial route: -117.341 -> -134.734
[03/22 02:57:40   3630] Begin: GigaOpt TNS recovery
[03/22 02:57:40   3630] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:57:40   3630] Info: 206 clock nets excluded from IPO operation.
[03/22 02:57:40   3630] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:57:40   3630] #spOpts: N=65 
[03/22 02:57:42   3632] *info: 206 clock nets excluded
[03/22 02:57:42   3632] *info: 2 special nets excluded.
[03/22 02:57:42   3632] *info: 109 no-driver nets excluded.
[03/22 02:57:42   3632] *info: 91 nets with fixed/cover wires excluded.
[03/22 02:57:43   3633] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -134.834 Density 88.10
[03/22 02:57:43   3633] Optimizer TNS Opt
[03/22 02:57:43   3633] Active Path Group: reg2reg  
[03/22 02:57:43   3633] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:43   3633] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:57:43   3633] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:57:43   3633] |  -0.278|   -0.278|-124.571| -134.834|    88.10%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:57:49   3639] |  -0.278|   -0.278|-123.709| -133.972|    88.11%|   0:00:06.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/22 02:57:49   3639] |  -0.278|   -0.278|-123.641| -133.904|    88.12%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/22 02:57:50   3640] |  -0.278|   -0.278|-123.394| -133.657|    88.12%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_13_/D   |
[03/22 02:57:51   3641] |  -0.278|   -0.278|-123.322| -133.584|    88.12%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_16_/D   |
[03/22 02:57:52   3642] |  -0.278|   -0.278|-122.769| -133.031|    88.12%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_16_/D   |
[03/22 02:57:53   3644] |  -0.278|   -0.278|-122.724| -132.986|    88.13%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_15_/D   |
[03/22 02:57:54   3645] |  -0.278|   -0.278|-122.567| -132.829|    88.13%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_8_/D    |
[03/22 02:57:55   3645] |  -0.278|   -0.278|-122.349| -132.611|    88.13%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/22 02:57:56   3646] |  -0.278|   -0.278|-122.313| -132.575|    88.13%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D    |
[03/22 02:57:56   3646] |  -0.278|   -0.278|-122.112| -132.374|    88.13%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/22 02:57:57   3647] |  -0.278|   -0.278|-121.632| -131.895|    88.13%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 02:57:57   3647] |  -0.278|   -0.278|-121.612| -131.874|    88.14%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 02:57:58   3648] |  -0.278|   -0.278|-120.696| -130.958|    88.14%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/22 02:57:59   3649] |  -0.278|   -0.278|-120.667| -130.929|    88.14%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_8_/D    |
[03/22 02:58:01   3651] |  -0.278|   -0.278|-120.516| -130.778|    88.15%|   0:00:02.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/22 02:58:02   3652] |  -0.278|   -0.278|-120.288| -130.550|    88.15%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 02:58:02   3652] |  -0.278|   -0.278|-120.269| -130.531|    88.14%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_19_/D   |
[03/22 02:58:02   3653] |  -0.278|   -0.278|-119.960| -130.223|    88.15%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
[03/22 02:58:02   3653] |  -0.278|   -0.278|-119.953| -130.215|    88.15%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
[03/22 02:58:03   3654] |  -0.278|   -0.278|-118.979| -129.241|    88.15%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/22 02:58:05   3655] |  -0.278|   -0.278|-117.961| -128.224|    88.16%|   0:00:02.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/22 02:58:05   3655] |  -0.278|   -0.278|-117.858| -128.120|    88.16%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_11_/D   |
[03/22 02:58:06   3656] |  -0.278|   -0.278|-117.175| -127.437|    88.16%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_19_/D   |
[03/22 02:58:07   3657] |  -0.278|   -0.278|-116.799| -127.061|    88.16%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
[03/22 02:58:07   3657] |  -0.278|   -0.278|-116.741| -127.003|    88.17%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
[03/22 02:58:08   3658] |  -0.278|   -0.278|-116.652| -126.914|    88.17%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_5_/D    |
[03/22 02:58:08   3659] |  -0.278|   -0.278|-116.652| -126.914|    88.17%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:58:08   3659] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:08   3659] 
[03/22 02:58:08   3659] *** Finish Core Optimize Step (cpu=0:00:25.4 real=0:00:25.0 mem=1560.5M) ***
[03/22 02:58:08   3659] Active Path Group: default 
[03/22 02:58:09   3659] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:09   3659] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:58:09   3659] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:09   3659] |  -0.087|   -0.278| -10.262| -126.914|    88.17%|   0:00:01.0| 1560.5M|   WC_VIEW|  default| out[37]                                            |
[03/22 02:58:09   3659] |  -0.087|   -0.278|  -9.671| -126.323|    88.19%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[37]                                            |
[03/22 02:58:09   3659] |  -0.087|   -0.278|  -9.477| -126.129|    88.19%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[21]                                            |
[03/22 02:58:09   3659] |  -0.087|   -0.278|  -9.386| -126.038|    88.20%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[157]                                           |
[03/22 02:58:09   3660] |  -0.087|   -0.278|  -9.321| -125.973|    88.20%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[148]                                           |
[03/22 02:58:09   3660] |  -0.087|   -0.278|  -9.322| -125.973|    88.20%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[37]                                            |
[03/22 02:58:09   3660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:09   3660] 
[03/22 02:58:09   3660] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1560.5M) ***
[03/22 02:58:09   3660] 
[03/22 02:58:09   3660] *** Finished Optimize Step Cumulative (cpu=0:00:26.4 real=0:00:26.0 mem=1560.5M) ***
[03/22 02:58:09   3660] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -125.973 Density 88.20
[03/22 02:58:10   3660] *** Starting refinePlace (1:01:00 mem=1560.5M) ***
[03/22 02:58:10   3660] Total net bbox length = 4.404e+05 (1.889e+05 2.515e+05) (ext = 2.093e+04)
[03/22 02:58:10   3660] Starting refinePlace ...
[03/22 02:58:10   3660] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:58:10   3660] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:58:10   3660] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1560.5MB) @(1:01:00 - 1:01:01).
[03/22 02:58:10   3660] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:58:10   3660] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.5MB
[03/22 02:58:10   3660] Statistics of distance of Instance movement in refine placement:
[03/22 02:58:10   3660]   maximum (X+Y) =         0.00 um
[03/22 02:58:10   3660]   mean    (X+Y) =         0.00 um
[03/22 02:58:10   3660] Summary Report:
[03/22 02:58:10   3660] Instances move: 0 (out of 27915 movable)
[03/22 02:58:10   3660] Mean displacement: 0.00 um
[03/22 02:58:10   3660] Max displacement: 0.00 um 
[03/22 02:58:10   3660] Total instances moved : 0
[03/22 02:58:10   3660] Total net bbox length = 4.404e+05 (1.889e+05 2.515e+05) (ext = 2.093e+04)
[03/22 02:58:10   3660] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1560.5MB
[03/22 02:58:10   3660] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1560.5MB) @(1:01:00 - 1:01:01).
[03/22 02:58:10   3660] *** Finished refinePlace (1:01:01 mem=1560.5M) ***
[03/22 02:58:10   3660] Finished re-routing un-routed nets (0:00:00.0 1560.5M)
[03/22 02:58:10   3660] 
[03/22 02:58:10   3660] 
[03/22 02:58:10   3660] Density : 0.8820
[03/22 02:58:10   3660] Max route overflow : 0.0005
[03/22 02:58:10   3660] 
[03/22 02:58:10   3661] 
[03/22 02:58:10   3661] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1560.5M) ***
[03/22 02:58:10   3661] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -125.973 Density 88.20
[03/22 02:58:10   3661] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:58:10   3661] Layer 3 has 206 constrained nets 
[03/22 02:58:10   3661] Layer 7 has 241 constrained nets 
[03/22 02:58:10   3661] **** End NDR-Layer Usage Statistics ****
[03/22 02:58:10   3661] 
[03/22 02:58:10   3661] *** Finish post-CTS Setup Fixing (cpu=0:00:27.9 real=0:00:27.0 mem=1560.5M) ***
[03/22 02:58:10   3661] 
[03/22 02:58:11   3661] End: GigaOpt TNS recovery
[03/22 02:58:11   3661] *** Steiner Routed Nets: 0.211%; Threshold: 100; Threshold for Hold: 100
[03/22 02:58:11   3661] Re-routed 0 nets
[03/22 02:58:11   3661] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 02:58:11   3661] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:58:11   3661] Info: 206 clock nets excluded from IPO operation.
[03/22 02:58:11   3661] PhyDesignGrid: maxLocalDensity 1.00
[03/22 02:58:11   3661] #spOpts: N=65 
[03/22 02:58:13   3663] *info: 206 clock nets excluded
[03/22 02:58:13   3663] *info: 2 special nets excluded.
[03/22 02:58:13   3663] *info: 109 no-driver nets excluded.
[03/22 02:58:13   3663] *info: 91 nets with fixed/cover wires excluded.
[03/22 02:58:14   3664] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -125.973 Density 88.20
[03/22 02:58:14   3664] Optimizer TNS Opt
[03/22 02:58:14   3664] Active Path Group: reg2reg  
[03/22 02:58:14   3664] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:14   3664] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:58:14   3664] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:14   3664] |  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:58:16   3667] |  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:02.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 02:58:17   3668] |  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:01.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_18_/D   |
[03/22 02:58:17   3668] |  -0.278|   -0.278|-116.652| -125.973|    88.20%|   0:00:00.0| 1560.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 02:58:17   3668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:17   3668] 
[03/22 02:58:17   3668] *** Finish Core Optimize Step (cpu=0:00:03.4 real=0:00:03.0 mem=1560.5M) ***
[03/22 02:58:17   3668] Active Path Group: default 
[03/22 02:58:18   3668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:18   3668] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:58:18   3668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:18   3668] |  -0.087|   -0.278|  -9.322| -125.973|    88.20%|   0:00:01.0| 1560.5M|   WC_VIEW|  default| out[37]                                            |
[03/22 02:58:18   3668] |  -0.087|   -0.278|  -9.322| -125.973|    88.20%|   0:00:00.0| 1560.5M|   WC_VIEW|  default| out[37]                                            |
[03/22 02:58:18   3668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:58:18   3668] 
[03/22 02:58:18   3668] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1560.5M) ***
[03/22 02:58:18   3668] 
[03/22 02:58:18   3668] *** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=1560.5M) ***
[03/22 02:58:18   3668] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:58:18   3668] Layer 3 has 206 constrained nets 
[03/22 02:58:18   3668] Layer 7 has 241 constrained nets 
[03/22 02:58:18   3668] **** End NDR-Layer Usage Statistics ****
[03/22 02:58:18   3668] 
[03/22 02:58:18   3668] *** Finish post-CTS Setup Fixing (cpu=0:00:04.0 real=0:00:04.0 mem=1560.5M) ***
[03/22 02:58:18   3668] 
[03/22 02:58:18   3668] End: GigaOpt Optimization in post-eco TNS mode
[03/22 02:58:18   3668] **optDesign ... cpu = 0:13:08, real = 0:13:08, mem = 1411.7M, totSessionCpu=1:01:09 **
[03/22 02:58:18   3668] ** Profile ** Start :  cpu=0:00:00.0, mem=1411.7M
[03/22 02:58:18   3668] ** Profile ** Other data :  cpu=0:00:00.1, mem=1411.7M
[03/22 02:58:18   3669] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1411.7M
[03/22 02:58:19   3669] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1411.7M
[03/22 02:58:19   3669] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.087  |
|           TNS (ns):|-125.972 |-116.650 | -9.321  |
|    Violating Paths:|  1188   |  1028   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.203%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1411.7M
[03/22 02:58:19   3669] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:58:19   3669] Info: 206 clock nets excluded from IPO operation.
[03/22 02:58:19   3669] 
[03/22 02:58:19   3669] Begin Power Analysis
[03/22 02:58:19   3669] 
[03/22 02:58:19   3669]     0.00V	    VSS
[03/22 02:58:19   3669]     0.90V	    VDD
[03/22 02:58:19   3669] Begin Processing Timing Library for Power Calculation
[03/22 02:58:19   3669] 
[03/22 02:58:19   3670] Begin Processing Timing Library for Power Calculation
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] Begin Processing Power Net/Grid for Power Calculation
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1125.94MB/1125.94MB)
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] Begin Processing Timing Window Data for Power Calculation
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.09MB/1126.09MB)
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] Begin Processing User Attributes
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1126.13MB/1126.13MB)
[03/22 02:58:19   3670] 
[03/22 02:58:19   3670] Begin Processing Signal Activity
[03/22 02:58:19   3670] 
[03/22 02:58:21   3672] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:01, mem(process/total)=1127.08MB/1127.08MB)
[03/22 02:58:21   3672] 
[03/22 02:58:21   3672] Begin Power Computation
[03/22 02:58:21   3672] 
[03/22 02:58:21   3672]       ----------------------------------------------------------
[03/22 02:58:21   3672]       # of cell(s) missing both power/leakage table: 0
[03/22 02:58:21   3672]       # of cell(s) missing power table: 0
[03/22 02:58:21   3672]       # of cell(s) missing leakage table: 0
[03/22 02:58:21   3672]       # of MSMV cell(s) missing power_level: 0
[03/22 02:58:21   3672]       ----------------------------------------------------------
[03/22 02:58:21   3672] 
[03/22 02:58:21   3672] 
[03/22 02:58:25   3675] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1127.46MB/1127.46MB)
[03/22 02:58:25   3675] 
[03/22 02:58:25   3675] Begin Processing User Attributes
[03/22 02:58:25   3675] 
[03/22 02:58:25   3675] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1127.46MB/1127.46MB)
[03/22 02:58:25   3675] 
[03/22 02:58:25   3675] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1127.49MB/1127.49MB)
[03/22 02:58:25   3675] 
[03/22 02:58:26   3676]   Timing Snapshot: (REF)
[03/22 02:58:26   3676]      Weighted WNS: -0.278
[03/22 02:58:26   3676]       All  PG WNS: -0.278
[03/22 02:58:26   3676]       High PG WNS: -0.278
[03/22 02:58:26   3676]       All  PG TNS: -125.973
[03/22 02:58:26   3676]       High PG TNS: -116.652
[03/22 02:58:26   3676]          Tran DRV: 0
[03/22 02:58:26   3676]           Cap DRV: 0
[03/22 02:58:26   3676]        Fanout DRV: 0
[03/22 02:58:26   3676]            Glitch: 0
[03/22 02:58:26   3676]    Category Slack: { [L, -0.278] [H, -0.278] }
[03/22 02:58:26   3676] 
[03/22 02:58:26   3676] Begin: Power Optimization
[03/22 02:58:26   3676] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:58:26   3676] #spOpts: N=65 mergeVia=F 
[03/22 02:58:27   3678] Reclaim Optimization WNS Slack -0.278  TNS Slack -125.973 Density 88.20
[03/22 02:58:27   3678] +----------+---------+--------+--------+------------+--------+
[03/22 02:58:27   3678] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 02:58:27   3678] +----------+---------+--------+--------+------------+--------+
[03/22 02:58:27   3678] |    88.20%|        -|  -0.278|-125.973|   0:00:00.0| 1562.8M|
[03/22 02:58:32   3682] |    88.20%|        0|  -0.278|-125.973|   0:00:05.0| 1562.8M|
[03/22 02:58:42   3693] |    88.20%|        5|  -0.278|-125.973|   0:00:10.0| 1562.8M|
[03/22 02:59:09   3719] |    88.13%|       79|  -0.278|-125.459|   0:00:27.0| 1560.8M|
[03/22 02:59:10   3720] |    88.12%|        2|  -0.278|-125.459|   0:00:01.0| 1560.8M|
[03/22 02:59:21   3732] |    88.07%|     1087|  -0.277|-124.787|   0:00:11.0| 1563.6M|
[03/22 02:59:21   3732] +----------+---------+--------+--------+------------+--------+
[03/22 02:59:21   3732] Reclaim Optimization End WNS Slack -0.277  TNS Slack -124.787 Density 88.07
[03/22 02:59:21   3732] 
[03/22 02:59:21   3732] ** Summary: Restruct = 81 Buffer Deletion = 0 Declone = 0 Resize = 1104 **
[03/22 02:59:21   3732] --------------------------------------------------------------
[03/22 02:59:21   3732] |                                   | Total     | Sequential |
[03/22 02:59:21   3732] --------------------------------------------------------------
[03/22 02:59:21   3732] | Num insts resized                 |     986  |       1    |
[03/22 02:59:21   3732] | Num insts undone                  |      17  |       0    |
[03/22 02:59:21   3732] | Num insts Downsized               |      66  |       1    |
[03/22 02:59:21   3732] | Num insts Samesized               |     920  |       0    |
[03/22 02:59:21   3732] | Num insts Upsized                 |       0  |       0    |
[03/22 02:59:21   3732] | Num multiple commits+uncommits    |      84  |       -    |
[03/22 02:59:21   3732] --------------------------------------------------------------
[03/22 02:59:21   3732] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:59:21   3732] Layer 3 has 206 constrained nets 
[03/22 02:59:21   3732] Layer 7 has 241 constrained nets 
[03/22 02:59:21   3732] **** End NDR-Layer Usage Statistics ****
[03/22 02:59:21   3732] ** Finished Core Power Optimization (cpu = 0:00:55.3) (real = 0:00:55.0) **
[03/22 02:59:21   3732] Executing incremental physical updates
[03/22 02:59:21   3732] #spOpts: N=65 mergeVia=F 
[03/22 02:59:21   3732] *** Starting refinePlace (1:02:12 mem=1529.2M) ***
[03/22 02:59:21   3732] Total net bbox length = 4.404e+05 (1.890e+05 2.514e+05) (ext = 2.093e+04)
[03/22 02:59:21   3732] default core: bins with density >  0.75 = 93.6 % ( 453 / 484 )
[03/22 02:59:21   3732] Density distribution unevenness ratio = 2.816%
[03/22 02:59:21   3732] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1529.2MB) @(1:02:12 - 1:02:12).
[03/22 02:59:21   3732] Starting refinePlace ...
[03/22 02:59:21   3732] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:59:22   3732] default core: bins with density >  0.75 =   87 % ( 421 / 484 )
[03/22 02:59:22   3732] Density distribution unevenness ratio = 2.810%
[03/22 02:59:22   3732]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 02:59:22   3732] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1529.2MB) @(1:02:12 - 1:02:13).
[03/22 02:59:22   3732] Move report: preRPlace moves 507 insts, mean move: 0.40 um, max move: 3.40 um
[03/22 02:59:22   3732] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U283): (253.20, 319.60) --> (251.60, 317.80)
[03/22 02:59:22   3732] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND2D3
[03/22 02:59:22   3732] wireLenOptFixPriorityInst 5026 inst fixed
[03/22 02:59:22   3733] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 02:59:22   3733] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1529.2MB) @(1:02:13 - 1:02:13).
[03/22 02:59:22   3733] Move report: Detail placement moves 507 insts, mean move: 0.40 um, max move: 3.40 um
[03/22 02:59:22   3733] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U283): (253.20, 319.60) --> (251.60, 317.80)
[03/22 02:59:22   3733] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1529.2MB
[03/22 02:59:22   3733] Statistics of distance of Instance movement in refine placement:
[03/22 02:59:22   3733]   maximum (X+Y) =         3.40 um
[03/22 02:59:22   3733]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U283) with max move: (253.2, 319.6) -> (251.6, 317.8)
[03/22 02:59:22   3733]   mean    (X+Y) =         0.40 um
[03/22 02:59:22   3733] Total instances flipped for legalization: 14
[03/22 02:59:22   3733] Summary Report:
[03/22 02:59:22   3733] Instances move: 507 (out of 27814 movable)
[03/22 02:59:22   3733] Mean displacement: 0.40 um
[03/22 02:59:22   3733] Max displacement: 3.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U283) (253.2, 319.6) -> (251.6, 317.8)
[03/22 02:59:22   3733] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKND2D3
[03/22 02:59:22   3733] Total instances moved : 507
[03/22 02:59:22   3733] Total net bbox length = 4.405e+05 (1.890e+05 2.514e+05) (ext = 2.093e+04)
[03/22 02:59:22   3733] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1529.2MB
[03/22 02:59:22   3733] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1529.2MB) @(1:02:12 - 1:02:13).
[03/22 02:59:22   3733] *** Finished refinePlace (1:02:13 mem=1529.2M) ***
[03/22 02:59:23   3734]   Timing Snapshot: (TGT)
[03/22 02:59:23   3734]      Weighted WNS: -0.277
[03/22 02:59:23   3734]       All  PG WNS: -0.277
[03/22 02:59:23   3734]       High PG WNS: -0.277
[03/22 02:59:23   3734]       All  PG TNS: -124.787
[03/22 02:59:23   3734]       High PG TNS: -115.465
[03/22 02:59:23   3734]          Tran DRV: 0
[03/22 02:59:23   3734]           Cap DRV: 0
[03/22 02:59:23   3734]        Fanout DRV: 0
[03/22 02:59:23   3734]            Glitch: 0
[03/22 02:59:23   3734]    Category Slack: { [L, -0.277] [H, -0.277] }
[03/22 02:59:23   3734] 
[03/22 02:59:23   3734] Checking setup slack degradation ...
[03/22 02:59:23   3734] 
[03/22 02:59:23   3734] Recovery Manager:
[03/22 02:59:23   3734]   Low  Effort WNS Jump: 0.000 (REF: -0.278, TGT: -0.277, Threshold: 0.010) - Skip
[03/22 02:59:23   3734]   High Effort WNS Jump: 0.000 (REF: -0.278, TGT: -0.277, Threshold: 0.010) - Skip
[03/22 02:59:23   3734]   Low  Effort TNS Jump: 0.000 (REF: -125.973, TGT: -124.787, Threshold: 25.000) - Skip
[03/22 02:59:23   3734]   High Effort TNS Jump: 0.000 (REF: -116.652, TGT: -115.465, Threshold: 25.000) - Skip
[03/22 02:59:23   3734] 
[03/22 02:59:24   3734] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:59:24   3734] Info: 206 clock nets excluded from IPO operation.
[03/22 02:59:24   3734] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:59:24   3734] #spOpts: N=65 mergeVia=F 
[03/22 02:59:26   3736] Info: 91 nets with fixed/cover wires excluded.
[03/22 02:59:26   3736] Info: 206 clock nets excluded from IPO operation.
[03/22 02:59:27   3738] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:59:27   3738] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 02:59:27   3738] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:59:27   3738] |  -0.277|   -0.277|-124.787| -124.787|    88.07%|   0:00:00.0| 1563.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/22 02:59:28   3739] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] *** Finish post-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1563.6M) ***
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] *** Finish post-CTS Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1563.6M) ***
[03/22 02:59:28   3739] **** Begin NDR-Layer Usage Statistics ****
[03/22 02:59:28   3739] Layer 3 has 206 constrained nets 
[03/22 02:59:28   3739] Layer 7 has 241 constrained nets 
[03/22 02:59:28   3739] **** End NDR-Layer Usage Statistics ****
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] Begin Power Analysis
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739]     0.00V	    VSS
[03/22 02:59:28   3739]     0.90V	    VDD
[03/22 02:59:28   3739] Begin Processing Timing Library for Power Calculation
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] Begin Processing Timing Library for Power Calculation
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] Begin Processing Power Net/Grid for Power Calculation
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.71MB/1168.71MB)
[03/22 02:59:28   3739] 
[03/22 02:59:28   3739] Begin Processing Timing Window Data for Power Calculation
[03/22 02:59:28   3739] 
[03/22 02:59:29   3739] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.71MB/1168.71MB)
[03/22 02:59:29   3739] 
[03/22 02:59:29   3739] Begin Processing User Attributes
[03/22 02:59:29   3739] 
[03/22 02:59:29   3739] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.71MB/1168.71MB)
[03/22 02:59:29   3739] 
[03/22 02:59:29   3739] Begin Processing Signal Activity
[03/22 02:59:29   3739] 
[03/22 02:59:30   3741] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1168.72MB/1168.72MB)
[03/22 02:59:30   3741] 
[03/22 02:59:30   3741] Begin Power Computation
[03/22 02:59:30   3741] 
[03/22 02:59:30   3741]       ----------------------------------------------------------
[03/22 02:59:30   3741]       # of cell(s) missing both power/leakage table: 0
[03/22 02:59:30   3741]       # of cell(s) missing power table: 0
[03/22 02:59:30   3741]       # of cell(s) missing leakage table: 0
[03/22 02:59:30   3741]       # of MSMV cell(s) missing power_level: 0
[03/22 02:59:30   3741]       ----------------------------------------------------------
[03/22 02:59:30   3741] 
[03/22 02:59:30   3741] 
[03/22 02:59:34   3744] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1168.72MB/1168.72MB)
[03/22 02:59:34   3744] 
[03/22 02:59:34   3744] Begin Processing User Attributes
[03/22 02:59:34   3744] 
[03/22 02:59:34   3744] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1168.72MB/1168.72MB)
[03/22 02:59:34   3744] 
[03/22 02:59:34   3744] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1168.72MB/1168.72MB)
[03/22 02:59:34   3744] 
[03/22 02:59:34   3745] *** Finished Leakage Power Optimization (cpu=0:01:08, real=0:01:08, mem=1411.99M, totSessionCpu=1:02:25).
[03/22 02:59:35   3745] Extraction called for design 'core' of instances=27894 and nets=29845 using extraction engine 'preRoute' .
[03/22 02:59:35   3745] PreRoute RC Extraction called for design core.
[03/22 02:59:35   3745] RC Extraction called in multi-corner(2) mode.
[03/22 02:59:35   3745] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 02:59:35   3745] RCMode: PreRoute
[03/22 02:59:35   3745]       RC Corner Indexes            0       1   
[03/22 02:59:35   3745] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 02:59:35   3745] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 02:59:35   3745] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 02:59:35   3745] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 02:59:35   3745] Shrink Factor                : 1.00000
[03/22 02:59:35   3745] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/22 02:59:35   3745] Using capacitance table file ...
[03/22 02:59:35   3745] Initializing multi-corner capacitance tables ... 
[03/22 02:59:35   3745] Initializing multi-corner resistance tables ...
[03/22 02:59:35   3745] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1393.379M)
[03/22 02:59:35   3745] doiPBLastSyncSlave
[03/22 02:59:35   3746] #################################################################################
[03/22 02:59:35   3746] # Design Stage: PreRoute
[03/22 02:59:35   3746] # Design Name: core
[03/22 02:59:35   3746] # Design Mode: 65nm
[03/22 02:59:35   3746] # Analysis Mode: MMMC Non-OCV 
[03/22 02:59:35   3746] # Parasitics Mode: No SPEF/RCDB
[03/22 02:59:35   3746] # Signoff Settings: SI Off 
[03/22 02:59:35   3746] #################################################################################
[03/22 02:59:36   3747] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:59:36   3747] Calculate delays in BcWc mode...
[03/22 02:59:36   3747] Topological Sorting (CPU = 0:00:00.1, MEM = 1399.7M, InitMEM = 1395.4M)
[03/22 02:59:40   3751] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 02:59:40   3751] End delay calculation. (MEM=1473.48 CPU=0:00:03.8 REAL=0:00:03.0)
[03/22 02:59:40   3751] *** CDM Built up (cpu=0:00:05.2  real=0:00:05.0  mem= 1473.5M) ***
[03/22 02:59:41   3751] 
[03/22 02:59:41   3751] Begin Power Analysis
[03/22 02:59:41   3751] 
[03/22 02:59:41   3751]     0.00V	    VSS
[03/22 02:59:41   3751]     0.90V	    VDD
[03/22 02:59:41   3751] Begin Processing Timing Library for Power Calculation
[03/22 02:59:41   3751] 
[03/22 02:59:41   3752] Begin Processing Timing Library for Power Calculation
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] Begin Processing Power Net/Grid for Power Calculation
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.91MB/1130.91MB)
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] Begin Processing Timing Window Data for Power Calculation
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.91MB/1130.91MB)
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] Begin Processing User Attributes
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1130.91MB/1130.91MB)
[03/22 02:59:41   3752] 
[03/22 02:59:41   3752] Begin Processing Signal Activity
[03/22 02:59:41   3752] 
[03/22 02:59:43   3753] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total)=1131.33MB/1131.33MB)
[03/22 02:59:43   3753] 
[03/22 02:59:43   3753] Begin Power Computation
[03/22 02:59:43   3753] 
[03/22 02:59:43   3753]       ----------------------------------------------------------
[03/22 02:59:43   3753]       # of cell(s) missing both power/leakage table: 0
[03/22 02:59:43   3753]       # of cell(s) missing power table: 0
[03/22 02:59:43   3753]       # of cell(s) missing leakage table: 0
[03/22 02:59:43   3753]       # of MSMV cell(s) missing power_level: 0
[03/22 02:59:43   3753]       ----------------------------------------------------------
[03/22 02:59:43   3753] 
[03/22 02:59:43   3753] 
[03/22 02:59:46   3757] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1131.33MB/1131.33MB)
[03/22 02:59:46   3757] 
[03/22 02:59:46   3757] Begin Processing User Attributes
[03/22 02:59:46   3757] 
[03/22 02:59:46   3757] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1131.33MB/1131.33MB)
[03/22 02:59:46   3757] 
[03/22 02:59:46   3757] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1131.33MB/1131.33MB)
[03/22 02:59:46   3757] 
[03/22 02:59:47   3757] <optDesign CMD> Restore Using all VT Cells
[03/22 02:59:47   3757] Reported timing to dir ./timingReports
[03/22 02:59:47   3757] **optDesign ... cpu = 0:14:37, real = 0:14:37, mem = 1412.0M, totSessionCpu=1:02:38 **
[03/22 02:59:47   3757] ** Profile ** Start :  cpu=0:00:00.0, mem=1412.0M
[03/22 02:59:47   3757] ** Profile ** Other data :  cpu=0:00:00.1, mem=1412.0M
[03/22 02:59:47   3758] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1422.0M
[03/22 02:59:48   3759] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1414.0M
[03/22 02:59:49   3759] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1414.0M
[03/22 02:59:49   3759] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.090  |
|           TNS (ns):|-124.881 |-115.370 | -9.511  |
|    Violating Paths:|  1182   |  1022   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.074%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1414.0M
[03/22 02:59:49   3759] **optDesign ... cpu = 0:14:39, real = 0:14:39, mem = 1412.0M, totSessionCpu=1:02:40 **
[03/22 02:59:49   3759] *** Finished optDesign ***
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:14:48 real=  0:14:47)
[03/22 02:59:49   3759] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:04:22 real=  0:04:22)
[03/22 02:59:49   3759] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:03:26 real=  0:03:27)
[03/22 02:59:49   3759] 	OPT_RUNTIME:            reclaim (count =  7): (cpu=0:00:57.3 real=0:00:57.2)
[03/22 02:59:49   3759] 	OPT_RUNTIME:          phyUpdate (count = 10): (cpu=  0:01:06 real=  0:01:04)
[03/22 02:59:49   3759] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:07:44 real=  0:07:44)
[03/22 02:59:49   3759] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:06:29 real=  0:06:30)
[03/22 02:59:49   3759] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:11.1 real=0:00:11.1)
[03/22 02:59:49   3759] 	OPT_RUNTIME:        tnsPlaceEco (count =  1): (cpu=0:00:11.6 real=0:00:11.6)
[03/22 02:59:49   3759] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:17 real=  0:01:16)
[03/22 02:59:49   3759] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:17 real=  0:01:17)
[03/22 02:59:49   3759] Info: pop threads available for lower-level modules during optimization.
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory2_reg_59_, Center Move (61.900,189.100)->(62.300,178.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 51.100 178.300 51.100 199.900
[03/22 02:59:49   3759] addCustomLine AAA 51.100 178.300 72.700 178.300
[03/22 02:59:49   3759] addCustomLine AAA 51.100 199.900 72.700 199.900
[03/22 02:59:49   3759] addCustomLine AAA 72.700 178.300 72.700 199.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory2_reg_41_, Center Move (64.900,158.500)->(61.100,147.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 54.100 147.700 54.100 169.300
[03/22 02:59:49   3759] addCustomLine AAA 54.100 147.700 75.700 147.700
[03/22 02:59:49   3759] addCustomLine AAA 54.100 169.300 75.700 169.300
[03/22 02:59:49   3759] addCustomLine AAA 75.700 147.700 75.700 169.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory2_reg_40_, Center Move (79.700,176.500)->(79.700,165.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 68.900 165.700 68.900 187.300
[03/22 02:59:49   3759] addCustomLine AAA 68.900 165.700 90.500 165.700
[03/22 02:59:49   3759] addCustomLine AAA 68.900 187.300 90.500 187.300
[03/22 02:59:49   3759] addCustomLine AAA 90.500 165.700 90.500 187.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory2_reg_24_, Center Move (65.700,154.900)->(65.500,144.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 54.900 144.100 54.900 165.700
[03/22 02:59:49   3759] addCustomLine AAA 54.900 144.100 76.500 144.100
[03/22 02:59:49   3759] addCustomLine AAA 54.900 165.700 76.500 165.700
[03/22 02:59:49   3759] addCustomLine AAA 76.500 144.100 76.500 165.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory2_reg_14_, Center Move (70.700,109.900)->(64.900,99.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 59.900 99.100 59.900 120.700
[03/22 02:59:49   3759] addCustomLine AAA 59.900 99.100 81.500 99.100
[03/22 02:59:49   3759] addCustomLine AAA 59.900 120.700 81.500 120.700
[03/22 02:59:49   3759] addCustomLine AAA 81.500 99.100 81.500 120.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory2_reg_13_, Center Move (27.900,210.700)->(28.700,199.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 17.100 199.900 17.100 221.500
[03/22 02:59:49   3759] addCustomLine AAA 17.100 199.900 38.700 199.900
[03/22 02:59:49   3759] addCustomLine AAA 17.100 221.500 38.700 221.500
[03/22 02:59:49   3759] addCustomLine AAA 38.700 199.900 38.700 221.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory0_reg_17_, Center Move (75.300,144.100)->(70.300,133.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 64.500 133.300 64.500 154.900
[03/22 02:59:49   3759] addCustomLine AAA 64.500 133.300 86.100 133.300
[03/22 02:59:49   3759] addCustomLine AAA 64.500 154.900 86.100 154.900
[03/22 02:59:49   3759] addCustomLine AAA 86.100 133.300 86.100 154.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory0_reg_12_, Center Move (74.300,113.500)->(69.300,102.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 63.500 102.700 63.500 124.300
[03/22 02:59:49   3759] addCustomLine AAA 63.500 102.700 85.100 102.700
[03/22 02:59:49   3759] addCustomLine AAA 63.500 124.300 85.100 124.300
[03/22 02:59:49   3759] addCustomLine AAA 85.100 102.700 85.100 124.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory7_reg_26_, Center Move (76.800,126.100)->(72.400,115.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 66.000 115.300 66.000 136.900
[03/22 02:59:49   3759] addCustomLine AAA 66.000 115.300 87.600 115.300
[03/22 02:59:49   3759] addCustomLine AAA 66.000 136.900 87.600 136.900
[03/22 02:59:49   3759] addCustomLine AAA 87.600 115.300 87.600 136.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory5_reg_43_, Center Move (74.200,147.700)->(76.000,136.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 63.400 136.900 63.400 158.500
[03/22 02:59:49   3759] addCustomLine AAA 63.400 136.900 85.000 136.900
[03/22 02:59:49   3759] addCustomLine AAA 63.400 158.500 85.000 158.500
[03/22 02:59:49   3759] addCustomLine AAA 85.000 136.900 85.000 158.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory5_reg_42_, Center Move (80.400,165.700)->(78.800,154.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 69.600 154.900 69.600 176.500
[03/22 02:59:49   3759] addCustomLine AAA 69.600 154.900 91.200 154.900
[03/22 02:59:49   3759] addCustomLine AAA 69.600 176.500 91.200 176.500
[03/22 02:59:49   3759] addCustomLine AAA 91.200 154.900 91.200 176.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory5_reg_29_, Center Move (57.000,129.700)->(50.600,118.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 46.200 118.900 46.200 140.500
[03/22 02:59:49   3759] addCustomLine AAA 46.200 118.900 67.800 118.900
[03/22 02:59:49   3759] addCustomLine AAA 46.200 140.500 67.800 140.500
[03/22 02:59:49   3759] addCustomLine AAA 67.800 118.900 67.800 140.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory5_reg_26_, Center Move (78.800,122.500)->(75.000,111.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 68.000 111.700 68.000 133.300
[03/22 02:59:49   3759] addCustomLine AAA 68.000 111.700 89.600 111.700
[03/22 02:59:49   3759] addCustomLine AAA 68.000 133.300 89.600 133.300
[03/22 02:59:49   3759] addCustomLine AAA 89.600 111.700 89.600 133.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory6_reg_42_, Center Move (64.600,162.100)->(61.000,151.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 53.800 151.300 53.800 172.900
[03/22 02:59:49   3759] addCustomLine AAA 53.800 151.300 75.400 151.300
[03/22 02:59:49   3759] addCustomLine AAA 53.800 172.900 75.400 172.900
[03/22 02:59:49   3759] addCustomLine AAA 75.400 151.300 75.400 172.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory6_reg_41_, Center Move (61.600,160.300)->(61.000,149.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 50.800 149.500 50.800 171.100
[03/22 02:59:49   3759] addCustomLine AAA 50.800 149.500 72.400 149.500
[03/22 02:59:49   3759] addCustomLine AAA 50.800 171.100 72.400 171.100
[03/22 02:59:49   3759] addCustomLine AAA 72.400 149.500 72.400 171.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory6_reg_29_, Center Move (61.600,133.300)->(58.800,122.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 50.800 122.500 50.800 144.100
[03/22 02:59:49   3759] addCustomLine AAA 50.800 122.500 72.400 122.500
[03/22 02:59:49   3759] addCustomLine AAA 50.800 144.100 72.400 144.100
[03/22 02:59:49   3759] addCustomLine AAA 72.400 122.500 72.400 144.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory6_reg_17_, Center Move (77.200,145.900)->(75.000,135.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 66.400 135.100 66.400 156.700
[03/22 02:59:49   3759] addCustomLine AAA 66.400 135.100 88.000 135.100
[03/22 02:59:49   3759] addCustomLine AAA 66.400 156.700 88.000 156.700
[03/22 02:59:49   3759] addCustomLine AAA 88.000 135.100 88.000 156.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory1_reg_49_, Center Move (75.900,187.300)->(73.300,176.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 65.100 176.500 65.100 198.100
[03/22 02:59:49   3759] addCustomLine AAA 65.100 176.500 86.700 176.500
[03/22 02:59:49   3759] addCustomLine AAA 65.100 198.100 86.700 198.100
[03/22 02:59:49   3759] addCustomLine AAA 86.700 176.500 86.700 198.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory1_reg_43_, Center Move (61.300,156.700)->(61.300,145.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 50.500 145.900 50.500 167.500
[03/22 02:59:49   3759] addCustomLine AAA 50.500 145.900 72.100 145.900
[03/22 02:59:49   3759] addCustomLine AAA 50.500 167.500 72.100 167.500
[03/22 02:59:49   3759] addCustomLine AAA 72.100 145.900 72.100 167.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory1_reg_41_, Center Move (61.100,163.900)->(60.100,153.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 50.300 153.100 50.300 174.700
[03/22 02:59:49   3759] addCustomLine AAA 50.300 153.100 71.900 153.100
[03/22 02:59:49   3759] addCustomLine AAA 50.300 174.700 71.900 174.700
[03/22 02:59:49   3759] addCustomLine AAA 71.900 153.100 71.900 174.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory1_reg_29_, Center Move (60.100,135.100)->(56.700,124.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 49.300 124.300 49.300 145.900
[03/22 02:59:49   3759] addCustomLine AAA 49.300 124.300 70.900 124.300
[03/22 02:59:49   3759] addCustomLine AAA 49.300 145.900 70.900 145.900
[03/22 02:59:49   3759] addCustomLine AAA 70.900 124.300 70.900 145.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory1_reg_20_, Center Move (79.900,133.300)->(79.500,122.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 69.100 122.500 69.100 144.100
[03/22 02:59:49   3759] addCustomLine AAA 69.100 122.500 90.700 122.500
[03/22 02:59:49   3759] addCustomLine AAA 69.100 144.100 90.700 144.100
[03/22 02:59:49   3759] addCustomLine AAA 90.700 122.500 90.700 144.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory1_reg_14_, Center Move (67.100,117.100)->(62.100,106.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 56.300 106.300 56.300 127.900
[03/22 02:59:49   3759] addCustomLine AAA 56.300 106.300 77.900 106.300
[03/22 02:59:49   3759] addCustomLine AAA 56.300 127.900 77.900 127.900
[03/22 02:59:49   3759] addCustomLine AAA 77.900 106.300 77.900 127.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory3_reg_48_, Center Move (69.700,181.900)->(70.300,171.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 58.900 171.100 58.900 192.700
[03/22 02:59:49   3759] addCustomLine AAA 58.900 171.100 80.500 171.100
[03/22 02:59:49   3759] addCustomLine AAA 58.900 192.700 80.500 192.700
[03/22 02:59:49   3759] addCustomLine AAA 80.500 171.100 80.500 192.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory3_reg_34_, Center Move (74.300,122.500)->(70.100,111.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 63.500 111.700 63.500 133.300
[03/22 02:59:49   3759] addCustomLine AAA 63.500 111.700 85.100 111.700
[03/22 02:59:49   3759] addCustomLine AAA 63.500 133.300 85.100 133.300
[03/22 02:59:49   3759] addCustomLine AAA 85.100 111.700 85.100 133.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory3_reg_26_, Center Move (72.500,120.700)->(67.900,109.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 61.700 109.900 61.700 131.500
[03/22 02:59:49   3759] addCustomLine AAA 61.700 109.900 83.300 109.900
[03/22 02:59:49   3759] addCustomLine AAA 61.700 131.500 83.300 131.500
[03/22 02:59:49   3759] addCustomLine AAA 83.300 109.900 83.300 131.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory3_reg_20_, Center Move (74.900,135.100)->(70.900,124.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 64.100 124.300 64.100 145.900
[03/22 02:59:49   3759] addCustomLine AAA 64.100 124.300 85.700 124.300
[03/22 02:59:49   3759] addCustomLine AAA 64.100 145.900 85.700 145.900
[03/22 02:59:49   3759] addCustomLine AAA 85.700 124.300 85.700 145.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory3_reg_12_, Center Move (69.900,131.500)->(65.300,120.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 59.100 120.700 59.100 142.300
[03/22 02:59:49   3759] addCustomLine AAA 59.100 120.700 80.700 120.700
[03/22 02:59:49   3759] addCustomLine AAA 59.100 142.300 80.700 142.300
[03/22 02:59:49   3759] addCustomLine AAA 80.700 120.700 80.700 142.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/Q_reg_42_, Center Move (78.900,162.100)->(77.300,151.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 68.100 151.300 68.100 172.900
[03/22 02:59:49   3759] addCustomLine AAA 68.100 151.300 89.700 151.300
[03/22 02:59:49   3759] addCustomLine AAA 68.100 172.900 89.700 172.900
[03/22 02:59:49   3759] addCustomLine AAA 89.700 151.300 89.700 172.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/Q_reg_29_, Center Move (56.700,133.300)->(51.500,122.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 45.900 122.500 45.900 144.100
[03/22 02:59:49   3759] addCustomLine AAA 45.900 122.500 67.500 122.500
[03/22 02:59:49   3759] addCustomLine AAA 45.900 144.100 67.500 144.100
[03/22 02:59:49   3759] addCustomLine AAA 67.500 122.500 67.500 144.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory4_reg_26_, Center Move (70.900,117.100)->(67.100,104.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 60.100 106.300 60.100 127.900
[03/22 02:59:49   3759] addCustomLine AAA 60.100 106.300 81.700 106.300
[03/22 02:59:49   3759] addCustomLine AAA 60.100 127.900 81.700 127.900
[03/22 02:59:49   3759] addCustomLine AAA 81.700 106.300 81.700 127.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory4_reg_24_, Center Move (74.700,153.100)->(70.100,142.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 63.900 142.300 63.900 163.900
[03/22 02:59:49   3759] addCustomLine AAA 63.900 142.300 85.500 142.300
[03/22 02:59:49   3759] addCustomLine AAA 63.900 163.900 85.500 163.900
[03/22 02:59:49   3759] addCustomLine AAA 85.500 142.300 85.500 163.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory4_reg_22_, Center Move (52.900,122.500)->(49.700,111.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 42.100 111.700 42.100 133.300
[03/22 02:59:49   3759] addCustomLine AAA 42.100 111.700 63.700 111.700
[03/22 02:59:49   3759] addCustomLine AAA 42.100 133.300 63.700 133.300
[03/22 02:59:49   3759] addCustomLine AAA 63.700 111.700 63.700 133.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory4_reg_20_, Center Move (74.100,131.500)->(69.100,120.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 63.300 120.700 63.300 142.300
[03/22 02:59:49   3759] addCustomLine AAA 63.300 120.700 84.900 120.700
[03/22 02:59:49   3759] addCustomLine AAA 63.300 142.300 84.900 142.300
[03/22 02:59:49   3759] addCustomLine AAA 84.900 120.700 84.900 142.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/Q_reg_18_, Center Move (56.700,136.900)->(52.300,126.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 45.900 126.100 45.900 147.700
[03/22 02:59:49   3759] addCustomLine AAA 45.900 126.100 67.500 126.100
[03/22 02:59:49   3759] addCustomLine AAA 45.900 147.700 67.500 147.700
[03/22 02:59:49   3759] addCustomLine AAA 67.500 126.100 67.500 147.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/Q_reg_17_, Center Move (83.300,140.500)->(80.300,129.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 72.500 129.700 72.500 151.300
[03/22 02:59:49   3759] addCustomLine AAA 72.500 129.700 94.100 129.700
[03/22 02:59:49   3759] addCustomLine AAA 72.500 151.300 94.100 151.300
[03/22 02:59:49   3759] addCustomLine AAA 94.100 129.700 94.100 151.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/memory4_reg_12_, Center Move (68.300,127.900)->(67.100,117.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 57.500 117.100 57.500 138.700
[03/22 02:59:49   3759] addCustomLine AAA 57.500 117.100 79.100 117.100
[03/22 02:59:49   3759] addCustomLine AAA 57.500 138.700 79.100 138.700
[03/22 02:59:49   3759] addCustomLine AAA 79.100 117.100 79.100 138.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: kmem_instance/Q_reg_12_, Center Move (68.700,135.100)->(66.900,124.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 57.900 124.300 57.900 145.900
[03/22 02:59:49   3759] addCustomLine AAA 57.900 124.300 79.500 124.300
[03/22 02:59:49   3759] addCustomLine AAA 57.900 145.900 79.500 145.900
[03/22 02:59:49   3759] addCustomLine AAA 79.500 124.300 79.500 145.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_138_, Center Move (144.500,73.900)->(139.900,63.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 133.700 63.100 133.700 84.700
[03/22 02:59:49   3759] addCustomLine AAA 133.700 63.100 155.300 63.100
[03/22 02:59:49   3759] addCustomLine AAA 133.700 84.700 155.300 84.700
[03/22 02:59:49   3759] addCustomLine AAA 155.300 63.100 155.300 84.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_137_, Center Move (164.700,52.300)->(154.300,41.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 153.900 41.500 153.900 63.100
[03/22 02:59:49   3759] addCustomLine AAA 153.900 41.500 175.500 41.500
[03/22 02:59:49   3759] addCustomLine AAA 153.900 63.100 175.500 63.100
[03/22 02:59:49   3759] addCustomLine AAA 175.500 41.500 175.500 63.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_126_, Center Move (214.900,135.100)->(213.100,124.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 204.100 124.300 204.100 145.900
[03/22 02:59:49   3759] addCustomLine AAA 204.100 124.300 225.700 124.300
[03/22 02:59:49   3759] addCustomLine AAA 204.100 145.900 225.700 145.900
[03/22 02:59:49   3759] addCustomLine AAA 225.700 124.300 225.700 145.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_93_, Center Move (166.900,64.900)->(162.300,54.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 156.100 54.100 156.100 75.700
[03/22 02:59:49   3759] addCustomLine AAA 156.100 54.100 177.700 54.100
[03/22 02:59:49   3759] addCustomLine AAA 156.100 75.700 177.700 75.700
[03/22 02:59:49   3759] addCustomLine AAA 177.700 54.100 177.700 75.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_70_, Center Move (225.300,46.900)->(213.500,43.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 214.500 36.100 214.500 57.700
[03/22 02:59:49   3759] addCustomLine AAA 214.500 36.100 236.100 36.100
[03/22 02:59:49   3759] addCustomLine AAA 214.500 57.700 236.100 57.700
[03/22 02:59:49   3759] addCustomLine AAA 236.100 36.100 236.100 57.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_66_, Center Move (228.300,131.500)->(225.100,120.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 217.500 120.700 217.500 142.300
[03/22 02:59:49   3759] addCustomLine AAA 217.500 120.700 239.100 120.700
[03/22 02:59:49   3759] addCustomLine AAA 217.500 142.300 239.100 142.300
[03/22 02:59:49   3759] addCustomLine AAA 239.100 120.700 239.100 142.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_42_, Center Move (131.500,100.900)->(131.500,90.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 120.700 90.100 120.700 111.700
[03/22 02:59:49   3759] addCustomLine AAA 120.700 90.100 142.300 90.100
[03/22 02:59:49   3759] addCustomLine AAA 120.700 111.700 142.300 111.700
[03/22 02:59:49   3759] addCustomLine AAA 142.300 90.100 142.300 111.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_37_, Center Move (182.900,45.100)->(173.700,34.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 172.100 34.300 172.100 55.900
[03/22 02:59:49   3759] addCustomLine AAA 172.100 34.300 193.700 34.300
[03/22 02:59:49   3759] addCustomLine AAA 172.100 55.900 193.700 55.900
[03/22 02:59:49   3759] addCustomLine AAA 193.700 34.300 193.700 55.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_30_, Center Move (185.700,72.100)->(177.300,61.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 174.900 61.300 174.900 82.900
[03/22 02:59:49   3759] addCustomLine AAA 174.900 61.300 196.500 61.300
[03/22 02:59:49   3759] addCustomLine AAA 174.900 82.900 196.500 82.900
[03/22 02:59:49   3759] addCustomLine AAA 196.500 61.300 196.500 82.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory2_reg_18_, Center Move (144.500,55.900)->(136.700,45.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 133.700 45.100 133.700 66.700
[03/22 02:59:49   3759] addCustomLine AAA 133.700 45.100 155.300 45.100
[03/22 02:59:49   3759] addCustomLine AAA 133.700 66.700 155.300 66.700
[03/22 02:59:49   3759] addCustomLine AAA 155.300 45.100 155.300 66.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_143_, Center Move (143.900,70.300)->(138.300,59.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 133.100 59.500 133.100 81.100
[03/22 02:59:49   3759] addCustomLine AAA 133.100 59.500 154.700 59.500
[03/22 02:59:49   3759] addCustomLine AAA 133.100 81.100 154.700 81.100
[03/22 02:59:49   3759] addCustomLine AAA 154.700 59.500 154.700 81.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_138_, Center Move (150.100,73.900)->(143.700,63.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 139.300 63.100 139.300 84.700
[03/22 02:59:49   3759] addCustomLine AAA 139.300 63.100 160.900 63.100
[03/22 02:59:49   3759] addCustomLine AAA 139.300 84.700 160.900 84.700
[03/22 02:59:49   3759] addCustomLine AAA 160.900 63.100 160.900 84.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_128_, Center Move (131.100,73.900)->(127.900,63.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 120.300 63.100 120.300 84.700
[03/22 02:59:49   3759] addCustomLine AAA 120.300 63.100 141.900 63.100
[03/22 02:59:49   3759] addCustomLine AAA 120.300 84.700 141.900 84.700
[03/22 02:59:49   3759] addCustomLine AAA 141.900 63.100 141.900 84.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_124_, Center Move (151.500,70.300)->(142.100,59.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 140.700 59.500 140.700 81.100
[03/22 02:59:49   3759] addCustomLine AAA 140.700 59.500 162.300 59.500
[03/22 02:59:49   3759] addCustomLine AAA 140.700 81.100 162.300 81.100
[03/22 02:59:49   3759] addCustomLine AAA 162.300 59.500 162.300 81.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_122_, Center Move (169.900,108.100)->(166.700,97.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 159.100 97.300 159.100 118.900
[03/22 02:59:49   3759] addCustomLine AAA 159.100 97.300 180.700 97.300
[03/22 02:59:49   3759] addCustomLine AAA 159.100 118.900 180.700 118.900
[03/22 02:59:49   3759] addCustomLine AAA 180.700 97.300 180.700 118.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_101_, Center Move (229.700,45.100)->(218.900,43.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 218.900 34.300 218.900 55.900
[03/22 02:59:49   3759] addCustomLine AAA 218.900 34.300 240.500 34.300
[03/22 02:59:49   3759] addCustomLine AAA 218.900 55.900 240.500 55.900
[03/22 02:59:49   3759] addCustomLine AAA 240.500 34.300 240.500 55.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_57_, Center Move (155.500,93.700)->(150.100,82.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 144.700 82.900 144.700 104.500
[03/22 02:59:49   3759] addCustomLine AAA 144.700 82.900 166.300 82.900
[03/22 02:59:49   3759] addCustomLine AAA 144.700 104.500 166.300 104.500
[03/22 02:59:49   3759] addCustomLine AAA 166.300 82.900 166.300 104.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_53_, Center Move (155.900,82.900)->(152.500,72.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 145.100 72.100 145.100 93.700
[03/22 02:59:49   3759] addCustomLine AAA 145.100 72.100 166.700 72.100
[03/22 02:59:49   3759] addCustomLine AAA 145.100 93.700 166.700 93.700
[03/22 02:59:49   3759] addCustomLine AAA 166.700 72.100 166.700 93.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_51_, Center Move (150.700,68.500)->(144.700,57.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 139.900 57.700 139.900 79.300
[03/22 02:59:49   3759] addCustomLine AAA 139.900 57.700 161.500 57.700
[03/22 02:59:49   3759] addCustomLine AAA 139.900 79.300 161.500 79.300
[03/22 02:59:49   3759] addCustomLine AAA 161.500 57.700 161.500 79.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_50_, Center Move (169.700,70.300)->(162.100,59.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 158.900 59.500 158.900 81.100
[03/22 02:59:49   3759] addCustomLine AAA 158.900 59.500 180.500 59.500
[03/22 02:59:49   3759] addCustomLine AAA 158.900 81.100 180.500 81.100
[03/22 02:59:49   3759] addCustomLine AAA 180.500 59.500 180.500 81.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_49_, Center Move (129.900,115.300)->(128.100,104.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 119.100 104.500 119.100 126.100
[03/22 02:59:49   3759] addCustomLine AAA 119.100 104.500 140.700 104.500
[03/22 02:59:49   3759] addCustomLine AAA 119.100 126.100 140.700 126.100
[03/22 02:59:49   3759] addCustomLine AAA 140.700 104.500 140.700 126.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_42_, Center Move (130.900,104.500)->(127.900,93.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 120.100 93.700 120.100 115.300
[03/22 02:59:49   3759] addCustomLine AAA 120.100 93.700 141.700 93.700
[03/22 02:59:49   3759] addCustomLine AAA 120.100 115.300 141.700 115.300
[03/22 02:59:49   3759] addCustomLine AAA 141.700 93.700 141.700 115.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_36_, Center Move (158.500,97.300)->(154.700,86.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 147.700 86.500 147.700 108.100
[03/22 02:59:49   3759] addCustomLine AAA 147.700 86.500 169.300 86.500
[03/22 02:59:49   3759] addCustomLine AAA 147.700 108.100 169.300 108.100
[03/22 02:59:49   3759] addCustomLine AAA 169.300 86.500 169.300 108.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_10_, Center Move (175.300,39.700)->(167.900,28.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 164.500 28.900 164.500 50.500
[03/22 02:59:49   3759] addCustomLine AAA 164.500 28.900 186.100 28.900
[03/22 02:59:49   3759] addCustomLine AAA 164.500 50.500 186.100 50.500
[03/22 02:59:49   3759] addCustomLine AAA 186.100 28.900 186.100 50.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_7_, Center Move (113.700,91.900)->(111.300,81.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 102.900 81.100 102.900 102.700
[03/22 02:59:49   3759] addCustomLine AAA 102.900 81.100 124.500 81.100
[03/22 02:59:49   3759] addCustomLine AAA 102.900 102.700 124.500 102.700
[03/22 02:59:49   3759] addCustomLine AAA 124.500 81.100 124.500 102.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_6_, Center Move (181.700,46.900)->(170.900,37.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 170.900 36.100 170.900 57.700
[03/22 02:59:49   3759] addCustomLine AAA 170.900 36.100 192.500 36.100
[03/22 02:59:49   3759] addCustomLine AAA 170.900 57.700 192.500 57.700
[03/22 02:59:49   3759] addCustomLine AAA 192.500 36.100 192.500 57.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory0_reg_5_, Center Move (141.300,90.100)->(137.100,79.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 130.500 79.300 130.500 100.900
[03/22 02:59:49   3759] addCustomLine AAA 130.500 79.300 152.100 79.300
[03/22 02:59:49   3759] addCustomLine AAA 130.500 100.900 152.100 100.900
[03/22 02:59:49   3759] addCustomLine AAA 152.100 79.300 152.100 100.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_138_, Center Move (145.800,79.300)->(140.400,68.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 135.000 68.500 135.000 90.100
[03/22 02:59:49   3759] addCustomLine AAA 135.000 68.500 156.600 68.500
[03/22 02:59:49   3759] addCustomLine AAA 135.000 90.100 156.600 90.100
[03/22 02:59:49   3759] addCustomLine AAA 156.600 68.500 156.600 90.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_132_, Center Move (113.800,104.500)->(109.800,93.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 103.000 93.700 103.000 115.300
[03/22 02:59:49   3759] addCustomLine AAA 103.000 93.700 124.600 93.700
[03/22 02:59:49   3759] addCustomLine AAA 103.000 115.300 124.600 115.300
[03/22 02:59:49   3759] addCustomLine AAA 124.600 93.700 124.600 115.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_128_, Center Move (130.800,77.500)->(127.400,66.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 120.000 66.700 120.000 88.300
[03/22 02:59:49   3759] addCustomLine AAA 120.000 66.700 141.600 66.700
[03/22 02:59:49   3759] addCustomLine AAA 120.000 88.300 141.600 88.300
[03/22 02:59:49   3759] addCustomLine AAA 141.600 66.700 141.600 88.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_93_, Center Move (173.600,61.300)->(168.200,50.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 162.800 50.500 162.800 72.100
[03/22 02:59:49   3759] addCustomLine AAA 162.800 50.500 184.400 50.500
[03/22 02:59:49   3759] addCustomLine AAA 162.800 72.100 184.400 72.100
[03/22 02:59:49   3759] addCustomLine AAA 184.400 50.500 184.400 72.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_87_, Center Move (215.400,124.300)->(210.000,113.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 204.600 113.500 204.600 135.100
[03/22 02:59:49   3759] addCustomLine AAA 204.600 113.500 226.200 113.500
[03/22 02:59:49   3759] addCustomLine AAA 204.600 135.100 226.200 135.100
[03/22 02:59:49   3759] addCustomLine AAA 226.200 113.500 226.200 135.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_57_, Center Move (141.400,84.700)->(139.000,73.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 130.600 73.900 130.600 95.500
[03/22 02:59:49   3759] addCustomLine AAA 130.600 73.900 152.200 73.900
[03/22 02:59:49   3759] addCustomLine AAA 130.600 95.500 152.200 95.500
[03/22 02:59:49   3759] addCustomLine AAA 152.200 73.900 152.200 95.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_54_, Center Move (161.800,63.100)->(152.200,52.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 151.000 52.300 151.000 73.900
[03/22 02:59:49   3759] addCustomLine AAA 151.000 52.300 172.600 52.300
[03/22 02:59:49   3759] addCustomLine AAA 151.000 73.900 172.600 73.900
[03/22 02:59:49   3759] addCustomLine AAA 172.600 52.300 172.600 73.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_43_, Center Move (111.000,111.700)->(108.800,100.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 100.200 100.900 100.200 122.500
[03/22 02:59:49   3759] addCustomLine AAA 100.200 100.900 121.800 100.900
[03/22 02:59:49   3759] addCustomLine AAA 100.200 122.500 121.800 122.500
[03/22 02:59:49   3759] addCustomLine AAA 121.800 100.900 121.800 122.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_36_, Center Move (158.400,102.700)->(156.000,91.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 147.600 91.900 147.600 113.500
[03/22 02:59:49   3759] addCustomLine AAA 147.600 91.900 169.200 91.900
[03/22 02:59:49   3759] addCustomLine AAA 147.600 113.500 169.200 113.500
[03/22 02:59:49   3759] addCustomLine AAA 169.200 91.900 169.200 113.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_11_, Center Move (143.600,48.700)->(137.000,37.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 132.800 37.900 132.800 59.500
[03/22 02:59:49   3759] addCustomLine AAA 132.800 37.900 154.400 37.900
[03/22 02:59:49   3759] addCustomLine AAA 132.800 59.500 154.400 59.500
[03/22 02:59:49   3759] addCustomLine AAA 154.400 37.900 154.400 59.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory7_reg_9_, Center Move (143.200,43.300)->(134.800,32.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 132.400 32.500 132.400 54.100
[03/22 02:59:49   3759] addCustomLine AAA 132.400 32.500 154.000 32.500
[03/22 02:59:49   3759] addCustomLine AAA 132.400 54.100 154.000 54.100
[03/22 02:59:49   3759] addCustomLine AAA 154.000 32.500 154.000 54.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_138_, Center Move (145.400,81.100)->(143.200,70.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 134.600 70.300 134.600 91.900
[03/22 02:59:49   3759] addCustomLine AAA 134.600 70.300 156.200 70.300
[03/22 02:59:49   3759] addCustomLine AAA 134.600 91.900 156.200 91.900
[03/22 02:59:49   3759] addCustomLine AAA 156.200 70.300 156.200 91.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_132_, Center Move (112.200,100.900)->(110.000,90.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 101.400 90.100 101.400 111.700
[03/22 02:59:49   3759] addCustomLine AAA 101.400 90.100 123.000 90.100
[03/22 02:59:49   3759] addCustomLine AAA 101.400 111.700 123.000 111.700
[03/22 02:59:49   3759] addCustomLine AAA 123.000 90.100 123.000 111.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_129_, Center Move (112.600,106.300)->(109.400,95.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 101.800 95.500 101.800 117.100
[03/22 02:59:49   3759] addCustomLine AAA 101.800 95.500 123.400 95.500
[03/22 02:59:49   3759] addCustomLine AAA 101.800 117.100 123.400 117.100
[03/22 02:59:49   3759] addCustomLine AAA 123.400 95.500 123.400 117.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_93_, Center Move (175.000,57.700)->(168.600,46.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 164.200 46.900 164.200 68.500
[03/22 02:59:49   3759] addCustomLine AAA 164.200 46.900 185.800 46.900
[03/22 02:59:49   3759] addCustomLine AAA 164.200 68.500 185.800 68.500
[03/22 02:59:49   3759] addCustomLine AAA 185.800 46.900 185.800 68.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_59_, Center Move (131.000,91.900)->(129.600,81.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 120.200 81.100 120.200 102.700
[03/22 02:59:49   3759] addCustomLine AAA 120.200 81.100 141.800 81.100
[03/22 02:59:49   3759] addCustomLine AAA 120.200 102.700 141.800 102.700
[03/22 02:59:49   3759] addCustomLine AAA 141.800 81.100 141.800 102.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_57_, Center Move (146.600,84.700)->(144.400,73.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 135.800 73.900 135.800 95.500
[03/22 02:59:49   3759] addCustomLine AAA 135.800 73.900 157.400 73.900
[03/22 02:59:49   3759] addCustomLine AAA 135.800 95.500 157.400 95.500
[03/22 02:59:49   3759] addCustomLine AAA 157.400 73.900 157.400 95.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_48_, Center Move (152.800,104.500)->(150.800,91.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 142.000 93.700 142.000 115.300
[03/22 02:59:49   3759] addCustomLine AAA 142.000 93.700 163.600 93.700
[03/22 02:59:49   3759] addCustomLine AAA 142.000 115.300 163.600 115.300
[03/22 02:59:49   3759] addCustomLine AAA 163.600 93.700 163.600 115.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_43_, Center Move (111.600,115.300)->(109.200,104.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 100.800 104.500 100.800 126.100
[03/22 02:59:49   3759] addCustomLine AAA 100.800 104.500 122.400 104.500
[03/22 02:59:49   3759] addCustomLine AAA 100.800 126.100 122.400 126.100
[03/22 02:59:49   3759] addCustomLine AAA 122.400 104.500 122.400 126.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_9_, Center Move (142.600,46.900)->(137.800,36.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 131.800 36.100 131.800 57.700
[03/22 02:59:49   3759] addCustomLine AAA 131.800 36.100 153.400 36.100
[03/22 02:59:49   3759] addCustomLine AAA 131.800 57.700 153.400 57.700
[03/22 02:59:49   3759] addCustomLine AAA 153.400 36.100 153.400 57.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_7_, Center Move (114.800,93.700)->(110.600,82.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 104.000 82.900 104.000 104.500
[03/22 02:59:49   3759] addCustomLine AAA 104.000 82.900 125.600 82.900
[03/22 02:59:49   3759] addCustomLine AAA 104.000 104.500 125.600 104.500
[03/22 02:59:49   3759] addCustomLine AAA 125.600 82.900 125.600 104.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory5_reg_5_, Center Move (143.600,82.900)->(140.000,72.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 132.800 72.100 132.800 93.700
[03/22 02:59:49   3759] addCustomLine AAA 132.800 72.100 154.400 72.100
[03/22 02:59:49   3759] addCustomLine AAA 132.800 93.700 154.400 93.700
[03/22 02:59:49   3759] addCustomLine AAA 154.400 72.100 154.400 93.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_138_, Center Move (150.200,82.900)->(147.600,72.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 139.400 72.100 139.400 93.700
[03/22 02:59:49   3759] addCustomLine AAA 139.400 72.100 161.000 72.100
[03/22 02:59:49   3759] addCustomLine AAA 139.400 93.700 161.000 93.700
[03/22 02:59:49   3759] addCustomLine AAA 161.000 72.100 161.000 93.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_137_, Center Move (167.600,48.700)->(156.600,37.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 156.800 37.900 156.800 59.500
[03/22 02:59:49   3759] addCustomLine AAA 156.800 37.900 178.400 37.900
[03/22 02:59:49   3759] addCustomLine AAA 156.800 59.500 178.400 59.500
[03/22 02:59:49   3759] addCustomLine AAA 178.400 37.900 178.400 59.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_129_, Center Move (117.800,106.300)->(115.000,95.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 107.000 95.500 107.000 117.100
[03/22 02:59:49   3759] addCustomLine AAA 107.000 95.500 128.600 95.500
[03/22 02:59:49   3759] addCustomLine AAA 107.000 117.100 128.600 117.100
[03/22 02:59:49   3759] addCustomLine AAA 128.600 95.500 128.600 117.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_59_, Center Move (123.800,93.700)->(120.600,82.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 113.000 82.900 113.000 104.500
[03/22 02:59:49   3759] addCustomLine AAA 113.000 82.900 134.600 82.900
[03/22 02:59:49   3759] addCustomLine AAA 113.000 104.500 134.600 104.500
[03/22 02:59:49   3759] addCustomLine AAA 134.600 82.900 134.600 104.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_49_, Center Move (142.800,118.900)->(139.400,108.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 132.000 108.100 132.000 129.700
[03/22 02:59:49   3759] addCustomLine AAA 132.000 108.100 153.600 108.100
[03/22 02:59:49   3759] addCustomLine AAA 132.000 129.700 153.600 129.700
[03/22 02:59:49   3759] addCustomLine AAA 153.600 108.100 153.600 129.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_48_, Center Move (153.800,99.100)->(150.200,88.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 143.000 88.300 143.000 109.900
[03/22 02:59:49   3759] addCustomLine AAA 143.000 88.300 164.600 88.300
[03/22 02:59:49   3759] addCustomLine AAA 143.000 109.900 164.600 109.900
[03/22 02:59:49   3759] addCustomLine AAA 164.600 88.300 164.600 109.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_43_, Center Move (118.000,118.900)->(115.200,108.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 107.200 108.100 107.200 129.700
[03/22 02:59:49   3759] addCustomLine AAA 107.200 108.100 128.800 108.100
[03/22 02:59:49   3759] addCustomLine AAA 107.200 129.700 128.800 129.700
[03/22 02:59:49   3759] addCustomLine AAA 128.800 108.100 128.800 129.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_37_, Center Move (177.200,46.900)->(166.800,36.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 166.400 36.100 166.400 57.700
[03/22 02:59:49   3759] addCustomLine AAA 166.400 36.100 188.000 36.100
[03/22 02:59:49   3759] addCustomLine AAA 166.400 57.700 188.000 57.700
[03/22 02:59:49   3759] addCustomLine AAA 188.000 36.100 188.000 57.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_36_, Center Move (162.800,99.100)->(159.000,88.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 152.000 88.300 152.000 109.900
[03/22 02:59:49   3759] addCustomLine AAA 152.000 88.300 173.600 88.300
[03/22 02:59:49   3759] addCustomLine AAA 152.000 109.900 173.600 109.900
[03/22 02:59:49   3759] addCustomLine AAA 173.600 88.300 173.600 109.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_11_, Center Move (147.800,46.900)->(143.600,36.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 137.000 36.100 137.000 57.700
[03/22 02:59:49   3759] addCustomLine AAA 137.000 36.100 158.600 36.100
[03/22 02:59:49   3759] addCustomLine AAA 137.000 57.700 158.600 57.700
[03/22 02:59:49   3759] addCustomLine AAA 158.600 36.100 158.600 57.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory6_reg_5_, Center Move (145.800,90.100)->(141.600,79.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 135.000 79.300 135.000 100.900
[03/22 02:59:49   3759] addCustomLine AAA 135.000 79.300 156.600 79.300
[03/22 02:59:49   3759] addCustomLine AAA 135.000 100.900 156.600 100.900
[03/22 02:59:49   3759] addCustomLine AAA 156.600 79.300 156.600 100.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_156_, Center Move (158.500,50.500)->(150.900,39.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 147.700 39.700 147.700 61.300
[03/22 02:59:49   3759] addCustomLine AAA 147.700 39.700 169.300 39.700
[03/22 02:59:49   3759] addCustomLine AAA 147.700 61.300 169.300 61.300
[03/22 02:59:49   3759] addCustomLine AAA 169.300 39.700 169.300 61.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_143_, Center Move (141.500,68.500)->(131.900,57.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 130.700 57.700 130.700 79.300
[03/22 02:59:49   3759] addCustomLine AAA 130.700 57.700 152.300 57.700
[03/22 02:59:49   3759] addCustomLine AAA 130.700 79.300 152.300 79.300
[03/22 02:59:49   3759] addCustomLine AAA 152.300 57.700 152.300 79.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_138_, Center Move (155.500,73.900)->(147.500,63.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 144.700 63.100 144.700 84.700
[03/22 02:59:49   3759] addCustomLine AAA 144.700 63.100 166.300 63.100
[03/22 02:59:49   3759] addCustomLine AAA 144.700 84.700 166.300 84.700
[03/22 02:59:49   3759] addCustomLine AAA 166.300 63.100 166.300 84.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_132_, Center Move (150.900,100.900)->(148.300,90.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 140.100 90.100 140.100 111.700
[03/22 02:59:49   3759] addCustomLine AAA 140.100 90.100 161.700 90.100
[03/22 02:59:49   3759] addCustomLine AAA 140.100 111.700 161.700 111.700
[03/22 02:59:49   3759] addCustomLine AAA 161.700 90.100 161.700 111.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_128_, Center Move (130.100,68.500)->(127.500,57.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 119.300 57.700 119.300 79.300
[03/22 02:59:49   3759] addCustomLine AAA 119.300 57.700 140.900 57.700
[03/22 02:59:49   3759] addCustomLine AAA 119.300 79.300 140.900 79.300
[03/22 02:59:49   3759] addCustomLine AAA 140.900 57.700 140.900 79.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_59_, Center Move (123.300,95.500)->(120.500,84.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 112.500 84.700 112.500 106.300
[03/22 02:59:49   3759] addCustomLine AAA 112.500 84.700 134.100 84.700
[03/22 02:59:49   3759] addCustomLine AAA 112.500 106.300 134.100 106.300
[03/22 02:59:49   3759] addCustomLine AAA 134.100 84.700 134.100 106.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_57_, Center Move (153.300,86.500)->(150.700,75.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 142.500 75.700 142.500 97.300
[03/22 02:59:49   3759] addCustomLine AAA 142.500 75.700 164.100 75.700
[03/22 02:59:49   3759] addCustomLine AAA 142.500 97.300 164.100 97.300
[03/22 02:59:49   3759] addCustomLine AAA 164.100 75.700 164.100 97.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_37_, Center Move (172.500,48.700)->(162.900,37.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 161.700 37.900 161.700 59.500
[03/22 02:59:49   3759] addCustomLine AAA 161.700 37.900 183.300 37.900
[03/22 02:59:49   3759] addCustomLine AAA 161.700 59.500 183.300 59.500
[03/22 02:59:49   3759] addCustomLine AAA 183.300 37.900 183.300 59.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_18_, Center Move (156.500,57.700)->(150.700,46.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 145.700 46.900 145.700 68.500
[03/22 02:59:49   3759] addCustomLine AAA 145.700 46.900 167.300 46.900
[03/22 02:59:49   3759] addCustomLine AAA 145.700 68.500 167.300 68.500
[03/22 02:59:49   3759] addCustomLine AAA 167.300 46.900 167.300 68.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_6_, Center Move (183.300,55.900)->(172.100,43.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 172.500 45.100 172.500 66.700
[03/22 02:59:49   3759] addCustomLine AAA 172.500 45.100 194.100 45.100
[03/22 02:59:49   3759] addCustomLine AAA 172.500 66.700 194.100 66.700
[03/22 02:59:49   3759] addCustomLine AAA 194.100 45.100 194.100 66.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory1_reg_5_, Center Move (142.700,86.500)->(138.300,75.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 131.900 75.700 131.900 97.300
[03/22 02:59:49   3759] addCustomLine AAA 131.900 75.700 153.500 75.700
[03/22 02:59:49   3759] addCustomLine AAA 131.900 97.300 153.500 97.300
[03/22 02:59:49   3759] addCustomLine AAA 153.500 75.700 153.500 97.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_137_, Center Move (170.100,50.500)->(159.300,41.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 159.300 39.700 159.300 61.300
[03/22 02:59:49   3759] addCustomLine AAA 159.300 39.700 180.900 39.700
[03/22 02:59:49   3759] addCustomLine AAA 159.300 61.300 180.900 61.300
[03/22 02:59:49   3759] addCustomLine AAA 180.900 39.700 180.900 61.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_96_, Center Move (199.500,100.900)->(195.300,90.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 188.700 90.100 188.700 111.700
[03/22 02:59:49   3759] addCustomLine AAA 188.700 90.100 210.300 90.100
[03/22 02:59:49   3759] addCustomLine AAA 188.700 111.700 210.300 111.700
[03/22 02:59:49   3759] addCustomLine AAA 210.300 90.100 210.300 111.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_59_, Center Move (132.900,95.500)->(131.100,84.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 122.100 84.700 122.100 106.300
[03/22 02:59:49   3759] addCustomLine AAA 122.100 84.700 143.700 84.700
[03/22 02:59:49   3759] addCustomLine AAA 122.100 106.300 143.700 106.300
[03/22 02:59:49   3759] addCustomLine AAA 143.700 84.700 143.700 106.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_57_, Center Move (157.700,77.500)->(151.700,66.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 146.900 66.700 146.900 88.300
[03/22 02:59:49   3759] addCustomLine AAA 146.900 66.700 168.500 66.700
[03/22 02:59:49   3759] addCustomLine AAA 146.900 88.300 168.500 88.300
[03/22 02:59:49   3759] addCustomLine AAA 168.500 66.700 168.500 88.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_54_, Center Move (148.300,55.900)->(144.300,45.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 137.500 45.100 137.500 66.700
[03/22 02:59:49   3759] addCustomLine AAA 137.500 45.100 159.100 45.100
[03/22 02:59:49   3759] addCustomLine AAA 137.500 66.700 159.100 66.700
[03/22 02:59:49   3759] addCustomLine AAA 159.100 45.100 159.100 66.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_53_, Center Move (163.100,77.500)->(157.500,66.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 152.300 66.700 152.300 88.300
[03/22 02:59:49   3759] addCustomLine AAA 152.300 66.700 173.900 66.700
[03/22 02:59:49   3759] addCustomLine AAA 152.300 88.300 173.900 88.300
[03/22 02:59:49   3759] addCustomLine AAA 173.900 66.700 173.900 88.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_50_, Center Move (160.700,70.300)->(154.500,59.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 149.900 59.500 149.900 81.100
[03/22 02:59:49   3759] addCustomLine AAA 149.900 59.500 171.500 59.500
[03/22 02:59:49   3759] addCustomLine AAA 149.900 81.100 171.500 81.100
[03/22 02:59:49   3759] addCustomLine AAA 171.500 59.500 171.500 81.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory3_reg_40_, Center Move (190.700,34.300)->(178.700,28.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 179.900 23.500 179.900 45.100
[03/22 02:59:49   3759] addCustomLine AAA 179.900 23.500 201.500 23.500
[03/22 02:59:49   3759] addCustomLine AAA 179.900 45.100 201.500 45.100
[03/22 02:59:49   3759] addCustomLine AAA 201.500 23.500 201.500 45.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_139_, Center Move (135.700,99.100)->(134.300,88.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 124.900 88.300 124.900 109.900
[03/22 02:59:49   3759] addCustomLine AAA 124.900 88.300 146.500 88.300
[03/22 02:59:49   3759] addCustomLine AAA 124.900 109.900 146.500 109.900
[03/22 02:59:49   3759] addCustomLine AAA 146.500 88.300 146.500 109.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_132_, Center Move (127.100,102.700)->(125.500,91.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 116.300 91.900 116.300 113.500
[03/22 02:59:49   3759] addCustomLine AAA 116.300 91.900 137.900 91.900
[03/22 02:59:49   3759] addCustomLine AAA 116.300 113.500 137.900 113.500
[03/22 02:59:49   3759] addCustomLine AAA 137.900 91.900 137.900 113.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_129_, Center Move (127.700,106.300)->(126.500,95.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 116.900 95.500 116.900 117.100
[03/22 02:59:49   3759] addCustomLine AAA 116.900 95.500 138.500 95.500
[03/22 02:59:49   3759] addCustomLine AAA 116.900 117.100 138.500 117.100
[03/22 02:59:49   3759] addCustomLine AAA 138.500 95.500 138.500 117.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_93_, Center Move (168.900,61.300)->(161.500,50.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 158.100 50.500 158.100 72.100
[03/22 02:59:49   3759] addCustomLine AAA 158.100 50.500 179.700 50.500
[03/22 02:59:49   3759] addCustomLine AAA 158.100 72.100 179.700 72.100
[03/22 02:59:49   3759] addCustomLine AAA 179.700 50.500 179.700 72.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_81_, Center Move (217.700,120.700)->(211.900,109.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 206.900 109.900 206.900 131.500
[03/22 02:59:49   3759] addCustomLine AAA 206.900 109.900 228.500 109.900
[03/22 02:59:49   3759] addCustomLine AAA 206.900 131.500 228.500 131.500
[03/22 02:59:49   3759] addCustomLine AAA 228.500 109.900 228.500 131.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_59_, Center Move (131.900,99.100)->(129.900,88.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 121.100 88.300 121.100 109.900
[03/22 02:59:49   3759] addCustomLine AAA 121.100 88.300 142.700 88.300
[03/22 02:59:49   3759] addCustomLine AAA 121.100 109.900 142.700 109.900
[03/22 02:59:49   3759] addCustomLine AAA 142.700 88.300 142.700 109.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_57_, Center Move (158.100,75.700)->(149.100,64.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 147.300 64.900 147.300 86.500
[03/22 02:59:49   3759] addCustomLine AAA 147.300 64.900 168.900 64.900
[03/22 02:59:49   3759] addCustomLine AAA 147.300 86.500 168.900 86.500
[03/22 02:59:49   3759] addCustomLine AAA 168.900 64.900 168.900 86.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_56_, Center Move (181.100,70.300)->(174.500,59.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 170.300 59.500 170.300 81.100
[03/22 02:59:49   3759] addCustomLine AAA 170.300 59.500 191.900 59.500
[03/22 02:59:49   3759] addCustomLine AAA 170.300 81.100 191.900 81.100
[03/22 02:59:49   3759] addCustomLine AAA 191.900 59.500 191.900 81.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_53_, Center Move (160.700,73.900)->(152.700,63.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 149.900 63.100 149.900 84.700
[03/22 02:59:49   3759] addCustomLine AAA 149.900 63.100 171.500 63.100
[03/22 02:59:49   3759] addCustomLine AAA 149.900 84.700 171.500 84.700
[03/22 02:59:49   3759] addCustomLine AAA 171.500 63.100 171.500 84.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_51_, Center Move (173.500,70.300)->(167.500,59.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 162.700 59.500 162.700 81.100
[03/22 02:59:49   3759] addCustomLine AAA 162.700 59.500 184.300 59.500
[03/22 02:59:49   3759] addCustomLine AAA 162.700 81.100 184.300 81.100
[03/22 02:59:49   3759] addCustomLine AAA 184.300 59.500 184.300 81.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_49_, Center Move (131.300,111.700)->(128.300,100.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 120.500 100.900 120.500 122.500
[03/22 02:59:49   3759] addCustomLine AAA 120.500 100.900 142.100 100.900
[03/22 02:59:49   3759] addCustomLine AAA 120.500 122.500 142.100 122.500
[03/22 02:59:49   3759] addCustomLine AAA 142.100 100.900 142.100 122.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_7_, Center Move (113.700,99.100)->(111.700,88.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 102.900 88.300 102.900 109.900
[03/22 02:59:49   3759] addCustomLine AAA 102.900 88.300 124.500 88.300
[03/22 02:59:49   3759] addCustomLine AAA 102.900 109.900 124.500 109.900
[03/22 02:59:49   3759] addCustomLine AAA 124.500 88.300 124.500 109.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/memory4_reg_6_, Center Move (173.700,55.900)->(162.500,46.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 162.900 45.100 162.900 66.700
[03/22 02:59:49   3759] addCustomLine AAA 162.900 45.100 184.500 45.100
[03/22 02:59:49   3759] addCustomLine AAA 162.900 66.700 184.500 66.700
[03/22 02:59:49   3759] addCustomLine AAA 184.500 45.100 184.500 66.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_143_, Center Move (136.300,63.100)->(132.300,52.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 125.500 52.300 125.500 73.900
[03/22 02:59:49   3759] addCustomLine AAA 125.500 52.300 147.100 52.300
[03/22 02:59:49   3759] addCustomLine AAA 125.500 73.900 147.100 73.900
[03/22 02:59:49   3759] addCustomLine AAA 147.100 52.300 147.100 73.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_139_, Center Move (139.900,57.700)->(136.900,46.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 129.100 46.900 129.100 68.500
[03/22 02:59:49   3759] addCustomLine AAA 129.100 46.900 150.700 46.900
[03/22 02:59:49   3759] addCustomLine AAA 129.100 68.500 150.700 68.500
[03/22 02:59:49   3759] addCustomLine AAA 150.700 46.900 150.700 68.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_130_, Center Move (147.100,61.300)->(140.900,50.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 136.300 50.500 136.300 72.100
[03/22 02:59:49   3759] addCustomLine AAA 136.300 50.500 157.900 50.500
[03/22 02:59:49   3759] addCustomLine AAA 136.300 72.100 157.900 72.100
[03/22 02:59:49   3759] addCustomLine AAA 157.900 50.500 157.900 72.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_120_, Center Move (135.500,91.900)->(134.500,81.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 124.700 81.100 124.700 102.700
[03/22 02:59:49   3759] addCustomLine AAA 124.700 81.100 146.300 81.100
[03/22 02:59:49   3759] addCustomLine AAA 124.700 102.700 146.300 102.700
[03/22 02:59:49   3759] addCustomLine AAA 146.300 81.100 146.300 102.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_107_, Center Move (207.900,14.500)->(196.100,14.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 197.100 3.700 197.100 25.300
[03/22 02:59:49   3759] addCustomLine AAA 197.100 3.700 218.700 3.700
[03/22 02:59:49   3759] addCustomLine AAA 197.100 25.300 218.700 25.300
[03/22 02:59:49   3759] addCustomLine AAA 218.700 3.700 218.700 25.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_87_, Center Move (187.500,48.700)->(175.700,41.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 176.700 37.900 176.700 59.500
[03/22 02:59:49   3759] addCustomLine AAA 176.700 37.900 198.300 37.900
[03/22 02:59:49   3759] addCustomLine AAA 176.700 59.500 198.300 59.500
[03/22 02:59:49   3759] addCustomLine AAA 198.300 37.900 198.300 59.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_83_, Center Move (227.900,21.700)->(217.100,19.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 217.100 10.900 217.100 32.500
[03/22 02:59:49   3759] addCustomLine AAA 217.100 10.900 238.700 10.900
[03/22 02:59:49   3759] addCustomLine AAA 217.100 32.500 238.700 32.500
[03/22 02:59:49   3759] addCustomLine AAA 238.700 10.900 238.700 32.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_55_, Center Move (134.700,88.300)->(134.700,77.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 123.900 77.500 123.900 99.100
[03/22 02:59:49   3759] addCustomLine AAA 123.900 77.500 145.500 77.500
[03/22 02:59:49   3759] addCustomLine AAA 123.900 99.100 145.500 99.100
[03/22 02:59:49   3759] addCustomLine AAA 145.500 77.500 145.500 99.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_51_, Center Move (185.500,46.900)->(174.700,39.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 174.700 36.100 174.700 57.700
[03/22 02:59:49   3759] addCustomLine AAA 174.700 36.100 196.300 36.100
[03/22 02:59:49   3759] addCustomLine AAA 174.700 57.700 196.300 57.700
[03/22 02:59:49   3759] addCustomLine AAA 196.300 36.100 196.300 57.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_46_, Center Move (188.100,43.300)->(178.400,32.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 177.300 32.500 177.300 54.100
[03/22 02:59:49   3759] addCustomLine AAA 177.300 32.500 198.900 32.500
[03/22 02:59:49   3759] addCustomLine AAA 177.300 54.100 198.900 54.100
[03/22 02:59:49   3759] addCustomLine AAA 198.900 32.500 198.900 54.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_43_, Center Move (178.300,81.100)->(172.100,70.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 167.500 70.300 167.500 91.900
[03/22 02:59:49   3759] addCustomLine AAA 167.500 70.300 189.100 70.300
[03/22 02:59:49   3759] addCustomLine AAA 167.500 91.900 189.100 91.900
[03/22 02:59:49   3759] addCustomLine AAA 189.100 70.300 189.100 91.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: psum_mem_instance/Q_reg_7_, Center Move (152.100,64.900)->(143.700,54.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 141.300 54.100 141.300 75.700
[03/22 02:59:49   3759] addCustomLine AAA 141.300 54.100 162.900 54.100
[03/22 02:59:49   3759] addCustomLine AAA 141.300 75.700 162.900 75.700
[03/22 02:59:49   3759] addCustomLine AAA 162.900 54.100 162.900 75.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_, Center Move (296.200,338.500)->(298.600,327.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 285.400 327.700 285.400 349.300
[03/22 02:59:49   3759] addCustomLine AAA 285.400 327.700 307.000 327.700
[03/22 02:59:49   3759] addCustomLine AAA 285.400 349.300 307.000 349.300
[03/22 02:59:49   3759] addCustomLine AAA 307.000 327.700 307.000 349.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_, Center Move (310.400,334.900)->(301.400,324.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 299.600 324.100 299.600 345.700
[03/22 02:59:49   3759] addCustomLine AAA 299.600 324.100 321.200 324.100
[03/22 02:59:49   3759] addCustomLine AAA 299.600 345.700 321.200 345.700
[03/22 02:59:49   3759] addCustomLine AAA 321.200 324.100 321.200 345.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_, Center Move (316.000,288.100)->(312.200,298.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 305.200 277.300 305.200 298.900
[03/22 02:59:49   3759] addCustomLine AAA 305.200 277.300 326.800 277.300
[03/22 02:59:49   3759] addCustomLine AAA 305.200 298.900 326.800 298.900
[03/22 02:59:49   3759] addCustomLine AAA 326.800 277.300 326.800 298.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_, Center Move (348.400,99.100)->(359.600,99.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 337.600 88.300 337.600 109.900
[03/22 02:59:49   3759] addCustomLine AAA 337.600 88.300 359.200 88.300
[03/22 02:59:49   3759] addCustomLine AAA 337.600 109.900 359.200 109.900
[03/22 02:59:49   3759] addCustomLine AAA 359.200 88.300 359.200 109.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_, Center Move (325.500,180.100)->(323.500,169.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 314.700 169.300 314.700 190.900
[03/22 02:59:49   3759] addCustomLine AAA 314.700 169.300 336.300 169.300
[03/22 02:59:49   3759] addCustomLine AAA 314.700 190.900 336.300 190.900
[03/22 02:59:49   3759] addCustomLine AAA 336.300 169.300 336.300 190.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_, Center Move (300.500,140.500)->(296.300,129.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 289.700 129.700 289.700 151.300
[03/22 02:59:49   3759] addCustomLine AAA 289.700 129.700 311.300 129.700
[03/22 02:59:49   3759] addCustomLine AAA 289.700 151.300 311.300 151.300
[03/22 02:59:49   3759] addCustomLine AAA 311.300 129.700 311.300 151.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q6_reg_5_, Center Move (113.700,90.100)->(110.100,79.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 102.900 79.300 102.900 100.900
[03/22 02:59:49   3759] addCustomLine AAA 102.900 79.300 124.500 79.300
[03/22 02:59:49   3759] addCustomLine AAA 102.900 100.900 124.500 100.900
[03/22 02:59:49   3759] addCustomLine AAA 124.500 79.300 124.500 100.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_, Center Move (113.500,86.500)->(109.900,75.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 102.700 75.700 102.700 97.300
[03/22 02:59:49   3759] addCustomLine AAA 102.700 75.700 124.300 75.700
[03/22 02:59:49   3759] addCustomLine AAA 102.700 97.300 124.300 97.300
[03/22 02:59:49   3759] addCustomLine AAA 124.300 75.700 124.300 97.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_, Center Move (88.000,82.900)->(82.200,72.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 77.200 72.100 77.200 93.700
[03/22 02:59:49   3759] addCustomLine AAA 77.200 72.100 98.800 72.100
[03/22 02:59:49   3759] addCustomLine AAA 77.200 93.700 98.800 93.700
[03/22 02:59:49   3759] addCustomLine AAA 98.800 72.100 98.800 93.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_, Center Move (103.200,95.500)->(99.600,84.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 92.400 84.700 92.400 106.300
[03/22 02:59:49   3759] addCustomLine AAA 92.400 84.700 114.000 84.700
[03/22 02:59:49   3759] addCustomLine AAA 92.400 106.300 114.000 106.300
[03/22 02:59:49   3759] addCustomLine AAA 114.000 84.700 114.000 106.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_, Center Move (168.000,160.300)->(164.400,149.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 157.200 149.500 157.200 171.100
[03/22 02:59:49   3759] addCustomLine AAA 157.200 149.500 178.800 149.500
[03/22 02:59:49   3759] addCustomLine AAA 157.200 171.100 178.800 171.100
[03/22 02:59:49   3759] addCustomLine AAA 178.800 149.500 178.800 171.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q2_reg_19_, Center Move (190.600,189.100)->(186.600,178.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 179.800 178.300 179.800 199.900
[03/22 02:59:49   3759] addCustomLine AAA 179.800 178.300 201.400 178.300
[03/22 02:59:49   3759] addCustomLine AAA 179.800 199.900 201.400 199.900
[03/22 02:59:49   3759] addCustomLine AAA 201.400 178.300 201.400 199.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_, Center Move (180.700,156.700)->(181.300,145.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 169.900 145.900 169.900 167.500
[03/22 02:59:49   3759] addCustomLine AAA 169.900 145.900 191.500 145.900
[03/22 02:59:49   3759] addCustomLine AAA 169.900 167.500 191.500 167.500
[03/22 02:59:49   3759] addCustomLine AAA 191.500 145.900 191.500 167.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q4_reg_5_, Center Move (186.200,149.500)->(179.000,138.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 175.400 138.700 175.400 160.300
[03/22 02:59:49   3759] addCustomLine AAA 175.400 138.700 197.000 138.700
[03/22 02:59:49   3759] addCustomLine AAA 175.400 160.300 197.000 160.300
[03/22 02:59:49   3759] addCustomLine AAA 197.000 138.700 197.000 160.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_1__fifo_instance/q5_reg_19_, Center Move (183.600,185.500)->(181.200,174.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 172.800 174.700 172.800 196.300
[03/22 02:59:49   3759] addCustomLine AAA 172.800 174.700 194.400 174.700
[03/22 02:59:49   3759] addCustomLine AAA 172.800 196.300 194.400 196.300
[03/22 02:59:49   3759] addCustomLine AAA 194.400 174.700 194.400 196.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_, Center Move (138.300,145.900)->(136.300,135.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 127.500 135.100 127.500 156.700
[03/22 02:59:49   3759] addCustomLine AAA 127.500 135.100 149.100 135.100
[03/22 02:59:49   3759] addCustomLine AAA 127.500 156.700 149.100 156.700
[03/22 02:59:49   3759] addCustomLine AAA 149.100 135.100 149.100 156.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_, Center Move (134.100,160.300)->(131.100,149.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 123.300 149.500 123.300 171.100
[03/22 02:59:49   3759] addCustomLine AAA 123.300 149.500 144.900 149.500
[03/22 02:59:49   3759] addCustomLine AAA 123.300 171.100 144.900 171.100
[03/22 02:59:49   3759] addCustomLine AAA 144.900 149.500 144.900 171.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q0_reg_11_, Center Move (134.300,135.100)->(132.700,124.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 123.500 124.300 123.500 145.900
[03/22 02:59:49   3759] addCustomLine AAA 123.500 124.300 145.100 124.300
[03/22 02:59:49   3759] addCustomLine AAA 123.500 145.900 145.100 145.900
[03/22 02:59:49   3759] addCustomLine AAA 145.100 124.300 145.100 145.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q0_reg_2_, Center Move (119.900,149.500)->(121.100,138.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 109.100 138.700 109.100 160.300
[03/22 02:59:49   3759] addCustomLine AAA 109.100 138.700 130.700 138.700
[03/22 02:59:49   3759] addCustomLine AAA 109.100 160.300 130.700 160.300
[03/22 02:59:49   3759] addCustomLine AAA 130.700 138.700 130.700 160.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_, Center Move (113.200,158.500)->(113.400,147.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 102.400 147.700 102.400 169.300
[03/22 02:59:49   3759] addCustomLine AAA 102.400 147.700 124.000 147.700
[03/22 02:59:49   3759] addCustomLine AAA 102.400 169.300 124.000 169.300
[03/22 02:59:49   3759] addCustomLine AAA 124.000 147.700 124.000 169.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q1_reg_17_, Center Move (135.000,142.300)->(133.000,131.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 124.200 131.500 124.200 153.100
[03/22 02:59:49   3759] addCustomLine AAA 124.200 131.500 145.800 131.500
[03/22 02:59:49   3759] addCustomLine AAA 124.200 153.100 145.800 153.100
[03/22 02:59:49   3759] addCustomLine AAA 145.800 131.500 145.800 153.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q4_reg_17_, Center Move (129.800,142.300)->(124.200,131.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 119.000 131.500 119.000 153.100
[03/22 02:59:49   3759] addCustomLine AAA 119.000 131.500 140.600 131.500
[03/22 02:59:49   3759] addCustomLine AAA 119.000 153.100 140.600 153.100
[03/22 02:59:49   3759] addCustomLine AAA 140.600 131.500 140.600 153.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q4_reg_13_, Center Move (116.400,124.300)->(114.000,113.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 105.600 113.500 105.600 135.100
[03/22 02:59:49   3759] addCustomLine AAA 105.600 113.500 127.200 113.500
[03/22 02:59:49   3759] addCustomLine AAA 105.600 135.100 127.200 135.100
[03/22 02:59:49   3759] addCustomLine AAA 127.200 113.500 127.200 135.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_, Center Move (129.800,144.100)->(128.400,133.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 119.000 133.300 119.000 154.900
[03/22 02:59:49   3759] addCustomLine AAA 119.000 133.300 140.600 133.300
[03/22 02:59:49   3759] addCustomLine AAA 119.000 154.900 140.600 154.900
[03/22 02:59:49   3759] addCustomLine AAA 140.600 133.300 140.600 154.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_, Center Move (195.100,174.700)->(195.900,163.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 184.300 163.900 184.300 185.500
[03/22 02:59:49   3759] addCustomLine AAA 184.300 163.900 205.900 163.900
[03/22 02:59:49   3759] addCustomLine AAA 184.300 185.500 205.900 185.500
[03/22 02:59:49   3759] addCustomLine AAA 205.900 163.900 205.900 185.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_, Center Move (200.600,167.500)->(196.000,156.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 189.800 156.700 189.800 178.300
[03/22 02:59:49   3759] addCustomLine AAA 189.800 156.700 211.400 156.700
[03/22 02:59:49   3759] addCustomLine AAA 189.800 178.300 211.400 178.300
[03/22 02:59:49   3759] addCustomLine AAA 211.400 156.700 211.400 178.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_16_, Center Move (197.800,156.700)->(197.600,145.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 187.000 145.900 187.000 167.500
[03/22 02:59:49   3759] addCustomLine AAA 187.000 145.900 208.600 145.900
[03/22 02:59:49   3759] addCustomLine AAA 187.000 167.500 208.600 167.500
[03/22 02:59:49   3759] addCustomLine AAA 208.600 145.900 208.600 167.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_, Center Move (225.800,176.500)->(225.600,165.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 215.000 165.700 215.000 187.300
[03/22 02:59:49   3759] addCustomLine AAA 215.000 165.700 236.600 165.700
[03/22 02:59:49   3759] addCustomLine AAA 215.000 187.300 236.600 187.300
[03/22 02:59:49   3759] addCustomLine AAA 236.600 165.700 236.600 187.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_5__fifo_instance/q4_reg_15_, Center Move (249.200,82.900)->(260.200,81.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 238.400 72.100 238.400 93.700
[03/22 02:59:49   3759] addCustomLine AAA 238.400 72.100 260.000 72.100
[03/22 02:59:49   3759] addCustomLine AAA 238.400 93.700 260.000 93.700
[03/22 02:59:49   3759] addCustomLine AAA 260.000 72.100 260.000 93.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q6_reg_14_, Center Move (352.500,86.500)->(346.300,75.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 341.700 75.700 341.700 97.300
[03/22 02:59:49   3759] addCustomLine AAA 341.700 75.700 363.300 75.700
[03/22 02:59:49   3759] addCustomLine AAA 341.700 97.300 363.300 97.300
[03/22 02:59:49   3759] addCustomLine AAA 363.300 75.700 363.300 97.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q6_reg_16_, Center Move (337.900,72.100)->(327.100,68.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 327.100 61.300 327.100 82.900
[03/22 02:59:49   3759] addCustomLine AAA 327.100 61.300 348.700 61.300
[03/22 02:59:49   3759] addCustomLine AAA 327.100 82.900 348.700 82.900
[03/22 02:59:49   3759] addCustomLine AAA 348.700 61.300 348.700 82.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_, Center Move (342.700,73.900)->(331.900,63.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 331.900 63.100 331.900 84.700
[03/22 02:59:49   3759] addCustomLine AAA 331.900 63.100 353.500 63.100
[03/22 02:59:49   3759] addCustomLine AAA 331.900 84.700 353.500 84.700
[03/22 02:59:49   3759] addCustomLine AAA 353.500 63.100 353.500 84.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q1_reg_16_, Center Move (339.100,77.500)->(334.100,66.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 328.300 66.700 328.300 88.300
[03/22 02:59:49   3759] addCustomLine AAA 328.300 66.700 349.900 66.700
[03/22 02:59:49   3759] addCustomLine AAA 328.300 88.300 349.900 88.300
[03/22 02:59:49   3759] addCustomLine AAA 349.900 66.700 349.900 88.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_, Center Move (344.900,75.700)->(339.700,64.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 334.100 64.900 334.100 86.500
[03/22 02:59:49   3759] addCustomLine AAA 334.100 64.900 355.700 64.900
[03/22 02:59:49   3759] addCustomLine AAA 334.100 86.500 355.700 86.500
[03/22 02:59:49   3759] addCustomLine AAA 355.700 64.900 355.700 86.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory2_reg_34_, Center Move (96.700,140.500)->(93.900,129.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 85.900 129.700 85.900 151.300
[03/22 02:59:49   3759] addCustomLine AAA 85.900 129.700 107.500 129.700
[03/22 02:59:49   3759] addCustomLine AAA 85.900 151.300 107.500 151.300
[03/22 02:59:49   3759] addCustomLine AAA 107.500 129.700 107.500 151.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory2_reg_31_, Center Move (65.100,147.700)->(62.700,136.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 54.300 136.900 54.300 158.500
[03/22 02:59:49   3759] addCustomLine AAA 54.300 136.900 75.900 136.900
[03/22 02:59:49   3759] addCustomLine AAA 54.300 158.500 75.900 158.500
[03/22 02:59:49   3759] addCustomLine AAA 75.900 136.900 75.900 158.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory2_reg_21_, Center Move (38.900,138.700)->(39.900,127.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 28.100 127.900 28.100 149.500
[03/22 02:59:49   3759] addCustomLine AAA 28.100 127.900 49.700 127.900
[03/22 02:59:49   3759] addCustomLine AAA 28.100 149.500 49.700 149.500
[03/22 02:59:49   3759] addCustomLine AAA 49.700 127.900 49.700 149.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory2_reg_15_, Center Move (95.700,109.900)->(92.300,99.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 84.900 99.100 84.900 120.700
[03/22 02:59:49   3759] addCustomLine AAA 84.900 99.100 106.500 99.100
[03/22 02:59:49   3759] addCustomLine AAA 84.900 120.700 106.500 120.700
[03/22 02:59:49   3759] addCustomLine AAA 106.500 99.100 106.500 120.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory2_reg_14_, Center Move (97.100,122.500)->(92.700,111.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 86.300 111.700 86.300 133.300
[03/22 02:59:49   3759] addCustomLine AAA 86.300 111.700 107.900 111.700
[03/22 02:59:49   3759] addCustomLine AAA 86.300 133.300 107.900 133.300
[03/22 02:59:49   3759] addCustomLine AAA 107.900 111.700 107.900 133.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory0_reg_15_, Center Move (96.900,106.300)->(92.500,95.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 86.100 95.500 86.100 117.100
[03/22 02:59:49   3759] addCustomLine AAA 86.100 95.500 107.700 95.500
[03/22 02:59:49   3759] addCustomLine AAA 86.100 117.100 107.700 117.100
[03/22 02:59:49   3759] addCustomLine AAA 107.700 95.500 107.700 117.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory7_reg_34_, Center Move (94.200,135.100)->(91.200,124.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 83.400 124.300 83.400 145.900
[03/22 02:59:49   3759] addCustomLine AAA 83.400 124.300 105.000 124.300
[03/22 02:59:49   3759] addCustomLine AAA 83.400 145.900 105.000 145.900
[03/22 02:59:49   3759] addCustomLine AAA 105.000 124.300 105.000 145.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory7_reg_20_, Center Move (87.600,118.900)->(82.800,108.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 76.800 108.100 76.800 129.700
[03/22 02:59:49   3759] addCustomLine AAA 76.800 108.100 98.400 108.100
[03/22 02:59:49   3759] addCustomLine AAA 76.800 129.700 98.400 129.700
[03/22 02:59:49   3759] addCustomLine AAA 98.400 108.100 98.400 129.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory7_reg_17_, Center Move (87.000,109.900)->(82.400,99.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 76.200 99.100 76.200 120.700
[03/22 02:59:49   3759] addCustomLine AAA 76.200 99.100 97.800 99.100
[03/22 02:59:49   3759] addCustomLine AAA 76.200 120.700 97.800 120.700
[03/22 02:59:49   3759] addCustomLine AAA 97.800 99.100 97.800 120.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory5_reg_26_, Center Move (69.600,138.700)->(67.000,127.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 58.800 127.900 58.800 149.500
[03/22 02:59:49   3759] addCustomLine AAA 58.800 127.900 80.400 127.900
[03/22 02:59:49   3759] addCustomLine AAA 58.800 149.500 80.400 149.500
[03/22 02:59:49   3759] addCustomLine AAA 80.400 127.900 80.400 149.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory5_reg_18_, Center Move (54.000,145.900)->(51.400,135.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 43.200 135.100 43.200 156.700
[03/22 02:59:49   3759] addCustomLine AAA 43.200 135.100 64.800 135.100
[03/22 02:59:49   3759] addCustomLine AAA 43.200 156.700 64.800 156.700
[03/22 02:59:49   3759] addCustomLine AAA 64.800 135.100 64.800 156.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory5_reg_15_, Center Move (87.800,108.100)->(82.600,97.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 77.000 97.300 77.000 118.900
[03/22 02:59:49   3759] addCustomLine AAA 77.000 97.300 98.600 97.300
[03/22 02:59:49   3759] addCustomLine AAA 77.000 118.900 98.600 118.900
[03/22 02:59:49   3759] addCustomLine AAA 98.600 97.300 98.600 118.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory5_reg_14_, Center Move (88.200,120.700)->(84.800,109.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 77.400 109.900 77.400 131.500
[03/22 02:59:49   3759] addCustomLine AAA 77.400 109.900 99.000 109.900
[03/22 02:59:49   3759] addCustomLine AAA 77.400 131.500 99.000 131.500
[03/22 02:59:49   3759] addCustomLine AAA 99.000 109.900 99.000 131.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory1_reg_42_, Center Move (90.100,163.900)->(86.100,153.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 79.300 153.100 79.300 174.700
[03/22 02:59:49   3759] addCustomLine AAA 79.300 153.100 100.900 153.100
[03/22 02:59:49   3759] addCustomLine AAA 79.300 174.700 100.900 174.700
[03/22 02:59:49   3759] addCustomLine AAA 100.900 153.100 100.900 174.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory1_reg_31_, Center Move (53.900,131.500)->(55.900,120.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 43.100 120.700 43.100 142.300
[03/22 02:59:49   3759] addCustomLine AAA 43.100 120.700 64.700 120.700
[03/22 02:59:49   3759] addCustomLine AAA 43.100 142.300 64.700 142.300
[03/22 02:59:49   3759] addCustomLine AAA 64.700 120.700 64.700 142.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory1_reg_17_, Center Move (96.300,117.100)->(93.500,106.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 85.500 106.300 85.500 127.900
[03/22 02:59:49   3759] addCustomLine AAA 85.500 106.300 107.100 106.300
[03/22 02:59:49   3759] addCustomLine AAA 85.500 127.900 107.100 127.900
[03/22 02:59:49   3759] addCustomLine AAA 107.100 106.300 107.100 127.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory1_reg_14_, Center Move (91.700,117.100)->(86.100,106.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 80.900 106.300 80.900 127.900
[03/22 02:59:49   3759] addCustomLine AAA 80.900 106.300 102.500 106.300
[03/22 02:59:49   3759] addCustomLine AAA 80.900 127.900 102.500 127.900
[03/22 02:59:49   3759] addCustomLine AAA 102.500 106.300 102.500 127.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory3_reg_39_, Center Move (58.100,162.100)->(56.300,151.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 47.300 151.300 47.300 172.900
[03/22 02:59:49   3759] addCustomLine AAA 47.300 151.300 68.900 151.300
[03/22 02:59:49   3759] addCustomLine AAA 47.300 172.900 68.900 172.900
[03/22 02:59:49   3759] addCustomLine AAA 68.900 151.300 68.900 172.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory3_reg_37_, Center Move (56.900,163.900)->(56.300,153.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 46.100 153.100 46.100 174.700
[03/22 02:59:49   3759] addCustomLine AAA 46.100 153.100 67.700 153.100
[03/22 02:59:49   3759] addCustomLine AAA 46.100 174.700 67.700 174.700
[03/22 02:59:49   3759] addCustomLine AAA 67.700 153.100 67.700 174.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory3_reg_24_, Center Move (99.500,144.100)->(98.300,133.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 88.700 133.300 88.700 154.900
[03/22 02:59:49   3759] addCustomLine AAA 88.700 133.300 110.300 133.300
[03/22 02:59:49   3759] addCustomLine AAA 88.700 154.900 110.300 154.900
[03/22 02:59:49   3759] addCustomLine AAA 110.300 133.300 110.300 154.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory3_reg_18_, Center Move (49.500,147.700)->(54.500,136.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 38.700 136.900 38.700 158.500
[03/22 02:59:49   3759] addCustomLine AAA 38.700 136.900 60.300 136.900
[03/22 02:59:49   3759] addCustomLine AAA 38.700 158.500 60.300 158.500
[03/22 02:59:49   3759] addCustomLine AAA 60.300 136.900 60.300 158.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory4_reg_56_, Center Move (97.700,194.500)->(99.700,183.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 86.900 183.700 86.900 205.300
[03/22 02:59:49   3759] addCustomLine AAA 86.900 183.700 108.500 183.700
[03/22 02:59:49   3759] addCustomLine AAA 86.900 205.300 108.500 205.300
[03/22 02:59:49   3759] addCustomLine AAA 108.500 183.700 108.500 205.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/Q_reg_42_, Center Move (86.900,158.500)->(85.100,147.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 76.100 147.700 76.100 169.300
[03/22 02:59:49   3759] addCustomLine AAA 76.100 147.700 97.700 147.700
[03/22 02:59:49   3759] addCustomLine AAA 76.100 169.300 97.700 169.300
[03/22 02:59:49   3759] addCustomLine AAA 97.700 147.700 97.700 169.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory4_reg_39_, Center Move (61.100,158.500)->(56.700,147.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 50.300 147.700 50.300 169.300
[03/22 02:59:49   3759] addCustomLine AAA 50.300 147.700 71.900 147.700
[03/22 02:59:49   3759] addCustomLine AAA 50.300 169.300 71.900 169.300
[03/22 02:59:49   3759] addCustomLine AAA 71.900 147.700 71.900 169.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory4_reg_37_, Center Move (57.700,167.500)->(57.300,156.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 46.900 156.700 46.900 178.300
[03/22 02:59:49   3759] addCustomLine AAA 46.900 156.700 68.500 156.700
[03/22 02:59:49   3759] addCustomLine AAA 46.900 178.300 68.500 178.300
[03/22 02:59:49   3759] addCustomLine AAA 68.500 156.700 68.500 178.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/Q_reg_35_, Center Move (54.700,147.700)->(50.700,136.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 43.900 136.900 43.900 158.500
[03/22 02:59:49   3759] addCustomLine AAA 43.900 136.900 65.500 136.900
[03/22 02:59:49   3759] addCustomLine AAA 43.900 158.500 65.500 158.500
[03/22 02:59:49   3759] addCustomLine AAA 65.500 136.900 65.500 158.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: qmem_instance/memory4_reg_31_, Center Move (59.900,149.500)->(56.900,138.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 49.100 138.700 49.100 160.300
[03/22 02:59:49   3759] addCustomLine AAA 49.100 138.700 70.700 138.700
[03/22 02:59:49   3759] addCustomLine AAA 49.100 160.300 70.700 160.300
[03/22 02:59:49   3759] addCustomLine AAA 70.700 138.700 70.700 160.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_, Center Move (66.200,297.100)->(68.800,286.300). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 55.400 286.300 55.400 307.900
[03/22 02:59:49   3759] addCustomLine AAA 55.400 286.300 77.000 286.300
[03/22 02:59:49   3759] addCustomLine AAA 55.400 307.900 77.000 307.900
[03/22 02:59:49   3759] addCustomLine AAA 77.000 286.300 77.000 307.900
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_, Center Move (56.200,262.900)->(53.200,252.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 45.400 252.100 45.400 273.700
[03/22 02:59:49   3759] addCustomLine AAA 45.400 252.100 67.000 252.100
[03/22 02:59:49   3759] addCustomLine AAA 45.400 273.700 67.000 273.700
[03/22 02:59:49   3759] addCustomLine AAA 67.000 252.100 67.000 273.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/inst_q_reg_0_, Center Move (118.400,176.500)->(116.400,165.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 107.600 165.700 107.600 187.300
[03/22 02:59:49   3759] addCustomLine AAA 107.600 165.700 129.200 165.700
[03/22 02:59:49   3759] addCustomLine AAA 107.600 187.300 129.200 187.300
[03/22 02:59:49   3759] addCustomLine AAA 129.200 165.700 129.200 187.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_2_, Center Move (120.200,172.900)->(118.800,162.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 109.400 162.100 109.400 183.700
[03/22 02:59:49   3759] addCustomLine AAA 109.400 162.100 131.000 162.100
[03/22 02:59:49   3759] addCustomLine AAA 109.400 183.700 131.000 183.700
[03/22 02:59:49   3759] addCustomLine AAA 131.000 162.100 131.000 183.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_, Center Move (193.000,325.900)->(195.200,315.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 182.200 315.100 182.200 336.700
[03/22 02:59:49   3759] addCustomLine AAA 182.200 315.100 203.800 315.100
[03/22 02:59:49   3759] addCustomLine AAA 182.200 336.700 203.800 336.700
[03/22 02:59:49   3759] addCustomLine AAA 203.800 315.100 203.800 336.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_, Center Move (242.600,307.900)->(239.000,297.100). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 231.800 297.100 231.800 318.700
[03/22 02:59:49   3759] addCustomLine AAA 231.800 297.100 253.400 297.100
[03/22 02:59:49   3759] addCustomLine AAA 231.800 318.700 253.400 318.700
[03/22 02:59:49   3759] addCustomLine AAA 253.400 297.100 253.400 318.700
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_, Center Move (248.000,309.700)->(247.200,298.900). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 237.200 298.900 237.200 320.500
[03/22 02:59:49   3759] addCustomLine AAA 237.200 298.900 258.800 298.900
[03/22 02:59:49   3759] addCustomLine AAA 237.200 320.500 258.800 320.500
[03/22 02:59:49   3759] addCustomLine AAA 258.800 298.900 258.800 320.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_, Center Move (196.400,311.500)->(194.400,300.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 185.600 300.700 185.600 322.300
[03/22 02:59:49   3759] addCustomLine AAA 185.600 300.700 207.200 300.700
[03/22 02:59:49   3759] addCustomLine AAA 185.600 322.300 207.200 322.300
[03/22 02:59:49   3759] addCustomLine AAA 207.200 300.700 207.200 322.300
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/CTS_ccl_BUF_clk_G0_L2_15, Center Move (263.600,282.700)->(274.500,273.700). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 252.800 271.900 252.800 293.500
[03/22 02:59:49   3759] addCustomLine AAA 252.800 271.900 274.400 271.900
[03/22 02:59:49   3759] addCustomLine AAA 252.800 293.500 274.400 293.500
[03/22 02:59:49   3759] addCustomLine AAA 274.400 271.900 274.400 293.500
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_, Center Move (267.400,295.300)->(266.200,284.500). Limit box is: 
[03/22 02:59:49   3759] addCustomLine AAA 256.600 284.500 256.600 306.100
[03/22 02:59:49   3759] addCustomLine AAA 256.600 284.500 278.200 284.500
[03/22 02:59:49   3759] addCustomLine AAA 256.600 306.100 278.200 306.100
[03/22 02:59:49   3759] addCustomLine AAA 278.200 284.500 278.200 306.100
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 02:59:49   3759] Set place::cacheFPlanSiteMark to 0
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] *** Summary of all messages that are not suppressed in this session:
[03/22 02:59:49   3759] Severity  ID               Count  Summary                                  
[03/22 02:59:49   3759] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/22 02:59:49   3759] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/22 02:59:49   3759] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/22 02:59:49   3759] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[03/22 02:59:49   3759] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/22 02:59:49   3759] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/22 02:59:49   3759] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/22 02:59:49   3759] *** Message Summary: 22 warning(s), 0 error(s)
[03/22 02:59:49   3759] 
[03/22 02:59:49   3759] **ccopt_design ... cpu = 0:16:31, real = 0:16:31, mem = 1350.2M, totSessionCpu=1:02:40 **
[03/22 02:59:49   3759] <CMD> set_propagated_clock [all_clocks]
[03/22 02:59:49   3759] <CMD> optDesign -postCTS -hold
[03/22 02:59:49   3760] GigaOpt running with 1 threads.
[03/22 02:59:49   3760] Info: 1 threads available for lower-level modules during optimization.
[03/22 02:59:49   3760] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 02:59:49   3760] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 02:59:49   3760] -setupDynamicPowerViewAsDefaultView false
[03/22 02:59:49   3760]                                            # bool, default=false, private
[03/22 02:59:49   3760] #spOpts: N=65 
[03/22 02:59:49   3760] Core basic site is core
[03/22 02:59:49   3760] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:59:50   3760] #spOpts: N=65 mergeVia=F 
[03/22 02:59:50   3760] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 02:59:50   3760] 	Cell FILL1_LL, site bcore.
[03/22 02:59:50   3760] 	Cell FILL_NW_HH, site bcore.
[03/22 02:59:50   3760] 	Cell FILL_NW_LL, site bcore.
[03/22 02:59:50   3760] 	Cell GFILL, site gacore.
[03/22 02:59:50   3760] 	Cell GFILL10, site gacore.
[03/22 02:59:50   3760] 	Cell GFILL2, site gacore.
[03/22 02:59:50   3760] 	Cell GFILL3, site gacore.
[03/22 02:59:50   3760] 	Cell GFILL4, site gacore.
[03/22 02:59:50   3760] 	Cell LVLLHCD1, site bcore.
[03/22 02:59:50   3760] 	Cell LVLLHCD2, site bcore.
[03/22 02:59:50   3760] 	Cell LVLLHCD4, site bcore.
[03/22 02:59:50   3760] 	Cell LVLLHCD8, site bcore.
[03/22 02:59:50   3760] 	Cell LVLLHD1, site bcore.
[03/22 02:59:50   3760] 	Cell LVLLHD2, site bcore.
[03/22 02:59:50   3760] 	Cell LVLLHD4, site bcore.
[03/22 02:59:50   3760] 	Cell LVLLHD8, site bcore.
[03/22 02:59:50   3760] .
[03/22 02:59:51   3761] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1356.2M, totSessionCpu=1:02:42 **
[03/22 02:59:51   3761] *** optDesign -postCTS ***
[03/22 02:59:51   3761] DRC Margin: user margin 0.0
[03/22 02:59:51   3761] Hold Target Slack: user slack 0
[03/22 02:59:51   3761] Setup Target Slack: user slack 0;
[03/22 02:59:51   3761] setUsefulSkewMode -noEcoRoute
[03/22 02:59:51   3761] Start to check current routing status for nets...
[03/22 02:59:51   3761] Using hname+ instead name for net compare
[03/22 02:59:51   3761] All nets are already routed correctly.
[03/22 02:59:51   3761] End to check current routing status for nets (mem=1356.2M)
[03/22 02:59:51   3761] DEL0 does not have usable cells
[03/22 02:59:51   3761]  This may be because it is dont_use, or because it has no LEF.
[03/22 02:59:51   3761]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/22 02:59:51   3761] Type 'man IMPOPT-3080' for more detail.
[03/22 02:59:51   3761] *info: All cells identified as Buffer and Delay cells:
[03/22 02:59:51   3761] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/22 02:59:51   3761] *info: ------------------------------------------------------------------
[03/22 02:59:51   3761] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 02:59:51   3761] PhyDesignGrid: maxLocalDensity 0.98
[03/22 02:59:51   3761] #spOpts: N=65 mergeVia=F 
[03/22 02:59:51   3762] Core basic site is core
[03/22 02:59:51   3762] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 02:59:51   3762] GigaOpt Hold Optimizer is used
[03/22 02:59:52   3762] Include MVT Delays for Hold Opt
[03/22 02:59:52   3762] <optDesign CMD> fixhold  no -lvt Cells
[03/22 02:59:52   3762] **INFO: Num dontuse cells 396, Num usable cells 544
[03/22 02:59:52   3762] optDesignOneStep: Leakage Power Flow
[03/22 02:59:52   3762] **INFO: Num dontuse cells 396, Num usable cells 544
[03/22 02:59:52   3762] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:02:43 mem=1356.2M ***
[03/22 02:59:52   3762] Effort level <high> specified for reg2reg path_group
[03/22 02:59:53   3763] **INFO: Starting Blocking QThread with 1 CPU
[03/22 02:59:53   3763]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 02:59:53   3763] #################################################################################
[03/22 02:59:53   3763] # Design Stage: PreRoute
[03/22 02:59:53   3763] # Design Name: core
[03/22 02:59:53   3763] # Design Mode: 65nm
[03/22 02:59:53   3763] # Analysis Mode: MMMC Non-OCV 
[03/22 02:59:53   3763] # Parasitics Mode: No SPEF/RCDB
[03/22 02:59:53   3763] # Signoff Settings: SI Off 
[03/22 02:59:53   3763] #################################################################################
[03/22 02:59:53   3763] AAE_INFO: 1 threads acquired from CTE.
[03/22 02:59:53   3763] Calculate delays in BcWc mode...
[03/22 02:59:53   3763] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 02:59:53   3763] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 02:59:53   3763] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 02:59:53   3763] End delay calculation. (MEM=5.64844 CPU=0:00:03.6 REAL=0:00:04.0)
[03/22 02:59:53   3763] *** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 5.6M) ***
[03/22 02:59:53   3763] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:00:11.1 mem=5.6M)
[03/22 02:59:53   3763] 
[03/22 02:59:53   3763] Active hold views:
[03/22 02:59:53   3763]  BC_VIEW
[03/22 02:59:53   3763]   Dominating endpoints: 0
[03/22 02:59:53   3763]   Dominating TNS: -0.000
[03/22 02:59:53   3763] 
[03/22 02:59:53   3763] Done building cte hold timing graph (fixHold) cpu=0:00:06.1 real=0:00:06.0 totSessionCpu=0:00:11.1 mem=5.6M ***
[03/22 02:59:53   3763] ** Profile ** Start :  cpu=0:00:00.0, mem=5.6M
[03/22 02:59:53   3763] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=5.6M
[03/22 02:59:53   3763] Done building hold timer [55329 node(s), 86789 edge(s), 1 view(s)] (fixHold) cpu=0:00:08.4 real=0:00:09.0 totSessionCpu=0:00:13.4 mem=5.6M ***
[03/22 03:00:02   3771]  
_______________________________________________________________________
[03/22 03:00:02   3771] Done building cte setup timing graph (fixHold) cpu=0:00:09.4 real=0:00:10.0 totSessionCpu=1:02:52 mem=1356.2M ***
[03/22 03:00:02   3771] ** Profile ** Start :  cpu=0:00:00.0, mem=1356.2M
[03/22 03:00:02   3772] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1364.2M
[03/22 03:00:03   3773] *info: category slack lower bound [L -277.7] default
[03/22 03:00:03   3773] *info: category slack lower bound [H -277.7] reg2reg 
[03/22 03:00:03   3773] --------------------------------------------------- 
[03/22 03:00:03   3773]    Setup Violation Summary with Target Slack (0.000 ns)
[03/22 03:00:03   3773] --------------------------------------------------- 
[03/22 03:00:03   3773]          WNS    reg2regWNS
[03/22 03:00:03   3773]    -0.278 ns     -0.278 ns
[03/22 03:00:03   3773] --------------------------------------------------- 
[03/22 03:00:03   3773] Restoring autoHoldViews:  BC_VIEW
[03/22 03:00:03   3773] ** Profile ** Start :  cpu=0:00:00.0, mem=1364.2M
[03/22 03:00:03   3773] ** Profile ** Other data :  cpu=0:00:00.1, mem=1364.2M
[03/22 03:00:04   3773] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1364.2M
[03/22 03:00:04   3773] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.090  |
|           TNS (ns):|-124.881 |-115.370 | -9.511  |
|    Violating Paths:|  1182   |  1022   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.349  | -0.128  | -0.349  |
|           TNS (ns):|-538.963 | -6.379  |-533.493 |
|    Violating Paths:|  2974   |   166   |  2834   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.074%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/22 03:00:04   3773] Identified SBFF number: 199
[03/22 03:00:04   3773] Identified MBFF number: 0
[03/22 03:00:04   3773] Not identified SBFF number: 0
[03/22 03:00:04   3773] Not identified MBFF number: 0
[03/22 03:00:04   3773] Number of sequential cells which are not FFs: 104
[03/22 03:00:04   3773] 
[03/22 03:00:04   3773] Summary for sequential cells idenfication: 
[03/22 03:00:04   3773] Identified SBFF number: 199
[03/22 03:00:04   3773] Identified MBFF number: 0
[03/22 03:00:04   3773] Not identified SBFF number: 0
[03/22 03:00:04   3773] Not identified MBFF number: 0
[03/22 03:00:04   3773] Number of sequential cells which are not FFs: 104
[03/22 03:00:04   3773] 
[03/22 03:00:05   3774] 
[03/22 03:00:05   3774] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/22 03:00:05   3774] *Info: worst delay setup view: WC_VIEW
[03/22 03:00:05   3774] Footprint list for hold buffering (delay unit: ps)
[03/22 03:00:05   3774] =================================================================
[03/22 03:00:05   3774] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/22 03:00:05   3774] ------------------------------------------------------------------
[03/22 03:00:05   3774] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/22 03:00:05   3774] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/22 03:00:05   3774] =================================================================
[03/22 03:00:06   3775] **optDesign ... cpu = 0:00:14, real = 0:00:15, mem = 1364.2M, totSessionCpu=1:02:56 **
[03/22 03:00:06   3775] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/22 03:00:06   3775] *info: Run optDesign holdfix with 1 thread.
[03/22 03:00:06   3775] Info: 91 nets with fixed/cover wires excluded.
[03/22 03:00:06   3775] Info: 206 clock nets excluded from IPO operation.
[03/22 03:00:06   3776] --------------------------------------------------- 
[03/22 03:00:06   3776]    Hold Timing Summary  - Initial 
[03/22 03:00:06   3776] --------------------------------------------------- 
[03/22 03:00:06   3776]  Target slack: 0.000 ns
[03/22 03:00:06   3776] View: BC_VIEW 
[03/22 03:00:06   3776] 	WNS: -0.349 
[03/22 03:00:06   3776] 	TNS: -538.969 
[03/22 03:00:06   3776] 	VP: 2973 
[03/22 03:00:06   3776] 	Worst hold path end point: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN 
[03/22 03:00:06   3776] --------------------------------------------------- 
[03/22 03:00:06   3776]    Setup Timing Summary  - Initial 
[03/22 03:00:06   3776] --------------------------------------------------- 
[03/22 03:00:06   3776]  Target slack: 0.000 ns
[03/22 03:00:06   3776] View: WC_VIEW 
[03/22 03:00:06   3776] 	WNS: -0.278 
[03/22 03:00:06   3776] 	TNS: -124.882 
[03/22 03:00:06   3776] 	VP: 1182 
[03/22 03:00:06   3776] 	Worst setup path end point:ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D 
[03/22 03:00:06   3776] --------------------------------------------------- 
[03/22 03:00:06   3776] PhyDesignGrid: maxLocalDensity 0.98
[03/22 03:00:06   3776] #spOpts: N=65 mergeVia=F 
[03/22 03:00:06   3776] 
[03/22 03:00:06   3776] *** Starting Core Fixing (fixHold) cpu=0:00:13.8 real=0:00:14.0 totSessionCpu=1:02:56 mem=1583.0M density=88.074% ***
[03/22 03:00:06   3776] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/22 03:00:07   3776] 
[03/22 03:00:07   3776] Phase I ......
[03/22 03:00:07   3776] *info: Multithread Hold Batch Commit is enabled
[03/22 03:00:07   3776] *info: Levelized Batch Commit is enabled
[03/22 03:00:07   3776] Executing transform: ECO Safe Resize
[03/22 03:00:07   3776] Worst hold path end point:
[03/22 03:00:07   3776]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:07   3776]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:00:07   3776] ===========================================================================================
[03/22 03:00:07   3776]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/22 03:00:07   3776] ------------------------------------------------------------------------------------------
[03/22 03:00:07   3776]  Hold WNS :      -0.3489
[03/22 03:00:07   3776]       TNS :    -538.9687
[03/22 03:00:07   3776]       #VP :         2973
[03/22 03:00:07   3776]   Density :      88.074%
[03/22 03:00:07   3776] ------------------------------------------------------------------------------------------
[03/22 03:00:07   3776]  cpu=0:00:14.2 real=0:00:15.0 totSessionCpu=1:02:57 mem=1583.0M
[03/22 03:00:07   3776] ===========================================================================================
[03/22 03:00:07   3776] 
[03/22 03:00:07   3776] Starting Phase 1 Step 1 Iter 1 ...
[03/22 03:00:07   3777] Worst hold path end point:
[03/22 03:00:07   3777]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:07   3777]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:00:07   3777] ===========================================================================================
[03/22 03:00:07   3777]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/22 03:00:07   3777] ------------------------------------------------------------------------------------------
[03/22 03:00:07   3777]  Hold WNS :      -0.3489
[03/22 03:00:07   3777]       TNS :    -538.9687
[03/22 03:00:07   3777]       #VP :         2973
[03/22 03:00:07   3777]   Density :      88.074%
[03/22 03:00:07   3777] ------------------------------------------------------------------------------------------
[03/22 03:00:07   3777]  cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=1:02:57 mem=1583.0M
[03/22 03:00:07   3777] ===========================================================================================
[03/22 03:00:07   3777] 
[03/22 03:00:07   3777] Executing transform: AddBuffer + LegalResize
[03/22 03:00:07   3777] Worst hold path end point:
[03/22 03:00:07   3777]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:07   3777]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:00:07   3777] ===========================================================================================
[03/22 03:00:07   3777]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/22 03:00:07   3777] ------------------------------------------------------------------------------------------
[03/22 03:00:07   3777]  Hold WNS :      -0.3489
[03/22 03:00:07   3777]       TNS :    -538.9687
[03/22 03:00:07   3777]       #VP :         2973
[03/22 03:00:07   3777]   Density :      88.074%
[03/22 03:00:07   3777] ------------------------------------------------------------------------------------------
[03/22 03:00:07   3777]  cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=1:02:57 mem=1583.0M
[03/22 03:00:07   3777] ===========================================================================================
[03/22 03:00:07   3777] 
[03/22 03:00:07   3777] Starting Phase 1 Step 2 Iter 1 ...
[03/22 03:00:09   3778] Committed on net mem_in[13]
[03/22 03:00:09   3778]   Added inst FE_PHC2008_mem_in_13_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_13_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_13_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_13_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U467/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U531/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U595/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U659/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U723/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_13_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_13_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_13_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U468/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U532/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U596/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U660/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U724/A2
[03/22 03:00:09   3778] Committed on net mem_in[2]
[03/22 03:00:09   3778]   Added inst FE_PHC2009_mem_in_2_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_2_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_2_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_2_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U478/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U542/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U606/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U670/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U734/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_2_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_2_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_2_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U479/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U543/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U607/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U671/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U735/A2
[03/22 03:00:09   3778] Committed on net mem_in[43]
[03/22 03:00:09   3778]   Added inst FE_PHC2010_mem_in_43_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_43_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_43_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_43_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U437/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U501/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U565/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U629/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U693/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U438/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U502/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U566/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U630/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U694/A2
[03/22 03:00:09   3778] Committed on net mem_in[62]
[03/22 03:00:09   3778]   Added inst FE_PHC2011_mem_in_62_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_62_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_62_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_62_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U419/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U483/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U547/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U611/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U675/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_62_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_62_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_62_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U418/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U482/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U546/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U610/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U674/A2
[03/22 03:00:09   3778] Committed on net mem_in[3]
[03/22 03:00:09   3778]   Added inst FE_PHC2012_mem_in_3_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_3_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_3_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_3_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U478/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U542/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U606/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U670/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U734/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_3_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_3_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_3_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U477/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U541/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U605/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U669/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U733/A2
[03/22 03:00:09   3778] Committed on net mem_in[0]
[03/22 03:00:09   3778]   Added inst FE_PHC2013_mem_in_0_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_0_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_0_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_0_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U481/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U545/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U609/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U673/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U737/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_0_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_0_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_0_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U480/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U544/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U608/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U672/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U736/A2
[03/22 03:00:09   3778] Committed on net mem_in[57]
[03/22 03:00:09   3778]   Added inst FE_PHC2014_mem_in_57_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_57_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_57_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_57_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U423/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U487/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U551/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U615/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U679/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_57_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_57_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_57_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U424/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U488/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U552/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U616/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U680/A2
[03/22 03:00:09   3778] Committed on net mem_in[48]
[03/22 03:00:09   3778]   Added inst FE_PHC2015_mem_in_48_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_48_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_48_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_48_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U433/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U497/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U561/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U625/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U689/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_48_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_48_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_48_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U432/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U496/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U560/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U624/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U688/A2
[03/22 03:00:09   3778] Committed on net mem_in[56]
[03/22 03:00:09   3778]   Added inst FE_PHC2016_mem_in_56_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_56_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_56_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_56_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U424/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U488/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U552/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U616/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U680/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U425/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U489/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U553/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U617/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U681/A2
[03/22 03:00:09   3778] Committed on net mem_in[47]
[03/22 03:00:09   3778]   Added inst FE_PHC2017_mem_in_47_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U433/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U497/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U561/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U625/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U689/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_47_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_47_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U434/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U498/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U562/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U626/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U690/A2
[03/22 03:00:09   3778] Committed on net mem_in[16]
[03/22 03:00:09   3778]   Added inst FE_PHC2018_mem_in_16_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_16_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_16_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_16_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U465/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U529/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U593/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U657/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U721/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_16_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_16_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_16_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U464/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U528/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U592/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U656/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U720/A2
[03/22 03:00:09   3778] Committed on net mem_in[31]
[03/22 03:00:09   3778]   Added inst FE_PHC2019_mem_in_31_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_31_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U450/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U514/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U578/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U642/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U706/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U449/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U513/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U577/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U641/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U705/A2
[03/22 03:00:09   3778] Committed on net mem_in[14]
[03/22 03:00:09   3778]   Added inst FE_PHC2020_mem_in_14_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_14_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_14_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_14_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U466/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U530/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U594/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U658/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U722/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_14_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_14_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_14_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U467/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U531/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U595/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U659/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U723/A2
[03/22 03:00:09   3778] Committed on net mem_in[5]
[03/22 03:00:09   3778]   Added inst FE_PHC2021_mem_in_5_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_5_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_5_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_5_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U476/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U540/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U604/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U668/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U732/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_5_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_5_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_5_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U475/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U539/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U603/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U667/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U731/A2
[03/22 03:00:09   3778] Committed on net mem_in[17]
[03/22 03:00:09   3778]   Added inst FE_PHC2022_mem_in_17_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_17_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_17_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_17_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U464/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U528/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U592/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U656/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U720/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_17_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_17_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_17_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U463/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U527/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U591/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U655/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U719/A2
[03/22 03:00:09   3778] Committed on net mem_in[59]
[03/22 03:00:09   3778]   Added inst FE_PHC2023_mem_in_59_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_59_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_59_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_59_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U422/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U486/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U550/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U614/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U678/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_59_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_59_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_59_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U421/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U485/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U549/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U613/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U677/A2
[03/22 03:00:09   3778] Committed on net mem_in[7]
[03/22 03:00:09   3778]   Added inst FE_PHC2024_mem_in_7_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_7_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_7_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_7_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U474/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U538/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U602/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U666/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U730/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_7_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_7_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_7_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U473/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U537/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U601/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U665/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U729/A2
[03/22 03:00:09   3778] Committed on net mem_in[41]
[03/22 03:00:09   3778]   Added inst FE_PHC2025_mem_in_41_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_41_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_41_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_41_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U439/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U503/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U567/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U631/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U695/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_41_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_41_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_41_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U440/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U504/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U568/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U632/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U696/A2
[03/22 03:00:09   3778] Committed on net mem_in[6]
[03/22 03:00:09   3778]   Added inst FE_PHC2026_mem_in_6_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_6_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_6_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_6_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U475/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U539/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U603/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U667/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U731/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_6_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_6_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_6_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U474/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U538/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U602/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U666/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U730/A2
[03/22 03:00:09   3778] Committed on net mem_in[29]
[03/22 03:00:09   3778]   Added inst FE_PHC2027_mem_in_29_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_29_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_29_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_29_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U452/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U516/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U580/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U644/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U708/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_29_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_29_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_29_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U451/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U515/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U579/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U643/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U707/A2
[03/22 03:00:09   3778] Committed on net mem_in[9]
[03/22 03:00:09   3778]   Added inst FE_PHC2028_mem_in_9_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_9_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_9_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_9_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U472/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U536/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U600/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U664/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U728/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_9_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_9_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_9_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U471/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U535/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U599/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U663/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U727/A2
[03/22 03:00:09   3778] Committed on net mem_in[50]
[03/22 03:00:09   3778]   Added inst FE_PHC2029_mem_in_50_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_50_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_50_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_50_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U430/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U494/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U558/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U622/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U686/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_50_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_50_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_50_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U431/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U495/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U559/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U623/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U687/A2
[03/22 03:00:09   3778] Committed on net mem_in[25]
[03/22 03:00:09   3778]   Added inst FE_PHC2030_mem_in_25_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_25_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_25_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_25_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U456/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U520/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U584/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U648/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U712/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_25_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_25_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_25_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U455/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U519/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U583/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U647/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U711/A2
[03/22 03:00:09   3778] Committed on net mem_in[20]
[03/22 03:00:09   3778]   Added inst FE_PHC2031_mem_in_20_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_20_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_20_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_20_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U460/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U524/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U588/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U652/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U716/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_20_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_20_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_20_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U461/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U525/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U589/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U653/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U717/A2
[03/22 03:00:09   3778] Committed on net mem_in[26]
[03/22 03:00:09   3778]   Added inst FE_PHC2032_mem_in_26_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_26_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_26_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_26_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U455/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U519/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U583/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U647/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U711/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_26_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_26_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_26_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U454/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U518/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U582/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U646/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U710/A2
[03/22 03:00:09   3778] Committed on net mem_in[63]
[03/22 03:00:09   3778]   Added inst FE_PHC2033_mem_in_63_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_63_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_63_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_63_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U417/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U481/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U545/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U609/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U673/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_63_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_63_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_63_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U418/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U482/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U546/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U610/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U674/A2
[03/22 03:00:09   3778] Committed on net mem_in[39]
[03/22 03:00:09   3778]   Added inst FE_PHC2034_mem_in_39_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_39_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_39_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_39_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U441/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U505/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U569/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U633/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U697/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_39_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_39_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_39_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U442/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U506/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U570/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U634/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U698/A2
[03/22 03:00:09   3778] Committed on net mem_in[51]
[03/22 03:00:09   3778]   Added inst FE_PHC2035_mem_in_51_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_51_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_51_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_51_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U429/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U493/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U557/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U621/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U685/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_51_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_51_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_51_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U430/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U494/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U558/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U622/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U686/A2
[03/22 03:00:09   3778] Committed on net mem_in[10]
[03/22 03:00:09   3778]   Added inst FE_PHC2036_mem_in_10_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_10_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_10_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_10_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U470/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U534/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U598/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U662/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U726/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_10_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_10_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_10_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U471/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U535/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U599/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U663/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U727/A2
[03/22 03:00:09   3778] Committed on net mem_in[18]
[03/22 03:00:09   3778]   Added inst FE_PHC2037_mem_in_18_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_18_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_18_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_18_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U462/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U526/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U590/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U654/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U718/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_18_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_18_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_18_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U463/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U527/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U591/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U655/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U719/A2
[03/22 03:00:09   3778] Committed on net mem_in[21]
[03/22 03:00:09   3778]   Added inst FE_PHC2038_mem_in_21_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_21_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_21_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_21_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U459/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U523/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U587/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U651/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U715/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_21_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_21_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_21_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U460/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U524/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U588/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U652/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U716/A2
[03/22 03:00:09   3778] Committed on net mem_in[8]
[03/22 03:00:09   3778]   Added inst FE_PHC2039_mem_in_8_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_8_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_8_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_8_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U473/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U537/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U601/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U665/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U729/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_8_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_8_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_8_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U472/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U536/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U600/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U664/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U728/A2
[03/22 03:00:09   3778] Committed on net mem_in[46]
[03/22 03:00:09   3778]   Added inst FE_PHC2040_mem_in_46_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_46_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_46_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_46_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U434/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U498/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U562/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U626/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U690/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_46_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_46_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_46_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U435/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U499/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U563/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U627/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U691/A2
[03/22 03:00:09   3778] Committed on net mem_in[32]
[03/22 03:00:09   3778]   Added inst FE_PHC2041_mem_in_32_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_32_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_32_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_32_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U449/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U513/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U577/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U641/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U705/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_32_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_32_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_32_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U448/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U512/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U576/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U640/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U704/A2
[03/22 03:00:09   3778] Committed on net mem_in[11]
[03/22 03:00:09   3778]   Added inst FE_PHC2042_mem_in_11_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_11_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U470/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U534/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U598/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U662/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U726/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U469/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U533/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U597/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U661/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U725/A2
[03/22 03:00:09   3778] Committed on net mem_in[34]
[03/22 03:00:09   3778]   Added inst FE_PHC2043_mem_in_34_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_34_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_34_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_34_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U447/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U511/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U575/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U639/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U703/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_34_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_34_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_34_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U446/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U510/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U574/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U638/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U702/A2
[03/22 03:00:09   3778] Committed on net mem_in[1]
[03/22 03:00:09   3778]   Added inst FE_PHC2044_mem_in_1_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_1_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_1_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_1_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U479/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U543/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U607/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U671/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U735/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_1_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_1_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_1_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U480/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U544/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U608/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U672/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U736/A2
[03/22 03:00:09   3778] Committed on net mem_in[28]
[03/22 03:00:09   3778]   Added inst FE_PHC2045_mem_in_28_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_28_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_28_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_28_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U453/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U517/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U581/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U645/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U709/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_28_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_28_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_28_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U452/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U516/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U580/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U644/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U708/A2
[03/22 03:00:09   3778] Committed on net mem_in[23]
[03/22 03:00:09   3778]   Added inst FE_PHC2046_mem_in_23_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_23_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_23_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_23_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U458/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U522/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U586/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U650/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U714/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_23_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_23_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_23_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U457/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U521/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U585/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U649/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U713/A2
[03/22 03:00:09   3778] Committed on net mem_in[53]
[03/22 03:00:09   3778]   Added inst FE_PHC2047_mem_in_53_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_53_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_53_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_53_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U427/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U491/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U555/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U619/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U683/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_53_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_53_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_53_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U428/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U492/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U556/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U620/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U684/A2
[03/22 03:00:09   3778] Committed on net mem_in[37]
[03/22 03:00:09   3778]   Added inst FE_PHC2048_mem_in_37_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_37_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U443/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U507/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U571/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U635/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U699/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U444/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U508/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U572/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U636/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U700/A2
[03/22 03:00:09   3778] Committed on net mem_in[61]
[03/22 03:00:09   3778]   Added inst FE_PHC2049_mem_in_61_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_61_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_61_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_61_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U420/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U484/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U548/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U612/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U676/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_61_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_61_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_61_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U419/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U483/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U547/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U611/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U675/A2
[03/22 03:00:09   3778] Committed on net mem_in[15]
[03/22 03:00:09   3778]   Added inst FE_PHC2050_mem_in_15_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_15_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_15_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_15_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U465/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U529/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U593/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U657/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U721/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_15_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_15_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_15_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U466/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U530/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U594/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U658/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U722/A2
[03/22 03:00:09   3778] Committed on net mem_in[36]
[03/22 03:00:09   3778]   Added inst FE_PHC2051_mem_in_36_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_36_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_36_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_36_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U444/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U508/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U572/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U636/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U700/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_36_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_36_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_36_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U445/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U509/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U573/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U637/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U701/A2
[03/22 03:00:09   3778] Committed on net mem_in[44]
[03/22 03:00:09   3778]   Added inst FE_PHC2052_mem_in_44_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_44_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_44_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_44_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U436/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U500/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U564/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U628/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U692/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_44_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_44_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_44_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U437/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U501/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U565/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U629/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U693/A2
[03/22 03:00:09   3778] Committed on net mem_in[45]
[03/22 03:00:09   3778]   Added inst FE_PHC2053_mem_in_45_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_45_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_45_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_45_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U435/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U499/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U563/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U627/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U691/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_45_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_45_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_45_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U436/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U500/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U564/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U628/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U692/A2
[03/22 03:00:09   3778] Committed on net array_out[120]
[03/22 03:00:09   3778]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2054_array_out_120_ (CKBD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_6__fifo_instance/U86/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_6__fifo_instance/U39/I0
[03/22 03:00:09   3778] Committed on net mem_in[19]
[03/22 03:00:09   3778]   Added inst FE_PHC2055_mem_in_19_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_19_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_19_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_19_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U462/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U526/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U590/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U654/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U718/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_19_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_19_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_19_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U461/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U525/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U589/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U653/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U717/A2
[03/22 03:00:09   3778] Committed on net mem_in[22]
[03/22 03:00:09   3778]   Added inst FE_PHC2056_mem_in_22_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U459/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U523/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U587/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U651/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U715/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U458/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U522/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U586/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U650/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U714/A2
[03/22 03:00:09   3778] Committed on net mem_in[35]
[03/22 03:00:09   3778]   Added inst FE_PHC2057_mem_in_35_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_35_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_35_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_35_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U445/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U509/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U573/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U637/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U701/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_35_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_35_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_35_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U446/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U510/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U574/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U638/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U702/A2
[03/22 03:00:09   3778] Committed on net mem_in[54]
[03/22 03:00:09   3778]   Added inst FE_PHC2058_mem_in_54_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_54_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_54_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_54_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U426/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U490/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U554/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U618/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U682/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_54_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_54_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_54_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U427/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U491/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U555/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U619/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U683/A2
[03/22 03:00:09   3778] Committed on net mem_in[27]
[03/22 03:00:09   3778]   Added inst FE_PHC2059_mem_in_27_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U454/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U518/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U582/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U646/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U710/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U453/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U517/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U581/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U645/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U709/A2
[03/22 03:00:09   3778] Committed on net mem_in[30]
[03/22 03:00:09   3778]   Added inst FE_PHC2060_mem_in_30_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_30_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_30_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_30_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U450/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U514/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U578/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U642/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U706/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_30_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_30_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_30_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U451/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U515/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U579/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U643/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U707/A2
[03/22 03:00:09   3778] Committed on net array_out[140]
[03/22 03:00:09   3778]   Added inst FE_PHC2061_array_out_140_ (CKBD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:00:09   3778] Committed on net mem_in[60]
[03/22 03:00:09   3778]   Added inst FE_PHC2062_mem_in_60_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_60_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_60_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_60_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U420/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U484/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U548/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U612/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U676/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_60_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_60_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_60_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U421/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U485/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U549/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U613/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U677/A2
[03/22 03:00:09   3778] Committed on net mem_in[33]
[03/22 03:00:09   3778]   Added inst FE_PHC2063_mem_in_33_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_33_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_33_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_33_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U447/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U511/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U575/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U639/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U703/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_33_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_33_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_33_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U448/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U512/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U576/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U640/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U704/A2
[03/22 03:00:09   3778] Committed on net mem_in[49]
[03/22 03:00:09   3778]   Added inst FE_PHC2064_mem_in_49_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U431/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U495/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U559/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U623/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U687/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U432/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U496/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U560/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U624/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U688/A2
[03/22 03:00:09   3778] Committed on net mem_in[55]
[03/22 03:00:09   3778]   Added inst FE_PHC2065_mem_in_55_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_55_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_55_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_55_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U425/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U489/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U553/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U617/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U681/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_55_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_55_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_55_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U426/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U490/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U554/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U618/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U682/A2
[03/22 03:00:09   3778] Committed on net array_out[60]
[03/22 03:00:09   3778]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2066_array_out_60_ (BUFFD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_3__fifo_instance/U99/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_3__fifo_instance/U59/I0
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/22 03:00:09   3778] Committed on net mem_in[12]
[03/22 03:00:09   3778]   Added inst FE_PHC2067_mem_in_12_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_12_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_12_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_12_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U468/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U532/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U596/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U660/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U724/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U469/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U533/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U597/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U661/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U725/A2
[03/22 03:00:09   3778] Committed on net mem_in[42]
[03/22 03:00:09   3778]   Added inst FE_PHC2068_mem_in_42_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U438/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U502/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U566/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U630/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U694/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U439/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U503/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U567/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U631/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U695/A2
[03/22 03:00:09   3778] Committed on net mem_in[24]
[03/22 03:00:09   3778]   Added inst FE_PHC2069_mem_in_24_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_24_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_24_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_24_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U456/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U520/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U584/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U648/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U712/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_24_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_24_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_24_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U457/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U521/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U585/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U649/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U713/A2
[03/22 03:00:09   3778] Committed on net mem_in[38]
[03/22 03:00:09   3778]   Added inst FE_PHC2070_mem_in_38_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_38_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_38_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_38_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U443/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U507/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U571/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U635/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U699/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_38_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_38_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_38_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U442/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U506/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U570/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U634/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U698/A2
[03/22 03:00:09   3778] Committed on net mem_in[52]
[03/22 03:00:09   3778]   Added inst FE_PHC2071_mem_in_52_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_52_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_52_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_52_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U429/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U493/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U557/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U621/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U685/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U428/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U492/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_52_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U556/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U684/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_52_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U620/A2
[03/22 03:00:09   3778]     side term: qmem_instance/memory7_reg_52_/D
[03/22 03:00:09   3778] Committed on net mem_in[40]
[03/22 03:00:09   3778]   Added inst FE_PHC2072_mem_in_40_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_40_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_40_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_40_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U440/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U504/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U568/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U632/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U696/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_40_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_40_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U441/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U505/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U633/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U697/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U569/A2
[03/22 03:00:09   3778]     side term: kmem_instance/memory6_reg_40_/D
[03/22 03:00:09   3778] Committed on net array_out[40]
[03/22 03:00:09   3778]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2073_array_out_40_ (BUFFD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_2__fifo_instance/U49/I0
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_2__fifo_instance/U92/A2
[03/22 03:00:09   3778] Committed on net array_out[80]
[03/22 03:00:09   3778]   Added inst FE_PHC2074_array_out_80_ (CKBD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/U42/I0
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/U89/A2
[03/22 03:00:09   3778] Committed on net array_out[20]
[03/22 03:00:09   3778]   Added inst FE_PHC2075_array_out_20_ (CKBD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/U53/I0
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_1__fifo_instance/U94/A2
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2076_n1568 (CKBD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U73/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U74/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U509/I
[03/22 03:00:09   3778] Committed on net mem_in[58]
[03/22 03:00:09   3778]   Added inst FE_PHC2077_mem_in_58_ (CKBD0)
[03/22 03:00:09   3778]     sink term: qmem_instance/memory7_reg_58_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory5_reg_58_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_58_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U422/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U486/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U550/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U614/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U678/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_58_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_58_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U551/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U487/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_58_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U423/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U679/A2
[03/22 03:00:09   3778]     side term: kmem_instance/U615/A2
[03/22 03:00:09   3778] Committed on net array_out[0]
[03/22 03:00:09   3778]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2078_array_out_0_ (BUFFD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_0__fifo_instance/U91/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_0__fifo_instance/U48/I0
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/22 03:00:09   3778] Committed on net array_out[101]
[03/22 03:00:09   3778]   Added inst FE_PHC2079_array_out_101_ (BUFFD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1182_0/A1
[03/22 03:00:09   3778] Committed on net mem_in[4]
[03/22 03:00:09   3778]   Added inst FE_PHC2080_mem_in_4_ (CKBD0)
[03/22 03:00:09   3778]     sink term: kmem_instance/memory7_reg_4_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory5_reg_4_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/memory6_reg_4_/D
[03/22 03:00:09   3778]     sink term: kmem_instance/U477/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U541/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U605/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U669/A2
[03/22 03:00:09   3778]     sink term: kmem_instance/U733/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U540/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U476/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U604/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/U668/A2
[03/22 03:00:09   3778]     sink term: qmem_instance/memory6_reg_4_/D
[03/22 03:00:09   3778]     sink term: qmem_instance/U732/A2
[03/22 03:00:09   3778]     side term: qmem_instance/memory7_reg_4_/D
[03/22 03:00:09   3778]     side term: qmem_instance/memory5_reg_4_/D
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1518
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2081_n1518 (CKBD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U64/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U66/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U476/I
[03/22 03:00:09   3778] Committed on net reset
[03/22 03:00:09   3778]   Added inst FE_PHC2082_reset (CKBD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_7__fifo_instance/U6/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_8__mac_col_inst/U6/B
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_8__mac_col_inst/U8/A3
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC322_reset/I
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_7__mac_col_inst/U6/B
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_6__fifo_instance/U14/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC327_reset/I
[03/22 03:00:09   3778]     side term: FE_OFC321_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/FE_OFC317_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC330_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_5__mac_col_inst/FE_RC_9771_0/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_6__mac_col_inst/U6/B
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_6__mac_col_inst/U9/A3
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC325_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC326_reset/I
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/U9/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC328_reset/I
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC323_reset/I
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1542
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2083_n1542 (BUFFD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U91/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U89/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U937/I
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1522
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2084_n1522 (CKBD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U104/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U105/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U453/I
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1558
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2085_n1558 (CKBD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U515/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U98/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U507/I
[03/22 03:00:09   3778] Committed on net FE_OCPN1479_array_out_84_
[03/22 03:00:09   3778]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2086_FE_OCPN1479_array_out_84_ (BUFFD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_4_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_4_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_4_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_4_/D
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_4_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_4__fifo_instance/U82/I1
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_4__fifo_instance/U31/I1
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1535
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2087_n1535 (BUFFD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1355/I
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_8564_0/A2
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1498
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC2088_n1498 (BUFFD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U107/A2
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U108/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_OFC398_n1498/I
[03/22 03:00:09   3778] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
[03/22 03:00:09   3778]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2089_n1546 (BUFFD0)
[03/22 03:00:09   3778]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U82/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U448/A2
[03/22 03:00:09   3778]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U444/I
[03/22 03:00:09   3778] Committed on net array_out[102]
[03/22 03:00:09   3778]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_ (BUFFD0)
[03/22 03:00:09   3778]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_2_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/U97/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D
[03/22 03:00:09   3778]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/22 03:00:09   3779] Committed on net array_out[21]
[03/22 03:00:09   3779]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2091_array_out_21_ (BUFFD0)
[03/22 03:00:09   3779]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D
[03/22 03:00:09   3779]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_1_/D
[03/22 03:00:09   3779]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D
[03/22 03:00:09   3779]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D
[03/22 03:00:09   3779]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1159_0/A1
[03/22 03:00:09   3779]     sink term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D
[03/22 03:00:09   3779]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D
[03/22 03:00:09   3779]     side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D
[03/22 03:00:09   3779] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
[03/22 03:00:09   3779]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2092_n1523 (CKBD0)
[03/22 03:00:09   3779]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_5733_0/A2
[03/22 03:00:09   3779]     side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U645/A1
[03/22 03:00:09   3779] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1527
[03/22 03:00:09   3779]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2093_n1527 (CKBD0)
[03/22 03:00:09   3779]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U275/A2
[03/22 03:00:09   3779]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U101/A1
[03/22 03:00:10   3779] Worst hold path end point:
[03/22 03:00:10   3779]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:10   3779]     net: ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset (nrTerm=10)
[03/22 03:00:10   3779] ===========================================================================================
[03/22 03:00:10   3779]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/22 03:00:10   3779] ------------------------------------------------------------------------------------------
[03/22 03:00:10   3779]  Hold WNS :      -0.3361
[03/22 03:00:10   3779]       TNS :    -395.9357
[03/22 03:00:10   3779]       #VP :         2850
[03/22 03:00:10   3779]       TNS+:     143.0330/86 improved (1.6632 per commit, 26.538%)
[03/22 03:00:10   3779]   Density :      88.158%
[03/22 03:00:10   3779] ------------------------------------------------------------------------------------------
[03/22 03:00:10   3779]  86 buffer added (phase total 86, total 86)
[03/22 03:00:10   3779]  cpu=0:00:17.0 real=0:00:18.0 totSessionCpu=1:03:00 mem=1602.1M
[03/22 03:00:10   3779] ===========================================================================================
[03/22 03:00:10   3779] 
[03/22 03:00:10   3779] Starting Phase 1 Step 2 Iter 2 ...
[03/22 03:00:10   3780] Move Found: roi=7.764175, mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U172 (CKXOR2D1->XOR2D0) (s:329.5->140.9, snw:94.2->94.2) (h:-13.1->25.0)
[03/22 03:00:10   3780] Move Found: roi=2.199857, mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U645 (CKND2D1->CKND2D0) (s:182.9->149.6, snw:-64.7->-64.7) (h:-31.1->-19.6)
[03/22 03:00:11   3780] Committed on net array_out[120]
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2094_array_out_120_ (BUFFD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/U86/A2
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2054_array_out_120_/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_6__fifo_instance/U39/I0
[03/22 03:00:11   3780] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1616
[03/22 03:00:11   3780]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2095_n1616 (BUFFD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1396/A2
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U458/A2
[03/22 03:00:11   3780] Committed on net mem_in[10]
[03/22 03:00:11   3780]   Added inst FE_PHC2096_mem_in_10_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2036_mem_in_10_/I
[03/22 03:00:11   3780] Committed on net mem_in[58]
[03/22 03:00:11   3780]   Added inst FE_PHC2097_mem_in_58_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2077_mem_in_58_/I
[03/22 03:00:11   3780]     sink term: kmem_instance/U615/A2
[03/22 03:00:11   3780] Committed on net mem_in[16]
[03/22 03:00:11   3780]   Added inst FE_PHC2098_mem_in_16_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2018_mem_in_16_/I
[03/22 03:00:11   3780] Committed on net mem_in[40]
[03/22 03:00:11   3780]   Added inst FE_PHC2099_mem_in_40_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2072_mem_in_40_/I
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_40_/D
[03/22 03:00:11   3780] Committed on net FE_PHN2074_array_out_80_
[03/22 03:00:11   3780]   Added inst FE_PHC2100_array_out_80_ (CKBD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/U42/I0
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/U89/A2
[03/22 03:00:11   3780] Committed on net array_out[40]
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2101_array_out_40_ (BUFFD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_2__fifo_instance/U92/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2073_array_out_40_/I
[03/22 03:00:11   3780] Committed on net mem_in[44]
[03/22 03:00:11   3780]   Added inst FE_PHC2102_mem_in_44_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2052_mem_in_44_/I
[03/22 03:00:11   3780] Committed on net mem_in[45]
[03/22 03:00:11   3780]   Added inst FE_PHC2103_mem_in_45_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2053_mem_in_45_/I
[03/22 03:00:11   3780] Committed on net array_out[121]
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2104_array_out_121_ (BUFFD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_1_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1179_0/A1
[03/22 03:00:11   3780] Committed on net mem_in[0]
[03/22 03:00:11   3780]   Added inst FE_PHC2105_mem_in_0_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2013_mem_in_0_/I
[03/22 03:00:11   3780] Committed on net mem_in[48]
[03/22 03:00:11   3780]   Added inst FE_PHC2106_mem_in_48_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2015_mem_in_48_/I
[03/22 03:00:11   3780] Committed on net mem_in[57]
[03/22 03:00:11   3780]   Added inst FE_PHC2107_mem_in_57_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2014_mem_in_57_/I
[03/22 03:00:11   3780] Committed on net array_out[141]
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2108_array_out_141_ (BUFFD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1167_0/A1
[03/22 03:00:11   3780] Committed on net mem_in[42]
[03/22 03:00:11   3780]   Added inst FE_PHC2109_mem_in_42_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2068_mem_in_42_/I
[03/22 03:00:11   3780] Committed on net mem_in[12]
[03/22 03:00:11   3780]   Added inst FE_PHC2110_mem_in_12_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2067_mem_in_12_/I
[03/22 03:00:11   3780] Committed on net mem_in[13]
[03/22 03:00:11   3780]   Added inst FE_PHC2111_mem_in_13_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2008_mem_in_13_/I
[03/22 03:00:11   3780] Committed on net mem_in[33]
[03/22 03:00:11   3780]   Added inst FE_PHC2112_mem_in_33_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2063_mem_in_33_/I
[03/22 03:00:11   3780] Committed on net mem_in[41]
[03/22 03:00:11   3780]   Added inst FE_PHC2113_mem_in_41_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2025_mem_in_41_/I
[03/22 03:00:11   3780] Committed on net mem_in[39]
[03/22 03:00:11   3780]   Added inst FE_PHC2114_mem_in_39_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2034_mem_in_39_/I
[03/22 03:00:11   3780] Committed on net mem_in[37]
[03/22 03:00:11   3780]   Added inst FE_PHC2115_mem_in_37_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2048_mem_in_37_/I
[03/22 03:00:11   3780] Committed on net mem_in[51]
[03/22 03:00:11   3780]   Added inst FE_PHC2116_mem_in_51_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2035_mem_in_51_/I
[03/22 03:00:11   3780] Committed on net mem_in[50]
[03/22 03:00:11   3780]   Added inst FE_PHC2117_mem_in_50_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2029_mem_in_50_/I
[03/22 03:00:11   3780] Committed on net mem_in[18]
[03/22 03:00:11   3780]   Added inst FE_PHC2118_mem_in_18_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2037_mem_in_18_/I
[03/22 03:00:11   3780] Committed on net mem_in[53]
[03/22 03:00:11   3780]   Added inst FE_PHC2119_mem_in_53_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2047_mem_in_53_/I
[03/22 03:00:11   3780] Committed on net mem_in[63]
[03/22 03:00:11   3780]   Added inst FE_PHC2120_mem_in_63_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2033_mem_in_63_/I
[03/22 03:00:11   3780] Committed on net mem_in[36]
[03/22 03:00:11   3780]   Added inst FE_PHC2121_mem_in_36_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2051_mem_in_36_/I
[03/22 03:00:11   3780] Committed on net mem_in[21]
[03/22 03:00:11   3780]   Added inst FE_PHC2122_mem_in_21_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2038_mem_in_21_/I
[03/22 03:00:11   3780] Committed on net mem_in[6]
[03/22 03:00:11   3780]   Added inst FE_PHC2123_mem_in_6_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2026_mem_in_6_/I
[03/22 03:00:11   3780] Committed on net mem_in[5]
[03/22 03:00:11   3780]   Added inst FE_PHC2124_mem_in_5_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2021_mem_in_5_/I
[03/22 03:00:11   3780] Committed on net mem_in[62]
[03/22 03:00:11   3780]   Added inst FE_PHC2125_mem_in_62_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2011_mem_in_62_/I
[03/22 03:00:11   3780] Committed on net mem_in[59]
[03/22 03:00:11   3780]   Added inst FE_PHC2126_mem_in_59_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2023_mem_in_59_/I
[03/22 03:00:11   3780] Committed on net mem_in[2]
[03/22 03:00:11   3780]   Added inst FE_PHC2127_mem_in_2_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2009_mem_in_2_/I
[03/22 03:00:11   3780] Committed on net mem_in[47]
[03/22 03:00:11   3780]   Added inst FE_PHC2128_mem_in_47_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2017_mem_in_47_/I
[03/22 03:00:11   3780] Committed on net mem_in[56]
[03/22 03:00:11   3780]   Added inst FE_PHC2129_mem_in_56_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2016_mem_in_56_/I
[03/22 03:00:11   3780] Committed on net mem_in[3]
[03/22 03:00:11   3780]   Added inst FE_PHC2130_mem_in_3_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2012_mem_in_3_/I
[03/22 03:00:11   3780] Committed on net mem_in[24]
[03/22 03:00:11   3780]   Added inst FE_PHC2131_mem_in_24_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2069_mem_in_24_/I
[03/22 03:00:11   3780] Committed on net mem_in[38]
[03/22 03:00:11   3780]   Added inst FE_PHC2132_mem_in_38_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2070_mem_in_38_/I
[03/22 03:00:11   3780] Committed on net mem_in[54]
[03/22 03:00:11   3780]   Added inst FE_PHC2133_mem_in_54_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2058_mem_in_54_/I
[03/22 03:00:11   3780] Committed on net mem_in[14]
[03/22 03:00:11   3780]   Added inst FE_PHC2134_mem_in_14_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2020_mem_in_14_/I
[03/22 03:00:11   3780] Committed on net mem_in[32]
[03/22 03:00:11   3780]   Added inst FE_PHC2135_mem_in_32_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2041_mem_in_32_/I
[03/22 03:00:11   3780] Committed on net mem_in[20]
[03/22 03:00:11   3780]   Added inst FE_PHC2136_mem_in_20_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2031_mem_in_20_/I
[03/22 03:00:11   3780] Committed on net mem_in[17]
[03/22 03:00:11   3780]   Added inst FE_PHC2137_mem_in_17_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2022_mem_in_17_/I
[03/22 03:00:11   3780] Committed on net mem_in[30]
[03/22 03:00:11   3780]   Added inst FE_PHC2138_mem_in_30_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2060_mem_in_30_/I
[03/22 03:00:11   3780] Committed on net mem_in[46]
[03/22 03:00:11   3780]   Added inst FE_PHC2139_mem_in_46_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2040_mem_in_46_/I
[03/22 03:00:11   3780] Committed on net mem_in[23]
[03/22 03:00:11   3780]   Added inst FE_PHC2140_mem_in_23_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2046_mem_in_23_/I
[03/22 03:00:11   3780] Committed on net mem_in[43]
[03/22 03:00:11   3780]   Added inst FE_PHC2141_mem_in_43_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2010_mem_in_43_/I
[03/22 03:00:11   3780] Committed on net mem_in[19]
[03/22 03:00:11   3780]   Added inst FE_PHC2142_mem_in_19_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2055_mem_in_19_/I
[03/22 03:00:11   3780] Committed on net mem_in[25]
[03/22 03:00:11   3780]   Added inst FE_PHC2143_mem_in_25_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2030_mem_in_25_/I
[03/22 03:00:11   3780] Committed on net mem_in[7]
[03/22 03:00:11   3780]   Added inst FE_PHC2144_mem_in_7_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2024_mem_in_7_/I
[03/22 03:00:11   3780] Committed on net mem_in[61]
[03/22 03:00:11   3780]   Added inst FE_PHC2145_mem_in_61_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2049_mem_in_61_/I
[03/22 03:00:11   3780] Committed on net mem_in[35]
[03/22 03:00:11   3780]   Added inst FE_PHC2146_mem_in_35_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2057_mem_in_35_/I
[03/22 03:00:11   3780] Committed on net mem_in[1]
[03/22 03:00:11   3780]   Added inst FE_PHC2147_mem_in_1_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2044_mem_in_1_/I
[03/22 03:00:11   3780] Committed on net mem_in[8]
[03/22 03:00:11   3780]   Added inst FE_PHC2148_mem_in_8_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2039_mem_in_8_/I
[03/22 03:00:11   3780] Committed on net mem_in[15]
[03/22 03:00:11   3780]   Added inst FE_PHC2149_mem_in_15_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2050_mem_in_15_/I
[03/22 03:00:11   3780] Committed on net mem_in[9]
[03/22 03:00:11   3780]   Added inst FE_PHC2150_mem_in_9_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2028_mem_in_9_/I
[03/22 03:00:11   3780] Committed on net mem_in[60]
[03/22 03:00:11   3780]   Added inst FE_PHC2151_mem_in_60_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2062_mem_in_60_/I
[03/22 03:00:11   3780] Committed on net mem_in[55]
[03/22 03:00:11   3780]   Added inst FE_PHC2152_mem_in_55_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2065_mem_in_55_/I
[03/22 03:00:11   3780] Committed on net mem_in[49]
[03/22 03:00:11   3780]   Added inst FE_PHC2153_mem_in_49_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2064_mem_in_49_/I
[03/22 03:00:11   3780] Committed on net mem_in[4]
[03/22 03:00:11   3780]   Added inst FE_PHC2154_mem_in_4_ (CKBD0)
[03/22 03:00:11   3780]     sink term: FE_PHC2080_mem_in_4_/I
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_4_/D
[03/22 03:00:11   3780]     side term: qmem_instance/memory7_reg_4_/D
[03/22 03:00:11   3780] Committed on net mem_in[52]
[03/22 03:00:11   3780]   Added inst qmem_instance/FE_PHC2155_mem_in_52_ (CKBD0)
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_52_/D
[03/22 03:00:11   3780]     side term: FE_PHC2071_mem_in_52_/I
[03/22 03:00:11   3780] Committed on net FE_PHN2075_array_out_20_
[03/22 03:00:11   3780]   Added inst FE_PHC2156_array_out_20_ (CKBD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/U53/I0
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/U94/A2
[03/22 03:00:11   3780] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1518
[03/22 03:00:11   3780]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2157_n1518 (CKBD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U476/I
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2081_n1518/I
[03/22 03:00:11   3780] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2091_array_out_21_
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2158_array_out_21_ (BUFFD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_1_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1159_0/A1
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_1_/D
[03/22 03:00:11   3780] Committed on net FE_PHN2061_array_out_140_
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_ (BUFFD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:00:11   3780] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1570
[03/22 03:00:11   3780]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2160_n1570 (CKBD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U193/A2
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1339/I
[03/22 03:00:11   3780] Committed on net FE_PHN2032_mem_in_26_
[03/22 03:00:11   3780]   Added inst FE_PHC2161_mem_in_26_ (CKBD0)
[03/22 03:00:11   3780]     sink term: kmem_instance/memory7_reg_26_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory5_reg_26_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_26_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/U455/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U519/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U583/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U647/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U711/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_26_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_26_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory6_reg_26_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/U454/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U518/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U582/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U646/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U710/A2
[03/22 03:00:11   3780] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
[03/22 03:00:11   3780]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2162_n1568 (CKBD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2076_n1568/I
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U509/I
[03/22 03:00:11   3780] Committed on net FE_PHN2019_mem_in_31_
[03/22 03:00:11   3780]   Added inst FE_PHC2163_mem_in_31_ (CKBD0)
[03/22 03:00:11   3780]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_31_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/U450/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U514/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U578/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U642/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U706/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/U449/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U513/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U577/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U641/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U705/A2
[03/22 03:00:11   3780] Committed on net FE_PHN2043_mem_in_34_
[03/22 03:00:11   3780]   Added inst FE_PHC2164_mem_in_34_ (CKBD0)
[03/22 03:00:11   3780]     sink term: kmem_instance/memory7_reg_34_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory5_reg_34_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_34_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/U447/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U511/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U575/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U639/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U703/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_34_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_34_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory6_reg_34_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/U446/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U510/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U574/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U638/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U702/A2
[03/22 03:00:11   3780] Committed on net FE_PHN2027_mem_in_29_
[03/22 03:00:11   3780]   Added inst FE_PHC2165_mem_in_29_ (CKBD0)
[03/22 03:00:11   3780]     sink term: kmem_instance/memory7_reg_29_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory5_reg_29_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_29_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/U452/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U516/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U580/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U644/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U708/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_29_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_29_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory6_reg_29_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/U451/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U515/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U579/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U643/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U707/A2
[03/22 03:00:11   3780] Committed on net FE_PHN2059_mem_in_27_
[03/22 03:00:11   3780]   Added inst FE_PHC2166_mem_in_27_ (CKBD0)
[03/22 03:00:11   3780]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/U454/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U518/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U582/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U646/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U710/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/U453/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U517/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U581/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U645/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U709/A2
[03/22 03:00:11   3780] Committed on net array_out[102]
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2167_array_out_102_ (BUFFD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/U97/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/22 03:00:11   3780] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1558
[03/22 03:00:11   3780]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2168_n1558 (BUFFD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2085_n1558/I
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U507/I
[03/22 03:00:11   3780] Committed on net FE_PHN2045_mem_in_28_
[03/22 03:00:11   3780]   Added inst qmem_instance/FE_PHC2169_mem_in_28_ (CKBD0)
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_28_/D
[03/22 03:00:11   3780]     side term: kmem_instance/memory7_reg_28_/D
[03/22 03:00:11   3780]     side term: kmem_instance/memory5_reg_28_/D
[03/22 03:00:11   3780]     side term: kmem_instance/memory6_reg_28_/D
[03/22 03:00:11   3780]     side term: kmem_instance/U453/A2
[03/22 03:00:11   3780]     side term: kmem_instance/U517/A2
[03/22 03:00:11   3780]     side term: kmem_instance/U581/A2
[03/22 03:00:11   3780]     side term: kmem_instance/U645/A2
[03/22 03:00:11   3780]     side term: kmem_instance/U709/A2
[03/22 03:00:11   3780]     side term: qmem_instance/memory7_reg_28_/D
[03/22 03:00:11   3780]     side term: qmem_instance/memory6_reg_28_/D
[03/22 03:00:11   3780]     side term: qmem_instance/U452/A2
[03/22 03:00:11   3780]     side term: qmem_instance/U516/A2
[03/22 03:00:11   3780]     side term: qmem_instance/U580/A2
[03/22 03:00:11   3780]     side term: qmem_instance/U644/A2
[03/22 03:00:11   3780]     side term: qmem_instance/U708/A2
[03/22 03:00:11   3780] Committed on net FE_PHN2056_mem_in_22_
[03/22 03:00:11   3780]   Added inst FE_PHC2170_mem_in_22_ (CKBD0)
[03/22 03:00:11   3780]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/U459/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U523/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U587/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U651/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U715/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/U458/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U522/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U586/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U650/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U714/A2
[03/22 03:00:11   3780] Committed on net FE_PHN2042_mem_in_11_
[03/22 03:00:11   3780]   Added inst FE_PHC2171_mem_in_11_ (CKBD0)
[03/22 03:00:11   3780]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/memory6_reg_11_/D
[03/22 03:00:11   3780]     sink term: kmem_instance/U470/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U534/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U598/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U662/A2
[03/22 03:00:11   3780]     sink term: kmem_instance/U726/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:11   3780]     sink term: qmem_instance/U469/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U533/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U597/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U661/A2
[03/22 03:00:11   3780]     sink term: qmem_instance/U725/A2
[03/22 03:00:11   3780] Committed on net reset
[03/22 03:00:11   3780]   Added inst mac_array_instance/FE_PHC2172_reset (CKBD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_6__mac_col_inst/U6/B
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_6__mac_col_inst/U9/A3
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC325_reset/I
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC326_reset/I
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_RC_9771_0/A2
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC330_reset/I
[03/22 03:00:11   3780]     side term: FE_OFC321_reset/I
[03/22 03:00:11   3780]     side term: FE_PHC2082_reset/I
[03/22 03:00:11   3780]     side term: mac_array_instance/FE_OFC317_reset/I
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:11   3780]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/U9/A2
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC328_reset/I
[03/22 03:00:11   3780]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC323_reset/I
[03/22 03:00:11   3780] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1523
[03/22 03:00:11   3780]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2173_n1523 (BUFFD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2092_n1523/I
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U645/A1
[03/22 03:00:11   3780] Committed on net ofifo_inst/col_idx_1__fifo_instance/n55
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2174_n55 (CKBD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_0_/D
[03/22 03:00:11   3780] Committed on net ofifo_inst/col_idx_4__fifo_instance/n101
[03/22 03:00:11   3780]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2175_n101 (CKBD0)
[03/22 03:00:11   3780]     sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D
[03/22 03:00:11   3780] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN2085_n1558
[03/22 03:00:11   3780]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2176_n1558 (CKBD0)
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U515/A2
[03/22 03:00:11   3780]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U98/A2
[03/22 03:00:11   3780] Committed inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U172
[03/22 03:00:11   3780]   Resized cell CKXOR2D1 -> cell XOR2D0
[03/22 03:00:11   3781] Worst hold path end point:
[03/22 03:00:11   3781]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:11   3781]     net: ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset (nrTerm=10)
[03/22 03:00:11   3781] ===========================================================================================
[03/22 03:00:11   3781]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/22 03:00:11   3781] ------------------------------------------------------------------------------------------
[03/22 03:00:11   3781]  Hold WNS :      -0.3414
[03/22 03:00:11   3781]       TNS :    -372.8494
[03/22 03:00:11   3781]       #VP :         2694
[03/22 03:00:11   3781]       TNS+:      23.0863/84 improved (0.2748 per commit, 5.831%)
[03/22 03:00:11   3781]   Density :      88.240%
[03/22 03:00:11   3781] ------------------------------------------------------------------------------------------
[03/22 03:00:11   3781]  83 buffer added (phase total 169, total 169)
[03/22 03:00:11   3781]  1 inst resized (phase total 1, total 1)
[03/22 03:00:11   3781]  cpu=0:00:18.6 real=0:00:19.0 totSessionCpu=1:03:01 mem=1602.1M
[03/22 03:00:11   3781] ===========================================================================================
[03/22 03:00:11   3781] 
[03/22 03:00:11   3781] Starting Phase 1 Step 2 Iter 3 ...
[03/22 03:00:12   3781] Committed on net mem_in[49]
[03/22 03:00:12   3781]   Added inst FE_PHC2177_mem_in_49_ (CKBD0)
[03/22 03:00:12   3781]     sink term: FE_PHC2153_mem_in_49_/I
[03/22 03:00:12   3782] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN2104_array_out_121_
[03/22 03:00:12   3782]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2178_array_out_121_ (CKBD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/D
[03/22 03:00:12   3782] Committed on net mem_in[12]
[03/22 03:00:12   3782]   Added inst FE_PHC2179_mem_in_12_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2110_mem_in_12_/I
[03/22 03:00:12   3782] Committed on net array_out[120]
[03/22 03:00:12   3782]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2180_array_out_120_ (BUFFD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/U39/I0
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2094_array_out_120_/I
[03/22 03:00:12   3782] Committed on net mem_in[45]
[03/22 03:00:12   3782]   Added inst FE_PHC2181_mem_in_45_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2103_mem_in_45_/I
[03/22 03:00:12   3782] Committed on net mem_in[44]
[03/22 03:00:12   3782]   Added inst FE_PHC2182_mem_in_44_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2102_mem_in_44_/I
[03/22 03:00:12   3782] Committed on net mem_in[56]
[03/22 03:00:12   3782]   Added inst FE_PHC2183_mem_in_56_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2129_mem_in_56_/I
[03/22 03:00:12   3782] Committed on net mem_in[48]
[03/22 03:00:12   3782]   Added inst FE_PHC2184_mem_in_48_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2106_mem_in_48_/I
[03/22 03:00:12   3782] Committed on net mem_in[24]
[03/22 03:00:12   3782]   Added inst FE_PHC2185_mem_in_24_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2131_mem_in_24_/I
[03/22 03:00:12   3782] Committed on net mem_in[7]
[03/22 03:00:12   3782]   Added inst FE_PHC2186_mem_in_7_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2144_mem_in_7_/I
[03/22 03:00:12   3782] Committed on net mem_in[6]
[03/22 03:00:12   3782]   Added inst FE_PHC2187_mem_in_6_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2123_mem_in_6_/I
[03/22 03:00:12   3782] Committed on net mem_in[47]
[03/22 03:00:12   3782]   Added inst FE_PHC2188_mem_in_47_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2128_mem_in_47_/I
[03/22 03:00:12   3782] Committed on net mem_in[59]
[03/22 03:00:12   3782]   Added inst FE_PHC2189_mem_in_59_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2126_mem_in_59_/I
[03/22 03:00:12   3782] Committed on net mem_in[57]
[03/22 03:00:12   3782]   Added inst FE_PHC2190_mem_in_57_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2107_mem_in_57_/I
[03/22 03:00:12   3782] Committed on net mem_in[62]
[03/22 03:00:12   3782]   Added inst FE_PHC2191_mem_in_62_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2125_mem_in_62_/I
[03/22 03:00:12   3782] Committed on net FE_PHN2100_array_out_80_
[03/22 03:00:12   3782]   Added inst FE_PHC2192_array_out_80_ (CKBD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/U42/I0
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_4__fifo_instance/U89/A2
[03/22 03:00:12   3782] Committed on net mem_in[20]
[03/22 03:00:12   3782]   Added inst FE_PHC2193_mem_in_20_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2136_mem_in_20_/I
[03/22 03:00:12   3782] Committed on net mem_in[15]
[03/22 03:00:12   3782]   Added inst FE_PHC2194_mem_in_15_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2149_mem_in_15_/I
[03/22 03:00:12   3782] Committed on net mem_in[17]
[03/22 03:00:12   3782]   Added inst FE_PHC2195_mem_in_17_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2137_mem_in_17_/I
[03/22 03:00:12   3782] Committed on net mem_in[9]
[03/22 03:00:12   3782]   Added inst FE_PHC2196_mem_in_9_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2150_mem_in_9_/I
[03/22 03:00:12   3782] Committed on net mem_in[46]
[03/22 03:00:12   3782]   Added inst FE_PHC2197_mem_in_46_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2139_mem_in_46_/I
[03/22 03:00:12   3782] Committed on net mem_in[51]
[03/22 03:00:12   3782]   Added inst FE_PHC2198_mem_in_51_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2116_mem_in_51_/I
[03/22 03:00:12   3782] Committed on net mem_in[14]
[03/22 03:00:12   3782]   Added inst FE_PHC2199_mem_in_14_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2134_mem_in_14_/I
[03/22 03:00:12   3782] Committed on net mem_in[18]
[03/22 03:00:12   3782]   Added inst FE_PHC2200_mem_in_18_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2118_mem_in_18_/I
[03/22 03:00:12   3782] Committed on net mem_in[50]
[03/22 03:00:12   3782]   Added inst FE_PHC2201_mem_in_50_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2117_mem_in_50_/I
[03/22 03:00:12   3782] Committed on net mem_in[60]
[03/22 03:00:12   3782]   Added inst FE_PHC2202_mem_in_60_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2151_mem_in_60_/I
[03/22 03:00:12   3782] Committed on net mem_in[25]
[03/22 03:00:12   3782]   Added inst FE_PHC2203_mem_in_25_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2143_mem_in_25_/I
[03/22 03:00:12   3782] Committed on net mem_in[58]
[03/22 03:00:12   3782]   Added inst FE_PHC2204_mem_in_58_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2097_mem_in_58_/I
[03/22 03:00:12   3782] Committed on net mem_in[3]
[03/22 03:00:12   3782]   Added inst FE_PHC2205_mem_in_3_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2130_mem_in_3_/I
[03/22 03:00:12   3782] Committed on net mem_in[10]
[03/22 03:00:12   3782]   Added inst FE_PHC2206_mem_in_10_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2096_mem_in_10_/I
[03/22 03:00:12   3782] Committed on net mem_in[16]
[03/22 03:00:12   3782]   Added inst FE_PHC2207_mem_in_16_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2098_mem_in_16_/I
[03/22 03:00:12   3782] Committed on net mem_in[38]
[03/22 03:00:12   3782]   Added inst FE_PHC2208_mem_in_38_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2132_mem_in_38_/I
[03/22 03:00:12   3782] Committed on net mem_in[1]
[03/22 03:00:12   3782]   Added inst FE_PHC2209_mem_in_1_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2147_mem_in_1_/I
[03/22 03:00:12   3782] Committed on net mem_in[54]
[03/22 03:00:12   3782]   Added inst FE_PHC2210_mem_in_54_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2133_mem_in_54_/I
[03/22 03:00:12   3782] Committed on net mem_in[61]
[03/22 03:00:12   3782]   Added inst FE_PHC2211_mem_in_61_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2145_mem_in_61_/I
[03/22 03:00:12   3782] Committed on net mem_in[21]
[03/22 03:00:12   3782]   Added inst FE_PHC2212_mem_in_21_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2122_mem_in_21_/I
[03/22 03:00:12   3782] Committed on net mem_in[63]
[03/22 03:00:12   3782]   Added inst FE_PHC2213_mem_in_63_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2120_mem_in_63_/I
[03/22 03:00:12   3782] Committed on net mem_in[23]
[03/22 03:00:12   3782]   Added inst FE_PHC2214_mem_in_23_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2140_mem_in_23_/I
[03/22 03:00:12   3782] Committed on net reset
[03/22 03:00:12   3782]   Added inst FE_PHC2215_reset (CKBD0)
[03/22 03:00:12   3782]     sink term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_5__fifo_instance/U9/A2
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC328_reset/I
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:12   3782]     side term: FE_OFC321_reset/I
[03/22 03:00:12   3782]     side term: FE_PHC2082_reset/I
[03/22 03:00:12   3782]     side term: mac_array_instance/FE_OFC317_reset/I
[03/22 03:00:12   3782]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC323_reset/I
[03/22 03:00:12   3782] Committed on net mem_in[2]
[03/22 03:00:12   3782]   Added inst FE_PHC2216_mem_in_2_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2127_mem_in_2_/I
[03/22 03:00:12   3782] Committed on net mem_in[13]
[03/22 03:00:12   3782]   Added inst FE_PHC2217_mem_in_13_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2111_mem_in_13_/I
[03/22 03:00:12   3782] Committed on net mem_in[0]
[03/22 03:00:12   3782]   Added inst FE_PHC2218_mem_in_0_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2105_mem_in_0_/I
[03/22 03:00:12   3782] Committed on net mem_in[34]
[03/22 03:00:12   3782]   Added inst FE_PHC2219_mem_in_34_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2043_mem_in_34_/I
[03/22 03:00:12   3782] Committed on net mem_in[30]
[03/22 03:00:12   3782]   Added inst FE_PHC2220_mem_in_30_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2138_mem_in_30_/I
[03/22 03:00:12   3782] Committed on net mem_in[55]
[03/22 03:00:12   3782]   Added inst FE_PHC2221_mem_in_55_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2152_mem_in_55_/I
[03/22 03:00:12   3782] Committed on net mem_in[53]
[03/22 03:00:12   3782]   Added inst FE_PHC2222_mem_in_53_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2119_mem_in_53_/I
[03/22 03:00:12   3782] Committed on net mem_in[36]
[03/22 03:00:12   3782]   Added inst FE_PHC2223_mem_in_36_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2121_mem_in_36_/I
[03/22 03:00:12   3782] Committed on net mem_in[32]
[03/22 03:00:12   3782]   Added inst FE_PHC2224_mem_in_32_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2135_mem_in_32_/I
[03/22 03:00:12   3782] Committed on net mem_in[19]
[03/22 03:00:12   3782]   Added inst FE_PHC2225_mem_in_19_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2142_mem_in_19_/I
[03/22 03:00:12   3782] Committed on net mem_in[5]
[03/22 03:00:12   3782]   Added inst FE_PHC2226_mem_in_5_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2124_mem_in_5_/I
[03/22 03:00:12   3782] Committed on net mem_in[8]
[03/22 03:00:12   3782]   Added inst FE_PHC2227_mem_in_8_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2148_mem_in_8_/I
[03/22 03:00:12   3782] Committed on net mem_in[33]
[03/22 03:00:12   3782]   Added inst FE_PHC2228_mem_in_33_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2112_mem_in_33_/I
[03/22 03:00:12   3782] Committed on net mem_in[40]
[03/22 03:00:12   3782]   Added inst FE_PHC2229_mem_in_40_ (CKBD0)
[03/22 03:00:12   3782]     sink term: FE_PHC2099_mem_in_40_/I
[03/22 03:00:12   3782] Committed on net FE_PHN2156_array_out_20_
[03/22 03:00:12   3782]   Added inst FE_PHC2230_array_out_20_ (CKBD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/U53/I0
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_1__fifo_instance/U94/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2045_mem_in_28_
[03/22 03:00:12   3782]   Added inst FE_PHC2231_mem_in_28_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_28_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_28_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_28_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U453/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U517/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U581/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U645/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U709/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_28_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_28_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U452/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U516/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U580/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U644/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U708/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/FE_PHC2169_mem_in_28_/I
[03/22 03:00:12   3782] Committed on net FE_PHN2061_array_out_140_
[03/22 03:00:12   3782]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_ (BUFFD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_/I
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:00:12   3782] Committed on net mem_in[4]
[03/22 03:00:12   3782]   Added inst qmem_instance/FE_PHC2233_mem_in_4_ (CKBD0)
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_4_/D
[03/22 03:00:12   3782]     side term: FE_PHC2154_mem_in_4_/I
[03/22 03:00:12   3782] Committed on net mem_in[52]
[03/22 03:00:12   3782]   Added inst qmem_instance/FE_PHC2234_mem_in_52_ (CKBD0)
[03/22 03:00:12   3782]     sink term: qmem_instance/FE_PHC2155_mem_in_52_/I
[03/22 03:00:12   3782]     side term: FE_PHC2071_mem_in_52_/I
[03/22 03:00:12   3782] Committed on net FE_PHN2025_mem_in_41_
[03/22 03:00:12   3782]   Added inst FE_PHC2235_mem_in_41_ (CKBD0)
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_41_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_41_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_41_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U439/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U503/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U567/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U631/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U695/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_41_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_41_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_41_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U440/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U504/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U568/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U632/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U696/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2166_mem_in_27_
[03/22 03:00:12   3782]   Added inst FE_PHC2236_mem_in_27_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U454/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U518/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U582/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U646/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U710/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U453/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U517/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U581/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U645/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U709/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2163_mem_in_31_
[03/22 03:00:12   3782]   Added inst FE_PHC2237_mem_in_31_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_31_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U450/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U514/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U578/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U642/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U706/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U449/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U513/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U577/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U641/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U705/A2
[03/22 03:00:12   3782] Committed on net array_out[123]
[03/22 03:00:12   3782]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2238_array_out_123_ (BUFFD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1144_0/A1
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8444_0/A1
[03/22 03:00:12   3782] Committed on net FE_PHN2165_mem_in_29_
[03/22 03:00:12   3782]   Added inst FE_PHC2239_mem_in_29_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_29_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_29_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_29_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U452/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U516/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U580/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U644/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U708/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_29_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_29_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_29_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U451/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U515/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U579/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U643/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U707/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2048_mem_in_37_
[03/22 03:00:12   3782]   Added inst FE_PHC2240_mem_in_37_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U444/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U508/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U572/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U636/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U700/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_37_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U443/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U507/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U571/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U635/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U699/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2170_mem_in_22_
[03/22 03:00:12   3782]   Added inst FE_PHC2241_mem_in_22_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U459/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U523/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U587/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U651/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U715/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U458/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U522/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U586/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U650/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U714/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2057_mem_in_35_
[03/22 03:00:12   3782]   Added inst FE_PHC2242_mem_in_35_ (CKBD0)
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_35_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_35_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_35_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U445/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U509/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U573/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U637/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U701/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_35_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_35_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_35_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U446/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U510/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U574/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U638/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U702/A2
[03/22 03:00:12   3782] Committed on net array_out[141]
[03/22 03:00:12   3782]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2243_array_out_141_ (CKBD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1167_0/A1
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2108_array_out_141_/I
[03/22 03:00:12   3782] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
[03/22 03:00:12   3782]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2244_n1568 (BUFFD0)
[03/22 03:00:12   3782]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2162_n1568/I
[03/22 03:00:12   3782]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U509/I
[03/22 03:00:12   3782] Committed on net FE_PHN2068_mem_in_42_
[03/22 03:00:12   3782]   Added inst FE_PHC2245_mem_in_42_ (CKBD0)
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U438/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U502/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U566/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U630/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U694/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U439/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U503/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U567/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U631/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U695/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2171_mem_in_11_
[03/22 03:00:12   3782]   Added inst kmem_instance/FE_PHC2246_mem_in_11_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/U726/A2
[03/22 03:00:12   3782]     side term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:12   3782]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:12   3782]     side term: kmem_instance/memory6_reg_11_/D
[03/22 03:00:12   3782]     side term: kmem_instance/U470/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U534/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U598/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U662/A2
[03/22 03:00:12   3782]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:12   3782]     side term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:12   3782]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:12   3782]     side term: qmem_instance/U469/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U533/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U597/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U661/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U725/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:12   3782]   Added inst qmem_instance/FE_PHC2247_mem_in_43_ (CKBD0)
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_43_/D
[03/22 03:00:12   3782]     side term: qmem_instance/memory7_reg_43_/D
[03/22 03:00:12   3782]     side term: qmem_instance/memory5_reg_43_/D
[03/22 03:00:12   3782]     side term: qmem_instance/U437/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U501/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U565/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U629/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U693/A2
[03/22 03:00:12   3782]     side term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:12   3782]     side term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:12   3782]     side term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:12   3782]     side term: kmem_instance/U438/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U502/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U566/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U630/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U694/A2
[03/22 03:00:12   3782] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHN2087_n1535
[03/22 03:00:12   3782]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2248_n1535 (BUFFD0)
[03/22 03:00:12   3782]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1355/I
[03/22 03:00:12   3782]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_8564_0/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2034_mem_in_39_
[03/22 03:00:12   3782]   Added inst qmem_instance/FE_PHC2249_mem_in_39_ (CKBD0)
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_39_/D
[03/22 03:00:12   3782]     side term: qmem_instance/memory5_reg_39_/D
[03/22 03:00:12   3782]     side term: qmem_instance/memory6_reg_39_/D
[03/22 03:00:12   3782]     side term: qmem_instance/U441/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U505/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U569/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U633/A2
[03/22 03:00:12   3782]     side term: qmem_instance/U697/A2
[03/22 03:00:12   3782]     side term: kmem_instance/memory7_reg_39_/D
[03/22 03:00:12   3782]     side term: kmem_instance/memory5_reg_39_/D
[03/22 03:00:12   3782]     side term: kmem_instance/memory6_reg_39_/D
[03/22 03:00:12   3782]     side term: kmem_instance/U442/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U506/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U570/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U634/A2
[03/22 03:00:12   3782]     side term: kmem_instance/U698/A2
[03/22 03:00:12   3782] Committed on net FE_PHN2161_mem_in_26_
[03/22 03:00:12   3782]   Added inst FE_PHC2250_mem_in_26_ (CKBD0)
[03/22 03:00:12   3782]     sink term: kmem_instance/memory7_reg_26_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory5_reg_26_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/memory6_reg_26_/D
[03/22 03:00:12   3782]     sink term: kmem_instance/U455/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U519/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U583/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U647/A2
[03/22 03:00:12   3782]     sink term: kmem_instance/U711/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/memory7_reg_26_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory5_reg_26_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/memory6_reg_26_/D
[03/22 03:00:12   3782]     sink term: qmem_instance/U454/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U518/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U582/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U646/A2
[03/22 03:00:12   3782]     sink term: qmem_instance/U710/A2
[03/22 03:00:12   3782] Committed on net array_out[102]
[03/22 03:00:12   3782]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2251_array_out_102_ (BUFFD0)
[03/22 03:00:12   3782]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2167_array_out_102_/I
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_/I
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_5__fifo_instance/U97/A2
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D
[03/22 03:00:12   3782]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/22 03:00:12   3782] Worst hold path end point:
[03/22 03:00:12   3782]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:12   3782]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:12   3782] ===========================================================================================
[03/22 03:00:12   3782]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/22 03:00:12   3782] ------------------------------------------------------------------------------------------
[03/22 03:00:12   3782]  Hold WNS :      -0.3211
[03/22 03:00:12   3782]       TNS :    -320.4894
[03/22 03:00:12   3782]       #VP :         2585
[03/22 03:00:12   3782]       TNS+:      52.3600/75 improved (0.6981 per commit, 14.043%)
[03/22 03:00:12   3782]   Density :      88.314%
[03/22 03:00:12   3782] ------------------------------------------------------------------------------------------
[03/22 03:00:12   3782]  75 buffer added (phase total 244, total 244)
[03/22 03:00:12   3782]  cpu=0:00:19.8 real=0:00:20.0 totSessionCpu=1:03:02 mem=1602.1M
[03/22 03:00:12   3782] ===========================================================================================
[03/22 03:00:12   3782] 
[03/22 03:00:12   3782] Starting Phase 1 Step 2 Iter 4 ...
[03/22 03:00:13   3783] Committed on net mem_in[34]
[03/22 03:00:13   3783]   Added inst FE_PHC2252_mem_in_34_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2219_mem_in_34_/I
[03/22 03:00:13   3783] Committed on net FE_PHN2102_mem_in_44_
[03/22 03:00:13   3783]   Added inst FE_PHC2253_mem_in_44_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2052_mem_in_44_/I
[03/22 03:00:13   3783] Committed on net mem_in[10]
[03/22 03:00:13   3783]   Added inst FE_PHC2254_mem_in_10_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2206_mem_in_10_/I
[03/22 03:00:13   3783] Committed on net mem_in[58]
[03/22 03:00:13   3783]   Added inst FE_PHC2255_mem_in_58_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2204_mem_in_58_/I
[03/22 03:00:13   3783] Committed on net mem_in[51]
[03/22 03:00:13   3783]   Added inst FE_PHC2256_mem_in_51_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2198_mem_in_51_/I
[03/22 03:00:13   3783] Committed on net mem_in[25]
[03/22 03:00:13   3783]   Added inst FE_PHC2257_mem_in_25_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2203_mem_in_25_/I
[03/22 03:00:13   3783] Committed on net mem_in[0]
[03/22 03:00:13   3783]   Added inst FE_PHC2258_mem_in_0_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2218_mem_in_0_/I
[03/22 03:00:13   3783] Committed on net mem_in[48]
[03/22 03:00:13   3783]   Added inst FE_PHC2259_mem_in_48_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2184_mem_in_48_/I
[03/22 03:00:13   3783] Committed on net mem_in[62]
[03/22 03:00:13   3783]   Added inst FE_PHC2260_mem_in_62_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2191_mem_in_62_/I
[03/22 03:00:13   3783] Committed on net mem_in[47]
[03/22 03:00:13   3783]   Added inst FE_PHC2261_mem_in_47_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2188_mem_in_47_/I
[03/22 03:00:13   3783] Committed on net mem_in[16]
[03/22 03:00:13   3783]   Added inst FE_PHC2262_mem_in_16_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2207_mem_in_16_/I
[03/22 03:00:13   3783] Committed on net FE_PHN2192_array_out_80_
[03/22 03:00:13   3783]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2263_array_out_80_ (BUFFD0)
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_4__fifo_instance/U42/I0
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_4__fifo_instance/U89/A2
[03/22 03:00:13   3783] Committed on net mem_in[32]
[03/22 03:00:13   3783]   Added inst FE_PHC2264_mem_in_32_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2224_mem_in_32_/I
[03/22 03:00:13   3783] Committed on net mem_in[30]
[03/22 03:00:13   3783]   Added inst FE_PHC2265_mem_in_30_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2220_mem_in_30_/I
[03/22 03:00:13   3783] Committed on net FE_PHN2161_mem_in_26_
[03/22 03:00:13   3783]   Added inst FE_PHC2266_mem_in_26_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2250_mem_in_26_/I
[03/22 03:00:13   3783] Committed on net mem_in[33]
[03/22 03:00:13   3783]   Added inst FE_PHC2267_mem_in_33_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2228_mem_in_33_/I
[03/22 03:00:13   3783] Committed on net mem_in[6]
[03/22 03:00:13   3783]   Added inst FE_PHC2268_mem_in_6_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2187_mem_in_6_/I
[03/22 03:00:13   3783] Committed on net mem_in[18]
[03/22 03:00:13   3783]   Added inst FE_PHC2269_mem_in_18_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2200_mem_in_18_/I
[03/22 03:00:13   3783] Committed on net mem_in[45]
[03/22 03:00:13   3783]   Added inst FE_PHC2270_mem_in_45_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2181_mem_in_45_/I
[03/22 03:00:13   3783] Committed on net mem_in[53]
[03/22 03:00:13   3783]   Added inst FE_PHC2271_mem_in_53_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2222_mem_in_53_/I
[03/22 03:00:13   3783] Committed on net mem_in[7]
[03/22 03:00:13   3783]   Added inst FE_PHC2272_mem_in_7_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2186_mem_in_7_/I
[03/22 03:00:13   3783] Committed on net mem_in[50]
[03/22 03:00:13   3783]   Added inst FE_PHC2273_mem_in_50_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2201_mem_in_50_/I
[03/22 03:00:13   3783] Committed on net mem_in[3]
[03/22 03:00:13   3783]   Added inst FE_PHC2274_mem_in_3_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2205_mem_in_3_/I
[03/22 03:00:13   3783] Committed on net mem_in[13]
[03/22 03:00:13   3783]   Added inst FE_PHC2275_mem_in_13_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2217_mem_in_13_/I
[03/22 03:00:13   3783] Committed on net mem_in[59]
[03/22 03:00:13   3783]   Added inst FE_PHC2276_mem_in_59_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2189_mem_in_59_/I
[03/22 03:00:13   3783] Committed on net mem_in[2]
[03/22 03:00:13   3783]   Added inst FE_PHC2277_mem_in_2_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2216_mem_in_2_/I
[03/22 03:00:13   3783] Committed on net FE_PHN2131_mem_in_24_
[03/22 03:00:13   3783]   Added inst FE_PHC2278_mem_in_24_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2069_mem_in_24_/I
[03/22 03:00:13   3783] Committed on net mem_in[40]
[03/22 03:00:13   3783]   Added inst FE_PHC2279_mem_in_40_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2229_mem_in_40_/I
[03/22 03:00:13   3783] Committed on net mem_in[15]
[03/22 03:00:13   3783]   Added inst FE_PHC2280_mem_in_15_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2194_mem_in_15_/I
[03/22 03:00:13   3783] Committed on net mem_in[1]
[03/22 03:00:13   3783]   Added inst FE_PHC2281_mem_in_1_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2209_mem_in_1_/I
[03/22 03:00:13   3783] Committed on net mem_in[36]
[03/22 03:00:13   3783]   Added inst FE_PHC2282_mem_in_36_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2223_mem_in_36_/I
[03/22 03:00:13   3783] Committed on net mem_in[17]
[03/22 03:00:13   3783]   Added inst FE_PHC2283_mem_in_17_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2195_mem_in_17_/I
[03/22 03:00:13   3783] Committed on net mem_in[63]
[03/22 03:00:13   3783]   Added inst FE_PHC2284_mem_in_63_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2213_mem_in_63_/I
[03/22 03:00:13   3783] Committed on net mem_in[46]
[03/22 03:00:13   3783]   Added inst FE_PHC2285_mem_in_46_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2197_mem_in_46_/I
[03/22 03:00:13   3783] Committed on net mem_in[9]
[03/22 03:00:13   3783]   Added inst FE_PHC2286_mem_in_9_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2196_mem_in_9_/I
[03/22 03:00:13   3783] Committed on net mem_in[14]
[03/22 03:00:13   3783]   Added inst FE_PHC2287_mem_in_14_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2199_mem_in_14_/I
[03/22 03:00:13   3783] Committed on net mem_in[61]
[03/22 03:00:13   3783]   Added inst FE_PHC2288_mem_in_61_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2211_mem_in_61_/I
[03/22 03:00:13   3783] Committed on net mem_in[21]
[03/22 03:00:13   3783]   Added inst FE_PHC2289_mem_in_21_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2212_mem_in_21_/I
[03/22 03:00:13   3783] Committed on net mem_in[5]
[03/22 03:00:13   3783]   Added inst FE_PHC2290_mem_in_5_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2226_mem_in_5_/I
[03/22 03:00:13   3783] Committed on net mem_in[38]
[03/22 03:00:13   3783]   Added inst FE_PHC2291_mem_in_38_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2208_mem_in_38_/I
[03/22 03:00:13   3783] Committed on net mem_in[54]
[03/22 03:00:13   3783]   Added inst FE_PHC2292_mem_in_54_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2210_mem_in_54_/I
[03/22 03:00:13   3783] Committed on net mem_in[20]
[03/22 03:00:13   3783]   Added inst FE_PHC2293_mem_in_20_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2193_mem_in_20_/I
[03/22 03:00:13   3783] Committed on net mem_in[8]
[03/22 03:00:13   3783]   Added inst FE_PHC2294_mem_in_8_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2227_mem_in_8_/I
[03/22 03:00:13   3783] Committed on net mem_in[55]
[03/22 03:00:13   3783]   Added inst FE_PHC2295_mem_in_55_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2221_mem_in_55_/I
[03/22 03:00:13   3783] Committed on net mem_in[19]
[03/22 03:00:13   3783]   Added inst FE_PHC2296_mem_in_19_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2225_mem_in_19_/I
[03/22 03:00:13   3783] Committed on net mem_in[60]
[03/22 03:00:13   3783]   Added inst FE_PHC2297_mem_in_60_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2202_mem_in_60_/I
[03/22 03:00:13   3783] Committed on net mem_in[12]
[03/22 03:00:13   3783]   Added inst FE_PHC2298_mem_in_12_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2179_mem_in_12_/I
[03/22 03:00:13   3783] Committed on net mem_in[23]
[03/22 03:00:13   3783]   Added inst FE_PHC2299_mem_in_23_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2214_mem_in_23_/I
[03/22 03:00:13   3783] Committed on net mem_in[4]
[03/22 03:00:13   3783]   Added inst FE_PHC2300_mem_in_4_ (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_PHC2154_mem_in_4_/I
[03/22 03:00:13   3783]     sink term: qmem_instance/FE_PHC2233_mem_in_4_/I
[03/22 03:00:13   3783] Committed on net FE_PHN2230_array_out_20_
[03/22 03:00:13   3783]   Added inst FE_PHC2301_array_out_20_ (CKBD0)
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/U53/I0
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/U94/A2
[03/22 03:00:13   3783] Committed on net mem_in[52]
[03/22 03:00:13   3783]   Added inst qmem_instance/FE_PHC2302_mem_in_52_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/FE_PHC2234_mem_in_52_/I
[03/22 03:00:13   3783]     side term: FE_PHC2071_mem_in_52_/I
[03/22 03:00:13   3783] Committed on net FE_PHN2061_array_out_140_
[03/22 03:00:13   3783]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2303_array_out_140_ (BUFFD0)
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2014_mem_in_57_
[03/22 03:00:13   3783]   Added inst FE_PHC2304_mem_in_57_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_57_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_57_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_57_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U423/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U487/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U551/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U615/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U679/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_57_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_57_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_57_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U424/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U488/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U552/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U616/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U680/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2064_mem_in_49_
[03/22 03:00:13   3783]   Added inst FE_PHC2305_mem_in_49_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U431/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U495/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U559/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U623/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U687/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U432/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U496/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U560/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U624/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U688/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2237_mem_in_31_
[03/22 03:00:13   3783]   Added inst FE_PHC2306_mem_in_31_ (CKBD0)
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_31_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U450/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U514/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U578/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U642/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U706/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U449/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U513/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U577/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U641/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U705/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2245_mem_in_42_
[03/22 03:00:13   3783]   Added inst FE_PHC2307_mem_in_42_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U438/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U502/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U566/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U630/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U694/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U439/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U503/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U567/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U631/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U695/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2231_mem_in_28_
[03/22 03:00:13   3783]   Added inst FE_PHC2308_mem_in_28_ (CKBD0)
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_28_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_28_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_28_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U453/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U517/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U581/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U645/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U709/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_28_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_28_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U452/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U516/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U580/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U644/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U708/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/FE_PHC2169_mem_in_28_/I
[03/22 03:00:13   3783] Committed on net FE_PHN2034_mem_in_39_
[03/22 03:00:13   3783]   Added inst FE_PHC2309_mem_in_39_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_39_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_39_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U441/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U505/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U569/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U633/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U697/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/FE_PHC2249_mem_in_39_/I
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_39_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_39_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_39_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U442/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U506/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U570/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U634/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U698/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2236_mem_in_27_
[03/22 03:00:13   3783]   Added inst FE_PHC2310_mem_in_27_ (CKBD0)
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U454/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U518/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U582/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U646/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U710/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U453/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U517/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U581/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U645/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U709/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2240_mem_in_37_
[03/22 03:00:13   3783]   Added inst FE_PHC2311_mem_in_37_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_37_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U443/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U507/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U571/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U635/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U699/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U444/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U508/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U572/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U636/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U700/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2241_mem_in_22_
[03/22 03:00:13   3783]   Added inst FE_PHC2312_mem_in_22_ (CKBD0)
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U459/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U523/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U587/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U651/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U715/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U458/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U522/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U586/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U650/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U714/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2242_mem_in_35_
[03/22 03:00:13   3783]   Added inst FE_PHC2313_mem_in_35_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_35_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_35_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_35_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U445/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U509/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U573/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U637/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U701/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_35_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_35_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_35_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U446/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U510/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U574/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U638/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U702/A2
[03/22 03:00:13   3783] Committed on net reset
[03/22 03:00:13   3783]   Added inst FE_PHC2314_reset (CKBD0)
[03/22 03:00:13   3783]     sink term: FE_OFC321_reset/I
[03/22 03:00:13   3783]     sink term: FE_PHC2082_reset/I
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC323_reset/I
[03/22 03:00:13   3783]     side term: FE_PHC2215_reset/I
[03/22 03:00:13   3783]     side term: mac_array_instance/FE_OFC317_reset/I
[03/22 03:00:13   3783]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:13   3783]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:13   3783] Committed on net array_out[102]
[03/22 03:00:13   3783]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2315_array_out_102_ (BUFFD0)
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_2_/D
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2251_array_out_102_/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2167_array_out_102_/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_/I
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_5__fifo_instance/U97/A2
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:00:13   3783]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/22 03:00:13   3783] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:13   3783]   Added inst qmem_instance/FE_PHC2316_mem_in_43_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_43_/D
[03/22 03:00:13   3783]     side term: qmem_instance/FE_PHC2247_mem_in_43_/I
[03/22 03:00:13   3783]     side term: qmem_instance/memory5_reg_43_/D
[03/22 03:00:13   3783]     side term: qmem_instance/U437/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U501/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U565/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U629/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U693/A2
[03/22 03:00:13   3783]     side term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:13   3783]     side term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:13   3783]     side term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:13   3783]     side term: kmem_instance/U438/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U502/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U566/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U630/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U694/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2016_mem_in_56_
[03/22 03:00:13   3783]   Added inst FE_PHC2317_mem_in_56_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_56_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_56_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_56_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U424/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U488/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U552/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U616/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U680/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U425/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U489/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U553/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U617/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U681/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2171_mem_in_11_
[03/22 03:00:13   3783]   Added inst kmem_instance/FE_PHC2318_mem_in_11_ (CKBD0)
[03/22 03:00:13   3783]     sink term: kmem_instance/U662/A2
[03/22 03:00:13   3783]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:13   3783]     side term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:13   3783]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:13   3783]     side term: kmem_instance/memory6_reg_11_/D
[03/22 03:00:13   3783]     side term: kmem_instance/U470/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U534/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U598/A2
[03/22 03:00:13   3783]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:13   3783]     side term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:13   3783]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:13   3783]     side term: qmem_instance/U469/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U533/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U597/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U661/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U725/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2235_mem_in_41_
[03/22 03:00:13   3783]   Added inst FE_PHC2319_mem_in_41_ (CKBD0)
[03/22 03:00:13   3783]     sink term: qmem_instance/memory7_reg_41_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory5_reg_41_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/memory6_reg_41_/D
[03/22 03:00:13   3783]     sink term: qmem_instance/U439/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U503/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U567/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U631/A2
[03/22 03:00:13   3783]     sink term: qmem_instance/U695/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_41_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory5_reg_41_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/memory6_reg_41_/D
[03/22 03:00:13   3783]     sink term: kmem_instance/U440/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U504/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U568/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U632/A2
[03/22 03:00:13   3783]     sink term: kmem_instance/U696/A2
[03/22 03:00:13   3783] Committed on net FE_PHN2239_mem_in_29_
[03/22 03:00:13   3783]   Added inst kmem_instance/FE_PHC2320_mem_in_29_ (CKBD0)
[03/22 03:00:13   3783]     sink term: kmem_instance/memory7_reg_29_/D
[03/22 03:00:13   3783]     side term: kmem_instance/memory5_reg_29_/D
[03/22 03:00:13   3783]     side term: kmem_instance/memory6_reg_29_/D
[03/22 03:00:13   3783]     side term: kmem_instance/U452/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U516/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U580/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U644/A2
[03/22 03:00:13   3783]     side term: kmem_instance/U708/A2
[03/22 03:00:13   3783]     side term: qmem_instance/memory7_reg_29_/D
[03/22 03:00:13   3783]     side term: qmem_instance/memory5_reg_29_/D
[03/22 03:00:13   3783]     side term: qmem_instance/memory6_reg_29_/D
[03/22 03:00:13   3783]     side term: qmem_instance/U451/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U515/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U579/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U643/A2
[03/22 03:00:13   3783]     side term: qmem_instance/U707/A2
[03/22 03:00:13   3783] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2174_n55
[03/22 03:00:13   3783]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2321_n55 (CKBD0)
[03/22 03:00:13   3783]     sink term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_0_/D
[03/22 03:00:14   3783] Worst hold path end point:
[03/22 03:00:14   3783]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:14   3783]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:14   3783] ===========================================================================================
[03/22 03:00:14   3783]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/22 03:00:14   3783] ------------------------------------------------------------------------------------------
[03/22 03:00:14   3783]  Hold WNS :      -0.3239
[03/22 03:00:14   3783]       TNS :    -274.8565
[03/22 03:00:14   3783]       #VP :         2396
[03/22 03:00:14   3783]       TNS+:      45.6329/70 improved (0.6519 per commit, 14.239%)
[03/22 03:00:14   3783]   Density :      88.383%
[03/22 03:00:14   3783] ------------------------------------------------------------------------------------------
[03/22 03:00:14   3783]  70 buffer added (phase total 314, total 314)
[03/22 03:00:14   3783]  cpu=0:00:21.0 real=0:00:22.0 totSessionCpu=1:03:04 mem=1602.1M
[03/22 03:00:14   3783] ===========================================================================================
[03/22 03:00:14   3783] 
[03/22 03:00:14   3783] Starting Phase 1 Step 2 Iter 5 ...
[03/22 03:00:14   3784] Committed on net FE_PHN2192_array_out_80_
[03/22 03:00:14   3784]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2322_array_out_80_ (CKBD0)
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_4__fifo_instance/U42/I0
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_4__fifo_instance/U89/A2
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2263_array_out_80_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2301_array_out_20_
[03/22 03:00:14   3784]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2323_array_out_20_ (CKBD0)
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/U53/I0
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_0_/D
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_1__fifo_instance/U94/A2
[03/22 03:00:14   3784] Committed on net mem_in[48]
[03/22 03:00:14   3784]   Added inst FE_PHC2324_mem_in_48_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2259_mem_in_48_/I
[03/22 03:00:14   3784] Committed on net mem_in[53]
[03/22 03:00:14   3784]   Added inst FE_PHC2325_mem_in_53_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2271_mem_in_53_/I
[03/22 03:00:14   3784] Committed on net mem_in[25]
[03/22 03:00:14   3784]   Added inst FE_PHC2326_mem_in_25_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2257_mem_in_25_/I
[03/22 03:00:14   3784] Committed on net mem_in[50]
[03/22 03:00:14   3784]   Added inst FE_PHC2327_mem_in_50_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2273_mem_in_50_/I
[03/22 03:00:14   3784] Committed on net mem_in[51]
[03/22 03:00:14   3784]   Added inst FE_PHC2328_mem_in_51_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2256_mem_in_51_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2270_mem_in_45_
[03/22 03:00:14   3784]   Added inst FE_PHC2329_mem_in_45_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2181_mem_in_45_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2014_mem_in_57_
[03/22 03:00:14   3784]   Added inst FE_PHC2330_mem_in_57_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2304_mem_in_57_/I
[03/22 03:00:14   3784] Committed on net mem_in[54]
[03/22 03:00:14   3784]   Added inst FE_PHC2331_mem_in_54_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2292_mem_in_54_/I
[03/22 03:00:14   3784] Committed on net mem_in[55]
[03/22 03:00:14   3784]   Added inst FE_PHC2332_mem_in_55_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2295_mem_in_55_/I
[03/22 03:00:14   3784] Committed on net mem_in[33]
[03/22 03:00:14   3784]   Added inst FE_PHC2333_mem_in_33_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2267_mem_in_33_/I
[03/22 03:00:14   3784] Committed on net mem_in[59]
[03/22 03:00:14   3784]   Added inst FE_PHC2334_mem_in_59_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2276_mem_in_59_/I
[03/22 03:00:14   3784] Committed on net mem_in[62]
[03/22 03:00:14   3784]   Added inst FE_PHC2335_mem_in_62_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2260_mem_in_62_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2102_mem_in_44_
[03/22 03:00:14   3784]   Added inst FE_PHC2336_mem_in_44_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2253_mem_in_44_/I
[03/22 03:00:14   3784] Committed on net mem_in[3]
[03/22 03:00:14   3784]   Added inst FE_PHC2337_mem_in_3_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2274_mem_in_3_/I
[03/22 03:00:14   3784] Committed on net mem_in[58]
[03/22 03:00:14   3784]   Added inst FE_PHC2338_mem_in_58_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2255_mem_in_58_/I
[03/22 03:00:14   3784] Committed on net mem_in[13]
[03/22 03:00:14   3784]   Added inst FE_PHC2339_mem_in_13_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2275_mem_in_13_/I
[03/22 03:00:14   3784] Committed on net mem_in[10]
[03/22 03:00:14   3784]   Added inst FE_PHC2340_mem_in_10_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2254_mem_in_10_/I
[03/22 03:00:14   3784] Committed on net mem_in[16]
[03/22 03:00:14   3784]   Added inst FE_PHC2341_mem_in_16_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2262_mem_in_16_/I
[03/22 03:00:14   3784] Committed on net mem_in[46]
[03/22 03:00:14   3784]   Added inst FE_PHC2342_mem_in_46_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2285_mem_in_46_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2043_mem_in_34_
[03/22 03:00:14   3784]   Added inst FE_PHC2343_mem_in_34_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2164_mem_in_34_/I
[03/22 03:00:14   3784] Committed on net mem_in[32]
[03/22 03:00:14   3784]   Added inst FE_PHC2344_mem_in_32_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2264_mem_in_32_/I
[03/22 03:00:14   3784] Committed on net mem_in[23]
[03/22 03:00:14   3784]   Added inst FE_PHC2345_mem_in_23_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2299_mem_in_23_/I
[03/22 03:00:14   3784] Committed on net mem_in[21]
[03/22 03:00:14   3784]   Added inst FE_PHC2346_mem_in_21_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2289_mem_in_21_/I
[03/22 03:00:14   3784] Committed on net mem_in[6]
[03/22 03:00:14   3784]   Added inst FE_PHC2347_mem_in_6_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2268_mem_in_6_/I
[03/22 03:00:14   3784] Committed on net mem_in[5]
[03/22 03:00:14   3784]   Added inst FE_PHC2348_mem_in_5_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2290_mem_in_5_/I
[03/22 03:00:14   3784] Committed on net mem_in[18]
[03/22 03:00:14   3784]   Added inst FE_PHC2349_mem_in_18_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2269_mem_in_18_/I
[03/22 03:00:14   3784] Committed on net mem_in[7]
[03/22 03:00:14   3784]   Added inst FE_PHC2350_mem_in_7_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2272_mem_in_7_/I
[03/22 03:00:14   3784] Committed on net mem_in[2]
[03/22 03:00:14   3784]   Added inst FE_PHC2351_mem_in_2_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2277_mem_in_2_/I
[03/22 03:00:14   3784] Committed on net mem_in[0]
[03/22 03:00:14   3784]   Added inst FE_PHC2352_mem_in_0_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2258_mem_in_0_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2061_array_out_140_
[03/22 03:00:14   3784]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2353_array_out_140_ (BUFFD0)
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2303_array_out_140_/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:00:14   3784] Committed on net mem_in[30]
[03/22 03:00:14   3784]   Added inst FE_PHC2354_mem_in_30_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2265_mem_in_30_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2131_mem_in_24_
[03/22 03:00:14   3784]   Added inst FE_PHC2355_mem_in_24_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2278_mem_in_24_/I
[03/22 03:00:14   3784] Committed on net mem_in[61]
[03/22 03:00:14   3784]   Added inst FE_PHC2356_mem_in_61_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2288_mem_in_61_/I
[03/22 03:00:14   3784] Committed on net mem_in[36]
[03/22 03:00:14   3784]   Added inst FE_PHC2357_mem_in_36_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2282_mem_in_36_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2266_mem_in_26_
[03/22 03:00:14   3784]   Added inst FE_PHC2358_mem_in_26_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2250_mem_in_26_/I
[03/22 03:00:14   3784] Committed on net mem_in[63]
[03/22 03:00:14   3784]   Added inst FE_PHC2359_mem_in_63_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2284_mem_in_63_/I
[03/22 03:00:14   3784] Committed on net mem_in[20]
[03/22 03:00:14   3784]   Added inst FE_PHC2360_mem_in_20_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2293_mem_in_20_/I
[03/22 03:00:14   3784] Committed on net mem_in[14]
[03/22 03:00:14   3784]   Added inst FE_PHC2361_mem_in_14_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2287_mem_in_14_/I
[03/22 03:00:14   3784] Committed on net mem_in[12]
[03/22 03:00:14   3784]   Added inst FE_PHC2362_mem_in_12_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2298_mem_in_12_/I
[03/22 03:00:14   3784] Committed on net mem_in[15]
[03/22 03:00:14   3784]   Added inst FE_PHC2363_mem_in_15_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2280_mem_in_15_/I
[03/22 03:00:14   3784] Committed on net mem_in[17]
[03/22 03:00:14   3784]   Added inst FE_PHC2364_mem_in_17_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2283_mem_in_17_/I
[03/22 03:00:14   3784] Committed on net mem_in[1]
[03/22 03:00:14   3784]   Added inst FE_PHC2365_mem_in_1_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2281_mem_in_1_/I
[03/22 03:00:14   3784] Committed on net mem_in[19]
[03/22 03:00:14   3784]   Added inst FE_PHC2366_mem_in_19_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2296_mem_in_19_/I
[03/22 03:00:14   3784] Committed on net mem_in[60]
[03/22 03:00:14   3784]   Added inst FE_PHC2367_mem_in_60_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2297_mem_in_60_/I
[03/22 03:00:14   3784] Committed on net mem_in[9]
[03/22 03:00:14   3784]   Added inst FE_PHC2368_mem_in_9_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2286_mem_in_9_/I
[03/22 03:00:14   3784] Committed on net mem_in[8]
[03/22 03:00:14   3784]   Added inst FE_PHC2369_mem_in_8_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2294_mem_in_8_/I
[03/22 03:00:14   3784] Committed on net mem_in[38]
[03/22 03:00:14   3784]   Added inst FE_PHC2370_mem_in_38_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2291_mem_in_38_/I
[03/22 03:00:14   3784] Committed on net mem_in[4]
[03/22 03:00:14   3784]   Added inst FE_PHC2371_mem_in_4_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2300_mem_in_4_/I
[03/22 03:00:14   3784] Committed on net mem_in[40]
[03/22 03:00:14   3784]   Added inst FE_PHC2372_mem_in_40_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2279_mem_in_40_/I
[03/22 03:00:14   3784] Committed on net mem_in[52]
[03/22 03:00:14   3784]   Added inst FE_PHC2373_mem_in_52_ (CKBD0)
[03/22 03:00:14   3784]     sink term: FE_PHC2071_mem_in_52_/I
[03/22 03:00:14   3784]     side term: qmem_instance/FE_PHC2302_mem_in_52_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:14   3784]   Added inst qmem_instance/FE_PHC2374_mem_in_43_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_43_/D
[03/22 03:00:14   3784]     side term: qmem_instance/FE_PHC2316_mem_in_43_/I
[03/22 03:00:14   3784]     side term: qmem_instance/FE_PHC2247_mem_in_43_/I
[03/22 03:00:14   3784]     side term: qmem_instance/U437/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U501/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U565/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U629/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U693/A2
[03/22 03:00:14   3784]     side term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:14   3784]     side term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:14   3784]     side term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:14   3784]     side term: kmem_instance/U438/A2
[03/22 03:00:14   3784]     side term: kmem_instance/U502/A2
[03/22 03:00:14   3784]     side term: kmem_instance/U566/A2
[03/22 03:00:14   3784]     side term: kmem_instance/U630/A2
[03/22 03:00:14   3784]     side term: kmem_instance/U694/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2239_mem_in_29_
[03/22 03:00:14   3784]   Added inst FE_PHC2375_mem_in_29_ (CKBD0)
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_29_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_29_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U452/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U516/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U580/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U644/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U708/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/FE_PHC2320_mem_in_29_/I
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_29_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_29_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_29_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U451/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U515/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U579/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U643/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U707/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2308_mem_in_28_
[03/22 03:00:14   3784]   Added inst FE_PHC2376_mem_in_28_ (CKBD0)
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_28_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_28_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_28_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U453/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U517/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U581/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U645/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U709/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_28_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_28_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U452/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U516/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U580/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U644/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U708/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/FE_PHC2169_mem_in_28_/I
[03/22 03:00:14   3784] Committed on net FE_PHN2313_mem_in_35_
[03/22 03:00:14   3784]   Added inst FE_PHC2377_mem_in_35_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_35_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_35_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_35_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U445/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U509/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U573/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U637/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U701/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_35_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_35_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_35_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U446/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U510/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U574/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U638/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U702/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2319_mem_in_41_
[03/22 03:00:14   3784]   Added inst FE_PHC2378_mem_in_41_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_41_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_41_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_41_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U439/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U503/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U567/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U631/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U695/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_41_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_41_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_41_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U440/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U504/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U568/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U632/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U696/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2305_mem_in_49_
[03/22 03:00:14   3784]   Added inst FE_PHC2379_mem_in_49_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U431/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U495/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U559/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U623/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U687/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U432/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U496/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U560/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U624/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U688/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2311_mem_in_37_
[03/22 03:00:14   3784]   Added inst FE_PHC2380_mem_in_37_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_37_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U443/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U507/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U571/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U635/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U699/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U444/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U508/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U572/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U636/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U700/A2
[03/22 03:00:14   3784] Committed on net array_out[102]
[03/22 03:00:14   3784]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2381_array_out_102_ (BUFFD0)
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2315_array_out_102_/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2251_array_out_102_/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2167_array_out_102_/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_5__fifo_instance/U97/A2
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:00:14   3784] Committed on net FE_PHN2309_mem_in_39_
[03/22 03:00:14   3784]   Added inst FE_PHC2382_mem_in_39_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_39_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_39_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U441/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U505/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U569/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U633/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U697/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/FE_PHC2249_mem_in_39_/I
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_39_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_39_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_39_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U442/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U506/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U570/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U634/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U698/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2307_mem_in_42_
[03/22 03:00:14   3784]   Added inst FE_PHC2383_mem_in_42_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U438/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U502/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U566/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U630/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U694/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U439/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U503/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U567/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U631/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U695/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2312_mem_in_22_
[03/22 03:00:14   3784]   Added inst FE_PHC2384_mem_in_22_ (CKBD0)
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U459/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U523/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U587/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U651/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U715/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U458/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U522/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U586/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U650/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U714/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2310_mem_in_27_
[03/22 03:00:14   3784]   Added inst FE_PHC2385_mem_in_27_ (CKBD0)
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U454/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U518/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U582/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U646/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U710/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U453/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U517/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U581/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U645/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U709/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2017_mem_in_47_
[03/22 03:00:14   3784]   Added inst FE_PHC2386_mem_in_47_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U433/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U497/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U561/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U625/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U689/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_47_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_47_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U434/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U498/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U562/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U626/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U690/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2306_mem_in_31_
[03/22 03:00:14   3784]   Added inst FE_PHC2387_mem_in_31_ (CKBD0)
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_31_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U450/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U514/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U578/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U642/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U706/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U449/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U513/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U577/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U641/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U705/A2
[03/22 03:00:14   3784] Committed on net reset
[03/22 03:00:14   3784]   Added inst ofifo_inst/FE_PHC2388_reset (CKBD0)
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:14   3784]     side term: FE_PHC2215_reset/I
[03/22 03:00:14   3784]     side term: FE_PHC2314_reset/I
[03/22 03:00:14   3784]     side term: mac_array_instance/FE_OFC317_reset/I
[03/22 03:00:14   3784]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:14   3784]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:14   3784]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:14   3784] Committed on net FE_PHN2171_mem_in_11_
[03/22 03:00:14   3784]   Added inst kmem_instance/FE_PHC2389_mem_in_11_ (CKBD0)
[03/22 03:00:14   3784]     sink term: kmem_instance/U534/A2
[03/22 03:00:14   3784]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:14   3784]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:14   3784]     side term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:14   3784]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:14   3784]     side term: kmem_instance/memory6_reg_11_/D
[03/22 03:00:14   3784]     side term: kmem_instance/U470/A2
[03/22 03:00:14   3784]     side term: kmem_instance/U598/A2
[03/22 03:00:14   3784]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:14   3784]     side term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:14   3784]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:14   3784]     side term: qmem_instance/U469/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U533/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U597/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U661/A2
[03/22 03:00:14   3784]     side term: qmem_instance/U725/A2
[03/22 03:00:14   3784] Committed on net FE_PHN2317_mem_in_56_
[03/22 03:00:14   3784]   Added inst FE_PHC2390_mem_in_56_ (CKBD0)
[03/22 03:00:14   3784]     sink term: qmem_instance/memory7_reg_56_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory5_reg_56_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/memory6_reg_56_/D
[03/22 03:00:14   3784]     sink term: qmem_instance/U424/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U488/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U552/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U616/A2
[03/22 03:00:14   3784]     sink term: qmem_instance/U680/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:14   3784]     sink term: kmem_instance/U425/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U489/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U553/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U617/A2
[03/22 03:00:14   3784]     sink term: kmem_instance/U681/A2
[03/22 03:00:14   3784] Committed on net ofifo_inst/col_idx_1__fifo_instance/n76
[03/22 03:00:14   3784]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2391_n76 (BUFFD0)
[03/22 03:00:14   3784]     sink term: ofifo_inst/col_idx_1__fifo_instance/q6_reg_0_/D
[03/22 03:00:15   3784] Worst hold path end point:
[03/22 03:00:15   3784]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:15   3784]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:15   3784] ===========================================================================================
[03/22 03:00:15   3784]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/22 03:00:15   3784] ------------------------------------------------------------------------------------------
[03/22 03:00:15   3784]  Hold WNS :      -0.3255
[03/22 03:00:15   3784]       TNS :    -243.3640
[03/22 03:00:15   3784]       #VP :         2395
[03/22 03:00:15   3784]       TNS+:      31.4925/70 improved (0.4499 per commit, 11.458%)
[03/22 03:00:15   3784]   Density :      88.453%
[03/22 03:00:15   3784] ------------------------------------------------------------------------------------------
[03/22 03:00:15   3784]  70 buffer added (phase total 384, total 384)
[03/22 03:00:15   3784]  cpu=0:00:22.1 real=0:00:23.0 totSessionCpu=1:03:05 mem=1602.1M
[03/22 03:00:15   3784] ===========================================================================================
[03/22 03:00:15   3784] 
[03/22 03:00:15   3784] Starting Phase 1 Step 2 Iter 6 ...
[03/22 03:00:15   3785] Committed on net mem_in[54]
[03/22 03:00:15   3785]   Added inst FE_PHC2392_mem_in_54_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2331_mem_in_54_/I
[03/22 03:00:15   3785] Committed on net mem_in[55]
[03/22 03:00:15   3785]   Added inst FE_PHC2393_mem_in_55_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2332_mem_in_55_/I
[03/22 03:00:15   3785] Committed on net mem_in[51]
[03/22 03:00:15   3785]   Added inst FE_PHC2394_mem_in_51_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2328_mem_in_51_/I
[03/22 03:00:15   3785] Committed on net mem_in[50]
[03/22 03:00:15   3785]   Added inst FE_PHC2395_mem_in_50_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2327_mem_in_50_/I
[03/22 03:00:15   3785] Committed on net mem_in[48]
[03/22 03:00:15   3785]   Added inst FE_PHC2396_mem_in_48_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2324_mem_in_48_/I
[03/22 03:00:15   3785] Committed on net mem_in[59]
[03/22 03:00:15   3785]   Added inst FE_PHC2397_mem_in_59_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2334_mem_in_59_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2329_mem_in_45_
[03/22 03:00:15   3785]   Added inst FE_PHC2398_mem_in_45_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2181_mem_in_45_/I
[03/22 03:00:15   3785] Committed on net mem_in[32]
[03/22 03:00:15   3785]   Added inst FE_PHC2399_mem_in_32_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2344_mem_in_32_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2257_mem_in_25_
[03/22 03:00:15   3785]   Added inst FE_PHC2400_mem_in_25_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2203_mem_in_25_/I
[03/22 03:00:15   3785] Committed on net mem_in[62]
[03/22 03:00:15   3785]   Added inst FE_PHC2401_mem_in_62_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2335_mem_in_62_/I
[03/22 03:00:15   3785] Committed on net mem_in[10]
[03/22 03:00:15   3785]   Added inst FE_PHC2402_mem_in_10_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2340_mem_in_10_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2330_mem_in_57_
[03/22 03:00:15   3785]   Added inst FE_PHC2403_mem_in_57_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2304_mem_in_57_/I
[03/22 03:00:15   3785] Committed on net mem_in[60]
[03/22 03:00:15   3785]   Added inst FE_PHC2404_mem_in_60_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2367_mem_in_60_/I
[03/22 03:00:15   3785] Committed on net mem_in[30]
[03/22 03:00:15   3785]   Added inst FE_PHC2405_mem_in_30_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2354_mem_in_30_/I
[03/22 03:00:15   3785] Committed on net mem_in[33]
[03/22 03:00:15   3785]   Added inst FE_PHC2406_mem_in_33_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2333_mem_in_33_/I
[03/22 03:00:15   3785] Committed on net mem_in[12]
[03/22 03:00:15   3785]   Added inst FE_PHC2407_mem_in_12_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2362_mem_in_12_/I
[03/22 03:00:15   3785] Committed on net mem_in[63]
[03/22 03:00:15   3785]   Added inst FE_PHC2408_mem_in_63_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2359_mem_in_63_/I
[03/22 03:00:15   3785] Committed on net mem_in[36]
[03/22 03:00:15   3785]   Added inst FE_PHC2409_mem_in_36_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2357_mem_in_36_/I
[03/22 03:00:15   3785] Committed on net mem_in[23]
[03/22 03:00:15   3785]   Added inst FE_PHC2410_mem_in_23_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2345_mem_in_23_/I
[03/22 03:00:15   3785] Committed on net mem_in[53]
[03/22 03:00:15   3785]   Added inst FE_PHC2411_mem_in_53_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2325_mem_in_53_/I
[03/22 03:00:15   3785] Committed on net mem_in[46]
[03/22 03:00:15   3785]   Added inst FE_PHC2412_mem_in_46_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2342_mem_in_46_/I
[03/22 03:00:15   3785] Committed on net mem_in[6]
[03/22 03:00:15   3785]   Added inst FE_PHC2413_mem_in_6_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2347_mem_in_6_/I
[03/22 03:00:15   3785] Committed on net mem_in[7]
[03/22 03:00:15   3785]   Added inst FE_PHC2414_mem_in_7_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2350_mem_in_7_/I
[03/22 03:00:15   3785] Committed on net mem_in[16]
[03/22 03:00:15   3785]   Added inst FE_PHC2415_mem_in_16_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2341_mem_in_16_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2061_array_out_140_
[03/22 03:00:15   3785]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2416_array_out_140_ (BUFFD0)
[03/22 03:00:15   3785]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:00:15   3785]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2353_array_out_140_/I
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2303_array_out_140_/I
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_/I
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_/I
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2336_mem_in_44_
[03/22 03:00:15   3785]   Added inst FE_PHC2417_mem_in_44_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2253_mem_in_44_/I
[03/22 03:00:15   3785] Committed on net mem_in[13]
[03/22 03:00:15   3785]   Added inst FE_PHC2418_mem_in_13_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2339_mem_in_13_/I
[03/22 03:00:15   3785] Committed on net mem_in[3]
[03/22 03:00:15   3785]   Added inst FE_PHC2419_mem_in_3_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2337_mem_in_3_/I
[03/22 03:00:15   3785] Committed on net mem_in[61]
[03/22 03:00:15   3785]   Added inst FE_PHC2420_mem_in_61_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2356_mem_in_61_/I
[03/22 03:00:15   3785] Committed on net mem_in[58]
[03/22 03:00:15   3785]   Added inst FE_PHC2421_mem_in_58_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2338_mem_in_58_/I
[03/22 03:00:15   3785] Committed on net mem_in[38]
[03/22 03:00:15   3785]   Added inst FE_PHC2422_mem_in_38_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2370_mem_in_38_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2278_mem_in_24_
[03/22 03:00:15   3785]   Added inst FE_PHC2423_mem_in_24_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2069_mem_in_24_/I
[03/22 03:00:15   3785] Committed on net mem_in[19]
[03/22 03:00:15   3785]   Added inst FE_PHC2424_mem_in_19_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2366_mem_in_19_/I
[03/22 03:00:15   3785] Committed on net mem_in[15]
[03/22 03:00:15   3785]   Added inst FE_PHC2425_mem_in_15_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2363_mem_in_15_/I
[03/22 03:00:15   3785] Committed on net mem_in[17]
[03/22 03:00:15   3785]   Added inst FE_PHC2426_mem_in_17_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2364_mem_in_17_/I
[03/22 03:00:15   3785] Committed on net mem_in[21]
[03/22 03:00:15   3785]   Added inst FE_PHC2427_mem_in_21_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2346_mem_in_21_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2343_mem_in_34_
[03/22 03:00:15   3785]   Added inst FE_PHC2428_mem_in_34_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2164_mem_in_34_/I
[03/22 03:00:15   3785] Committed on net mem_in[5]
[03/22 03:00:15   3785]   Added inst FE_PHC2429_mem_in_5_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2348_mem_in_5_/I
[03/22 03:00:15   3785] Committed on net mem_in[0]
[03/22 03:00:15   3785]   Added inst FE_PHC2430_mem_in_0_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2352_mem_in_0_/I
[03/22 03:00:15   3785] Committed on net mem_in[2]
[03/22 03:00:15   3785]   Added inst FE_PHC2431_mem_in_2_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2351_mem_in_2_/I
[03/22 03:00:15   3785] Committed on net mem_in[18]
[03/22 03:00:15   3785]   Added inst FE_PHC2432_mem_in_18_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2349_mem_in_18_/I
[03/22 03:00:15   3785] Committed on net mem_in[20]
[03/22 03:00:15   3785]   Added inst FE_PHC2433_mem_in_20_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2360_mem_in_20_/I
[03/22 03:00:15   3785] Committed on net mem_in[9]
[03/22 03:00:15   3785]   Added inst FE_PHC2434_mem_in_9_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2368_mem_in_9_/I
[03/22 03:00:15   3785] Committed on net mem_in[8]
[03/22 03:00:15   3785]   Added inst FE_PHC2435_mem_in_8_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2369_mem_in_8_/I
[03/22 03:00:15   3785] Committed on net mem_in[1]
[03/22 03:00:15   3785]   Added inst FE_PHC2436_mem_in_1_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2365_mem_in_1_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2358_mem_in_26_
[03/22 03:00:15   3785]   Added inst FE_PHC2437_mem_in_26_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2250_mem_in_26_/I
[03/22 03:00:15   3785] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2263_array_out_80_
[03/22 03:00:15   3785]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2438_array_out_80_ (BUFFD0)
[03/22 03:00:15   3785]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_0_/D
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/22 03:00:15   3785] Committed on net mem_in[14]
[03/22 03:00:15   3785]   Added inst FE_PHC2439_mem_in_14_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2361_mem_in_14_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2099_mem_in_40_
[03/22 03:00:15   3785]   Added inst FE_PHC2440_mem_in_40_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2072_mem_in_40_/I
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_40_/D
[03/22 03:00:15   3785] Committed on net mem_in[4]
[03/22 03:00:15   3785]   Added inst FE_PHC2441_mem_in_4_ (CKBD0)
[03/22 03:00:15   3785]     sink term: FE_PHC2371_mem_in_4_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2384_mem_in_22_
[03/22 03:00:15   3785]   Added inst FE_PHC2442_mem_in_22_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U459/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U523/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U587/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U651/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U715/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U458/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U522/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U586/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U650/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U714/A2
[03/22 03:00:15   3785] Committed on net mem_in[52]
[03/22 03:00:15   3785]   Added inst qmem_instance/FE_PHC2443_mem_in_52_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/FE_PHC2302_mem_in_52_/I
[03/22 03:00:15   3785]     side term: FE_PHC2373_mem_in_52_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2382_mem_in_39_
[03/22 03:00:15   3785]   Added inst FE_PHC2444_mem_in_39_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_39_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_39_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_39_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U442/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U506/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U570/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U634/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U698/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_39_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_39_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U441/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U505/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U569/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U633/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U697/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/FE_PHC2249_mem_in_39_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2377_mem_in_35_
[03/22 03:00:15   3785]   Added inst FE_PHC2445_mem_in_35_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_35_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_35_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_35_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U445/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U509/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U573/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U637/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U701/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_35_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_35_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_35_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U446/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U510/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U574/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U638/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U702/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2378_mem_in_41_
[03/22 03:00:15   3785]   Added inst FE_PHC2446_mem_in_41_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_41_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_41_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_41_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U439/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U503/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U567/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U631/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U695/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_41_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_41_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_41_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U440/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U504/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U568/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U632/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U696/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2379_mem_in_49_
[03/22 03:00:15   3785]   Added inst FE_PHC2447_mem_in_49_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U431/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U495/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U559/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U623/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U687/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U432/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U496/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U560/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U624/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U688/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2375_mem_in_29_
[03/22 03:00:15   3785]   Added inst FE_PHC2448_mem_in_29_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_29_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_29_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U452/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U516/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U580/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U644/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U708/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/FE_PHC2320_mem_in_29_/I
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_29_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_29_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_29_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U451/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U515/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U579/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U643/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U707/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2383_mem_in_42_
[03/22 03:00:15   3785]   Added inst FE_PHC2449_mem_in_42_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U438/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U502/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U566/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U630/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U694/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U439/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U503/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U567/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U631/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U695/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2380_mem_in_37_
[03/22 03:00:15   3785]   Added inst FE_PHC2450_mem_in_37_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U444/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U508/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U572/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U636/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U700/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_37_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U443/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U507/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U571/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U635/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U699/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:15   3785]   Added inst kmem_instance/FE_PHC2451_mem_in_56_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/U489/A2
[03/22 03:00:15   3785]     side term: qmem_instance/memory7_reg_56_/D
[03/22 03:00:15   3785]     side term: qmem_instance/memory5_reg_56_/D
[03/22 03:00:15   3785]     side term: qmem_instance/memory6_reg_56_/D
[03/22 03:00:15   3785]     side term: qmem_instance/U424/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U488/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U552/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U616/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U680/A2
[03/22 03:00:15   3785]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:15   3785]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:15   3785]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:15   3785]     side term: kmem_instance/U425/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U553/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U617/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U681/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2386_mem_in_47_
[03/22 03:00:15   3785]   Added inst FE_PHC2452_mem_in_47_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U433/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U497/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U561/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U625/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U689/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_47_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_47_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U434/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U498/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U562/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U626/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U690/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2376_mem_in_28_
[03/22 03:00:15   3785]   Added inst FE_PHC2453_mem_in_28_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_28_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_28_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_28_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U453/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U517/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U581/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U645/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U709/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_28_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_28_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U452/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U516/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U580/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U644/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U708/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/FE_PHC2169_mem_in_28_/I
[03/22 03:00:15   3785] Committed on net FE_PHN2385_mem_in_27_
[03/22 03:00:15   3785]   Added inst FE_PHC2454_mem_in_27_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:15   3785]     sink term: qmem_instance/U453/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U517/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U581/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U645/A2
[03/22 03:00:15   3785]     sink term: qmem_instance/U709/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:15   3785]     sink term: kmem_instance/U454/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U518/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U582/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U646/A2
[03/22 03:00:15   3785]     sink term: kmem_instance/U710/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2387_mem_in_31_
[03/22 03:00:15   3785]   Added inst kmem_instance/FE_PHC2455_mem_in_31_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_31_/D
[03/22 03:00:15   3785]     side term: kmem_instance/memory7_reg_31_/D
[03/22 03:00:15   3785]     side term: kmem_instance/memory5_reg_31_/D
[03/22 03:00:15   3785]     side term: kmem_instance/U450/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U514/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U578/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U642/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U706/A2
[03/22 03:00:15   3785]     side term: qmem_instance/memory7_reg_31_/D
[03/22 03:00:15   3785]     side term: qmem_instance/memory5_reg_31_/D
[03/22 03:00:15   3785]     side term: qmem_instance/memory6_reg_31_/D
[03/22 03:00:15   3785]     side term: qmem_instance/U449/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U513/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U577/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U641/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U705/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2171_mem_in_11_
[03/22 03:00:15   3785]   Added inst kmem_instance/FE_PHC2456_mem_in_11_ (CKBD0)
[03/22 03:00:15   3785]     sink term: kmem_instance/memory6_reg_11_/D
[03/22 03:00:15   3785]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:15   3785]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:15   3785]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:15   3785]     side term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:15   3785]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:15   3785]     side term: kmem_instance/U470/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U598/A2
[03/22 03:00:15   3785]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:15   3785]     side term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:15   3785]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:15   3785]     side term: qmem_instance/U469/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U533/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U597/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U661/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U725/A2
[03/22 03:00:15   3785] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:15   3785]   Added inst qmem_instance/FE_PHC2457_mem_in_43_ (CKBD0)
[03/22 03:00:15   3785]     sink term: qmem_instance/U565/A2
[03/22 03:00:15   3785]     side term: qmem_instance/FE_PHC2374_mem_in_43_/I
[03/22 03:00:15   3785]     side term: qmem_instance/FE_PHC2316_mem_in_43_/I
[03/22 03:00:15   3785]     side term: qmem_instance/FE_PHC2247_mem_in_43_/I
[03/22 03:00:15   3785]     side term: qmem_instance/U437/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U501/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U629/A2
[03/22 03:00:15   3785]     side term: qmem_instance/U693/A2
[03/22 03:00:15   3785]     side term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:15   3785]     side term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:15   3785]     side term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:15   3785]     side term: kmem_instance/U438/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U502/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U566/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U630/A2
[03/22 03:00:15   3785]     side term: kmem_instance/U694/A2
[03/22 03:00:15   3785] Committed on net reset
[03/22 03:00:15   3785]   Added inst mac_array_instance/FE_PHC2458_reset (CKBD0)
[03/22 03:00:15   3785]     sink term: mac_array_instance/FE_OFC317_reset/I
[03/22 03:00:15   3785]     side term: FE_PHC2215_reset/I
[03/22 03:00:15   3785]     side term: FE_PHC2314_reset/I
[03/22 03:00:15   3785]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:15   3785]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:15   3785]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:15   3785]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:15   3785] Committed on net ofifo_inst/FE_PHN2388_reset
[03/22 03:00:15   3785]   Added inst ofifo_inst/FE_PHC2459_reset (CKBD0)
[03/22 03:00:15   3785]     sink term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:15   3785]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:15   3785] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2174_n55
[03/22 03:00:15   3785]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2460_n55 (CKBD0)
[03/22 03:00:15   3785]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2321_n55/I
[03/22 03:00:16   3785] Worst hold path end point:
[03/22 03:00:16   3785]   ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:16   3785]     net: ofifo_inst/col_idx_1__fifo_instance/FE_OFN319_reset (nrTerm=10)
[03/22 03:00:16   3785] ===========================================================================================
[03/22 03:00:16   3785]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/22 03:00:16   3785] ------------------------------------------------------------------------------------------
[03/22 03:00:16   3785]  Hold WNS :      -0.3236
[03/22 03:00:16   3785]       TNS :    -213.9937
[03/22 03:00:16   3785]       #VP :         2366
[03/22 03:00:16   3785]       TNS+:      29.3703/69 improved (0.4257 per commit, 12.068%)
[03/22 03:00:16   3785]   Density :      88.521%
[03/22 03:00:16   3785] ------------------------------------------------------------------------------------------
[03/22 03:00:16   3785]  69 buffer added (phase total 453, total 453)
[03/22 03:00:16   3785]  cpu=0:00:23.1 real=0:00:24.0 totSessionCpu=1:03:06 mem=1602.1M
[03/22 03:00:16   3785] ===========================================================================================
[03/22 03:00:16   3785] 
[03/22 03:00:16   3785] Starting Phase 1 Step 2 Iter 7 ...
[03/22 03:00:16   3786] Committed on net mem_in[48]
[03/22 03:00:16   3786]   Added inst FE_PHC2461_mem_in_48_ (BUFFD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2396_mem_in_48_/I
[03/22 03:00:16   3786] Committed on net mem_in[33]
[03/22 03:00:16   3786]   Added inst FE_PHC2462_mem_in_33_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2406_mem_in_33_/I
[03/22 03:00:16   3786] Committed on net FE_PHN2103_mem_in_45_
[03/22 03:00:16   3786]   Added inst FE_PHC2463_mem_in_45_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2053_mem_in_45_/I
[03/22 03:00:16   3786] Committed on net mem_in[32]
[03/22 03:00:16   3786]   Added inst FE_PHC2464_mem_in_32_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2399_mem_in_32_/I
[03/22 03:00:16   3786] Committed on net mem_in[46]
[03/22 03:00:16   3786]   Added inst FE_PHC2465_mem_in_46_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2412_mem_in_46_/I
[03/22 03:00:16   3786] Committed on net FE_PHN2336_mem_in_44_
[03/22 03:00:16   3786]   Added inst FE_PHC2466_mem_in_44_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2417_mem_in_44_/I
[03/22 03:00:16   3786] Committed on net FE_PHN2257_mem_in_25_
[03/22 03:00:16   3786]   Added inst FE_PHC2467_mem_in_25_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2400_mem_in_25_/I
[03/22 03:00:16   3786] Committed on net mem_in[54]
[03/22 03:00:16   3786]   Added inst FE_PHC2468_mem_in_54_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2392_mem_in_54_/I
[03/22 03:00:16   3786] Committed on net mem_in[55]
[03/22 03:00:16   3786]   Added inst FE_PHC2469_mem_in_55_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2393_mem_in_55_/I
[03/22 03:00:16   3786] Committed on net mem_in[50]
[03/22 03:00:16   3786]   Added inst FE_PHC2470_mem_in_50_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2395_mem_in_50_/I
[03/22 03:00:16   3786] Committed on net FE_PHN2403_mem_in_57_
[03/22 03:00:16   3786]   Added inst FE_PHC2471_mem_in_57_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2304_mem_in_57_/I
[03/22 03:00:16   3786] Committed on net mem_in[51]
[03/22 03:00:16   3786]   Added inst FE_PHC2472_mem_in_51_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2394_mem_in_51_/I
[03/22 03:00:16   3786] Committed on net mem_in[36]
[03/22 03:00:16   3786]   Added inst FE_PHC2473_mem_in_36_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2409_mem_in_36_/I
[03/22 03:00:16   3786] Committed on net mem_in[30]
[03/22 03:00:16   3786]   Added inst FE_PHC2474_mem_in_30_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2405_mem_in_30_/I
[03/22 03:00:16   3786] Committed on net FE_PHN2375_mem_in_29_
[03/22 03:00:16   3786]   Added inst FE_PHC2475_mem_in_29_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2448_mem_in_29_/I
[03/22 03:00:16   3786] Committed on net mem_in[23]
[03/22 03:00:16   3786]   Added inst FE_PHC2476_mem_in_23_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2410_mem_in_23_/I
[03/22 03:00:16   3786] Committed on net mem_in[59]
[03/22 03:00:16   3786]   Added inst FE_PHC2477_mem_in_59_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2397_mem_in_59_/I
[03/22 03:00:16   3786] Committed on net mem_in[6]
[03/22 03:00:16   3786]   Added inst FE_PHC2478_mem_in_6_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2413_mem_in_6_/I
[03/22 03:00:16   3786] Committed on net mem_in[53]
[03/22 03:00:16   3786]   Added inst FE_PHC2479_mem_in_53_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2411_mem_in_53_/I
[03/22 03:00:16   3786] Committed on net mem_in[3]
[03/22 03:00:16   3786]   Added inst FE_PHC2480_mem_in_3_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2419_mem_in_3_/I
[03/22 03:00:16   3786] Committed on net mem_in[62]
[03/22 03:00:16   3786]   Added inst FE_PHC2481_mem_in_62_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2401_mem_in_62_/I
[03/22 03:00:16   3786] Committed on net mem_in[13]
[03/22 03:00:16   3786]   Added inst FE_PHC2482_mem_in_13_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2418_mem_in_13_/I
[03/22 03:00:16   3786] Committed on net mem_in[16]
[03/22 03:00:16   3786]   Added inst FE_PHC2483_mem_in_16_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2415_mem_in_16_/I
[03/22 03:00:16   3786] Committed on net mem_in[10]
[03/22 03:00:16   3786]   Added inst FE_PHC2484_mem_in_10_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2402_mem_in_10_/I
[03/22 03:00:16   3786] Committed on net FE_PHN2376_mem_in_28_
[03/22 03:00:16   3786]   Added inst FE_PHC2485_mem_in_28_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2453_mem_in_28_/I
[03/22 03:00:16   3786] Committed on net FE_PHN2343_mem_in_34_
[03/22 03:00:16   3786]   Added inst FE_PHC2486_mem_in_34_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2428_mem_in_34_/I
[03/22 03:00:16   3786] Committed on net mem_in[60]
[03/22 03:00:16   3786]   Added inst FE_PHC2487_mem_in_60_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2404_mem_in_60_/I
[03/22 03:00:16   3786] Committed on net mem_in[7]
[03/22 03:00:16   3786]   Added inst FE_PHC2488_mem_in_7_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2414_mem_in_7_/I
[03/22 03:00:16   3786] Committed on net mem_in[18]
[03/22 03:00:16   3786]   Added inst FE_PHC2489_mem_in_18_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2432_mem_in_18_/I
[03/22 03:00:16   3786] Committed on net mem_in[63]
[03/22 03:00:16   3786]   Added inst FE_PHC2490_mem_in_63_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2408_mem_in_63_/I
[03/22 03:00:16   3786] Committed on net mem_in[0]
[03/22 03:00:16   3786]   Added inst FE_PHC2491_mem_in_0_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2430_mem_in_0_/I
[03/22 03:00:16   3786] Committed on net mem_in[2]
[03/22 03:00:16   3786]   Added inst FE_PHC2492_mem_in_2_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2431_mem_in_2_/I
[03/22 03:00:16   3786] Committed on net mem_in[38]
[03/22 03:00:16   3786]   Added inst FE_PHC2493_mem_in_38_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2422_mem_in_38_/I
[03/22 03:00:16   3786] Committed on net mem_in[9]
[03/22 03:00:16   3786]   Added inst FE_PHC2494_mem_in_9_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2434_mem_in_9_/I
[03/22 03:00:16   3786] Committed on net mem_in[14]
[03/22 03:00:16   3786]   Added inst FE_PHC2495_mem_in_14_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2439_mem_in_14_/I
[03/22 03:00:16   3786] Committed on net mem_in[61]
[03/22 03:00:16   3786]   Added inst FE_PHC2496_mem_in_61_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2420_mem_in_61_/I
[03/22 03:00:16   3786] Committed on net mem_in[17]
[03/22 03:00:16   3786]   Added inst FE_PHC2497_mem_in_17_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2426_mem_in_17_/I
[03/22 03:00:16   3786] Committed on net mem_in[21]
[03/22 03:00:16   3786]   Added inst FE_PHC2498_mem_in_21_ (CKBD0)
[03/22 03:00:16   3786]     sink term: FE_PHC2427_mem_in_21_/I
[03/22 03:00:17   3786] Committed on net mem_in[12]
[03/22 03:00:17   3786]   Added inst FE_PHC2499_mem_in_12_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2407_mem_in_12_/I
[03/22 03:00:17   3786] Committed on net mem_in[20]
[03/22 03:00:17   3786]   Added inst FE_PHC2500_mem_in_20_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2433_mem_in_20_/I
[03/22 03:00:17   3786] Committed on net mem_in[1]
[03/22 03:00:17   3786]   Added inst FE_PHC2501_mem_in_1_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2436_mem_in_1_/I
[03/22 03:00:17   3786] Committed on net mem_in[15]
[03/22 03:00:17   3786]   Added inst FE_PHC2502_mem_in_15_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2425_mem_in_15_/I
[03/22 03:00:17   3786] Committed on net mem_in[5]
[03/22 03:00:17   3786]   Added inst FE_PHC2503_mem_in_5_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2429_mem_in_5_/I
[03/22 03:00:17   3786] Committed on net FE_PHN2358_mem_in_26_
[03/22 03:00:17   3786]   Added inst FE_PHC2504_mem_in_26_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2437_mem_in_26_/I
[03/22 03:00:17   3786] Committed on net mem_in[8]
[03/22 03:00:17   3786]   Added inst FE_PHC2505_mem_in_8_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2435_mem_in_8_/I
[03/22 03:00:17   3786] Committed on net FE_PHN2355_mem_in_24_
[03/22 03:00:17   3786]   Added inst FE_PHC2506_mem_in_24_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2278_mem_in_24_/I
[03/22 03:00:17   3786] Committed on net mem_in[19]
[03/22 03:00:17   3786]   Added inst FE_PHC2507_mem_in_19_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2424_mem_in_19_/I
[03/22 03:00:17   3786] Committed on net FE_PHN2445_mem_in_35_
[03/22 03:00:17   3786]   Added inst FE_PHC2508_mem_in_35_ (CKBD0)
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_35_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_35_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_35_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U446/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U510/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U574/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U638/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U702/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_35_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_35_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_35_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U445/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U509/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U573/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U637/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U701/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2099_mem_in_40_
[03/22 03:00:17   3786]   Added inst FE_PHC2509_mem_in_40_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2440_mem_in_40_/I
[03/22 03:00:17   3786] Committed on net mem_in[58]
[03/22 03:00:17   3786]   Added inst FE_PHC2510_mem_in_58_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2421_mem_in_58_/I
[03/22 03:00:17   3786] Committed on net mem_in[4]
[03/22 03:00:17   3786]   Added inst FE_PHC2511_mem_in_4_ (CKBD0)
[03/22 03:00:17   3786]     sink term: FE_PHC2441_mem_in_4_/I
[03/22 03:00:17   3786] Committed on net FE_PHN2454_mem_in_27_
[03/22 03:00:17   3786]   Added inst FE_PHC2512_mem_in_27_ (CKBD0)
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U453/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U517/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U581/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U645/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U709/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U454/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U518/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U582/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U646/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U710/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2444_mem_in_39_
[03/22 03:00:17   3786]   Added inst FE_PHC2513_mem_in_39_ (CKBD0)
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_39_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_39_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_39_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U442/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U506/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U570/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U634/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U698/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_39_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_39_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U441/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U505/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U569/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U633/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U697/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/FE_PHC2249_mem_in_39_/I
[03/22 03:00:17   3786] Committed on net mem_in[52]
[03/22 03:00:17   3786]   Added inst FE_PHC2514_mem_in_52_ (CKBD0)
[03/22 03:00:17   3786]     sink term: qmem_instance/FE_PHC2443_mem_in_52_/I
[03/22 03:00:17   3786]     side term: FE_PHC2373_mem_in_52_/I
[03/22 03:00:17   3786] Committed on net FE_PHN2450_mem_in_37_
[03/22 03:00:17   3786]   Added inst FE_PHC2515_mem_in_37_ (CKBD0)
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U444/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U508/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U572/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U636/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U700/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_37_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U443/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U507/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U571/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U635/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U699/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2442_mem_in_22_
[03/22 03:00:17   3786]   Added inst FE_PHC2516_mem_in_22_ (CKBD0)
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U459/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U523/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U587/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U651/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U715/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U458/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U522/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U586/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U650/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U714/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2447_mem_in_49_
[03/22 03:00:17   3786]   Added inst FE_PHC2517_mem_in_49_ (CKBD0)
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U431/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U495/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U559/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U623/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U687/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U432/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U496/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U560/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U624/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U688/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2449_mem_in_42_
[03/22 03:00:17   3786]   Added inst FE_PHC2518_mem_in_42_ (CKBD0)
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U438/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U502/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U566/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U630/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U694/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U439/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U503/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U567/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U631/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U695/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2446_mem_in_41_
[03/22 03:00:17   3786]   Added inst FE_PHC2519_mem_in_41_ (CKBD0)
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_41_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_41_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_41_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U439/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U503/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U567/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U631/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U695/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_41_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_41_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U632/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U696/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U504/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U440/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/memory6_reg_41_/D
[03/22 03:00:17   3786]     side term: kmem_instance/U568/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:17   3786]   Added inst qmem_instance/FE_PHC2520_mem_in_43_ (CKBD0)
[03/22 03:00:17   3786]     sink term: qmem_instance/U501/A2
[03/22 03:00:17   3786]     side term: qmem_instance/FE_PHC2457_mem_in_43_/I
[03/22 03:00:17   3786]     side term: qmem_instance/FE_PHC2374_mem_in_43_/I
[03/22 03:00:17   3786]     side term: qmem_instance/FE_PHC2316_mem_in_43_/I
[03/22 03:00:17   3786]     side term: qmem_instance/FE_PHC2247_mem_in_43_/I
[03/22 03:00:17   3786]     side term: qmem_instance/U437/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U629/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U693/A2
[03/22 03:00:17   3786]     side term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:17   3786]     side term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:17   3786]     side term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:17   3786]     side term: kmem_instance/U438/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U502/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U566/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U630/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U694/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:17   3786]   Added inst qmem_instance/FE_PHC2521_mem_in_56_ (CKBD0)
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_56_/D
[03/22 03:00:17   3786]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:17   3786]     side term: qmem_instance/memory7_reg_56_/D
[03/22 03:00:17   3786]     side term: qmem_instance/memory5_reg_56_/D
[03/22 03:00:17   3786]     side term: qmem_instance/U424/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U488/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U552/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U616/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U680/A2
[03/22 03:00:17   3786]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:17   3786]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:17   3786]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:17   3786]     side term: kmem_instance/U425/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U553/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U617/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U681/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2387_mem_in_31_
[03/22 03:00:17   3786]   Added inst FE_PHC2522_mem_in_31_ (CKBD0)
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U450/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U514/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U578/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U642/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U706/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/FE_PHC2455_mem_in_31_/I
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U449/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U513/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U577/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U641/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U705/A2
[03/22 03:00:17   3786] Committed on net reset
[03/22 03:00:17   3786]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2523_reset (CKBD0)
[03/22 03:00:17   3786]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:00:17   3786]     side term: mac_array_instance/FE_PHC2458_reset/I
[03/22 03:00:17   3786]     side term: FE_PHC2215_reset/I
[03/22 03:00:17   3786]     side term: FE_PHC2314_reset/I
[03/22 03:00:17   3786]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:17   3786]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:17   3786]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:17   3786]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:17   3786]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:17   3786]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:17   3786]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:17   3786]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:17   3786]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:17   3786] Committed on net FE_PHN2171_mem_in_11_
[03/22 03:00:17   3786]   Added inst FE_PHC2524_mem_in_11_ (CKBD0)
[03/22 03:00:17   3786]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:17   3786]     sink term: kmem_instance/U470/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/U598/A2
[03/22 03:00:17   3786]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:17   3786]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:17   3786]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:17   3786]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:17   3786]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:17   3786]     sink term: qmem_instance/U469/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U533/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U597/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U661/A2
[03/22 03:00:17   3786]     sink term: qmem_instance/U725/A2
[03/22 03:00:17   3786] Committed on net FE_PHN2452_mem_in_47_
[03/22 03:00:17   3786]   Added inst kmem_instance/FE_PHC2525_mem_in_47_ (CKBD0)
[03/22 03:00:17   3786]     sink term: kmem_instance/memory5_reg_47_/D
[03/22 03:00:17   3786]     side term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:17   3786]     side term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:17   3786]     side term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:17   3786]     side term: qmem_instance/U433/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U497/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U561/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U625/A2
[03/22 03:00:17   3786]     side term: qmem_instance/U689/A2
[03/22 03:00:17   3786]     side term: kmem_instance/memory7_reg_47_/D
[03/22 03:00:17   3786]     side term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:17   3786]     side term: kmem_instance/U434/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U498/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U562/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U626/A2
[03/22 03:00:17   3786]     side term: kmem_instance/U690/A2
[03/22 03:00:17   3786] Committed on net ofifo_inst/FE_PHN2459_reset
[03/22 03:00:17   3786]   Added inst ofifo_inst/FE_PHC2526_reset (CKBD0)
[03/22 03:00:17   3786]     sink term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:17   3786]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:17   3786] Worst hold path end point:
[03/22 03:00:17   3786]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:17   3786]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:17   3786] ===========================================================================================
[03/22 03:00:17   3786]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/22 03:00:17   3786] ------------------------------------------------------------------------------------------
[03/22 03:00:17   3786]  Hold WNS :      -0.3097
[03/22 03:00:17   3786]       TNS :    -188.1801
[03/22 03:00:17   3786]       #VP :         2270
[03/22 03:00:17   3786]       TNS+:      25.8136/66 improved (0.3911 per commit, 12.063%)
[03/22 03:00:17   3786]   Density :      88.586%
[03/22 03:00:17   3786] ------------------------------------------------------------------------------------------
[03/22 03:00:17   3786]  66 buffer added (phase total 519, total 519)
[03/22 03:00:17   3786]  cpu=0:00:24.3 real=0:00:25.0 totSessionCpu=1:03:07 mem=1602.1M
[03/22 03:00:17   3786] ===========================================================================================
[03/22 03:00:17   3786] 
[03/22 03:00:17   3786] Starting Phase 1 Step 2 Iter 8 ...
[03/22 03:00:18   3787] Committed on net mem_in[53]
[03/22 03:00:18   3787]   Added inst FE_PHC2527_mem_in_53_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2479_mem_in_53_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2417_mem_in_44_
[03/22 03:00:18   3787]   Added inst FE_PHC2528_mem_in_44_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2253_mem_in_44_/I
[03/22 03:00:18   3787] Committed on net mem_in[62]
[03/22 03:00:18   3787]   Added inst FE_PHC2529_mem_in_62_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2481_mem_in_62_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2467_mem_in_25_
[03/22 03:00:18   3787]   Added inst FE_PHC2530_mem_in_25_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2400_mem_in_25_/I
[03/22 03:00:18   3787] Committed on net mem_in[59]
[03/22 03:00:18   3787]   Added inst FE_PHC2531_mem_in_59_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2477_mem_in_59_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2475_mem_in_29_
[03/22 03:00:18   3787]   Added inst FE_PHC2532_mem_in_29_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2448_mem_in_29_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2097_mem_in_58_
[03/22 03:00:18   3787]   Added inst FE_PHC2533_mem_in_58_ (CKBD0)
[03/22 03:00:18   3787]     sink term: kmem_instance/U615/A2
[03/22 03:00:18   3787]     side term: FE_PHC2077_mem_in_58_/I
[03/22 03:00:18   3787] Committed on net mem_in[36]
[03/22 03:00:18   3787]   Added inst FE_PHC2534_mem_in_36_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2473_mem_in_36_/I
[03/22 03:00:18   3787] Committed on net mem_in[63]
[03/22 03:00:18   3787]   Added inst FE_PHC2535_mem_in_63_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2490_mem_in_63_/I
[03/22 03:00:18   3787] Committed on net mem_in[10]
[03/22 03:00:18   3787]   Added inst FE_PHC2536_mem_in_10_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2484_mem_in_10_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2445_mem_in_35_
[03/22 03:00:18   3787]   Added inst FE_PHC2537_mem_in_35_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2508_mem_in_35_/I
[03/22 03:00:18   3787] Committed on net mem_in[32]
[03/22 03:00:18   3787]   Added inst FE_PHC2538_mem_in_32_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2464_mem_in_32_/I
[03/22 03:00:18   3787] Committed on net mem_in[23]
[03/22 03:00:18   3787]   Added inst FE_PHC2539_mem_in_23_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2476_mem_in_23_/I
[03/22 03:00:18   3787] Committed on net mem_in[16]
[03/22 03:00:18   3787]   Added inst FE_PHC2540_mem_in_16_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2483_mem_in_16_/I
[03/22 03:00:18   3787] Committed on net mem_in[6]
[03/22 03:00:18   3787]   Added inst FE_PHC2541_mem_in_6_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2478_mem_in_6_/I
[03/22 03:00:18   3787] Committed on net mem_in[3]
[03/22 03:00:18   3787]   Added inst FE_PHC2542_mem_in_3_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2480_mem_in_3_/I
[03/22 03:00:18   3787] Committed on net mem_in[13]
[03/22 03:00:18   3787]   Added inst FE_PHC2543_mem_in_13_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2482_mem_in_13_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2462_mem_in_33_
[03/22 03:00:18   3787]   Added inst FE_PHC2544_mem_in_33_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2406_mem_in_33_/I
[03/22 03:00:18   3787] Committed on net mem_in[46]
[03/22 03:00:18   3787]   Added inst FE_PHC2545_mem_in_46_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2465_mem_in_46_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2471_mem_in_57_
[03/22 03:00:18   3787]   Added inst FE_PHC2546_mem_in_57_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2304_mem_in_57_/I
[03/22 03:00:18   3787] Committed on net mem_in[61]
[03/22 03:00:18   3787]   Added inst FE_PHC2547_mem_in_61_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2496_mem_in_61_/I
[03/22 03:00:18   3787] Committed on net mem_in[54]
[03/22 03:00:18   3787]   Added inst FE_PHC2548_mem_in_54_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2468_mem_in_54_/I
[03/22 03:00:18   3787] Committed on net mem_in[60]
[03/22 03:00:18   3787]   Added inst FE_PHC2549_mem_in_60_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2487_mem_in_60_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2485_mem_in_28_
[03/22 03:00:18   3787]   Added inst FE_PHC2550_mem_in_28_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2453_mem_in_28_/I
[03/22 03:00:18   3787] Committed on net mem_in[9]
[03/22 03:00:18   3787]   Added inst FE_PHC2551_mem_in_9_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2494_mem_in_9_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2486_mem_in_34_
[03/22 03:00:18   3787]   Added inst FE_PHC2552_mem_in_34_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2428_mem_in_34_/I
[03/22 03:00:18   3787] Committed on net mem_in[18]
[03/22 03:00:18   3787]   Added inst FE_PHC2553_mem_in_18_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2489_mem_in_18_/I
[03/22 03:00:18   3787] Committed on net mem_in[30]
[03/22 03:00:18   3787]   Added inst FE_PHC2554_mem_in_30_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2474_mem_in_30_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2358_mem_in_26_
[03/22 03:00:18   3787]   Added inst FE_PHC2555_mem_in_26_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2504_mem_in_26_/I
[03/22 03:00:18   3787] Committed on net mem_in[12]
[03/22 03:00:18   3787]   Added inst FE_PHC2556_mem_in_12_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2499_mem_in_12_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2387_mem_in_31_
[03/22 03:00:18   3787]   Added inst FE_PHC2557_mem_in_31_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2522_mem_in_31_/I
[03/22 03:00:18   3787] Committed on net mem_in[7]
[03/22 03:00:18   3787]   Added inst FE_PHC2558_mem_in_7_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2488_mem_in_7_/I
[03/22 03:00:18   3787] Committed on net mem_in[0]
[03/22 03:00:18   3787]   Added inst FE_PHC2559_mem_in_0_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2491_mem_in_0_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2444_mem_in_39_
[03/22 03:00:18   3787]   Added inst FE_PHC2560_mem_in_39_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2513_mem_in_39_/I
[03/22 03:00:18   3787] Committed on net mem_in[2]
[03/22 03:00:18   3787]   Added inst FE_PHC2561_mem_in_2_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2492_mem_in_2_/I
[03/22 03:00:18   3787] Committed on net mem_in[5]
[03/22 03:00:18   3787]   Added inst FE_PHC2562_mem_in_5_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2503_mem_in_5_/I
[03/22 03:00:18   3787] Committed on net mem_in[55]
[03/22 03:00:18   3787]   Added inst FE_PHC2563_mem_in_55_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2469_mem_in_55_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2423_mem_in_24_
[03/22 03:00:18   3787]   Added inst FE_PHC2564_mem_in_24_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2069_mem_in_24_/I
[03/22 03:00:18   3787] Committed on net mem_in[14]
[03/22 03:00:18   3787]   Added inst FE_PHC2565_mem_in_14_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2495_mem_in_14_/I
[03/22 03:00:18   3787] Committed on net mem_in[38]
[03/22 03:00:18   3787]   Added inst FE_PHC2566_mem_in_38_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2493_mem_in_38_/I
[03/22 03:00:18   3787] Committed on net mem_in[8]
[03/22 03:00:18   3787]   Added inst FE_PHC2567_mem_in_8_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2505_mem_in_8_/I
[03/22 03:00:18   3787] Committed on net mem_in[20]
[03/22 03:00:18   3787]   Added inst FE_PHC2568_mem_in_20_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2500_mem_in_20_/I
[03/22 03:00:18   3787] Committed on net mem_in[17]
[03/22 03:00:18   3787]   Added inst FE_PHC2569_mem_in_17_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2497_mem_in_17_/I
[03/22 03:00:18   3787] Committed on net mem_in[1]
[03/22 03:00:18   3787]   Added inst FE_PHC2570_mem_in_1_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2501_mem_in_1_/I
[03/22 03:00:18   3787] Committed on net mem_in[19]
[03/22 03:00:18   3787]   Added inst FE_PHC2571_mem_in_19_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2507_mem_in_19_/I
[03/22 03:00:18   3787] Committed on net mem_in[15]
[03/22 03:00:18   3787]   Added inst FE_PHC2572_mem_in_15_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2502_mem_in_15_/I
[03/22 03:00:18   3787] Committed on net mem_in[21]
[03/22 03:00:18   3787]   Added inst FE_PHC2573_mem_in_21_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2498_mem_in_21_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2512_mem_in_27_
[03/22 03:00:18   3787]   Added inst FE_PHC2574_mem_in_27_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_27_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory5_reg_27_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_27_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/U453/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U517/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U581/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U645/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U709/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/memory7_reg_27_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory5_reg_27_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory6_reg_27_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/U454/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U518/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U582/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U646/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U710/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2516_mem_in_22_
[03/22 03:00:18   3787]   Added inst FE_PHC2575_mem_in_22_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_22_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory5_reg_22_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_22_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/U458/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U522/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U586/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U650/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U714/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/memory7_reg_22_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory5_reg_22_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory6_reg_22_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/U459/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U523/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U587/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U651/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U715/A2
[03/22 03:00:18   3787] Committed on net mem_in[52]
[03/22 03:00:18   3787]   Added inst FE_PHC2576_mem_in_52_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2514_mem_in_52_/I
[03/22 03:00:18   3787]     sink term: FE_PHC2373_mem_in_52_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2509_mem_in_40_
[03/22 03:00:18   3787]   Added inst FE_PHC2577_mem_in_40_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2440_mem_in_40_/I
[03/22 03:00:18   3787] Committed on net mem_in[4]
[03/22 03:00:18   3787]   Added inst FE_PHC2578_mem_in_4_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2511_mem_in_4_/I
[03/22 03:00:18   3787] Committed on net FE_PHN2446_mem_in_41_
[03/22 03:00:18   3787]   Added inst FE_PHC2579_mem_in_41_ (CKBD0)
[03/22 03:00:18   3787]     sink term: FE_PHC2519_mem_in_41_/I
[03/22 03:00:18   3787]     sink term: kmem_instance/U568/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2517_mem_in_49_
[03/22 03:00:18   3787]   Added inst FE_PHC2580_mem_in_49_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/U431/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U495/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U559/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U623/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U687/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/U432/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U496/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U560/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U624/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U688/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2035_mem_in_51_
[03/22 03:00:18   3787]   Added inst FE_PHC2581_mem_in_51_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_51_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory5_reg_51_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_51_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/U429/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U493/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U557/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U621/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U685/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/memory7_reg_51_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory5_reg_51_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory6_reg_51_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/U430/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U494/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U558/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U622/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U686/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2518_mem_in_42_
[03/22 03:00:18   3787]   Added inst FE_PHC2582_mem_in_42_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/U438/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U502/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U566/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U630/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U694/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/U439/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U503/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U567/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U631/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U695/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2053_mem_in_45_
[03/22 03:00:18   3787]   Added inst qmem_instance/FE_PHC2583_mem_in_45_ (BUFFD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_45_/D
[03/22 03:00:18   3787]     side term: qmem_instance/memory7_reg_45_/D
[03/22 03:00:18   3787]     side term: qmem_instance/memory5_reg_45_/D
[03/22 03:00:18   3787]     side term: qmem_instance/U435/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U499/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U563/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U627/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U691/A2
[03/22 03:00:18   3787]     side term: kmem_instance/memory7_reg_45_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory5_reg_45_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory6_reg_45_/D
[03/22 03:00:18   3787]     side term: kmem_instance/U436/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U500/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U564/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U628/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U692/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:18   3787]   Added inst qmem_instance/FE_PHC2584_mem_in_56_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_56_/D
[03/22 03:00:18   3787]     side term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:18   3787]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:18   3787]     side term: qmem_instance/memory5_reg_56_/D
[03/22 03:00:18   3787]     side term: qmem_instance/U424/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U488/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U552/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U616/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U680/A2
[03/22 03:00:18   3787]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:18   3787]     side term: kmem_instance/U425/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U553/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U617/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U681/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:18   3787]   Added inst qmem_instance/FE_PHC2585_mem_in_43_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/U437/A2
[03/22 03:00:18   3787]     side term: qmem_instance/FE_PHC2520_mem_in_43_/I
[03/22 03:00:18   3787]     side term: qmem_instance/FE_PHC2457_mem_in_43_/I
[03/22 03:00:18   3787]     side term: qmem_instance/FE_PHC2374_mem_in_43_/I
[03/22 03:00:18   3787]     side term: qmem_instance/FE_PHC2316_mem_in_43_/I
[03/22 03:00:18   3787]     side term: qmem_instance/FE_PHC2247_mem_in_43_/I
[03/22 03:00:18   3787]     side term: qmem_instance/U629/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U693/A2
[03/22 03:00:18   3787]     side term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:18   3787]     side term: kmem_instance/U438/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U502/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U566/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U630/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U694/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2524_mem_in_11_
[03/22 03:00:18   3787]   Added inst FE_PHC2586_mem_in_11_ (CKBD0)
[03/22 03:00:18   3787]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/U470/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U598/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:18   3787]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:18   3787]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:18   3787]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/U469/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U533/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U597/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U661/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U725/A2
[03/22 03:00:18   3787] Committed on net FE_PHN2452_mem_in_47_
[03/22 03:00:18   3787]   Added inst FE_PHC2587_mem_in_47_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:18   3787]     sink term: qmem_instance/U433/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U497/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U561/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U625/A2
[03/22 03:00:18   3787]     sink term: qmem_instance/U689/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/memory7_reg_47_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:18   3787]     sink term: kmem_instance/U434/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U498/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U562/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U626/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/U690/A2
[03/22 03:00:18   3787]     sink term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:18   3787] Committed on net reset
[03/22 03:00:18   3787]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset (CKBD0)
[03/22 03:00:18   3787]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:18   3787]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2523_reset/I
[03/22 03:00:18   3787]     side term: mac_array_instance/FE_PHC2458_reset/I
[03/22 03:00:18   3787]     side term: FE_PHC2215_reset/I
[03/22 03:00:18   3787]     side term: FE_PHC2314_reset/I
[03/22 03:00:18   3787]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:18   3787]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:18   3787]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:18   3787] Committed on net FE_PHN2515_mem_in_37_
[03/22 03:00:18   3787]   Added inst qmem_instance/FE_PHC2589_mem_in_37_ (CKBD0)
[03/22 03:00:18   3787]     sink term: qmem_instance/memory6_reg_37_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:18   3787]     side term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:18   3787]     side term: kmem_instance/U444/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U508/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U572/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U636/A2
[03/22 03:00:18   3787]     side term: kmem_instance/U700/A2
[03/22 03:00:18   3787]     side term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:18   3787]     side term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:18   3787]     side term: qmem_instance/U443/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U507/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U571/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U635/A2
[03/22 03:00:18   3787]     side term: qmem_instance/U699/A2
[03/22 03:00:18   3787] Committed on net ofifo_inst/FE_PHN2526_reset
[03/22 03:00:18   3787]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2590_reset (CKBD0)
[03/22 03:00:18   3787]     sink term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:18   3787]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:18   3787] Worst hold path end point:
[03/22 03:00:18   3787]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:18   3787]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:18   3787] ===========================================================================================
[03/22 03:00:18   3787]   Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
[03/22 03:00:18   3787] ------------------------------------------------------------------------------------------
[03/22 03:00:18   3787]  Hold WNS :      -0.3100
[03/22 03:00:18   3787]       TNS :    -168.7079
[03/22 03:00:18   3787]       #VP :         1998
[03/22 03:00:18   3787]       TNS+:      19.4722/64 improved (0.3043 per commit, 10.348%)
[03/22 03:00:18   3787]   Density :      88.649%
[03/22 03:00:18   3787] ------------------------------------------------------------------------------------------
[03/22 03:00:18   3787]  64 buffer added (phase total 583, total 583)
[03/22 03:00:18   3787]  cpu=0:00:25.3 real=0:00:26.0 totSessionCpu=1:03:08 mem=1602.1M
[03/22 03:00:18   3787] ===========================================================================================
[03/22 03:00:18   3787] 
[03/22 03:00:18   3787] Starting Phase 1 Step 2 Iter 9 ...
[03/22 03:00:18   3788] Committed on net FE_PHN2493_mem_in_38_
[03/22 03:00:18   3788]   Added inst FE_PHC2591_mem_in_38_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2422_mem_in_38_/I
[03/22 03:00:18   3788] Committed on net mem_in[13]
[03/22 03:00:18   3788]   Added inst FE_PHC2592_mem_in_13_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2543_mem_in_13_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2504_mem_in_26_
[03/22 03:00:18   3788]   Added inst FE_PHC2593_mem_in_26_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2437_mem_in_26_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2485_mem_in_28_
[03/22 03:00:18   3788]   Added inst FE_PHC2594_mem_in_28_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2550_mem_in_28_/I
[03/22 03:00:18   3788] Committed on net mem_in[3]
[03/22 03:00:18   3788]   Added inst FE_PHC2595_mem_in_3_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2542_mem_in_3_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2475_mem_in_29_
[03/22 03:00:18   3788]   Added inst FE_PHC2596_mem_in_29_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2532_mem_in_29_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2560_mem_in_39_
[03/22 03:00:18   3788]   Added inst FE_PHC2597_mem_in_39_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2513_mem_in_39_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2557_mem_in_31_
[03/22 03:00:18   3788]   Added inst FE_PHC2598_mem_in_31_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2522_mem_in_31_/I
[03/22 03:00:18   3788] Committed on net mem_in[61]
[03/22 03:00:18   3788]   Added inst FE_PHC2599_mem_in_61_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2547_mem_in_61_/I
[03/22 03:00:18   3788] Committed on net mem_in[18]
[03/22 03:00:18   3788]   Added inst FE_PHC2600_mem_in_18_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2553_mem_in_18_/I
[03/22 03:00:18   3788] Committed on net mem_in[30]
[03/22 03:00:18   3788]   Added inst FE_PHC2601_mem_in_30_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2554_mem_in_30_/I
[03/22 03:00:18   3788] Committed on net mem_in[5]
[03/22 03:00:18   3788]   Added inst FE_PHC2602_mem_in_5_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2562_mem_in_5_/I
[03/22 03:00:18   3788] Committed on net mem_in[0]
[03/22 03:00:18   3788]   Added inst FE_PHC2603_mem_in_0_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2559_mem_in_0_/I
[03/22 03:00:18   3788] Committed on net mem_in[21]
[03/22 03:00:18   3788]   Added inst FE_PHC2604_mem_in_21_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2573_mem_in_21_/I
[03/22 03:00:18   3788] Committed on net mem_in[60]
[03/22 03:00:18   3788]   Added inst FE_PHC2605_mem_in_60_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2549_mem_in_60_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2533_mem_in_58_
[03/22 03:00:18   3788]   Added inst FE_PHC2606_mem_in_58_ (CKBD0)
[03/22 03:00:18   3788]     sink term: kmem_instance/U615/A2
[03/22 03:00:18   3788] Committed on net mem_in[63]
[03/22 03:00:18   3788]   Added inst FE_PHC2607_mem_in_63_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2535_mem_in_63_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2343_mem_in_34_
[03/22 03:00:18   3788]   Added inst FE_PHC2608_mem_in_34_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2486_mem_in_34_/I
[03/22 03:00:18   3788] Committed on net mem_in[2]
[03/22 03:00:18   3788]   Added inst FE_PHC2609_mem_in_2_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2561_mem_in_2_/I
[03/22 03:00:18   3788] Committed on net mem_in[7]
[03/22 03:00:18   3788]   Added inst FE_PHC2610_mem_in_7_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2558_mem_in_7_/I
[03/22 03:00:18   3788] Committed on net mem_in[23]
[03/22 03:00:18   3788]   Added inst FE_PHC2611_mem_in_23_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2539_mem_in_23_/I
[03/22 03:00:18   3788] Committed on net mem_in[6]
[03/22 03:00:18   3788]   Added inst FE_PHC2612_mem_in_6_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2541_mem_in_6_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2512_mem_in_27_
[03/22 03:00:18   3788]   Added inst FE_PHC2613_mem_in_27_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2574_mem_in_27_/I
[03/22 03:00:18   3788] Committed on net mem_in[36]
[03/22 03:00:18   3788]   Added inst FE_PHC2614_mem_in_36_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2534_mem_in_36_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2355_mem_in_24_
[03/22 03:00:18   3788]   Added inst FE_PHC2615_mem_in_24_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2506_mem_in_24_/I
[03/22 03:00:18   3788] Committed on net mem_in[9]
[03/22 03:00:18   3788]   Added inst FE_PHC2616_mem_in_9_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2551_mem_in_9_/I
[03/22 03:00:18   3788] Committed on net mem_in[19]
[03/22 03:00:18   3788]   Added inst FE_PHC2617_mem_in_19_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2571_mem_in_19_/I
[03/22 03:00:18   3788] Committed on net mem_in[15]
[03/22 03:00:18   3788]   Added inst FE_PHC2618_mem_in_15_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2572_mem_in_15_/I
[03/22 03:00:18   3788] Committed on net mem_in[1]
[03/22 03:00:18   3788]   Added inst FE_PHC2619_mem_in_1_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2570_mem_in_1_/I
[03/22 03:00:18   3788] Committed on net mem_in[14]
[03/22 03:00:18   3788]   Added inst FE_PHC2620_mem_in_14_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2565_mem_in_14_/I
[03/22 03:00:18   3788] Committed on net mem_in[20]
[03/22 03:00:18   3788]   Added inst FE_PHC2621_mem_in_20_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2568_mem_in_20_/I
[03/22 03:00:18   3788] Committed on net mem_in[17]
[03/22 03:00:18   3788]   Added inst FE_PHC2622_mem_in_17_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2569_mem_in_17_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2462_mem_in_33_
[03/22 03:00:18   3788]   Added inst FE_PHC2623_mem_in_33_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2544_mem_in_33_/I
[03/22 03:00:18   3788] Committed on net mem_in[12]
[03/22 03:00:18   3788]   Added inst FE_PHC2624_mem_in_12_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2556_mem_in_12_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2515_mem_in_37_
[03/22 03:00:18   3788]   Added inst FE_PHC2625_mem_in_37_ (CKBD0)
[03/22 03:00:18   3788]     sink term: kmem_instance/memory7_reg_37_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory5_reg_37_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory6_reg_37_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/U444/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U508/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U572/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U636/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U700/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/memory7_reg_37_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory5_reg_37_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/U443/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U507/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U571/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U635/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U699/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/FE_PHC2589_mem_in_37_/I
[03/22 03:00:18   3788] Committed on net mem_in[16]
[03/22 03:00:18   3788]   Added inst FE_PHC2626_mem_in_16_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2540_mem_in_16_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2537_mem_in_35_
[03/22 03:00:18   3788]   Added inst FE_PHC2627_mem_in_35_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2508_mem_in_35_/I
[03/22 03:00:18   3788] Committed on net mem_in[32]
[03/22 03:00:18   3788]   Added inst FE_PHC2628_mem_in_32_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2538_mem_in_32_/I
[03/22 03:00:18   3788] Committed on net mem_in[8]
[03/22 03:00:18   3788]   Added inst FE_PHC2629_mem_in_8_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2567_mem_in_8_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2040_mem_in_46_
[03/22 03:00:18   3788]   Added inst kmem_instance/FE_PHC2630_mem_in_46_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: kmem_instance/memory6_reg_46_/D
[03/22 03:00:18   3788]     side term: qmem_instance/memory7_reg_46_/D
[03/22 03:00:18   3788]     side term: qmem_instance/memory5_reg_46_/D
[03/22 03:00:18   3788]     side term: qmem_instance/memory6_reg_46_/D
[03/22 03:00:18   3788]     side term: qmem_instance/U434/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U498/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U562/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U626/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U690/A2
[03/22 03:00:18   3788]     side term: kmem_instance/memory7_reg_46_/D
[03/22 03:00:18   3788]     side term: kmem_instance/memory5_reg_46_/D
[03/22 03:00:18   3788]     side term: kmem_instance/U435/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U499/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U563/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U627/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U691/A2
[03/22 03:00:18   3788] Committed on net FE_PHN2580_mem_in_49_
[03/22 03:00:18   3788]   Added inst FE_PHC2631_mem_in_49_ (CKBD0)
[03/22 03:00:18   3788]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/U431/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U495/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U559/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U623/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U687/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/U432/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U496/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U560/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U624/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U688/A2
[03/22 03:00:18   3788] Committed on net mem_in[52]
[03/22 03:00:18   3788]   Added inst FE_PHC2632_mem_in_52_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2576_mem_in_52_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2577_mem_in_40_
[03/22 03:00:18   3788]   Added inst FE_PHC2633_mem_in_40_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2440_mem_in_40_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2579_mem_in_41_
[03/22 03:00:18   3788]   Added inst FE_PHC2634_mem_in_41_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2519_mem_in_41_/I
[03/22 03:00:18   3788]     sink term: kmem_instance/U568/A2
[03/22 03:00:18   3788] Committed on net mem_in[4]
[03/22 03:00:18   3788]   Added inst FE_PHC2635_mem_in_4_ (CKBD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2578_mem_in_4_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2516_mem_in_22_
[03/22 03:00:18   3788]   Added inst FE_PHC2636_mem_in_22_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2575_mem_in_22_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2587_mem_in_47_
[03/22 03:00:18   3788]   Added inst FE_PHC2637_mem_in_47_ (CKBD0)
[03/22 03:00:18   3788]     sink term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/U433/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U497/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U561/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U625/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U689/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/memory7_reg_47_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/U434/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U498/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U562/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U626/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U690/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2467_mem_in_25_
[03/22 03:00:18   3788]   Added inst FE_PHC2638_mem_in_25_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: FE_PHC2530_mem_in_25_/I
[03/22 03:00:18   3788] Committed on net FE_PHN2586_mem_in_11_
[03/22 03:00:18   3788]   Added inst FE_PHC2639_mem_in_11_ (CKBD0)
[03/22 03:00:18   3788]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/U470/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U598/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:18   3788]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:18   3788]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:18   3788]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:18   3788]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/U469/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U533/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U597/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U661/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U725/A2
[03/22 03:00:18   3788] Committed on net FE_PHN2582_mem_in_42_
[03/22 03:00:18   3788]   Added inst FE_PHC2640_mem_in_42_ (CKBD0)
[03/22 03:00:18   3788]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:18   3788]     sink term: qmem_instance/U438/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U502/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U566/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U630/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U694/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/U439/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U503/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U567/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U631/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U695/A2
[03/22 03:00:18   3788] Committed on net FE_PHN2053_mem_in_45_
[03/22 03:00:18   3788]   Added inst qmem_instance/FE_PHC2641_mem_in_45_ (BUFFD0)
[03/22 03:00:18   3788]     sink term: qmem_instance/memory5_reg_45_/D
[03/22 03:00:18   3788]     side term: qmem_instance/FE_PHC2583_mem_in_45_/I
[03/22 03:00:18   3788]     side term: qmem_instance/memory7_reg_45_/D
[03/22 03:00:18   3788]     side term: qmem_instance/U435/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U499/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U563/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U627/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U691/A2
[03/22 03:00:18   3788]     side term: kmem_instance/memory7_reg_45_/D
[03/22 03:00:18   3788]     side term: kmem_instance/memory5_reg_45_/D
[03/22 03:00:18   3788]     side term: kmem_instance/memory6_reg_45_/D
[03/22 03:00:18   3788]     side term: kmem_instance/U436/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U500/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U564/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U628/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U692/A2
[03/22 03:00:18   3788] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:18   3788]   Added inst FE_PHC2642_mem_in_43_ (CKBD0)
[03/22 03:00:18   3788]     sink term: qmem_instance/U629/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/U693/A2
[03/22 03:00:18   3788]     sink term: qmem_instance/FE_PHC2247_mem_in_43_/I
[03/22 03:00:18   3788]     sink term: qmem_instance/FE_PHC2316_mem_in_43_/I
[03/22 03:00:18   3788]     sink term: qmem_instance/FE_PHC2374_mem_in_43_/I
[03/22 03:00:18   3788]     sink term: qmem_instance/FE_PHC2457_mem_in_43_/I
[03/22 03:00:18   3788]     sink term: qmem_instance/FE_PHC2520_mem_in_43_/I
[03/22 03:00:18   3788]     sink term: qmem_instance/FE_PHC2585_mem_in_43_/I
[03/22 03:00:18   3788]     sink term: kmem_instance/U694/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U630/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/memory5_reg_43_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/U502/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/memory7_reg_43_/D
[03/22 03:00:18   3788]     sink term: kmem_instance/U438/A2
[03/22 03:00:18   3788]     sink term: kmem_instance/U566/A2
[03/22 03:00:18   3788]     side term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:18   3788] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:18   3788]   Added inst qmem_instance/FE_PHC2643_mem_in_56_ (CKBD0)
[03/22 03:00:18   3788]     sink term: qmem_instance/memory5_reg_56_/D
[03/22 03:00:18   3788]     side term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:18   3788]     side term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:18   3788]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:18   3788]     side term: qmem_instance/U424/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U488/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U552/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U616/A2
[03/22 03:00:18   3788]     side term: qmem_instance/U680/A2
[03/22 03:00:18   3788]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:18   3788]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:18   3788]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:18   3788]     side term: kmem_instance/U425/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U553/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U617/A2
[03/22 03:00:18   3788]     side term: kmem_instance/U681/A2
[03/22 03:00:18   3788] Committed on net reset
[03/22 03:00:18   3788]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset (CKBD0)
[03/22 03:00:18   3788]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_OFC316_reset/I
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:18   3788]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2523_reset/I
[03/22 03:00:18   3788]     side term: mac_array_instance/FE_PHC2458_reset/I
[03/22 03:00:18   3788]     side term: FE_PHC2215_reset/I
[03/22 03:00:18   3788]     side term: FE_PHC2314_reset/I
[03/22 03:00:18   3788]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:18   3788]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:18   3788]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:18   3788]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:18   3788]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:18   3788]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:18   3788]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:18   3788]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:19   3788] Committed on net ofifo_inst/FE_PHN2526_reset
[03/22 03:00:19   3788]   Added inst ofifo_inst/FE_PHC2645_reset (CKBD0)
[03/22 03:00:19   3788]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:19   3788]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2590_reset/I
[03/22 03:00:19   3788] Worst hold path end point:
[03/22 03:00:19   3788]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:19   3788]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:19   3788] ===========================================================================================
[03/22 03:00:19   3788]   Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
[03/22 03:00:19   3788] ------------------------------------------------------------------------------------------
[03/22 03:00:19   3788]  Hold WNS :      -0.3060
[03/22 03:00:19   3788]       TNS :    -153.5085
[03/22 03:00:19   3788]       #VP :         1593
[03/22 03:00:19   3788]       TNS+:      15.1994/55 improved (0.2764 per commit, 9.009%)
[03/22 03:00:19   3788]   Density :      88.703%
[03/22 03:00:19   3788] ------------------------------------------------------------------------------------------
[03/22 03:00:19   3788]  55 buffer added (phase total 638, total 638)
[03/22 03:00:19   3788]  cpu=0:00:26.2 real=0:00:27.0 totSessionCpu=1:03:09 mem=1602.1M
[03/22 03:00:19   3788] ===========================================================================================
[03/22 03:00:19   3788] 
[03/22 03:00:19   3788] Starting Phase 1 Step 2 Iter 10 ...
[03/22 03:00:19   3789] Committed on net FE_PHN2506_mem_in_24_
[03/22 03:00:19   3789]   Added inst FE_PHC2646_mem_in_24_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2278_mem_in_24_/I
[03/22 03:00:19   3789] Committed on net mem_in[21]
[03/22 03:00:19   3789]   Added inst FE_PHC2647_mem_in_21_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2604_mem_in_21_/I
[03/22 03:00:19   3789] Committed on net mem_in[19]
[03/22 03:00:19   3789]   Added inst FE_PHC2648_mem_in_19_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2617_mem_in_19_/I
[03/22 03:00:19   3789] Committed on net mem_in[15]
[03/22 03:00:19   3789]   Added inst FE_PHC2649_mem_in_15_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2618_mem_in_15_/I
[03/22 03:00:19   3789] Committed on net mem_in[1]
[03/22 03:00:19   3789]   Added inst FE_PHC2650_mem_in_1_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2619_mem_in_1_/I
[03/22 03:00:19   3789] Committed on net mem_in[61]
[03/22 03:00:19   3789]   Added inst FE_PHC2651_mem_in_61_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2599_mem_in_61_/I
[03/22 03:00:19   3789] Committed on net mem_in[5]
[03/22 03:00:19   3789]   Added inst FE_PHC2652_mem_in_5_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2602_mem_in_5_/I
[03/22 03:00:19   3789] Committed on net mem_in[18]
[03/22 03:00:19   3789]   Added inst FE_PHC2653_mem_in_18_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2600_mem_in_18_/I
[03/22 03:00:19   3789] Committed on net mem_in[9]
[03/22 03:00:19   3789]   Added inst FE_PHC2654_mem_in_9_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2616_mem_in_9_/I
[03/22 03:00:19   3789] Committed on net mem_in[17]
[03/22 03:00:19   3789]   Added inst FE_PHC2655_mem_in_17_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2622_mem_in_17_/I
[03/22 03:00:19   3789] Committed on net mem_in[8]
[03/22 03:00:19   3789]   Added inst FE_PHC2656_mem_in_8_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2629_mem_in_8_/I
[03/22 03:00:19   3789] Committed on net mem_in[60]
[03/22 03:00:19   3789]   Added inst FE_PHC2657_mem_in_60_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2605_mem_in_60_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2053_mem_in_45_
[03/22 03:00:19   3789]   Added inst FE_PHC2658_mem_in_45_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: kmem_instance/memory7_reg_45_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/memory5_reg_45_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/memory6_reg_45_/D
[03/22 03:00:19   3789]     sink term: qmem_instance/memory7_reg_45_/D
[03/22 03:00:19   3789]     side term: qmem_instance/FE_PHC2641_mem_in_45_/I
[03/22 03:00:19   3789]     side term: qmem_instance/FE_PHC2583_mem_in_45_/I
[03/22 03:00:19   3789]     side term: qmem_instance/U435/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U499/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U563/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U627/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U691/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U436/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U500/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U564/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U628/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U692/A2
[03/22 03:00:19   3789] Committed on net mem_in[2]
[03/22 03:00:19   3789]   Added inst FE_PHC2659_mem_in_2_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2609_mem_in_2_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2250_mem_in_26_
[03/22 03:00:19   3789]   Added inst kmem_instance/FE_PHC2660_mem_in_26_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: kmem_instance/memory6_reg_26_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/memory5_reg_26_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory7_reg_26_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U455/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U519/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U583/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U647/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U711/A2
[03/22 03:00:19   3789]     side term: qmem_instance/memory7_reg_26_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory5_reg_26_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory6_reg_26_/D
[03/22 03:00:19   3789]     side term: qmem_instance/U454/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U518/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U582/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U646/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U710/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2566_mem_in_38_
[03/22 03:00:19   3789]   Added inst FE_PHC2661_mem_in_38_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2493_mem_in_38_/I
[03/22 03:00:19   3789] Committed on net mem_in[7]
[03/22 03:00:19   3789]   Added inst FE_PHC2662_mem_in_7_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2610_mem_in_7_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2013_mem_in_0_
[03/22 03:00:19   3789]   Added inst kmem_instance/FE_PHC2663_mem_in_0_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: kmem_instance/memory6_reg_0_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory7_reg_0_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory5_reg_0_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U481/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U545/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U609/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U673/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U737/A2
[03/22 03:00:19   3789]     side term: qmem_instance/memory7_reg_0_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory5_reg_0_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory6_reg_0_/D
[03/22 03:00:19   3789]     side term: qmem_instance/U480/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U544/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U608/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U672/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U736/A2
[03/22 03:00:19   3789] Committed on net mem_in[52]
[03/22 03:00:19   3789]   Added inst FE_PHC2664_mem_in_52_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2632_mem_in_52_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2440_mem_in_40_
[03/22 03:00:19   3789]   Added inst kmem_instance/FE_PHC2665_mem_in_40_ (CKBD0)
[03/22 03:00:19   3789]     sink term: kmem_instance/memory6_reg_40_/D
[03/22 03:00:19   3789]     side term: FE_PHC2072_mem_in_40_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2486_mem_in_34_
[03/22 03:00:19   3789]   Added inst FE_PHC2666_mem_in_34_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2552_mem_in_34_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2637_mem_in_47_
[03/22 03:00:19   3789]   Added inst kmem_instance/FE_PHC2667_mem_in_47_ (CKBD0)
[03/22 03:00:19   3789]     sink term: kmem_instance/memory7_reg_47_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:19   3789]     side term: qmem_instance/U433/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U497/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U561/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U625/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U689/A2
[03/22 03:00:19   3789]     side term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U434/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U498/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U562/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U626/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U690/A2
[03/22 03:00:19   3789]     side term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:19   3789] Committed on net mem_in[4]
[03/22 03:00:19   3789]   Added inst FE_PHC2668_mem_in_4_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2635_mem_in_4_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2634_mem_in_41_
[03/22 03:00:19   3789]   Added inst FE_PHC2669_mem_in_41_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2519_mem_in_41_/I
[03/22 03:00:19   3789]     sink term: kmem_instance/U568/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2033_mem_in_63_
[03/22 03:00:19   3789]   Added inst kmem_instance/FE_PHC2670_mem_in_63_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: kmem_instance/memory6_reg_63_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory7_reg_63_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory5_reg_63_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory6_reg_63_/D
[03/22 03:00:19   3789]     side term: qmem_instance/U417/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U481/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U545/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U609/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U673/A2
[03/22 03:00:19   3789]     side term: kmem_instance/memory7_reg_63_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory5_reg_63_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U418/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U482/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U546/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U610/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U674/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2560_mem_in_39_
[03/22 03:00:19   3789]   Added inst FE_PHC2671_mem_in_39_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2597_mem_in_39_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2376_mem_in_28_
[03/22 03:00:19   3789]   Added inst FE_PHC2672_mem_in_28_ (BUFFD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2485_mem_in_28_/I
[03/22 03:00:19   3789] Committed on net FE_PHN2640_mem_in_42_
[03/22 03:00:19   3789]   Added inst FE_PHC2673_mem_in_42_ (CKBD0)
[03/22 03:00:19   3789]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:19   3789]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:19   3789]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:19   3789]     sink term: qmem_instance/U438/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U502/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U566/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U630/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U694/A2
[03/22 03:00:19   3789]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/U439/A2
[03/22 03:00:19   3789]     sink term: kmem_instance/U503/A2
[03/22 03:00:19   3789]     sink term: kmem_instance/U567/A2
[03/22 03:00:19   3789]     sink term: kmem_instance/U631/A2
[03/22 03:00:19   3789]     sink term: kmem_instance/U695/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:19   3789]   Added inst qmem_instance/FE_PHC2674_mem_in_12_ (CKBD0)
[03/22 03:00:19   3789]     sink term: qmem_instance/U660/A2
[03/22 03:00:19   3789]     side term: qmem_instance/memory7_reg_12_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory5_reg_12_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory6_reg_12_/D
[03/22 03:00:19   3789]     side term: qmem_instance/U468/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U532/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U596/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U724/A2
[03/22 03:00:19   3789]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U469/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U533/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U597/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U661/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U725/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2010_mem_in_43_
[03/22 03:00:19   3789]   Added inst FE_PHC2675_mem_in_43_ (CKBD0)
[03/22 03:00:19   3789]     sink term: FE_PHC2642_mem_in_43_/I
[03/22 03:00:19   3789]     sink term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:19   3789] Committed on net FE_PHN2020_mem_in_14_
[03/22 03:00:19   3789]   Added inst qmem_instance/FE_PHC2676_mem_in_14_ (CKBD0)
[03/22 03:00:19   3789]     sink term: qmem_instance/U658/A2
[03/22 03:00:19   3789]     side term: qmem_instance/memory7_reg_14_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory5_reg_14_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory6_reg_14_/D
[03/22 03:00:19   3789]     side term: qmem_instance/U466/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U530/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U594/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U722/A2
[03/22 03:00:19   3789]     side term: kmem_instance/memory7_reg_14_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory5_reg_14_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory6_reg_14_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U467/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U531/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U595/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U659/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U723/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:19   3789]   Added inst qmem_instance/FE_PHC2677_mem_in_56_ (CKBD0)
[03/22 03:00:19   3789]     sink term: qmem_instance/U552/A2
[03/22 03:00:19   3789]     side term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:19   3789]     side term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:19   3789]     side term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:19   3789]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:19   3789]     side term: qmem_instance/U424/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U488/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U616/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U680/A2
[03/22 03:00:19   3789]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U425/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U553/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U617/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U681/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2031_mem_in_20_
[03/22 03:00:19   3789]   Added inst qmem_instance/FE_PHC2678_mem_in_20_ (CKBD0)
[03/22 03:00:19   3789]     sink term: qmem_instance/U716/A2
[03/22 03:00:19   3789]     side term: qmem_instance/memory7_reg_20_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory5_reg_20_/D
[03/22 03:00:19   3789]     side term: qmem_instance/memory6_reg_20_/D
[03/22 03:00:19   3789]     side term: qmem_instance/U460/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U524/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U588/A2
[03/22 03:00:19   3789]     side term: qmem_instance/U652/A2
[03/22 03:00:19   3789]     side term: kmem_instance/memory7_reg_20_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory5_reg_20_/D
[03/22 03:00:19   3789]     side term: kmem_instance/memory6_reg_20_/D
[03/22 03:00:19   3789]     side term: kmem_instance/U461/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U525/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U589/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U653/A2
[03/22 03:00:19   3789]     side term: kmem_instance/U717/A2
[03/22 03:00:19   3789] Committed on net FE_PHN2639_mem_in_11_
[03/22 03:00:19   3789]   Added inst FE_PHC2679_mem_in_11_ (CKBD0)
[03/22 03:00:19   3789]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:19   3789]     sink term: kmem_instance/U470/A2
[03/22 03:00:19   3789]     sink term: kmem_instance/U598/A2
[03/22 03:00:19   3789]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:19   3789]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:19   3789]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:19   3789]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:19   3789]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:19   3789]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:19   3789]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:19   3789]     sink term: qmem_instance/U469/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U533/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U597/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U661/A2
[03/22 03:00:19   3789]     sink term: qmem_instance/U725/A2
[03/22 03:00:19   3789] Committed on net reset
[03/22 03:00:19   3789]   Added inst mac_array_instance/FE_PHC2680_reset (CKBD0)
[03/22 03:00:19   3789]     sink term: mac_array_instance/FE_PHC2458_reset/I
[03/22 03:00:19   3789]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:19   3789]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2523_reset/I
[03/22 03:00:19   3789]     side term: FE_PHC2215_reset/I
[03/22 03:00:19   3789]     side term: FE_PHC2314_reset/I
[03/22 03:00:19   3789]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:19   3789]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:19   3789]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:19   3789]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:19   3789]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:19   3789]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:19   3789]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:19   3789]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:19   3789] Committed on net ofifo_inst/FE_PHN2645_reset
[03/22 03:00:19   3789]   Added inst ofifo_inst/FE_PHC2681_reset (CKBD0)
[03/22 03:00:19   3789]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:19   3789]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2590_reset/I
[03/22 03:00:20   3789] Worst hold path end point:
[03/22 03:00:20   3789]   ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:20   3789]     net: ofifo_inst/col_idx_1__fifo_instance/FE_OFN319_reset (nrTerm=10)
[03/22 03:00:20   3789] ===========================================================================================
[03/22 03:00:20   3789]   Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
[03/22 03:00:20   3789] ------------------------------------------------------------------------------------------
[03/22 03:00:20   3789]  Hold WNS :      -0.3042
[03/22 03:00:20   3789]       TNS :    -148.2297
[03/22 03:00:20   3789]       #VP :         1455
[03/22 03:00:20   3789]       TNS+:       5.2788/36 improved (0.1466 per commit, 3.439%)
[03/22 03:00:20   3789]   Density :      88.739%
[03/22 03:00:20   3789] ------------------------------------------------------------------------------------------
[03/22 03:00:20   3789]  36 buffer added (phase total 674, total 674)
[03/22 03:00:20   3789]  cpu=0:00:27.0 real=0:00:28.0 totSessionCpu=1:03:10 mem=1602.1M
[03/22 03:00:20   3789] ===========================================================================================
[03/22 03:00:20   3789] 
[03/22 03:00:20   3789] Starting Phase 1 Step 2 Iter 11 ...
[03/22 03:00:20   3789] Committed on net mem_in[1]
[03/22 03:00:20   3789]   Added inst FE_PHC2682_mem_in_1_ (CKBD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2650_mem_in_1_/I
[03/22 03:00:20   3789] Committed on net FE_PHN2673_mem_in_42_
[03/22 03:00:20   3789]   Added inst qmem_instance/FE_PHC2683_mem_in_42_ (CKBD0)
[03/22 03:00:20   3789]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:20   3789]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:20   3789]     side term: qmem_instance/U438/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U502/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U566/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U630/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U694/A2
[03/22 03:00:20   3789]     side term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:20   3789]     side term: kmem_instance/U439/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U503/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U567/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U631/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U695/A2
[03/22 03:00:20   3789] Committed on net kmem_instance/FE_PHN2665_mem_in_40_
[03/22 03:00:20   3789]   Added inst kmem_instance/FE_PHC2684_mem_in_40_ (CKBD0)
[03/22 03:00:20   3789]     sink term: kmem_instance/memory6_reg_40_/D
[03/22 03:00:20   3789] Committed on net mem_in[8]
[03/22 03:00:20   3789]   Added inst FE_PHC2685_mem_in_8_ (CKBD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2656_mem_in_8_/I
[03/22 03:00:20   3789] Committed on net mem_in[52]
[03/22 03:00:20   3789]   Added inst FE_PHC2686_mem_in_52_ (CKBD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2664_mem_in_52_/I
[03/22 03:00:20   3789] Committed on net mem_in[19]
[03/22 03:00:20   3789]   Added inst FE_PHC2687_mem_in_19_ (BUFFD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2648_mem_in_19_/I
[03/22 03:00:20   3789] Committed on net FE_PHN2637_mem_in_47_
[03/22 03:00:20   3789]   Added inst kmem_instance/FE_PHC2688_mem_in_47_ (CKBD0)
[03/22 03:00:20   3789]     sink term: kmem_instance/memory6_reg_47_/D
[03/22 03:00:20   3789]     side term: kmem_instance/FE_PHC2667_mem_in_47_/I
[03/22 03:00:20   3789]     side term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:20   3789]     side term: qmem_instance/U433/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U497/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U561/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U625/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U689/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U434/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U498/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U562/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U626/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U690/A2
[03/22 03:00:20   3789]     side term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:20   3789] Committed on net FE_PHN2675_mem_in_43_
[03/22 03:00:20   3789]   Added inst FE_PHC2689_mem_in_43_ (CKBD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2642_mem_in_43_/I
[03/22 03:00:20   3789]     sink term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:20   3789] Committed on net mem_in[9]
[03/22 03:00:20   3789]   Added inst FE_PHC2690_mem_in_9_ (BUFFD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2654_mem_in_9_/I
[03/22 03:00:20   3789] Committed on net mem_in[4]
[03/22 03:00:20   3789]   Added inst FE_PHC2691_mem_in_4_ (CKBD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2668_mem_in_4_/I
[03/22 03:00:20   3789] Committed on net kmem_instance/n886
[03/22 03:00:20   3789]   Added inst kmem_instance/FE_PHC2692_n886 (BUFFD0)
[03/22 03:00:20   3789]     sink term: kmem_instance/memory1_reg_41_/D
[03/22 03:00:20   3789] Committed on net mem_in[17]
[03/22 03:00:20   3789]   Added inst FE_PHC2693_mem_in_17_ (BUFFD0)
[03/22 03:00:20   3789]     sink term: FE_PHC2655_mem_in_17_/I
[03/22 03:00:20   3789] Committed on net FE_PHN2020_mem_in_14_
[03/22 03:00:20   3789]   Added inst qmem_instance/FE_PHC2694_mem_in_14_ (CKBD0)
[03/22 03:00:20   3789]     sink term: qmem_instance/U722/A2
[03/22 03:00:20   3789]     side term: qmem_instance/FE_PHC2676_mem_in_14_/I
[03/22 03:00:20   3789]     side term: qmem_instance/memory7_reg_14_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory5_reg_14_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory6_reg_14_/D
[03/22 03:00:20   3789]     side term: qmem_instance/U466/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U530/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U594/A2
[03/22 03:00:20   3789]     side term: kmem_instance/memory7_reg_14_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory5_reg_14_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory6_reg_14_/D
[03/22 03:00:20   3789]     side term: kmem_instance/U467/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U531/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U595/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U659/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U723/A2
[03/22 03:00:20   3789] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:20   3789]   Added inst qmem_instance/FE_PHC2695_mem_in_12_ (CKBD0)
[03/22 03:00:20   3789]     sink term: qmem_instance/U724/A2
[03/22 03:00:20   3789]     side term: qmem_instance/FE_PHC2674_mem_in_12_/I
[03/22 03:00:20   3789]     side term: qmem_instance/memory7_reg_12_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory5_reg_12_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory6_reg_12_/D
[03/22 03:00:20   3789]     side term: qmem_instance/U468/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U532/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U596/A2
[03/22 03:00:20   3789]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:20   3789]     side term: kmem_instance/U469/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U533/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U597/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U661/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U725/A2
[03/22 03:00:20   3789] Committed on net FE_PHN2053_mem_in_45_
[03/22 03:00:20   3789]   Added inst FE_PHC2696_mem_in_45_ (BUFFD0)
[03/22 03:00:20   3789]     sink term: qmem_instance/U435/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U499/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U563/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U627/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U691/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/FE_PHC2583_mem_in_45_/I
[03/22 03:00:20   3789]     sink term: qmem_instance/FE_PHC2641_mem_in_45_/I
[03/22 03:00:20   3789]     sink term: kmem_instance/U436/A2
[03/22 03:00:20   3789]     sink term: kmem_instance/U500/A2
[03/22 03:00:20   3789]     sink term: kmem_instance/U564/A2
[03/22 03:00:20   3789]     sink term: kmem_instance/U628/A2
[03/22 03:00:20   3789]     sink term: kmem_instance/U692/A2
[03/22 03:00:20   3789]     side term: FE_PHC2658_mem_in_45_/I
[03/22 03:00:20   3789] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:20   3789]   Added inst qmem_instance/FE_PHC2697_mem_in_56_ (CKBD0)
[03/22 03:00:20   3789]     sink term: qmem_instance/U680/A2
[03/22 03:00:20   3789]     side term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:00:20   3789]     side term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:20   3789]     side term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:20   3789]     side term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:20   3789]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:20   3789]     side term: qmem_instance/U424/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U488/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U616/A2
[03/22 03:00:20   3789]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:20   3789]     side term: kmem_instance/U425/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U553/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U617/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U681/A2
[03/22 03:00:20   3789] Committed on net FE_PHN2050_mem_in_15_
[03/22 03:00:20   3789]   Added inst kmem_instance/FE_PHC2698_mem_in_15_ (BUFFD0)
[03/22 03:00:20   3789]     sink term: kmem_instance/memory6_reg_15_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory7_reg_15_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory5_reg_15_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory6_reg_15_/D
[03/22 03:00:20   3789]     side term: qmem_instance/U465/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U529/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U593/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U657/A2
[03/22 03:00:20   3789]     side term: qmem_instance/U721/A2
[03/22 03:00:20   3789]     side term: kmem_instance/memory7_reg_15_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory5_reg_15_/D
[03/22 03:00:20   3789]     side term: kmem_instance/U466/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U530/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U594/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U658/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U722/A2
[03/22 03:00:20   3789] Committed on net FE_PHN2679_mem_in_11_
[03/22 03:00:20   3789]   Added inst FE_PHC2699_mem_in_11_ (CKBD0)
[03/22 03:00:20   3789]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:20   3789]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:20   3789]     sink term: kmem_instance/U470/A2
[03/22 03:00:20   3789]     sink term: kmem_instance/U598/A2
[03/22 03:00:20   3789]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:20   3789]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:20   3789]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:20   3789]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:20   3789]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:20   3789]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:20   3789]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:20   3789]     sink term: qmem_instance/U469/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U533/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U597/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U661/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U725/A2
[03/22 03:00:20   3789] Committed on net reset
[03/22 03:00:20   3789]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2700_reset (CKBD0)
[03/22 03:00:20   3789]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2523_reset/I
[03/22 03:00:20   3789]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:20   3789]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:20   3789]     side term: FE_PHC2215_reset/I
[03/22 03:00:20   3789]     side term: FE_PHC2314_reset/I
[03/22 03:00:20   3789]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:20   3789]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:20   3789]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:20   3789]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:20   3789]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:20   3789]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:20   3789]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:20   3789]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:20   3789] Committed on net FE_PHN2031_mem_in_20_
[03/22 03:00:20   3789]   Added inst qmem_instance/FE_PHC2701_mem_in_20_ (CKBD0)
[03/22 03:00:20   3789]     sink term: qmem_instance/U524/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U460/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/U652/A2
[03/22 03:00:20   3789]     sink term: qmem_instance/FE_PHC2678_mem_in_20_/I
[03/22 03:00:20   3789]     side term: qmem_instance/memory7_reg_20_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory5_reg_20_/D
[03/22 03:00:20   3789]     side term: qmem_instance/memory6_reg_20_/D
[03/22 03:00:20   3789]     side term: qmem_instance/U588/A2
[03/22 03:00:20   3789]     side term: kmem_instance/memory7_reg_20_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory5_reg_20_/D
[03/22 03:00:20   3789]     side term: kmem_instance/memory6_reg_20_/D
[03/22 03:00:20   3789]     side term: kmem_instance/U461/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U525/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U589/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U653/A2
[03/22 03:00:20   3789]     side term: kmem_instance/U717/A2
[03/22 03:00:20   3790] Committed on net ofifo_inst/FE_PHN2681_reset
[03/22 03:00:20   3790]   Added inst ofifo_inst/FE_PHC2702_reset (CKBD0)
[03/22 03:00:20   3790]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:20   3790]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2590_reset/I
[03/22 03:00:20   3790] Worst hold path end point:
[03/22 03:00:20   3790]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:20   3790]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:20   3790] ===========================================================================================
[03/22 03:00:20   3790]   Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
[03/22 03:00:20   3790] ------------------------------------------------------------------------------------------
[03/22 03:00:20   3790]  Hold WNS :      -0.3024
[03/22 03:00:20   3790]       TNS :    -142.6299
[03/22 03:00:20   3790]       #VP :         1423
[03/22 03:00:20   3790]       TNS+:       5.5998/21 improved (0.2667 per commit, 3.778%)
[03/22 03:00:20   3790]   Density :      88.759%
[03/22 03:00:20   3790] ------------------------------------------------------------------------------------------
[03/22 03:00:20   3790]  21 buffer added (phase total 695, total 695)
[03/22 03:00:20   3790]  cpu=0:00:27.6 real=0:00:28.0 totSessionCpu=1:03:10 mem=1602.1M
[03/22 03:00:20   3790] ===========================================================================================
[03/22 03:00:20   3790] 
[03/22 03:00:20   3790] Starting Phase 1 Step 2 Iter 12 ...
[03/22 03:00:20   3790] Committed on net mem_in[20]
[03/22 03:00:20   3790]   Added inst FE_PHC2703_mem_in_20_ (CKBD0)
[03/22 03:00:20   3790]     sink term: FE_PHC2621_mem_in_20_/I
[03/22 03:00:20   3790] Committed on net FE_PHN2669_mem_in_41_
[03/22 03:00:20   3790]   Added inst kmem_instance/FE_PHC2704_mem_in_41_ (CKBD0)
[03/22 03:00:20   3790]     sink term: kmem_instance/U568/A2
[03/22 03:00:20   3790]     side term: FE_PHC2519_mem_in_41_/I
[03/22 03:00:20   3790] Committed on net kmem_instance/FE_PHN2684_mem_in_40_
[03/22 03:00:20   3790]   Added inst kmem_instance/FE_PHC2705_mem_in_40_ (CKBD0)
[03/22 03:00:20   3790]     sink term: kmem_instance/memory6_reg_40_/D
[03/22 03:00:20   3790] Committed on net FE_PHN2658_mem_in_45_
[03/22 03:00:20   3790]   Added inst FE_PHC2706_mem_in_45_ (CKBD0)
[03/22 03:00:20   3790]     sink term: kmem_instance/memory7_reg_45_/D
[03/22 03:00:20   3790]     sink term: kmem_instance/memory5_reg_45_/D
[03/22 03:00:20   3790]     sink term: kmem_instance/memory6_reg_45_/D
[03/22 03:00:20   3790]     sink term: qmem_instance/memory7_reg_45_/D
[03/22 03:00:20   3790] Committed on net mem_in[52]
[03/22 03:00:20   3790]   Added inst FE_PHC2707_mem_in_52_ (CKBD0)
[03/22 03:00:20   3790]     sink term: FE_PHC2686_mem_in_52_/I
[03/22 03:00:20   3790] Committed on net FE_PHN2637_mem_in_47_
[03/22 03:00:20   3790]   Added inst qmem_instance/FE_PHC2708_mem_in_47_ (CKBD0)
[03/22 03:00:20   3790]     sink term: qmem_instance/memory6_reg_47_/D
[03/22 03:00:20   3790]     side term: kmem_instance/FE_PHC2688_mem_in_47_/I
[03/22 03:00:20   3790]     side term: kmem_instance/FE_PHC2667_mem_in_47_/I
[03/22 03:00:20   3790]     side term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:20   3790]     side term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:20   3790]     side term: qmem_instance/U433/A2
[03/22 03:00:20   3790]     side term: qmem_instance/U497/A2
[03/22 03:00:20   3790]     side term: qmem_instance/U561/A2
[03/22 03:00:20   3790]     side term: qmem_instance/U625/A2
[03/22 03:00:20   3790]     side term: qmem_instance/U689/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U434/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U498/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U562/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U626/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U690/A2
[03/22 03:00:20   3790]     side term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:20   3790] Committed on net FE_PHN2689_mem_in_43_
[03/22 03:00:20   3790]   Added inst FE_PHC2709_mem_in_43_ (CKBD0)
[03/22 03:00:20   3790]     sink term: FE_PHC2642_mem_in_43_/I
[03/22 03:00:20   3790]     sink term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:20   3790] Committed on net FE_PHN2020_mem_in_14_
[03/22 03:00:20   3790]   Added inst qmem_instance/FE_PHC2710_mem_in_14_ (CKBD0)
[03/22 03:00:20   3790]     sink term: qmem_instance/memory5_reg_14_/D
[03/22 03:00:20   3790]     side term: qmem_instance/FE_PHC2694_mem_in_14_/I
[03/22 03:00:20   3790]     side term: qmem_instance/FE_PHC2676_mem_in_14_/I
[03/22 03:00:20   3790]     side term: qmem_instance/memory7_reg_14_/D
[03/22 03:00:20   3790]     side term: qmem_instance/memory6_reg_14_/D
[03/22 03:00:20   3790]     side term: qmem_instance/U466/A2
[03/22 03:00:20   3790]     side term: qmem_instance/U530/A2
[03/22 03:00:20   3790]     side term: qmem_instance/U594/A2
[03/22 03:00:20   3790]     side term: kmem_instance/memory7_reg_14_/D
[03/22 03:00:20   3790]     side term: kmem_instance/memory5_reg_14_/D
[03/22 03:00:20   3790]     side term: kmem_instance/memory6_reg_14_/D
[03/22 03:00:20   3790]     side term: kmem_instance/U467/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U531/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U595/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U659/A2
[03/22 03:00:20   3790]     side term: kmem_instance/U723/A2
[03/22 03:00:20   3790] Committed on net mem_in[4]
[03/22 03:00:20   3790]   Added inst FE_PHC2711_mem_in_4_ (CKBD0)
[03/22 03:00:20   3790]     sink term: FE_PHC2691_mem_in_4_/I
[03/22 03:00:21   3790] Committed on net FE_PHN2673_mem_in_42_
[03/22 03:00:21   3790]   Added inst kmem_instance/FE_PHC2712_mem_in_42_ (BUFFD0)
[03/22 03:00:21   3790]     sink term: kmem_instance/memory7_reg_42_/D
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2683_mem_in_42_/I
[03/22 03:00:21   3790]     side term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:21   3790]     side term: qmem_instance/U438/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U502/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U566/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U630/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U694/A2
[03/22 03:00:21   3790]     side term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:21   3790]     side term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:21   3790]     side term: kmem_instance/U439/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U503/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U567/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U631/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U695/A2
[03/22 03:00:21   3790] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:21   3790]   Added inst qmem_instance/FE_PHC2713_mem_in_12_ (CKBD0)
[03/22 03:00:21   3790]     sink term: qmem_instance/memory7_reg_12_/D
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2695_mem_in_12_/I
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2674_mem_in_12_/I
[03/22 03:00:21   3790]     side term: qmem_instance/memory5_reg_12_/D
[03/22 03:00:21   3790]     side term: qmem_instance/memory6_reg_12_/D
[03/22 03:00:21   3790]     side term: qmem_instance/U468/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U532/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U596/A2
[03/22 03:00:21   3790]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:21   3790]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:21   3790]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:21   3790]     side term: kmem_instance/U469/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U533/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U597/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U661/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U725/A2
[03/22 03:00:21   3790] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:21   3790]   Added inst qmem_instance/FE_PHC2714_mem_in_56_ (CKBD0)
[03/22 03:00:21   3790]     sink term: qmem_instance/U616/A2
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2697_mem_in_56_/I
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:21   3790]     side term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:21   3790]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:21   3790]     side term: qmem_instance/U424/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U488/A2
[03/22 03:00:21   3790]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:21   3790]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:21   3790]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:21   3790]     side term: kmem_instance/U425/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U553/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U617/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U681/A2
[03/22 03:00:21   3790] Committed on net FE_PHN2050_mem_in_15_
[03/22 03:00:21   3790]   Added inst qmem_instance/FE_PHC2715_mem_in_15_ (BUFFD0)
[03/22 03:00:21   3790]     sink term: qmem_instance/memory6_reg_15_/D
[03/22 03:00:21   3790]     side term: kmem_instance/FE_PHC2698_mem_in_15_/I
[03/22 03:00:21   3790]     side term: qmem_instance/memory7_reg_15_/D
[03/22 03:00:21   3790]     side term: qmem_instance/memory5_reg_15_/D
[03/22 03:00:21   3790]     side term: qmem_instance/U465/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U529/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U593/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U657/A2
[03/22 03:00:21   3790]     side term: qmem_instance/U721/A2
[03/22 03:00:21   3790]     side term: kmem_instance/memory7_reg_15_/D
[03/22 03:00:21   3790]     side term: kmem_instance/memory5_reg_15_/D
[03/22 03:00:21   3790]     side term: kmem_instance/U466/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U530/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U594/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U658/A2
[03/22 03:00:21   3790]     side term: kmem_instance/U722/A2
[03/22 03:00:21   3790] Committed on net FE_PHN2699_mem_in_11_
[03/22 03:00:21   3790]   Added inst FE_PHC2716_mem_in_11_ (CKBD0)
[03/22 03:00:21   3790]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:21   3790]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:21   3790]     sink term: kmem_instance/U470/A2
[03/22 03:00:21   3790]     sink term: kmem_instance/U598/A2
[03/22 03:00:21   3790]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:21   3790]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:21   3790]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:21   3790]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:21   3790]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:21   3790]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:21   3790]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:21   3790]     sink term: qmem_instance/U469/A2
[03/22 03:00:21   3790]     sink term: qmem_instance/U533/A2
[03/22 03:00:21   3790]     sink term: qmem_instance/U597/A2
[03/22 03:00:21   3790]     sink term: qmem_instance/U661/A2
[03/22 03:00:21   3790]     sink term: qmem_instance/U725/A2
[03/22 03:00:21   3790] Committed on net reset
[03/22 03:00:21   3790]   Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset (CKBD0)
[03/22 03:00:21   3790]     sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2700_reset/I
[03/22 03:00:21   3790]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:21   3790]     side term: FE_PHC2215_reset/I
[03/22 03:00:21   3790]     side term: FE_PHC2314_reset/I
[03/22 03:00:21   3790]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:21   3790]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:21   3790]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:21   3790] Committed on net qmem_instance/FE_PHN2676_mem_in_14_
[03/22 03:00:21   3790]   Added inst qmem_instance/FE_PHC2718_mem_in_14_ (BUFFD0)
[03/22 03:00:21   3790]     sink term: qmem_instance/U658/A2
[03/22 03:00:21   3790] Committed on net ofifo_inst/FE_PHN2702_reset
[03/22 03:00:21   3790]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2719_reset (CKBD0)
[03/22 03:00:21   3790]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:21   3790]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2590_reset/I
[03/22 03:00:21   3790] Worst hold path end point:
[03/22 03:00:21   3790]   ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:21   3790]     net: ofifo_inst/col_idx_4__fifo_instance/FE_OFN329_reset (nrTerm=10)
[03/22 03:00:21   3790] ===========================================================================================
[03/22 03:00:21   3790]   Phase 1 : Step 2 Iter 12 Summary (AddBuffer + LegalResize)
[03/22 03:00:21   3790] ------------------------------------------------------------------------------------------
[03/22 03:00:21   3790]  Hold WNS :      -0.3016
[03/22 03:00:21   3790]       TNS :    -140.3306
[03/22 03:00:21   3790]       #VP :         1403
[03/22 03:00:21   3790]       TNS+:       2.2993/17 improved (0.1353 per commit, 1.612%)
[03/22 03:00:21   3790]   Density :      88.776%
[03/22 03:00:21   3790] ------------------------------------------------------------------------------------------
[03/22 03:00:21   3790]  17 buffer added (phase total 712, total 712)
[03/22 03:00:21   3790]  cpu=0:00:28.2 real=0:00:29.0 totSessionCpu=1:03:11 mem=1602.1M
[03/22 03:00:21   3790] ===========================================================================================
[03/22 03:00:21   3790] 
[03/22 03:00:21   3790] Starting Phase 1 Step 2 Iter 13 ...
[03/22 03:00:21   3791] Committed on net kmem_instance/FE_PHN2684_mem_in_40_
[03/22 03:00:21   3791]   Added inst kmem_instance/FE_PHC2720_mem_in_40_ (BUFFD0)
[03/22 03:00:21   3791]     sink term: kmem_instance/FE_PHC2705_mem_in_40_/I
[03/22 03:00:21   3791] Committed on net mem_in[52]
[03/22 03:00:21   3791]   Added inst FE_PHC2721_mem_in_52_ (CKBD0)
[03/22 03:00:21   3791]     sink term: FE_PHC2707_mem_in_52_/I
[03/22 03:00:21   3791] Committed on net FE_PHN2706_mem_in_45_
[03/22 03:00:21   3791]   Added inst FE_PHC2722_mem_in_45_ (BUFFD0)
[03/22 03:00:21   3791]     sink term: kmem_instance/memory7_reg_45_/D
[03/22 03:00:21   3791]     sink term: kmem_instance/memory5_reg_45_/D
[03/22 03:00:21   3791]     sink term: kmem_instance/memory6_reg_45_/D
[03/22 03:00:21   3791]     sink term: qmem_instance/memory7_reg_45_/D
[03/22 03:00:21   3791] Committed on net kmem_instance/FE_PHN2704_mem_in_41_
[03/22 03:00:21   3791]   Added inst kmem_instance/FE_PHC2723_mem_in_41_ (BUFFD0)
[03/22 03:00:21   3791]     sink term: kmem_instance/U568/A2
[03/22 03:00:21   3791] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:21   3791]   Added inst qmem_instance/FE_PHC2724_mem_in_12_ (CKBD0)
[03/22 03:00:21   3791]     sink term: qmem_instance/memory6_reg_12_/D
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2713_mem_in_12_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2695_mem_in_12_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2674_mem_in_12_/I
[03/22 03:00:21   3791]     side term: qmem_instance/memory5_reg_12_/D
[03/22 03:00:21   3791]     side term: qmem_instance/U468/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U532/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U596/A2
[03/22 03:00:21   3791]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:21   3791]     side term: kmem_instance/U469/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U533/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U597/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U661/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U725/A2
[03/22 03:00:21   3791] Committed on net FE_PHN2689_mem_in_43_
[03/22 03:00:21   3791]   Added inst FE_PHC2725_mem_in_43_ (CKBD0)
[03/22 03:00:21   3791]     sink term: FE_PHC2709_mem_in_43_/I
[03/22 03:00:21   3791] Committed on net FE_PHN2050_mem_in_15_
[03/22 03:00:21   3791]   Added inst qmem_instance/FE_PHC2726_mem_in_15_ (BUFFD0)
[03/22 03:00:21   3791]     sink term: qmem_instance/memory5_reg_15_/D
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2715_mem_in_15_/I
[03/22 03:00:21   3791]     side term: kmem_instance/FE_PHC2698_mem_in_15_/I
[03/22 03:00:21   3791]     side term: qmem_instance/memory7_reg_15_/D
[03/22 03:00:21   3791]     side term: qmem_instance/U465/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U529/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U593/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U657/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U721/A2
[03/22 03:00:21   3791]     side term: kmem_instance/memory7_reg_15_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory5_reg_15_/D
[03/22 03:00:21   3791]     side term: kmem_instance/U466/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U530/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U594/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U658/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U722/A2
[03/22 03:00:21   3791] Committed on net mem_in[4]
[03/22 03:00:21   3791]   Added inst FE_PHC2727_mem_in_4_ (CKBD0)
[03/22 03:00:21   3791]     sink term: FE_PHC2711_mem_in_4_/I
[03/22 03:00:21   3791] Committed on net FE_PHN2637_mem_in_47_
[03/22 03:00:21   3791]   Added inst qmem_instance/FE_PHC2728_mem_in_47_ (CKBD0)
[03/22 03:00:21   3791]     sink term: qmem_instance/memory7_reg_47_/D
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2708_mem_in_47_/I
[03/22 03:00:21   3791]     side term: kmem_instance/FE_PHC2688_mem_in_47_/I
[03/22 03:00:21   3791]     side term: kmem_instance/FE_PHC2667_mem_in_47_/I
[03/22 03:00:21   3791]     side term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:21   3791]     side term: qmem_instance/U433/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U497/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U561/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U625/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U689/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U434/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U498/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U562/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U626/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U690/A2
[03/22 03:00:21   3791]     side term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:21   3791] Committed on net FE_PHN2020_mem_in_14_
[03/22 03:00:21   3791]   Added inst qmem_instance/FE_PHC2729_mem_in_14_ (BUFFD0)
[03/22 03:00:21   3791]     sink term: qmem_instance/memory7_reg_14_/D
[03/22 03:00:21   3791]     sink term: qmem_instance/FE_PHC2694_mem_in_14_/I
[03/22 03:00:21   3791]     sink term: qmem_instance/memory6_reg_14_/D
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2710_mem_in_14_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2676_mem_in_14_/I
[03/22 03:00:21   3791]     side term: qmem_instance/U466/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U530/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U594/A2
[03/22 03:00:21   3791]     side term: kmem_instance/memory7_reg_14_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory5_reg_14_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory6_reg_14_/D
[03/22 03:00:21   3791]     side term: kmem_instance/U467/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U531/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U595/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U659/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U723/A2
[03/22 03:00:21   3791] Committed on net FE_PHN2673_mem_in_42_
[03/22 03:00:21   3791]   Added inst qmem_instance/FE_PHC2730_mem_in_42_ (BUFFD0)
[03/22 03:00:21   3791]     sink term: qmem_instance/memory6_reg_42_/D
[03/22 03:00:21   3791]     side term: kmem_instance/FE_PHC2712_mem_in_42_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2683_mem_in_42_/I
[03/22 03:00:21   3791]     side term: qmem_instance/U438/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U502/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U566/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U630/A2
[03/22 03:00:21   3791]     side term: qmem_instance/U694/A2
[03/22 03:00:21   3791]     side term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:21   3791]     side term: kmem_instance/U439/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U503/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U567/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U631/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U695/A2
[03/22 03:00:21   3791] Committed on net FE_PHN2716_mem_in_11_
[03/22 03:00:21   3791]   Added inst FE_PHC2731_mem_in_11_ (CKBD0)
[03/22 03:00:21   3791]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:21   3791]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:21   3791]     sink term: kmem_instance/U470/A2
[03/22 03:00:21   3791]     sink term: kmem_instance/U598/A2
[03/22 03:00:21   3791]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:21   3791]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:21   3791]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:21   3791]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:21   3791]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:21   3791]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:21   3791]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:21   3791]     sink term: qmem_instance/U469/A2
[03/22 03:00:21   3791]     sink term: qmem_instance/U533/A2
[03/22 03:00:21   3791]     sink term: qmem_instance/U597/A2
[03/22 03:00:21   3791]     sink term: qmem_instance/U661/A2
[03/22 03:00:21   3791]     sink term: qmem_instance/U725/A2
[03/22 03:00:21   3791] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:21   3791]   Added inst qmem_instance/FE_PHC2732_mem_in_56_ (CKBD0)
[03/22 03:00:21   3791]     sink term: qmem_instance/U488/A2
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2714_mem_in_56_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2697_mem_in_56_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:21   3791]     side term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:21   3791]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:21   3791]     side term: qmem_instance/U424/A2
[03/22 03:00:21   3791]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:21   3791]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:21   3791]     side term: kmem_instance/U425/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U553/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U617/A2
[03/22 03:00:21   3791]     side term: kmem_instance/U681/A2
[03/22 03:00:21   3791] Committed on net reset
[03/22 03:00:21   3791]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset (CKBD0)
[03/22 03:00:21   3791]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:21   3791]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2700_reset/I
[03/22 03:00:21   3791]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:21   3791]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:21   3791]     side term: FE_PHC2215_reset/I
[03/22 03:00:21   3791]     side term: FE_PHC2314_reset/I
[03/22 03:00:21   3791]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:21   3791]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:21   3791]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:21   3791]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:21   3791]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:21   3791]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:21   3791]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:21   3791] Committed on net ofifo_inst/FE_PHN2702_reset
[03/22 03:00:21   3791]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2734_reset (CKBD0)
[03/22 03:00:21   3791]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2590_reset/I
[03/22 03:00:21   3791]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2719_reset/I
[03/22 03:00:21   3791] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2590_reset
[03/22 03:00:21   3791]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2735_reset (CKBD0)
[03/22 03:00:21   3791]     sink term: ofifo_inst/col_idx_0__fifo_instance/U12/A2
[03/22 03:00:21   3791] Worst hold path end point:
[03/22 03:00:21   3791]   mac_array_instance/col_idx_3__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:21   3791]     net: mac_array_instance/col_idx_3__mac_col_inst/FE_OFN332_reset (nrTerm=8)
[03/22 03:00:21   3791] ===========================================================================================
[03/22 03:00:21   3791]   Phase 1 : Step 2 Iter 13 Summary (AddBuffer + LegalResize)
[03/22 03:00:21   3791] ------------------------------------------------------------------------------------------
[03/22 03:00:21   3791]  Hold WNS :      -0.2985
[03/22 03:00:21   3791]       TNS :    -135.1422
[03/22 03:00:21   3791]       #VP :         1337
[03/22 03:00:21   3791]       TNS+:       5.1884/16 improved (0.3243 per commit, 3.697%)
[03/22 03:00:21   3791]   Density :      88.792%
[03/22 03:00:21   3791] ------------------------------------------------------------------------------------------
[03/22 03:00:21   3791]  16 buffer added (phase total 728, total 728)
[03/22 03:00:21   3791]  cpu=0:00:28.7 real=0:00:29.0 totSessionCpu=1:03:11 mem=1602.1M
[03/22 03:00:21   3791] ===========================================================================================
[03/22 03:00:21   3791] 
[03/22 03:00:21   3791] Starting Phase 1 Step 2 Iter 14 ...
[03/22 03:00:22   3791] Committed on net mem_in[14]
[03/22 03:00:22   3791]   Added inst FE_PHC2736_mem_in_14_ (BUFFD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2620_mem_in_14_/I
[03/22 03:00:22   3791] Committed on net mem_in[52]
[03/22 03:00:22   3791]   Added inst FE_PHC2737_mem_in_52_ (CKBD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2721_mem_in_52_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:22   3791]   Added inst qmem_instance/FE_PHC2738_mem_in_12_ (CKBD0)
[03/22 03:00:22   3791]     sink term: qmem_instance/memory5_reg_12_/D
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2724_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2713_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2695_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2674_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/U468/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U532/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U596/A2
[03/22 03:00:22   3791]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:22   3791]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:22   3791]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:22   3791]     side term: kmem_instance/U469/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U533/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U597/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U661/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U725/A2
[03/22 03:00:22   3791] Committed on net mem_in[15]
[03/22 03:00:22   3791]   Added inst FE_PHC2739_mem_in_15_ (BUFFD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2649_mem_in_15_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2725_mem_in_43_
[03/22 03:00:22   3791]   Added inst FE_PHC2740_mem_in_43_ (CKBD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2709_mem_in_43_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2637_mem_in_47_
[03/22 03:00:22   3791]   Added inst qmem_instance/FE_PHC2741_mem_in_47_ (CKBD0)
[03/22 03:00:22   3791]     sink term: qmem_instance/memory5_reg_47_/D
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2728_mem_in_47_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2708_mem_in_47_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2688_mem_in_47_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2667_mem_in_47_/I
[03/22 03:00:22   3791]     side term: qmem_instance/U433/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U497/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U561/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U625/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U689/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U434/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U498/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U562/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U626/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U690/A2
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2673_mem_in_42_
[03/22 03:00:22   3791]   Added inst kmem_instance/FE_PHC2742_mem_in_42_ (BUFFD0)
[03/22 03:00:22   3791]     sink term: kmem_instance/memory6_reg_42_/D
[03/22 03:00:22   3791]     sink term: kmem_instance/memory5_reg_42_/D
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2730_mem_in_42_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2712_mem_in_42_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2683_mem_in_42_/I
[03/22 03:00:22   3791]     side term: qmem_instance/U438/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U502/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U566/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U630/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U694/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U439/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U503/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U567/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U631/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U695/A2
[03/22 03:00:22   3791] Committed on net mem_in[4]
[03/22 03:00:22   3791]   Added inst FE_PHC2743_mem_in_4_ (CKBD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2727_mem_in_4_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2731_mem_in_11_
[03/22 03:00:22   3791]   Added inst FE_PHC2744_mem_in_11_ (CKBD0)
[03/22 03:00:22   3791]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:22   3791]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:22   3791]     sink term: kmem_instance/U470/A2
[03/22 03:00:22   3791]     sink term: kmem_instance/U598/A2
[03/22 03:00:22   3791]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:22   3791]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:22   3791]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:22   3791]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:22   3791]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:22   3791]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:22   3791]     sink term: qmem_instance/U469/A2
[03/22 03:00:22   3791]     sink term: qmem_instance/U533/A2
[03/22 03:00:22   3791]     sink term: qmem_instance/U597/A2
[03/22 03:00:22   3791]     sink term: qmem_instance/U661/A2
[03/22 03:00:22   3791]     sink term: qmem_instance/U725/A2
[03/22 03:00:22   3791] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:22   3791]   Added inst kmem_instance/FE_PHC2745_mem_in_56_ (CKBD0)
[03/22 03:00:22   3791]     sink term: kmem_instance/U681/A2
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2732_mem_in_56_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2714_mem_in_56_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2697_mem_in_56_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:22   3791]     side term: qmem_instance/U424/A2
[03/22 03:00:22   3791]     side term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:22   3791]     side term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:22   3791]     side term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:22   3791]     side term: kmem_instance/U425/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U553/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U617/A2
[03/22 03:00:22   3791] Committed on net reset
[03/22 03:00:22   3791]   Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset (CKBD0)
[03/22 03:00:22   3791]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2700_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:22   3791]     side term: FE_PHC2215_reset/I
[03/22 03:00:22   3791]     side term: FE_PHC2314_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:22   3791]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:22   3791] Committed on net ofifo_inst/FE_PHN2702_reset
[03/22 03:00:22   3791]   Added inst ofifo_inst/FE_PHC2747_reset (CKBD0)
[03/22 03:00:22   3791]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2719_reset/I
[03/22 03:00:22   3791]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2734_reset/I
[03/22 03:00:22   3791] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2719_reset
[03/22 03:00:22   3791]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2748_reset (BUFFD0)
[03/22 03:00:22   3791]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:22   3791] Worst hold path end point:
[03/22 03:00:22   3791]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:22   3791]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:22   3791] ===========================================================================================
[03/22 03:00:22   3791]   Phase 1 : Step 2 Iter 14 Summary (AddBuffer + LegalResize)
[03/22 03:00:22   3791] ------------------------------------------------------------------------------------------
[03/22 03:00:22   3791]  Hold WNS :      -0.2900
[03/22 03:00:22   3791]       TNS :    -132.5799
[03/22 03:00:22   3791]       #VP :         1288
[03/22 03:00:22   3791]       TNS+:       2.5623/13 improved (0.1971 per commit, 1.896%)
[03/22 03:00:22   3791]   Density :      88.805%
[03/22 03:00:22   3791] ------------------------------------------------------------------------------------------
[03/22 03:00:22   3791]  13 buffer added (phase total 741, total 741)
[03/22 03:00:22   3791]  cpu=0:00:29.2 real=0:00:30.0 totSessionCpu=1:03:12 mem=1602.1M
[03/22 03:00:22   3791] ===========================================================================================
[03/22 03:00:22   3791] 
[03/22 03:00:22   3791] Starting Phase 1 Step 2 Iter 15 ...
[03/22 03:00:22   3791] Committed on net qmem_instance/FE_PHN2683_mem_in_42_
[03/22 03:00:22   3791]   Added inst qmem_instance/FE_PHC2749_mem_in_42_ (BUFFD0)
[03/22 03:00:22   3791]     sink term: qmem_instance/memory7_reg_42_/D
[03/22 03:00:22   3791]     sink term: qmem_instance/memory5_reg_42_/D
[03/22 03:00:22   3791] Committed on net FE_PHN2744_mem_in_11_
[03/22 03:00:22   3791]   Added inst kmem_instance/FE_PHC2750_mem_in_11_ (CKBD0)
[03/22 03:00:22   3791]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:00:22   3791]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:22   3791]     side term: kmem_instance/U470/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U598/A2
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:22   3791]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:22   3791]     side term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:22   3791]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:22   3791]     side term: qmem_instance/U469/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U533/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U597/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U661/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U725/A2
[03/22 03:00:22   3791] Committed on net FE_PHN2637_mem_in_47_
[03/22 03:00:22   3791]   Added inst qmem_instance/FE_PHC2751_mem_in_47_ (CKBD0)
[03/22 03:00:22   3791]     sink term: qmem_instance/U561/A2
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2741_mem_in_47_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2728_mem_in_47_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2708_mem_in_47_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2688_mem_in_47_/I
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2667_mem_in_47_/I
[03/22 03:00:22   3791]     side term: qmem_instance/U433/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U497/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U625/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U689/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U434/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U498/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U562/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U626/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U690/A2
[03/22 03:00:22   3791]     side term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2737_mem_in_52_
[03/22 03:00:22   3791]   Added inst FE_PHC2752_mem_in_52_ (CKBD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2721_mem_in_52_/I
[03/22 03:00:22   3791] Committed on net mem_in[4]
[03/22 03:00:22   3791]   Added inst FE_PHC2753_mem_in_4_ (CKBD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2743_mem_in_4_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2740_mem_in_43_
[03/22 03:00:22   3791]   Added inst FE_PHC2754_mem_in_43_ (CKBD0)
[03/22 03:00:22   3791]     sink term: FE_PHC2709_mem_in_43_/I
[03/22 03:00:22   3791] Committed on net FE_PHN2390_mem_in_56_
[03/22 03:00:22   3791]   Added inst FE_PHC2755_mem_in_56_ (CKBD0)
[03/22 03:00:22   3791]     sink term: qmem_instance/U424/A2
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2697_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2714_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2732_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:22   3791]     sink term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:22   3791]     sink term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:22   3791]     sink term: kmem_instance/U425/A2
[03/22 03:00:22   3791]     sink term: kmem_instance/U553/A2
[03/22 03:00:22   3791]     sink term: kmem_instance/U617/A2
[03/22 03:00:22   3791]     sink term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:22   3791]     sink term: kmem_instance/FE_PHC2745_mem_in_56_/I
[03/22 03:00:22   3791] Committed on net reset
[03/22 03:00:22   3791]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset (CKBD0)
[03/22 03:00:22   3791]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2700_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:22   3791]     side term: FE_PHC2215_reset/I
[03/22 03:00:22   3791]     side term: FE_PHC2314_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:22   3791]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:22   3791]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:22   3791]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:22   3791] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:22   3791]   Added inst qmem_instance/FE_PHC2757_mem_in_12_ (CKBD0)
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2674_mem_in_12_/I
[03/22 03:00:22   3791]     sink term: qmem_instance/FE_PHC2695_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2738_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2724_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/FE_PHC2713_mem_in_12_/I
[03/22 03:00:22   3791]     side term: qmem_instance/U468/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U532/A2
[03/22 03:00:22   3791]     side term: qmem_instance/U596/A2
[03/22 03:00:22   3791]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:22   3791]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:22   3791]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:22   3791]     side term: kmem_instance/U469/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U533/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U597/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U661/A2
[03/22 03:00:22   3791]     side term: kmem_instance/U725/A2
[03/22 03:00:22   3792] Worst hold path end point:
[03/22 03:00:22   3792]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:22   3792]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:22   3792] ===========================================================================================
[03/22 03:00:22   3792]   Phase 1 : Step 2 Iter 15 Summary (AddBuffer + LegalResize)
[03/22 03:00:22   3792] ------------------------------------------------------------------------------------------
[03/22 03:00:22   3792]  Hold WNS :      -0.2904
[03/22 03:00:22   3792]       TNS :    -130.4311
[03/22 03:00:22   3792]       #VP :         1272
[03/22 03:00:22   3792]       TNS+:       2.1488/9 improved (0.2388 per commit, 1.621%)
[03/22 03:00:22   3792]   Density :      88.814%
[03/22 03:00:22   3792] ------------------------------------------------------------------------------------------
[03/22 03:00:22   3792]  9 buffer added (phase total 750, total 750)
[03/22 03:00:22   3792]  cpu=0:00:29.6 real=0:00:30.0 totSessionCpu=1:03:12 mem=1602.1M
[03/22 03:00:22   3792] ===========================================================================================
[03/22 03:00:22   3792] 
[03/22 03:00:22   3792] Starting Phase 1 Step 2 Iter 16 ...
[03/22 03:00:22   3792] Committed on net FE_PHN2637_mem_in_47_
[03/22 03:00:22   3792]   Added inst kmem_instance/FE_PHC2758_mem_in_47_ (BUFFD0)
[03/22 03:00:22   3792]     sink term: kmem_instance/U562/A2
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2751_mem_in_47_/I
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2741_mem_in_47_/I
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2728_mem_in_47_/I
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2708_mem_in_47_/I
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2688_mem_in_47_/I
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2667_mem_in_47_/I
[03/22 03:00:22   3792]     side term: qmem_instance/U433/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U497/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U625/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U689/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U434/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U498/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U626/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U690/A2
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2525_mem_in_47_/I
[03/22 03:00:22   3792] Committed on net FE_PHN2709_mem_in_43_
[03/22 03:00:22   3792]   Added inst kmem_instance/FE_PHC2759_mem_in_43_ (CKBD0)
[03/22 03:00:22   3792]     sink term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:22   3792]     side term: FE_PHC2642_mem_in_43_/I
[03/22 03:00:22   3792] Committed on net mem_in[4]
[03/22 03:00:22   3792]   Added inst FE_PHC2760_mem_in_4_ (CKBD0)
[03/22 03:00:22   3792]     sink term: FE_PHC2753_mem_in_4_/I
[03/22 03:00:22   3792] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:22   3792]   Added inst qmem_instance/FE_PHC2761_mem_in_12_ (CKBD0)
[03/22 03:00:22   3792]     sink term: qmem_instance/U468/A2
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2757_mem_in_12_/I
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2738_mem_in_12_/I
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2724_mem_in_12_/I
[03/22 03:00:22   3792]     side term: qmem_instance/FE_PHC2713_mem_in_12_/I
[03/22 03:00:22   3792]     side term: qmem_instance/U532/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U596/A2
[03/22 03:00:22   3792]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:22   3792]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:22   3792]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:22   3792]     side term: kmem_instance/U469/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U533/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U597/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U661/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U725/A2
[03/22 03:00:22   3792] Committed on net FE_PHN2752_mem_in_52_
[03/22 03:00:22   3792]   Added inst FE_PHC2762_mem_in_52_ (BUFFD0)
[03/22 03:00:22   3792]     sink term: FE_PHC2721_mem_in_52_/I
[03/22 03:00:22   3792] Committed on net FE_PHN2744_mem_in_11_
[03/22 03:00:22   3792]   Added inst qmem_instance/FE_PHC2763_mem_in_11_ (BUFFD0)
[03/22 03:00:22   3792]     sink term: qmem_instance/memory5_reg_11_/D
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:00:22   3792]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:22   3792]     side term: kmem_instance/U470/A2
[03/22 03:00:22   3792]     side term: kmem_instance/U598/A2
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:22   3792]     side term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:22   3792]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:22   3792]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:22   3792]     side term: qmem_instance/U469/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U533/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U597/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U661/A2
[03/22 03:00:22   3792]     side term: qmem_instance/U725/A2
[03/22 03:00:22   3792] Committed on net FE_PHN2755_mem_in_56_
[03/22 03:00:22   3792]   Added inst FE_PHC2764_mem_in_56_ (CKBD0)
[03/22 03:00:22   3792]     sink term: qmem_instance/U424/A2
[03/22 03:00:22   3792]     sink term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: qmem_instance/FE_PHC2697_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: qmem_instance/FE_PHC2714_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: qmem_instance/FE_PHC2732_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:22   3792]     sink term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:22   3792]     sink term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:22   3792]     sink term: kmem_instance/U425/A2
[03/22 03:00:22   3792]     sink term: kmem_instance/U553/A2
[03/22 03:00:22   3792]     sink term: kmem_instance/U617/A2
[03/22 03:00:22   3792]     sink term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:22   3792]     sink term: kmem_instance/FE_PHC2745_mem_in_56_/I
[03/22 03:00:22   3792] Committed on net reset
[03/22 03:00:22   3792]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset (CKBD0)
[03/22 03:00:22   3792]     sink term: ofifo_inst/col_idx_3__fifo_instance/U10/A2
[03/22 03:00:22   3792]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:22   3792]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:22   3792]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:22   3792]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:22   3792]     side term: FE_PHC2215_reset/I
[03/22 03:00:22   3792]     side term: FE_PHC2314_reset/I
[03/22 03:00:22   3792]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:22   3792]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:22   3792]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:22   3792]     side term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:22   3792]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:22   3792]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:23   3792] Worst hold path end point:
[03/22 03:00:23   3792]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:23   3792]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:23   3792] ===========================================================================================
[03/22 03:00:23   3792]   Phase 1 : Step 2 Iter 16 Summary (AddBuffer + LegalResize)
[03/22 03:00:23   3792] ------------------------------------------------------------------------------------------
[03/22 03:00:23   3792]  Hold WNS :      -0.2904
[03/22 03:00:23   3792]       TNS :    -128.1101
[03/22 03:00:23   3792]       #VP :         1257
[03/22 03:00:23   3792]       TNS+:       2.3210/8 improved (0.2901 per commit, 1.779%)
[03/22 03:00:23   3792]   Density :      88.822%
[03/22 03:00:23   3792] ------------------------------------------------------------------------------------------
[03/22 03:00:23   3792]  8 buffer added (phase total 758, total 758)
[03/22 03:00:23   3792]  cpu=0:00:30.0 real=0:00:31.0 totSessionCpu=1:03:13 mem=1602.1M
[03/22 03:00:23   3792] ===========================================================================================
[03/22 03:00:23   3792] 
[03/22 03:00:23   3792] Starting Phase 1 Step 2 Iter 17 ...
[03/22 03:00:23   3792] Committed on net kmem_instance/FE_PHN2759_mem_in_43_
[03/22 03:00:23   3792]   Added inst kmem_instance/FE_PHC2766_mem_in_43_ (CKBD0)
[03/22 03:00:23   3792]     sink term: kmem_instance/memory6_reg_43_/D
[03/22 03:00:23   3792] Committed on net qmem_instance/FE_PHN2233_mem_in_4_
[03/22 03:00:23   3792]   Added inst qmem_instance/FE_PHC2767_mem_in_4_ (BUFFD0)
[03/22 03:00:23   3792]     sink term: qmem_instance/memory7_reg_4_/D
[03/22 03:00:23   3792] Committed on net FE_PHN2764_mem_in_56_
[03/22 03:00:23   3792]   Added inst FE_PHC2768_mem_in_56_ (CKBD0)
[03/22 03:00:23   3792]     sink term: qmem_instance/FE_PHC2732_mem_in_56_/I
[03/22 03:00:23   3792]     sink term: qmem_instance/FE_PHC2697_mem_in_56_/I
[03/22 03:00:23   3792]     sink term: qmem_instance/FE_PHC2714_mem_in_56_/I
[03/22 03:00:23   3792]     sink term: qmem_instance/U424/A2
[03/22 03:00:23   3792]     sink term: qmem_instance/FE_PHC2643_mem_in_56_/I
[03/22 03:00:23   3792]     sink term: qmem_instance/FE_PHC2584_mem_in_56_/I
[03/22 03:00:23   3792]     sink term: qmem_instance/FE_PHC2521_mem_in_56_/I
[03/22 03:00:23   3792]     sink term: kmem_instance/memory7_reg_56_/D
[03/22 03:00:23   3792]     sink term: kmem_instance/memory5_reg_56_/D
[03/22 03:00:23   3792]     sink term: kmem_instance/memory6_reg_56_/D
[03/22 03:00:23   3792]     sink term: kmem_instance/U425/A2
[03/22 03:00:23   3792]     sink term: kmem_instance/U553/A2
[03/22 03:00:23   3792]     sink term: kmem_instance/U617/A2
[03/22 03:00:23   3792]     sink term: kmem_instance/FE_PHC2451_mem_in_56_/I
[03/22 03:00:23   3792]     sink term: kmem_instance/FE_PHC2745_mem_in_56_/I
[03/22 03:00:23   3792]     side term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:00:23   3792] Committed on net FE_PHN2744_mem_in_11_
[03/22 03:00:23   3792]   Added inst kmem_instance/FE_PHC2769_mem_in_11_ (CKBD0)
[03/22 03:00:23   3792]     sink term: kmem_instance/U470/A2
[03/22 03:00:23   3792]     side term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:00:23   3792]     side term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:00:23   3792]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:23   3792]     side term: kmem_instance/U598/A2
[03/22 03:00:23   3792]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:23   3792]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:23   3792]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:23   3792]     side term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:23   3792]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:23   3792]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:23   3792]     side term: qmem_instance/U469/A2
[03/22 03:00:23   3792]     side term: qmem_instance/U533/A2
[03/22 03:00:23   3792]     side term: qmem_instance/U597/A2
[03/22 03:00:23   3792]     side term: qmem_instance/U661/A2
[03/22 03:00:23   3792]     side term: qmem_instance/U725/A2
[03/22 03:00:23   3792] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:23   3792]   Added inst qmem_instance/FE_PHC2770_mem_in_12_ (BUFFD0)
[03/22 03:00:23   3792]     sink term: qmem_instance/U596/A2
[03/22 03:00:23   3792]     side term: qmem_instance/FE_PHC2761_mem_in_12_/I
[03/22 03:00:23   3792]     side term: qmem_instance/FE_PHC2757_mem_in_12_/I
[03/22 03:00:23   3792]     side term: qmem_instance/FE_PHC2738_mem_in_12_/I
[03/22 03:00:23   3792]     side term: qmem_instance/FE_PHC2724_mem_in_12_/I
[03/22 03:00:23   3792]     side term: qmem_instance/FE_PHC2713_mem_in_12_/I
[03/22 03:00:23   3792]     side term: qmem_instance/U532/A2
[03/22 03:00:23   3792]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:23   3792]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:23   3792]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:23   3792]     side term: kmem_instance/U469/A2
[03/22 03:00:23   3792]     side term: kmem_instance/U533/A2
[03/22 03:00:23   3792]     side term: kmem_instance/U597/A2
[03/22 03:00:23   3792]     side term: kmem_instance/U661/A2
[03/22 03:00:23   3792]     side term: kmem_instance/U725/A2
[03/22 03:00:23   3792] Committed on net reset
[03/22 03:00:23   3792]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset (CKBD0)
[03/22 03:00:23   3792]     sink term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:23   3792]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset/I
[03/22 03:00:23   3792]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:23   3792]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:23   3792]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:23   3792]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:23   3792]     side term: FE_PHC2215_reset/I
[03/22 03:00:23   3792]     side term: FE_PHC2314_reset/I
[03/22 03:00:23   3792]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:23   3792]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:23   3792]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:23   3792]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:23   3792]     side term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:23   3792] Worst hold path end point:
[03/22 03:00:23   3792]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:23   3792]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:23   3792] ===========================================================================================
[03/22 03:00:23   3792]   Phase 1 : Step 2 Iter 17 Summary (AddBuffer + LegalResize)
[03/22 03:00:23   3792] ------------------------------------------------------------------------------------------
[03/22 03:00:23   3792]  Hold WNS :      -0.2904
[03/22 03:00:23   3792]       TNS :    -126.3536
[03/22 03:00:23   3792]       #VP :         1241
[03/22 03:00:23   3792]       TNS+:       1.7565/6 improved (0.2928 per commit, 1.371%)
[03/22 03:00:23   3792]   Density :      88.828%
[03/22 03:00:23   3792] ------------------------------------------------------------------------------------------
[03/22 03:00:23   3792]  6 buffer added (phase total 764, total 764)
[03/22 03:00:23   3792]  cpu=0:00:30.4 real=0:00:31.0 totSessionCpu=1:03:13 mem=1602.1M
[03/22 03:00:23   3792] ===========================================================================================
[03/22 03:00:23   3792] 
[03/22 03:00:23   3792] Starting Phase 1 Step 2 Iter 18 ...
[03/22 03:00:23   3793] Committed on net kmem_instance/FE_PHN2759_mem_in_43_
[03/22 03:00:23   3793]   Added inst kmem_instance/FE_PHC2772_mem_in_43_ (BUFFD0)
[03/22 03:00:23   3793]     sink term: kmem_instance/FE_PHC2766_mem_in_43_/I
[03/22 03:00:23   3793] Committed on net qmem_instance/FE_PHN2677_mem_in_56_
[03/22 03:00:23   3793]   Added inst qmem_instance/FE_PHC2773_mem_in_56_ (CKBD0)
[03/22 03:00:23   3793]     sink term: qmem_instance/U552/A2
[03/22 03:00:23   3793] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:23   3793]   Added inst qmem_instance/FE_PHC2774_mem_in_12_ (BUFFD0)
[03/22 03:00:23   3793]     sink term: qmem_instance/U532/A2
[03/22 03:00:23   3793]     sink term: qmem_instance/FE_PHC2738_mem_in_12_/I
[03/22 03:00:23   3793]     sink term: qmem_instance/FE_PHC2713_mem_in_12_/I
[03/22 03:00:23   3793]     sink term: qmem_instance/FE_PHC2724_mem_in_12_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2770_mem_in_12_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2761_mem_in_12_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2757_mem_in_12_/I
[03/22 03:00:23   3793]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:23   3793]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:23   3793]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:23   3793]     side term: kmem_instance/U469/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U533/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U597/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U661/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U725/A2
[03/22 03:00:23   3793] Committed on net FE_PHN2744_mem_in_11_
[03/22 03:00:23   3793]   Added inst kmem_instance/FE_PHC2775_mem_in_11_ (BUFFD0)
[03/22 03:00:23   3793]     sink term: kmem_instance/U598/A2
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2769_mem_in_11_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:23   3793]     side term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:23   3793]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:23   3793]     side term: qmem_instance/U469/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U533/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U597/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U661/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U725/A2
[03/22 03:00:23   3793] Committed on net reset
[03/22 03:00:23   3793]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2776_reset (CKBD0)
[03/22 03:00:23   3793]     sink term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:23   3793]     side term: FE_PHC2215_reset/I
[03/22 03:00:23   3793]     side term: FE_PHC2314_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:23   3793]     side term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:23   3793] Worst hold path end point:
[03/22 03:00:23   3793]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:23   3793]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:23   3793] ===========================================================================================
[03/22 03:00:23   3793]   Phase 1 : Step 2 Iter 18 Summary (AddBuffer + LegalResize)
[03/22 03:00:23   3793] ------------------------------------------------------------------------------------------
[03/22 03:00:23   3793]  Hold WNS :      -0.2904
[03/22 03:00:23   3793]       TNS :    -124.8396
[03/22 03:00:23   3793]       #VP :         1239
[03/22 03:00:23   3793]       TNS+:       1.5140/5 improved (0.3028 per commit, 1.198%)
[03/22 03:00:23   3793]   Density :      88.832%
[03/22 03:00:23   3793] ------------------------------------------------------------------------------------------
[03/22 03:00:23   3793]  5 buffer added (phase total 769, total 769)
[03/22 03:00:23   3793]  cpu=0:00:30.8 real=0:00:31.0 totSessionCpu=1:03:13 mem=1602.1M
[03/22 03:00:23   3793] ===========================================================================================
[03/22 03:00:23   3793] 
[03/22 03:00:23   3793] Starting Phase 1 Step 2 Iter 19 ...
[03/22 03:00:23   3793] Committed on net qmem_instance/FE_PHN2773_mem_in_56_
[03/22 03:00:23   3793]   Added inst qmem_instance/FE_PHC2777_mem_in_56_ (CKBD0)
[03/22 03:00:23   3793]     sink term: qmem_instance/U552/A2
[03/22 03:00:23   3793] Committed on net FE_PHN2067_mem_in_12_
[03/22 03:00:23   3793]   Added inst qmem_instance/FE_PHC2778_mem_in_12_ (BUFFD0)
[03/22 03:00:23   3793]     sink term: qmem_instance/FE_PHC2761_mem_in_12_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2774_mem_in_12_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2770_mem_in_12_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2757_mem_in_12_/I
[03/22 03:00:23   3793]     side term: kmem_instance/memory7_reg_12_/D
[03/22 03:00:23   3793]     side term: kmem_instance/memory5_reg_12_/D
[03/22 03:00:23   3793]     side term: kmem_instance/memory6_reg_12_/D
[03/22 03:00:23   3793]     side term: kmem_instance/U469/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U533/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U597/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U661/A2
[03/22 03:00:23   3793]     side term: kmem_instance/U725/A2
[03/22 03:00:23   3793] Committed on net FE_PHN2744_mem_in_11_
[03/22 03:00:23   3793]   Added inst qmem_instance/FE_PHC2779_mem_in_11_ (BUFFD0)
[03/22 03:00:23   3793]     sink term: qmem_instance/memory7_reg_11_/D
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2775_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2769_mem_in_11_/I
[03/22 03:00:23   3793]     side term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:23   3793]     side term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:23   3793]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:23   3793]     side term: qmem_instance/U469/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U533/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U597/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U661/A2
[03/22 03:00:23   3793]     side term: qmem_instance/U725/A2
[03/22 03:00:23   3793] Committed on net reset
[03/22 03:00:23   3793]   Added inst ofifo_inst/FE_PHC2780_reset (CKBD0)
[03/22 03:00:23   3793]     sink term: ofifo_inst/FE_PHC2388_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2776_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:23   3793]     side term: FE_PHC2215_reset/I
[03/22 03:00:23   3793]     side term: FE_PHC2314_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:23   3793]     side term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:23   3793]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:24   3793] Committed on net qmem_instance/FE_PHN2770_mem_in_12_
[03/22 03:00:24   3793]   Added inst qmem_instance/FE_PHC2781_mem_in_12_ (BUFFD0)
[03/22 03:00:24   3793]     sink term: qmem_instance/U596/A2
[03/22 03:00:24   3793] Worst hold path end point:
[03/22 03:00:24   3793]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:24   3793]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:24   3793] ===========================================================================================
[03/22 03:00:24   3793]   Phase 1 : Step 2 Iter 19 Summary (AddBuffer + LegalResize)
[03/22 03:00:24   3793] ------------------------------------------------------------------------------------------
[03/22 03:00:24   3793]  Hold WNS :      -0.2904
[03/22 03:00:24   3793]       TNS :    -124.2236
[03/22 03:00:24   3793]       #VP :         1220
[03/22 03:00:24   3793]       TNS+:       0.6160/5 improved (0.1232 per commit, 0.493%)
[03/22 03:00:24   3793]   Density :      88.837%
[03/22 03:00:24   3793] ------------------------------------------------------------------------------------------
[03/22 03:00:24   3793]  5 buffer added (phase total 774, total 774)
[03/22 03:00:24   3793]  cpu=0:00:31.1 real=0:00:32.0 totSessionCpu=1:03:14 mem=1602.1M
[03/22 03:00:24   3793] ===========================================================================================
[03/22 03:00:24   3793] 
[03/22 03:00:24   3793] Starting Phase 1 Step 2 Iter 20 ...
[03/22 03:00:24   3793] Committed on net qmem_instance/FE_PHN2773_mem_in_56_
[03/22 03:00:24   3793]   Added inst qmem_instance/FE_PHC2782_mem_in_56_ (CKBD0)
[03/22 03:00:24   3793]     sink term: qmem_instance/FE_PHC2777_mem_in_56_/I
[03/22 03:00:24   3793] Committed on net FE_PHN2744_mem_in_11_
[03/22 03:00:24   3793]   Added inst FE_PHC2783_mem_in_11_ (CKBD0)
[03/22 03:00:24   3793]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:00:24   3793]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: kmem_instance/FE_PHC2769_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: kmem_instance/FE_PHC2775_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:00:24   3793]     sink term: qmem_instance/U469/A2
[03/22 03:00:24   3793]     sink term: qmem_instance/U533/A2
[03/22 03:00:24   3793]     sink term: qmem_instance/U597/A2
[03/22 03:00:24   3793]     sink term: qmem_instance/U661/A2
[03/22 03:00:24   3793]     sink term: qmem_instance/U725/A2
[03/22 03:00:24   3793]     sink term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:00:24   3793]     sink term: qmem_instance/FE_PHC2779_mem_in_11_/I
[03/22 03:00:24   3793] Committed on net mem_in[12]
[03/22 03:00:24   3793]   Added inst FE_PHC2784_mem_in_12_ (BUFFD0)
[03/22 03:00:24   3793]     sink term: FE_PHC2624_mem_in_12_/I
[03/22 03:00:24   3793] Committed on net reset
[03/22 03:00:24   3793]   Added inst mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2785_reset (CKBD0)
[03/22 03:00:24   3793]     sink term: mac_array_instance/col_idx_5__mac_col_inst/U6/A4
[03/22 03:00:24   3793]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:24   3793]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2776_reset/I
[03/22 03:00:24   3793]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset/I
[03/22 03:00:24   3793]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset/I
[03/22 03:00:24   3793]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:24   3793]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:24   3793]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:24   3793]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:24   3793]     side term: FE_PHC2215_reset/I
[03/22 03:00:24   3793]     side term: FE_PHC2314_reset/I
[03/22 03:00:24   3793]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:24   3793]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:24   3793]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:24   3794] Worst hold path end point:
[03/22 03:00:24   3794]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:24   3794]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:24   3794] ===========================================================================================
[03/22 03:00:24   3794]   Phase 1 : Step 2 Iter 20 Summary (AddBuffer + LegalResize)
[03/22 03:00:24   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:24   3794]  Hold WNS :      -0.2910
[03/22 03:00:24   3794]       TNS :    -124.7827
[03/22 03:00:24   3794]       #VP :         1164
[03/22 03:00:24   3794]       TNS+:      -0.5591/4 improved (-0.1398 per commit, 0.450%)
[03/22 03:00:24   3794]   Density :      88.841%
[03/22 03:00:24   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:24   3794]  4 buffer added (phase total 778, total 778)
[03/22 03:00:24   3794]  cpu=0:00:31.5 real=0:00:32.0 totSessionCpu=1:03:14 mem=1602.1M
[03/22 03:00:24   3794] ===========================================================================================
[03/22 03:00:24   3794] 
[03/22 03:00:24   3794] Starting Phase 1 Step 2 Iter 21 ...
[03/22 03:00:24   3794] Committed on net qmem_instance/FE_PHN2773_mem_in_56_
[03/22 03:00:24   3794]   Added inst qmem_instance/FE_PHC2786_mem_in_56_ (CKBD0)
[03/22 03:00:24   3794]     sink term: qmem_instance/FE_PHC2782_mem_in_56_/I
[03/22 03:00:24   3794] Committed on net reset
[03/22 03:00:24   3794]   Added inst FE_PHC2787_reset (CKBD0)
[03/22 03:00:24   3794]     sink term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:24   3794]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:24   3794]     sink term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:24   3794]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset/I
[03/22 03:00:24   3794]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:24   3794]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2776_reset/I
[03/22 03:00:24   3794]     side term: FE_PHC2215_reset/I
[03/22 03:00:24   3794]     side term: FE_PHC2314_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2785_reset/I
[03/22 03:00:24   3794]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:24   3794]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:24   3794]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset/I
[03/22 03:00:24   3794]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:24   3794]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:24   3794] Worst hold path end point:
[03/22 03:00:24   3794]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:24   3794]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:24   3794] ===========================================================================================
[03/22 03:00:24   3794]   Phase 1 : Step 2 Iter 21 Summary (AddBuffer + LegalResize)
[03/22 03:00:24   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:24   3794]  Hold WNS :      -0.2926
[03/22 03:00:24   3794]       TNS :     -91.7490
[03/22 03:00:24   3794]       #VP :         1048
[03/22 03:00:24   3794]       TNS+:      33.0337/2 improved (16.5169 per commit, 26.473%)
[03/22 03:00:24   3794]   Density :      88.843%
[03/22 03:00:24   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:24   3794]  2 buffer added (phase total 780, total 780)
[03/22 03:00:24   3794]  cpu=0:00:31.8 real=0:00:32.0 totSessionCpu=1:03:14 mem=1602.1M
[03/22 03:00:24   3794] ===========================================================================================
[03/22 03:00:24   3794] 
[03/22 03:00:24   3794] Starting Phase 1 Step 2 Iter 22 ...
[03/22 03:00:24   3794] Committed on net qmem_instance/FE_PHN2786_mem_in_56_
[03/22 03:00:24   3794]   Added inst qmem_instance/FE_PHC2788_mem_in_56_ (BUFFD0)
[03/22 03:00:24   3794]     sink term: qmem_instance/FE_PHC2782_mem_in_56_/I
[03/22 03:00:24   3794] Committed on net reset
[03/22 03:00:24   3794]   Added inst ofifo_inst/FE_PHC2789_reset (CKBD0)
[03/22 03:00:24   3794]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:24   3794]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset/I
[03/22 03:00:24   3794]     side term: FE_PHC2215_reset/I
[03/22 03:00:24   3794]     side term: FE_PHC2314_reset/I
[03/22 03:00:24   3794]     side term: FE_PHC2787_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:24   3794]     side term: mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2785_reset/I
[03/22 03:00:24   3794]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:24   3794]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:24   3794]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:25   3794] Worst hold path end point:
[03/22 03:00:25   3794]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:25   3794]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:25   3794] ===========================================================================================
[03/22 03:00:25   3794]   Phase 1 : Step 2 Iter 22 Summary (AddBuffer + LegalResize)
[03/22 03:00:25   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3794]  Hold WNS :      -0.2927
[03/22 03:00:25   3794]       TNS :     -86.8716
[03/22 03:00:25   3794]       #VP :         1048
[03/22 03:00:25   3794]       TNS+:       4.8774/2 improved (2.4387 per commit, 5.316%)
[03/22 03:00:25   3794]   Density :      88.845%
[03/22 03:00:25   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3794]  2 buffer added (phase total 782, total 782)
[03/22 03:00:25   3794]  cpu=0:00:32.0 real=0:00:33.0 totSessionCpu=1:03:15 mem=1602.1M
[03/22 03:00:25   3794] ===========================================================================================
[03/22 03:00:25   3794] 
[03/22 03:00:25   3794] Starting Phase 1 Step 2 Iter 23 ...
[03/22 03:00:25   3794] Committed on net reset
[03/22 03:00:25   3794]   Added inst mac_array_instance/FE_PHC2790_reset (CKBD0)
[03/22 03:00:25   3794]     sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2785_reset/I
[03/22 03:00:25   3794]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10048_0/A2
[03/22 03:00:25   3794]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2746_reset/I
[03/22 03:00:25   3794]     side term: FE_PHC2215_reset/I
[03/22 03:00:25   3794]     side term: FE_PHC2314_reset/I
[03/22 03:00:25   3794]     side term: FE_PHC2787_reset/I
[03/22 03:00:25   3794]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:25   3794]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:25   3794]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:25   3794]     side term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:25   3794]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:25   3794] Worst hold path end point:
[03/22 03:00:25   3794]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:25   3794]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:25   3794] ===========================================================================================
[03/22 03:00:25   3794]   Phase 1 : Step 2 Iter 23 Summary (AddBuffer + LegalResize)
[03/22 03:00:25   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3794]  Hold WNS :      -0.2962
[03/22 03:00:25   3794]       TNS :     -89.3056
[03/22 03:00:25   3794]       #VP :         1006
[03/22 03:00:25   3794]       TNS+:      -2.4340/1 improved (-2.4340 per commit, 2.802%)
[03/22 03:00:25   3794]   Density :      88.846%
[03/22 03:00:25   3794] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3794]  1 buffer added (phase total 783, total 783)
[03/22 03:00:25   3794]  cpu=0:00:32.3 real=0:00:33.0 totSessionCpu=1:03:15 mem=1602.1M
[03/22 03:00:25   3794] ===========================================================================================
[03/22 03:00:25   3794] 
[03/22 03:00:25   3794] Starting Phase 1 Step 2 Iter 24 ...
[03/22 03:00:25   3794] Committed on net reset
[03/22 03:00:25   3794]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2791_reset (CKBD0)
[03/22 03:00:25   3794]     sink term: ofifo_inst/col_idx_2__fifo_instance/U9/A2
[03/22 03:00:25   3794]     side term: FE_PHC2215_reset/I
[03/22 03:00:25   3794]     side term: FE_PHC2314_reset/I
[03/22 03:00:25   3794]     side term: FE_PHC2787_reset/I
[03/22 03:00:25   3794]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:25   3794]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:25   3794]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:25   3794]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:25   3794]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:25   3794]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:25   3795] Worst hold path end point:
[03/22 03:00:25   3795]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:25   3795]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:25   3795] ===========================================================================================
[03/22 03:00:25   3795]   Phase 1 : Step 2 Iter 24 Summary (AddBuffer + LegalResize)
[03/22 03:00:25   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3795]  Hold WNS :      -0.2962
[03/22 03:00:25   3795]       TNS :     -87.7032
[03/22 03:00:25   3795]       #VP :         1005
[03/22 03:00:25   3795]       TNS+:       1.6024/1 improved (1.6024 per commit, 1.794%)
[03/22 03:00:25   3795]   Density :      88.847%
[03/22 03:00:25   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3795]  1 buffer added (phase total 784, total 784)
[03/22 03:00:25   3795]  cpu=0:00:32.5 real=0:00:33.0 totSessionCpu=1:03:15 mem=1602.1M
[03/22 03:00:25   3795] ===========================================================================================
[03/22 03:00:25   3795] 
[03/22 03:00:25   3795] Starting Phase 1 Step 2 Iter 25 ...
[03/22 03:00:25   3795] Committed on net reset
[03/22 03:00:25   3795]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2792_reset (CKBD0)
[03/22 03:00:25   3795]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2791_reset/I
[03/22 03:00:25   3795]     side term: FE_PHC2215_reset/I
[03/22 03:00:25   3795]     side term: FE_PHC2314_reset/I
[03/22 03:00:25   3795]     side term: FE_PHC2787_reset/I
[03/22 03:00:25   3795]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:25   3795]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:25   3795]     side term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:25   3795]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:25   3795]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:25   3795]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:25   3795]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:25   3795]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:25   3795]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:25   3795] Worst hold path end point:
[03/22 03:00:25   3795]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:25   3795]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:25   3795] ===========================================================================================
[03/22 03:00:25   3795]   Phase 1 : Step 2 Iter 25 Summary (AddBuffer + LegalResize)
[03/22 03:00:25   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3795]  Hold WNS :      -0.2958
[03/22 03:00:25   3795]       TNS :     -85.1420
[03/22 03:00:25   3795]       #VP :         1005
[03/22 03:00:25   3795]       TNS+:       2.5612/1 improved (2.5612 per commit, 2.920%)
[03/22 03:00:25   3795]   Density :      88.848%
[03/22 03:00:25   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:25   3795]  1 buffer added (phase total 785, total 785)
[03/22 03:00:25   3795]  cpu=0:00:32.8 real=0:00:33.0 totSessionCpu=1:03:15 mem=1602.1M
[03/22 03:00:25   3795] ===========================================================================================
[03/22 03:00:25   3795] 
[03/22 03:00:25   3795] Starting Phase 1 Step 2 Iter 26 ...
[03/22 03:00:25   3795] Committed on net reset
[03/22 03:00:25   3795]   Added inst FE_PHC2793_reset (CKBD0)
[03/22 03:00:25   3795]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2792_reset/I
[03/22 03:00:25   3795]     sink term: mac_array_instance/col_idx_2__mac_col_inst/U7/B
[03/22 03:00:25   3795]     sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2717_reset/I
[03/22 03:00:25   3795]     side term: FE_PHC2215_reset/I
[03/22 03:00:25   3795]     side term: FE_PHC2314_reset/I
[03/22 03:00:25   3795]     side term: FE_PHC2787_reset/I
[03/22 03:00:25   3795]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:25   3795]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:25   3795]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:25   3795]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:25   3795]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:25   3795]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:25   3795]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:26   3795] Worst hold path end point:
[03/22 03:00:26   3795]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:26   3795]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:26   3795] ===========================================================================================
[03/22 03:00:26   3795]   Phase 1 : Step 2 Iter 26 Summary (AddBuffer + LegalResize)
[03/22 03:00:26   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3795]  Hold WNS :      -0.2969
[03/22 03:00:26   3795]       TNS :     -82.7105
[03/22 03:00:26   3795]       #VP :          981
[03/22 03:00:26   3795]       TNS+:       2.4315/1 improved (2.4315 per commit, 2.856%)
[03/22 03:00:26   3795]   Density :      88.849%
[03/22 03:00:26   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3795]  1 buffer added (phase total 786, total 786)
[03/22 03:00:26   3795]  cpu=0:00:33.0 real=0:00:34.0 totSessionCpu=1:03:16 mem=1602.1M
[03/22 03:00:26   3795] ===========================================================================================
[03/22 03:00:26   3795] 
[03/22 03:00:26   3795] Starting Phase 1 Step 2 Iter 27 ...
[03/22 03:00:26   3795] Committed on net reset
[03/22 03:00:26   3795]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2794_reset (CKBD0)
[03/22 03:00:26   3795]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2644_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2793_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2215_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2314_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2787_reset/I
[03/22 03:00:26   3795]     side term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:26   3795]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:26   3795]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:26   3795]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:26   3795]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:26   3795]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:26   3795] Worst hold path end point:
[03/22 03:00:26   3795]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:26   3795]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:26   3795] ===========================================================================================
[03/22 03:00:26   3795]   Phase 1 : Step 2 Iter 27 Summary (AddBuffer + LegalResize)
[03/22 03:00:26   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3795]  Hold WNS :      -0.2816
[03/22 03:00:26   3795]       TNS :     -80.7267
[03/22 03:00:26   3795]       #VP :          974
[03/22 03:00:26   3795]       TNS+:       1.9838/1 improved (1.9838 per commit, 2.398%)
[03/22 03:00:26   3795]   Density :      88.850%
[03/22 03:00:26   3795] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3795]  1 buffer added (phase total 787, total 787)
[03/22 03:00:26   3795]  cpu=0:00:33.3 real=0:00:34.0 totSessionCpu=1:03:16 mem=1602.1M
[03/22 03:00:26   3795] ===========================================================================================
[03/22 03:00:26   3795] 
[03/22 03:00:26   3795] Starting Phase 1 Step 2 Iter 28 ...
[03/22 03:00:26   3795] Committed on net reset
[03/22 03:00:26   3795]   Added inst mac_array_instance/FE_PHC2795_reset (CKBD0)
[03/22 03:00:26   3795]     sink term: mac_array_instance/FE_PHC2680_reset/I
[03/22 03:00:26   3795]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2794_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2793_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2215_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2314_reset/I
[03/22 03:00:26   3795]     side term: FE_PHC2787_reset/I
[03/22 03:00:26   3795]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:26   3795]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:26   3795]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:26   3795]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:26   3795]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:26   3796] Worst hold path end point:
[03/22 03:00:26   3796]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:26   3796]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:26   3796] ===========================================================================================
[03/22 03:00:26   3796]   Phase 1 : Step 2 Iter 28 Summary (AddBuffer + LegalResize)
[03/22 03:00:26   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3796]  Hold WNS :      -0.2732
[03/22 03:00:26   3796]       TNS :     -80.3953
[03/22 03:00:26   3796]       #VP :          974
[03/22 03:00:26   3796]       TNS+:       0.3314/1 improved (0.3314 per commit, 0.411%)
[03/22 03:00:26   3796]   Density :      88.851%
[03/22 03:00:26   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3796]  1 buffer added (phase total 788, total 788)
[03/22 03:00:26   3796]  cpu=0:00:33.5 real=0:00:34.0 totSessionCpu=1:03:16 mem=1602.1M
[03/22 03:00:26   3796] ===========================================================================================
[03/22 03:00:26   3796] 
[03/22 03:00:26   3796] Starting Phase 1 Step 2 Iter 29 ...
[03/22 03:00:26   3796] Committed on net reset
[03/22 03:00:26   3796]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset (CKBD0)
[03/22 03:00:26   3796]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2794_reset/I
[03/22 03:00:26   3796]     side term: mac_array_instance/FE_PHC2795_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2793_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2215_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2314_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2787_reset/I
[03/22 03:00:26   3796]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:26   3796]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:26   3796]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:26   3796]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:26   3796]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:26   3796] Worst hold path end point:
[03/22 03:00:26   3796]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:26   3796]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:26   3796] ===========================================================================================
[03/22 03:00:26   3796]   Phase 1 : Step 2 Iter 29 Summary (AddBuffer + LegalResize)
[03/22 03:00:26   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3796]  Hold WNS :      -0.2568
[03/22 03:00:26   3796]       TNS :     -78.7302
[03/22 03:00:26   3796]       #VP :          960
[03/22 03:00:26   3796]       TNS+:       1.6651/1 improved (1.6651 per commit, 2.071%)
[03/22 03:00:26   3796]   Density :      88.852%
[03/22 03:00:26   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:26   3796]  1 buffer added (phase total 789, total 789)
[03/22 03:00:26   3796]  cpu=0:00:33.7 real=0:00:34.0 totSessionCpu=1:03:16 mem=1602.1M
[03/22 03:00:26   3796] ===========================================================================================
[03/22 03:00:26   3796] 
[03/22 03:00:26   3796] Starting Phase 1 Step 2 Iter 30 ...
[03/22 03:00:26   3796] Committed on net reset
[03/22 03:00:26   3796]   Added inst mac_array_instance/FE_PHC2797_reset (CKBD0)
[03/22 03:00:26   3796]     sink term: mac_array_instance/FE_PHC2795_reset/I
[03/22 03:00:26   3796]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2793_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2215_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2314_reset/I
[03/22 03:00:26   3796]     side term: FE_PHC2787_reset/I
[03/22 03:00:26   3796]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:26   3796]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:26   3796]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:26   3796]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:26   3796]     side term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:27   3796] Worst hold path end point:
[03/22 03:00:27   3796]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:27   3796]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:27   3796] ===========================================================================================
[03/22 03:00:27   3796]   Phase 1 : Step 2 Iter 30 Summary (AddBuffer + LegalResize)
[03/22 03:00:27   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3796]  Hold WNS :      -0.2505
[03/22 03:00:27   3796]       TNS :     -77.8432
[03/22 03:00:27   3796]       #VP :          959
[03/22 03:00:27   3796]       TNS+:       0.8870/1 improved (0.8870 per commit, 1.127%)
[03/22 03:00:27   3796]   Density :      88.853%
[03/22 03:00:27   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3796]  1 buffer added (phase total 790, total 790)
[03/22 03:00:27   3796]  cpu=0:00:34.0 real=0:00:35.0 totSessionCpu=1:03:17 mem=1602.1M
[03/22 03:00:27   3796] ===========================================================================================
[03/22 03:00:27   3796] 
[03/22 03:00:27   3796] Starting Phase 1 Step 2 Iter 31 ...
[03/22 03:00:27   3796] Committed on net reset
[03/22 03:00:27   3796]   Added inst ofifo_inst/FE_PHC2798_reset (CKBD0)
[03/22 03:00:27   3796]     sink term: ofifo_inst/FE_PHC2789_reset/I
[03/22 03:00:27   3796]     side term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:27   3796]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2793_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2215_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2314_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2787_reset/I
[03/22 03:00:27   3796]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:27   3796]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:27   3796]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:27   3796]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:27   3796] Worst hold path end point:
[03/22 03:00:27   3796]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:27   3796]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:27   3796] ===========================================================================================
[03/22 03:00:27   3796]   Phase 1 : Step 2 Iter 31 Summary (AddBuffer + LegalResize)
[03/22 03:00:27   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3796]  Hold WNS :      -0.2506
[03/22 03:00:27   3796]       TNS :     -72.1607
[03/22 03:00:27   3796]       #VP :          937
[03/22 03:00:27   3796]       TNS+:       5.6825/1 improved (5.6825 per commit, 7.300%)
[03/22 03:00:27   3796]   Density :      88.854%
[03/22 03:00:27   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3796]  1 buffer added (phase total 791, total 791)
[03/22 03:00:27   3796]  cpu=0:00:34.2 real=0:00:35.0 totSessionCpu=1:03:17 mem=1602.1M
[03/22 03:00:27   3796] ===========================================================================================
[03/22 03:00:27   3796] 
[03/22 03:00:27   3796] Starting Phase 1 Step 2 Iter 32 ...
[03/22 03:00:27   3796] Committed on net reset
[03/22 03:00:27   3796]   Added inst ofifo_inst/FE_PHC2799_reset (CKBD0)
[03/22 03:00:27   3796]     sink term: ofifo_inst/FE_PHC2798_reset/I
[03/22 03:00:27   3796]     side term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:27   3796]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2793_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2215_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2314_reset/I
[03/22 03:00:27   3796]     side term: FE_PHC2787_reset/I
[03/22 03:00:27   3796]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:27   3796]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:27   3796]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:27   3796]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:27   3796] Worst hold path end point:
[03/22 03:00:27   3796]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:27   3796]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:27   3796] ===========================================================================================
[03/22 03:00:27   3796]   Phase 1 : Step 2 Iter 32 Summary (AddBuffer + LegalResize)
[03/22 03:00:27   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3796]  Hold WNS :      -0.2508
[03/22 03:00:27   3796]       TNS :     -69.4093
[03/22 03:00:27   3796]       #VP :          913
[03/22 03:00:27   3796]       TNS+:       2.7514/1 improved (2.7514 per commit, 3.813%)
[03/22 03:00:27   3796]   Density :      88.855%
[03/22 03:00:27   3796] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3796]  1 buffer added (phase total 792, total 792)
[03/22 03:00:27   3796]  cpu=0:00:34.4 real=0:00:35.0 totSessionCpu=1:03:17 mem=1602.1M
[03/22 03:00:27   3796] ===========================================================================================
[03/22 03:00:27   3796] 
[03/22 03:00:27   3796] Starting Phase 1 Step 2 Iter 33 ...
[03/22 03:00:27   3797] Committed on net reset
[03/22 03:00:27   3797]   Added inst ofifo_inst/FE_PHC2800_reset (CKBD0)
[03/22 03:00:27   3797]     sink term: ofifo_inst/FE_PHC2799_reset/I
[03/22 03:00:27   3797]     side term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:27   3797]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2793_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2215_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2314_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2787_reset/I
[03/22 03:00:27   3797]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:27   3797]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:27   3797]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:27   3797]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:27   3797] Worst hold path end point:
[03/22 03:00:27   3797]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:27   3797]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:27   3797] ===========================================================================================
[03/22 03:00:27   3797]   Phase 1 : Step 2 Iter 33 Summary (AddBuffer + LegalResize)
[03/22 03:00:27   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3797]  Hold WNS :      -0.2508
[03/22 03:00:27   3797]       TNS :     -67.2458
[03/22 03:00:27   3797]       #VP :          913
[03/22 03:00:27   3797]       TNS+:       2.1635/1 improved (2.1635 per commit, 3.117%)
[03/22 03:00:27   3797]   Density :      88.856%
[03/22 03:00:27   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3797]  1 buffer added (phase total 793, total 793)
[03/22 03:00:27   3797]  cpu=0:00:34.6 real=0:00:35.0 totSessionCpu=1:03:17 mem=1602.1M
[03/22 03:00:27   3797] ===========================================================================================
[03/22 03:00:27   3797] 
[03/22 03:00:27   3797] Starting Phase 1 Step 2 Iter 34 ...
[03/22 03:00:27   3797] Committed on net reset
[03/22 03:00:27   3797]   Added inst ofifo_inst/FE_PHC2801_reset (CKBD0)
[03/22 03:00:27   3797]     sink term: ofifo_inst/FE_PHC2800_reset/I
[03/22 03:00:27   3797]     side term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:27   3797]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2793_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2215_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2314_reset/I
[03/22 03:00:27   3797]     side term: FE_PHC2787_reset/I
[03/22 03:00:27   3797]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:27   3797]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:27   3797]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:27   3797]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:27   3797] Worst hold path end point:
[03/22 03:00:27   3797]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:27   3797]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:27   3797] ===========================================================================================
[03/22 03:00:27   3797]   Phase 1 : Step 2 Iter 34 Summary (AddBuffer + LegalResize)
[03/22 03:00:27   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3797]  Hold WNS :      -0.2509
[03/22 03:00:27   3797]       TNS :     -65.0243
[03/22 03:00:27   3797]       #VP :          903
[03/22 03:00:27   3797]       TNS+:       2.2215/1 improved (2.2215 per commit, 3.304%)
[03/22 03:00:27   3797]   Density :      88.857%
[03/22 03:00:27   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:27   3797]  1 buffer added (phase total 794, total 794)
[03/22 03:00:27   3797]  cpu=0:00:34.9 real=0:00:35.0 totSessionCpu=1:03:17 mem=1602.1M
[03/22 03:00:27   3797] ===========================================================================================
[03/22 03:00:27   3797] 
[03/22 03:00:27   3797] Starting Phase 1 Step 2 Iter 35 ...
[03/22 03:00:28   3797] Committed on net reset
[03/22 03:00:28   3797]   Added inst FE_PHC2802_reset (CKBD0)
[03/22 03:00:28   3797]     sink term: FE_PHC2793_reset/I
[03/22 03:00:28   3797]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:28   3797]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2215_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2314_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2787_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:28   3797]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:28   3797]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:28   3797] Worst hold path end point:
[03/22 03:00:28   3797]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:28   3797]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:28   3797] ===========================================================================================
[03/22 03:00:28   3797]   Phase 1 : Step 2 Iter 35 Summary (AddBuffer + LegalResize)
[03/22 03:00:28   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3797]  Hold WNS :      -0.2500
[03/22 03:00:28   3797]       TNS :     -63.3255
[03/22 03:00:28   3797]       #VP :          898
[03/22 03:00:28   3797]       TNS+:       1.6988/1 improved (1.6988 per commit, 2.613%)
[03/22 03:00:28   3797]   Density :      88.858%
[03/22 03:00:28   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3797]  1 buffer added (phase total 795, total 795)
[03/22 03:00:28   3797]  cpu=0:00:35.1 real=0:00:36.0 totSessionCpu=1:03:18 mem=1602.1M
[03/22 03:00:28   3797] ===========================================================================================
[03/22 03:00:28   3797] 
[03/22 03:00:28   3797] Starting Phase 1 Step 2 Iter 36 ...
[03/22 03:00:28   3797] Committed on net reset
[03/22 03:00:28   3797]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2803_reset (CKBD0)
[03/22 03:00:28   3797]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2796_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2802_reset/I
[03/22 03:00:28   3797]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2215_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2314_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2787_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:28   3797]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:28   3797]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:28   3797] Worst hold path end point:
[03/22 03:00:28   3797]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:28   3797]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:28   3797] ===========================================================================================
[03/22 03:00:28   3797]   Phase 1 : Step 2 Iter 36 Summary (AddBuffer + LegalResize)
[03/22 03:00:28   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3797]  Hold WNS :      -0.2307
[03/22 03:00:28   3797]       TNS :     -62.1219
[03/22 03:00:28   3797]       #VP :          886
[03/22 03:00:28   3797]       TNS+:       1.2036/1 improved (1.2036 per commit, 1.901%)
[03/22 03:00:28   3797]   Density :      88.859%
[03/22 03:00:28   3797] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3797]  1 buffer added (phase total 796, total 796)
[03/22 03:00:28   3797]  cpu=0:00:35.3 real=0:00:36.0 totSessionCpu=1:03:18 mem=1602.1M
[03/22 03:00:28   3797] ===========================================================================================
[03/22 03:00:28   3797] 
[03/22 03:00:28   3797] Starting Phase 1 Step 2 Iter 37 ...
[03/22 03:00:28   3797] Committed on net reset
[03/22 03:00:28   3797]   Added inst FE_PHC2804_reset (CKBD0)
[03/22 03:00:28   3797]     sink term: FE_PHC2802_reset/I
[03/22 03:00:28   3797]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2803_reset/I
[03/22 03:00:28   3797]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2215_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2314_reset/I
[03/22 03:00:28   3797]     side term: FE_PHC2787_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:28   3797]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:28   3797]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:28   3797]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:28   3798] Worst hold path end point:
[03/22 03:00:28   3798]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:28   3798]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:28   3798] ===========================================================================================
[03/22 03:00:28   3798]   Phase 1 : Step 2 Iter 37 Summary (AddBuffer + LegalResize)
[03/22 03:00:28   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3798]  Hold WNS :      -0.2307
[03/22 03:00:28   3798]       TNS :     -60.5484
[03/22 03:00:28   3798]       #VP :          880
[03/22 03:00:28   3798]       TNS+:       1.5735/1 improved (1.5735 per commit, 2.533%)
[03/22 03:00:28   3798]   Density :      88.860%
[03/22 03:00:28   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3798]  1 buffer added (phase total 797, total 797)
[03/22 03:00:28   3798]  cpu=0:00:35.5 real=0:00:36.0 totSessionCpu=1:03:18 mem=1602.1M
[03/22 03:00:28   3798] ===========================================================================================
[03/22 03:00:28   3798] 
[03/22 03:00:28   3798] Starting Phase 1 Step 2 Iter 38 ...
[03/22 03:00:28   3798] Committed on net reset
[03/22 03:00:28   3798]   Added inst mac_array_instance/FE_PHC2805_reset (CKBD0)
[03/22 03:00:28   3798]     sink term: mac_array_instance/FE_PHC2797_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2804_reset/I
[03/22 03:00:28   3798]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2803_reset/I
[03/22 03:00:28   3798]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2215_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2314_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2787_reset/I
[03/22 03:00:28   3798]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:28   3798]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:28   3798]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:28   3798]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:28   3798] Worst hold path end point:
[03/22 03:00:28   3798]   ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:28   3798]     net: ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset (nrTerm=10)
[03/22 03:00:28   3798] ===========================================================================================
[03/22 03:00:28   3798]   Phase 1 : Step 2 Iter 38 Summary (AddBuffer + LegalResize)
[03/22 03:00:28   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3798]  Hold WNS :      -0.2295
[03/22 03:00:28   3798]       TNS :     -60.4056
[03/22 03:00:28   3798]       #VP :          880
[03/22 03:00:28   3798]       TNS+:       0.1428/1 improved (0.1428 per commit, 0.236%)
[03/22 03:00:28   3798]   Density :      88.861%
[03/22 03:00:28   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:28   3798]  1 buffer added (phase total 798, total 798)
[03/22 03:00:28   3798]  cpu=0:00:35.7 real=0:00:36.0 totSessionCpu=1:03:18 mem=1602.1M
[03/22 03:00:28   3798] ===========================================================================================
[03/22 03:00:28   3798] 
[03/22 03:00:28   3798] Starting Phase 1 Step 2 Iter 39 ...
[03/22 03:00:28   3798] Committed on net reset
[03/22 03:00:28   3798]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2806_reset (CKBD0)
[03/22 03:00:28   3798]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2803_reset/I
[03/22 03:00:28   3798]     side term: mac_array_instance/FE_PHC2805_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2804_reset/I
[03/22 03:00:28   3798]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2215_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2314_reset/I
[03/22 03:00:28   3798]     side term: FE_PHC2787_reset/I
[03/22 03:00:28   3798]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:28   3798]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:28   3798]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:28   3798]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:29   3798] Worst hold path end point:
[03/22 03:00:29   3798]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:29   3798]     net: ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset (nrTerm=10)
[03/22 03:00:29   3798] ===========================================================================================
[03/22 03:00:29   3798]   Phase 1 : Step 2 Iter 39 Summary (AddBuffer + LegalResize)
[03/22 03:00:29   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3798]  Hold WNS :      -0.2281
[03/22 03:00:29   3798]       TNS :     -59.3713
[03/22 03:00:29   3798]       #VP :          865
[03/22 03:00:29   3798]       TNS+:       1.0343/1 improved (1.0343 per commit, 1.712%)
[03/22 03:00:29   3798]   Density :      88.862%
[03/22 03:00:29   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3798]  1 buffer added (phase total 799, total 799)
[03/22 03:00:29   3798]  cpu=0:00:36.0 real=0:00:37.0 totSessionCpu=1:03:19 mem=1602.1M
[03/22 03:00:29   3798] ===========================================================================================
[03/22 03:00:29   3798] 
[03/22 03:00:29   3798] Starting Phase 1 Step 2 Iter 40 ...
[03/22 03:00:29   3798] Committed on net reset
[03/22 03:00:29   3798]   Added inst FE_PHC2807_reset (CKBD0)
[03/22 03:00:29   3798]     sink term: FE_PHC2215_reset/I
[03/22 03:00:29   3798]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2806_reset/I
[03/22 03:00:29   3798]     side term: mac_array_instance/FE_PHC2805_reset/I
[03/22 03:00:29   3798]     side term: FE_PHC2804_reset/I
[03/22 03:00:29   3798]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:29   3798]     side term: FE_PHC2314_reset/I
[03/22 03:00:29   3798]     side term: FE_PHC2787_reset/I
[03/22 03:00:29   3798]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:29   3798]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:29   3798]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:29   3798]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:29   3798] Worst hold path end point:
[03/22 03:00:29   3798]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:29   3798]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:29   3798] ===========================================================================================
[03/22 03:00:29   3798]   Phase 1 : Step 2 Iter 40 Summary (AddBuffer + LegalResize)
[03/22 03:00:29   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3798]  Hold WNS :      -0.2102
[03/22 03:00:29   3798]       TNS :     -55.2630
[03/22 03:00:29   3798]       #VP :          848
[03/22 03:00:29   3798]       TNS+:       4.1083/1 improved (4.1083 per commit, 6.920%)
[03/22 03:00:29   3798]   Density :      88.863%
[03/22 03:00:29   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3798]  1 buffer added (phase total 800, total 800)
[03/22 03:00:29   3798]  cpu=0:00:36.2 real=0:00:37.0 totSessionCpu=1:03:19 mem=1602.1M
[03/22 03:00:29   3798] ===========================================================================================
[03/22 03:00:29   3798] 
[03/22 03:00:29   3798] Starting Phase 1 Step 2 Iter 41 ...
[03/22 03:00:29   3798] Committed on net reset
[03/22 03:00:29   3798]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2808_reset (CKBD0)
[03/22 03:00:29   3798]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2806_reset/I
[03/22 03:00:29   3798]     side term: FE_PHC2807_reset/I
[03/22 03:00:29   3798]     side term: mac_array_instance/FE_PHC2805_reset/I
[03/22 03:00:29   3798]     side term: FE_PHC2804_reset/I
[03/22 03:00:29   3798]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:29   3798]     side term: FE_PHC2314_reset/I
[03/22 03:00:29   3798]     side term: FE_PHC2787_reset/I
[03/22 03:00:29   3798]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:29   3798]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:29   3798]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:29   3798]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:29   3798] Worst hold path end point:
[03/22 03:00:29   3798]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:29   3798]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:29   3798] ===========================================================================================
[03/22 03:00:29   3798]   Phase 1 : Step 2 Iter 41 Summary (AddBuffer + LegalResize)
[03/22 03:00:29   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3798]  Hold WNS :      -0.2105
[03/22 03:00:29   3798]       TNS :     -54.6275
[03/22 03:00:29   3798]       #VP :          827
[03/22 03:00:29   3798]       TNS+:       0.6355/1 improved (0.6355 per commit, 1.150%)
[03/22 03:00:29   3798]   Density :      88.864%
[03/22 03:00:29   3798] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3798]  1 buffer added (phase total 801, total 801)
[03/22 03:00:29   3798]  cpu=0:00:36.4 real=0:00:37.0 totSessionCpu=1:03:19 mem=1602.1M
[03/22 03:00:29   3798] ===========================================================================================
[03/22 03:00:29   3798] 
[03/22 03:00:29   3798] Starting Phase 1 Step 2 Iter 42 ...
[03/22 03:00:29   3799] Committed on net reset
[03/22 03:00:29   3799]   Added inst mac_array_instance/FE_PHC2809_reset (CKBD0)
[03/22 03:00:29   3799]     sink term: mac_array_instance/FE_PHC2805_reset/I
[03/22 03:00:29   3799]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2808_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2807_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2804_reset/I
[03/22 03:00:29   3799]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2314_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2787_reset/I
[03/22 03:00:29   3799]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:29   3799]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:29   3799]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:29   3799]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:29   3799] Worst hold path end point:
[03/22 03:00:29   3799]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:29   3799]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:29   3799] ===========================================================================================
[03/22 03:00:29   3799]   Phase 1 : Step 2 Iter 42 Summary (AddBuffer + LegalResize)
[03/22 03:00:29   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3799]  Hold WNS :      -0.2098
[03/22 03:00:29   3799]       TNS :     -54.2750
[03/22 03:00:29   3799]       #VP :          824
[03/22 03:00:29   3799]       TNS+:       0.3525/1 improved (0.3525 per commit, 0.645%)
[03/22 03:00:29   3799]   Density :      88.865%
[03/22 03:00:29   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3799]  1 buffer added (phase total 802, total 802)
[03/22 03:00:29   3799]  cpu=0:00:36.7 real=0:00:37.0 totSessionCpu=1:03:19 mem=1602.1M
[03/22 03:00:29   3799] ===========================================================================================
[03/22 03:00:29   3799] 
[03/22 03:00:29   3799] Starting Phase 1 Step 2 Iter 43 ...
[03/22 03:00:29   3799] Committed on net reset
[03/22 03:00:29   3799]   Added inst ofifo_inst/FE_PHC2810_reset (CKBD0)
[03/22 03:00:29   3799]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2808_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2314_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2787_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2804_reset/I
[03/22 03:00:29   3799]     side term: FE_PHC2807_reset/I
[03/22 03:00:29   3799]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:29   3799]     side term: mac_array_instance/FE_PHC2809_reset/I
[03/22 03:00:29   3799]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:29   3799]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:29   3799]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:29   3799]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:29   3799] Worst hold path end point:
[03/22 03:00:29   3799]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:29   3799]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:29   3799] ===========================================================================================
[03/22 03:00:29   3799]   Phase 1 : Step 2 Iter 43 Summary (AddBuffer + LegalResize)
[03/22 03:00:29   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3799]  Hold WNS :      -0.2100
[03/22 03:00:29   3799]       TNS :     -54.2956
[03/22 03:00:29   3799]       #VP :          818
[03/22 03:00:29   3799]       TNS+:      -0.0206/1 improved (-0.0206 per commit, 0.038%)
[03/22 03:00:29   3799]   Density :      88.866%
[03/22 03:00:29   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:29   3799]  1 buffer added (phase total 803, total 803)
[03/22 03:00:29   3799]  cpu=0:00:36.9 real=0:00:37.0 totSessionCpu=1:03:19 mem=1602.1M
[03/22 03:00:29   3799] ===========================================================================================
[03/22 03:00:29   3799] 
[03/22 03:00:29   3799] Starting Phase 1 Step 2 Iter 44 ...
[03/22 03:00:30   3799] Committed on net reset
[03/22 03:00:30   3799]   Added inst FE_PHC2811_reset (CKBD0)
[03/22 03:00:30   3799]     sink term: FE_PHC2804_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2314_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2787_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2807_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/FE_PHC2809_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:30   3799]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:30   3799] Worst hold path end point:
[03/22 03:00:30   3799]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:30   3799]     net: ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset (nrTerm=10)
[03/22 03:00:30   3799] ===========================================================================================
[03/22 03:00:30   3799]   Phase 1 : Step 2 Iter 44 Summary (AddBuffer + LegalResize)
[03/22 03:00:30   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3799]  Hold WNS :      -0.2051
[03/22 03:00:30   3799]       TNS :     -52.8100
[03/22 03:00:30   3799]       #VP :          801
[03/22 03:00:30   3799]       TNS+:       1.4856/1 improved (1.4856 per commit, 2.736%)
[03/22 03:00:30   3799]   Density :      88.867%
[03/22 03:00:30   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3799]  1 buffer added (phase total 804, total 804)
[03/22 03:00:30   3799]  cpu=0:00:37.1 real=0:00:38.0 totSessionCpu=1:03:20 mem=1602.1M
[03/22 03:00:30   3799] ===========================================================================================
[03/22 03:00:30   3799] 
[03/22 03:00:30   3799] Starting Phase 1 Step 2 Iter 45 ...
[03/22 03:00:30   3799] Committed on net reset
[03/22 03:00:30   3799]   Added inst FE_PHC2812_reset (CKBD0)
[03/22 03:00:30   3799]     sink term: FE_PHC2807_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2811_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2314_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2787_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/FE_PHC2809_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:30   3799]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:30   3799] Worst hold path end point:
[03/22 03:00:30   3799]   mac_array_instance/col_idx_2__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:30   3799]     net: mac_array_instance/col_idx_2__mac_col_inst/FE_OFN320_reset (nrTerm=8)
[03/22 03:00:30   3799] ===========================================================================================
[03/22 03:00:30   3799]   Phase 1 : Step 2 Iter 45 Summary (AddBuffer + LegalResize)
[03/22 03:00:30   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3799]  Hold WNS :      -0.1873
[03/22 03:00:30   3799]       TNS :     -49.4661
[03/22 03:00:30   3799]       #VP :          786
[03/22 03:00:30   3799]       TNS+:       3.3439/1 improved (3.3439 per commit, 6.332%)
[03/22 03:00:30   3799]   Density :      88.868%
[03/22 03:00:30   3799] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3799]  1 buffer added (phase total 805, total 805)
[03/22 03:00:30   3799]  cpu=0:00:37.3 real=0:00:38.0 totSessionCpu=1:03:20 mem=1602.1M
[03/22 03:00:30   3799] ===========================================================================================
[03/22 03:00:30   3799] 
[03/22 03:00:30   3799] Starting Phase 1 Step 2 Iter 46 ...
[03/22 03:00:30   3799] Committed on net reset
[03/22 03:00:30   3799]   Added inst FE_PHC2813_reset (CKBD0)
[03/22 03:00:30   3799]     sink term: FE_PHC2811_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2812_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2314_reset/I
[03/22 03:00:30   3799]     side term: FE_PHC2787_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/FE_PHC2809_reset/I
[03/22 03:00:30   3799]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:30   3799]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:30   3799]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:30   3800] Worst hold path end point:
[03/22 03:00:30   3800]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:30   3800]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:30   3800] ===========================================================================================
[03/22 03:00:30   3800]   Phase 1 : Step 2 Iter 46 Summary (AddBuffer + LegalResize)
[03/22 03:00:30   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3800]  Hold WNS :      -0.1866
[03/22 03:00:30   3800]       TNS :     -48.5039
[03/22 03:00:30   3800]       #VP :          772
[03/22 03:00:30   3800]       TNS+:       0.9622/1 improved (0.9622 per commit, 1.945%)
[03/22 03:00:30   3800]   Density :      88.869%
[03/22 03:00:30   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3800]  1 buffer added (phase total 806, total 806)
[03/22 03:00:30   3800]  cpu=0:00:37.5 real=0:00:38.0 totSessionCpu=1:03:20 mem=1602.1M
[03/22 03:00:30   3800] ===========================================================================================
[03/22 03:00:30   3800] 
[03/22 03:00:30   3800] Starting Phase 1 Step 2 Iter 47 ...
[03/22 03:00:30   3800] Committed on net reset
[03/22 03:00:30   3800]   Added inst mac_array_instance/FE_PHC2814_reset (CKBD0)
[03/22 03:00:30   3800]     sink term: mac_array_instance/FE_PHC2809_reset/I
[03/22 03:00:30   3800]     side term: FE_PHC2813_reset/I
[03/22 03:00:30   3800]     side term: FE_PHC2812_reset/I
[03/22 03:00:30   3800]     side term: FE_PHC2314_reset/I
[03/22 03:00:30   3800]     side term: FE_PHC2787_reset/I
[03/22 03:00:30   3800]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:30   3800]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:30   3800]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:30   3800]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:30   3800]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:30   3800]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:30   3800] Worst hold path end point:
[03/22 03:00:30   3800]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:30   3800]     net: ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset (nrTerm=10)
[03/22 03:00:30   3800] ===========================================================================================
[03/22 03:00:30   3800]   Phase 1 : Step 2 Iter 47 Summary (AddBuffer + LegalResize)
[03/22 03:00:30   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3800]  Hold WNS :      -0.1847
[03/22 03:00:30   3800]       TNS :     -48.3596
[03/22 03:00:30   3800]       #VP :          772
[03/22 03:00:30   3800]       TNS+:       0.1443/1 improved (0.1443 per commit, 0.298%)
[03/22 03:00:30   3800]   Density :      88.870%
[03/22 03:00:30   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:30   3800]  1 buffer added (phase total 807, total 807)
[03/22 03:00:30   3800]  cpu=0:00:37.7 real=0:00:38.0 totSessionCpu=1:03:20 mem=1602.1M
[03/22 03:00:30   3800] ===========================================================================================
[03/22 03:00:30   3800] 
[03/22 03:00:30   3800] Starting Phase 1 Step 2 Iter 48 ...
[03/22 03:00:30   3800] Committed on net reset
[03/22 03:00:30   3800]   Added inst FE_PHC2815_reset (CKBD0)
[03/22 03:00:30   3800]     sink term: FE_PHC2812_reset/I
[03/22 03:00:30   3800]     side term: mac_array_instance/FE_PHC2814_reset/I
[03/22 03:00:30   3800]     side term: FE_PHC2813_reset/I
[03/22 03:00:30   3800]     side term: FE_PHC2314_reset/I
[03/22 03:00:30   3800]     side term: FE_PHC2787_reset/I
[03/22 03:00:30   3800]     side term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:30   3800]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:30   3800]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:30   3800]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:30   3800]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:30   3800]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:31   3800] Worst hold path end point:
[03/22 03:00:31   3800]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:31   3800]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:31   3800] ===========================================================================================
[03/22 03:00:31   3800]   Phase 1 : Step 2 Iter 48 Summary (AddBuffer + LegalResize)
[03/22 03:00:31   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3800]  Hold WNS :      -0.1681
[03/22 03:00:31   3800]       TNS :     -45.5220
[03/22 03:00:31   3800]       #VP :          740
[03/22 03:00:31   3800]       TNS+:       2.8376/1 improved (2.8376 per commit, 5.868%)
[03/22 03:00:31   3800]   Density :      88.871%
[03/22 03:00:31   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3800]  1 buffer added (phase total 808, total 808)
[03/22 03:00:31   3800]  cpu=0:00:38.0 real=0:00:39.0 totSessionCpu=1:03:20 mem=1602.1M
[03/22 03:00:31   3800] ===========================================================================================
[03/22 03:00:31   3800] 
[03/22 03:00:31   3800] Starting Phase 1 Step 2 Iter 49 ...
[03/22 03:00:31   3800] Committed on net reset
[03/22 03:00:31   3800]   Added inst FE_PHC2816_reset (CKBD0)
[03/22 03:00:31   3800]     sink term: FE_PHC2813_reset/I
[03/22 03:00:31   3800]     sink term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2815_reset/I
[03/22 03:00:31   3800]     side term: mac_array_instance/FE_PHC2814_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2314_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2787_reset/I
[03/22 03:00:31   3800]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:31   3800]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:31   3800] Worst hold path end point:
[03/22 03:00:31   3800]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:31   3800]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:31   3800] ===========================================================================================
[03/22 03:00:31   3800]   Phase 1 : Step 2 Iter 49 Summary (AddBuffer + LegalResize)
[03/22 03:00:31   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3800]  Hold WNS :      -0.1685
[03/22 03:00:31   3800]       TNS :     -44.2778
[03/22 03:00:31   3800]       #VP :          725
[03/22 03:00:31   3800]       TNS+:       1.2442/1 improved (1.2442 per commit, 2.733%)
[03/22 03:00:31   3800]   Density :      88.872%
[03/22 03:00:31   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3800]  1 buffer added (phase total 809, total 809)
[03/22 03:00:31   3800]  cpu=0:00:38.2 real=0:00:39.0 totSessionCpu=1:03:21 mem=1602.1M
[03/22 03:00:31   3800] ===========================================================================================
[03/22 03:00:31   3800] 
[03/22 03:00:31   3800] Starting Phase 1 Step 2 Iter 50 ...
[03/22 03:00:31   3800] Committed on net reset
[03/22 03:00:31   3800]   Added inst FE_PHC2817_reset (BUFFD0)
[03/22 03:00:31   3800]     sink term: FE_PHC2314_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2816_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2815_reset/I
[03/22 03:00:31   3800]     side term: mac_array_instance/FE_PHC2814_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2787_reset/I
[03/22 03:00:31   3800]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:31   3800]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:31   3800] Worst hold path end point:
[03/22 03:00:31   3800]   mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:31   3800]     net: mac_array_instance/FE_OFN317_reset (nrTerm=10)
[03/22 03:00:31   3800] ===========================================================================================
[03/22 03:00:31   3800]   Phase 1 : Step 2 Iter 50 Summary (AddBuffer + LegalResize)
[03/22 03:00:31   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3800]  Hold WNS :      -0.1666
[03/22 03:00:31   3800]       TNS :     -41.3815
[03/22 03:00:31   3800]       #VP :          663
[03/22 03:00:31   3800]       TNS+:       2.8963/1 improved (2.8963 per commit, 6.541%)
[03/22 03:00:31   3800]   Density :      88.873%
[03/22 03:00:31   3800] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3800]  1 buffer added (phase total 810, total 810)
[03/22 03:00:31   3800]  cpu=0:00:38.4 real=0:00:39.0 totSessionCpu=1:03:21 mem=1602.1M
[03/22 03:00:31   3800] ===========================================================================================
[03/22 03:00:31   3800] 
[03/22 03:00:31   3800] Starting Phase 1 Step 2 Iter 51 ...
[03/22 03:00:31   3800] Committed on net reset
[03/22 03:00:31   3800]   Added inst mac_array_instance/FE_PHC2818_reset (CKBD0)
[03/22 03:00:31   3800]     sink term: mac_array_instance/FE_PHC2814_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2817_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2816_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2815_reset/I
[03/22 03:00:31   3800]     side term: FE_PHC2787_reset/I
[03/22 03:00:31   3800]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:31   3800]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:31   3800]     side term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:31   3801] Worst hold path end point:
[03/22 03:00:31   3801]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:31   3801]     net: ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset (nrTerm=10)
[03/22 03:00:31   3801] ===========================================================================================
[03/22 03:00:31   3801]   Phase 1 : Step 2 Iter 51 Summary (AddBuffer + LegalResize)
[03/22 03:00:31   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3801]  Hold WNS :      -0.1645
[03/22 03:00:31   3801]       TNS :     -41.1777
[03/22 03:00:31   3801]       #VP :          665
[03/22 03:00:31   3801]       TNS+:       0.2038/1 improved (0.2038 per commit, 0.492%)
[03/22 03:00:31   3801]   Density :      88.874%
[03/22 03:00:31   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3801]  1 buffer added (phase total 811, total 811)
[03/22 03:00:31   3801]  cpu=0:00:38.7 real=0:00:39.0 totSessionCpu=1:03:21 mem=1602.1M
[03/22 03:00:31   3801] ===========================================================================================
[03/22 03:00:31   3801] 
[03/22 03:00:31   3801] Starting Phase 1 Step 2 Iter 52 ...
[03/22 03:00:31   3801] Committed on net reset
[03/22 03:00:31   3801]   Added inst FE_PHC2819_reset (CKBD0)
[03/22 03:00:31   3801]     sink term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:31   3801]     sink term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:31   3801]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:31   3801]     side term: FE_PHC2787_reset/I
[03/22 03:00:31   3801]     side term: FE_PHC2815_reset/I
[03/22 03:00:31   3801]     side term: FE_PHC2816_reset/I
[03/22 03:00:31   3801]     side term: FE_PHC2817_reset/I
[03/22 03:00:31   3801]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:31   3801]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:31   3801]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:31   3801] Worst hold path end point:
[03/22 03:00:31   3801]   ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:31   3801]     net: ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset (nrTerm=10)
[03/22 03:00:31   3801] ===========================================================================================
[03/22 03:00:31   3801]   Phase 1 : Step 2 Iter 52 Summary (AddBuffer + LegalResize)
[03/22 03:00:31   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3801]  Hold WNS :      -0.1653
[03/22 03:00:31   3801]       TNS :     -38.7774
[03/22 03:00:31   3801]       #VP :          630
[03/22 03:00:31   3801]       TNS+:       2.4003/1 improved (2.4003 per commit, 5.829%)
[03/22 03:00:31   3801]   Density :      88.875%
[03/22 03:00:31   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:31   3801]  1 buffer added (phase total 812, total 812)
[03/22 03:00:31   3801]  cpu=0:00:38.9 real=0:00:39.0 totSessionCpu=1:03:21 mem=1602.1M
[03/22 03:00:31   3801] ===========================================================================================
[03/22 03:00:31   3801] 
[03/22 03:00:31   3801] Starting Phase 1 Step 2 Iter 53 ...
[03/22 03:00:32   3801] Committed on net reset
[03/22 03:00:32   3801]   Added inst FE_PHC2820_reset (CKBD0)
[03/22 03:00:32   3801]     sink term: FE_PHC2815_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2787_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2816_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2817_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2819_reset/I
[03/22 03:00:32   3801]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:32   3801]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:32   3801]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:32   3801] Worst hold path end point:
[03/22 03:00:32   3801]   mac_array_instance/col_idx_4__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:32   3801]     net: mac_array_instance/col_idx_4__mac_col_inst/FE_OFN331_reset (nrTerm=8)
[03/22 03:00:32   3801] ===========================================================================================
[03/22 03:00:32   3801]   Phase 1 : Step 2 Iter 53 Summary (AddBuffer + LegalResize)
[03/22 03:00:32   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:32   3801]  Hold WNS :      -0.1555
[03/22 03:00:32   3801]       TNS :     -35.8517
[03/22 03:00:32   3801]       #VP :          612
[03/22 03:00:32   3801]       TNS+:       2.9257/1 improved (2.9257 per commit, 7.545%)
[03/22 03:00:32   3801]   Density :      88.876%
[03/22 03:00:32   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:32   3801]  1 buffer added (phase total 813, total 813)
[03/22 03:00:32   3801]  cpu=0:00:39.1 real=0:00:40.0 totSessionCpu=1:03:22 mem=1602.1M
[03/22 03:00:32   3801] ===========================================================================================
[03/22 03:00:32   3801] 
[03/22 03:00:32   3801] Starting Phase 1 Step 2 Iter 54 ...
[03/22 03:00:32   3801] Committed on net reset
[03/22 03:00:32   3801]   Added inst FE_PHC2821_reset (CKBD0)
[03/22 03:00:32   3801]     sink term: FE_PHC2787_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2820_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2816_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2817_reset/I
[03/22 03:00:32   3801]     side term: FE_PHC2819_reset/I
[03/22 03:00:32   3801]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:32   3801]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:32   3801]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:32   3801] Worst hold path end point:
[03/22 03:00:32   3801]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:32   3801]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:32   3801] ===========================================================================================
[03/22 03:00:32   3801]   Phase 1 : Step 2 Iter 54 Summary (AddBuffer + LegalResize)
[03/22 03:00:32   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:32   3801]  Hold WNS :      -0.1507
[03/22 03:00:32   3801]       TNS :     -25.0250
[03/22 03:00:32   3801]       #VP :          494
[03/22 03:00:32   3801]       TNS+:      10.8267/1 improved (10.8267 per commit, 30.199%)
[03/22 03:00:32   3801]   Density :      88.877%
[03/22 03:00:32   3801] ------------------------------------------------------------------------------------------
[03/22 03:00:32   3801]  1 buffer added (phase total 814, total 814)
[03/22 03:00:32   3801]  cpu=0:00:39.3 real=0:00:40.0 totSessionCpu=1:03:22 mem=1602.1M
[03/22 03:00:32   3801] ===========================================================================================
[03/22 03:00:32   3801] 
[03/22 03:00:32   3801] Starting Phase 1 Step 2 Iter 55 ...
[03/22 03:00:32   3802] Committed on net reset
[03/22 03:00:32   3802]   Added inst FE_PHC2822_reset (CKBD0)
[03/22 03:00:32   3802]     sink term: FE_PHC2819_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2821_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2820_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2816_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2817_reset/I
[03/22 03:00:32   3802]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:32   3802]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:32   3802]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:32   3802] Committed on net mac_array_instance/FE_OFN317_reset
[03/22 03:00:32   3802]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2823_FE_OFN317_reset (CKBD0)
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:32   3802]     side term: mac_array_instance/col_idx_1__mac_col_inst/U7/B
[03/22 03:00:32   3802]     side term: mac_array_instance/col_idx_1__mac_col_inst/FE_RC_10302_0/A4
[03/22 03:00:32   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/n89
[03/22 03:00:32   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2824_n89 (BUFFD0)
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_12_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_14_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_17_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_11_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_7_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_6_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_5_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_4_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_/E
[03/22 03:00:32   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/n21
[03/22 03:00:32   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2825_n21 (BUFFD0)
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_12_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_13_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_11_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_7_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_6_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_5_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_3_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_0_/E
[03/22 03:00:32   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/n88
[03/22 03:00:32   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2826_n88 (BUFFD0)
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_14_/E
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_16_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_12_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_11_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_9_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_7_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_6_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_5_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_3_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_2_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/E
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/E
[03/22 03:00:32   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN318_reset
[03/22 03:00:32   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2827_FE_OFN318_reset (CKBD0)
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_2141_0/A2
[03/22 03:00:32   3802] Committed on net FE_OFN321_reset
[03/22 03:00:32   3802]   Added inst FE_PHC2828_FE_OFN321_reset (CKBD0)
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/CDN
[03/22 03:00:32   3802] Committed on net FE_PHN2787_reset
[03/22 03:00:32   3802]   Added inst FE_PHC2829_reset (BUFFD0)
[03/22 03:00:32   3802]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset/I
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:32   3802]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:32   3802]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2776_reset/I
[03/22 03:00:32   3802] Committed on net FE_PHN2215_reset
[03/22 03:00:32   3802]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2830_reset (CKBD0)
[03/22 03:00:32   3802]     sink term: ofifo_inst/col_idx_5__fifo_instance/U9/A2
[03/22 03:00:32   3802]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC328_reset/I
[03/22 03:00:32   3802]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:32   3802] Worst hold path end point:
[03/22 03:00:32   3802]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:32   3802]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:32   3802] ===========================================================================================
[03/22 03:00:32   3802]   Phase 1 : Step 2 Iter 55 Summary (AddBuffer + LegalResize)
[03/22 03:00:32   3802] ------------------------------------------------------------------------------------------
[03/22 03:00:32   3802]  Hold WNS :      -0.1507
[03/22 03:00:32   3802]       TNS :     -20.7140
[03/22 03:00:32   3802]       #VP :          463
[03/22 03:00:32   3802]       TNS+:       4.3110/9 improved (0.4790 per commit, 17.227%)
[03/22 03:00:32   3802]   Density :      88.886%
[03/22 03:00:32   3802] ------------------------------------------------------------------------------------------
[03/22 03:00:32   3802]  9 buffer added (phase total 823, total 823)
[03/22 03:00:32   3802]  cpu=0:00:39.8 real=0:00:40.0 totSessionCpu=1:03:22 mem=1602.1M
[03/22 03:00:32   3802] ===========================================================================================
[03/22 03:00:32   3802] 
[03/22 03:00:32   3802] Starting Phase 1 Step 2 Iter 56 ...
[03/22 03:00:32   3802] Committed on net reset
[03/22 03:00:32   3802]   Added inst FE_PHC2831_reset (CKBD0)
[03/22 03:00:32   3802]     sink term: FE_PHC2822_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2821_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2820_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2816_reset/I
[03/22 03:00:32   3802]     side term: FE_PHC2817_reset/I
[03/22 03:00:32   3802]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:32   3802]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:32   3802]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:33   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2748_reset
[03/22 03:00:33   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2832_reset (BUFFD0)
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:00:33   3802] Committed on net mac_array_instance/FE_OFN317_reset
[03/22 03:00:33   3802]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2833_FE_OFN317_reset (CKBD0)
[03/22 03:00:33   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2823_FE_OFN317_reset/I
[03/22 03:00:33   3802]     side term: mac_array_instance/col_idx_1__mac_col_inst/U7/B
[03/22 03:00:33   3802]     side term: mac_array_instance/col_idx_1__mac_col_inst/FE_RC_10302_0/A4
[03/22 03:00:33   3802] Committed on net ofifo_inst/FE_PHN2789_reset
[03/22 03:00:33   3802]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2834_reset (CKBD0)
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2771_reset/I
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2756_reset/I
[03/22 03:00:33   3802] Committed on net FE_PHN2787_reset
[03/22 03:00:33   3802]   Added inst FE_PHC2835_reset (CKBD0)
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2776_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2829_reset/I
[03/22 03:00:33   3802]     side term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:33   3802]     side term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:33   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/n12
[03/22 03:00:33   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2836_n12 (BUFFD0)
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_11_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_14_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_7_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_6_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_5_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_4_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/E
[03/22 03:00:33   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/n90
[03/22 03:00:33   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2837_n90 (BUFFD0)
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_16_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_14_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_19_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_15_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_12_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_11_/E
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_18_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_3_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_4_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_5_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_6_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_7_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/E
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_13_/E
[03/22 03:00:33   3802] Worst hold path end point:
[03/22 03:00:33   3802]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:33   3802]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:33   3802] ===========================================================================================
[03/22 03:00:33   3802]   Phase 1 : Step 2 Iter 56 Summary (AddBuffer + LegalResize)
[03/22 03:00:33   3802] ------------------------------------------------------------------------------------------
[03/22 03:00:33   3802]  Hold WNS :      -0.1507
[03/22 03:00:33   3802]       TNS :     -15.8308
[03/22 03:00:33   3802]       #VP :          369
[03/22 03:00:33   3802]       TNS+:       4.8832/7 improved (0.6976 per commit, 23.574%)
[03/22 03:00:33   3802]   Density :      88.893%
[03/22 03:00:33   3802] ------------------------------------------------------------------------------------------
[03/22 03:00:33   3802]  7 buffer added (phase total 830, total 830)
[03/22 03:00:33   3802]  cpu=0:00:40.1 real=0:00:41.0 totSessionCpu=1:03:23 mem=1602.1M
[03/22 03:00:33   3802] ===========================================================================================
[03/22 03:00:33   3802] 
[03/22 03:00:33   3802] Starting Phase 1 Step 2 Iter 57 ...
[03/22 03:00:33   3802] Committed on net reset
[03/22 03:00:33   3802]   Added inst FE_PHC2838_reset (CKBD0)
[03/22 03:00:33   3802]     sink term: FE_PHC2820_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2831_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2821_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2816_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2817_reset/I
[03/22 03:00:33   3802]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:33   3802]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:33   3802]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:33   3802] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN318_reset
[03/22 03:00:33   3802]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2839_FE_OFN318_reset (BUFFD0)
[03/22 03:00:33   3802]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2827_FE_OFN318_reset/I
[03/22 03:00:33   3802]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_2141_0/A2
[03/22 03:00:33   3802] Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2833_FE_OFN317_reset
[03/22 03:00:33   3802]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2840_FE_OFN317_reset (CKBD0)
[03/22 03:00:33   3802]     sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2823_FE_OFN317_reset/I
[03/22 03:00:33   3802] Worst hold path end point:
[03/22 03:00:33   3802]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:33   3802]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:33   3802] ===========================================================================================
[03/22 03:00:33   3802]   Phase 1 : Step 2 Iter 57 Summary (AddBuffer + LegalResize)
[03/22 03:00:33   3802] ------------------------------------------------------------------------------------------
[03/22 03:00:33   3802]  Hold WNS :      -0.1508
[03/22 03:00:33   3802]       TNS :     -13.7130
[03/22 03:00:33   3802]       #VP :          329
[03/22 03:00:33   3802]       TNS+:       2.1178/3 improved (0.7059 per commit, 13.378%)
[03/22 03:00:33   3802]   Density :      88.896%
[03/22 03:00:33   3802] ------------------------------------------------------------------------------------------
[03/22 03:00:33   3802]  3 buffer added (phase total 833, total 833)
[03/22 03:00:33   3802]  cpu=0:00:40.4 real=0:00:41.0 totSessionCpu=1:03:23 mem=1602.1M
[03/22 03:00:33   3802] ===========================================================================================
[03/22 03:00:33   3802] 
[03/22 03:00:33   3802] Starting Phase 1 Step 2 Iter 58 ...
[03/22 03:00:33   3802] Committed on net reset
[03/22 03:00:33   3802]   Added inst FE_PHC2841_reset (CKBD0)
[03/22 03:00:33   3802]     sink term: FE_PHC2838_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2831_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2821_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2816_reset/I
[03/22 03:00:33   3802]     side term: FE_PHC2817_reset/I
[03/22 03:00:33   3802]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:33   3802]     side term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:33   3802]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:33   3803] Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2840_FE_OFN317_reset
[03/22 03:00:33   3803]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2842_FE_OFN317_reset (CKBD0)
[03/22 03:00:33   3803]     sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2823_FE_OFN317_reset/I
[03/22 03:00:33   3803] Worst hold path end point:
[03/22 03:00:33   3803]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:33   3803]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:33   3803] ===========================================================================================
[03/22 03:00:33   3803]   Phase 1 : Step 2 Iter 58 Summary (AddBuffer + LegalResize)
[03/22 03:00:33   3803] ------------------------------------------------------------------------------------------
[03/22 03:00:33   3803]  Hold WNS :      -0.1508
[03/22 03:00:33   3803]       TNS :     -12.0921
[03/22 03:00:33   3803]       #VP :          321
[03/22 03:00:33   3803]       TNS+:       1.6209/2 improved (0.8105 per commit, 11.820%)
[03/22 03:00:33   3803]   Density :      88.898%
[03/22 03:00:33   3803] ------------------------------------------------------------------------------------------
[03/22 03:00:33   3803]  2 buffer added (phase total 835, total 835)
[03/22 03:00:33   3803]  cpu=0:00:40.6 real=0:00:41.0 totSessionCpu=1:03:23 mem=1602.1M
[03/22 03:00:33   3803] ===========================================================================================
[03/22 03:00:33   3803] 
[03/22 03:00:33   3803] Starting Phase 1 Step 2 Iter 59 ...
[03/22 03:00:33   3803] Move Found: roi=0.000403, mac_array_instance/col_idx_2__mac_col_inst/U24 (MUX2D1->CKMUX2D0) (s:30.5->10.6, snw:30.5->10.6) (h:-27.2->-23.1)
[03/22 03:00:34   3803] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_OFN319_reset
[03/22 03:00:34   3803]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2843_FE_OFN319_reset (CKBD0)
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_1__fifo_instance/U4/A3
[03/22 03:00:34   3803] Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2840_FE_OFN317_reset
[03/22 03:00:34   3803]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2844_FE_OFN317_reset (CKBD0)
[03/22 03:00:34   3803]     sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2842_FE_OFN317_reset/I
[03/22 03:00:34   3803] Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset
[03/22 03:00:34   3803]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2845_FE_OFN316_reset (CKBD0)
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_2__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_2__fifo_instance/U14/A3
[03/22 03:00:34   3803] Committed on net FE_PHN2816_reset
[03/22 03:00:34   3803]   Added inst FE_PHC2846_reset (CKBD0)
[03/22 03:00:34   3803]     sink term: FE_PHC2813_reset/I
[03/22 03:00:34   3803]     sink term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:00:34   3803] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2771_reset
[03/22 03:00:34   3803]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC2847_reset (BUFFD0)
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_1__fifo_instance/U8/A2
[03/22 03:00:34   3803] Committed on net FE_PHN2082_reset
[03/22 03:00:34   3803]   Added inst mac_array_instance/FE_PHC2848_reset (CKBD0)
[03/22 03:00:34   3803]     sink term: mac_array_instance/col_idx_7__mac_col_inst/FE_OFC322_reset/I
[03/22 03:00:34   3803]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC327_reset/I
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/U6/A2
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/U6/B
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/U8/A3
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_7__mac_col_inst/U6/B
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/U14/A2
[03/22 03:00:34   3803] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:34   3803]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2849_FE_OFN321_reset (CKBD0)
[03/22 03:00:34   3803]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_0_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:34   3803]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/CDN
[03/22 03:00:34   3803] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
[03/22 03:00:34   3803]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2850_FE_OFN323_reset (CKBD0)
[03/22 03:00:34   3803]     sink term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/U10/A3
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:34   3803]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:34   3803] Committed on net FE_PHN2787_reset
[03/22 03:00:34   3803]   Added inst FE_PHC2851_reset (BUFFD0)
[03/22 03:00:34   3803]     sink term: mac_array_instance/col_idx_4__mac_col_inst/U6/B
[03/22 03:00:34   3803]     sink term: mac_array_instance/FE_PHC2172_reset/I
[03/22 03:00:34   3803]     side term: FE_PHC2829_reset/I
[03/22 03:00:34   3803]     side term: FE_PHC2835_reset/I
[03/22 03:00:34   3803] Committed inst mac_array_instance/col_idx_2__mac_col_inst/U24
[03/22 03:00:34   3803]   Resized cell MUX2D1 -> cell CKMUX2D0
[03/22 03:00:34   3803] Worst hold path end point:
[03/22 03:00:34   3803]   ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:34   3803]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:34   3803] ===========================================================================================
[03/22 03:00:34   3803]   Phase 1 : Step 2 Iter 59 Summary (AddBuffer + LegalResize)
[03/22 03:00:34   3803] ------------------------------------------------------------------------------------------
[03/22 03:00:34   3803]  Hold WNS :      -0.1528
[03/22 03:00:34   3803]       TNS :     -12.8680
[03/22 03:00:34   3803]       #VP :          364
[03/22 03:00:34   3803]       TNS+:      -0.7759/10 improved (-0.0776 per commit, 6.417%)
[03/22 03:00:34   3803]   Density :      88.906%
[03/22 03:00:34   3803] ------------------------------------------------------------------------------------------
[03/22 03:00:34   3803]  9 buffer added (phase total 844, total 844)
[03/22 03:00:34   3803]  1 inst resized (phase total 2, total 2)
[03/22 03:00:34   3803]  cpu=0:00:41.4 real=0:00:42.0 totSessionCpu=1:03:24 mem=1602.1M
[03/22 03:00:34   3803] ===========================================================================================
[03/22 03:00:34   3803] 
[03/22 03:00:34   3803] Starting Phase 1 Step 2 Iter 60 ...
[03/22 03:00:34   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/n146
[03/22 03:00:34   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2852_n146 (BUFFD0)
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_17_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_14_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_19_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_13_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_16_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/E
[03/22 03:00:34   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/n95
[03/22 03:00:34   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2853_n95 (BUFFD0)
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_14_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_18_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_13_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_16_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/E
[03/22 03:00:34   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/n94
[03/22 03:00:34   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2854_n94 (BUFFD0)
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_14_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_13_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_17_/E
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_16_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_12_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/E
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/E
[03/22 03:00:34   3804] Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2823_FE_OFN317_reset
[03/22 03:00:34   3804]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2855_FE_OFN317_reset (BUFFD0)
[03/22 03:00:34   3804]     sink term: mac_array_instance/col_idx_1__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:34   3804] Committed on net FE_PHN2816_reset
[03/22 03:00:34   3804]   Added inst FE_PHC2856_reset (BUFFD0)
[03/22 03:00:34   3804]     sink term: FE_PHC2846_reset/I
[03/22 03:00:34   3804] Committed on net FE_PHN2819_reset
[03/22 03:00:34   3804]   Added inst FE_PHC2857_reset (BUFFD0)
[03/22 03:00:34   3804]     sink term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:00:34   3804]     sink term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_3__mac_col_inst/FE_RC_10067_0/A2
[03/22 03:00:34   3804] Committed on net FE_PHN2787_reset
[03/22 03:00:34   3804]   Added inst FE_PHC2858_reset (CKBD0)
[03/22 03:00:34   3804]     sink term: FE_PHC2835_reset/I
[03/22 03:00:34   3804]     side term: FE_PHC2829_reset/I
[03/22 03:00:34   3804]     side term: FE_PHC2851_reset/I
[03/22 03:00:34   3804] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:34   3804]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2859_FE_OFN321_reset (CKBD0)
[03/22 03:00:34   3804]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_1_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2849_FE_OFN321_reset/I
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:34   3804] Committed on net FE_PHN2215_reset
[03/22 03:00:34   3804]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2860_reset (BUFFD0)
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC328_reset/I
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2830_reset/I
[03/22 03:00:34   3804]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:34   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
[03/22 03:00:34   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2861_FE_OFN323_reset (CKBD0)
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2850_FE_OFN323_reset/I
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/U10/A3
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:34   3804] Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2746_reset
[03/22 03:00:34   3804]   Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2862_reset (CKBD0)
[03/22 03:00:34   3804]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:34   3804] Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_OFN316_reset
[03/22 03:00:34   3804]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2863_FE_OFN316_reset (CKBD0)
[03/22 03:00:34   3804]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2845_FE_OFN316_reset/I
[03/22 03:00:34   3804]     side term: ofifo_inst/col_idx_2__fifo_instance/U14/A3
[03/22 03:00:34   3804] Worst hold path end point:
[03/22 03:00:34   3804]   ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:34   3804]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:34   3804] ===========================================================================================
[03/22 03:00:34   3804]   Phase 1 : Step 2 Iter 60 Summary (AddBuffer + LegalResize)
[03/22 03:00:34   3804] ------------------------------------------------------------------------------------------
[03/22 03:00:34   3804]  Hold WNS :      -0.1553
[03/22 03:00:34   3804]       TNS :     -11.2029
[03/22 03:00:34   3804]       #VP :          289
[03/22 03:00:34   3804]       TNS+:       1.6651/12 improved (0.1388 per commit, 12.940%)
[03/22 03:00:34   3804]   Density :      88.918%
[03/22 03:00:34   3804] ------------------------------------------------------------------------------------------
[03/22 03:00:34   3804]  12 buffer added (phase total 856, total 856)
[03/22 03:00:34   3804]  cpu=0:00:41.8 real=0:00:42.0 totSessionCpu=1:03:24 mem=1602.1M
[03/22 03:00:34   3804] ===========================================================================================
[03/22 03:00:34   3804] 
[03/22 03:00:34   3804] Starting Phase 1 Step 2 Iter 61 ...
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/n146
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2864_n146 (BUFFD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_7_/E
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2852_n146/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_15_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_12_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_11_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_8_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/E
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/n95
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2865_n95 (CKBD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_7_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2853_n95/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_12_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_11_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_8_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/E
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/n94
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2866_n94 (CKBD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_7_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2854_n94/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_15_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_12_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_11_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_8_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/E
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/E
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2863_FE_OFN316_reset
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2867_FE_OFN316_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2845_FE_OFN316_reset/I
[03/22 03:00:35   3804] Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2717_reset
[03/22 03:00:35   3804]   Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2868_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:35   3804] Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2862_reset
[03/22 03:00:35   3804]   Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2869_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:00:35   3804] Committed on net FE_PHN2787_reset
[03/22 03:00:35   3804]   Added inst FE_PHC2870_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: FE_PHC2858_reset/I
[03/22 03:00:35   3804]     side term: FE_PHC2829_reset/I
[03/22 03:00:35   3804]     side term: FE_PHC2851_reset/I
[03/22 03:00:35   3804] Committed on net FE_PHN2215_reset
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2871_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2830_reset/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2860_reset/I
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:35   3804] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:35   3804]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2872_FE_OFN321_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_8__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2859_FE_OFN321_reset/I
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2849_FE_OFN321_reset/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2873_FE_OFN323_reset (BUFFD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2850_FE_OFN323_reset/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2861_FE_OFN323_reset/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/U10/A3
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_5__fifo_instance/n23
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2874_n23 (CKBD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_5__fifo_instance/U66/A1
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_5__fifo_instance/U64/A2
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_5__fifo_instance/U67/A2
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_5__fifo_instance/U21/A1
[03/22 03:00:35   3804] Worst hold path end point:
[03/22 03:00:35   3804]   ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     net: ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset (nrTerm=10)
[03/22 03:00:35   3804] ===========================================================================================
[03/22 03:00:35   3804]   Phase 1 : Step 2 Iter 61 Summary (AddBuffer + LegalResize)
[03/22 03:00:35   3804] ------------------------------------------------------------------------------------------
[03/22 03:00:35   3804]  Hold WNS :      -0.1535
[03/22 03:00:35   3804]       TNS :      -8.0538
[03/22 03:00:35   3804]       #VP :          242
[03/22 03:00:35   3804]       TNS+:       3.1491/11 improved (0.2863 per commit, 28.110%)
[03/22 03:00:35   3804]   Density :      88.929%
[03/22 03:00:35   3804] ------------------------------------------------------------------------------------------
[03/22 03:00:35   3804]  11 buffer added (phase total 867, total 867)
[03/22 03:00:35   3804]  cpu=0:00:42.2 real=0:00:43.0 totSessionCpu=1:03:25 mem=1602.1M
[03/22 03:00:35   3804] ===========================================================================================
[03/22 03:00:35   3804] 
[03/22 03:00:35   3804] Starting Phase 1 Step 2 Iter 62 ...
[03/22 03:00:35   3804] Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2862_reset
[03/22 03:00:35   3804]   Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2875_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_PHC2869_reset/I
[03/22 03:00:35   3804] Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2868_reset
[03/22 03:00:35   3804]   Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2876_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset/I
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2867_FE_OFN316_reset
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC2877_FE_OFN316_reset (BUFFD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2845_FE_OFN316_reset/I
[03/22 03:00:35   3804] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:35   3804]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2849_FE_OFN321_reset/I
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2872_FE_OFN321_reset/I
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2859_FE_OFN321_reset/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:35   3804] Committed on net FE_PHN2215_reset
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2879_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2871_reset/I
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2860_reset/I
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:35   3804]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:35   3804] Committed on net FE_PHN2787_reset
[03/22 03:00:35   3804]   Added inst FE_PHC2880_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: FE_PHC2851_reset/I
[03/22 03:00:35   3804]     sink term: FE_PHC2829_reset/I
[03/22 03:00:35   3804]     side term: FE_PHC2870_reset/I
[03/22 03:00:35   3804] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
[03/22 03:00:35   3804]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2881_FE_OFN323_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2861_FE_OFN323_reset/I
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2873_FE_OFN323_reset/I
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:35   3804]     sink term: ofifo_inst/col_idx_7__fifo_instance/U10/A3
[03/22 03:00:35   3804] Committed on net mac_array_instance/FE_PHN2172_reset
[03/22 03:00:35   3804]   Added inst mac_array_instance/FE_PHC2882_reset (CKBD0)
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC325_reset/I
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC326_reset/I
[03/22 03:00:35   3804]     sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC330_reset/I
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_6__mac_col_inst/U6/B
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_6__mac_col_inst/U9/A3
[03/22 03:00:35   3804]     side term: mac_array_instance/col_idx_5__mac_col_inst/FE_RC_9771_0/A2
[03/22 03:00:35   3805] Worst hold path end point:
[03/22 03:00:35   3805]   ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3805]     net: ofifo_inst/col_idx_7__fifo_instance/FE_PHN2881_FE_OFN323_reset (nrTerm=10)
[03/22 03:00:35   3805] ===========================================================================================
[03/22 03:00:35   3805]   Phase 1 : Step 2 Iter 62 Summary (AddBuffer + LegalResize)
[03/22 03:00:35   3805] ------------------------------------------------------------------------------------------
[03/22 03:00:35   3805]  Hold WNS :      -0.1493
[03/22 03:00:35   3805]       TNS :      -7.8475
[03/22 03:00:35   3805]       #VP :          259
[03/22 03:00:35   3805]       TNS+:       0.2063/8 improved (0.0258 per commit, 2.562%)
[03/22 03:00:35   3805]   Density :      88.937%
[03/22 03:00:35   3805] ------------------------------------------------------------------------------------------
[03/22 03:00:35   3805]  8 buffer added (phase total 875, total 875)
[03/22 03:00:35   3805]  cpu=0:00:42.6 real=0:00:43.0 totSessionCpu=1:03:25 mem=1602.1M
[03/22 03:00:35   3805] ===========================================================================================
[03/22 03:00:35   3805] 
[03/22 03:00:35   3805] Starting Phase 1 Step 2 Iter 63 ...
[03/22 03:00:35   3805] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset
[03/22 03:00:35   3805]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2883_FE_OFN324_reset (CKBD0)
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_3__fifo_instance/U18/A3
[03/22 03:00:35   3805] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_OFN328_reset
[03/22 03:00:35   3805]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2884_FE_OFN328_reset (CKBD0)
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U14/A3
[03/22 03:00:35   3805] Committed on net FE_PHN2856_reset
[03/22 03:00:35   3805]   Added inst FE_PHC2885_reset (BUFFD0)
[03/22 03:00:35   3805]     sink term: FE_PHC2846_reset/I
[03/22 03:00:35   3805] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN323_reset
[03/22 03:00:35   3805]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2886_FE_OFN323_reset (BUFFD0)
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2881_FE_OFN323_reset/I
[03/22 03:00:35   3805] Committed on net FE_PHN2787_reset
[03/22 03:00:35   3805]   Added inst FE_PHC2887_reset (CKBD0)
[03/22 03:00:35   3805]     sink term: FE_PHC2870_reset/I
[03/22 03:00:35   3805]     side term: FE_PHC2880_reset/I
[03/22 03:00:35   3805] Committed on net ofifo_inst/col_idx_5__fifo_instance/n146
[03/22 03:00:35   3805]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2888_n146 (BUFFD0)
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7808_0/A2
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/E
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/U16/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U97/B2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U95/B2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U43/S
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U34/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U32/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U28/S
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U25/A1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U24/A1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U23/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/U18/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_OFC312_n146/I
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6632_0/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6633_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7809_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8096_0/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8097_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8246_0/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8247_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8346_0/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8347_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8400_0/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8401_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8473_0/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8474_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8497_0/A2
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8498_0/B1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8559_0/A1
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9118_0/I
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9119_0/A2
[03/22 03:00:35   3805] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:35   3805]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset (CKBD0)
[03/22 03:00:35   3805]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2859_FE_OFN321_reset/I
[03/22 03:00:35   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:35   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2872_FE_OFN321_reset/I
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:35   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:35   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:35   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:35   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:35   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:35   3805] Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2868_reset
[03/22 03:00:35   3805]   Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2890_reset (CKBD0)
[03/22 03:00:35   3805]     sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2876_reset/I
[03/22 03:00:35   3805] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2776_reset
[03/22 03:00:35   3805]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2891_reset (CKBD0)
[03/22 03:00:35   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/U7/A2
[03/22 03:00:36   3805] Worst hold path end point:
[03/22 03:00:36   3805]   ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     net: ofifo_inst/col_idx_7__fifo_instance/FE_PHN2881_FE_OFN323_reset (nrTerm=10)
[03/22 03:00:36   3805] ===========================================================================================
[03/22 03:00:36   3805]   Phase 1 : Step 2 Iter 63 Summary (AddBuffer + LegalResize)
[03/22 03:00:36   3805] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3805]  Hold WNS :      -0.1230
[03/22 03:00:36   3805]       TNS :      -8.0829
[03/22 03:00:36   3805]       #VP :          239
[03/22 03:00:36   3805]       TNS+:      -0.2354/9 improved (-0.0262 per commit, 3.000%)
[03/22 03:00:36   3805]   Density :      88.946%
[03/22 03:00:36   3805] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3805]  9 buffer added (phase total 884, total 884)
[03/22 03:00:36   3805]  cpu=0:00:43.0 real=0:00:44.0 totSessionCpu=1:03:26 mem=1602.1M
[03/22 03:00:36   3805] ===========================================================================================
[03/22 03:00:36   3805] 
[03/22 03:00:36   3805] Starting Phase 1 Step 2 Iter 64 ...
[03/22 03:00:36   3805] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2886_FE_OFN323_reset
[03/22 03:00:36   3805]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2892_FE_OFN323_reset (BUFFD0)
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2881_FE_OFN323_reset/I
[03/22 03:00:36   3805] Committed on net FE_PHN2215_reset
[03/22 03:00:36   3805]   Added inst FE_PHC2893_reset (CKBD0)
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2860_reset/I
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2879_reset/I
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_7__mac_col_inst/FE_RC_10301_0/A2
[03/22 03:00:36   3805] Committed on net FE_PHN2787_reset
[03/22 03:00:36   3805]   Added inst FE_PHC2894_reset (BUFFD0)
[03/22 03:00:36   3805]     sink term: FE_PHC2887_reset/I
[03/22 03:00:36   3805]     side term: FE_PHC2880_reset/I
[03/22 03:00:36   3805] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:36   3805]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2895_FE_OFN321_reset (CKBD0)
[03/22 03:00:36   3805]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2872_FE_OFN321_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:36   3805] Committed on net mac_array_instance/FE_PHN2882_reset
[03/22 03:00:36   3805]   Added inst mac_array_instance/FE_PHC2896_reset (BUFFD0)
[03/22 03:00:36   3805]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC325_reset/I
[03/22 03:00:36   3805]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC326_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC330_reset/I
[03/22 03:00:36   3805] Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2588_reset
[03/22 03:00:36   3805]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2897_reset (CKBD0)
[03/22 03:00:36   3805]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_RC_10173_0/A2
[03/22 03:00:36   3805] Worst hold path end point:
[03/22 03:00:36   3805]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:36   3805] ===========================================================================================
[03/22 03:00:36   3805]   Phase 1 : Step 2 Iter 64 Summary (AddBuffer + LegalResize)
[03/22 03:00:36   3805] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3805]  Hold WNS :      -0.1214
[03/22 03:00:36   3805]       TNS :      -4.9650
[03/22 03:00:36   3805]       #VP :          161
[03/22 03:00:36   3805]       TNS+:       3.1179/6 improved (0.5197 per commit, 38.574%)
[03/22 03:00:36   3805]   Density :      88.952%
[03/22 03:00:36   3805] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3805]  6 buffer added (phase total 890, total 890)
[03/22 03:00:36   3805]  cpu=0:00:43.2 real=0:00:44.0 totSessionCpu=1:03:26 mem=1602.1M
[03/22 03:00:36   3805] ===========================================================================================
[03/22 03:00:36   3805] 
[03/22 03:00:36   3805] Starting Phase 1 Step 2 Iter 65 ...
[03/22 03:00:36   3805] Committed on net FE_PHN2893_reset
[03/22 03:00:36   3805]   Added inst ofifo_inst/FE_PHC2898_reset (BUFFD0)
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2860_reset/I
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2879_reset/I
[03/22 03:00:36   3805] Committed on net FE_PHN2829_reset
[03/22 03:00:36   3805]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2899_reset (BUFFD0)
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2765_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:00:36   3805] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:36   3805]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset (CKBD0)
[03/22 03:00:36   3805]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2895_FE_OFN321_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:36   3805]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:36   3805] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2881_FE_OFN323_reset
[03/22 03:00:36   3805]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2901_FE_OFN323_reset (CKBD0)
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2873_FE_OFN323_reset/I
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2861_FE_OFN323_reset/I
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_7__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_7__fifo_instance/U10/A3
[03/22 03:00:36   3805] Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2897_reset
[03/22 03:00:36   3805]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2902_reset (BUFFD0)
[03/22 03:00:36   3805]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:00:36   3805] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_OFN329_reset
[03/22 03:00:36   3805]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2903_FE_OFN329_reset (CKBD0)
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:36   3805]     side term: ofifo_inst/col_idx_4__fifo_instance/U9/A3
[03/22 03:00:36   3805] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_OFN324_reset
[03/22 03:00:36   3805]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2904_FE_OFN324_reset (CKBD0)
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2883_FE_OFN324_reset/I
[03/22 03:00:36   3805]     sink term: ofifo_inst/col_idx_3__fifo_instance/U18/A3
[03/22 03:00:36   3806] Worst hold path end point:
[03/22 03:00:36   3806]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3806]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:36   3806] ===========================================================================================
[03/22 03:00:36   3806]   Phase 1 : Step 2 Iter 65 Summary (AddBuffer + LegalResize)
[03/22 03:00:36   3806] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3806]  Hold WNS :      -0.1217
[03/22 03:00:36   3806]       TNS :      -5.4311
[03/22 03:00:36   3806]       #VP :          166
[03/22 03:00:36   3806]       TNS+:      -0.4661/7 improved (-0.0666 per commit, 9.388%)
[03/22 03:00:36   3806]   Density :      88.959%
[03/22 03:00:36   3806] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3806]  7 buffer added (phase total 897, total 897)
[03/22 03:00:36   3806]  cpu=0:00:43.6 real=0:00:44.0 totSessionCpu=1:03:26 mem=1602.1M
[03/22 03:00:36   3806] ===========================================================================================
[03/22 03:00:36   3806] 
[03/22 03:00:36   3806] Starting Phase 1 Step 2 Iter 66 ...
[03/22 03:00:36   3806] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_OFN329_reset
[03/22 03:00:36   3806]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC2905_FE_OFN329_reset (BUFFD0)
[03/22 03:00:36   3806]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2903_FE_OFN329_reset/I
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_4__fifo_instance/U9/A3
[03/22 03:00:36   3806] Committed on net ofifo_inst/col_idx_5__fifo_instance/n27
[03/22 03:00:36   3806]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2906_n27 (CKBD0)
[03/22 03:00:36   3806]     sink term: ofifo_inst/col_idx_5__fifo_instance/U69/A1
[03/22 03:00:36   3806]     sink term: ofifo_inst/col_idx_5__fifo_instance/U68/A2
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U65/A3
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U3/A2
[03/22 03:00:36   3806] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2892_FE_OFN323_reset
[03/22 03:00:36   3806]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2907_FE_OFN323_reset (BUFFD0)
[03/22 03:00:36   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2881_FE_OFN323_reset/I
[03/22 03:00:36   3806] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN2904_FE_OFN324_reset
[03/22 03:00:36   3806]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC2908_FE_OFN324_reset (CKBD0)
[03/22 03:00:36   3806]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2883_FE_OFN324_reset/I
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_3__fifo_instance/U18/A3
[03/22 03:00:36   3806] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:36   3806]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2909_FE_OFN321_reset (CKBD0)
[03/22 03:00:36   3806]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_2_/CDN
[03/22 03:00:36   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:36   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:36   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:36   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:36   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:36   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:36   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:36   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:36   3806] Worst hold path end point:
[03/22 03:00:36   3806]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:36   3806]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:36   3806] ===========================================================================================
[03/22 03:00:36   3806]   Phase 1 : Step 2 Iter 66 Summary (AddBuffer + LegalResize)
[03/22 03:00:36   3806] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3806]  Hold WNS :      -0.1231
[03/22 03:00:36   3806]       TNS :      -4.0191
[03/22 03:00:36   3806]       #VP :          129
[03/22 03:00:36   3806]       TNS+:       1.4120/5 improved (0.2824 per commit, 25.998%)
[03/22 03:00:36   3806]   Density :      88.964%
[03/22 03:00:36   3806] ------------------------------------------------------------------------------------------
[03/22 03:00:36   3806]  5 buffer added (phase total 902, total 902)
[03/22 03:00:36   3806]  cpu=0:00:43.9 real=0:00:44.0 totSessionCpu=1:03:26 mem=1602.1M
[03/22 03:00:36   3806] ===========================================================================================
[03/22 03:00:36   3806] 
[03/22 03:00:36   3806] Starting Phase 1 Step 2 Iter 67 ...
[03/22 03:00:37   3806] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2892_FE_OFN323_reset
[03/22 03:00:37   3806]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2910_FE_OFN323_reset (BUFFD0)
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2907_FE_OFN323_reset/I
[03/22 03:00:37   3806] Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
[03/22 03:00:37   3806]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2911_n88 (BUFFD0)
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7838_0/A2
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_5__fifo_instance/U27/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/B2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U55/I
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U41/S
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U40/S
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U30/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U20/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U19/A1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1183_0/A1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6611_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6612_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7719_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7720_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7839_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7941_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7942_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8030_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8030_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8238_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8239_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8344_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8345_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8435_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8436_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8475_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8476_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8491_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8492_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8557_0/A1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9670_0/I
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9671_0/A2
[03/22 03:00:37   3806] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:37   3806]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2912_FE_OFN321_reset (CKBD0)
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2909_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:37   3806] Worst hold path end point:
[03/22 03:00:37   3806]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:37   3806]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:37   3806] ===========================================================================================
[03/22 03:00:37   3806]   Phase 1 : Step 2 Iter 67 Summary (AddBuffer + LegalResize)
[03/22 03:00:37   3806] ------------------------------------------------------------------------------------------
[03/22 03:00:37   3806]  Hold WNS :      -0.1231
[03/22 03:00:37   3806]       TNS :      -3.4126
[03/22 03:00:37   3806]       #VP :          123
[03/22 03:00:37   3806]       TNS+:       0.6065/3 improved (0.2022 per commit, 15.090%)
[03/22 03:00:37   3806]   Density :      88.967%
[03/22 03:00:37   3806] ------------------------------------------------------------------------------------------
[03/22 03:00:37   3806]  3 buffer added (phase total 905, total 905)
[03/22 03:00:37   3806]  cpu=0:00:44.2 real=0:00:45.0 totSessionCpu=1:03:27 mem=1602.1M
[03/22 03:00:37   3806] ===========================================================================================
[03/22 03:00:37   3806] 
[03/22 03:00:37   3806] Starting Phase 1 Step 2 Iter 68 ...
[03/22 03:00:37   3806] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2892_FE_OFN323_reset
[03/22 03:00:37   3806]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2913_FE_OFN323_reset (BUFFD0)
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2910_FE_OFN323_reset/I
[03/22 03:00:37   3806] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:37   3806]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2914_FE_OFN321_reset (CKBD0)
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2912_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:37   3806]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:37   3806] Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
[03/22 03:00:37   3806]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2915_n88 (CKBD0)
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_5__fifo_instance/U20/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2911_n88/I
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/B2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U55/I
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U41/S
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U40/S
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U30/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/U19/A1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1183_0/A1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6611_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6612_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7719_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7720_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7839_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7941_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7942_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8030_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8030_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8238_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8239_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8344_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8345_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8435_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8436_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8475_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8476_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8491_0/A2
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8492_0/B1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8557_0/A1
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9670_0/I
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9671_0/A2
[03/22 03:00:37   3806] Committed on net ofifo_inst/col_idx_7__fifo_instance/n147
[03/22 03:00:37   3806]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2916_n147 (CKBD0)
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_/E
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_18_/E
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_19_/E
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/E
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/E
[03/22 03:00:37   3806]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/E
[03/22 03:00:37   3806]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/E
[03/22 03:00:37   3807] Worst hold path end point:
[03/22 03:00:37   3807]   mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:37   3807]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:37   3807] ===========================================================================================
[03/22 03:00:37   3807]   Phase 1 : Step 2 Iter 68 Summary (AddBuffer + LegalResize)
[03/22 03:00:37   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:37   3807]  Hold WNS :      -0.1227
[03/22 03:00:37   3807]       TNS :      -2.6504
[03/22 03:00:37   3807]       #VP :          111
[03/22 03:00:37   3807]       TNS+:       0.7622/4 improved (0.1905 per commit, 22.335%)
[03/22 03:00:37   3807]   Density :      88.971%
[03/22 03:00:37   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:37   3807]  4 buffer added (phase total 909, total 909)
[03/22 03:00:37   3807]  cpu=0:00:44.5 real=0:00:45.0 totSessionCpu=1:03:27 mem=1602.1M
[03/22 03:00:37   3807] ===========================================================================================
[03/22 03:00:37   3807] 
[03/22 03:00:37   3807] Starting Phase 1 Step 2 Iter 69 ...
[03/22 03:00:37   3807] Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
[03/22 03:00:37   3807]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2917_n88 (BUFFD0)
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8030_0/A2
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8475_0/A2
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8491_0/A2
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7719_0/A2
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_5__fifo_instance/U30/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2915_n88/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2911_n88/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/B2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U55/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U41/S
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U40/S
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U19/A1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1183_0/A1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6611_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6612_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7720_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7839_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7941_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7942_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8030_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8238_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8239_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8344_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8345_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8435_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8436_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8476_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8492_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8557_0/A1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9670_0/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9671_0/A2
[03/22 03:00:37   3807] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2910_FE_OFN323_reset
[03/22 03:00:37   3807]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2918_FE_OFN323_reset (BUFFD0)
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2907_FE_OFN323_reset/I
[03/22 03:00:37   3807] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:37   3807]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset (CKBD0)
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2914_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:37   3807] Worst hold path end point:
[03/22 03:00:37   3807]   mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:37   3807]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:37   3807] ===========================================================================================
[03/22 03:00:37   3807]   Phase 1 : Step 2 Iter 69 Summary (AddBuffer + LegalResize)
[03/22 03:00:37   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:37   3807]  Hold WNS :      -0.1227
[03/22 03:00:37   3807]       TNS :      -2.4338
[03/22 03:00:37   3807]       #VP :           90
[03/22 03:00:37   3807]       TNS+:       0.2166/3 improved (0.0722 per commit, 8.172%)
[03/22 03:00:37   3807]   Density :      88.974%
[03/22 03:00:37   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:37   3807]  3 buffer added (phase total 912, total 912)
[03/22 03:00:37   3807]  cpu=0:00:44.8 real=0:00:45.0 totSessionCpu=1:03:27 mem=1602.1M
[03/22 03:00:37   3807] ===========================================================================================
[03/22 03:00:37   3807] 
[03/22 03:00:37   3807] Starting Phase 1 Step 2 Iter 70 ...
[03/22 03:00:37   3807] Committed on net ofifo_inst/col_idx_5__fifo_instance/n88
[03/22 03:00:37   3807]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC2920_n88 (BUFFD0)
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8238_0/A2
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1183_0/A1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2917_n88/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2915_n88/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2911_n88/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/B2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U55/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U41/S
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U40/S
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/U19/A1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6611_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_6612_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7720_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7839_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7941_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_7942_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8030_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8239_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8344_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8345_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8435_0/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8436_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8476_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8492_0/B1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8557_0/A1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9670_0/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9671_0/A2
[03/22 03:00:37   3807] Committed on net ofifo_inst/col_idx_7__fifo_instance/n32
[03/22 03:00:37   3807]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2921_n32 (CKBD0)
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/U69/A2
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U70/A1
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U66/A3
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U31/A2
[03/22 03:00:37   3807] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:37   3807]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2922_FE_OFN321_reset (CKBD0)
[03/22 03:00:37   3807]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_1_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:37   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:37   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:38   3807] Worst hold path end point:
[03/22 03:00:38   3807]   mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:38   3807]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:38   3807] ===========================================================================================
[03/22 03:00:38   3807]   Phase 1 : Step 2 Iter 70 Summary (AddBuffer + LegalResize)
[03/22 03:00:38   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3807]  Hold WNS :      -0.1241
[03/22 03:00:38   3807]       TNS :      -2.4000
[03/22 03:00:38   3807]       #VP :           98
[03/22 03:00:38   3807]       TNS+:       0.0338/3 improved (0.0113 per commit, 1.389%)
[03/22 03:00:38   3807]   Density :      88.977%
[03/22 03:00:38   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3807]  3 buffer added (phase total 915, total 915)
[03/22 03:00:38   3807]  cpu=0:00:45.1 real=0:00:46.0 totSessionCpu=1:03:28 mem=1602.1M
[03/22 03:00:38   3807] ===========================================================================================
[03/22 03:00:38   3807] 
[03/22 03:00:38   3807] Starting Phase 1 Step 2 Iter 71 ...
[03/22 03:00:38   3807] Committed on net ofifo_inst/col_idx_7__fifo_instance/n32
[03/22 03:00:38   3807]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2923_n32 (CKBD0)
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/U70/A1
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2921_n32/I
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U66/A3
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U31/A2
[03/22 03:00:38   3807] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:38   3807]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2924_FE_OFN321_reset (CKBD0)
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2922_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:38   3807] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2921_n32
[03/22 03:00:38   3807]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2925_n32 (BUFFD0)
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/U69/A2
[03/22 03:00:38   3807] Worst hold path end point:
[03/22 03:00:38   3807]   mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:38   3807]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:38   3807] ===========================================================================================
[03/22 03:00:38   3807]   Phase 1 : Step 2 Iter 71 Summary (AddBuffer + LegalResize)
[03/22 03:00:38   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3807]  Hold WNS :      -0.1238
[03/22 03:00:38   3807]       TNS :      -2.3054
[03/22 03:00:38   3807]       #VP :           90
[03/22 03:00:38   3807]       TNS+:       0.0946/3 improved (0.0315 per commit, 3.942%)
[03/22 03:00:38   3807]   Density :      88.979%
[03/22 03:00:38   3807] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3807]  3 buffer added (phase total 918, total 918)
[03/22 03:00:38   3807]  cpu=0:00:45.3 real=0:00:46.0 totSessionCpu=1:03:28 mem=1602.1M
[03/22 03:00:38   3807] ===========================================================================================
[03/22 03:00:38   3807] 
[03/22 03:00:38   3807] Starting Phase 1 Step 2 Iter 72 ...
[03/22 03:00:38   3807] Committed on net ofifo_inst/col_idx_7__fifo_instance/n147
[03/22 03:00:38   3807]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2926_n147 (BUFFD0)
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2916_n147/I
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_15_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_12_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_7_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/E
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/E
[03/22 03:00:38   3807] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN309_n91
[03/22 03:00:38   3807]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2927_FE_OFN309_n91 (BUFFD0)
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/U35/A2
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/U37/A2
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_7__fifo_instance/U23/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U92/B2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U88/S
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U86/S
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U51/S
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U30/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U29/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U26/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U25/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/U22/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC310_n91/I
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_811_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_812_0/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_851_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_852_0/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1038_0/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1168_0/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7716_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7717_0/B1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7803_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7804_0/B1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7917_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7918_0/B1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7945_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7946_0/B1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8362_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8363_0/B1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8456_0/A1
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8467_0/A2
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8468_0/B1
[03/22 03:00:38   3807] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:38   3807]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset (CKBD0)
[03/22 03:00:38   3807]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2924_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:38   3807]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:38   3807]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:38   3808] Worst hold path end point:
[03/22 03:00:38   3808]   mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:38   3808]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:38   3808] ===========================================================================================
[03/22 03:00:38   3808]   Phase 1 : Step 2 Iter 72 Summary (AddBuffer + LegalResize)
[03/22 03:00:38   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3808]  Hold WNS :      -0.1240
[03/22 03:00:38   3808]       TNS :      -2.2933
[03/22 03:00:38   3808]       #VP :           89
[03/22 03:00:38   3808]       TNS+:       0.0121/3 improved (0.0040 per commit, 0.525%)
[03/22 03:00:38   3808]   Density :      88.982%
[03/22 03:00:38   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3808]  3 buffer added (phase total 921, total 921)
[03/22 03:00:38   3808]  cpu=0:00:45.6 real=0:00:46.0 totSessionCpu=1:03:28 mem=1602.1M
[03/22 03:00:38   3808] ===========================================================================================
[03/22 03:00:38   3808] 
[03/22 03:00:38   3808] Starting Phase 1 Step 2 Iter 73 ...
[03/22 03:00:38   3808] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_OFN309_n91
[03/22 03:00:38   3808]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC2929_FE_OFN309_n91 (BUFFD0)
[03/22 03:00:38   3808]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7945_0/A2
[03/22 03:00:38   3808]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7917_0/A2
[03/22 03:00:38   3808]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7716_0/A2
[03/22 03:00:38   3808]     sink term: ofifo_inst/col_idx_7__fifo_instance/U51/S
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2927_FE_OFN309_n91/I
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U92/B2
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U88/S
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U86/S
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U30/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U29/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U26/A2
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U25/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/U22/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_OFC310_n91/I
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_811_0/A2
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_812_0/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_851_0/A2
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_852_0/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1038_0/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1168_0/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7717_0/B1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7803_0/A2
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7804_0/B1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7918_0/B1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_7946_0/B1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8362_0/A2
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8363_0/B1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8456_0/A1
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8467_0/A2
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8468_0/B1
[03/22 03:00:38   3808] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:38   3808]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset (CKBD0)
[03/22 03:00:38   3808]     sink term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:38   3808] Worst hold path end point:
[03/22 03:00:38   3808]   mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:38   3808]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:38   3808] ===========================================================================================
[03/22 03:00:38   3808]   Phase 1 : Step 2 Iter 73 Summary (AddBuffer + LegalResize)
[03/22 03:00:38   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3808]  Hold WNS :      -0.1267
[03/22 03:00:38   3808]       TNS :      -2.2998
[03/22 03:00:38   3808]       #VP :          100
[03/22 03:00:38   3808]       TNS+:      -0.0065/2 improved (-0.0033 per commit, 0.283%)
[03/22 03:00:38   3808]   Density :      88.984%
[03/22 03:00:38   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:38   3808]  2 buffer added (phase total 923, total 923)
[03/22 03:00:38   3808]  cpu=0:00:45.9 real=0:00:46.0 totSessionCpu=1:03:28 mem=1602.1M
[03/22 03:00:38   3808] ===========================================================================================
[03/22 03:00:38   3808] 
[03/22 03:00:38   3808] Starting Phase 1 Step 2 Iter 74 ...
[03/22 03:00:38   3808] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:38   3808]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2931_FE_OFN321_reset (BUFFD0)
[03/22 03:00:38   3808]     sink term: mac_array_instance/col_idx_8__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:38   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:38   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:39   3808] Worst hold path end point:
[03/22 03:00:39   3808]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3808]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:39   3808] ===========================================================================================
[03/22 03:00:39   3808]   Phase 1 : Step 2 Iter 74 Summary (AddBuffer + LegalResize)
[03/22 03:00:39   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3808]  Hold WNS :      -0.1276
[03/22 03:00:39   3808]       TNS :      -2.2773
[03/22 03:00:39   3808]       #VP :          100
[03/22 03:00:39   3808]       TNS+:       0.0225/1 improved (0.0225 per commit, 0.978%)
[03/22 03:00:39   3808]   Density :      88.985%
[03/22 03:00:39   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3808]  1 buffer added (phase total 924, total 924)
[03/22 03:00:39   3808]  cpu=0:00:46.1 real=0:00:47.0 totSessionCpu=1:03:29 mem=1602.1M
[03/22 03:00:39   3808] ===========================================================================================
[03/22 03:00:39   3808] 
[03/22 03:00:39   3808] Starting Phase 1 Step 2 Iter 75 ...
[03/22 03:00:39   3808] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:39   3808]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2932_FE_OFN321_reset (CKBD0)
[03/22 03:00:39   3808]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2931_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:39   3808] Worst hold path end point:
[03/22 03:00:39   3808]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3808]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:39   3808] ===========================================================================================
[03/22 03:00:39   3808]   Phase 1 : Step 2 Iter 75 Summary (AddBuffer + LegalResize)
[03/22 03:00:39   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3808]  Hold WNS :      -0.1260
[03/22 03:00:39   3808]       TNS :      -2.1741
[03/22 03:00:39   3808]       #VP :           98
[03/22 03:00:39   3808]       TNS+:       0.1032/1 improved (0.1032 per commit, 4.532%)
[03/22 03:00:39   3808]   Density :      88.986%
[03/22 03:00:39   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3808]  1 buffer added (phase total 925, total 925)
[03/22 03:00:39   3808]  cpu=0:00:46.3 real=0:00:47.0 totSessionCpu=1:03:29 mem=1602.1M
[03/22 03:00:39   3808] ===========================================================================================
[03/22 03:00:39   3808] 
[03/22 03:00:39   3808] Starting Phase 1 Step 2 Iter 76 ...
[03/22 03:00:39   3808] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:39   3808]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2933_FE_OFN321_reset (CKBD0)
[03/22 03:00:39   3808]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2932_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:39   3808]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:39   3808]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:39   3808] Worst hold path end point:
[03/22 03:00:39   3808]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3808]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:39   3808] ===========================================================================================
[03/22 03:00:39   3808]   Phase 1 : Step 2 Iter 76 Summary (AddBuffer + LegalResize)
[03/22 03:00:39   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3808]  Hold WNS :      -0.1275
[03/22 03:00:39   3808]       TNS :      -2.1744
[03/22 03:00:39   3808]       #VP :          100
[03/22 03:00:39   3808]       TNS+:      -0.0003/1 improved (-0.0003 per commit, 0.014%)
[03/22 03:00:39   3808]   Density :      88.987%
[03/22 03:00:39   3808] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3808]  1 buffer added (phase total 926, total 926)
[03/22 03:00:39   3808]  cpu=0:00:46.5 real=0:00:47.0 totSessionCpu=1:03:29 mem=1602.1M
[03/22 03:00:39   3808] ===========================================================================================
[03/22 03:00:39   3808] 
[03/22 03:00:39   3808] Starting Phase 1 Step 2 Iter 77 ...
[03/22 03:00:39   3809] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:39   3809]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2934_FE_OFN321_reset (CKBD0)
[03/22 03:00:39   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2878_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2933_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2932_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:39   3809] Worst hold path end point:
[03/22 03:00:39   3809]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3809]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:39   3809] ===========================================================================================
[03/22 03:00:39   3809]   Phase 1 : Step 2 Iter 77 Summary (AddBuffer + LegalResize)
[03/22 03:00:39   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3809]  Hold WNS :      -0.1273
[03/22 03:00:39   3809]       TNS :      -2.1389
[03/22 03:00:39   3809]       #VP :          100
[03/22 03:00:39   3809]       TNS+:       0.0355/1 improved (0.0355 per commit, 1.633%)
[03/22 03:00:39   3809]   Density :      88.988%
[03/22 03:00:39   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3809]  1 buffer added (phase total 927, total 927)
[03/22 03:00:39   3809]  cpu=0:00:46.6 real=0:00:47.0 totSessionCpu=1:03:29 mem=1602.1M
[03/22 03:00:39   3809] ===========================================================================================
[03/22 03:00:39   3809] 
[03/22 03:00:39   3809] Starting Phase 1 Step 2 Iter 78 ...
[03/22 03:00:39   3809] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:39   3809]   Added inst mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2935_FE_OFN321_reset (CKBD0)
[03/22 03:00:39   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2889_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2934_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2933_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2932_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:39   3809] Worst hold path end point:
[03/22 03:00:39   3809]   ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3809]     net: FE_PHN2828_FE_OFN321_reset (nrTerm=17)
[03/22 03:00:39   3809] ===========================================================================================
[03/22 03:00:39   3809]   Phase 1 : Step 2 Iter 78 Summary (AddBuffer + LegalResize)
[03/22 03:00:39   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3809]  Hold WNS :      -0.1253
[03/22 03:00:39   3809]       TNS :      -2.0173
[03/22 03:00:39   3809]       #VP :           95
[03/22 03:00:39   3809]       TNS+:       0.1216/1 improved (0.1216 per commit, 5.685%)
[03/22 03:00:39   3809]   Density :      88.989%
[03/22 03:00:39   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:39   3809]  1 buffer added (phase total 928, total 928)
[03/22 03:00:39   3809]  cpu=0:00:46.9 real=0:00:47.0 totSessionCpu=1:03:29 mem=1602.1M
[03/22 03:00:39   3809] ===========================================================================================
[03/22 03:00:39   3809] 
[03/22 03:00:39   3809] Starting Phase 1 Step 2 Iter 79 ...
[03/22 03:00:39   3809] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:39   3809]   Added inst FE_PHC2936_FE_OFN321_reset (CKBD0)
[03/22 03:00:39   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:00:39   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2933_FE_OFN321_reset/I
[03/22 03:00:39   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2932_FE_OFN321_reset/I
[03/22 03:00:39   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2934_FE_OFN321_reset/I
[03/22 03:00:39   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2930_FE_OFN321_reset/I
[03/22 03:00:39   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_0_/CDN
[03/22 03:00:39   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_1_/CDN
[03/22 03:00:39   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_0_/CDN
[03/22 03:00:39   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/rd_ptr_reg_3_/CDN
[03/22 03:00:39   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_2_/CDN
[03/22 03:00:39   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/wr_ptr_reg_3_/CDN
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2935_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:39   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:40   3809] Worst hold path end point:
[03/22 03:00:40   3809]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/E
[03/22 03:00:40   3809]     net: ofifo_inst/col_idx_6__fifo_instance/n91 (nrTerm=21)
[03/22 03:00:40   3809] ===========================================================================================
[03/22 03:00:40   3809]   Phase 1 : Step 2 Iter 79 Summary (AddBuffer + LegalResize)
[03/22 03:00:40   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3809]  Hold WNS :      -0.1230
[03/22 03:00:40   3809]       TNS :      -7.3086
[03/22 03:00:40   3809]       #VP :          152
[03/22 03:00:40   3809]       TNS+:      -5.2913/1 improved (-5.2913 per commit, 262.296%)
[03/22 03:00:40   3809]   Density :      88.990%
[03/22 03:00:40   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3809]  1 buffer added (phase total 929, total 929)
[03/22 03:00:40   3809]  cpu=0:00:47.0 real=0:00:48.0 totSessionCpu=1:03:30 mem=1602.1M
[03/22 03:00:40   3809] ===========================================================================================
[03/22 03:00:40   3809] 
[03/22 03:00:40   3809] Starting Phase 1 Step 2 Iter 80 ...
[03/22 03:00:40   3809] Committed on net FE_OFN321_reset
[03/22 03:00:40   3809]   Added inst FE_PHC2937_FE_OFN321_reset (BUFFD0)
[03/22 03:00:40   3809]     sink term: FE_PHC2828_FE_OFN321_reset/I
[03/22 03:00:40   3809] Worst hold path end point:
[03/22 03:00:40   3809]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/E
[03/22 03:00:40   3809]     net: ofifo_inst/col_idx_6__fifo_instance/n91 (nrTerm=21)
[03/22 03:00:40   3809] ===========================================================================================
[03/22 03:00:40   3809]   Phase 1 : Step 2 Iter 80 Summary (AddBuffer + LegalResize)
[03/22 03:00:40   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3809]  Hold WNS :      -0.0830
[03/22 03:00:40   3809]       TNS :      -4.1664
[03/22 03:00:40   3809]       #VP :          136
[03/22 03:00:40   3809]       TNS+:       3.1422/1 improved (3.1422 per commit, 42.993%)
[03/22 03:00:40   3809]   Density :      88.991%
[03/22 03:00:40   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3809]  1 buffer added (phase total 930, total 930)
[03/22 03:00:40   3809]  cpu=0:00:47.2 real=0:00:48.0 totSessionCpu=1:03:30 mem=1602.1M
[03/22 03:00:40   3809] ===========================================================================================
[03/22 03:00:40   3809] 
[03/22 03:00:40   3809] Starting Phase 1 Step 2 Iter 81 ...
[03/22 03:00:40   3809] Committed on net FE_PHN2937_FE_OFN321_reset
[03/22 03:00:40   3809]   Added inst FE_PHC2938_FE_OFN321_reset (BUFFD0)
[03/22 03:00:40   3809]     sink term: FE_PHC2828_FE_OFN321_reset/I
[03/22 03:00:40   3809] Worst hold path end point:
[03/22 03:00:40   3809]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/E
[03/22 03:00:40   3809]     net: ofifo_inst/col_idx_6__fifo_instance/n91 (nrTerm=21)
[03/22 03:00:40   3809] ===========================================================================================
[03/22 03:00:40   3809]   Phase 1 : Step 2 Iter 81 Summary (AddBuffer + LegalResize)
[03/22 03:00:40   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3809]  Hold WNS :      -0.0550
[03/22 03:00:40   3809]       TNS :      -2.4315
[03/22 03:00:40   3809]       #VP :          128
[03/22 03:00:40   3809]       TNS+:       1.7349/1 improved (1.7349 per commit, 41.640%)
[03/22 03:00:40   3809]   Density :      88.992%
[03/22 03:00:40   3809] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3809]  1 buffer added (phase total 931, total 931)
[03/22 03:00:40   3809]  cpu=0:00:47.3 real=0:00:48.0 totSessionCpu=1:03:30 mem=1602.1M
[03/22 03:00:40   3809] ===========================================================================================
[03/22 03:00:40   3809] 
[03/22 03:00:40   3809] Starting Phase 1 Step 2 Iter 82 ...
[03/22 03:00:40   3809] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:40   3809]   Added inst FE_PHC2939_FE_OFN321_reset (BUFFD0)
[03/22 03:00:40   3809]     sink term: FE_PHC2936_FE_OFN321_reset/I
[03/22 03:00:40   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2900_FE_OFN321_reset/I
[03/22 03:00:40   3809]     sink term: mac_array_instance/col_idx_8__mac_col_inst/FE_PHC2935_FE_OFN321_reset/I
[03/22 03:00:40   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2919_FE_OFN321_reset/I
[03/22 03:00:40   3809]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN321_reset/I
[03/22 03:00:40   3809]     side term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:40   3810] Committed on net ofifo_inst/col_idx_6__fifo_instance/n91
[03/22 03:00:40   3810]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2940_n91 (CKBD0)
[03/22 03:00:40   3810]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_5_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/E
[03/22 03:00:40   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/E
[03/22 03:00:40   3810] Worst hold path end point:
[03/22 03:00:40   3810]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_/E
[03/22 03:00:40   3810]     net: ofifo_inst/col_idx_6__fifo_instance/n91 (nrTerm=21)
[03/22 03:00:40   3810] ===========================================================================================
[03/22 03:00:40   3810]   Phase 1 : Step 2 Iter 82 Summary (AddBuffer + LegalResize)
[03/22 03:00:40   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3810]  Hold WNS :      -0.1057
[03/22 03:00:40   3810]       TNS :      -5.1521
[03/22 03:00:40   3810]       #VP :          140
[03/22 03:00:40   3810]       TNS+:      -2.7206/2 improved (-1.3603 per commit, 111.890%)
[03/22 03:00:40   3810]   Density :      88.994%
[03/22 03:00:40   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3810]  2 buffer added (phase total 933, total 933)
[03/22 03:00:40   3810]  cpu=0:00:47.6 real=0:00:48.0 totSessionCpu=1:03:30 mem=1602.1M
[03/22 03:00:40   3810] ===========================================================================================
[03/22 03:00:40   3810] 
[03/22 03:00:40   3810] Starting Phase 1 Step 2 Iter 83 ...
[03/22 03:00:40   3810] Committed on net FE_PHN2938_FE_OFN321_reset
[03/22 03:00:40   3810]   Added inst FE_PHC2941_FE_OFN321_reset (BUFFD0)
[03/22 03:00:40   3810]     sink term: FE_PHC2828_FE_OFN321_reset/I
[03/22 03:00:40   3810] Worst hold path end point:
[03/22 03:00:40   3810]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_/E
[03/22 03:00:40   3810]     net: ofifo_inst/col_idx_6__fifo_instance/n91 (nrTerm=21)
[03/22 03:00:40   3810] ===========================================================================================
[03/22 03:00:40   3810]   Phase 1 : Step 2 Iter 83 Summary (AddBuffer + LegalResize)
[03/22 03:00:40   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3810]  Hold WNS :      -0.0815
[03/22 03:00:40   3810]       TNS :      -3.5984
[03/22 03:00:40   3810]       #VP :          123
[03/22 03:00:40   3810]       TNS+:       1.5537/1 improved (1.5537 per commit, 30.157%)
[03/22 03:00:40   3810]   Density :      88.995%
[03/22 03:00:40   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3810]  1 buffer added (phase total 934, total 934)
[03/22 03:00:40   3810]  cpu=0:00:47.8 real=0:00:48.0 totSessionCpu=1:03:30 mem=1602.1M
[03/22 03:00:40   3810] ===========================================================================================
[03/22 03:00:40   3810] 
[03/22 03:00:40   3810] Starting Phase 1 Step 2 Iter 84 ...
[03/22 03:00:40   3810] Committed on net FE_PHN2828_FE_OFN321_reset
[03/22 03:00:40   3810]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2942_FE_OFN321_reset (BUFFD0)
[03/22 03:00:40   3810]     sink term: ofifo_inst/col_idx_6__fifo_instance/U15/A3
[03/22 03:00:40   3810]     side term: FE_PHC2939_FE_OFN321_reset/I
[03/22 03:00:40   3810] Worst hold path end point:
[03/22 03:00:40   3810]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_/E
[03/22 03:00:40   3810]     net: ofifo_inst/col_idx_6__fifo_instance/n91 (nrTerm=21)
[03/22 03:00:40   3810] ===========================================================================================
[03/22 03:00:40   3810]   Phase 1 : Step 2 Iter 84 Summary (AddBuffer + LegalResize)
[03/22 03:00:40   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3810]  Hold WNS :      -0.0486
[03/22 03:00:40   3810]       TNS :      -1.9886
[03/22 03:00:40   3810]       #VP :          105
[03/22 03:00:40   3810]       TNS+:       1.6098/1 improved (1.6098 per commit, 44.737%)
[03/22 03:00:40   3810]   Density :      88.996%
[03/22 03:00:40   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:40   3810]  1 buffer added (phase total 935, total 935)
[03/22 03:00:40   3810]  cpu=0:00:47.9 real=0:00:48.0 totSessionCpu=1:03:30 mem=1602.1M
[03/22 03:00:40   3810] ===========================================================================================
[03/22 03:00:40   3810] 
[03/22 03:00:40   3810] Starting Phase 1 Step 2 Iter 85 ...
[03/22 03:00:41   3810] Committed on net ofifo_inst/col_idx_6__fifo_instance/n22
[03/22 03:00:41   3810]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2943_n22 (CKBD0)
[03/22 03:00:41   3810]     sink term: ofifo_inst/col_idx_6__fifo_instance/U56/A1
[03/22 03:00:41   3810]     sink term: ofifo_inst/col_idx_6__fifo_instance/U55/A2
[03/22 03:00:41   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/U52/A3
[03/22 03:00:41   3810]     side term: ofifo_inst/col_idx_6__fifo_instance/U9/A2
[03/22 03:00:41   3810] Worst hold path end point:
[03/22 03:00:41   3810]   ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D
[03/22 03:00:41   3810]     net: ofifo_inst/col_idx_6__fifo_instance/n117 (nrTerm=2)
[03/22 03:00:41   3810] ===========================================================================================
[03/22 03:00:41   3810]   Phase 1 : Step 2 Iter 85 Summary (AddBuffer + LegalResize)
[03/22 03:00:41   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:41   3810]  Hold WNS :      -0.0378
[03/22 03:00:41   3810]       TNS :      -2.1398
[03/22 03:00:41   3810]       #VP :          115
[03/22 03:00:41   3810]       TNS+:      -0.1512/1 improved (-0.1512 per commit, 7.603%)
[03/22 03:00:41   3810]   Density :      88.997%
[03/22 03:00:41   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:41   3810]  1 buffer added (phase total 936, total 936)
[03/22 03:00:41   3810]  cpu=0:00:48.2 real=0:00:49.0 totSessionCpu=1:03:31 mem=1602.1M
[03/22 03:00:41   3810] ===========================================================================================
[03/22 03:00:41   3810] 
[03/22 03:00:41   3810] Starting Phase 1 Step 2 Iter 86 ...
[03/22 03:00:41   3810] Committed on net ofifo_inst/col_idx_6__fifo_instance/n22
[03/22 03:00:41   3810]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2944_n22 (CKBD0)
[03/22 03:00:41   3810]     sink term: ofifo_inst/col_idx_6__fifo_instance/U9/A2
[03/22 03:00:41   3810]     sink term: ofifo_inst/col_idx_6__fifo_instance/U52/A3
[03/22 03:00:41   3810]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2943_n22/I
[03/22 03:00:41   3810] Worst hold path end point:
[03/22 03:00:41   3810]   mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/D
[03/22 03:00:41   3810]     net: mac_array_instance/col_idx_2__mac_col_inst/n47 (nrTerm=2)
[03/22 03:00:41   3810] ===========================================================================================
[03/22 03:00:41   3810]   Phase 1 : Step 2 Iter 86 Summary (AddBuffer + LegalResize)
[03/22 03:00:41   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:41   3810]  Hold WNS :      -0.0245
[03/22 03:00:41   3810]       TNS :      -1.3178
[03/22 03:00:41   3810]       #VP :          104
[03/22 03:00:41   3810]       TNS+:       0.8220/1 improved (0.8220 per commit, 38.415%)
[03/22 03:00:41   3810]   Density :      88.998%
[03/22 03:00:41   3810] ------------------------------------------------------------------------------------------
[03/22 03:00:41   3810]  1 buffer added (phase total 937, total 937)
[03/22 03:00:41   3810]  cpu=0:00:48.4 real=0:00:49.0 totSessionCpu=1:03:31 mem=1602.1M
[03/22 03:00:41   3810] ===========================================================================================
[03/22 03:00:41   3810] 
[03/22 03:00:41   3810] Starting Phase 1 Step 2 Iter 87 ...
[03/22 03:00:41   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN51_n144
[03/22 03:00:41   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2945_FE_OFN51_n144 (BUFFD0)
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_19_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_18_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_4_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_14_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_17_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_7_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_16_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_15_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_11_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_1_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_6_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_13_/E
[03/22 03:00:41   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
[03/22 03:00:41   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2946_FE_OFN295_n84 (BUFFD0)
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/U79/S
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6680_0/A2
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8377_0/A2
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7662_0/A2
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1065_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U83/B2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U76/S
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U21/S
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U7/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U6/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U5/A1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC296_n84/I
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1066_0/A1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1180_0/A1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3896_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3898_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4045_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4046_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6681_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6950_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6951_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7629_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7630_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7663_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7668_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7669_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7948_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7949_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8378_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8449_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8450_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8472_0/A1
[03/22 03:00:41   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/n91
[03/22 03:00:41   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2947_n91 (BUFFD0)
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_19_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_18_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_17_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_7_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2940_n91/I
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_5_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_/E
[03/22 03:00:41   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
[03/22 03:00:41   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2948_n142 (BUFFD0)
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_5_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/E
[03/22 03:00:41   3811] Worst hold path end point:
[03/22 03:00:41   3811]   mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/D
[03/22 03:00:41   3811]     net: mac_array_instance/col_idx_2__mac_col_inst/n47 (nrTerm=2)
[03/22 03:00:41   3811] ===========================================================================================
[03/22 03:00:41   3811]   Phase 1 : Step 2 Iter 87 Summary (AddBuffer + LegalResize)
[03/22 03:00:41   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:41   3811]  Hold WNS :      -0.0245
[03/22 03:00:41   3811]       TNS :      -1.1952
[03/22 03:00:41   3811]       #VP :           83
[03/22 03:00:41   3811]       TNS+:       0.1226/4 improved (0.0307 per commit, 9.303%)
[03/22 03:00:41   3811]   Density :      89.002%
[03/22 03:00:41   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:41   3811]  4 buffer added (phase total 941, total 941)
[03/22 03:00:41   3811]  cpu=0:00:48.7 real=0:00:49.0 totSessionCpu=1:03:31 mem=1602.1M
[03/22 03:00:41   3811] ===========================================================================================
[03/22 03:00:41   3811] 
[03/22 03:00:41   3811] Starting Phase 1 Step 2 Iter 88 ...
[03/22 03:00:41   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
[03/22 03:00:41   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2949_FE_OFN295_n84 (BUFFD0)
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/U76/S
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/U6/A2
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3896_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2946_FE_OFN295_n84/I
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U83/B2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U21/S
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U7/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U5/A1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC296_n84/I
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1066_0/A1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1180_0/A1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3898_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4045_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4046_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6681_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6950_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6951_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7629_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7630_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7663_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7668_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7669_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7948_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7949_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8378_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8449_0/A2
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8450_0/B1
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8472_0/A1
[03/22 03:00:41   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/n91
[03/22 03:00:41   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2950_n91 (BUFFD0)
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_14_/E
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_16_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2947_n91/I
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2940_n91/I
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_1_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_5_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_6_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_12_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_13_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_15_/E
[03/22 03:00:41   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
[03/22 03:00:41   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2951_n142 (BUFFD0)
[03/22 03:00:41   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_5_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2948_n142/I
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/E
[03/22 03:00:41   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/E
[03/22 03:00:42   3811] Worst hold path end point:
[03/22 03:00:42   3811]   ofifo_inst/col_idx_6__fifo_instance/q6_reg_11_/D
[03/22 03:00:42   3811]     net: ofifo_inst/col_idx_6__fifo_instance/n111 (nrTerm=2)
[03/22 03:00:42   3811] ===========================================================================================
[03/22 03:00:42   3811]   Phase 1 : Step 2 Iter 88 Summary (AddBuffer + LegalResize)
[03/22 03:00:42   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3811]  Hold WNS :      -0.0253
[03/22 03:00:42   3811]       TNS :      -1.0978
[03/22 03:00:42   3811]       #VP :           79
[03/22 03:00:42   3811]       TNS+:       0.0974/3 improved (0.0325 per commit, 8.149%)
[03/22 03:00:42   3811]   Density :      89.005%
[03/22 03:00:42   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3811]  3 buffer added (phase total 944, total 944)
[03/22 03:00:42   3811]  cpu=0:00:49.0 real=0:00:50.0 totSessionCpu=1:03:32 mem=1602.1M
[03/22 03:00:42   3811] ===========================================================================================
[03/22 03:00:42   3811] 
[03/22 03:00:42   3811] Starting Phase 1 Step 2 Iter 89 ...
[03/22 03:00:42   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN2940_n91
[03/22 03:00:42   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2952_n91 (BUFFD0)
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_11_/E
[03/22 03:00:42   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
[03/22 03:00:42   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2953_FE_OFN295_n84 (BUFFD0)
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/U5/A1
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7668_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2949_FE_OFN295_n84/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2946_FE_OFN295_n84/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U83/B2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U21/S
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U7/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC296_n84/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1066_0/A1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1180_0/A1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3898_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4045_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4046_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6681_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6950_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6951_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7629_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7630_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7663_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7669_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7948_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7949_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8378_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8449_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8450_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8472_0/A1
[03/22 03:00:42   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
[03/22 03:00:42   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2954_n142 (BUFFD0)
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_19_/E
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/E
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_18_/E
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_17_/E
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_14_/E
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2951_n142/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2948_n142/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/E
[03/22 03:00:42   3811] Worst hold path end point:
[03/22 03:00:42   3811]   ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/E
[03/22 03:00:42   3811]     net: ofifo_inst/col_idx_6__fifo_instance/n142 (nrTerm=16)
[03/22 03:00:42   3811] ===========================================================================================
[03/22 03:00:42   3811]   Phase 1 : Step 2 Iter 89 Summary (AddBuffer + LegalResize)
[03/22 03:00:42   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3811]  Hold WNS :      -0.0250
[03/22 03:00:42   3811]       TNS :      -1.0438
[03/22 03:00:42   3811]       #VP :           72
[03/22 03:00:42   3811]       TNS+:       0.0540/3 improved (0.0180 per commit, 4.919%)
[03/22 03:00:42   3811]   Density :      89.008%
[03/22 03:00:42   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3811]  3 buffer added (phase total 947, total 947)
[03/22 03:00:42   3811]  cpu=0:00:49.2 real=0:00:50.0 totSessionCpu=1:03:32 mem=1602.1M
[03/22 03:00:42   3811] ===========================================================================================
[03/22 03:00:42   3811] 
[03/22 03:00:42   3811] Starting Phase 1 Step 2 Iter 90 ...
[03/22 03:00:42   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_OFN295_n84
[03/22 03:00:42   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2955_FE_OFN295_n84 (BUFFD0)
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1066_0/A1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2953_FE_OFN295_n84/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2949_FE_OFN295_n84/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2946_FE_OFN295_n84/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U83/B2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U21/S
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/U7/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_OFC296_n84/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1180_0/A1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_3898_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4045_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_4046_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6681_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6950_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_6951_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7629_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7630_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7663_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7669_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7948_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_7949_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8378_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8449_0/A2
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8450_0/B1
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8472_0/A1
[03/22 03:00:42   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/n142
[03/22 03:00:42   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2956_n142 (BUFFD0)
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_11_/E
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2948_n142/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2954_n142/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2951_n142/I
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_12_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_7_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_6_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/E
[03/22 03:00:42   3811]     side term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_1_/E
[03/22 03:00:42   3811] Worst hold path end point:
[03/22 03:00:42   3811]   mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/D
[03/22 03:00:42   3811]     net: mac_array_instance/col_idx_2__mac_col_inst/n47 (nrTerm=2)
[03/22 03:00:42   3811] ===========================================================================================
[03/22 03:00:42   3811]   Phase 1 : Step 2 Iter 90 Summary (AddBuffer + LegalResize)
[03/22 03:00:42   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3811]  Hold WNS :      -0.0245
[03/22 03:00:42   3811]       TNS :      -1.0185
[03/22 03:00:42   3811]       #VP :           70
[03/22 03:00:42   3811]       TNS+:       0.0253/2 improved (0.0126 per commit, 2.424%)
[03/22 03:00:42   3811]   Density :      89.010%
[03/22 03:00:42   3811] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3811]  2 buffer added (phase total 949, total 949)
[03/22 03:00:42   3811]  cpu=0:00:49.4 real=0:00:50.0 totSessionCpu=1:03:32 mem=1602.1M
[03/22 03:00:42   3811] ===========================================================================================
[03/22 03:00:42   3811] 
[03/22 03:00:42   3811] Starting Phase 1 Step 2 Iter 91 ...
[03/22 03:00:42   3811] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN2951_n142
[03/22 03:00:42   3811]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC2957_n142 (BUFFD0)
[03/22 03:00:42   3811]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_5_/E
[03/22 03:00:42   3812] Worst hold path end point:
[03/22 03:00:42   3812]   mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/D
[03/22 03:00:42   3812]     net: mac_array_instance/col_idx_2__mac_col_inst/n47 (nrTerm=2)
[03/22 03:00:42   3812] ===========================================================================================
[03/22 03:00:42   3812]   Phase 1 : Step 2 Iter 91 Summary (AddBuffer + LegalResize)
[03/22 03:00:42   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3812]  Hold WNS :      -0.0245
[03/22 03:00:42   3812]       TNS :      -1.0164
[03/22 03:00:42   3812]       #VP :           69
[03/22 03:00:42   3812]       TNS+:       0.0021/1 improved (0.0021 per commit, 0.206%)
[03/22 03:00:42   3812]   Density :      89.011%
[03/22 03:00:42   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3812]  1 buffer added (phase total 950, total 950)
[03/22 03:00:42   3812]  cpu=0:00:49.5 real=0:00:50.0 totSessionCpu=1:03:32 mem=1602.1M
[03/22 03:00:42   3812] ===========================================================================================
[03/22 03:00:42   3812] 
[03/22 03:00:42   3812] Starting Phase 1 Step 2 Iter 92 ...
[03/22 03:00:42   3812] Worst hold path end point:
[03/22 03:00:42   3812]   mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/D
[03/22 03:00:42   3812]     net: mac_array_instance/col_idx_2__mac_col_inst/n47 (nrTerm=2)
[03/22 03:00:42   3812] ===========================================================================================
[03/22 03:00:42   3812]   Phase 1 : Step 2 Iter 92 Summary (AddBuffer + LegalResize)
[03/22 03:00:42   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3812]  Hold WNS :      -0.0245
[03/22 03:00:42   3812]       TNS :      -1.0164
[03/22 03:00:42   3812]       #VP :           69
[03/22 03:00:42   3812]   Density :      89.011%
[03/22 03:00:42   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:42   3812]  cpu=0:00:49.6 real=0:00:50.0 totSessionCpu=1:03:32 mem=1602.1M
[03/22 03:00:42   3812] ===========================================================================================
[03/22 03:00:42   3812] 
[03/22 03:00:42   3812] 
[03/22 03:00:42   3812] *info:    Total 950 cells added for Phase I
[03/22 03:00:42   3812] *info:    Total 2 instances resized for Phase I
[03/22 03:00:42   3812] *info:        in which 0 FF resizing 
[03/22 03:00:42   3812] --------------------------------------------------- 
[03/22 03:00:42   3812]    Hold Timing Summary  - Phase I 
[03/22 03:00:42   3812] --------------------------------------------------- 
[03/22 03:00:42   3812]  Target slack: 0.000 ns
[03/22 03:00:42   3812] View: BC_VIEW 
[03/22 03:00:42   3812] 	WNS: -0.025 
[03/22 03:00:42   3812] 	TNS: -1.016 
[03/22 03:00:42   3812] 	VP: 69 
[03/22 03:00:42   3812] 	Worst hold path end point: mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/D 
[03/22 03:00:42   3812] --------------------------------------------------- 
[03/22 03:00:42   3812]    Setup Timing Summary  - Phase I 
[03/22 03:00:42   3812] --------------------------------------------------- 
[03/22 03:00:42   3812]  Target slack: 0.000 ns
[03/22 03:00:42   3812] View: WC_VIEW 
[03/22 03:00:42   3812] 	WNS: -0.278 
[03/22 03:00:42   3812] 	TNS: -124.722 
[03/22 03:00:42   3812] 	VP: 1182 
[03/22 03:00:42   3812] 	Worst setup path end point:ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D 
[03/22 03:00:42   3812] --------------------------------------------------- 
[03/22 03:00:42   3812] 
[03/22 03:00:42   3812] Phase II ......
[03/22 03:00:42   3812] *info: Multithread Hold Batch Commit is enabled
[03/22 03:00:42   3812] *info: Levelized Batch Commit is enabled
[03/22 03:00:42   3812] Executing transform: AddBuffer
[03/22 03:00:43   3812] Worst hold path end point:
[03/22 03:00:43   3812]   mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/D
[03/22 03:00:43   3812]     net: mac_array_instance/col_idx_2__mac_col_inst/n47 (nrTerm=2)
[03/22 03:00:43   3812] ===========================================================================================
[03/22 03:00:43   3812]   Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
[03/22 03:00:43   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:43   3812]  Hold WNS :      -0.0245
[03/22 03:00:43   3812]       TNS :      -1.0164
[03/22 03:00:43   3812]       #VP :           69
[03/22 03:00:43   3812]   Density :      89.011%
[03/22 03:00:43   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:43   3812]  cpu=0:00:50.0 real=0:00:51.0 totSessionCpu=1:03:33 mem=1602.1M
[03/22 03:00:43   3812] ===========================================================================================
[03/22 03:00:43   3812] 
[03/22 03:00:43   3812] Starting Phase 2 Step 1 Iter 1 ...
[03/22 03:00:43   3812] Committed on net reset
[03/22 03:00:43   3812]   Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2958_reset (BUFFD0)
[03/22 03:00:43   3812]     sink term: mac_array_instance/col_idx_2__mac_col_inst/U9/A3
[03/22 03:00:43   3812]     side term: FE_PHC2841_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2831_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2821_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2816_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2817_reset/I
[03/22 03:00:43   3812]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:43   3812]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:43   3812] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1569
[03/22 03:00:43   3812]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2959_n1569 (BUFFD0)
[03/22 03:00:43   3812]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U74/A1
[03/22 03:00:43   3812]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U73/A1
[03/22 03:00:43   3812] Worst hold path end point:
[03/22 03:00:43   3812]   ofifo_inst/col_idx_6__fifo_instance/q6_reg_17_/D
[03/22 03:00:43   3812]     net: ofifo_inst/col_idx_6__fifo_instance/n117 (nrTerm=2)
[03/22 03:00:43   3812] ===========================================================================================
[03/22 03:00:43   3812]   Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
[03/22 03:00:43   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:43   3812]  Hold WNS :      -0.0019
[03/22 03:00:43   3812]       TNS :      -0.0131
[03/22 03:00:43   3812]       #VP :           18
[03/22 03:00:43   3812]       TNS+:       1.0033/2 improved (0.5017 per commit, 98.711%)
[03/22 03:00:43   3812]   Density :      89.013%
[03/22 03:00:43   3812] ------------------------------------------------------------------------------------------
[03/22 03:00:43   3812]  2 buffer added (phase total 2, total 952)
[03/22 03:00:43   3812]  cpu=0:00:50.2 real=0:00:51.0 totSessionCpu=1:03:33 mem=1602.1M
[03/22 03:00:43   3812] ===========================================================================================
[03/22 03:00:43   3812] 
[03/22 03:00:43   3812] Starting Phase 2 Step 1 Iter 2 ...
[03/22 03:00:43   3812] Committed on net reset
[03/22 03:00:43   3812]   Added inst FE_PHC2960_reset (BUFFD0)
[03/22 03:00:43   3812]     sink term: FE_PHC2817_reset/I
[03/22 03:00:43   3812]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2958_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2841_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2831_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2821_reset/I
[03/22 03:00:43   3812]     side term: FE_PHC2816_reset/I
[03/22 03:00:43   3812]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:00:43   3812]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:00:43   3812] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN27_n5
[03/22 03:00:43   3812]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC2961_FE_OFN27_n5 (BUFFD0)
[03/22 03:00:43   3812]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_17_/E
[03/22 03:00:43   3812]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_14_/E
[03/22 03:00:43   3812]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_10_/E
[03/22 03:00:43   3812]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_16_/E
[03/22 03:00:43   3812]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/E
[03/22 03:00:43   3812]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_12_/E
[03/22 03:00:43   3812]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_11_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_3_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_4_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_5_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_6_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_7_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_8_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_9_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/E
[03/22 03:00:43   3812]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/E
[03/22 03:00:43   3813] Worst hold path end point:
[03/22 03:00:43   3813]   qmem_instance/memory1_reg_0_/D
[03/22 03:00:43   3813]     net: qmem_instance/n542 (nrTerm=2)
[03/22 03:00:43   3813] ===========================================================================================
[03/22 03:00:43   3813]   Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
[03/22 03:00:43   3813] ------------------------------------------------------------------------------------------
[03/22 03:00:43   3813]  Hold WNS :       0.0000
[03/22 03:00:43   3813]       TNS :       0.0000
[03/22 03:00:43   3813]       #VP :            0
[03/22 03:00:43   3813]       TNS+:       0.0131/2 improved (0.0066 per commit, 100.000%)
[03/22 03:00:43   3813]   Density :      89.015%
[03/22 03:00:43   3813] ------------------------------------------------------------------------------------------
[03/22 03:00:43   3813]  2 buffer added (phase total 4, total 954)
[03/22 03:00:43   3813]  cpu=0:00:50.5 real=0:00:51.0 totSessionCpu=1:03:33 mem=1602.1M
[03/22 03:00:43   3813] ===========================================================================================
[03/22 03:00:43   3813] 
[03/22 03:00:43   3813] 
[03/22 03:00:43   3813] *info:    Total 4 cells added for Phase II
[03/22 03:00:43   3813] --------------------------------------------------- 
[03/22 03:00:43   3813]    Hold Timing Summary  - Phase II 
[03/22 03:00:43   3813] --------------------------------------------------- 
[03/22 03:00:43   3813]  Target slack: 0.000 ns
[03/22 03:00:43   3813] View: BC_VIEW 
[03/22 03:00:43   3813] 	WNS: 0.000 
[03/22 03:00:43   3813] 	TNS: 0.000 
[03/22 03:00:43   3813] 	VP: 0 
[03/22 03:00:43   3813] 	Worst hold path end point: qmem_instance/memory1_reg_0_/D 
[03/22 03:00:43   3813] --------------------------------------------------- 
[03/22 03:00:43   3813]    Setup Timing Summary  - Phase II 
[03/22 03:00:43   3813] --------------------------------------------------- 
[03/22 03:00:43   3813]  Target slack: 0.000 ns
[03/22 03:00:43   3813] View: WC_VIEW 
[03/22 03:00:43   3813] 	WNS: -0.278 
[03/22 03:00:43   3813] 	TNS: -126.455 
[03/22 03:00:43   3813] 	VP: 1245 
[03/22 03:00:43   3813] 	Worst setup path end point:ofifo_inst/col_idx_5__fifo_instance/q4_reg_16_/D 
[03/22 03:00:43   3813] --------------------------------------------------- 
[03/22 03:00:43   3813] 
[03/22 03:00:43   3813] *** Finished Core Fixing (fixHold) cpu=0:00:50.7 real=0:00:51.0 totSessionCpu=1:03:33 mem=1602.1M density=89.015% ***
[03/22 03:00:43   3813] *info:
[03/22 03:00:43   3813] *info: Added a total of 954 cells to fix/reduce hold violation
[03/22 03:00:43   3813] *info:          in which 290 termBuffering
[03/22 03:00:43   3813] *info:
[03/22 03:00:43   3813] *info: Summary: 
[03/22 03:00:43   3813] *info:          781 cells of type 'CKBD0' (4.0, 	2.468) used
[03/22 03:00:43   3813] *info:          173 cells of type 'BUFFD0' (4.0, 	2.468) used
[03/22 03:00:43   3813] *info:
[03/22 03:00:43   3813] *info:
[03/22 03:00:43   3813] *info: Total 2 instances resized
[03/22 03:00:43   3813] *info:       in which 0 FF resizing
[03/22 03:00:43   3813] *info:
[03/22 03:00:43   3813] *summary:      2 instances changed cell type
[03/22 03:00:43   3813] *	:      1 instance  changed cell type from 'CKXOR2D1' to 'XOR2D0'
*	:      1 instance  changed cell type from 'MUX2D1' to 'CKMUX2D0'
*** Starting refinePlace (1:03:34 mem=1618.1M) ***
[03/22 03:00:44   3813] Total net bbox length = 4.514e+05 (1.946e+05 2.568e+05) (ext = 1.975e+04)
[03/22 03:00:44   3813] Starting refinePlace ...
[03/22 03:00:44   3813] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:00:44   3813] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:00:44   3813] Density distribution unevenness ratio = 2.625%
[03/22 03:00:44   3813]   Spread Effort: high, pre-route mode, useDDP on.
[03/22 03:00:44   3813] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1618.1MB) @(1:03:34 - 1:03:34).
[03/22 03:00:44   3813] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:00:44   3813] wireLenOptFixPriorityInst 5026 inst fixed
[03/22 03:00:44   3814] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:00:44   3814] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1618.1MB) @(1:03:34 - 1:03:34).
[03/22 03:00:44   3814] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:00:44   3814] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1618.1MB
[03/22 03:00:44   3814] Statistics of distance of Instance movement in refine placement:
[03/22 03:00:44   3814]   maximum (X+Y) =         0.00 um
[03/22 03:00:44   3814]   mean    (X+Y) =         0.00 um
[03/22 03:00:44   3814] Summary Report:
[03/22 03:00:44   3814] Instances move: 0 (out of 28768 movable)
[03/22 03:00:44   3814] Mean displacement: 0.00 um
[03/22 03:00:44   3814] Max displacement: 0.00 um 
[03/22 03:00:44   3814] Total instances moved : 0
[03/22 03:00:44   3814] Total net bbox length = 4.514e+05 (1.946e+05 2.568e+05) (ext = 1.975e+04)
[03/22 03:00:44   3814] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1618.1MB
[03/22 03:00:44   3814] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1618.1MB) @(1:03:34 - 1:03:34).
[03/22 03:00:44   3814] *** Finished refinePlace (1:03:34 mem=1618.1M) ***
[03/22 03:00:44   3814] Finished re-routing un-routed nets (0:00:00.0 1618.1M)
[03/22 03:00:44   3814] 
[03/22 03:00:44   3814] 
[03/22 03:00:44   3814] Density : 0.8902
[03/22 03:00:44   3814] Max route overflow : 0.0005
[03/22 03:00:44   3814] 
[03/22 03:00:44   3814] 
[03/22 03:00:44   3814] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1618.1M) ***
[03/22 03:00:44   3814] *** Finish Post CTS Hold Fixing (cpu=0:00:51.8 real=0:00:52.0 totSessionCpu=1:03:34 mem=1618.1M density=89.015%) ***
[03/22 03:00:44   3814] *** Steiner Routed Nets: 4.783%; Threshold: 100; Threshold for Hold: 100
[03/22 03:00:44   3814] Re-routed 0 nets
[03/22 03:00:44   3814] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/22 03:00:44   3814] Summary for sequential cells idenfication: 
[03/22 03:00:44   3814] Identified SBFF number: 199
[03/22 03:00:44   3814] Identified MBFF number: 0
[03/22 03:00:44   3814] Not identified SBFF number: 0
[03/22 03:00:44   3814] Not identified MBFF number: 0
[03/22 03:00:44   3814] Number of sequential cells which are not FFs: 104
[03/22 03:00:44   3814] 
[03/22 03:00:45   3814] GigaOpt: WNS changes after routing: -0.278 -> -0.278 (bump = 0.0)
[03/22 03:00:45   3814] Summary for sequential cells idenfication: 
[03/22 03:00:45   3814] Identified SBFF number: 199
[03/22 03:00:45   3814] Identified MBFF number: 0
[03/22 03:00:45   3814] Not identified SBFF number: 0
[03/22 03:00:45   3814] Not identified MBFF number: 0
[03/22 03:00:45   3814] Number of sequential cells which are not FFs: 104
[03/22 03:00:45   3814] 
[03/22 03:00:45   3814] GigaOpt: Skipping postEco optimization
[03/22 03:00:45   3815] GigaOpt: WNS changes after postEco optimization: -0.278 -> -0.278 (bump = 0.0)
[03/22 03:00:45   3815] GigaOpt: Skipping nonLegal postEco optimization
[03/22 03:00:45   3815] *** Steiner Routed Nets: 4.783%; Threshold: 100; Threshold for Hold: 100
[03/22 03:00:45   3815] Re-routed 0 nets
[03/22 03:00:45   3815] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 03:00:45   3815] Info: 91 nets with fixed/cover wires excluded.
[03/22 03:00:45   3815] Info: 206 clock nets excluded from IPO operation.
[03/22 03:00:45   3815] PhyDesignGrid: maxLocalDensity 1.00
[03/22 03:00:45   3815] #spOpts: N=65 mergeVia=F 
[03/22 03:00:46   3816] *info: 206 clock nets excluded
[03/22 03:00:46   3816] *info: 2 special nets excluded.
[03/22 03:00:46   3816] *info: 109 no-driver nets excluded.
[03/22 03:00:46   3816] *info: 91 nets with fixed/cover wires excluded.
[03/22 03:00:47   3817] ** GigaOpt Optimizer WNS Slack -0.278 TNS Slack -126.455 Density 89.02
[03/22 03:00:47   3817] Optimizer TNS Opt
[03/22 03:00:47   3817] Active Path Group: reg2reg  
[03/22 03:00:47   3817] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:00:47   3817] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:00:47   3817] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:00:47   3817] |  -0.278|   -0.278|-115.249| -126.455|    89.02%|   0:00:00.0| 1546.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 03:00:49   3819] |  -0.278|   -0.278|-115.249| -126.455|    89.02%|   0:00:02.0| 1546.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/22 03:00:50   3819] |  -0.278|   -0.278|-115.249| -126.455|    89.02%|   0:00:01.0| 1546.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_16_/D   |
[03/22 03:00:50   3819] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:00:50   3819] 
[03/22 03:00:50   3819] *** Finish Core Optimize Step (cpu=0:00:02.4 real=0:00:03.0 mem=1546.7M) ***
[03/22 03:00:50   3819] 
[03/22 03:00:50   3819] *** Finished Optimize Step Cumulative (cpu=0:00:02.5 real=0:00:03.0 mem=1546.7M) ***
[03/22 03:00:50   3819] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:00:50   3819] Layer 3 has 206 constrained nets 
[03/22 03:00:50   3819] Layer 7 has 241 constrained nets 
[03/22 03:00:50   3819] **** End NDR-Layer Usage Statistics ****
[03/22 03:00:50   3819] 
[03/22 03:00:50   3819] *** Finish post-CTS Setup Fixing (cpu=0:00:02.8 real=0:00:03.0 mem=1546.7M) ***
[03/22 03:00:50   3819] 
[03/22 03:00:50   3819] End: GigaOpt Optimization in post-eco TNS mode
[03/22 03:00:50   3819] <optDesign CMD> Restore Using all VT Cells
[03/22 03:00:50   3819] Reported timing to dir ./timingReports
[03/22 03:00:50   3819] **optDesign ... cpu = 0:00:58, real = 0:00:59, mem = 1405.2M, totSessionCpu=1:03:40 **
[03/22 03:00:50   3819] ** Profile ** Start :  cpu=0:00:00.0, mem=1405.2M
[03/22 03:00:50   3819] ** Profile ** Other data :  cpu=0:00:00.1, mem=1405.2M
[03/22 03:00:50   3819] **INFO: Starting Blocking QThread with 1 CPU
[03/22 03:00:50   3819]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 03:00:50   3819] #################################################################################
[03/22 03:00:50   3819] # Design Stage: PreRoute
[03/22 03:00:50   3819] # Design Name: core
[03/22 03:00:50   3819] # Design Mode: 65nm
[03/22 03:00:50   3819] # Analysis Mode: MMMC Non-OCV 
[03/22 03:00:50   3819] # Parasitics Mode: No SPEF/RCDB
[03/22 03:00:50   3819] # Signoff Settings: SI Off 
[03/22 03:00:50   3819] #################################################################################
[03/22 03:00:50   3819] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:00:50   3819] Calculate delays in BcWc mode...
[03/22 03:00:50   3819] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 03:00:50   3819] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 03:00:50   3819] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 03:00:50   3819] End delay calculation. (MEM=5.80469 CPU=0:00:03.6 REAL=0:00:03.0)
[03/22 03:00:50   3819] *** CDM Built up (cpu=0:00:04.1  real=0:00:04.0  mem= 5.8M) ***
[03/22 03:00:50   3819] *** Done Building Timing Graph (cpu=0:00:04.7 real=0:00:05.0 totSessionCpu=0:00:19.0 mem=5.8M)
[03/22 03:00:50   3819] ** Profile ** Overall slacks :  cpu=-1:0-3:00.-6, mem=5.8M
[03/22 03:00:50   3819] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/22 03:00:56   3825]  
_______________________________________________________________________
[03/22 03:00:57   3826] ** Profile ** Overall slacks :  cpu=0:00:06.3, mem=1415.2M
[03/22 03:00:58   3827] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1407.2M
[03/22 03:00:58   3827] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1407.2M
[03/22 03:00:58   3827] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.278  | -0.278  | -0.090  |
|           TNS (ns):|-126.454 |-115.249 | -11.217 |
|    Violating Paths:|  1245   |  1025   |   221   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.007  |  0.002  | -0.007  |
|           TNS (ns):| -0.029  |  0.000  | -0.029  |
|    Violating Paths:|    8    |    0    |    8    |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.015%
Routing Overflow: 0.05% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1407.2M
[03/22 03:00:58   3827] *** Final Summary (holdfix) CPU=0:00:08.0, REAL=0:00:08.0, MEM=1407.2M
[03/22 03:00:58   3827] **optDesign ... cpu = 0:01:06, real = 0:01:07, mem = 1405.2M, totSessionCpu=1:03:48 **
[03/22 03:00:58   3827] *** Finished optDesign ***
[03/22 03:00:58   3827] 
[03/22 03:00:58   3827] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:59 real=  0:02:01)
[03/22 03:00:58   3827] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:00.9 real=0:00:00.8)
[03/22 03:00:58   3827] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[03/22 03:00:58   3827] Info: pop threads available for lower-level modules during optimization.
[03/22 03:00:58   3827] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/22 03:00:58   3827] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/22 03:00:58   3827] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/22 03:00:58   3827] <CMD> routeDesign
[03/22 03:00:58   3827] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1129.81 (MB), peak = 1223.52 (MB)
[03/22 03:00:59   3827] #**INFO: setDesignMode -flowEffort standard
[03/22 03:00:59   3827] #**INFO: multi-cut via swapping  will be performed after routing.
[03/22 03:00:59   3827] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/22 03:00:59   3827] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/22 03:00:59   3827] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/22 03:00:59   3827] #spOpts: N=65 
[03/22 03:00:59   3827] Core basic site is core
[03/22 03:00:59   3828] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 03:00:59   3828] Begin checking placement ... (start mem=1405.2M, init mem=1405.2M)
[03/22 03:00:59   3828] *info: Placed = 28848          (Fixed = 80)
[03/22 03:00:59   3828] *info: Unplaced = 0           
[03/22 03:00:59   3828] Placement Density:89.02%(129894/145924)
[03/22 03:00:59   3828] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1405.2M)
[03/22 03:00:59   3828] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/22 03:00:59   3828] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/22 03:00:59   3828] 
[03/22 03:00:59   3828] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/22 03:00:59   3828] *** Changed status on (91) nets in Clock.
[03/22 03:00:59   3828] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1405.2M) ***
[03/22 03:00:59   3828] #Start route 206 clock nets...
[03/22 03:00:59   3828] 
[03/22 03:00:59   3828] globalDetailRoute
[03/22 03:00:59   3828] 
[03/22 03:00:59   3828] #setNanoRouteMode -drouteAutoStop true
[03/22 03:00:59   3828] #setNanoRouteMode -drouteEndIteration 5
[03/22 03:00:59   3828] #setNanoRouteMode -drouteFixAntenna true
[03/22 03:00:59   3828] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 03:00:59   3828] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 03:00:59   3828] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 03:00:59   3828] #setNanoRouteMode -routeWithEco true
[03/22 03:00:59   3828] #setNanoRouteMode -routeWithSiDriven true
[03/22 03:00:59   3828] #setNanoRouteMode -routeWithTimingDriven true
[03/22 03:00:59   3828] #Start globalDetailRoute on Sat Mar 22 03:00:59 2025
[03/22 03:00:59   3828] #
[03/22 03:00:59   3828] Initializing multi-corner capacitance tables ... 
[03/22 03:00:59   3828] Initializing multi-corner resistance tables ...
[03/22 03:00:59   3828] ### Net info: total nets: 30799
[03/22 03:00:59   3828] ### Net info: dirty nets: 1471
[03/22 03:00:59   3828] ### Net info: marked as disconnected nets: 0
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_81_ connects to NET CTS_183 at location ( 220.500 133.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_80_ connects to NET CTS_183 at location ( 221.500 129.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory0_reg_81_ connects to NET CTS_183 at location ( 219.500 129.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_80_ connects to NET CTS_183 at location ( 219.900 131.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_2_ connects to NET CTS_183 at location ( 219.900 135.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_126_ connects to NET CTS_183 at location ( 216.700 135.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory2_reg_130_ connects to NET CTS_183 at location ( 215.700 133.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_ connects to NET CTS_183 at location ( 216.100 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_ connects to NET CTS_183 at location ( 211.900 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory3_reg_130_ connects to NET CTS_183 at location ( 210.900 137.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q1_reg_19_ connects to NET CTS_183 at location ( 212.700 140.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_ connects to NET CTS_183 at location ( 212.700 138.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory0_reg_130_ connects to NET CTS_183 at location ( 212.700 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory5_reg_130_ connects to NET CTS_183 at location ( 211.100 127.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_130_ connects to NET CTS_183 at location ( 211.900 126.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory6_reg_130_ connects to NET CTS_183 at location ( 211.100 124.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory5_reg_80_ connects to NET CTS_183 at location ( 219.300 124.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory7_reg_87_ connects to NET CTS_183 at location ( 216.700 124.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory5_reg_81_ connects to NET CTS_183 at location ( 222.300 127.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST psum_mem_instance/memory6_reg_80_ connects to NET CTS_183 at location ( 221.300 126.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:00:59   3828] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 03:00:59   3828] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_183 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_44 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_181 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_179 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_178 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET ofifo_inst/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_43 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_177 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_176 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_174 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_42 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_173 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_172 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_41 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_169 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_40 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_39 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_168 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET psum_mem_instance/CTS_38 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (NRIG-44) Imported NET CTS_166 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:00:59   3828] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 03:00:59   3828] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:01:00   3828] ### Net info: fully routed nets: 0
[03/22 03:01:00   3828] ### Net info: trivial (single pin) nets: 0
[03/22 03:01:00   3828] ### Net info: unrouted nets: 30708
[03/22 03:01:00   3828] ### Net info: re-extraction nets: 91
[03/22 03:01:00   3828] ### Net info: ignored nets: 0
[03/22 03:01:00   3828] ### Net info: skip routing nets: 30593
[03/22 03:01:00   3829] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 03:01:00   3829] #Start routing data preparation.
[03/22 03:01:00   3829] #Minimum voltage of a net in the design = 0.000.
[03/22 03:01:00   3829] #Maximum voltage of a net in the design = 1.100.
[03/22 03:01:00   3829] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 03:01:00   3829] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 03:01:00   3829] #Voltage range [0.000 - 1.100] has 30797 nets.
[03/22 03:01:06   3835] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 03:01:06   3835] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:01:06   3835] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:01:06   3835] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:01:06   3835] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:01:06   3835] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:01:06   3835] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:01:06   3835] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:01:07   3836] #Regenerating Ggrids automatically.
[03/22 03:01:07   3836] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 03:01:07   3836] #Using automatically generated G-grids.
[03/22 03:01:07   3836] #Done routing data preparation.
[03/22 03:01:07   3836] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1066.65 (MB), peak = 1223.52 (MB)
[03/22 03:01:07   3836] #Merging special wires...
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.475 25.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.875 16.110 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.475 21.890 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.475 36.290 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 353.875 14.690 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 355.675 19.710 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.275 23.310 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 357.475 12.510 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.120 25.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.875 11.090 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 354.475 37.710 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 355.675 18.290 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 358.675 21.890 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 356.275 23.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 365.675 23.490 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 367.075 10.910 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 366.475 25.310 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 367.875 12.690 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.275 30.690 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 361.075 34.290 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:01:07   3836] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 03:01:07   3836] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #Connectivity extraction summary:
[03/22 03:01:07   3836] #91 routed nets are extracted.
[03/22 03:01:07   3836] #    89 (0.29%) extracted nets are partially routed.
[03/22 03:01:07   3836] #115 (0.37%) nets are without wires.
[03/22 03:01:07   3836] #30593 nets are fixed|skipped|trivial (not extracted).
[03/22 03:01:07   3836] #Total number of nets = 30799.
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #Number of eco nets is 89
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #Start data preparation...
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #Data preparation is done on Sat Mar 22 03:01:07 2025
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #Analyzing routing resource...
[03/22 03:01:07   3836] #Routing resource analysis is done on Sat Mar 22 03:01:07 2025
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #  Resource Analysis:
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 03:01:07   3836] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 03:01:07   3836] #  --------------------------------------------------------------
[03/22 03:01:07   3836] #  Metal 1        H        1927          80       17956    89.70%
[03/22 03:01:07   3836] #  Metal 2        V        1928          84       17956     2.80%
[03/22 03:01:07   3836] #  Metal 3        H        2007           0       17956     0.13%
[03/22 03:01:07   3836] #  Metal 4        V        1762         250       17956     4.43%
[03/22 03:01:07   3836] #  Metal 5        H        2007           0       17956     0.00%
[03/22 03:01:07   3836] #  Metal 6        V        2012           0       17956     0.00%
[03/22 03:01:07   3836] #  Metal 7        H         502           0       17956     0.00%
[03/22 03:01:07   3836] #  Metal 8        V         503           0       17956     0.00%
[03/22 03:01:07   3836] #  --------------------------------------------------------------
[03/22 03:01:07   3836] #  Total                  12649       2.56%  143648    12.13%
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #  206 nets (0.67%) with 1 preferred extra spacing.
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1070.76 (MB), peak = 1223.52 (MB)
[03/22 03:01:07   3836] #
[03/22 03:01:07   3836] #start global routing iteration 1...
[03/22 03:01:08   3837] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1099.55 (MB), peak = 1223.52 (MB)
[03/22 03:01:08   3837] #
[03/22 03:01:08   3837] #start global routing iteration 2...
[03/22 03:01:09   3837] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1099.79 (MB), peak = 1223.52 (MB)
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #Total number of trivial nets (e.g. < 2 pins) = 110 (skipped).
[03/22 03:01:09   3837] #Total number of nets with skipped attribute = 30483 (skipped).
[03/22 03:01:09   3837] #Total number of routable nets = 206.
[03/22 03:01:09   3837] #Total number of nets in the design = 30799.
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #204 routable nets have only global wires.
[03/22 03:01:09   3837] #2 routable nets have only detail routed wires.
[03/22 03:01:09   3837] #30483 skipped nets have only detail routed wires.
[03/22 03:01:09   3837] #204 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:01:09   3837] #2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #Routed net constraints summary:
[03/22 03:01:09   3837] #------------------------------------------------
[03/22 03:01:09   3837] #        Rules   Pref Extra Space   Unconstrained  
[03/22 03:01:09   3837] #------------------------------------------------
[03/22 03:01:09   3837] #      Default                204               0  
[03/22 03:01:09   3837] #------------------------------------------------
[03/22 03:01:09   3837] #        Total                204               0  
[03/22 03:01:09   3837] #------------------------------------------------
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #Routing constraints summary of the whole design:
[03/22 03:01:09   3837] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 03:01:09   3837] #-------------------------------------------------------------------
[03/22 03:01:09   3837] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/22 03:01:09   3837] #-------------------------------------------------------------------
[03/22 03:01:09   3837] #      Default                206                358           30125  
[03/22 03:01:09   3837] #-------------------------------------------------------------------
[03/22 03:01:09   3837] #        Total                206                358           30125  
[03/22 03:01:09   3837] #-------------------------------------------------------------------
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #                 OverCon          
[03/22 03:01:09   3837] #                  #Gcell    %Gcell
[03/22 03:01:09   3837] #     Layer           (1)   OverCon
[03/22 03:01:09   3837] #  --------------------------------
[03/22 03:01:09   3837] #   Metal 1      0(0.00%)   (0.00%)
[03/22 03:01:09   3837] #   Metal 2     40(0.23%)   (0.23%)
[03/22 03:01:09   3837] #   Metal 3      0(0.00%)   (0.00%)
[03/22 03:01:09   3837] #   Metal 4      0(0.00%)   (0.00%)
[03/22 03:01:09   3837] #   Metal 5      0(0.00%)   (0.00%)
[03/22 03:01:09   3837] #   Metal 6      0(0.00%)   (0.00%)
[03/22 03:01:09   3837] #   Metal 7      0(0.00%)   (0.00%)
[03/22 03:01:09   3837] #   Metal 8      0(0.00%)   (0.00%)
[03/22 03:01:09   3837] #  --------------------------------
[03/22 03:01:09   3837] #     Total     40(0.03%)   (0.03%)
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/22 03:01:09   3837] #  Overflow after GR: 0.00% H + 0.06% V
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #Complete Global Routing.
[03/22 03:01:09   3837] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:01:09   3837] #Total wire length = 28632 um.
[03/22 03:01:09   3837] #Total half perimeter of net bounding box = 9438 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M1 = 24 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M2 = 772 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M3 = 16229 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M4 = 11492 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M5 = 91 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M6 = 23 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M7 = 0 um.
[03/22 03:01:09   3837] #Total wire length on LAYER M8 = 0 um.
[03/22 03:01:09   3837] #Total number of vias = 14155
[03/22 03:01:09   3837] #Total number of multi-cut vias = 57 (  0.4%)
[03/22 03:01:09   3837] #Total number of single cut vias = 14098 ( 99.6%)
[03/22 03:01:09   3837] #Up-Via Summary (total 14155):
[03/22 03:01:09   3837] #                   single-cut          multi-cut      Total
[03/22 03:01:09   3837] #-----------------------------------------------------------
[03/22 03:01:09   3837] #  Metal 1        5281 ( 98.9%)        57 (  1.1%)       5338
[03/22 03:01:09   3837] #  Metal 2        4412 (100.0%)         0 (  0.0%)       4412
[03/22 03:01:09   3837] #  Metal 3        4335 (100.0%)         0 (  0.0%)       4335
[03/22 03:01:09   3837] #  Metal 4          64 (100.0%)         0 (  0.0%)         64
[03/22 03:01:09   3837] #  Metal 5           6 (100.0%)         0 (  0.0%)          6
[03/22 03:01:09   3837] #-----------------------------------------------------------
[03/22 03:01:09   3837] #                14098 ( 99.6%)        57 (  0.4%)      14155 
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #Total number of involved priority nets 204
[03/22 03:01:09   3837] #Maximum src to sink distance for priority net 260.1
[03/22 03:01:09   3837] #Average of max src_to_sink distance for priority net 48.0
[03/22 03:01:09   3837] #Average of ave src_to_sink distance for priority net 29.6
[03/22 03:01:09   3837] #Max overcon = 1 tracks.
[03/22 03:01:09   3837] #Total overcon = 0.03%.
[03/22 03:01:09   3837] #Worst layer Gcell overcon rate = 0.00%.
[03/22 03:01:09   3837] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1100.06 (MB), peak = 1223.52 (MB)
[03/22 03:01:09   3837] #
[03/22 03:01:09   3837] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1081.15 (MB), peak = 1223.52 (MB)
[03/22 03:01:09   3838] #Start Track Assignment.
[03/22 03:01:09   3838] #Done with 1562 horizontal wires in 2 hboxes and 821 vertical wires in 2 hboxes.
[03/22 03:01:09   3838] #Done with 44 horizontal wires in 2 hboxes and 11 vertical wires in 2 hboxes.
[03/22 03:01:09   3838] #Complete Track Assignment.
[03/22 03:01:09   3838] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:01:09   3838] #Total wire length = 29768 um.
[03/22 03:01:09   3838] #Total half perimeter of net bounding box = 9438 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M1 = 1226 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M2 = 774 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M3 = 16175 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M4 = 11439 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M5 = 129 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M6 = 25 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M7 = 0 um.
[03/22 03:01:09   3838] #Total wire length on LAYER M8 = 0 um.
[03/22 03:01:09   3838] #Total number of vias = 13774
[03/22 03:01:09   3838] #Total number of multi-cut vias = 57 (  0.4%)
[03/22 03:01:09   3838] #Total number of single cut vias = 13717 ( 99.6%)
[03/22 03:01:09   3838] #Up-Via Summary (total 13774):
[03/22 03:01:09   3838] #                   single-cut          multi-cut      Total
[03/22 03:01:09   3838] #-----------------------------------------------------------
[03/22 03:01:09   3838] #  Metal 1        5104 ( 98.9%)        57 (  1.1%)       5161
[03/22 03:01:09   3838] #  Metal 2        4231 (100.0%)         0 (  0.0%)       4231
[03/22 03:01:09   3838] #  Metal 3        4315 (100.0%)         0 (  0.0%)       4315
[03/22 03:01:09   3838] #  Metal 4          61 (100.0%)         0 (  0.0%)         61
[03/22 03:01:09   3838] #  Metal 5           6 (100.0%)         0 (  0.0%)          6
[03/22 03:01:09   3838] #-----------------------------------------------------------
[03/22 03:01:09   3838] #                13717 ( 99.6%)        57 (  0.4%)      13774 
[03/22 03:01:09   3838] #
[03/22 03:01:09   3838] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1091.14 (MB), peak = 1223.52 (MB)
[03/22 03:01:09   3838] #
[03/22 03:01:09   3838] #Cpu time = 00:00:10
[03/22 03:01:09   3838] #Elapsed time = 00:00:10
[03/22 03:01:09   3838] #Increased memory = 32.49 (MB)
[03/22 03:01:09   3838] #Total memory = 1091.23 (MB)
[03/22 03:01:09   3838] #Peak memory = 1223.52 (MB)
[03/22 03:01:10   3839] #
[03/22 03:01:10   3839] #Start Detail Routing..
[03/22 03:01:10   3839] #start initial detail routing ...
[03/22 03:01:49   3878] # ECO: 8.7% of the total area was rechecked for DRC, and 68.2% required routing.
[03/22 03:01:49   3878] #    number of violations = 0
[03/22 03:01:49   3878] #28772 out of 28848 instances need to be verified(marked ipoed).
[03/22 03:01:55   3884] #    number of violations = 0
[03/22 03:01:55   3884] #cpu time = 00:00:45, elapsed time = 00:00:45, memory = 1153.05 (MB), peak = 1223.52 (MB)
[03/22 03:01:55   3884] #start 1st optimization iteration ...
[03/22 03:01:55   3884] #    number of violations = 0
[03/22 03:01:55   3884] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.92 (MB), peak = 1223.52 (MB)
[03/22 03:01:55   3884] #Complete Detail Routing.
[03/22 03:01:55   3884] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:01:55   3884] #Total wire length = 26336 um.
[03/22 03:01:55   3884] #Total half perimeter of net bounding box = 9438 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M1 = 171 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M2 = 5081 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M3 = 13234 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M4 = 7846 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M5 = 2 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M6 = 2 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M7 = 0 um.
[03/22 03:01:55   3884] #Total wire length on LAYER M8 = 0 um.
[03/22 03:01:55   3884] #Total number of vias = 11998
[03/22 03:01:55   3884] #Total number of multi-cut vias = 182 (  1.5%)
[03/22 03:01:55   3884] #Total number of single cut vias = 11816 ( 98.5%)
[03/22 03:01:55   3884] #Up-Via Summary (total 11998):
[03/22 03:01:55   3884] #                   single-cut          multi-cut      Total
[03/22 03:01:55   3884] #-----------------------------------------------------------
[03/22 03:01:55   3884] #  Metal 1        5104 ( 96.6%)       182 (  3.4%)       5286
[03/22 03:01:55   3884] #  Metal 2        4187 (100.0%)         0 (  0.0%)       4187
[03/22 03:01:55   3884] #  Metal 3        2519 (100.0%)         0 (  0.0%)       2519
[03/22 03:01:55   3884] #  Metal 4           4 (100.0%)         0 (  0.0%)          4
[03/22 03:01:55   3884] #  Metal 5           2 (100.0%)         0 (  0.0%)          2
[03/22 03:01:55   3884] #-----------------------------------------------------------
[03/22 03:01:55   3884] #                11816 ( 98.5%)       182 (  1.5%)      11998 
[03/22 03:01:55   3884] #
[03/22 03:01:55   3884] #Total number of DRC violations = 0
[03/22 03:01:55   3884] #Cpu time = 00:00:46
[03/22 03:01:55   3884] #Elapsed time = 00:00:46
[03/22 03:01:55   3884] #Increased memory = -2.55 (MB)
[03/22 03:01:55   3884] #Total memory = 1088.68 (MB)
[03/22 03:01:55   3884] #Peak memory = 1223.52 (MB)
[03/22 03:01:55   3884] #detailRoute Statistics:
[03/22 03:01:55   3884] #Cpu time = 00:00:46
[03/22 03:01:55   3884] #Elapsed time = 00:00:46
[03/22 03:01:55   3884] #Increased memory = -2.55 (MB)
[03/22 03:01:55   3884] #Total memory = 1088.68 (MB)
[03/22 03:01:55   3884] #Peak memory = 1223.52 (MB)
[03/22 03:01:55   3884] #
[03/22 03:01:55   3884] #globalDetailRoute statistics:
[03/22 03:01:55   3884] #Cpu time = 00:00:57
[03/22 03:01:55   3884] #Elapsed time = 00:00:57
[03/22 03:01:55   3884] #Increased memory = -66.62 (MB)
[03/22 03:01:55   3884] #Total memory = 1063.39 (MB)
[03/22 03:01:55   3884] #Peak memory = 1223.52 (MB)
[03/22 03:01:55   3884] #Number of warnings = 63
[03/22 03:01:55   3884] #Total number of warnings = 92
[03/22 03:01:55   3884] #Number of fails = 0
[03/22 03:01:55   3884] #Total number of fails = 0
[03/22 03:01:55   3884] #Complete globalDetailRoute on Sat Mar 22 03:01:55 2025
[03/22 03:01:55   3884] #
[03/22 03:01:55   3884] 
[03/22 03:01:55   3884] globalDetailRoute
[03/22 03:01:55   3884] 
[03/22 03:01:55   3884] #setNanoRouteMode -drouteAutoStop true
[03/22 03:01:55   3884] #setNanoRouteMode -drouteFixAntenna true
[03/22 03:01:55   3884] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/22 03:01:55   3884] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/22 03:01:55   3884] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 03:01:55   3884] #setNanoRouteMode -routeWithSiDriven true
[03/22 03:01:55   3884] #setNanoRouteMode -routeWithTimingDriven true
[03/22 03:01:55   3884] #Start globalDetailRoute on Sat Mar 22 03:01:55 2025
[03/22 03:01:55   3884] #
[03/22 03:01:55   3884] #Generating timing data, please wait...
[03/22 03:01:55   3884] #30691 total nets, 206 already routed, 206 will ignore in trialRoute
[03/22 03:01:55   3884] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/22 03:01:56   3885] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:01:57   3886] #Dump tif for version 2.1
[03/22 03:02:02   3891] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 03:02:02   3891] End delay calculation. (MEM=1430.1 CPU=0:00:03.9 REAL=0:00:04.0)
[03/22 03:02:06   3894] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/22 03:02:06   3895] #Generating timing data took: cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1038.91 (MB), peak = 1223.52 (MB)
[03/22 03:02:06   3895] #Done generating timing data.
[03/22 03:02:06   3895] ### Net info: total nets: 30799
[03/22 03:02:06   3895] ### Net info: dirty nets: 0
[03/22 03:02:06   3895] ### Net info: marked as disconnected nets: 0
[03/22 03:02:06   3895] ### Net info: fully routed nets: 206
[03/22 03:02:06   3895] ### Net info: trivial (single pin) nets: 0
[03/22 03:02:06   3895] ### Net info: unrouted nets: 30593
[03/22 03:02:06   3895] ### Net info: re-extraction nets: 0
[03/22 03:02:06   3895] ### Net info: ignored nets: 0
[03/22 03:02:06   3895] ### Net info: skip routing nets: 0
[03/22 03:02:06   3895] #Start reading timing information from file .timing_file_31541.tif.gz ...
[03/22 03:02:07   3896] #Read in timing information for 243 ports, 28848 instances from timing file .timing_file_31541.tif.gz.
[03/22 03:02:07   3896] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 03:02:07   3896] #Start routing data preparation.
[03/22 03:02:07   3896] #Minimum voltage of a net in the design = 0.000.
[03/22 03:02:07   3896] #Maximum voltage of a net in the design = 1.100.
[03/22 03:02:07   3896] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 03:02:07   3896] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 03:02:07   3896] #Voltage range [0.000 - 1.100] has 30797 nets.
[03/22 03:02:07   3896] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 03:02:07   3896] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:02:07   3896] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:02:07   3896] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:02:07   3896] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:02:07   3896] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:02:07   3896] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:02:07   3896] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:02:08   3897] #331/30689 = 1% of signal nets have been set as priority nets
[03/22 03:02:08   3897] #Regenerating Ggrids automatically.
[03/22 03:02:08   3897] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 03:02:08   3897] #Using automatically generated G-grids.
[03/22 03:02:08   3897] #Done routing data preparation.
[03/22 03:02:08   3897] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 970.12 (MB), peak = 1223.52 (MB)
[03/22 03:02:08   3897] #Merging special wires...
[03/22 03:02:08   3897] #Number of eco nets is 0
[03/22 03:02:08   3897] #
[03/22 03:02:08   3897] #Start data preparation...
[03/22 03:02:08   3897] #
[03/22 03:02:08   3897] #Data preparation is done on Sat Mar 22 03:02:08 2025
[03/22 03:02:08   3897] #
[03/22 03:02:08   3897] #Analyzing routing resource...
[03/22 03:02:09   3898] #Routing resource analysis is done on Sat Mar 22 03:02:09 2025
[03/22 03:02:09   3898] #
[03/22 03:02:09   3898] #  Resource Analysis:
[03/22 03:02:09   3898] #
[03/22 03:02:09   3898] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 03:02:09   3898] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 03:02:09   3898] #  --------------------------------------------------------------
[03/22 03:02:09   3898] #  Metal 1        H        1927          80       17956    89.70%
[03/22 03:02:09   3898] #  Metal 2        V        1928          84       17956     2.80%
[03/22 03:02:09   3898] #  Metal 3        H        2007           0       17956     0.13%
[03/22 03:02:09   3898] #  Metal 4        V        1762         250       17956     4.43%
[03/22 03:02:09   3898] #  Metal 5        H        2007           0       17956     0.00%
[03/22 03:02:09   3898] #  Metal 6        V        2012           0       17956     0.00%
[03/22 03:02:09   3898] #  Metal 7        H         502           0       17956     0.00%
[03/22 03:02:09   3898] #  Metal 8        V         503           0       17956     0.00%
[03/22 03:02:09   3898] #  --------------------------------------------------------------
[03/22 03:02:09   3898] #  Total                  12649       2.56%  143648    12.13%
[03/22 03:02:09   3898] #
[03/22 03:02:09   3898] #  206 nets (0.67%) with 1 preferred extra spacing.
[03/22 03:02:09   3898] #
[03/22 03:02:09   3898] #
[03/22 03:02:09   3898] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 972.73 (MB), peak = 1223.52 (MB)
[03/22 03:02:09   3898] #
[03/22 03:02:09   3898] #start global routing iteration 1...
[03/22 03:02:09   3898] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 974.49 (MB), peak = 1223.52 (MB)
[03/22 03:02:09   3898] #
[03/22 03:02:09   3898] #start global routing iteration 2...
[03/22 03:02:21   3909] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1068.60 (MB), peak = 1223.52 (MB)
[03/22 03:02:21   3909] #
[03/22 03:02:21   3909] #start global routing iteration 3...
[03/22 03:02:26   3915] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1076.77 (MB), peak = 1223.52 (MB)
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #Total number of trivial nets (e.g. < 2 pins) = 110 (skipped).
[03/22 03:02:26   3915] #Total number of routable nets = 30689.
[03/22 03:02:26   3915] #Total number of nets in the design = 30799.
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #30483 routable nets have only global wires.
[03/22 03:02:26   3915] #206 routable nets have only detail routed wires.
[03/22 03:02:26   3915] #358 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:02:26   3915] #206 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #Routed nets constraints summary:
[03/22 03:02:26   3915] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 03:02:26   3915] #------------------------------------------------
[03/22 03:02:26   3915] #        Rules   Misc Constraints   Unconstrained  
[03/22 03:02:26   3915] #------------------------------------------------
[03/22 03:02:26   3915] #      Default                358           30125  
[03/22 03:02:26   3915] #------------------------------------------------
[03/22 03:02:26   3915] #        Total                358           30125  
[03/22 03:02:26   3915] #------------------------------------------------
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #Routing constraints summary of the whole design:
[03/22 03:02:26   3915] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 03:02:26   3915] #-------------------------------------------------------------------
[03/22 03:02:26   3915] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/22 03:02:26   3915] #-------------------------------------------------------------------
[03/22 03:02:26   3915] #      Default                206                358           30125  
[03/22 03:02:26   3915] #-------------------------------------------------------------------
[03/22 03:02:26   3915] #        Total                206                358           30125  
[03/22 03:02:26   3915] #-------------------------------------------------------------------
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #                 OverCon       OverCon       OverCon       OverCon          
[03/22 03:02:26   3915] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/22 03:02:26   3915] #     Layer         (1-3)         (4-7)        (8-11)       (12-15)   OverCon
[03/22 03:02:26   3915] #  --------------------------------------------------------------------------
[03/22 03:02:26   3915] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:02:26   3915] #   Metal 2    668(3.78%)    292(1.65%)     34(0.19%)      7(0.04%)   (5.66%)
[03/22 03:02:26   3915] #   Metal 3      4(0.02%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.02%)
[03/22 03:02:26   3915] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:02:26   3915] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:02:26   3915] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:02:26   3915] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:02:26   3915] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:02:26   3915] #  --------------------------------------------------------------------------
[03/22 03:02:26   3915] #     Total    672(0.53%)    292(0.23%)     34(0.03%)      7(0.01%)   (0.79%)
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 15
[03/22 03:02:26   3915] #  Overflow after GR: 0.01% H + 1.41% V
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #Complete Global Routing.
[03/22 03:02:26   3915] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:02:26   3915] #Total wire length = 521043 um.
[03/22 03:02:26   3915] #Total half perimeter of net bounding box = 492146 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M1 = 951 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M2 = 148066 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M3 = 189623 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M4 = 118739 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M5 = 28994 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M6 = 3308 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M7 = 11754 um.
[03/22 03:02:26   3915] #Total wire length on LAYER M8 = 19608 um.
[03/22 03:02:26   3915] #Total number of vias = 178480
[03/22 03:02:26   3915] #Total number of multi-cut vias = 182 (  0.1%)
[03/22 03:02:26   3915] #Total number of single cut vias = 178298 ( 99.9%)
[03/22 03:02:26   3915] #Up-Via Summary (total 178480):
[03/22 03:02:26   3915] #                   single-cut          multi-cut      Total
[03/22 03:02:26   3915] #-----------------------------------------------------------
[03/22 03:02:26   3915] #  Metal 1       96374 ( 99.8%)       182 (  0.2%)      96556
[03/22 03:02:26   3915] #  Metal 2       59284 (100.0%)         0 (  0.0%)      59284
[03/22 03:02:26   3915] #  Metal 3       13414 (100.0%)         0 (  0.0%)      13414
[03/22 03:02:26   3915] #  Metal 4        3628 (100.0%)         0 (  0.0%)       3628
[03/22 03:02:26   3915] #  Metal 5        2081 (100.0%)         0 (  0.0%)       2081
[03/22 03:02:26   3915] #  Metal 6        1944 (100.0%)         0 (  0.0%)       1944
[03/22 03:02:26   3915] #  Metal 7        1573 (100.0%)         0 (  0.0%)       1573
[03/22 03:02:26   3915] #-----------------------------------------------------------
[03/22 03:02:26   3915] #               178298 ( 99.9%)       182 (  0.1%)     178480 
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #Max overcon = 15 tracks.
[03/22 03:02:26   3915] #Total overcon = 0.79%.
[03/22 03:02:26   3915] #Worst layer Gcell overcon rate = 0.02%.
[03/22 03:02:26   3915] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1076.77 (MB), peak = 1223.52 (MB)
[03/22 03:02:26   3915] #
[03/22 03:02:26   3915] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1016.30 (MB), peak = 1223.52 (MB)
[03/22 03:02:26   3915] #Start Track Assignment.
[03/22 03:02:30   3919] #Done with 38880 horizontal wires in 2 hboxes and 40189 vertical wires in 2 hboxes.
[03/22 03:02:34   3923] #Done with 8108 horizontal wires in 2 hboxes and 7847 vertical wires in 2 hboxes.
[03/22 03:02:34   3923] #Complete Track Assignment.
[03/22 03:02:34   3923] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:02:34   3923] #Total wire length = 548608 um.
[03/22 03:02:34   3923] #Total half perimeter of net bounding box = 492146 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M1 = 20994 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M2 = 146612 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M3 = 197245 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M4 = 119428 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M5 = 29343 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M6 = 3344 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M7 = 11930 um.
[03/22 03:02:34   3923] #Total wire length on LAYER M8 = 19712 um.
[03/22 03:02:34   3923] #Total number of vias = 178480
[03/22 03:02:34   3923] #Total number of multi-cut vias = 182 (  0.1%)
[03/22 03:02:34   3923] #Total number of single cut vias = 178298 ( 99.9%)
[03/22 03:02:34   3923] #Up-Via Summary (total 178480):
[03/22 03:02:34   3923] #                   single-cut          multi-cut      Total
[03/22 03:02:34   3923] #-----------------------------------------------------------
[03/22 03:02:34   3923] #  Metal 1       96374 ( 99.8%)       182 (  0.2%)      96556
[03/22 03:02:34   3923] #  Metal 2       59284 (100.0%)         0 (  0.0%)      59284
[03/22 03:02:34   3923] #  Metal 3       13414 (100.0%)         0 (  0.0%)      13414
[03/22 03:02:34   3923] #  Metal 4        3628 (100.0%)         0 (  0.0%)       3628
[03/22 03:02:34   3923] #  Metal 5        2081 (100.0%)         0 (  0.0%)       2081
[03/22 03:02:34   3923] #  Metal 6        1944 (100.0%)         0 (  0.0%)       1944
[03/22 03:02:34   3923] #  Metal 7        1573 (100.0%)         0 (  0.0%)       1573
[03/22 03:02:34   3923] #-----------------------------------------------------------
[03/22 03:02:34   3923] #               178298 ( 99.9%)       182 (  0.1%)     178480 
[03/22 03:02:34   3923] #
[03/22 03:02:34   3923] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1030.82 (MB), peak = 1223.52 (MB)
[03/22 03:02:34   3923] #
[03/22 03:02:34   3923] #Cpu time = 00:00:27
[03/22 03:02:34   3923] #Elapsed time = 00:00:27
[03/22 03:02:34   3923] #Increased memory = 64.92 (MB)
[03/22 03:02:34   3923] #Total memory = 1030.89 (MB)
[03/22 03:02:34   3923] #Peak memory = 1223.52 (MB)
[03/22 03:02:35   3924] #routeSiEffort set to medium
[03/22 03:02:35   3924] #
[03/22 03:02:35   3924] #Start Detail Routing..
[03/22 03:02:35   3924] #start initial detail routing ...
[03/22 03:07:07   4196] #    number of violations = 275
[03/22 03:07:07   4196] #
[03/22 03:07:07   4196] #    By Layer and Type :
[03/22 03:07:07   4196] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
[03/22 03:07:07   4196] #	M1           93       11       31       33        3        0        2      173
[03/22 03:07:07   4196] #	M2           55       23       21        0        0        2        0      101
[03/22 03:07:07   4196] #	M3            0        0        0        0        0        0        0        0
[03/22 03:07:07   4196] #	M4            0        0        0        0        0        0        0        0
[03/22 03:07:07   4196] #	M5            0        0        0        0        0        0        1        1
[03/22 03:07:07   4196] #	Totals      148       34       52       33        3        2        3      275
[03/22 03:07:07   4196] #cpu time = 00:04:32, elapsed time = 00:04:32, memory = 1084.30 (MB), peak = 1223.52 (MB)
[03/22 03:07:07   4196] #start 1st optimization iteration ...
[03/22 03:07:15   4203] #    number of violations = 232
[03/22 03:07:15   4203] #
[03/22 03:07:15   4203] #    By Layer and Type :
[03/22 03:07:15   4203] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
[03/22 03:07:15   4203] #	M1           61       22       23        0        2        0      108
[03/22 03:07:15   4203] #	M2           46       16       51        6        0        5      124
[03/22 03:07:15   4203] #	Totals      107       38       74        6        2        5      232
[03/22 03:07:15   4203] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1039.75 (MB), peak = 1223.52 (MB)
[03/22 03:07:15   4203] #start 2nd optimization iteration ...
[03/22 03:07:20   4209] #    number of violations = 214
[03/22 03:07:20   4209] #
[03/22 03:07:20   4209] #    By Layer and Type :
[03/22 03:07:20   4209] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Totals
[03/22 03:07:20   4209] #	M1           50       18       16        1        1        0       86
[03/22 03:07:20   4209] #	M2           52       10       37       18        0       11      128
[03/22 03:07:20   4209] #	Totals      102       28       53       19        1       11      214
[03/22 03:07:20   4209] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1042.00 (MB), peak = 1223.52 (MB)
[03/22 03:07:20   4209] #start 3rd optimization iteration ...
[03/22 03:07:26   4215] #    number of violations = 50
[03/22 03:07:26   4215] #
[03/22 03:07:26   4215] #    By Layer and Type :
[03/22 03:07:26   4215] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/22 03:07:26   4215] #	M1            0        0        0        0        0        0
[03/22 03:07:26   4215] #	M2            7        2       26       10        5       50
[03/22 03:07:26   4215] #	Totals        7        2       26       10        5       50
[03/22 03:07:26   4215] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1043.30 (MB), peak = 1223.52 (MB)
[03/22 03:07:26   4215] #start 4th optimization iteration ...
[03/22 03:07:28   4217] #    number of violations = 0
[03/22 03:07:28   4217] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1044.71 (MB), peak = 1223.52 (MB)
[03/22 03:07:28   4217] #Complete Detail Routing.
[03/22 03:07:28   4217] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:07:28   4217] #Total wire length = 558472 um.
[03/22 03:07:28   4217] #Total half perimeter of net bounding box = 492146 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M1 = 4212 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M2 = 153793 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M3 = 190038 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M4 = 144463 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M5 = 33835 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M6 = 5323 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M7 = 9259 um.
[03/22 03:07:28   4217] #Total wire length on LAYER M8 = 17549 um.
[03/22 03:07:28   4217] #Total number of vias = 202657
[03/22 03:07:28   4217] #Total number of multi-cut vias = 1616 (  0.8%)
[03/22 03:07:28   4217] #Total number of single cut vias = 201041 ( 99.2%)
[03/22 03:07:28   4217] #Up-Via Summary (total 202657):
[03/22 03:07:28   4217] #                   single-cut          multi-cut      Total
[03/22 03:07:28   4217] #-----------------------------------------------------------
[03/22 03:07:28   4217] #  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
[03/22 03:07:28   4217] #  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
[03/22 03:07:28   4217] #  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
[03/22 03:07:28   4217] #  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
[03/22 03:07:28   4217] #  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
[03/22 03:07:28   4217] #  Metal 6         955 (100.0%)         0 (  0.0%)        955
[03/22 03:07:28   4217] #  Metal 7         722 (100.0%)         0 (  0.0%)        722
[03/22 03:07:28   4217] #-----------------------------------------------------------
[03/22 03:07:28   4217] #               201041 ( 99.2%)      1616 (  0.8%)     202657 
[03/22 03:07:28   4217] #
[03/22 03:07:28   4217] #Total number of DRC violations = 0
[03/22 03:07:28   4217] #Cpu time = 00:04:54
[03/22 03:07:28   4217] #Elapsed time = 00:04:54
[03/22 03:07:28   4217] #Increased memory = -12.73 (MB)
[03/22 03:07:28   4217] #Total memory = 1018.16 (MB)
[03/22 03:07:28   4217] #Peak memory = 1223.52 (MB)
[03/22 03:07:28   4217] #
[03/22 03:07:28   4217] #start routing for process antenna violation fix ...
[03/22 03:07:29   4218] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1019.93 (MB), peak = 1223.52 (MB)
[03/22 03:07:29   4218] #
[03/22 03:07:29   4218] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:07:29   4218] #Total wire length = 558472 um.
[03/22 03:07:29   4218] #Total half perimeter of net bounding box = 492146 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M1 = 4212 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M2 = 153793 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M3 = 190038 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M4 = 144463 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M5 = 33835 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M6 = 5323 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M7 = 9259 um.
[03/22 03:07:29   4218] #Total wire length on LAYER M8 = 17549 um.
[03/22 03:07:29   4218] #Total number of vias = 202657
[03/22 03:07:29   4218] #Total number of multi-cut vias = 1616 (  0.8%)
[03/22 03:07:29   4218] #Total number of single cut vias = 201041 ( 99.2%)
[03/22 03:07:29   4218] #Up-Via Summary (total 202657):
[03/22 03:07:29   4218] #                   single-cut          multi-cut      Total
[03/22 03:07:29   4218] #-----------------------------------------------------------
[03/22 03:07:29   4218] #  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
[03/22 03:07:29   4218] #  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
[03/22 03:07:29   4218] #  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
[03/22 03:07:29   4218] #  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
[03/22 03:07:29   4218] #  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
[03/22 03:07:29   4218] #  Metal 6         955 (100.0%)         0 (  0.0%)        955
[03/22 03:07:29   4218] #  Metal 7         722 (100.0%)         0 (  0.0%)        722
[03/22 03:07:29   4218] #-----------------------------------------------------------
[03/22 03:07:29   4218] #               201041 ( 99.2%)      1616 (  0.8%)     202657 
[03/22 03:07:29   4218] #
[03/22 03:07:29   4218] #Total number of DRC violations = 0
[03/22 03:07:29   4218] #Total number of net violated process antenna rule = 0
[03/22 03:07:29   4218] #
[03/22 03:07:31   4220] #
[03/22 03:07:31   4220] #Start Post Route wire spreading..
[03/22 03:07:31   4220] #
[03/22 03:07:31   4220] #Start data preparation for wire spreading...
[03/22 03:07:31   4220] #
[03/22 03:07:31   4220] #Data preparation is done on Sat Mar 22 03:07:31 2025
[03/22 03:07:31   4220] #
[03/22 03:07:31   4220] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1019.99 (MB), peak = 1223.52 (MB)
[03/22 03:07:31   4220] #
[03/22 03:07:31   4220] #Start Post Route Wire Spread.
[03/22 03:07:34   4223] #Done with 5554 horizontal wires in 3 hboxes and 5269 vertical wires in 3 hboxes.
[03/22 03:07:34   4223] #Complete Post Route Wire Spread.
[03/22 03:07:34   4223] #
[03/22 03:07:34   4223] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:07:34   4223] #Total wire length = 562978 um.
[03/22 03:07:34   4223] #Total half perimeter of net bounding box = 492146 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M1 = 4217 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M2 = 154521 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M3 = 191992 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M4 = 145894 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M5 = 33959 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M6 = 5332 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M7 = 9358 um.
[03/22 03:07:34   4223] #Total wire length on LAYER M8 = 17706 um.
[03/22 03:07:34   4223] #Total number of vias = 202657
[03/22 03:07:34   4223] #Total number of multi-cut vias = 1616 (  0.8%)
[03/22 03:07:34   4223] #Total number of single cut vias = 201041 ( 99.2%)
[03/22 03:07:34   4223] #Up-Via Summary (total 202657):
[03/22 03:07:34   4223] #                   single-cut          multi-cut      Total
[03/22 03:07:34   4223] #-----------------------------------------------------------
[03/22 03:07:34   4223] #  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
[03/22 03:07:34   4223] #  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
[03/22 03:07:34   4223] #  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
[03/22 03:07:34   4223] #  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
[03/22 03:07:34   4223] #  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
[03/22 03:07:34   4223] #  Metal 6         955 (100.0%)         0 (  0.0%)        955
[03/22 03:07:34   4223] #  Metal 7         722 (100.0%)         0 (  0.0%)        722
[03/22 03:07:34   4223] #-----------------------------------------------------------
[03/22 03:07:34   4223] #               201041 ( 99.2%)      1616 (  0.8%)     202657 
[03/22 03:07:34   4223] #
[03/22 03:07:34   4223] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1058.97 (MB), peak = 1223.52 (MB)
[03/22 03:07:34   4223] #
[03/22 03:07:34   4223] #Post Route wire spread is done.
[03/22 03:07:35   4223] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:07:35   4223] #Total wire length = 562978 um.
[03/22 03:07:35   4223] #Total half perimeter of net bounding box = 492146 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M1 = 4217 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M2 = 154521 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M3 = 191992 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M4 = 145894 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M5 = 33959 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M6 = 5332 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M7 = 9358 um.
[03/22 03:07:35   4223] #Total wire length on LAYER M8 = 17706 um.
[03/22 03:07:35   4223] #Total number of vias = 202657
[03/22 03:07:35   4223] #Total number of multi-cut vias = 1616 (  0.8%)
[03/22 03:07:35   4223] #Total number of single cut vias = 201041 ( 99.2%)
[03/22 03:07:35   4223] #Up-Via Summary (total 202657):
[03/22 03:07:35   4223] #                   single-cut          multi-cut      Total
[03/22 03:07:35   4223] #-----------------------------------------------------------
[03/22 03:07:35   4223] #  Metal 1      100648 ( 99.2%)       808 (  0.8%)     101456
[03/22 03:07:35   4223] #  Metal 2       74728 (100.0%)         0 (  0.0%)      74728
[03/22 03:07:35   4223] #  Metal 3       19726 (100.0%)         0 (  0.0%)      19726
[03/22 03:07:35   4223] #  Metal 4        3821 (100.0%)         0 (  0.0%)       3821
[03/22 03:07:35   4223] #  Metal 5         441 ( 35.3%)       808 ( 64.7%)       1249
[03/22 03:07:35   4223] #  Metal 6         955 (100.0%)         0 (  0.0%)        955
[03/22 03:07:35   4223] #  Metal 7         722 (100.0%)         0 (  0.0%)        722
[03/22 03:07:35   4223] #-----------------------------------------------------------
[03/22 03:07:35   4223] #               201041 ( 99.2%)      1616 (  0.8%)     202657 
[03/22 03:07:35   4223] #
[03/22 03:07:36   4224] #
[03/22 03:07:36   4224] #Start DRC checking..
[03/22 03:07:52   4241] #    number of violations = 0
[03/22 03:07:52   4241] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1067.32 (MB), peak = 1223.52 (MB)
[03/22 03:07:52   4241] #CELL_VIEW core,init has no DRC violation.
[03/22 03:07:52   4241] #Total number of DRC violations = 0
[03/22 03:07:52   4241] #Total number of net violated process antenna rule = 0
[03/22 03:07:54   4243] #
[03/22 03:07:54   4243] #Start Post Route via swapping..
[03/22 03:08:25   4273] #    number of violations = 0
[03/22 03:08:25   4273] #cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1028.00 (MB), peak = 1223.52 (MB)
[03/22 03:08:26   4275] #    number of violations = 0
[03/22 03:08:26   4275] #cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1028.18 (MB), peak = 1223.52 (MB)
[03/22 03:08:26   4275] #CELL_VIEW core,init has no DRC violation.
[03/22 03:08:26   4275] #Total number of DRC violations = 0
[03/22 03:08:26   4275] #Total number of net violated process antenna rule = 0
[03/22 03:08:26   4275] #Post Route via swapping is done.
[03/22 03:08:26   4275] #Total number of nets with non-default rule or having extra spacing = 206
[03/22 03:08:26   4275] #Total wire length = 562978 um.
[03/22 03:08:26   4275] #Total half perimeter of net bounding box = 492146 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M1 = 4217 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M2 = 154521 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M3 = 191992 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M4 = 145894 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M5 = 33959 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M6 = 5332 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M7 = 9358 um.
[03/22 03:08:26   4275] #Total wire length on LAYER M8 = 17706 um.
[03/22 03:08:26   4275] #Total number of vias = 202657
[03/22 03:08:26   4275] #Total number of multi-cut vias = 137369 ( 67.8%)
[03/22 03:08:26   4275] #Total number of single cut vias = 65288 ( 32.2%)
[03/22 03:08:26   4275] #Up-Via Summary (total 202657):
[03/22 03:08:26   4275] #                   single-cut          multi-cut      Total
[03/22 03:08:26   4275] #-----------------------------------------------------------
[03/22 03:08:26   4275] #  Metal 1       64470 ( 63.5%)     36986 ( 36.5%)     101456
[03/22 03:08:26   4275] #  Metal 2         736 (  1.0%)     73992 ( 99.0%)      74728
[03/22 03:08:26   4275] #  Metal 3          46 (  0.2%)     19680 ( 99.8%)      19726
[03/22 03:08:26   4275] #  Metal 4           8 (  0.2%)      3813 ( 99.8%)       3821
[03/22 03:08:26   4275] #  Metal 5           2 (  0.2%)      1247 ( 99.8%)       1249
[03/22 03:08:26   4275] #  Metal 6          16 (  1.7%)       939 ( 98.3%)        955
[03/22 03:08:26   4275] #  Metal 7          10 (  1.4%)       712 ( 98.6%)        722
[03/22 03:08:26   4275] #-----------------------------------------------------------
[03/22 03:08:26   4275] #                65288 ( 32.2%)    137369 ( 67.8%)     202657 
[03/22 03:08:26   4275] #
[03/22 03:08:26   4275] #detailRoute Statistics:
[03/22 03:08:26   4275] #Cpu time = 00:05:52
[03/22 03:08:26   4275] #Elapsed time = 00:05:52
[03/22 03:08:26   4275] #Increased memory = -4.45 (MB)
[03/22 03:08:26   4275] #Total memory = 1026.44 (MB)
[03/22 03:08:26   4275] #Peak memory = 1223.52 (MB)
[03/22 03:08:27   4276] #
[03/22 03:08:27   4276] #globalDetailRoute statistics:
[03/22 03:08:27   4276] #Cpu time = 00:06:32
[03/22 03:08:27   4276] #Elapsed time = 00:06:32
[03/22 03:08:27   4276] #Increased memory = -69.00 (MB)
[03/22 03:08:27   4276] #Total memory = 994.39 (MB)
[03/22 03:08:27   4276] #Peak memory = 1223.52 (MB)
[03/22 03:08:27   4276] #Number of warnings = 0
[03/22 03:08:27   4276] #Total number of warnings = 92
[03/22 03:08:27   4276] #Number of fails = 0
[03/22 03:08:27   4276] #Total number of fails = 0
[03/22 03:08:27   4276] #Complete globalDetailRoute on Sat Mar 22 03:08:27 2025
[03/22 03:08:27   4276] #
[03/22 03:08:27   4276] #routeDesign: cpu time = 00:07:28, elapsed time = 00:07:29, memory = 994.39 (MB), peak = 1223.52 (MB)
[03/22 03:08:27   4276] 
[03/22 03:08:27   4276] *** Summary of all messages that are not suppressed in this session:
[03/22 03:08:27   4276] Severity  ID               Count  Summary                                  
[03/22 03:08:27   4276] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/22 03:08:27   4276] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/22 03:08:27   4276] *** Message Summary: 2 warning(s), 0 error(s)
[03/22 03:08:27   4276] 
[03/22 03:08:27   4276] <CMD> setExtractRCMode -engine postRoute
[03/22 03:08:27   4276] <CMD> extractRC
[03/22 03:08:27   4276] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 03:08:27   4276] Extraction called for design 'core' of instances=28848 and nets=30799 using extraction engine 'postRoute' at effort level 'low' .
[03/22 03:08:27   4276] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 03:08:27   4276] RC Extraction called in multi-corner(2) mode.
[03/22 03:08:27   4276] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:08:27   4276] Process corner(s) are loaded.
[03/22 03:08:27   4276]  Corner: Cmax
[03/22 03:08:27   4276]  Corner: Cmin
[03/22 03:08:27   4276] extractDetailRC Option : -outfile /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d  -extended
[03/22 03:08:27   4276] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 03:08:27   4276]       RC Corner Indexes            0       1   
[03/22 03:08:27   4276] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 03:08:27   4276] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 03:08:27   4276] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 03:08:27   4276] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 03:08:27   4276] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 03:08:27   4276] Shrink Factor                : 1.00000
[03/22 03:08:28   4277] Initializing multi-corner capacitance tables ... 
[03/22 03:08:28   4277] Initializing multi-corner resistance tables ...
[03/22 03:08:28   4277] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1298.7M)
[03/22 03:08:28   4277] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for storing RC.
[03/22 03:08:28   4277] Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 1362.4M)
[03/22 03:08:29   4278] Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1362.4M)
[03/22 03:08:29   4278] Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 1362.4M)
[03/22 03:08:29   4278] Extracted 40.0007% (CPU Time= 0:00:01.6  MEM= 1362.4M)
[03/22 03:08:29   4278] Extracted 50.0007% (CPU Time= 0:00:01.8  MEM= 1362.4M)
[03/22 03:08:30   4278] Extracted 60.0007% (CPU Time= 0:00:02.0  MEM= 1362.4M)
[03/22 03:08:30   4279] Extracted 70.0007% (CPU Time= 0:00:02.3  MEM= 1366.4M)
[03/22 03:08:30   4279] Extracted 80.0007% (CPU Time= 0:00:02.7  MEM= 1366.4M)
[03/22 03:08:31   4280] Extracted 90.0007% (CPU Time= 0:00:03.2  MEM= 1366.4M)
[03/22 03:08:32   4281] Extracted 100% (CPU Time= 0:00:04.4  MEM= 1366.4M)
[03/22 03:08:32   4281] Number of Extracted Resistors     : 518550
[03/22 03:08:32   4281] Number of Extracted Ground Cap.   : 515595
[03/22 03:08:32   4281] Number of Extracted Coupling Cap. : 852448
[03/22 03:08:32   4281] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:08:32   4281] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 03:08:32   4281]  Corner: Cmax
[03/22 03:08:32   4281]  Corner: Cmin
[03/22 03:08:33   4282] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1330.4M)
[03/22 03:08:33   4282] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb_Filter.rcdb.d' for storing RC.
[03/22 03:08:33   4282] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 30689 times net's RC data read were performed.
[03/22 03:08:33   4282] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1330.395M)
[03/22 03:08:33   4282] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:08:33   4282] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1330.395M)
[03/22 03:08:33   4282] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1330.395M)
[03/22 03:08:33   4282] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/22 03:08:33   4282] <CMD> optDesign -postRoute -setup -hold
[03/22 03:08:33   4282] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 03:08:33   4282] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 03:08:33   4282] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 03:08:33   4282] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 03:08:33   4282] -setupDynamicPowerViewAsDefaultView false
[03/22 03:08:33   4282]                                            # bool, default=false, private
[03/22 03:08:33   4282] #spOpts: N=65 
[03/22 03:08:33   4282] Core basic site is core
[03/22 03:08:33   4282] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 03:08:34   4283] Summary for sequential cells idenfication: 
[03/22 03:08:34   4283] Identified SBFF number: 199
[03/22 03:08:34   4283] Identified MBFF number: 0
[03/22 03:08:34   4283] Not identified SBFF number: 0
[03/22 03:08:34   4283] Not identified MBFF number: 0
[03/22 03:08:34   4283] Number of sequential cells which are not FFs: 104
[03/22 03:08:34   4283] 
[03/22 03:08:34   4283] #spOpts: N=65 mergeVia=F 
[03/22 03:08:34   4283] Switching SI Aware to true by default in postroute mode   
[03/22 03:08:34   4283] GigaOpt running with 1 threads.
[03/22 03:08:34   4283] Info: 1 threads available for lower-level modules during optimization.
[03/22 03:08:34   4283] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 03:08:34   4283] 	Cell FILL1_LL, site bcore.
[03/22 03:08:34   4283] 	Cell FILL_NW_HH, site bcore.
[03/22 03:08:34   4283] 	Cell FILL_NW_LL, site bcore.
[03/22 03:08:34   4283] 	Cell GFILL, site gacore.
[03/22 03:08:34   4283] 	Cell GFILL10, site gacore.
[03/22 03:08:34   4283] 	Cell GFILL2, site gacore.
[03/22 03:08:34   4283] 	Cell GFILL3, site gacore.
[03/22 03:08:34   4283] 	Cell GFILL4, site gacore.
[03/22 03:08:34   4283] 	Cell LVLLHCD1, site bcore.
[03/22 03:08:34   4283] 	Cell LVLLHCD2, site bcore.
[03/22 03:08:34   4283] 	Cell LVLLHCD4, site bcore.
[03/22 03:08:34   4283] 	Cell LVLLHCD8, site bcore.
[03/22 03:08:34   4283] 	Cell LVLLHD1, site bcore.
[03/22 03:08:34   4283] 	Cell LVLLHD2, site bcore.
[03/22 03:08:34   4283] 	Cell LVLLHD4, site bcore.
[03/22 03:08:34   4283] 	Cell LVLLHD8, site bcore.
[03/22 03:08:34   4283] .
[03/22 03:08:34   4283] Initializing multi-corner capacitance tables ... 
[03/22 03:08:35   4283] Initializing multi-corner resistance tables ...
[03/22 03:08:35   4284] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/22 03:08:35   4284] Type 'man IMPOPT-7077' for more detail.
[03/22 03:08:36   4285] Effort level <high> specified for reg2reg path_group
[03/22 03:08:36   4285] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1326.2M, totSessionCpu=1:11:26 **
[03/22 03:08:36   4285] #Created 847 library cell signatures
[03/22 03:08:36   4285] #Created 30799 NETS and 0 SPECIALNETS signatures
[03/22 03:08:37   4285] #Created 28849 instance signatures
[03/22 03:08:37   4285] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.61 (MB), peak = 1223.52 (MB)
[03/22 03:08:37   4286] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1021.68 (MB), peak = 1223.52 (MB)
[03/22 03:08:37   4286] #spOpts: N=65 
[03/22 03:08:37   4286] Begin checking placement ... (start mem=1326.2M, init mem=1326.2M)
[03/22 03:08:37   4286] *info: Placed = 28848          (Fixed = 80)
[03/22 03:08:37   4286] *info: Unplaced = 0           
[03/22 03:08:37   4286] Placement Density:89.02%(129894/145924)
[03/22 03:08:37   4286] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1326.2M)
[03/22 03:08:37   4286]  Initial DC engine is -> aae
[03/22 03:08:37   4286]  
[03/22 03:08:37   4286]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 03:08:37   4286]  
[03/22 03:08:37   4286]  
[03/22 03:08:37   4286]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 03:08:37   4286]  
[03/22 03:08:37   4286] Reset EOS DB
[03/22 03:08:37   4286] Ignoring AAE DB Resetting ...
[03/22 03:08:37   4286]  Set Options for AAE Based Opt flow 
[03/22 03:08:37   4286] *** optDesign -postRoute ***
[03/22 03:08:37   4286] DRC Margin: user margin 0.0; extra margin 0
[03/22 03:08:37   4286] Setup Target Slack: user slack 0
[03/22 03:08:37   4286] Hold Target Slack: user slack 0
[03/22 03:08:37   4286] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 03:08:37   4286] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 03:08:37   4286] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 03:08:37   4286] -setupDynamicPowerViewAsDefaultView false
[03/22 03:08:37   4286]                                            # bool, default=false, private
[03/22 03:08:37   4286] Include MVT Delays for Hold Opt
[03/22 03:08:37   4286] ** INFO : this run is activating 'postRoute' automaton
[03/22 03:08:37   4286] 
[03/22 03:08:37   4286] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 03:08:37   4286] 
[03/22 03:08:37   4286] Type 'man IMPOPT-3663' for more detail.
[03/22 03:08:37   4286] 
[03/22 03:08:37   4286] Power view               = WC_VIEW
[03/22 03:08:37   4286] Number of VT partitions  = 2
[03/22 03:08:37   4286] Standard cells in design = 811
[03/22 03:08:37   4286] Instances in design      = 28848
[03/22 03:08:37   4286] 
[03/22 03:08:37   4286] Instance distribution across the VT partitions:
[03/22 03:08:37   4286] 
[03/22 03:08:37   4286]  LVT : inst = 13117 (45.5%), cells = 335 (41%)
[03/22 03:08:37   4286]    Lib tcbn65gpluswc        : inst = 13117 (45.5%)
[03/22 03:08:37   4286] 
[03/22 03:08:37   4286]  HVT : inst = 15731 (54.5%), cells = 457 (56%)
[03/22 03:08:37   4286]    Lib tcbn65gpluswc        : inst = 15731 (54.5%)
[03/22 03:08:37   4286] 
[03/22 03:08:37   4286] Reporting took 0 sec
[03/22 03:08:37   4286] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 03:08:37   4286] Extraction called for design 'core' of instances=28848 and nets=30799 using extraction engine 'postRoute' at effort level 'low' .
[03/22 03:08:37   4286] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 03:08:37   4286] RC Extraction called in multi-corner(2) mode.
[03/22 03:08:37   4286] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:08:37   4286] Process corner(s) are loaded.
[03/22 03:08:37   4286]  Corner: Cmax
[03/22 03:08:37   4286]  Corner: Cmin
[03/22 03:08:37   4286] extractDetailRC Option : -outfile /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d -maxResLength 200  -extended
[03/22 03:08:37   4286] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 03:08:37   4286]       RC Corner Indexes            0       1   
[03/22 03:08:37   4286] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 03:08:37   4286] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 03:08:37   4286] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 03:08:37   4286] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 03:08:37   4286] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 03:08:37   4286] Shrink Factor                : 1.00000
[03/22 03:08:38   4287] Initializing multi-corner capacitance tables ... 
[03/22 03:08:38   4287] Initializing multi-corner resistance tables ...
[03/22 03:08:38   4287] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1318.1M)
[03/22 03:08:39   4287] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for storing RC.
[03/22 03:08:39   4288] Extracted 10.0007% (CPU Time= 0:00:00.9  MEM= 1366.8M)
[03/22 03:08:39   4288] Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1366.8M)
[03/22 03:08:39   4288] Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1366.8M)
[03/22 03:08:39   4288] Extracted 40.0007% (CPU Time= 0:00:01.6  MEM= 1366.8M)
[03/22 03:08:40   4289] Extracted 50.0007% (CPU Time= 0:00:01.8  MEM= 1366.8M)
[03/22 03:08:40   4289] Extracted 60.0007% (CPU Time= 0:00:02.0  MEM= 1366.8M)
[03/22 03:08:40   4289] Extracted 70.0007% (CPU Time= 0:00:02.3  MEM= 1370.8M)
[03/22 03:08:41   4290] Extracted 80.0007% (CPU Time= 0:00:02.7  MEM= 1370.8M)
[03/22 03:08:41   4290] Extracted 90.0007% (CPU Time= 0:00:03.2  MEM= 1370.8M)
[03/22 03:08:42   4291] Extracted 100% (CPU Time= 0:00:04.4  MEM= 1370.8M)
[03/22 03:08:43   4292] Number of Extracted Resistors     : 518550
[03/22 03:08:43   4292] Number of Extracted Ground Cap.   : 515595
[03/22 03:08:43   4292] Number of Extracted Coupling Cap. : 852448
[03/22 03:08:43   4292] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:08:43   4292] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 03:08:43   4292]  Corner: Cmax
[03/22 03:08:43   4292]  Corner: Cmin
[03/22 03:08:43   4292] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1351.8M)
[03/22 03:08:43   4292] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb_Filter.rcdb.d' for storing RC.
[03/22 03:08:43   4292] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 30689 times net's RC data read were performed.
[03/22 03:08:43   4293] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1355.816M)
[03/22 03:08:43   4293] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:08:43   4293] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1355.816M)
[03/22 03:08:43   4293] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.2  Real Time: 0:00:06.0  MEM: 1355.816M)
[03/22 03:08:43   4293] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:08:43   4293] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1355.8M)
[03/22 03:08:44   4293] Initializing multi-corner capacitance tables ... 
[03/22 03:08:44   4293] Initializing multi-corner resistance tables ...
[03/22 03:08:45   4294] **INFO: Starting Blocking QThread with 1 CPU
[03/22 03:08:45   4294]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 03:08:45   4294] #################################################################################
[03/22 03:08:45   4294] # Design Stage: PostRoute
[03/22 03:08:45   4294] # Design Name: core
[03/22 03:08:45   4294] # Design Mode: 65nm
[03/22 03:08:45   4294] # Analysis Mode: MMMC OCV 
[03/22 03:08:45   4294] # Parasitics Mode: SPEF/RCDB
[03/22 03:08:45   4294] # Signoff Settings: SI Off 
[03/22 03:08:45   4294] #################################################################################
[03/22 03:08:45   4294] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:08:45   4294] Calculate late delays in OCV mode...
[03/22 03:08:45   4294] Calculate early delays in OCV mode...
[03/22 03:08:45   4294] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 03:08:45   4294] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 03:08:45   4294] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 03:08:45   4294] End delay calculation. (MEM=0 CPU=0:00:04.0 REAL=0:00:04.0)
[03/22 03:08:45   4294] *** CDM Built up (cpu=0:00:04.5  real=0:00:05.0  mem= 0.0M) ***
[03/22 03:08:45   4294] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:00:25.7 mem=0.0M)
[03/22 03:08:45   4294] Done building cte hold timing graph (HoldAware) cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:00:25.7 mem=0.0M ***
[03/22 03:08:53   4301]  
_______________________________________________________________________
[03/22 03:08:53   4301] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:08:53   4301] Begin IPO call back ...
[03/22 03:08:53   4301] End IPO call back ...
[03/22 03:08:53   4301] #################################################################################
[03/22 03:08:53   4301] # Design Stage: PostRoute
[03/22 03:08:53   4301] # Design Name: core
[03/22 03:08:53   4301] # Design Mode: 65nm
[03/22 03:08:53   4301] # Analysis Mode: MMMC OCV 
[03/22 03:08:53   4301] # Parasitics Mode: SPEF/RCDB
[03/22 03:08:53   4301] # Signoff Settings: SI On 
[03/22 03:08:53   4301] #################################################################################
[03/22 03:08:54   4302] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:08:54   4302] Setting infinite Tws ...
[03/22 03:08:54   4302] First Iteration Infinite Tw... 
[03/22 03:08:54   4302] Calculate early delays in OCV mode...
[03/22 03:08:54   4302] Calculate late delays in OCV mode...
[03/22 03:08:54   4302] Topological Sorting (CPU = 0:00:00.1, MEM = 1439.7M, InitMEM = 1439.7M)
[03/22 03:09:02   4310] AAE_INFO-618: Total number of nets in the design is 30799,  99.7 percent of the nets selected for SI analysis
[03/22 03:09:02   4310] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 03:09:02   4310] End delay calculation. (MEM=1452.28 CPU=0:00:07.4 REAL=0:00:08.0)
[03/22 03:09:02   4310] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:09:02   4310] *** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 1452.3M) ***
[03/22 03:09:03   4311] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1452.3M)
[03/22 03:09:03   4311] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:09:03   4311] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1452.3M)
[03/22 03:09:03   4311] 
[03/22 03:09:03   4311] Executing IPO callback for view pruning ..
[03/22 03:09:03   4311] Starting SI iteration 2
[03/22 03:09:03   4311] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:09:03   4311] Calculate early delays in OCV mode...
[03/22 03:09:03   4311] Calculate late delays in OCV mode...
[03/22 03:09:05   4313] AAE_INFO-618: Total number of nets in the design is 30799,  5.3 percent of the nets selected for SI analysis
[03/22 03:09:05   4313] End delay calculation. (MEM=1428.32 CPU=0:00:01.7 REAL=0:00:02.0)
[03/22 03:09:05   4313] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 1428.3M) ***
[03/22 03:09:06   4314] *** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:13.0 totSessionCpu=1:11:55 mem=1428.3M)
[03/22 03:09:07   4314] ** Profile ** Start :  cpu=0:00:00.0, mem=1428.3M
[03/22 03:09:07   4314] ** Profile ** Other data :  cpu=0:00:00.1, mem=1428.3M
[03/22 03:09:07   4315] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1428.3M
[03/22 03:09:08   4315] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1428.3M
[03/22 03:09:08   4315] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.291  | -0.291  | -0.094  |
|           TNS (ns):|-121.946 |-115.922 | -6.024  |
|    Violating Paths:|  1064   |   906   |   158   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.015%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:32, mem = 1341.1M, totSessionCpu=1:11:55 **
[03/22 03:09:08   4315] Setting latch borrow mode to budget during optimization.
[03/22 03:09:09   4317] Glitch fixing enabled
[03/22 03:09:09   4317] <optDesign CMD> fixdrv  all VT Cells
[03/22 03:09:09   4317] Leakage Power Opt: re-selecting buf/inv list 
[03/22 03:09:09   4317] Summary for sequential cells idenfication: 
[03/22 03:09:09   4317] Identified SBFF number: 199
[03/22 03:09:09   4317] Identified MBFF number: 0
[03/22 03:09:09   4317] Not identified SBFF number: 0
[03/22 03:09:09   4317] Not identified MBFF number: 0
[03/22 03:09:09   4317] Number of sequential cells which are not FFs: 104
[03/22 03:09:09   4317] 
[03/22 03:09:09   4317] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:09:09   4317] optDesignOneStep: Leakage Power Flow
[03/22 03:09:09   4317] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:09:09   4317] **INFO: Start fixing DRV (Mem = 1407.84M) ...
[03/22 03:09:09   4317] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/22 03:09:09   4317] **INFO: Start fixing DRV iteration 1 ...
[03/22 03:09:09   4317] Begin: GigaOpt DRV Optimization
[03/22 03:09:09   4317] Glitch fixing enabled
[03/22 03:09:10   4317] Info: 206 clock nets excluded from IPO operation.
[03/22 03:09:10   4317] Summary for sequential cells idenfication: 
[03/22 03:09:10   4317] Identified SBFF number: 199
[03/22 03:09:10   4317] Identified MBFF number: 0
[03/22 03:09:10   4317] Not identified SBFF number: 0
[03/22 03:09:10   4317] Not identified MBFF number: 0
[03/22 03:09:10   4317] Number of sequential cells which are not FFs: 104
[03/22 03:09:10   4317] 
[03/22 03:09:10   4317] DRV pessimism of 5.00% is used.
[03/22 03:09:10   4317] PhyDesignGrid: maxLocalDensity 0.96
[03/22 03:09:10   4317] #spOpts: N=65 mergeVia=F 
[03/22 03:09:14   4321] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:09:14   4321] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/22 03:09:14   4321] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:09:14   4321] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 03:09:14   4321] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:09:14   4321] DEBUG: @coeDRVCandCache::init.
[03/22 03:09:14   4321] Info: violation cost 0.143192 (cap = 0.009670, tran = 0.133521, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 03:09:14   4321] |     1   |    17   |     2   |      2  |     0   |     0   |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  89.02  |            |           |
[03/22 03:09:14   4322] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 03:09:15   4322] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          2|  89.02  |   0:00:00.0|    1657.3M|
[03/22 03:09:15   4322] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 03:09:15   4322] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.29 |          0|          0|          0|  89.02  |   0:00:00.0|    1657.3M|
[03/22 03:09:15   4322] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:09:15   4322] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:09:15   4322] Layer 3 has 206 constrained nets 
[03/22 03:09:15   4322] Layer 7 has 241 constrained nets 
[03/22 03:09:15   4322] **** End NDR-Layer Usage Statistics ****
[03/22 03:09:15   4322] 
[03/22 03:09:15   4322] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1657.3M) ***
[03/22 03:09:15   4322] 
[03/22 03:09:15   4322] Begin: glitch net info
[03/22 03:09:15   4322] glitch slack range: number of glitch nets
[03/22 03:09:15   4322] glitch slack < -0.32 : 0
[03/22 03:09:15   4322] -0.32 < glitch slack < -0.28 : 0
[03/22 03:09:15   4322] -0.28 < glitch slack < -0.24 : 0
[03/22 03:09:15   4322] -0.24 < glitch slack < -0.2 : 0
[03/22 03:09:15   4322] -0.2 < glitch slack < -0.16 : 0
[03/22 03:09:15   4322] -0.16 < glitch slack < -0.12 : 0
[03/22 03:09:15   4322] -0.12 < glitch slack < -0.08 : 0
[03/22 03:09:15   4322] -0.08 < glitch slack < -0.04 : 0
[03/22 03:09:15   4322] -0.04 < glitch slack : 0
[03/22 03:09:15   4322] End: glitch net info
[03/22 03:09:15   4322] DEBUG: @coeDRVCandCache::cleanup.
[03/22 03:09:15   4322] #spOpts: N=65 
[03/22 03:09:15   4322] *** Starting refinePlace (1:12:03 mem=1711.4M) ***
[03/22 03:09:15   4322] Total net bbox length = 4.514e+05 (1.946e+05 2.568e+05) (ext = 1.975e+04)
[03/22 03:09:15   4322] Starting refinePlace ...
[03/22 03:09:15   4322] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:09:15   4322] Density distribution unevenness ratio = 2.625%
[03/22 03:09:15   4322]   Spread Effort: high, post-route mode, useDDP on.
[03/22 03:09:15   4322] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1711.4MB) @(1:12:03 - 1:12:03).
[03/22 03:09:15   4322] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:09:15   4322] wireLenOptFixPriorityInst 5026 inst fixed
[03/22 03:09:15   4323] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:09:15   4323] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1711.4MB) @(1:12:03 - 1:12:03).
[03/22 03:09:15   4323] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:09:15   4323] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1711.4MB
[03/22 03:09:15   4323] Statistics of distance of Instance movement in refine placement:
[03/22 03:09:15   4323]   maximum (X+Y) =         0.00 um
[03/22 03:09:15   4323]   mean    (X+Y) =         0.00 um
[03/22 03:09:15   4323] Summary Report:
[03/22 03:09:15   4323] Instances move: 0 (out of 28768 movable)
[03/22 03:09:15   4323] Mean displacement: 0.00 um
[03/22 03:09:15   4323] Max displacement: 0.00 um 
[03/22 03:09:15   4323] Total instances moved : 0
[03/22 03:09:15   4323] Total net bbox length = 4.514e+05 (1.946e+05 2.568e+05) (ext = 1.975e+04)
[03/22 03:09:15   4323] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1711.4MB
[03/22 03:09:15   4323] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1711.4MB) @(1:12:03 - 1:12:03).
[03/22 03:09:15   4323] *** Finished refinePlace (1:12:03 mem=1711.4M) ***
[03/22 03:09:15   4323] #spOpts: N=65 
[03/22 03:09:16   4323] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:09:16   4323] Density distribution unevenness ratio = 2.607%
[03/22 03:09:16   4323] End: GigaOpt DRV Optimization
[03/22 03:09:16   4323] **optDesign ... cpu = 0:00:38, real = 0:00:40, mem = 1514.4M, totSessionCpu=1:12:04 **
[03/22 03:09:16   4323] *info:
[03/22 03:09:16   4323] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1514.35M).
[03/22 03:09:16   4323] Leakage Power Opt: resetting the buf/inv selection
[03/22 03:09:16   4323] ** Profile ** Start :  cpu=0:00:00.0, mem=1514.4M
[03/22 03:09:16   4323] ** Profile ** Other data :  cpu=0:00:00.1, mem=1514.4M
[03/22 03:09:16   4323] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1524.4M
[03/22 03:09:17   4324] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1524.4M
[03/22 03:09:17   4324] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.12min mem=1514.4M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.291  | -0.291  | -0.094  |
|           TNS (ns):|-121.946 |-115.922 | -6.024  |
|    Violating Paths:|  1064   |   906   |   158   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.015%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1524.4M
[03/22 03:09:17   4324] **optDesign ... cpu = 0:00:39, real = 0:00:41, mem = 1514.4M, totSessionCpu=1:12:05 **
[03/22 03:09:17   4324]   Timing Snapshot: (REF)
[03/22 03:09:17   4324]      Weighted WNS: 0.000
[03/22 03:09:17   4324]       All  PG WNS: 0.000
[03/22 03:09:17   4324]       High PG WNS: 0.000
[03/22 03:09:17   4324]       All  PG TNS: 0.000
[03/22 03:09:17   4324]       High PG TNS: 0.000
[03/22 03:09:17   4324]          Tran DRV: 0
[03/22 03:09:17   4324]           Cap DRV: 0
[03/22 03:09:17   4324]        Fanout DRV: 0
[03/22 03:09:17   4324]            Glitch: 0
[03/22 03:09:17   4324] *** Timing NOT met, worst failing slack is -0.291
[03/22 03:09:17   4324] *** Check timing (0:00:00.0)
[03/22 03:09:17   4324] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:09:17   4324] optDesignOneStep: Leakage Power Flow
[03/22 03:09:17   4324] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:09:17   4324] Begin: GigaOpt Optimization in WNS mode
[03/22 03:09:17   4325] Info: 206 clock nets excluded from IPO operation.
[03/22 03:09:17   4325] PhyDesignGrid: maxLocalDensity 0.96
[03/22 03:09:17   4325] #spOpts: N=65 mergeVia=F 
[03/22 03:09:21   4328] *info: 206 clock nets excluded
[03/22 03:09:21   4328] *info: 2 special nets excluded.
[03/22 03:09:21   4328] *info: 109 no-driver nets excluded.
[03/22 03:09:22   4329] ** GigaOpt Optimizer WNS Slack -0.291 TNS Slack -121.946 Density 89.02
[03/22 03:09:22   4330] Optimizer WNS Pass 0
[03/22 03:09:22   4330] Active Path Group: reg2reg  
[03/22 03:09:23   4330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:23   4330] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:09:23   4330] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:23   4330] |  -0.291|   -0.291|-115.922| -121.946|    89.02%|   0:00:01.0| 1581.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 03:09:24   4331] |  -0.279|   -0.279|-114.418| -120.442|    89.02%|   0:00:01.0| 1587.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_13_/D   |
[03/22 03:09:25   4332] |  -0.276|   -0.276|-114.463| -120.487|    89.02%|   0:00:01.0| 1587.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/22 03:09:27   4334] |  -0.276|   -0.276|-114.098| -120.121|    89.03%|   0:00:02.0| 1587.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 03:09:27   4334] |  -0.276|   -0.276|-114.045| -120.069|    89.03%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 03:09:27   4334] |  -0.276|   -0.276|-113.890| -119.913|    89.05%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 03:09:27   4334] |  -0.276|   -0.276|-113.814| -119.838|    89.05%|   0:00:00.0| 1587.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/22 03:09:31   4338] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:39   4346] skewClock has sized CTS_ccl_BUF_clk_G0_L4_55 (CKBD8)
[03/22 03:09:39   4346] skewClock has sized CTS_ccl_BUF_clk_G0_L4_59 (CKBD8)
[03/22 03:09:39   4346] skewClock has sized FE_USKC1573_CTS_186 (CKBD12)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3001_CTS_185 (CKBD4)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3002_CTS_185 (CKBD4)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3003_CTS_185 (BUFFD8)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3004_CTS_175 (BUFFD8)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3005_CTS_166 (CKBD6)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3006_CTS_147 (BUFFD6)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3007_CTS_144 (BUFFD6)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3008_CTS_144 (BUFFD12)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3009_CTS_148 (BUFFD8)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3010_CTS_179 (CKND12)
[03/22 03:09:39   4346] skewClock has inserted FE_USKC3011_CTS_179 (CKND12)
[03/22 03:09:39   4346] skewClock sized 3 and inserted 11 insts
[03/22 03:09:41   4348] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:41   4348] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:09:41   4348] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:42   4348] |  -0.145|   -0.255|-134.560| -165.672|    89.08%|   0:00:15.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:09:42   4348] |        |         |        |         |          |            |        |          |         | eg_8_/E                                            |
[03/22 03:09:43   4350] |  -0.145|   -0.255|-136.432| -167.544|    89.05%|   0:00:01.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:43   4350] |        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
[03/22 03:09:44   4350] |  -0.145|   -0.255|-136.304| -167.416|    89.05%|   0:00:01.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:44   4350] |        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
[03/22 03:09:44   4350] |  -0.145|   -0.255|-136.131| -167.242|    89.05%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:44   4350] |        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
[03/22 03:09:44   4351] |  -0.145|   -0.255|-135.955| -167.067|    89.06%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:44   4351] |        |         |        |         |          |            |        |          |         | eg_35_/E                                           |
[03/22 03:09:44   4351] |  -0.145|   -0.255|-135.702| -166.814|    89.06%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:44   4351] |        |         |        |         |          |            |        |          |         | eg_43_/E                                           |
[03/22 03:09:44   4351] |  -0.145|   -0.255|-135.462| -166.573|    89.06%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:44   4351] |        |         |        |         |          |            |        |          |         | eg_43_/E                                           |
[03/22 03:09:44   4351] |  -0.145|   -0.255|-135.213| -166.324|    89.06%|   0:00:00.0| 1620.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:44   4351] |        |         |        |         |          |            |        |          |         | eg_43_/E                                           |
[03/22 03:09:45   4351] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:50   4357] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3015_CTS_49 (CKBD4)
[03/22 03:09:50   4357] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3016_CTS_49 (CKBD4)
[03/22 03:09:50   4357] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3017_CTS_49 (CKBD4)
[03/22 03:09:50   4357] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3018_CTS_174 (CKBD4)
[03/22 03:09:50   4357] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3019_CTS_172 (BUFFD2)
[03/22 03:09:50   4357] skewClock sized 0 and inserted 5 insts
[03/22 03:09:51   4357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:51   4357] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:09:51   4357] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:51   4358] |  -0.145|   -0.255|-135.144| -166.255|    89.06%|   0:00:07.0| 1618.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:51   4358] |        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
[03/22 03:09:51   4358] |  -0.144|   -0.255|-135.339| -166.450|    89.07%|   0:00:00.0| 1618.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:51   4358] |        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
[03/22 03:09:51   4358] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:51   4358] 
[03/22 03:09:51   4358] *** Finish Core Optimize Step (cpu=0:00:28.0 real=0:00:29.0 mem=1618.0M) ***
[03/22 03:09:51   4358] Active Path Group: default 
[03/22 03:09:51   4358] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:51   4358] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:09:51   4358] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:51   4358] |  -0.255|   -0.255| -31.112| -166.450|    89.07%|   0:00:00.0| 1618.0M|   WC_VIEW|  default| out[37]                                            |
[03/22 03:09:51   4358] |  -0.231|   -0.231| -30.969| -166.308|    89.07%|   0:00:00.0| 1618.0M|   WC_VIEW|  default| out[16]                                            |
[03/22 03:09:51   4358] |  -0.231|   -0.231| -30.925| -166.264|    89.07%|   0:00:00.0| 1618.0M|   WC_VIEW|  default| out[16]                                            |
[03/22 03:09:51   4358] |  -0.231|   -0.231| -30.925| -166.264|    89.07%|   0:00:00.0| 1618.0M|   WC_VIEW|  default| out[16]                                            |
[03/22 03:09:51   4358] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:51   4358] 
[03/22 03:09:51   4358] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1618.0M) ***
[03/22 03:09:52   4358] 
[03/22 03:09:52   4358] *** Finished Optimize Step Cumulative (cpu=0:00:28.4 real=0:00:30.0 mem=1618.0M) ***
[03/22 03:09:52   4358] ** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -166.264 Density 89.07
[03/22 03:09:52   4358] Update Timing Windows (Threshold 0.014) ...
[03/22 03:09:52   4358] Re Calculate Delays on 35 Nets
[03/22 03:09:52   4358] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:09:52   4358] Layer 3 has 222 constrained nets 
[03/22 03:09:52   4358] Layer 7 has 244 constrained nets 
[03/22 03:09:52   4358] **** End NDR-Layer Usage Statistics ****
[03/22 03:09:52   4358] 
[03/22 03:09:52   4358] *** Finish Post Route Setup Fixing (cpu=0:00:28.9 real=0:00:30.0 mem=1618.0M) ***
[03/22 03:09:52   4358] #spOpts: N=65 
[03/22 03:09:52   4358] *** Starting refinePlace (1:12:39 mem=1598.9M) ***
[03/22 03:09:52   4358] Total net bbox length = 4.519e+05 (1.949e+05 2.570e+05) (ext = 1.975e+04)
[03/22 03:09:52   4358] Starting refinePlace ...
[03/22 03:09:52   4359] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:09:52   4359] Density distribution unevenness ratio = 2.613%
[03/22 03:09:52   4359]   Spread Effort: high, post-route mode, useDDP on.
[03/22 03:09:52   4359] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1598.9MB) @(1:12:39 - 1:12:39).
[03/22 03:09:52   4359] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:09:52   4359] wireLenOptFixPriorityInst 5028 inst fixed
[03/22 03:09:52   4359] Move report: legalization moves 139 insts, mean move: 3.48 um, max move: 13.60 um
[03/22 03:09:52   4359] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1119): (255.80, 330.40) --> (260.40, 321.40)
[03/22 03:09:52   4359] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1598.9MB) @(1:12:39 - 1:12:39).
[03/22 03:09:52   4359] Move report: Detail placement moves 139 insts, mean move: 3.48 um, max move: 13.60 um
[03/22 03:09:52   4359] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1119): (255.80, 330.40) --> (260.40, 321.40)
[03/22 03:09:52   4359] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1598.9MB
[03/22 03:09:52   4359] Statistics of distance of Instance movement in refine placement:
[03/22 03:09:52   4359]   maximum (X+Y) =        13.60 um
[03/22 03:09:52   4359]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1119) with max move: (255.8, 330.4) -> (260.4, 321.4)
[03/22 03:09:52   4359]   mean    (X+Y) =         3.48 um
[03/22 03:09:52   4359] Summary Report:
[03/22 03:09:52   4359] Instances move: 139 (out of 28829 movable)
[03/22 03:09:52   4359] Mean displacement: 3.48 um
[03/22 03:09:52   4359] Max displacement: 13.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1119) (255.8, 330.4) -> (260.4, 321.4)
[03/22 03:09:52   4359] 	Length: 6 sites, height: 1 rows, site name: core, cell type: IND2D1
[03/22 03:09:52   4359] Total instances moved : 139
[03/22 03:09:52   4359] Total net bbox length = 4.523e+05 (1.951e+05 2.572e+05) (ext = 1.975e+04)
[03/22 03:09:52   4359] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1598.9MB
[03/22 03:09:52   4359] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1598.9MB) @(1:12:39 - 1:12:39).
[03/22 03:09:52   4359] *** Finished refinePlace (1:12:39 mem=1598.9M) ***
[03/22 03:09:52   4359] #spOpts: N=65 
[03/22 03:09:53   4359] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:09:53   4359] Density distribution unevenness ratio = 2.594%
[03/22 03:09:53   4359] End: GigaOpt Optimization in WNS mode
[03/22 03:09:53   4359] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:09:53   4359] optDesignOneStep: Leakage Power Flow
[03/22 03:09:53   4359] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:09:53   4360] Begin: GigaOpt Optimization in TNS mode
[03/22 03:09:53   4360] Info: 222 clock nets excluded from IPO operation.
[03/22 03:09:53   4360] PhyDesignGrid: maxLocalDensity 0.96
[03/22 03:09:53   4360] #spOpts: N=65 
[03/22 03:09:57   4363] *info: 222 clock nets excluded
[03/22 03:09:57   4363] *info: 2 special nets excluded.
[03/22 03:09:57   4363] *info: 109 no-driver nets excluded.
[03/22 03:09:58   4365] ** GigaOpt Optimizer WNS Slack -0.231 TNS Slack -166.323 Density 89.12
[03/22 03:09:58   4365] Optimizer TNS Opt
[03/22 03:09:58   4365] Active Path Group: reg2reg  
[03/22 03:09:59   4365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:59   4365] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:09:59   4365] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:09:59   4365] |  -0.144|   -0.231|-135.383| -166.323|    89.12%|   0:00:01.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:09:59   4365] |        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
[03/22 03:10:01   4368] |  -0.145|   -0.231|-134.315| -165.255|    89.11%|   0:00:02.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:10:01   4368] |        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
[03/22 03:10:02   4369] |  -0.145|   -0.231|-133.656| -164.596|    89.12%|   0:00:01.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:10:02   4369] |        |         |        |         |          |            |        |          |         | eg_17_/E                                           |
[03/22 03:10:05   4371] |  -0.145|   -0.231|-133.204| -164.145|    89.09%|   0:00:03.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 03:10:05   4371] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/22 03:10:05   4372] |  -0.145|   -0.231|-133.112| -164.052|    89.09%|   0:00:00.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 03:10:05   4372] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/22 03:10:09   4376] |  -0.145|   -0.231|-131.207| -162.147|    89.04%|   0:00:04.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:10:09   4376] |        |         |        |         |          |            |        |          |         | eg_3_/E                                            |
[03/22 03:10:10   4376] |  -0.145|   -0.231|-131.159| -162.099|    89.04%|   0:00:01.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:10:10   4376] |        |         |        |         |          |            |        |          |         | eg_3_/E                                            |
[03/22 03:10:10   4377] |  -0.145|   -0.231|-130.971| -161.911|    89.03%|   0:00:00.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 03:10:10   4377] |        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
[03/22 03:10:11   4377] |  -0.145|   -0.231|-130.931| -161.871|    89.03%|   0:00:01.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 03:10:11   4377] |        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
[03/22 03:10:11   4377] |  -0.145|   -0.231|-130.827| -161.767|    89.04%|   0:00:00.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 03:10:11   4377] |        |         |        |         |          |            |        |          |         | eg_61_/E                                           |
[03/22 03:10:13   4379] |  -0.145|   -0.231|-130.216| -161.156|    89.02%|   0:00:02.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 03:10:13   4379] |        |         |        |         |          |            |        |          |         | _reg_30_/E                                         |
[03/22 03:10:14   4380] |  -0.145|   -0.231|-129.718| -160.658|    89.01%|   0:00:01.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/22 03:10:14   4380] |        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
[03/22 03:10:14   4380] |  -0.145|   -0.231|-129.677| -160.617|    89.01%|   0:00:00.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/22 03:10:14   4380] |        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
[03/22 03:10:16   4382] |  -0.145|   -0.231|-127.980| -158.920|    89.01%|   0:00:02.0| 1617.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/22 03:10:16   4382] |        |         |        |         |          |            |        |          |         | eg_50_/E                                           |
[03/22 03:10:16   4383] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:29   4396] skewClock has sized CTS_ccl_BUF_clk_G0_L4_16 (BUFFD16)
[03/22 03:10:29   4396] skewClock has sized CTS_ccl_BUF_clk_G0_L4_25 (BUFFD16)
[03/22 03:10:29   4396] skewClock has sized CTS_ccl_BUF_clk_G0_L4_60 (CKBD8)
[03/22 03:10:29   4396] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_19 (CKBD8)
[03/22 03:10:29   4396] skewClock has sized ofifo_inst/CTS_ccl_BUF_clk_G0_L4_49 (CKBD8)
[03/22 03:10:29   4396] skewClock has sized CTS_ccl_BUF_clk_G0_L4_27 (BUFFD16)
[03/22 03:10:29   4396] skewClock has sized CTS_ccl_BUF_clk_G0_L4_19 (BUFFD16)
[03/22 03:10:29   4396] skewClock has sized FE_USKC1592_CTS_147 (BUFFD8)
[03/22 03:10:29   4396] skewClock has sized mac_array_instance/FE_USKC1578_CTS_50 (CKBD12)
[03/22 03:10:29   4396] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_5 (CKBD8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3032_CTS_167 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3033_CTS_151 (BUFFD8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3034_CTS_151 (CKBD4)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3035_CTS_151 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3036_CTS_147 (CKBD4)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3037_CTS_178 (BUFFD12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3038_CTS_180 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3039_CTS_180 (BUFFD12)
[03/22 03:10:29   4396] skewClock has inserted ofifo_inst/FE_USKC3040_CTS_27 (BUFFD8)
[03/22 03:10:29   4396] skewClock has inserted ofifo_inst/FE_USKC3041_CTS_27 (CKBD4)
[03/22 03:10:29   4396] skewClock has inserted ofifo_inst/FE_USKC3042_CTS_27 (CKBD4)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/col_idx_8__mac_col_inst/FE_USKC3043_CTS_7 (CKBD3)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3044_CTS_166 (CKBD4)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3045_CTS_146 (BUFFD8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3046_CTS_146 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3047_CTS_146 (CKBD4)
[03/22 03:10:29   4396] skewClock has inserted ofifo_inst/FE_USKC3048_CTS_25 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3049_CTS_179 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3050_CTS_179 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3051_CTS_179 (CKND6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3052_CTS_179 (CKND6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3053_CTS_179 (BUFFD12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3054_CTS_177 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3055_CTS_177 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3056_CTS_182 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3057_CTS_182 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3058_CTS_181 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3059_CTS_181 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3060_CTS_169 (CKBD8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3061_CTS_168 (CKBD6)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/FE_USKC3062_CTS_57 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/FE_USKC3063_CTS_57 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/FE_USKC3064_CTS_55 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/FE_USKC3065_CTS_55 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3066_CTS_147 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/col_idx_7__mac_col_inst/FE_USKC3067_CTS_4 (CKBD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3068_CTS_178 (BUFFD12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3069_CTS_181 (CKBD8)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/FE_USKC3070_CTS_59 (CKBD16)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3071_CTS_144 (CKND6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3072_CTS_144 (CKND6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3073_CTS_144 (CKBD4)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3074_CTS_144 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3075_CTS_144 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3076_CTS_144 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3077_CTS_182 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3078_CTS_182 (CKND8)
[03/22 03:10:29   4396] skewClock has inserted mac_array_instance/FE_USKC3079_CTS_60 (CKBD16)
[03/22 03:10:29   4396] skewClock has inserted ofifo_inst/FE_USKC3080_CTS_25 (BUFFD6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3081_CTS_179 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3082_CTS_179 (CKND12)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3083_CTS_179 (CKND6)
[03/22 03:10:29   4396] skewClock has inserted FE_USKC3084_CTS_179 (CKND6)
[03/22 03:10:29   4396] skewClock sized 10 and inserted 53 insts
[03/22 03:10:32   4398] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:32   4398] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:10:32   4398] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:32   4398] |  -0.147|   -0.385|-106.932| -139.822|    89.01%|   0:00:16.0| 1652.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/22 03:10:32   4398] |  -0.147|   -0.385|-106.892| -139.782|    89.01%|   0:00:00.0| 1652.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/key_q_r |
[03/22 03:10:32   4398] |        |         |        |         |          |            |        |          |         | eg_17_/D                                           |
[03/22 03:10:32   4399] |  -0.147|   -0.385|-106.403| -139.294|    89.01%|   0:00:00.0| 1652.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:10:32   4399] |        |         |        |         |          |            |        |          |         | eg_10_/E                                           |
[03/22 03:10:33   4399] |  -0.147|   -0.385|-105.770| -138.660|    89.01%|   0:00:01.0| 1652.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/query_q |
[03/22 03:10:33   4399] |        |         |        |         |          |            |        |          |         | _reg_61_/E                                         |
[03/22 03:10:33   4400] |  -0.147|   -0.385|-105.058| -137.949|    89.01%|   0:00:00.0| 1652.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/22 03:10:33   4400] |        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
[03/22 03:10:34   4400] |  -0.147|   -0.385|-105.020| -137.911|    89.02%|   0:00:01.0| 1652.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/22 03:10:34   4400] |        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
[03/22 03:10:34   4400] |  -0.147|   -0.385|-105.016| -137.906|    89.02%|   0:00:00.0| 1652.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/22 03:10:34   4400] |        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
[03/22 03:10:35   4401] |  -0.147|   -0.385|-104.532| -137.423|    89.02%|   0:00:01.0| 1652.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/22 03:10:35   4401] |        |         |        |         |          |            |        |          |         | eg_55_/E                                           |
[03/22 03:10:35   4401] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:43   4409] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_21 (CKBD12)
[03/22 03:10:43   4409] skewClock has sized mac_array_instance/FE_USKC3070_CTS_59 (CKBD12)
[03/22 03:10:43   4409] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_8 (CKBD12)
[03/22 03:10:43   4409] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_9 (CKBD8)
[03/22 03:10:43   4409] skewClock has inserted ofifo_inst/FE_USKC3087_CTS_28 (CKBD8)
[03/22 03:10:43   4409] skewClock has inserted mac_array_instance/FE_USKC3088_CTS_57 (CKND12)
[03/22 03:10:43   4409] skewClock has inserted mac_array_instance/FE_USKC3089_CTS_57 (CKND12)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3090_CTS_177 (CKND6)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3091_CTS_177 (CKND6)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3092_CTS_183 (CKBD8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3093_CTS_180 (BUFFD8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3094_CTS_181 (INVD8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3095_CTS_181 (INVD8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3096_CTS_181 (CKND8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3097_CTS_181 (CKND8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3098_CTS_147 (CKND3)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3099_CTS_147 (CKND3)
[03/22 03:10:43   4409] skewClock has inserted ofifo_inst/FE_USKC3100_CTS_26 (BUFFD4)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3101_CTS_183 (CKND8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3102_CTS_183 (CKND8)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3103_CTS_168 (CKBD4)
[03/22 03:10:43   4409] skewClock has inserted FE_USKC3104_CTS_168 (CKBD6)
[03/22 03:10:43   4409] skewClock sized 4 and inserted 18 insts
[03/22 03:10:45   4411] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:45   4411] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:10:45   4411] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:45   4411] |  -0.156|   -0.385| -98.631| -132.261|    89.02%|   0:00:10.0| 1653.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 03:10:45   4411] |  -0.156|   -0.385| -98.591| -132.221|    89.02%|   0:00:00.0| 1653.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/22 03:10:45   4411] |  -0.156|   -0.385| -98.551| -132.181|    89.02%|   0:00:00.0| 1653.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D   |
[03/22 03:10:46   4412] |  -0.156|   -0.385| -99.018| -132.648|    89.02%|   0:00:01.0| 1653.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_16_/D   |
[03/22 03:10:47   4413] |  -0.156|   -0.385| -98.994| -132.624|    89.03%|   0:00:01.0| 1653.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/22 03:10:47   4413] |        |         |        |         |          |            |        |          |         | _reg_3_/E                                          |
[03/22 03:10:47   4413] |  -0.156|   -0.385| -98.994| -132.624|    89.03%|   0:00:00.0| 1653.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 03:10:47   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:47   4413] 
[03/22 03:10:47   4413] *** Finish Core Optimize Step (cpu=0:00:48.2 real=0:00:49.0 mem=1653.5M) ***
[03/22 03:10:47   4413] Active Path Group: default 
[03/22 03:10:47   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:47   4413] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:10:47   4413] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:47   4413] |  -0.385|   -0.385| -33.630| -132.624|    89.03%|   0:00:00.0| 1653.5M|   WC_VIEW|  default| out[80]                                            |
[03/22 03:10:47   4413] |  -0.385|   -0.385| -33.630| -132.624|    89.03%|   0:00:00.0| 1653.5M|   WC_VIEW|  default| out[147]                                           |
[03/22 03:10:47   4413] |  -0.385|   -0.385| -33.553| -132.547|    89.03%|   0:00:00.0| 1653.5M|   WC_VIEW|  default| out[128]                                           |
[03/22 03:10:47   4414] |  -0.385|   -0.385| -33.553| -132.547|    89.03%|   0:00:00.0| 1653.5M|   WC_VIEW|  default| out[52]                                            |
[03/22 03:10:47   4414] |  -0.385|   -0.385| -33.553| -132.547|    89.03%|   0:00:00.0| 1653.5M|   WC_VIEW|  default| out[80]                                            |
[03/22 03:10:47   4414] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:10:47   4414] 
[03/22 03:10:47   4414] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1653.5M) ***
[03/22 03:10:48   4414] 
[03/22 03:10:48   4414] *** Finished Optimize Step Cumulative (cpu=0:00:48.7 real=0:00:50.0 mem=1653.5M) ***
[03/22 03:10:48   4414] ** GigaOpt Optimizer WNS Slack -0.385 TNS Slack -132.547 Density 89.03
[03/22 03:10:48   4414] Update Timing Windows (Threshold 0.014) ...
[03/22 03:10:48   4414] Re Calculate Delays on 30 Nets
[03/22 03:10:48   4414] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:10:48   4414] Layer 3 has 293 constrained nets 
[03/22 03:10:48   4414] Layer 7 has 244 constrained nets 
[03/22 03:10:48   4414] **** End NDR-Layer Usage Statistics ****
[03/22 03:10:48   4414] 
[03/22 03:10:48   4414] *** Finish Post Route Setup Fixing (cpu=0:00:49.2 real=0:00:50.0 mem=1653.5M) ***
[03/22 03:10:48   4414] #spOpts: N=65 
[03/22 03:10:48   4414] *** Starting refinePlace (1:13:34 mem=1634.4M) ***
[03/22 03:10:48   4414] Total net bbox length = 4.537e+05 (1.959e+05 2.579e+05) (ext = 1.975e+04)
[03/22 03:10:48   4414] Starting refinePlace ...
[03/22 03:10:48   4414] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:10:48   4414] Density distribution unevenness ratio = 2.614%
[03/22 03:10:48   4414]   Spread Effort: high, post-route mode, useDDP on.
[03/22 03:10:48   4414] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1634.4MB) @(1:13:35 - 1:13:35).
[03/22 03:10:48   4414] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:10:48   4414] wireLenOptFixPriorityInst 5038 inst fixed
[03/22 03:10:48   4414] Move report: legalization moves 70 insts, mean move: 3.40 um, max move: 12.40 um
[03/22 03:10:48   4414] 	Max move on inst (FE_PHC2707_mem_in_52_): (68.00, 217.00) --> (71.40, 226.00)
[03/22 03:10:48   4414] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1634.4MB) @(1:13:35 - 1:13:35).
[03/22 03:10:48   4414] Move report: Detail placement moves 70 insts, mean move: 3.40 um, max move: 12.40 um
[03/22 03:10:48   4414] 	Max move on inst (FE_PHC2707_mem_in_52_): (68.00, 217.00) --> (71.40, 226.00)
[03/22 03:10:48   4414] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1634.4MB
[03/22 03:10:48   4414] Statistics of distance of Instance movement in refine placement:
[03/22 03:10:48   4414]   maximum (X+Y) =        12.40 um
[03/22 03:10:48   4414]   inst (FE_PHC2707_mem_in_52_) with max move: (68, 217) -> (71.4, 226)
[03/22 03:10:48   4414]   mean    (X+Y) =         3.40 um
[03/22 03:10:48   4414] Summary Report:
[03/22 03:10:48   4414] Instances move: 70 (out of 28920 movable)
[03/22 03:10:48   4414] Mean displacement: 3.40 um
[03/22 03:10:48   4414] Max displacement: 12.40 um (Instance: FE_PHC2707_mem_in_52_) (68, 217) -> (71.4, 226)
[03/22 03:10:48   4414] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/22 03:10:48   4414] Total instances moved : 70
[03/22 03:10:48   4414] Total net bbox length = 4.540e+05 (1.960e+05 2.580e+05) (ext = 1.976e+04)
[03/22 03:10:48   4414] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1634.4MB
[03/22 03:10:48   4414] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1634.4MB) @(1:13:34 - 1:13:35).
[03/22 03:10:48   4414] *** Finished refinePlace (1:13:35 mem=1634.4M) ***
[03/22 03:10:48   4414] #spOpts: N=65 
[03/22 03:10:48   4415] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:10:48   4415] Density distribution unevenness ratio = 2.600%
[03/22 03:10:48   4415] End: GigaOpt Optimization in TNS mode
[03/22 03:10:49   4415]   Timing Snapshot: (REF)
[03/22 03:10:49   4415]      Weighted WNS: -0.179
[03/22 03:10:49   4415]       All  PG WNS: -0.385
[03/22 03:10:49   4415]       High PG WNS: -0.156
[03/22 03:10:49   4415]       All  PG TNS: -132.579
[03/22 03:10:49   4415]       High PG TNS: -99.022
[03/22 03:10:49   4415]          Tran DRV: 0
[03/22 03:10:49   4415]           Cap DRV: 0
[03/22 03:10:49   4415]        Fanout DRV: 0
[03/22 03:10:49   4415]            Glitch: 0
[03/22 03:10:49   4415]    Category Slack: { [L, -0.385] [H, -0.156] }
[03/22 03:10:49   4415] 
[03/22 03:10:49   4415] ** Profile ** Start :  cpu=0:00:00.0, mem=1517.9M
[03/22 03:10:49   4416] ** Profile ** Other data :  cpu=0:00:00.1, mem=1517.9M
[03/22 03:10:50   4416] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1525.9M
[03/22 03:10:50   4417] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1525.9M
[03/22 03:10:50   4417] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.156  | -0.385  |
|           TNS (ns):|-132.579 | -99.021 | -33.557 |
|    Violating Paths:|  1491   |  1331   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.257%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1525.9M
[03/22 03:10:50   4417] Info: 293 clock nets excluded from IPO operation.
[03/22 03:10:50   4417] 
[03/22 03:10:50   4417] Begin Power Analysis
[03/22 03:10:50   4417] 
[03/22 03:10:51   4417]     0.00V	    VSS
[03/22 03:10:51   4417]     0.90V	    VDD
[03/22 03:10:51   4417] Begin Processing Timing Library for Power Calculation
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Begin Processing Timing Library for Power Calculation
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Begin Processing Power Net/Grid for Power Calculation
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.15MB/1198.15MB)
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Begin Processing Timing Window Data for Power Calculation
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.30MB/1198.30MB)
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Begin Processing User Attributes
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.34MB/1198.34MB)
[03/22 03:10:51   4417] 
[03/22 03:10:51   4417] Begin Processing Signal Activity
[03/22 03:10:51   4417] 
[03/22 03:10:53   4419] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1199.16MB/1199.16MB)
[03/22 03:10:53   4419] 
[03/22 03:10:53   4419] Begin Power Computation
[03/22 03:10:53   4419] 
[03/22 03:10:53   4419]       ----------------------------------------------------------
[03/22 03:10:53   4419]       # of cell(s) missing both power/leakage table: 0
[03/22 03:10:53   4419]       # of cell(s) missing power table: 0
[03/22 03:10:53   4419]       # of cell(s) missing leakage table: 0
[03/22 03:10:53   4419]       # of MSMV cell(s) missing power_level: 0
[03/22 03:10:53   4419]       ----------------------------------------------------------
[03/22 03:10:53   4419] 
[03/22 03:10:53   4419] 
[03/22 03:10:56   4422] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1199.77MB/1199.77MB)
[03/22 03:10:56   4422] 
[03/22 03:10:56   4422] Begin Processing User Attributes
[03/22 03:10:56   4422] 
[03/22 03:10:56   4422] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1199.77MB/1199.77MB)
[03/22 03:10:56   4422] 
[03/22 03:10:56   4422] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1199.80MB/1199.80MB)
[03/22 03:10:56   4422] 
[03/22 03:10:56   4423] Begin: Power Optimization
[03/22 03:10:56   4423] PhyDesignGrid: maxLocalDensity 0.98
[03/22 03:10:56   4423] #spOpts: N=65 mergeVia=F 
[03/22 03:10:58   4424] Reclaim Optimization WNS Slack -0.385  TNS Slack -132.579 Density 89.26
[03/22 03:10:58   4424] +----------+---------+--------+--------+------------+--------+
[03/22 03:10:58   4424] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/22 03:10:58   4424] +----------+---------+--------+--------+------------+--------+
[03/22 03:10:58   4424] |    89.26%|        -|  -0.385|-132.579|   0:00:00.0| 1796.8M|
[03/22 03:11:02   4428] Info: Power reclaim will skip 1752 instances with hold cells
[03/22 03:11:20   4446] |    88.95%|     1468|  -0.385|-131.865|   0:00:22.0| 1796.8M|
[03/22 03:11:20   4446] +----------+---------+--------+--------+------------+--------+
[03/22 03:11:20   4446] Reclaim Optimization End WNS Slack -0.385  TNS Slack -131.865 Density 88.95
[03/22 03:11:20   4446] 
[03/22 03:11:20   4446] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1486 **
[03/22 03:11:20   4446] --------------------------------------------------------------
[03/22 03:11:20   4446] |                                   | Total     | Sequential |
[03/22 03:11:20   4446] --------------------------------------------------------------
[03/22 03:11:20   4446] | Num insts resized                 |    1234  |       4    |
[03/22 03:11:20   4446] | Num insts undone                  |      18  |       0    |
[03/22 03:11:20   4446] | Num insts Downsized               |     347  |       4    |
[03/22 03:11:20   4446] | Num insts Samesized               |     887  |       0    |
[03/22 03:11:20   4446] | Num insts Upsized                 |       0  |       0    |
[03/22 03:11:20   4446] | Num multiple commits+uncommits    |     216  |       -    |
[03/22 03:11:20   4446] --------------------------------------------------------------
[03/22 03:11:20   4446] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:11:20   4446] Layer 3 has 293 constrained nets 
[03/22 03:11:20   4446] Layer 7 has 244 constrained nets 
[03/22 03:11:20   4446] **** End NDR-Layer Usage Statistics ****
[03/22 03:11:20   4446] ** Finished Core Power Optimization (cpu = 0:00:23.4) (real = 0:00:24.0) **
[03/22 03:11:20   4446] #spOpts: N=65 
[03/22 03:11:20   4446] *** Starting refinePlace (1:14:07 mem=1752.9M) ***
[03/22 03:11:20   4446] Total net bbox length = 4.541e+05 (1.962e+05 2.580e+05) (ext = 1.976e+04)
[03/22 03:11:20   4446] Starting refinePlace ...
[03/22 03:11:20   4446] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:11:20   4446] Density distribution unevenness ratio = 2.680%
[03/22 03:11:20   4446]   Spread Effort: high, post-route mode, useDDP on.
[03/22 03:11:20   4446] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1752.9MB) @(1:14:07 - 1:14:07).
[03/22 03:11:20   4446] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:11:20   4446] wireLenOptFixPriorityInst 5038 inst fixed
[03/22 03:11:20   4447] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:11:20   4447] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1752.9MB) @(1:14:07 - 1:14:07).
[03/22 03:11:20   4447] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:11:20   4447] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1752.9MB
[03/22 03:11:20   4447] Statistics of distance of Instance movement in refine placement:
[03/22 03:11:20   4447]   maximum (X+Y) =         0.00 um
[03/22 03:11:20   4447]   mean    (X+Y) =         0.00 um
[03/22 03:11:20   4447] Summary Report:
[03/22 03:11:20   4447] Instances move: 0 (out of 28920 movable)
[03/22 03:11:20   4447] Mean displacement: 0.00 um
[03/22 03:11:20   4447] Max displacement: 0.00 um 
[03/22 03:11:20   4447] Total instances moved : 0
[03/22 03:11:20   4447] Total net bbox length = 4.541e+05 (1.962e+05 2.580e+05) (ext = 1.976e+04)
[03/22 03:11:20   4447] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1752.9MB
[03/22 03:11:20   4447] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1752.9MB) @(1:14:07 - 1:14:07).
[03/22 03:11:20   4447] *** Finished refinePlace (1:14:07 mem=1752.9M) ***
[03/22 03:11:20   4447] #spOpts: N=65 
[03/22 03:11:20   4447] default core: bins with density >  0.75 = 87.6 % ( 424 / 484 )
[03/22 03:11:20   4447] Density distribution unevenness ratio = 2.668%
[03/22 03:11:21   4448] Running setup recovery post routing.
[03/22 03:11:21   4448] **optDesign ... cpu = 0:02:42, real = 0:02:45, mem = 1518.2M, totSessionCpu=1:14:08 **
[03/22 03:11:22   4448]   Timing Snapshot: (TGT)
[03/22 03:11:22   4448]      Weighted WNS: -0.179
[03/22 03:11:22   4448]       All  PG WNS: -0.385
[03/22 03:11:22   4448]       High PG WNS: -0.156
[03/22 03:11:22   4448]       All  PG TNS: -131.865
[03/22 03:11:22   4448]       High PG TNS: -98.308
[03/22 03:11:22   4448]          Tran DRV: 0
[03/22 03:11:22   4448]           Cap DRV: 0
[03/22 03:11:22   4448]        Fanout DRV: 0
[03/22 03:11:22   4448]            Glitch: 0
[03/22 03:11:22   4448]    Category Slack: { [L, -0.385] [H, -0.156] }
[03/22 03:11:22   4448] 
[03/22 03:11:22   4448] Checking setup slack degradation ...
[03/22 03:11:22   4448] 
[03/22 03:11:22   4448] Recovery Manager:
[03/22 03:11:22   4448]   Low  Effort WNS Jump: 0.000 (REF: -0.385, TGT: -0.385, Threshold: 0.000) - Skip
[03/22 03:11:22   4448]   High Effort WNS Jump: 0.000 (REF: -0.156, TGT: -0.156, Threshold: 0.000) - Skip
[03/22 03:11:22   4448]   Low  Effort TNS Jump: 0.000 (REF: -132.579, TGT: -131.865, Threshold: 25.000) - Skip
[03/22 03:11:22   4448]   High Effort TNS Jump: 0.000 (REF: -99.022, TGT: -98.308, Threshold: 25.000) - Skip
[03/22 03:11:22   4448] 
[03/22 03:11:22   4448] Checking DRV degradation...
[03/22 03:11:22   4448] 
[03/22 03:11:22   4448] Recovery Manager:
[03/22 03:11:22   4448]     Tran DRV degradation : 0 (0 -> 0)
[03/22 03:11:22   4448]      Cap DRV degradation : 0 (0 -> 0)
[03/22 03:11:22   4448]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 03:11:22   4448]       Glitch degradation : 0 (0 -> 0)
[03/22 03:11:22   4448]   DRV Recovery (Margin: 100) - Skip
[03/22 03:11:22   4448] 
[03/22 03:11:22   4448] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/22 03:11:22   4448] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1518.23M, totSessionCpu=1:14:09 .
[03/22 03:11:22   4448] **optDesign ... cpu = 0:02:43, real = 0:02:46, mem = 1518.2M, totSessionCpu=1:14:09 **
[03/22 03:11:22   4448] 
[03/22 03:11:22   4449] Info: 293 clock nets excluded from IPO operation.
[03/22 03:11:22   4449] PhyDesignGrid: maxLocalDensity 0.98
[03/22 03:11:22   4449] #spOpts: N=65 
[03/22 03:11:24   4451] Info: 293 clock nets excluded from IPO operation.
[03/22 03:11:25   4452] Info: net FE_OCPN1894_array_out_98_1 will be excluded from IPO operations due to RC integrity issues.
[03/22 03:11:25   4452] Info: total 1 net with RC integrity issues will be excluded from IPO operation.
[03/22 03:11:26   4452] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:11:26   4452] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:11:26   4452] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:11:26   4452] |  -0.385|   -0.385|-131.865| -131.865|    88.95%|   0:00:00.0| 1669.0M|   WC_VIEW|  default| out[80]                                            |
[03/22 03:11:26   4452] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:11:26   4452] 
[03/22 03:11:26   4452] *** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1669.0M) ***
[03/22 03:11:26   4452] 
[03/22 03:11:26   4452] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1669.0M) ***
[03/22 03:11:26   4452] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:11:26   4452] Layer 3 has 293 constrained nets 
[03/22 03:11:26   4452] Layer 7 has 244 constrained nets 
[03/22 03:11:26   4452] **** End NDR-Layer Usage Statistics ****
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Begin Power Analysis
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453]     0.00V	    VSS
[03/22 03:11:26   4453]     0.90V	    VDD
[03/22 03:11:26   4453] Begin Processing Timing Library for Power Calculation
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Begin Processing Timing Library for Power Calculation
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Begin Processing Power Net/Grid for Power Calculation
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.89MB/1227.89MB)
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Begin Processing Timing Window Data for Power Calculation
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.89MB/1227.89MB)
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Begin Processing User Attributes
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1227.89MB/1227.89MB)
[03/22 03:11:26   4453] 
[03/22 03:11:26   4453] Begin Processing Signal Activity
[03/22 03:11:26   4453] 
[03/22 03:11:29   4455] Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total)=1228.38MB/1228.38MB)
[03/22 03:11:29   4455] 
[03/22 03:11:29   4455] Begin Power Computation
[03/22 03:11:29   4455] 
[03/22 03:11:29   4455]       ----------------------------------------------------------
[03/22 03:11:29   4455]       # of cell(s) missing both power/leakage table: 0
[03/22 03:11:29   4455]       # of cell(s) missing power table: 0
[03/22 03:11:29   4455]       # of cell(s) missing leakage table: 0
[03/22 03:11:29   4455]       # of MSMV cell(s) missing power_level: 0
[03/22 03:11:29   4455]       ----------------------------------------------------------
[03/22 03:11:29   4455] 
[03/22 03:11:29   4455] 
[03/22 03:11:31   4458] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1228.38MB/1228.38MB)
[03/22 03:11:31   4458] 
[03/22 03:11:31   4458] Begin Processing User Attributes
[03/22 03:11:31   4458] 
[03/22 03:11:31   4458] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1228.38MB/1228.38MB)
[03/22 03:11:31   4458] 
[03/22 03:11:31   4458] Ended Power Analysis: (cpu=0:00:06, real=0:00:05, mem(process/total)=1228.38MB/1228.38MB)
[03/22 03:11:31   4458] 
[03/22 03:11:32   4459] *** Finished Leakage Power Optimization (cpu=0:00:36, real=0:00:36, mem=1518.23M, totSessionCpu=1:14:19).
[03/22 03:11:32   4459] *info: All cells identified as Buffer and Delay cells:
[03/22 03:11:32   4459] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/22 03:11:32   4459] *info: ------------------------------------------------------------------
[03/22 03:11:32   4459] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/22 03:11:32   4459] Summary for sequential cells idenfication: 
[03/22 03:11:32   4459] Identified SBFF number: 199
[03/22 03:11:32   4459] Identified MBFF number: 0
[03/22 03:11:32   4459] Not identified SBFF number: 0
[03/22 03:11:32   4459] Not identified MBFF number: 0
[03/22 03:11:32   4459] Number of sequential cells which are not FFs: 104
[03/22 03:11:32   4459] 
[03/22 03:11:32   4459] GigaOpt Hold Optimizer is used
[03/22 03:11:32   4459] Include MVT Delays for Hold Opt
[03/22 03:11:32   4459] <optDesign CMD> fixhold  no -lvt Cells
[03/22 03:11:32   4459] **INFO: Num dontuse cells 396, Num usable cells 544
[03/22 03:11:32   4459] optDesignOneStep: Leakage Power Flow
[03/22 03:11:32   4459] **INFO: Num dontuse cells 396, Num usable cells 544
[03/22 03:11:32   4459] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:14:20 mem=1518.2M ***
[03/22 03:11:32   4459] **INFO: Starting Blocking QThread with 1 CPU
[03/22 03:11:32   4459]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 03:11:32   4459] Latch borrow mode reset to max_borrow
[03/22 03:11:32   4459] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:11:32   4459] Begin IPO call back ...
[03/22 03:11:32   4459] End IPO call back ...
[03/22 03:11:32   4459] #################################################################################
[03/22 03:11:32   4459] # Design Stage: PostRoute
[03/22 03:11:32   4459] # Design Name: core
[03/22 03:11:32   4459] # Design Mode: 65nm
[03/22 03:11:32   4459] # Analysis Mode: MMMC OCV 
[03/22 03:11:32   4459] # Parasitics Mode: SPEF/RCDB
[03/22 03:11:32   4459] # Signoff Settings: SI On 
[03/22 03:11:32   4459] #################################################################################
[03/22 03:11:32   4459] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:11:32   4459] Setting infinite Tws ...
[03/22 03:11:32   4459] First Iteration Infinite Tw... 
[03/22 03:11:32   4459] Calculate late delays in OCV mode...
[03/22 03:11:32   4459] Calculate early delays in OCV mode...
[03/22 03:11:32   4459] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 03:11:32   4459] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 03:11:32   4459] AAE_INFO-618: Total number of nets in the design is 30939,  99.7 percent of the nets selected for SI analysis
[03/22 03:11:32   4459] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/22 03:11:32   4459] End delay calculation. (MEM=2.91406 CPU=0:00:06.9 REAL=0:00:07.0)
[03/22 03:11:32   4459] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:11:32   4459] *** CDM Built up (cpu=0:00:07.9  real=0:00:08.0  mem= 2.9M) ***
[03/22 03:11:32   4459] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2.9M)
[03/22 03:11:32   4459] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:11:32   4459] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2.9M)
[03/22 03:11:32   4459] 
[03/22 03:11:32   4459] Executing IPO callback for view pruning ..
[03/22 03:11:32   4459] Starting SI iteration 2
[03/22 03:11:32   4459] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:11:32   4459] Calculate late delays in OCV mode...
[03/22 03:11:32   4459] Calculate early delays in OCV mode...
[03/22 03:11:32   4459] AAE_INFO-618: Total number of nets in the design is 30939,  1.2 percent of the nets selected for SI analysis
[03/22 03:11:32   4459] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:00.0)
[03/22 03:11:32   4459] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
[03/22 03:11:32   4459] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:00:38.8 mem=0.0M)
[03/22 03:11:32   4459] Done building cte hold timing graph (fixHold) cpu=0:00:12.8 real=0:00:13.0 totSessionCpu=0:00:38.8 mem=0.0M ***
[03/22 03:11:32   4459] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/22 03:11:32   4459] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/22 03:11:32   4459] Done building hold timer [76618 node(s), 106366 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.5 real=0:00:16.0 totSessionCpu=0:00:41.5 mem=0.0M ***
[03/22 03:11:32   4459] Timing Data dump into file /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/coe_eosdata_QzbDJb/BC_VIEW.twf, for view: BC_VIEW 
[03/22 03:11:32   4459] 	 Dumping view 1 BC_VIEW 
[03/22 03:11:48   4474]  
_______________________________________________________________________
[03/22 03:11:48   4474] Done building cte setup timing graph (fixHold) cpu=0:00:15.2 real=0:00:16.0 totSessionCpu=1:14:35 mem=1518.2M ***
[03/22 03:11:48   4474] ** Profile ** Start :  cpu=0:00:00.0, mem=1518.2M
[03/22 03:11:49   4475] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1526.2M
[03/22 03:11:49   4475] *info: category slack lower bound [L -384.8] default
[03/22 03:11:49   4475] *info: category slack lower bound [H -155.9] reg2reg 
[03/22 03:11:49   4475] --------------------------------------------------- 
[03/22 03:11:49   4475]    Setup Violation Summary with Target Slack (0.000 ns)
[03/22 03:11:49   4475] --------------------------------------------------- 
[03/22 03:11:49   4475]          WNS    reg2regWNS
[03/22 03:11:49   4475]    -0.385 ns     -0.156 ns
[03/22 03:11:49   4475] --------------------------------------------------- 
[03/22 03:11:49   4475] Loading timing data from /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/coe_eosdata_QzbDJb/BC_VIEW.twf 
[03/22 03:11:49   4475] 	 Loading view 1 BC_VIEW 
[03/22 03:11:49   4475] ** Profile ** Start :  cpu=0:00:00.0, mem=1526.2M
[03/22 03:11:50   4475] ** Profile ** Other data :  cpu=0:00:00.1, mem=1526.2M
[03/22 03:11:50   4476] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1526.2M
[03/22 03:11:50   4476] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.156  | -0.385  |
|           TNS (ns):|-131.865 | -98.307 | -33.557 |
|    Violating Paths:|  1486   |  1326   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.178  | -0.132  | -0.178  |
|           TNS (ns):| -55.604 | -13.570 | -42.582 |
|    Violating Paths:|  1770   |   371   |  1437   |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 88.945%
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/22 03:11:50   4476] Identified SBFF number: 199
[03/22 03:11:50   4476] Identified MBFF number: 0
[03/22 03:11:50   4476] Not identified SBFF number: 0
[03/22 03:11:50   4476] Not identified MBFF number: 0
[03/22 03:11:50   4476] Number of sequential cells which are not FFs: 104
[03/22 03:11:50   4476] 
[03/22 03:11:50   4476] Summary for sequential cells idenfication: 
[03/22 03:11:50   4476] Identified SBFF number: 199
[03/22 03:11:50   4476] Identified MBFF number: 0
[03/22 03:11:50   4476] Not identified SBFF number: 0
[03/22 03:11:50   4476] Not identified MBFF number: 0
[03/22 03:11:50   4476] Number of sequential cells which are not FFs: 104
[03/22 03:11:50   4476] 
[03/22 03:11:51   4477] 
[03/22 03:11:51   4477] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/22 03:11:51   4477] *Info: worst delay setup view: WC_VIEW
[03/22 03:11:51   4477] Footprint list for hold buffering (delay unit: ps)
[03/22 03:11:51   4477] =================================================================
[03/22 03:11:51   4477] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/22 03:11:51   4477] ------------------------------------------------------------------
[03/22 03:11:51   4477] *Info:       24.5       2.48    4.0   2.47 CKBD0 (I,Z)
[03/22 03:11:51   4477] *Info:       23.0       2.40    4.0   2.47 BUFFD0 (I,Z)
[03/22 03:11:51   4477] =================================================================
[03/22 03:11:52   4477] **optDesign ... cpu = 0:03:12, real = 0:03:15, mem = 1532.3M, totSessionCpu=1:14:38 **
[03/22 03:11:52   4477] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/22 03:11:52   4477] *info: Run optDesign holdfix with 1 thread.
[03/22 03:11:52   4477] Info: 293 clock nets excluded from IPO operation.
[03/22 03:11:52   4478] --------------------------------------------------- 
[03/22 03:11:52   4478]    Hold Timing Summary  - Initial 
[03/22 03:11:52   4478] --------------------------------------------------- 
[03/22 03:11:52   4478]  Target slack: 0.000 ns
[03/22 03:11:52   4478] View: BC_VIEW 
[03/22 03:11:52   4478] 	WNS: -0.178 
[03/22 03:11:52   4478] 	TNS: -55.602 
[03/22 03:11:52   4478] 	VP: 1769 
[03/22 03:11:52   4478] 	Worst hold path end point: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN 
[03/22 03:11:52   4478] --------------------------------------------------- 
[03/22 03:11:52   4478]    Setup Timing Summary  - Initial 
[03/22 03:11:52   4478] --------------------------------------------------- 
[03/22 03:11:52   4478]  Target slack: 0.000 ns
[03/22 03:11:52   4478] View: WC_VIEW 
[03/22 03:11:52   4478] 	WNS: -0.385 
[03/22 03:11:52   4478] 	TNS: -131.865 
[03/22 03:11:52   4478] 	VP: 1486 
[03/22 03:11:52   4478] 	Worst setup path end point:out[80] 
[03/22 03:11:52   4478] --------------------------------------------------- 
[03/22 03:11:52   4478] PhyDesignGrid: maxLocalDensity 0.98
[03/22 03:11:52   4478] #spOpts: N=65 mergeVia=F 
[03/22 03:11:52   4478] 
[03/22 03:11:52   4478] *** Starting Core Fixing (fixHold) cpu=0:00:18.8 real=0:00:20.0 totSessionCpu=1:14:38 mem=1665.8M density=88.945% ***
[03/22 03:11:52   4478] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/22 03:11:52   4478] 
[03/22 03:11:52   4478] Phase I ......
[03/22 03:11:52   4478] *info: Multithread Hold Batch Commit is enabled
[03/22 03:11:52   4478] *info: Levelized Batch Commit is enabled
[03/22 03:11:52   4478] Executing transform: ECO Safe Resize
[03/22 03:11:53   4478] Worst hold path end point:
[03/22 03:11:53   4478]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:11:53   4478]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:11:53   4478] ===========================================================================================
[03/22 03:11:53   4478]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/22 03:11:53   4478] ------------------------------------------------------------------------------------------
[03/22 03:11:53   4478]  Hold WNS :      -0.1776
[03/22 03:11:53   4478]       TNS :     -55.6018
[03/22 03:11:53   4478]       #VP :         1769
[03/22 03:11:53   4478]   Density :      88.945%
[03/22 03:11:53   4478] ------------------------------------------------------------------------------------------
[03/22 03:11:53   4478]  cpu=0:00:19.4 real=0:00:21.0 totSessionCpu=1:14:39 mem=1665.8M
[03/22 03:11:53   4478] ===========================================================================================
[03/22 03:11:53   4478] 
[03/22 03:11:53   4478] Starting Phase 1 Step 1 Iter 1 ...
[03/22 03:11:53   4479] Worst hold path end point:
[03/22 03:11:53   4479]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:11:53   4479]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:11:53   4479] ===========================================================================================
[03/22 03:11:53   4479]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/22 03:11:53   4479] ------------------------------------------------------------------------------------------
[03/22 03:11:53   4479]  Hold WNS :      -0.1776
[03/22 03:11:53   4479]       TNS :     -55.6018
[03/22 03:11:53   4479]       #VP :         1769
[03/22 03:11:53   4479]   Density :      88.945%
[03/22 03:11:53   4479] ------------------------------------------------------------------------------------------
[03/22 03:11:53   4479]  cpu=0:00:19.9 real=0:00:21.0 totSessionCpu=1:14:39 mem=1665.8M
[03/22 03:11:53   4479] ===========================================================================================
[03/22 03:11:53   4479] 
[03/22 03:11:53   4479] Executing transform: AddBuffer + LegalResize
[03/22 03:11:53   4479] Worst hold path end point:
[03/22 03:11:53   4479]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:11:53   4479]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:11:53   4479] ===========================================================================================
[03/22 03:11:53   4479]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/22 03:11:53   4479] ------------------------------------------------------------------------------------------
[03/22 03:11:53   4479]  Hold WNS :      -0.1776
[03/22 03:11:53   4479]       TNS :     -55.6018
[03/22 03:11:53   4479]       #VP :         1769
[03/22 03:11:53   4479]   Density :      88.945%
[03/22 03:11:53   4479] ------------------------------------------------------------------------------------------
[03/22 03:11:53   4479]  cpu=0:00:20.2 real=0:00:21.0 totSessionCpu=1:14:40 mem=1665.8M
[03/22 03:11:53   4479] ===========================================================================================
[03/22 03:11:53   4479] 
[03/22 03:11:53   4479] Starting Phase 1 Step 2 Iter 1 ...
[03/22 03:11:54   4480] Move Found: roi=0.035966, ofifo_inst/col_idx_0__fifo_instance/FE_OCPC1805_FE_OFN1056_array_out_16_ (BUFFD4->BUFFD0) (s:75.1->0.5, snw:-80.8->-80.3) (h:-42.8->-23.0)
[03/22 03:11:54   4480] Move Found: roi=5.707016, FE_OCPC1482_array_out_145_ (BUFFD6->BUFFD0) (s:243.7->81.9, snw:243.7->81.9) (h:-22.3->10.6)
[03/22 03:11:55   4480] Move Found: roi=0.736868, mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U172 (XOR2D0->CKXOR2D0) (s:390.8->378.7, snw:134.0->134.0) (h:-47.7->-42.3)
[03/22 03:11:55   4481] Move Found: roi=0.038175, mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177 (XOR2D0->CKXOR2D0) (s:129.9->123.0, snw:129.9->123.0) (h:-41.3->-36.1)
[03/22 03:11:55   4481] Move Found: roi=13.634907, mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U87 (XOR2D0->CKXOR2D0) (s:230.6->223.1, snw:39.7->39.7) (h:-3.3->3.3)
[03/22 03:11:56   4482] Committed on net mem_in[37]
[03/22 03:11:56   4482]   Added inst FE_PHC3106_mem_in_37_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2115_mem_in_37_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2396_mem_in_48_
[03/22 03:11:56   4482]   Added inst FE_PHC3107_mem_in_48_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2324_mem_in_48_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2327_mem_in_50_
[03/22 03:11:56   4482]   Added inst FE_PHC3108_mem_in_50_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2273_mem_in_50_/I
[03/22 03:11:56   4482] Committed on net mem_in[44]
[03/22 03:11:56   4482]   Added inst FE_PHC3109_mem_in_44_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2182_mem_in_44_/I
[03/22 03:11:56   4482] Committed on net mem_in[45]
[03/22 03:11:56   4482]   Added inst FE_PHC3110_mem_in_45_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2270_mem_in_45_/I
[03/22 03:11:56   4482] Committed on net mem_in[36]
[03/22 03:11:56   4482]   Added inst FE_PHC3111_mem_in_36_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2614_mem_in_36_/I
[03/22 03:11:56   4482] Committed on net mem_in[47]
[03/22 03:11:56   4482]   Added inst FE_PHC3112_mem_in_47_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2261_mem_in_47_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2285_mem_in_46_
[03/22 03:11:56   4482]   Added inst FE_PHC3113_mem_in_46_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2197_mem_in_46_/I
[03/22 03:11:56   4482] Committed on net mem_in[3]
[03/22 03:11:56   4482]   Added inst FE_PHC3114_mem_in_3_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2595_mem_in_3_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2640_mem_in_42_
[03/22 03:11:56   4482]   Added inst FE_PHC3115_mem_in_42_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2673_mem_in_42_/I
[03/22 03:11:56   4482] Committed on net mem_in[53]
[03/22 03:11:56   4482]   Added inst FE_PHC3116_mem_in_53_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2527_mem_in_53_/I
[03/22 03:11:56   4482] Committed on net array_out[60]
[03/22 03:11:56   4482]   Added inst FE_PHC3117_array_out_60_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_0_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/U59/I0
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2066_array_out_60_/I
[03/22 03:11:56   4482] Committed on net mem_in[18]
[03/22 03:11:56   4482]   Added inst FE_PHC3118_mem_in_18_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2653_mem_in_18_/I
[03/22 03:11:56   4482] Committed on net mem_in[21]
[03/22 03:11:56   4482]   Added inst FE_PHC3119_mem_in_21_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2647_mem_in_21_/I
[03/22 03:11:56   4482] Committed on net mem_in[59]
[03/22 03:11:56   4482]   Added inst FE_PHC3120_mem_in_59_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2531_mem_in_59_/I
[03/22 03:11:56   4482] Committed on net mem_in[62]
[03/22 03:11:56   4482]   Added inst FE_PHC3121_mem_in_62_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2529_mem_in_62_/I
[03/22 03:11:56   4482] Committed on net mem_in[15]
[03/22 03:11:56   4482]   Added inst FE_PHC3122_mem_in_15_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2739_mem_in_15_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2633_mem_in_40_
[03/22 03:11:56   4482]   Added inst FE_PHC3123_mem_in_40_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2440_mem_in_40_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2506_mem_in_24_
[03/22 03:11:56   4482]   Added inst FE_PHC3124_mem_in_24_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2646_mem_in_24_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2669_mem_in_41_
[03/22 03:11:56   4482]   Added inst FE_PHC3125_mem_in_41_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2519_mem_in_41_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2704_mem_in_41_/I
[03/22 03:11:56   4482] Committed on net array_out[40]
[03/22 03:11:56   4482]   Added inst FE_PHC3126_array_out_40_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2073_array_out_40_/I
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2101_array_out_40_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2546_mem_in_57_
[03/22 03:11:56   4482]   Added inst FE_PHC3127_mem_in_57_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2304_mem_in_57_/I
[03/22 03:11:56   4482] Committed on net mem_in[17]
[03/22 03:11:56   4482]   Added inst FE_PHC3128_mem_in_17_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2693_mem_in_17_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2517_mem_in_49_
[03/22 03:11:56   4482]   Added inst FE_PHC3129_mem_in_49_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2580_mem_in_49_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2627_mem_in_35_
[03/22 03:11:56   4482]   Added inst FE_PHC3130_mem_in_35_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2508_mem_in_35_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2522_mem_in_31_
[03/22 03:11:56   4482]   Added inst FE_PHC3131_mem_in_31_ (CKBD0)
[03/22 03:11:56   4482]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U449/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U513/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U577/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U641/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U705/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U450/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U514/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U578/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U642/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U706/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2455_mem_in_31_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2613_mem_in_27_
[03/22 03:11:56   4482]   Added inst FE_PHC3132_mem_in_27_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2574_mem_in_27_/I
[03/22 03:11:56   4482] Committed on net mem_in[54]
[03/22 03:11:56   4482]   Added inst FE_PHC3133_mem_in_54_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2548_mem_in_54_/I
[03/22 03:11:56   4482] Committed on net mem_in[55]
[03/22 03:11:56   4482]   Added inst FE_PHC3134_mem_in_55_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2563_mem_in_55_/I
[03/22 03:11:56   4482] Committed on net mem_in[12]
[03/22 03:11:56   4482]   Added inst FE_PHC3135_mem_in_12_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2784_mem_in_12_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2636_mem_in_22_
[03/22 03:11:56   4482]   Added inst FE_PHC3136_mem_in_22_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2575_mem_in_22_/I
[03/22 03:11:56   4482] Committed on net mem_in[23]
[03/22 03:11:56   4482]   Added inst FE_PHC3137_mem_in_23_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2611_mem_in_23_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2540_mem_in_16_
[03/22 03:11:56   4482]   Added inst FE_PHC3138_mem_in_16_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2483_mem_in_16_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2764_mem_in_56_
[03/22 03:11:56   4482]   Added inst FE_PHC3139_mem_in_56_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2768_mem_in_56_/I
[03/22 03:11:56   4482]     side term: qmem_instance/FE_PHC2677_mem_in_56_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2725_mem_in_43_
[03/22 03:11:56   4482]   Added inst FE_PHC3140_mem_in_43_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2740_mem_in_43_/I
[03/22 03:11:56   4482] Committed on net mem_in[30]
[03/22 03:11:56   4482]   Added inst FE_PHC3141_mem_in_30_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2601_mem_in_30_/I
[03/22 03:11:56   4482] Committed on net array_out[1]
[03/22 03:11:56   4482]   Added inst FE_PHC3142_array_out_1_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1185_0/A1
[03/22 03:11:56   4482] Committed on net mem_in[61]
[03/22 03:11:56   4482]   Added inst FE_PHC3143_mem_in_61_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2651_mem_in_61_/I
[03/22 03:11:56   4482] Committed on net mem_in[63]
[03/22 03:11:56   4482]   Added inst FE_PHC3144_mem_in_63_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2607_mem_in_63_/I
[03/22 03:11:56   4482] Committed on net mem_in[19]
[03/22 03:11:56   4482]   Added inst FE_PHC3145_mem_in_19_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2687_mem_in_19_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2112_mem_in_33_
[03/22 03:11:56   4482]   Added inst FE_PHC3146_mem_in_33_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2063_mem_in_33_/I
[03/22 03:11:56   4482] Committed on net mem_in[13]
[03/22 03:11:56   4482]   Added inst FE_PHC3147_mem_in_13_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2592_mem_in_13_/I
[03/22 03:11:56   4482] Committed on net mem_in[14]
[03/22 03:11:56   4482]   Added inst FE_PHC3148_mem_in_14_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2736_mem_in_14_/I
[03/22 03:11:56   4482] Committed on net mem_in[10]
[03/22 03:11:56   4482]   Added inst FE_PHC3149_mem_in_10_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2536_mem_in_10_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2666_mem_in_34_
[03/22 03:11:56   4482]   Added inst FE_PHC3150_mem_in_34_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2552_mem_in_34_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2192_array_out_80_
[03/22 03:11:56   4482]   Added inst FE_PHC3151_array_out_80_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2263_array_out_80_/I
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2322_array_out_80_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2560_mem_in_39_
[03/22 03:11:56   4482]   Added inst FE_PHC3152_mem_in_39_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2671_mem_in_39_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2596_mem_in_29_
[03/22 03:11:56   4482]   Added inst FE_PHC3153_mem_in_29_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2532_mem_in_29_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2467_mem_in_25_
[03/22 03:11:56   4482]   Added inst FE_PHC3154_mem_in_25_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2638_mem_in_25_/I
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHN2081_n1518
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC3155_n1518 (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U66/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U64/A2
[03/22 03:11:56   4482] Committed on net FE_PHN2605_mem_in_60_
[03/22 03:11:56   4482]   Added inst FE_PHC3156_mem_in_60_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2549_mem_in_60_/I
[03/22 03:11:56   4482] Committed on net mem_in[1]
[03/22 03:11:56   4482]   Added inst FE_PHC3157_mem_in_1_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2682_mem_in_1_/I
[03/22 03:11:56   4482] Committed on net mem_in[20]
[03/22 03:11:56   4482]   Added inst FE_PHC3158_mem_in_20_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2703_mem_in_20_/I
[03/22 03:11:56   4482] Committed on net array_out[142]
[03/22 03:11:56   4482]   Added inst FE_PHC3159_array_out_142_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/U92/A2
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/U99/A2
[03/22 03:11:56   4482] Committed on net FE_PHN2453_mem_in_28_
[03/22 03:11:56   4482]   Added inst FE_PHC3160_mem_in_28_ (CKBD0)
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_28_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_28_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory6_reg_28_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U453/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U517/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U581/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U645/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U709/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/memory7_reg_28_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_28_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U452/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U516/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U580/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U644/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U708/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/FE_PHC2169_mem_in_28_/I
[03/22 03:11:56   4482] Committed on net mem_in[0]
[03/22 03:11:56   4482]   Added inst FE_PHC3161_mem_in_0_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2603_mem_in_0_/I
[03/22 03:11:56   4482] Committed on net mem_in[58]
[03/22 03:11:56   4482]   Added inst FE_PHC3162_mem_in_58_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2510_mem_in_58_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2250_mem_in_26_
[03/22 03:11:56   4482]   Added inst FE_PHC3163_mem_in_26_ (CKBD0)
[03/22 03:11:56   4482]     sink term: qmem_instance/memory7_reg_26_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory5_reg_26_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_26_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U454/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U518/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U582/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U646/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U710/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_26_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U455/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U519/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U583/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U647/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U711/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2660_mem_in_26_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2581_mem_in_51_
[03/22 03:11:56   4482]   Added inst FE_PHC3164_mem_in_51_ (CKBD0)
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_51_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_51_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory6_reg_51_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U430/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U494/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U558/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U622/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U686/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/memory7_reg_51_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory5_reg_51_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_51_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U429/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U493/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U557/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U621/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U685/A2
[03/22 03:11:56   4482] Committed on net array_out[120]
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3165_array_out_120_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2094_array_out_120_/I
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2180_array_out_120_/I
[03/22 03:11:56   4482] Committed on net array_out[143]
[03/22 03:11:56   4482]   Added inst FE_PHC3166_array_out_143_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8457_0/A1
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8462_0/A1
[03/22 03:11:56   4482] Committed on net mem_in[4]
[03/22 03:11:56   4482]   Added inst FE_PHC3167_mem_in_4_ (CKBD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2760_mem_in_4_/I
[03/22 03:11:56   4482] Committed on net array_out[0]
[03/22 03:11:56   4482]   Added inst FE_PHC3168_array_out_0_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/U48/I0
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/U91/A2
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2078_array_out_0_/I
[03/22 03:11:56   4482] Committed on net mem_in[52]
[03/22 03:11:56   4482]   Added inst FE_PHC3169_mem_in_52_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2737_mem_in_52_/I
[03/22 03:11:56   4482] Committed on net array_out[123]
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3170_array_out_123_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1144_0/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8444_0/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2238_array_out_123_/I
[03/22 03:11:56   4482] Committed on net mem_in[38]
[03/22 03:11:56   4482]   Added inst FE_PHC3171_mem_in_38_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2566_mem_in_38_/I
[03/22 03:11:56   4482] Committed on net array_out[61]
[03/22 03:11:56   4482]   Added inst FE_PHC3172_array_out_61_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_1188_0/A1
[03/22 03:11:56   4482] Committed on net FE_OCPN1483_array_out_125_
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3173_FE_OCPN1483_array_out_125_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_5_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_1065_0/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_5_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8439_0/A1
[03/22 03:11:56   4482] Committed on net array_out[82]
[03/22 03:11:56   4482]   Added inst FE_PHC3174_array_out_82_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/U91/A2
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1162_0/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1600
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3175_n1600 (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U84/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_1021_0/A2
[03/22 03:11:56   4482] Committed on net FE_PHN2061_array_out_140_
[03/22 03:11:56   4482]   Added inst FE_PHC3176_array_out_140_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_/I
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_/I
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2303_array_out_140_/I
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2353_array_out_140_/I
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2416_array_out_140_/I
[03/22 03:11:56   4482] Committed on net FE_PHN2021_mem_in_5_
[03/22 03:11:56   4482]   Added inst FE_PHC3177_mem_in_5_ (CKBD0)
[03/22 03:11:56   4482]     sink term: qmem_instance/memory7_reg_5_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory5_reg_5_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_5_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U475/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U539/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U603/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U667/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U731/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_5_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_5_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory6_reg_5_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U476/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U540/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U604/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U668/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U732/A2
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3178_n1546 (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U448/A2
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2089_n1546/I
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U444/I
[03/22 03:11:56   4482] Committed on net array_out[81]
[03/22 03:11:56   4482]   Added inst FE_PHC3179_array_out_81_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1176_0/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1499
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3180_n1499 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U108/A1
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U107/A1
[03/22 03:11:56   4482] Committed on net FE_PHN2039_mem_in_8_
[03/22 03:11:56   4482]   Added inst FE_PHC3181_mem_in_8_ (CKBD0)
[03/22 03:11:56   4482]     sink term: kmem_instance/U729/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U665/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U601/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U537/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U473/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/memory6_reg_8_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_8_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_8_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U728/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U664/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U600/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U536/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U472/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_8_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory5_reg_8_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory7_reg_8_/D
[03/22 03:11:56   4482] Committed on net FE_PHN2009_mem_in_2_
[03/22 03:11:56   4482]   Added inst FE_PHC3182_mem_in_2_ (CKBD0)
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_2_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_2_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory6_reg_2_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U479/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U543/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U607/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U671/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U735/A2
[03/22 03:11:56   4482]     side term: qmem_instance/memory7_reg_2_/D
[03/22 03:11:56   4482]     side term: qmem_instance/memory5_reg_2_/D
[03/22 03:11:56   4482]     side term: qmem_instance/memory6_reg_2_/D
[03/22 03:11:56   4482]     side term: qmem_instance/U478/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U542/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U606/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U670/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U734/A2
[03/22 03:11:56   4482] Committed on net array_out[144]
[03/22 03:11:56   4482]   Added inst FE_PHC3183_array_out_144_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1034_0/A1
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1037_0/A1
[03/22 03:11:56   4482] Committed on net FE_PHN2783_mem_in_11_
[03/22 03:11:56   4482]   Added inst FE_PHC3184_mem_in_11_ (CKBD0)
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U469/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U533/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U597/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U661/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U725/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: qmem_instance/FE_PHC2779_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2769_mem_in_11_/I
[03/22 03:11:56   4482]     sink term: kmem_instance/FE_PHC2775_mem_in_11_/I
[03/22 03:11:56   4482] Committed on net array_out[124]
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3185_array_out_124_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_8523_0/A1
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/U79/I1
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_4_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3186_n1557 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1366/I
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U172/A2
[03/22 03:11:56   4482] Committed on net array_out[122]
[03/22 03:11:56   4482]   Added inst FE_PHC3187_array_out_122_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/U83/A2
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_6__fifo_instance/U88/A2
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1587
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3188_n1587 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1411/A
[03/22 03:11:56   4482] Committed on net array_out[141]
[03/22 03:11:56   4482]   Added inst FE_PHC3189_array_out_141_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1167_0/A1
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2108_array_out_141_/I
[03/22 03:11:56   4482] Committed on net array_out[83]
[03/22 03:11:56   4482]   Added inst FE_PHC3190_array_out_83_ (CKBD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/U87/A2
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1147_0/A1
[03/22 03:11:56   4482] Committed on net array_out[146]
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3191_array_out_146_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_6_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_6_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8467_0/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_6_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8477_0/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/inst_temp[13]
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3192_inst_temp_13_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_7__mac_col_inst/inst_q_reg_1_/D
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/U6/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1543
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3193_n1543 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U357/I
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U98/A2
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U97/A2
[03/22 03:11:56   4482] Committed on net array_out[8]
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3194_array_out_8_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8389_0/A1
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/U80/I1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_8_/D
[03/22 03:11:56   4482] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OCPN1843_array_out_17_
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3195_FE_OCPN1843_array_out_17_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_17_/D
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_17_/D
[03/22 03:11:56   4482] Committed on net FE_PHN2028_mem_in_9_
[03/22 03:11:56   4482]   Added inst FE_PHC3196_mem_in_9_ (CKBD0)
[03/22 03:11:56   4482]     sink term: kmem_instance/U728/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U664/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U600/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U536/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/U472/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/memory6_reg_9_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_9_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_9_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/U727/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U663/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U599/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U535/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/U471/A2
[03/22 03:11:56   4482]     sink term: qmem_instance/memory6_reg_9_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory5_reg_9_/D
[03/22 03:11:56   4482]     sink term: qmem_instance/memory7_reg_9_/D
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n15
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3197_n15 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U91/A2
[03/22 03:11:56   4482] Committed on net reset
[03/22 03:11:56   4482]   Added inst FE_PHC3198_reset (BUFFD0)
[03/22 03:11:56   4482]     sink term: FE_PHC2960_reset/I
[03/22 03:11:56   4482]     sink term: FE_PHC2841_reset/I
[03/22 03:11:56   4482]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2958_reset/I
[03/22 03:11:56   4482]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:11:56   4482]     side term: FE_PHC2816_reset/I
[03/22 03:11:56   4482]     side term: FE_PHC2821_reset/I
[03/22 03:11:56   4482]     side term: FE_PHC2831_reset/I
[03/22 03:11:56   4482] Committed on net mac_array_instance/q_temp[176]
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3199_q_temp_176_ (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U616/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1301/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1295/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1170/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U922/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U570/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U565/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U511/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U503/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U441/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U393/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U43/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/q_temp[136]
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3200_q_temp_136_ (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U898/A2
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U449/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1304/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1279/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1055/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U906/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U577/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U535/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U527/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U379/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U45/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U44/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/q_temp[185]
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3201_q_temp_185_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U424/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U984/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U505/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6106_0/B1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_6106_0/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/q_temp[144]
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3202_q_temp_144_ (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U614/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1300/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U575/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U550/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U523/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U466/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U442/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U387/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U54/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC438_q_temp_144_/I
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_OFC439_q_temp_144_/I
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_7200_0/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_7200_0/A2
[03/22 03:11:56   4482] Committed on net mac_array_instance/q_temp[152]
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3203_q_temp_152_ (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U617/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/D
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1307/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1291/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1163/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1060/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U962/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U919/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U596/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U569/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U474/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U422/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U48/A1
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1058
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3204_n1058 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1256/CI
[03/22 03:11:56   4482] Committed on net FE_PHN2026_mem_in_6_
[03/22 03:11:56   4482]   Added inst kmem_instance/FE_PHC3205_mem_in_6_ (CKBD0)
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_6_/D
[03/22 03:11:56   4482]     side term: kmem_instance/U731/A2
[03/22 03:11:56   4482]     side term: kmem_instance/U667/A2
[03/22 03:11:56   4482]     side term: kmem_instance/U603/A2
[03/22 03:11:56   4482]     side term: kmem_instance/U539/A2
[03/22 03:11:56   4482]     side term: kmem_instance/U475/A2
[03/22 03:11:56   4482]     side term: kmem_instance/memory6_reg_6_/D
[03/22 03:11:56   4482]     side term: kmem_instance/memory7_reg_6_/D
[03/22 03:11:56   4482]     side term: qmem_instance/U730/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U666/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U602/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U538/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U474/A2
[03/22 03:11:56   4482]     side term: qmem_instance/memory6_reg_6_/D
[03/22 03:11:56   4482]     side term: qmem_instance/memory5_reg_6_/D
[03/22 03:11:56   4482]     side term: qmem_instance/memory7_reg_6_/D
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1488
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3206_n1488 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U637/B
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U567/B2
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1215
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3207_n1215 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U617/B2
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U589/B2
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1307/B1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1221/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1166/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U980/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U935/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U932/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U587/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U414/A2
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1222
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3208_n1222 (BUFFD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1311/B2
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U842/A2
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1308/B1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1001/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U895/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U843/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U590/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U548/B2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U327/B2
[03/22 03:11:56   4482] Committed on net array_out[15]
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3209_array_out_15_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_505_0/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8005_0/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OCPC1765_array_out_15_/I
[03/22 03:11:56   4482] Committed on net mac_array_instance/col_idx_6__mac_col_inst/key_q[11]
[03/22 03:11:56   4482]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3210_key_q_11_ (CKBD0)
[03/22 03:11:56   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC346_key_q_11_/I
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1060/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U629/B1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U482/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U481/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U453/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U437/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U436/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U433/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U409/A2
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U403/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2750_0/A1
[03/22 03:11:56   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2751_0/A1
[03/22 03:11:56   4482] Committed on net array_out[18]
[03/22 03:11:56   4482]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3211_array_out_18_ (BUFFD0)
[03/22 03:11:56   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_19_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/U31/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/U30/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/U25/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/U23/A1
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_18_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D
[03/22 03:11:56   4482]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D
[03/22 03:11:56   4482] Committed on net FE_PHN2024_mem_in_7_
[03/22 03:11:56   4482]   Added inst kmem_instance/FE_PHC3212_mem_in_7_ (CKBD0)
[03/22 03:11:56   4482]     sink term: kmem_instance/memory6_reg_7_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U602/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/memory5_reg_7_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U538/A2
[03/22 03:11:56   4482]     sink term: kmem_instance/memory7_reg_7_/D
[03/22 03:11:56   4482]     sink term: kmem_instance/U474/A2
[03/22 03:11:56   4482]     side term: kmem_instance/U730/A2
[03/22 03:11:56   4482]     side term: kmem_instance/U666/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U729/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U665/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U601/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U537/A2
[03/22 03:11:56   4482]     side term: qmem_instance/U473/A2
[03/22 03:11:56   4482]     side term: qmem_instance/memory6_reg_7_/D
[03/22 03:11:56   4482]     side term: qmem_instance/memory5_reg_7_/D
[03/22 03:11:56   4482]     side term: qmem_instance/memory7_reg_7_/D
[03/22 03:11:57   4482] Committed on net array_out[100]
[03/22 03:11:57   4482]   Added inst FE_PHC3213_array_out_100_ (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_0_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_0_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_0_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_0_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/U56/I0
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_5__fifo_instance/U95/A2
[03/22 03:11:57   4482] Committed on net FE_PHN2230_array_out_20_
[03/22 03:11:57   4482]   Added inst FE_PHC3214_array_out_20_ (CKBD0)
[03/22 03:11:57   4482]     sink term: FE_PHC2301_array_out_20_/I
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_7__fifo_instance/n144
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3215_n144 (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_7__fifo_instance/n106
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3216_n106 (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q6_reg_1_/D
[03/22 03:11:57   4482] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1522
[03/22 03:11:57   4482]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC3217_n1522 (BUFFD0)
[03/22 03:11:57   4482]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_5734_0/I
[03/22 03:11:57   4482] Committed on net array_out[21]
[03/22 03:11:57   4482]   Added inst FE_PHC3218_array_out_21_ (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2091_array_out_21_/I
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2175_n101
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3219_n101 (BUFFD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_4__fifo_instance/n100
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3220_n100 (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_3_/D
[03/22 03:11:57   4482] Committed on net ofifo_inst/FE_PHN2747_reset
[03/22 03:11:57   4482]   Added inst ofifo_inst/FE_PHC3221_reset (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2719_reset/I
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2734_reset/I
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2159_array_out_140_
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3222_array_out_140_ (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_4__fifo_instance/n135
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3223_n135 (BUFFD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_4__fifo_instance/n136
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3224_n136 (BUFFD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D
[03/22 03:11:57   4482] Committed on net array_out[22]
[03/22 03:11:57   4482]   Added inst FE_PHC3225_array_out_22_ (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_2_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_2_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_2_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_2_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1150_0/A1
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1153_0/A1
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_4__fifo_instance/n99
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3226_n99 (BUFFD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_2_/D
[03/22 03:11:57   4482] Committed on net array_out[41]
[03/22 03:11:57   4482]   Added inst FE_PHC3227_array_out_41_ (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_2__fifo_instance/U88/A2
[03/22 03:11:57   4482] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1522
[03/22 03:11:57   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3228_n1522 (BUFFD0)
[03/22 03:11:57   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U453/I
[03/22 03:11:57   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2084_n1522/I
[03/22 03:11:57   4482] Committed on net ofifo_inst/col_idx_4__fifo_instance/n98
[03/22 03:11:57   4482]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3229_n98 (BUFFD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D
[03/22 03:11:57   4482] Committed on net array_out[23]
[03/22 03:11:57   4482]   Added inst FE_PHC3230_array_out_23_ (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/U95/A2
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1157_0/A1
[03/22 03:11:57   4482] Committed on net array_out[85]
[03/22 03:11:57   4482]   Added inst FE_PHC3231_array_out_85_ (CKBD0)
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_5_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_5_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_5_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_5_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_5_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_5_/D
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_8425_0/A1
[03/22 03:11:57   4482]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_9290_0/A1
[03/22 03:11:57   4482] Committed on net array_out[101]
[03/22 03:11:57   4482]   Added inst FE_PHC3232_array_out_101_ (BUFFD0)
[03/22 03:11:57   4482]     sink term: FE_PHC2079_array_out_101_/I
[03/22 03:11:57   4482] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1568
[03/22 03:11:57   4482]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3233_n1568 (BUFFD0)
[03/22 03:11:57   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U509/I
[03/22 03:11:57   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2244_n1568/I
[03/22 03:11:57   4482] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1638
[03/22 03:11:57   4482]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3234_n1638 (CKBD0)
[03/22 03:11:57   4482]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U158/A2
[03/22 03:11:57   4482]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U400/A2
[03/22 03:11:57   4482] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1621
[03/22 03:11:57   4482]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3235_n1621 (CKBD0)
[03/22 03:11:57   4482]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U632/A2
[03/22 03:11:57   4482]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U261/A2
[03/22 03:11:57   4482] Committed inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U87
[03/22 03:11:57   4482]   Resized cell XOR2D0 -> cell CKXOR2D0
[03/22 03:11:57   4482] Committed inst FE_OCPC1482_array_out_145_
[03/22 03:11:57   4482]   Resized cell BUFFD6 -> cell BUFFD0
[03/22 03:11:57   4482] Committed inst ofifo_inst/col_idx_0__fifo_instance/FE_OCPC1805_FE_OFN1056_array_out_16_
[03/22 03:11:57   4482]   Resized cell BUFFD4 -> cell BUFFD0
[03/22 03:11:57   4483] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN2162_n1568
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3236_n1568 (BUFFD0)
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2076_n1568/I
[03/22 03:11:57   4483] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN2832_reset
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3237_reset (CKBD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC318_reset/I
[03/22 03:11:57   4483] Committed on net ofifo_inst/col_idx_7__fifo_instance/n141
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3238_n141 (BUFFD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_5_/D
[03/22 03:11:57   4483] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1526
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3239_n1526 (CKBD0)
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U275/B
[03/22 03:11:57   4483] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1569
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3240_n1569 (BUFFD0)
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2959_n1569/I
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U73/A1
[03/22 03:11:57   4483] Committed on net FE_OCPN1480_array_out_26_
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3241_FE_OCPN1480_array_out_26_ (CKBD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_6_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_8447_0/A1
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_8451_0/A1
[03/22 03:11:57   4483] Committed on net FE_OCPN1484_array_out_24_
[03/22 03:11:57   4483]   Added inst FE_PHC3242_FE_OCPN1484_array_out_24_ (CKBD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/U41/I1
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/U87/I1
[03/22 03:11:57   4483] Committed on net array_out[102]
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3243_array_out_102_ (BUFFD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2381_array_out_102_/I
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/U97/A2
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_/I
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2315_array_out_102_/I
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2167_array_out_102_/I
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2251_array_out_102_/I
[03/22 03:11:57   4483] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1643
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3244_n1643 (CKBD0)
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U660/A2
[03/22 03:11:57   4483]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1378/A2
[03/22 03:11:57   4483] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1512
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3245_n1512 (BUFFD0)
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1372/A2
[03/22 03:11:57   4483]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U7/A2
[03/22 03:11:57   4483] Committed on net FE_OCPN1404_array_out_25_
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3246_FE_OCPN1404_array_out_25_ (CKBD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_5_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1062_0/A1
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_8458_0/A1
[03/22 03:11:57   4483] Committed on net ofifo_inst/col_idx_1__fifo_instance/n39
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3247_n39 (BUFFD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D
[03/22 03:11:57   4483] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN2381_array_out_102_
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3248_array_out_102_ (BUFFD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D
[03/22 03:11:57   4483] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1572
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3249_n1572 (BUFFD0)
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U72/A2
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U70/I
[03/22 03:11:57   4483] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1610
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3250_n1610 (CKBD0)
[03/22 03:11:57   4483]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U658/A2
[03/22 03:11:57   4483]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1381/A2
[03/22 03:11:57   4483] Committed on net array_out[104]
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3251_array_out_104_ (BUFFD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8497_0/A1
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_4_/D
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_4_/D
[03/22 03:11:57   4483]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8491_0/A1
[03/22 03:11:57   4483] Committed on net array_out[105]
[03/22 03:11:57   4483]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3252_array_out_105_ (CKBD0)
[03/22 03:11:57   4483]     sink term: FE_OFC1055_array_out_105_/I
[03/22 03:11:57   4483] Committed on net ofifo_inst/col_idx_5__fifo_instance/n107
[03/22 03:11:57   4483]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3253_n107 (CKBD0)
[03/22 03:11:57   4483]     sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_4_/D
[03/22 03:11:57   4483] Worst hold path end point:
[03/22 03:11:57   4483]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:11:57   4483]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:11:57   4483] ===========================================================================================
[03/22 03:11:57   4483]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/22 03:11:57   4483] ------------------------------------------------------------------------------------------
[03/22 03:11:57   4483]  Hold WNS :      -0.1505
[03/22 03:11:57   4483]       TNS :     -28.4256
[03/22 03:11:57   4483]       #VP :         1035
[03/22 03:11:57   4483]       TNS+:      27.1762/151 improved (0.1800 per commit, 48.876%)
[03/22 03:11:57   4483]   Density :      89.088%
[03/22 03:11:57   4483] ------------------------------------------------------------------------------------------
[03/22 03:11:57   4483]  148 buffer added (phase total 148, total 148)
[03/22 03:11:57   4483]  3 inst resized (phase total 3, total 3)
[03/22 03:11:57   4483]  cpu=0:00:23.8 real=0:00:25.0 totSessionCpu=1:14:43 mem=1665.8M
[03/22 03:11:57   4483] ===========================================================================================
[03/22 03:11:57   4483] 
[03/22 03:11:57   4483] Starting Phase 1 Step 2 Iter 2 ...
[03/22 03:11:58   4484] Committed on net FE_PHN2009_mem_in_2_
[03/22 03:11:58   4484]   Added inst FE_PHC3254_mem_in_2_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3182_mem_in_2_/I
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_2_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_2_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_2_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U478/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U542/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U606/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U670/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U734/A2
[03/22 03:11:58   4484] Committed on net mem_in[14]
[03/22 03:11:58   4484]   Added inst FE_PHC3255_mem_in_14_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3148_mem_in_14_/I
[03/22 03:11:58   4484] Committed on net mem_in[13]
[03/22 03:11:58   4484]   Added inst FE_PHC3256_mem_in_13_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3147_mem_in_13_/I
[03/22 03:11:58   4484] Committed on net mem_in[10]
[03/22 03:11:58   4484]   Added inst FE_PHC3257_mem_in_10_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3149_mem_in_10_/I
[03/22 03:11:58   4484] Committed on net FE_PHN2131_mem_in_24_
[03/22 03:11:58   4484]   Added inst FE_PHC3258_mem_in_24_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC2355_mem_in_24_/I
[03/22 03:11:58   4484] Committed on net mem_in[20]
[03/22 03:11:58   4484]   Added inst FE_PHC3259_mem_in_20_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3158_mem_in_20_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3151_array_out_80_
[03/22 03:11:58   4484]   Added inst FE_PHC3260_array_out_80_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3151_array_out_80_/I
[03/22 03:11:58   4484] Committed on net array_out[22]
[03/22 03:11:58   4484]   Added inst FE_PHC3261_array_out_22_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3225_array_out_22_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3127_mem_in_57_
[03/22 03:11:58   4484]   Added inst FE_PHC3262_mem_in_57_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3127_mem_in_57_/I
[03/22 03:11:58   4484] Committed on net mem_in[12]
[03/22 03:11:58   4484]   Added inst FE_PHC3263_mem_in_12_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3135_mem_in_12_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3132_mem_in_27_
[03/22 03:11:58   4484]   Added inst FE_PHC3264_mem_in_27_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3132_mem_in_27_/I
[03/22 03:11:58   4484] Committed on net FE_PHN2596_mem_in_29_
[03/22 03:11:58   4484]   Added inst FE_PHC3265_mem_in_29_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3153_mem_in_29_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3163_mem_in_26_
[03/22 03:11:58   4484]   Added inst FE_PHC3266_mem_in_26_ (CKBD0)
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_26_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_26_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_26_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U454/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U518/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U582/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U646/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U710/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_26_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/U455/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U519/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U583/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U647/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U711/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2660_mem_in_26_/I
[03/22 03:11:58   4484] Committed on net mem_in[58]
[03/22 03:11:58   4484]   Added inst FE_PHC3267_mem_in_58_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3162_mem_in_58_/I
[03/22 03:11:58   4484] Committed on net FE_PHN2154_mem_in_4_
[03/22 03:11:58   4484]   Added inst qmem_instance/FE_PHC3268_mem_in_4_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_4_/D
[03/22 03:11:58   4484]     side term: FE_PHC2080_mem_in_4_/I
[03/22 03:11:58   4484] Committed on net mem_in[1]
[03/22 03:11:58   4484]   Added inst FE_PHC3269_mem_in_1_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3157_mem_in_1_/I
[03/22 03:11:58   4484] Committed on net mem_in[54]
[03/22 03:11:58   4484]   Added inst FE_PHC3270_mem_in_54_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3133_mem_in_54_/I
[03/22 03:11:58   4484] Committed on net FE_PHN2156_array_out_20_
[03/22 03:11:58   4484]   Added inst FE_PHC3271_array_out_20_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC2230_array_out_20_/I
[03/22 03:11:58   4484] Committed on net mem_in[55]
[03/22 03:11:58   4484]   Added inst FE_PHC3272_mem_in_55_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3134_mem_in_55_/I
[03/22 03:11:58   4484] Committed on net mem_in[62]
[03/22 03:11:58   4484]   Added inst FE_PHC3273_mem_in_62_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3121_mem_in_62_/I
[03/22 03:11:58   4484] Committed on net mem_in[0]
[03/22 03:11:58   4484]   Added inst FE_PHC3274_mem_in_0_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3161_mem_in_0_/I
[03/22 03:11:58   4484] Committed on net array_out[81]
[03/22 03:11:58   4484]   Added inst FE_PHC3275_array_out_81_ (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3179_array_out_81_/I
[03/22 03:11:58   4484] Committed on net FE_PHN2672_mem_in_28_
[03/22 03:11:58   4484]   Added inst FE_PHC3276_mem_in_28_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC2485_mem_in_28_/I
[03/22 03:11:58   4484] Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2073_array_out_40_
[03/22 03:11:58   4484]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC3277_array_out_40_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_2__fifo_instance/U49/I0
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_0_/D
[03/22 03:11:58   4484] Committed on net FE_PHN2669_mem_in_41_
[03/22 03:11:58   4484]   Added inst FE_PHC3278_mem_in_41_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3125_mem_in_41_/I
[03/22 03:11:58   4484] Committed on net FE_PHN2229_mem_in_40_
[03/22 03:11:58   4484]   Added inst FE_PHC3279_mem_in_40_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC2099_mem_in_40_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3140_mem_in_43_
[03/22 03:11:58   4484]   Added inst FE_PHC3280_mem_in_43_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC2740_mem_in_43_/I
[03/22 03:11:58   4484] Committed on net array_out[21]
[03/22 03:11:58   4484]   Added inst FE_PHC3281_array_out_21_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3218_array_out_21_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3136_mem_in_22_
[03/22 03:11:58   4484]   Added inst FE_PHC3282_mem_in_22_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3136_mem_in_22_/I
[03/22 03:11:58   4484] Committed on net mem_in[15]
[03/22 03:11:58   4484]   Added inst FE_PHC3283_mem_in_15_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3122_mem_in_15_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3168_array_out_0_
[03/22 03:11:58   4484]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3284_array_out_0_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_0__fifo_instance/U91/A2
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_0__fifo_instance/U48/I0
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2078_array_out_0_/I
[03/22 03:11:58   4484] Committed on net mem_in[21]
[03/22 03:11:58   4484]   Added inst FE_PHC3285_mem_in_21_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3119_mem_in_21_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3139_mem_in_56_
[03/22 03:11:58   4484]   Added inst FE_PHC3286_mem_in_56_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC2768_mem_in_56_/I
[03/22 03:11:58   4484] Committed on net FE_PHN2631_mem_in_49_
[03/22 03:11:58   4484]   Added inst FE_PHC3287_mem_in_49_ (CKBD0)
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_49_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory5_reg_49_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory6_reg_49_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/U432/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U496/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U560/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U624/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U688/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_49_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_49_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_49_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U431/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U495/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U559/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U623/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U687/A2
[03/22 03:11:58   4484] Committed on net FE_PHN3131_mem_in_31_
[03/22 03:11:58   4484]   Added inst FE_PHC3288_mem_in_31_ (CKBD0)
[03/22 03:11:58   4484]     sink term: qmem_instance/U641/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_31_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_31_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U513/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_31_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U577/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U449/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_31_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory5_reg_31_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/U450/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U514/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U578/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U642/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U706/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2455_mem_in_31_/I
[03/22 03:11:58   4484]     side term: qmem_instance/U705/A2
[03/22 03:11:58   4484] Committed on net mem_in[59]
[03/22 03:11:58   4484]   Added inst FE_PHC3289_mem_in_59_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3120_mem_in_59_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3130_mem_in_35_
[03/22 03:11:58   4484]   Added inst FE_PHC3290_mem_in_35_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3130_mem_in_35_/I
[03/22 03:11:58   4484] Committed on net mem_in[53]
[03/22 03:11:58   4484]   Added inst FE_PHC3291_mem_in_53_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: FE_PHC3116_mem_in_53_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3184_mem_in_11_
[03/22 03:11:58   4484]   Added inst FE_PHC3292_mem_in_11_ (CKBD0)
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_11_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U469/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U533/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U597/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U661/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U725/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: qmem_instance/FE_PHC2779_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2769_mem_in_11_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC2775_mem_in_11_/I
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1546
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3293_n1546 (CKBD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3178_n1546/I
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U444/I
[03/22 03:11:58   4484] Committed on net FE_PHN3117_array_out_60_
[03/22 03:11:58   4484]   Added inst FE_PHC3294_array_out_60_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_3__fifo_instance/U59/I0
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2066_array_out_60_/I
[03/22 03:11:58   4484] Committed on net FE_PHN3166_array_out_143_
[03/22 03:11:58   4484]   Added inst FE_PHC3295_array_out_143_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_3_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_3_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_3_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_3_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8457_0/A1
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8462_0/A1
[03/22 03:11:58   4484] Committed on net FE_PHN2039_mem_in_8_
[03/22 03:11:58   4484]   Added inst FE_PHC3296_mem_in_8_ (CKBD0)
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_8_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_8_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_8_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U472/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U536/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U600/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U664/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U728/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_8_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory5_reg_8_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory6_reg_8_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/U473/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U537/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U601/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U665/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U729/A2
[03/22 03:11:58   4484] Committed on net FE_PHN3174_array_out_82_
[03/22 03:11:58   4484]   Added inst FE_PHC3297_array_out_82_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/U91/A2
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1162_0/A1
[03/22 03:11:58   4484] Committed on net FE_PHN2061_array_out_140_
[03/22 03:11:58   4484]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3298_array_out_140_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_/I
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2353_array_out_140_/I
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2303_array_out_140_/I
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_/I
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2416_array_out_140_/I
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1615
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC3299_n1615 (BUFFD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U660/A2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U643/A2
[03/22 03:11:58   4484] Committed on net FE_PHN3164_mem_in_51_
[03/22 03:11:58   4484]   Added inst FE_PHC3300_mem_in_51_ (CKBD0)
[03/22 03:11:58   4484]     sink term: kmem_instance/U622/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U558/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/memory6_reg_51_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_51_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory5_reg_51_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/U494/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U430/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_51_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_51_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_51_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U429/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U493/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U557/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U621/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U685/A2
[03/22 03:11:58   4484]     side term: kmem_instance/U686/A2
[03/22 03:11:58   4484] Committed on net FE_PHN3177_mem_in_5_
[03/22 03:11:58   4484]   Added inst FE_PHC3301_mem_in_5_ (CKBD0)
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_5_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_5_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_5_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U475/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U539/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U603/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U667/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U731/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_5_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory5_reg_5_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory6_reg_5_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/U476/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U540/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U604/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U668/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U732/A2
[03/22 03:11:58   4484] Committed on net FE_PHN3159_array_out_142_
[03/22 03:11:58   4484]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3302_array_out_142_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/U92/A2
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_7__fifo_instance/U99/A2
[03/22 03:11:58   4484] Committed on net FE_OCPN1404_array_out_25_
[03/22 03:11:58   4484]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3303_FE_OCPN1404_array_out_25_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_5_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC3246_FE_OCPN1404_array_out_25_/I
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1062_0/A1
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_8458_0/A1
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1585
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3304_n1585 (BUFFD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1411/CI
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1558
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3305_n1558 (BUFFD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U169/A2
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1349/I
[03/22 03:11:58   4484] Committed on net FE_PHN2024_mem_in_7_
[03/22 03:11:58   4484]   Added inst FE_PHC3306_mem_in_7_ (CKBD0)
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC3212_mem_in_7_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/U730/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U666/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U729/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U665/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U601/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U537/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U473/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_7_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_7_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_7_/D
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1543
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3307_n1543 (CKBD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U97/A2
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U98/A2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U357/I
[03/22 03:11:58   4484] Committed on net FE_PHN2028_mem_in_9_
[03/22 03:11:58   4484]   Added inst FE_PHC3308_mem_in_9_ (CKBD0)
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_9_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_9_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_9_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U471/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U535/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U599/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U663/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U727/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_9_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory5_reg_9_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory6_reg_9_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/U472/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U536/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U600/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U664/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U728/A2
[03/22 03:11:58   4484] Committed on net FE_PHN3189_array_out_141_
[03/22 03:11:58   4484]   Added inst FE_PHC3309_array_out_141_ (CKBD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1167_0/A1
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2108_array_out_141_/I
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1587
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3310_n1587 (BUFFD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3188_n1587/I
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1557
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3311_n1557 (BUFFD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1366/I
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U172/A2
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3312_n1570 (CKBD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1345/I
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U170/A2
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1586
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3313_n1586 (CKBD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1411/B
[03/22 03:11:58   4484] Committed on net FE_OCPN1480_array_out_26_
[03/22 03:11:58   4484]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3314_FE_OCPN1480_array_out_26_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_8447_0/A1
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC3241_FE_OCPN1480_array_out_26_/I
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_6_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_6_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_6_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_8451_0/A1
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1564
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3315_n1564 (CKBD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U713/A2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U538/B
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n235
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3316_n235 (BUFFD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1662_0/A2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1663_0/A2
[03/22 03:11:58   4484] Committed on net FE_PHN2026_mem_in_6_
[03/22 03:11:58   4484]   Added inst FE_PHC3317_mem_in_6_ (CKBD0)
[03/22 03:11:58   4484]     sink term: kmem_instance/FE_PHC3205_mem_in_6_/I
[03/22 03:11:58   4484]     sink term: kmem_instance/U731/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U667/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U603/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U539/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/U475/A2
[03/22 03:11:58   4484]     sink term: kmem_instance/memory6_reg_6_/D
[03/22 03:11:58   4484]     sink term: kmem_instance/memory7_reg_6_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/U730/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U666/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U602/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U538/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/U474/A2
[03/22 03:11:58   4484]     sink term: qmem_instance/memory6_reg_6_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory5_reg_6_/D
[03/22 03:11:58   4484]     sink term: qmem_instance/memory7_reg_6_/D
[03/22 03:11:58   4484] Committed on net array_out[30]
[03/22 03:11:58   4484]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3318_array_out_30_ (BUFFD0)
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D
[03/22 03:11:58   4484]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/U29/A1
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/U26/A1
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_10_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D
[03/22 03:11:58   4484]     side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D
[03/22 03:11:58   4484] Committed on net mac_array_instance/col_idx_7__mac_col_inst/FE_OFN790_key_q_0_
[03/22 03:11:58   4484]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3319_FE_OFN790_key_q_0_ (CKBD0)
[03/22 03:11:58   4484]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1317/B1
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1302/B2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1256/B2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1066/B2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U902/A2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U621/B2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U433/B2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U339/A2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_6733_0/A2
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7623_0/B2
[03/22 03:11:58   4484] Committed on net reset
[03/22 03:11:58   4484]   Added inst FE_PHC3320_reset (CKBD0)
[03/22 03:11:58   4484]     sink term: FE_PHC2821_reset/I
[03/22 03:11:58   4484]     side term: FE_PHC3198_reset/I
[03/22 03:11:58   4484]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:11:58   4484]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2958_reset/I
[03/22 03:11:58   4484]     side term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:11:58   4484]     side term: FE_PHC2816_reset/I
[03/22 03:11:58   4484]     side term: FE_PHC2831_reset/I
[03/22 03:11:59   4485] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3165_array_out_120_
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3321_array_out_120_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2094_array_out_120_/I
[03/22 03:11:59   4485] Committed on net FE_PHN3227_array_out_41_
[03/22 03:11:59   4485]   Added inst FE_PHC3322_array_out_41_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q0_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/U88/A2
[03/22 03:11:59   4485] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN2167_array_out_102_
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3323_array_out_102_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D
[03/22 03:11:59   4485] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN2251_array_out_102_
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3324_array_out_102_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D
[03/22 03:11:59   4485] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN528_n85
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3325_FE_OFN528_n85 (BUFFD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8213_0/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/U80/S
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/U34/S
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8101_0/B1
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8100_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U89/B2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U42/S
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U31/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U30/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U29/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U20/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U14/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC286_n85/I
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_505_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_506_0/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1056_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1057_0/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1171_0/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1186_0/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7728_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7729_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7950_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7951_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8214_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8437_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8438_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8522_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8525_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_9272_0/I
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_9273_0/A2
[03/22 03:11:59   4485] Committed on net FE_PHN2857_reset
[03/22 03:11:59   4485]   Added inst FE_PHC3326_reset (BUFFD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/FE_PHC2801_reset/I
[03/22 03:11:59   4485]     sink term: ofifo_inst/FE_PHC2810_reset/I
[03/22 03:11:59   4485] Committed on net FE_PHN3187_array_out_122_
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3327_array_out_122_ (BUFFD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/U88/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_6__fifo_instance/U83/A2
[03/22 03:11:59   4485] Committed on net FE_OCPN1403_array_out_44_
[03/22 03:11:59   4485]   Added inst FE_PHC3328_FE_OCPN1403_array_out_44_ (BUFFD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_4_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_4_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_4_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_4_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_4_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/U85/I1
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_8489_0/A1
[03/22 03:11:59   4485] Committed on net FE_OCPN1424_array_out_2_
[03/22 03:11:59   4485]   Added inst FE_PHC3329_FE_OCPN1424_array_out_2_ (BUFFD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/U93/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1170_0/A1
[03/22 03:11:59   4485] Committed on net FE_PHN3172_array_out_61_
[03/22 03:11:59   4485]   Added inst FE_PHC3330_array_out_61_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_1188_0/A1
[03/22 03:11:59   4485] Committed on net FE_PHN3142_array_out_1_
[03/22 03:11:59   4485]   Added inst FE_PHC3331_array_out_1_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1185_0/A1
[03/22 03:11:59   4485] Committed on net array_out[124]
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3332_array_out_124_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC3185_array_out_124_/I
[03/22 03:11:59   4485] Committed on net array_out[146]
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3333_array_out_146_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_6_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_6_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC3191_array_out_146_/I
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8477_0/A1
[03/22 03:11:59   4485] Committed on net ofifo_inst/col_idx_0__fifo_instance/n7
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3334_n7 (BUFFD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8390_0/B1
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8389_0/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_3254_0/B1
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_3253_0/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1676_0/S
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_6631_0/B1
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_6630_0/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8108_0/B1
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8107_0/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8006_0/B1
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8005_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U93/B2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U92/B2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U91/B2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U51/S
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U27/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U25/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U23/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U21/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/E
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC308_n7/I
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1040_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1041_0/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8217_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8218_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8433_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8434_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8485_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8486_0/B1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8519_0/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8520_0/B1
[03/22 03:11:59   4485] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1546
[03/22 03:11:59   4485]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3335_n1546 (CKBD0)
[03/22 03:11:59   4485]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U94/A2
[03/22 03:11:59   4485]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U80/I
[03/22 03:11:59   4485] Committed on net FE_PHN3190_array_out_83_
[03/22 03:11:59   4485]   Added inst FE_PHC3336_array_out_83_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/U87/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1147_0/A1
[03/22 03:11:59   4485] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3337_array_out_102_ (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_5__fifo_instance/U97/A2
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2090_array_out_102_/I
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2315_array_out_102_/I
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2381_array_out_102_/I
[03/22 03:11:59   4485] Committed on net FE_PHN3198_reset
[03/22 03:11:59   4485]   Added inst FE_PHC3338_reset (BUFFD0)
[03/22 03:11:59   4485]     sink term: FE_PHC2960_reset/I
[03/22 03:11:59   4485]     side term: FE_PHC2841_reset/I
[03/22 03:11:59   4485] Committed on net array_out[18]
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3339_array_out_18_ (BUFFD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_18_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC3211_array_out_18_/I
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U31/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U30/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U25/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/U23/A1
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D
[03/22 03:11:59   4485]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D
[03/22 03:11:59   4485] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2733_reset
[03/22 03:11:59   4485]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3340_reset (CKBD0)
[03/22 03:11:59   4485]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_OFC329_reset/I
[03/22 03:11:59   4485] Worst hold path end point:
[03/22 03:11:59   4485]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:11:59   4485]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:11:59   4485] ===========================================================================================
[03/22 03:11:59   4485]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/22 03:11:59   4485] ------------------------------------------------------------------------------------------
[03/22 03:11:59   4485]  Hold WNS :      -0.1278
[03/22 03:11:59   4485]       TNS :     -11.1360
[03/22 03:11:59   4485]       #VP :          498
[03/22 03:11:59   4485]       TNS+:      17.2896/87 improved (0.1987 per commit, 60.824%)
[03/22 03:11:59   4485]   Density :      89.174%
[03/22 03:11:59   4485] ------------------------------------------------------------------------------------------
[03/22 03:11:59   4485]  87 buffer added (phase total 235, total 235)
[03/22 03:11:59   4485]  cpu=0:00:25.8 real=0:00:27.0 totSessionCpu=1:14:45 mem=1665.8M
[03/22 03:11:59   4485] ===========================================================================================
[03/22 03:11:59   4485] 
[03/22 03:11:59   4485] Starting Phase 1 Step 2 Iter 3 ...
[03/22 03:12:00   4486] Committed on net mem_in[13]
[03/22 03:12:00   4486]   Added inst FE_PHC3341_mem_in_13_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3256_mem_in_13_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3131_mem_in_31_
[03/22 03:12:00   4486]   Added inst qmem_instance/FE_PHC3342_mem_in_31_ (CKBD0)
[03/22 03:12:00   4486]     sink term: qmem_instance/U705/A2
[03/22 03:12:00   4486]     side term: FE_PHC3288_mem_in_31_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3294_array_out_60_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC3343_array_out_60_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_0_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_3__fifo_instance/U59/I0
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2066_array_out_60_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3296_mem_in_8_
[03/22 03:12:00   4486]   Added inst kmem_instance/FE_PHC3344_mem_in_8_ (CKBD0)
[03/22 03:12:00   4486]     sink term: kmem_instance/memory6_reg_8_/D
[03/22 03:12:00   4486]     side term: qmem_instance/memory7_reg_8_/D
[03/22 03:12:00   4486]     side term: qmem_instance/memory5_reg_8_/D
[03/22 03:12:00   4486]     side term: qmem_instance/memory6_reg_8_/D
[03/22 03:12:00   4486]     side term: qmem_instance/U472/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U536/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U600/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U664/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U728/A2
[03/22 03:12:00   4486]     side term: kmem_instance/memory7_reg_8_/D
[03/22 03:12:00   4486]     side term: kmem_instance/memory5_reg_8_/D
[03/22 03:12:00   4486]     side term: kmem_instance/U473/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U537/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U601/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U665/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U729/A2
[03/22 03:12:00   4486] Committed on net mem_in[0]
[03/22 03:12:00   4486]   Added inst FE_PHC3345_mem_in_0_ (CKBD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3274_mem_in_0_/I
[03/22 03:12:00   4486] Committed on net mem_in[1]
[03/22 03:12:00   4486]   Added inst FE_PHC3346_mem_in_1_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3269_mem_in_1_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3164_mem_in_51_
[03/22 03:12:00   4486]   Added inst kmem_instance/FE_PHC3347_mem_in_51_ (CKBD0)
[03/22 03:12:00   4486]     sink term: kmem_instance/U686/A2
[03/22 03:12:00   4486]     side term: FE_PHC3300_mem_in_51_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3292_mem_in_11_
[03/22 03:12:00   4486]   Added inst kmem_instance/FE_PHC3348_mem_in_11_ (CKBD0)
[03/22 03:12:00   4486]     sink term: kmem_instance/memory5_reg_11_/D
[03/22 03:12:00   4486]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:12:00   4486]     side term: qmem_instance/U469/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U533/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U597/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U661/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U725/A2
[03/22 03:12:00   4486]     side term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:12:00   4486]     side term: qmem_instance/FE_PHC2779_mem_in_11_/I
[03/22 03:12:00   4486]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:12:00   4486]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:12:00   4486]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:12:00   4486]     side term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:12:00   4486]     side term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:12:00   4486]     side term: kmem_instance/FE_PHC2769_mem_in_11_/I
[03/22 03:12:00   4486]     side term: kmem_instance/FE_PHC2775_mem_in_11_/I
[03/22 03:12:00   4486] Committed on net FE_PHN2009_mem_in_2_
[03/22 03:12:00   4486]   Added inst FE_PHC3349_mem_in_2_ (CKBD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3182_mem_in_2_/I
[03/22 03:12:00   4486]     sink term: qmem_instance/memory7_reg_2_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/memory5_reg_2_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/memory6_reg_2_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/U478/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U542/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U606/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U670/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U734/A2
[03/22 03:12:00   4486] Committed on net FE_PHN3301_mem_in_5_
[03/22 03:12:00   4486]   Added inst kmem_instance/FE_PHC3350_mem_in_5_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: kmem_instance/memory6_reg_5_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/U604/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/memory7_reg_5_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/memory5_reg_5_/D
[03/22 03:12:00   4486]     side term: qmem_instance/memory7_reg_5_/D
[03/22 03:12:00   4486]     side term: qmem_instance/memory5_reg_5_/D
[03/22 03:12:00   4486]     side term: qmem_instance/memory6_reg_5_/D
[03/22 03:12:00   4486]     side term: qmem_instance/U475/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U539/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U603/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U667/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U731/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U476/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U540/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U668/A2
[03/22 03:12:00   4486]     side term: kmem_instance/U732/A2
[03/22 03:12:00   4486] Committed on net mem_in[58]
[03/22 03:12:00   4486]   Added inst FE_PHC3351_mem_in_58_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3267_mem_in_58_/I
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2416_array_out_140_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3352_array_out_140_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3298_array_out_140_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3353_array_out_140_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/U96/A2
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/U55/I0
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2232_array_out_140_/I
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2353_array_out_140_/I
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2303_array_out_140_/I
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2159_array_out_140_/I
[03/22 03:12:00   4486] Committed on net mem_in[10]
[03/22 03:12:00   4486]   Added inst FE_PHC3354_mem_in_10_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3257_mem_in_10_/I
[03/22 03:12:00   4486] Committed on net FE_PHN2631_mem_in_49_
[03/22 03:12:00   4486]   Added inst FE_PHC3355_mem_in_49_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3287_mem_in_49_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3309_array_out_141_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3356_array_out_141_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_1167_0/A1
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2108_array_out_141_/I
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1572
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3357_n1572 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1380/CI
[03/22 03:12:00   4486] Committed on net FE_PHN3265_mem_in_29_
[03/22 03:12:00   4486]   Added inst FE_PHC3358_mem_in_29_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3265_mem_in_29_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3159_array_out_142_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3359_array_out_142_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/U99/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC3302_array_out_142_/I
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN3178_n1546
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3360_n1546 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U448/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2089_n1546/I
[03/22 03:12:00   4486] Committed on net FE_PHN3168_array_out_0_
[03/22 03:12:00   4486]   Added inst FE_PHC3361_array_out_0_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC2078_array_out_0_/I
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC3284_array_out_0_/I
[03/22 03:12:00   4486] Committed on net FE_PHN3308_mem_in_9_
[03/22 03:12:00   4486]   Added inst FE_PHC3362_mem_in_9_ (CKBD0)
[03/22 03:12:00   4486]     sink term: qmem_instance/memory7_reg_9_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/memory5_reg_9_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/memory6_reg_9_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/U471/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U535/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U599/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U663/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U727/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/memory7_reg_9_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/memory5_reg_9_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/memory6_reg_9_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/U472/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U536/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U600/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U664/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U728/A2
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN3277_array_out_40_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC3363_array_out_40_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_0_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_2__fifo_instance/U49/I0
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_0_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_0_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_0_/D
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1543
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3364_n1543 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC3307_n1543/I
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U357/I
[03/22 03:12:00   4486] Committed on net FE_PHN2024_mem_in_7_
[03/22 03:12:00   4486]   Added inst FE_PHC3365_mem_in_7_ (CKBD0)
[03/22 03:12:00   4486]     sink term: qmem_instance/U601/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/memory6_reg_7_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/memory5_reg_7_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/memory7_reg_7_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/U729/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U665/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U666/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U730/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/FE_PHC3212_mem_in_7_/I
[03/22 03:12:00   4486]     side term: qmem_instance/U473/A2
[03/22 03:12:00   4486]     side term: qmem_instance/U537/A2
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1585
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3366_n1585 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3304_n1585/I
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1608
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3367_n1608 (CKBD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U87/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U456/A2
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1616
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3368_n1616 (CKBD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_9043_0/B1
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U431/B
[03/22 03:12:00   4486] Committed on net array_out[146]
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3369_array_out_146_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC3333_array_out_146_/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC3191_array_out_146_/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_8477_0/A1
[03/22 03:12:00   4486] Committed on net FE_PHN2026_mem_in_6_
[03/22 03:12:00   4486]   Added inst FE_PHC3370_mem_in_6_ (CKBD0)
[03/22 03:12:00   4486]     sink term: qmem_instance/U538/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/U730/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/memory6_reg_6_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/U666/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/memory7_reg_6_/D
[03/22 03:12:00   4486]     sink term: qmem_instance/U602/A2
[03/22 03:12:00   4486]     sink term: qmem_instance/memory5_reg_6_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/memory7_reg_6_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/memory6_reg_6_/D
[03/22 03:12:00   4486]     sink term: kmem_instance/U475/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U539/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U603/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U667/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/U731/A2
[03/22 03:12:00   4486]     sink term: kmem_instance/FE_PHC3205_mem_in_6_/I
[03/22 03:12:00   4486]     side term: qmem_instance/U474/A2
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN2168_n1558
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3371_n1558 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2085_n1558/I
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U507/I
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1570
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3372_n1570 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U170/A2
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1345/I
[03/22 03:12:00   4486] Committed on net reset
[03/22 03:12:00   4486]   Added inst mac_array_instance/FE_PHC3373_reset (CKBD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/FE_PHC2818_reset/I
[03/22 03:12:00   4486]     side term: FE_PHC3320_reset/I
[03/22 03:12:00   4486]     side term: FE_PHC3198_reset/I
[03/22 03:12:00   4486]     side term: ofifo_inst/FE_PHC2780_reset/I
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2958_reset/I
[03/22 03:12:00   4486]     side term: FE_PHC2816_reset/I
[03/22 03:12:00   4486]     side term: FE_PHC2831_reset/I
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_7__mac_col_inst/FE_OFN790_key_q_0_
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3374_FE_OFN790_key_q_0_ (CKBD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U621/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3319_FE_OFN790_key_q_0_/I
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1302/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1256/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1066/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U902/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U433/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U339/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_6733_0/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_7623_0/B2
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1222
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3375_n1222 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U895/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3208_n1222/I
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1001/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U843/A1
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U590/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U548/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U543/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U327/B2
[03/22 03:12:00   4486] Committed on net array_out[81]
[03/22 03:12:00   4486]   Added inst FE_PHC3376_array_out_81_ (CKBD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3275_array_out_81_/I
[03/22 03:12:00   4486] Committed on net array_out[22]
[03/22 03:12:00   4486]   Added inst FE_PHC3377_array_out_22_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3261_array_out_22_/I
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2844_FE_OFN317_reset
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC3378_FE_OFN317_reset (CKBD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2842_FE_OFN317_reset/I
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3321_array_out_120_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3379_array_out_120_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC2094_array_out_120_/I
[03/22 03:12:00   4486] Committed on net array_out[100]
[03/22 03:12:00   4486]   Added inst FE_PHC3380_array_out_100_ (CKBD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3213_array_out_100_/I
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_OFN528_n85
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3381_FE_OFN528_n85 (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8214_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC3325_FE_OFN528_n85/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U89/B2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U42/S
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U31/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U30/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U29/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U20/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U14/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_OFC286_n85/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_505_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_506_0/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1056_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1057_0/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1171_0/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1186_0/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7728_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7729_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7950_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_7951_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8437_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8438_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8522_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8525_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_9272_0/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_9273_0/A2
[03/22 03:12:00   4486] Committed on net FE_PHN2857_reset
[03/22 03:12:00   4486]   Added inst FE_PHC3382_reset (BUFFD0)
[03/22 03:12:00   4486]     sink term: FE_PHC3326_reset/I
[03/22 03:12:00   4486] Committed on net FE_PHN3297_array_out_82_
[03/22 03:12:00   4486]   Added inst FE_PHC3383_array_out_82_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/U91/A2
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1162_0/A1
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1512
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3384_n1512 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1343/I
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_8565_0/A2
[03/22 03:12:00   4486] Committed on net FE_OCPN1404_array_out_25_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3385_FE_OCPN1404_array_out_25_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_1062_0/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC3303_FE_OCPN1404_array_out_25_/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC3246_FE_OCPN1404_array_out_25_/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_5_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_5_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_8458_0/A1
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n235
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3386_n235 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1663_0/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3316_n235/I
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN3241_FE_OCPN1480_array_out_26_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3387_FE_OCPN1480_array_out_26_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_6_/D
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1566
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC3388_n1566 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1379/A2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U538/A2
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1583
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3389_n1583 (CKBD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177/A2
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1376/I
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN3334_n7
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3390_n7 (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_3253_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8390_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8389_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_3254_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_1676_0/S
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_6631_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_6630_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8108_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8107_0/A2
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8006_0/B1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_8005_0/A2
[03/22 03:12:00   4486] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n114
[03/22 03:12:00   4486]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC3391_n114 (BUFFD0)
[03/22 03:12:00   4486]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_4155_0/B2
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1375_0/I
[03/22 03:12:00   4486]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_1376_0/A1
[03/22 03:12:00   4486] Committed on net array_out[18]
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3392_array_out_18_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC3211_array_out_18_/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC3339_array_out_18_/I
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U31/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U30/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U25/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/U23/A1
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D
[03/22 03:12:00   4486]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3323_array_out_102_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3393_array_out_102_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3332_array_out_124_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3394_array_out_124_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3324_array_out_102_
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3395_array_out_102_ (BUFFD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3324_array_out_102_/I
[03/22 03:12:00   4486] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_PHN2523_reset
[03/22 03:12:00   4486]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3396_reset (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_OFC319_reset/I
[03/22 03:12:00   4486] Committed on net FE_PHN3336_array_out_83_
[03/22 03:12:00   4486]   Added inst FE_PHC3397_array_out_83_ (CKBD0)
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/U87/A2
[03/22 03:12:00   4486]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1147_0/A1
[03/22 03:12:01   4486] Worst hold path end point:
[03/22 03:12:01   4486]   qmem_instance/memory2_reg_6_/D
[03/22 03:12:01   4486]     net: qmem_instance/n676 (nrTerm=2)
[03/22 03:12:01   4486] ===========================================================================================
[03/22 03:12:01   4486]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/22 03:12:01   4486] ------------------------------------------------------------------------------------------
[03/22 03:12:01   4486]  Hold WNS :      -0.1292
[03/22 03:12:01   4486]       TNS :      -6.7856
[03/22 03:12:01   4486]       #VP :          340
[03/22 03:12:01   4486]       TNS+:       4.3504/57 improved (0.0763 per commit, 39.066%)
[03/22 03:12:01   4486]   Density :      89.230%
[03/22 03:12:01   4486] ------------------------------------------------------------------------------------------
[03/22 03:12:01   4486]  57 buffer added (phase total 292, total 292)
[03/22 03:12:01   4486]  cpu=0:00:27.2 real=0:00:29.0 totSessionCpu=1:14:47 mem=1665.8M
[03/22 03:12:01   4486] ===========================================================================================
[03/22 03:12:01   4486] 
[03/22 03:12:01   4486] Starting Phase 1 Step 2 Iter 4 ...
[03/22 03:12:01   4487] Committed on net qmem_instance/FE_PHN3342_mem_in_31_
[03/22 03:12:01   4487]   Added inst qmem_instance/FE_PHC3398_mem_in_31_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: qmem_instance/U705/A2
[03/22 03:12:01   4487] Committed on net mac_array_instance/FE_PHN2882_reset
[03/22 03:12:01   4487]   Added inst mac_array_instance/FE_PHC3399_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC330_reset/I
[03/22 03:12:01   4487]     sink term: mac_array_instance/FE_PHC2896_reset/I
[03/22 03:12:01   4487] Committed on net kmem_instance/FE_PHN3347_mem_in_51_
[03/22 03:12:01   4487]   Added inst kmem_instance/FE_PHC3400_mem_in_51_ (CKBD0)
[03/22 03:12:01   4487]     sink term: kmem_instance/U686/A2
[03/22 03:12:01   4487] Committed on net FE_PHN3176_array_out_140_
[03/22 03:12:01   4487]   Added inst FE_PHC3401_array_out_140_ (CKBD0)
[03/22 03:12:01   4487]     sink term: FE_PHC3176_array_out_140_/I
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_1__mac_col_inst/FE_PHN2823_FE_OFN317_reset
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_1__mac_col_inst/FE_PHC3402_FE_OFN317_reset (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_1_/CDN
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_3_/CDN
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_2_/CDN
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_1_/CDN
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_1__mac_col_inst/cnt_q_reg_0_/CDN
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_1__mac_col_inst/inst_q_reg_0_/CDN
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_1__mac_col_inst/FE_PHC2855_FE_OFN317_reset/I
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_2__fifo_instance/FE_PHN2863_FE_OFN316_reset
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC3403_FE_OFN316_reset (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC2867_FE_OFN316_reset/I
[03/22 03:12:01   4487] Committed on net mem_in[0]
[03/22 03:12:01   4487]   Added inst FE_PHC3404_mem_in_0_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: FE_PHC3345_mem_in_0_/I
[03/22 03:12:01   4487] Committed on net FE_PHN3349_mem_in_2_
[03/22 03:12:01   4487]   Added inst FE_PHC3405_mem_in_2_ (CKBD0)
[03/22 03:12:01   4487]     sink term: FE_PHC3182_mem_in_2_/I
[03/22 03:12:01   4487]     sink term: qmem_instance/memory7_reg_2_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/memory5_reg_2_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/memory6_reg_2_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/U478/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U542/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U606/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U670/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U734/A2
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2776_reset
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3406_reset (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2891_reset/I
[03/22 03:12:01   4487] Committed on net mem_in[9]
[03/22 03:12:01   4487]   Added inst FE_PHC3407_mem_in_9_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: FE_PHC2690_mem_in_9_/I
[03/22 03:12:01   4487] Committed on net mem_in[7]
[03/22 03:12:01   4487]   Added inst FE_PHC3408_mem_in_7_ (CKBD0)
[03/22 03:12:01   4487]     sink term: FE_PHC2662_mem_in_7_/I
[03/22 03:12:01   4487] Committed on net FE_PHN3292_mem_in_11_
[03/22 03:12:01   4487]   Added inst kmem_instance/FE_PHC3409_mem_in_11_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: kmem_instance/FE_PHC2456_mem_in_11_/I
[03/22 03:12:01   4487]     side term: kmem_instance/FE_PHC3348_mem_in_11_/I
[03/22 03:12:01   4487]     side term: qmem_instance/memory6_reg_11_/D
[03/22 03:12:01   4487]     side term: qmem_instance/U469/A2
[03/22 03:12:01   4487]     side term: qmem_instance/U533/A2
[03/22 03:12:01   4487]     side term: qmem_instance/U597/A2
[03/22 03:12:01   4487]     side term: qmem_instance/U661/A2
[03/22 03:12:01   4487]     side term: qmem_instance/U725/A2
[03/22 03:12:01   4487]     side term: qmem_instance/FE_PHC2763_mem_in_11_/I
[03/22 03:12:01   4487]     side term: qmem_instance/FE_PHC2779_mem_in_11_/I
[03/22 03:12:01   4487]     side term: kmem_instance/FE_PHC2246_mem_in_11_/I
[03/22 03:12:01   4487]     side term: kmem_instance/FE_PHC2318_mem_in_11_/I
[03/22 03:12:01   4487]     side term: kmem_instance/FE_PHC2389_mem_in_11_/I
[03/22 03:12:01   4487]     side term: kmem_instance/FE_PHC2750_mem_in_11_/I
[03/22 03:12:01   4487]     side term: kmem_instance/FE_PHC2769_mem_in_11_/I
[03/22 03:12:01   4487]     side term: kmem_instance/FE_PHC2775_mem_in_11_/I
[03/22 03:12:01   4487] Committed on net ofifo_inst/FE_PHN2681_reset
[03/22 03:12:01   4487]   Added inst ofifo_inst/FE_PHC3410_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/FE_PHC2702_reset/I
[03/22 03:12:01   4487] Committed on net mem_in[6]
[03/22 03:12:01   4487]   Added inst FE_PHC3411_mem_in_6_ (CKBD0)
[03/22 03:12:01   4487]     sink term: FE_PHC2612_mem_in_6_/I
[03/22 03:12:01   4487] Committed on net FE_PHN3301_mem_in_5_
[03/22 03:12:01   4487]   Added inst FE_PHC3412_mem_in_5_ (CKBD0)
[03/22 03:12:01   4487]     sink term: qmem_instance/memory7_reg_5_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/memory5_reg_5_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/memory6_reg_5_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/U475/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U539/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U603/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U667/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U731/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/U476/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/U540/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/U668/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/U732/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/FE_PHC3350_mem_in_5_/I
[03/22 03:12:01   4487] Committed on net FE_PHN3376_array_out_81_
[03/22 03:12:01   4487]   Added inst FE_PHC3413_array_out_81_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: FE_PHC3275_array_out_81_/I
[03/22 03:12:01   4487] Committed on net FE_PHN3159_array_out_142_
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3414_array_out_142_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC3359_array_out_142_/I
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC3302_array_out_142_/I
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_1__fifo_instance/FE_OFN319_reset
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC3415_FE_OFN319_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC2843_FE_OFN319_reset/I
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_1__fifo_instance/U4/A3
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN3394_array_out_124_
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3416_array_out_124_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1560
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3417_n1560 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1371/CI
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1562
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3418_n1562 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1371/A
[03/22 03:12:01   4487] Committed on net FE_PHN3309_array_out_141_
[03/22 03:12:01   4487]   Added inst FE_PHC3419_array_out_141_ (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC2108_array_out_141_/I
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC3356_array_out_141_/I
[03/22 03:12:01   4487] Committed on net FE_PHN3383_array_out_82_
[03/22 03:12:01   4487]   Added inst FE_PHC3420_array_out_82_ (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_2_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_2_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_2_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_2_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/U91/A2
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_1162_0/A1
[03/22 03:12:01   4487] Committed on net FE_PHN2846_reset
[03/22 03:12:01   4487]   Added inst FE_PHC3421_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/FE_PHC2790_reset/I
[03/22 03:12:01   4487]     sink term: FE_PHC2813_reset/I
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1561
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC3422_n1561 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1371/B
[03/22 03:12:01   4487] Committed on net array_out[125]
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC3423_array_out_125_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: FE_OCPC1483_array_out_125_/I
[03/22 03:12:01   4487] Committed on net FE_PHN2829_reset
[03/22 03:12:01   4487]   Added inst ofifo_inst/FE_PHC3424_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2733_reset/I
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2899_reset/I
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1530
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3425_n1530 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1373/B
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1255/I
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_6__mac_col_inst/key_q[9]
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3426_key_q_9_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U505/B1
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1028/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U973/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U624/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U508/A1
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U506/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U493/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U451/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U428/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3736_0/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5307_0/A1
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN251_key_q_40_
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3427_FE_OFN251_key_q_40_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1328/B1
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1301/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1284/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U993/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U642/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U550/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U325/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U322/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2761_0/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3347_0/A2
[03/22 03:12:01   4487] Committed on net FE_PHN3198_reset
[03/22 03:12:01   4487]   Added inst FE_PHC3428_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: FE_PHC2841_reset/I
[03/22 03:12:01   4487]     side term: FE_PHC3338_reset/I
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1261
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3429_n1261 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1348/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1340/B1
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1005/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1004/A1
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U597/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5481_0/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5809_0/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7238_0/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7568_0/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7825_0/A2
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1240
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3430_n1240 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U632/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1327/B1
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1302/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1238/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1035/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U507/A1
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U467/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6216_0/B2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6242_0/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7832_0/B2
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN2066_array_out_60_
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC3431_array_out_60_ (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_0_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_3__fifo_instance/U99/A2
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3359_array_out_142_
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3432_array_out_142_ (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_2_/D
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_2_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_7__fifo_instance/U99/A2
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_3__mac_col_inst/FE_PHN2869_reset
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC3433_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_3__mac_col_inst/FE_OFC332_reset/I
[03/22 03:12:01   4487] Committed on net FE_PHN3365_mem_in_7_
[03/22 03:12:01   4487]   Added inst FE_PHC3434_mem_in_7_ (CKBD0)
[03/22 03:12:01   4487]     sink term: qmem_instance/U601/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/memory6_reg_7_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/memory5_reg_7_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/memory7_reg_7_/D
[03/22 03:12:01   4487]     sink term: qmem_instance/U729/A2
[03/22 03:12:01   4487]     sink term: qmem_instance/U665/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/U666/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/U730/A2
[03/22 03:12:01   4487]     sink term: kmem_instance/FE_PHC3212_mem_in_7_/I
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN2108_array_out_141_
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3435_array_out_141_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/D
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN2905_FE_OFN329_reset
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3436_FE_OFN329_reset (CKBD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC2903_FE_OFN329_reset/I
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3389_n1583
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3437_n1583 (CKBD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177/A2
[03/22 03:12:01   4487]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1376/I
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1557
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3438_n1557 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1378/A
[03/22 03:12:01   4487] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1396
[03/22 03:12:01   4487]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3439_n1396 (BUFFD0)
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U515/A2
[03/22 03:12:01   4487]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U516/A2
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3395_array_out_102_
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3440_array_out_102_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3395_array_out_102_/I
[03/22 03:12:01   4487] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3393_array_out_102_
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3441_array_out_102_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D
[03/22 03:12:01   4487] Committed on net array_out[18]
[03/22 03:12:01   4487]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC3442_array_out_18_ (BUFFD0)
[03/22 03:12:01   4487]     sink term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC3339_array_out_18_/I
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC3392_array_out_18_/I
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/U31/A1
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/U30/A1
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/U25/A1
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/U23/A1
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_18_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_19_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_19_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_18_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_18_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_19_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_18_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D
[03/22 03:12:01   4487]     side term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D
[03/22 03:12:02   4487] Worst hold path end point:
[03/22 03:12:02   4487]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:02   4487]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:12:02   4487] ===========================================================================================
[03/22 03:12:02   4487]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/22 03:12:02   4487] ------------------------------------------------------------------------------------------
[03/22 03:12:02   4487]  Hold WNS :      -0.1262
[03/22 03:12:02   4487]       TNS :      -2.3647
[03/22 03:12:02   4487]       #VP :          138
[03/22 03:12:02   4487]       TNS+:       4.4209/45 improved (0.0982 per commit, 65.151%)
[03/22 03:12:02   4487]   Density :      89.275%
[03/22 03:12:02   4487] ------------------------------------------------------------------------------------------
[03/22 03:12:02   4487]  45 buffer added (phase total 337, total 337)
[03/22 03:12:02   4487]  cpu=0:00:28.3 real=0:00:30.0 totSessionCpu=1:14:48 mem=1665.8M
[03/22 03:12:02   4487] ===========================================================================================
[03/22 03:12:02   4487] 
[03/22 03:12:02   4487] Starting Phase 1 Step 2 Iter 5 ...
[03/22 03:12:02   4487] Move Found: roi=0.279368, mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U98 (CKND2D1->CKND2D0) (s:164.3->125.3, snw:-147.9->-147.9) (h:-8.9->2.6)
[03/22 03:12:02   4488] Move Found: roi=0.000138, mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3310_n1587 (BUFFD0->CKBD0) (s:26.7->20.5, snw:-61.6->-61.6) (h:-0.2->2.6)
[03/22 03:12:02   4488] Committed on net FE_PHN3401_array_out_140_
[03/22 03:12:02   4488]   Added inst FE_PHC3443_array_out_140_ (CKBD0)
[03/22 03:12:02   4488]     sink term: FE_PHC3401_array_out_140_/I
[03/22 03:12:02   4488] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3302_array_out_142_
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3444_array_out_142_ (CKBD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_2_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/U92/A2
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_2_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D
[03/22 03:12:02   4488] Committed on net kmem_instance/FE_PHN2750_mem_in_11_
[03/22 03:12:02   4488]   Added inst kmem_instance/FE_PHC3445_mem_in_11_ (BUFFD0)
[03/22 03:12:02   4488]     sink term: kmem_instance/memory7_reg_11_/D
[03/22 03:12:02   4488] Committed on net mem_in[6]
[03/22 03:12:02   4488]   Added inst FE_PHC3446_mem_in_6_ (CKBD0)
[03/22 03:12:02   4488]     sink term: FE_PHC3411_mem_in_6_/I
[03/22 03:12:02   4488] Committed on net kmem_instance/FE_PHN3400_mem_in_51_
[03/22 03:12:02   4488]   Added inst kmem_instance/FE_PHC3447_mem_in_51_ (BUFFD0)
[03/22 03:12:02   4488]     sink term: kmem_instance/U686/A2
[03/22 03:12:02   4488] Committed on net mac_array_instance/FE_PHN2896_reset
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3448_reset (BUFFD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC326_reset/I
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/FE_OFC325_reset/I
[03/22 03:12:02   4488] Committed on net mem_in[7]
[03/22 03:12:02   4488]   Added inst FE_PHC3449_mem_in_7_ (CKBD0)
[03/22 03:12:02   4488]     sink term: FE_PHC3408_mem_in_7_/I
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2890_reset
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_2__mac_col_inst/FE_PHC3450_reset (BUFFD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_2__mac_col_inst/FE_PHC2876_reset/I
[03/22 03:12:02   4488] Committed on net FE_PHN2829_reset
[03/22 03:12:02   4488]   Added inst ofifo_inst/FE_PHC3451_reset (CKBD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC2899_reset/I
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2588_reset/I
[03/22 03:12:02   4488]     side term: ofifo_inst/FE_PHC3424_reset/I
[03/22 03:12:02   4488] Committed on net FE_PHN3198_reset
[03/22 03:12:02   4488]   Added inst FE_PHC3452_reset (CKBD0)
[03/22 03:12:02   4488]     sink term: FE_PHC3428_reset/I
[03/22 03:12:02   4488]     side term: FE_PHC3338_reset/I
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1258
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3453_n1258 (CKBD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1341/B1
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1280/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1237/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1103/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U982/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U979/A1
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U643/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U495/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U476/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9067_0/B2
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN299_key_q_0_
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3454_FE_OFN299_key_q_0_ (BUFFD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1344/B1
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U963/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U957/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U600/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6934_0/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6973_0/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7187_0/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7205_0/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7824_0/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9932_0/B2
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN251_key_q_40_
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3455_FE_OFN251_key_q_40_ (BUFFD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1284/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3427_FE_OFN251_key_q_40_/I
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1301/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U993/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U642/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U550/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U325/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U322/B2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2761_0/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3347_0/A2
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2902_reset
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC3456_reset (CKBD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_OFC331_reset/I
[03/22 03:12:02   4488] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN3436_FE_OFN329_reset
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC3457_FE_OFN329_reset (BUFFD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC3436_FE_OFN329_reset/I
[03/22 03:12:02   4488] Committed on net ofifo_inst/FE_PHN2898_reset
[03/22 03:12:02   4488]   Added inst ofifo_inst/FE_PHC3458_reset (BUFFD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2860_reset/I
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC324_reset/I
[03/22 03:12:02   4488] Committed on net FE_PHN2082_reset
[03/22 03:12:02   4488]   Added inst ofifo_inst/FE_PHC3459_reset (CKBD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/U6/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_8__mac_col_inst/U6/B
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_8__mac_col_inst/U8/A3
[03/22 03:12:02   4488]     side term: mac_array_instance/FE_PHC2848_reset/I
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_7__mac_col_inst/U6/B
[03/22 03:12:02   4488]     side term: ofifo_inst/col_idx_6__fifo_instance/U14/A2
[03/22 03:12:02   4488] Committed inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U98
[03/22 03:12:02   4488]   Resized cell CKND2D1 -> cell CKND2D0
[03/22 03:12:02   4488] Committed inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U98
[03/22 03:12:02   4488]   Resized cell CKND2D0 -> cell CKND2D1
[03/22 03:12:02   4488] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_OFN328_reset
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3460_FE_OFN328_reset (CKBD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/U14/A3
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2884_FE_OFN328_reset/I
[03/22 03:12:02   4488] Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3310_n1587
[03/22 03:12:02   4488]   Resized cell BUFFD0 -> cell CKBD0
[03/22 03:12:02   4488] Committed on net array_out[103]
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3461_array_out_103_ (BUFFD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_3_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_3_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_3_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_3_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8558_0/A1
[03/22 03:12:02   4488]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/D
[03/22 03:12:02   4488]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8556_0/A1
[03/22 03:12:02   4488] Worst hold path end point:
[03/22 03:12:02   4488]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:02   4488]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset (nrTerm=2)
[03/22 03:12:02   4488] ===========================================================================================
[03/22 03:12:02   4488]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/22 03:12:02   4488] ------------------------------------------------------------------------------------------
[03/22 03:12:02   4488]  Hold WNS :      -0.1283
[03/22 03:12:02   4488]       TNS :      -1.0049
[03/22 03:12:02   4488]       #VP :           72
[03/22 03:12:02   4488]       TNS+:       1.3598/20 improved (0.0680 per commit, 57.504%)
[03/22 03:12:02   4488]   Density :      89.293%
[03/22 03:12:02   4488] ------------------------------------------------------------------------------------------
[03/22 03:12:02   4488]  19 buffer added (phase total 356, total 356)
[03/22 03:12:02   4488]  1 inst resized (phase total 4, total 4)
[03/22 03:12:02   4488]  cpu=0:00:29.0 real=0:00:30.0 totSessionCpu=1:14:49 mem=1665.8M
[03/22 03:12:02   4488] ===========================================================================================
[03/22 03:12:02   4488] 
[03/22 03:12:02   4488] Starting Phase 1 Step 2 Iter 6 ...
[03/22 03:12:02   4488] Move Found: roi=0.014436, mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177 (XOR2D0->CKXOR2D0) (s:58.6->41.9, snw:58.6->41.9) (h:-10.6->-6.5)
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN2897_reset
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC3462_reset (BUFFD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2902_reset/I
[03/22 03:12:02   4488] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN3352_array_out_140_
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC3463_array_out_140_ (BUFFD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/22 03:12:02   4488] Committed on net FE_PHN2026_mem_in_6_
[03/22 03:12:02   4488]   Added inst qmem_instance/FE_PHC3464_mem_in_6_ (CKBD0)
[03/22 03:12:02   4488]     sink term: qmem_instance/U474/A2
[03/22 03:12:02   4488]     side term: FE_PHC3370_mem_in_6_/I
[03/22 03:12:02   4488] Committed on net mem_in[7]
[03/22 03:12:02   4488]   Added inst FE_PHC3465_mem_in_7_ (CKBD0)
[03/22 03:12:02   4488]     sink term: FE_PHC3449_mem_in_7_/I
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_OFN327_reset
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3466_FE_OFN327_reset (CKBD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:02   4488] Committed on net ofifo_inst/col_idx_6__fifo_instance/n15
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC3467_n15 (BUFFD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_6__fifo_instance/U13/A1
[03/22 03:12:02   4488] Committed on net ofifo_inst/FE_PHN3459_reset
[03/22 03:12:02   4488]   Added inst ofifo_inst/FE_PHC3468_reset (BUFFD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_7__fifo_instance/U6/A2
[03/22 03:12:02   4488] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_OFN328_reset
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3469_FE_OFN328_reset (CKBD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2884_FE_OFN328_reset/I
[03/22 03:12:02   4488]     side term: ofifo_inst/col_idx_5__fifo_instance/U14/A3
[03/22 03:12:02   4488] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1560
[03/22 03:12:02   4488]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3470_n1560 (BUFFD0)
[03/22 03:12:02   4488]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U909/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U721/A2
[03/22 03:12:02   4488]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9042_0/B1
[03/22 03:12:02   4488] Committed on net array_out[103]
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3471_array_out_103_ (CKBD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_8556_0/A1
[03/22 03:12:02   4488]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3461_array_out_103_/I
[03/22 03:12:02   4488]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/D
[03/22 03:12:02   4488] Committed on net ofifo_inst/col_idx_5__fifo_instance/n106
[03/22 03:12:02   4488]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3472_n106 (BUFFD0)
[03/22 03:12:02   4488]     sink term: ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D
[03/22 03:12:02   4488] Committed inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177
[03/22 03:12:02   4488]   Resized cell XOR2D0 -> cell CKXOR2D0
[03/22 03:12:03   4488] Worst hold path end point:
[03/22 03:12:03   4488]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:03   4488]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3466_FE_OFN327_reset (nrTerm=2)
[03/22 03:12:03   4488] ===========================================================================================
[03/22 03:12:03   4488]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/22 03:12:03   4488] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4488]  Hold WNS :      -0.1009
[03/22 03:12:03   4488]       TNS :      -0.3544
[03/22 03:12:03   4488]       #VP :           17
[03/22 03:12:03   4488]       TNS+:       0.6505/12 improved (0.0542 per commit, 64.733%)
[03/22 03:12:03   4488]   Density :      89.304%
[03/22 03:12:03   4488] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4488]  11 buffer added (phase total 367, total 367)
[03/22 03:12:03   4488]  1 inst resized (phase total 5, total 5)
[03/22 03:12:03   4488]  cpu=0:00:29.4 real=0:00:31.0 totSessionCpu=1:14:49 mem=1665.8M
[03/22 03:12:03   4488] ===========================================================================================
[03/22 03:12:03   4488] 
[03/22 03:12:03   4488] Starting Phase 1 Step 2 Iter 7 ...
[03/22 03:12:03   4489] Committed on net qmem_instance/FE_PHN3464_mem_in_6_
[03/22 03:12:03   4489]   Added inst qmem_instance/FE_PHC3473_mem_in_6_ (CKBD0)
[03/22 03:12:03   4489]     sink term: qmem_instance/U474/A2
[03/22 03:12:03   4489] Committed on net mem_in[7]
[03/22 03:12:03   4489]   Added inst FE_PHC3474_mem_in_7_ (CKBD0)
[03/22 03:12:03   4489]     sink term: FE_PHC3465_mem_in_7_/I
[03/22 03:12:03   4489] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3466_FE_OFN327_reset
[03/22 03:12:03   4489]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3475_FE_OFN327_reset (CKBD0)
[03/22 03:12:03   4489]     sink term: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:03   4489] Committed on net FE_PHN2079_array_out_101_
[03/22 03:12:03   4489]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3476_array_out_101_ (BUFFD0)
[03/22 03:12:03   4489]     sink term: ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1182_0/A1
[03/22 03:12:03   4489] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1560
[03/22 03:12:03   4489]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3477_n1560 (BUFFD0)
[03/22 03:12:03   4489]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9042_0/B1
[03/22 03:12:03   4489]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3470_n1560/I
[03/22 03:12:03   4489]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U721/A2
[03/22 03:12:03   4489] Worst hold path end point:
[03/22 03:12:03   4489]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:03   4489]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3475_FE_OFN327_reset (nrTerm=2)
[03/22 03:12:03   4489] ===========================================================================================
[03/22 03:12:03   4489]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/22 03:12:03   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4489]  Hold WNS :      -0.0739
[03/22 03:12:03   4489]       TNS :      -0.2089
[03/22 03:12:03   4489]       #VP :           14
[03/22 03:12:03   4489]       TNS+:       0.1455/5 improved (0.0291 per commit, 41.055%)
[03/22 03:12:03   4489]   Density :      89.309%
[03/22 03:12:03   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4489]  5 buffer added (phase total 372, total 372)
[03/22 03:12:03   4489]  cpu=0:00:29.7 real=0:00:31.0 totSessionCpu=1:14:49 mem=1665.8M
[03/22 03:12:03   4489] ===========================================================================================
[03/22 03:12:03   4489] 
[03/22 03:12:03   4489] Starting Phase 1 Step 2 Iter 8 ...
[03/22 03:12:03   4489] Committed on net qmem_instance/FE_PHN3473_mem_in_6_
[03/22 03:12:03   4489]   Added inst qmem_instance/FE_PHC3478_mem_in_6_ (CKBD0)
[03/22 03:12:03   4489]     sink term: qmem_instance/U474/A2
[03/22 03:12:03   4489] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3475_FE_OFN327_reset
[03/22 03:12:03   4489]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3479_FE_OFN327_reset (CKBD0)
[03/22 03:12:03   4489]     sink term: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:03   4489] Committed on net mem_in[7]
[03/22 03:12:03   4489]   Added inst FE_PHC3480_mem_in_7_ (BUFFD0)
[03/22 03:12:03   4489]     sink term: FE_PHC3474_mem_in_7_/I
[03/22 03:12:03   4489] Committed on net FE_PHN2079_array_out_101_
[03/22 03:12:03   4489]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3481_array_out_101_ (BUFFD0)
[03/22 03:12:03   4489]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3476_array_out_101_/I
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1182_0/A1
[03/22 03:12:03   4489] Worst hold path end point:
[03/22 03:12:03   4489]   mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:03   4489]     net: mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3479_FE_OFN327_reset (nrTerm=2)
[03/22 03:12:03   4489] ===========================================================================================
[03/22 03:12:03   4489]   Phase 1 : Step 2 Iter 8 Summary (AddBuffer + LegalResize)
[03/22 03:12:03   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4489]  Hold WNS :      -0.0455
[03/22 03:12:03   4489]       TNS :      -0.1331
[03/22 03:12:03   4489]       #VP :            8
[03/22 03:12:03   4489]       TNS+:       0.0758/4 improved (0.0190 per commit, 36.285%)
[03/22 03:12:03   4489]   Density :      89.313%
[03/22 03:12:03   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4489]  4 buffer added (phase total 376, total 376)
[03/22 03:12:03   4489]  cpu=0:00:29.9 real=0:00:31.0 totSessionCpu=1:14:49 mem=1665.8M
[03/22 03:12:03   4489] ===========================================================================================
[03/22 03:12:03   4489] 
[03/22 03:12:03   4489] Starting Phase 1 Step 2 Iter 9 ...
[03/22 03:12:03   4489] Committed on net qmem_instance/FE_PHN3478_mem_in_6_
[03/22 03:12:03   4489]   Added inst qmem_instance/FE_PHC3482_mem_in_6_ (BUFFD0)
[03/22 03:12:03   4489]     sink term: qmem_instance/U474/A2
[03/22 03:12:03   4489] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3479_FE_OFN327_reset
[03/22 03:12:03   4489]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3483_FE_OFN327_reset (CKBD0)
[03/22 03:12:03   4489]     sink term: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:03   4489] Committed on net FE_PHN2079_array_out_101_
[03/22 03:12:03   4489]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3484_array_out_101_ (BUFFD0)
[03/22 03:12:03   4489]     sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3481_array_out_101_/I
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3476_array_out_101_/I
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D
[03/22 03:12:03   4489]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_1182_0/A1
[03/22 03:12:03   4489] Worst hold path end point:
[03/22 03:12:03   4489]   ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:12:03   4489]     net: ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_ (nrTerm=5)
[03/22 03:12:03   4489] ===========================================================================================
[03/22 03:12:03   4489]   Phase 1 : Step 2 Iter 9 Summary (AddBuffer + LegalResize)
[03/22 03:12:03   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4489]  Hold WNS :      -0.0353
[03/22 03:12:03   4489]       TNS :      -0.0860
[03/22 03:12:03   4489]       #VP :            6
[03/22 03:12:03   4489]       TNS+:       0.0471/3 improved (0.0157 per commit, 35.387%)
[03/22 03:12:03   4489]   Density :      89.316%
[03/22 03:12:03   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:03   4489]  3 buffer added (phase total 379, total 379)
[03/22 03:12:03   4489]  cpu=0:00:30.1 real=0:00:31.0 totSessionCpu=1:14:50 mem=1665.8M
[03/22 03:12:03   4489] ===========================================================================================
[03/22 03:12:03   4489] 
[03/22 03:12:03   4489] Starting Phase 1 Step 2 Iter 10 ...
[03/22 03:12:03   4489] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_PHN3483_FE_OFN327_reset
[03/22 03:12:03   4489]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC3485_FE_OFN327_reset (BUFFD0)
[03/22 03:12:03   4489]     sink term: mac_array_instance/col_idx_6__mac_col_inst/inst_2q_reg_1_/CDN
[03/22 03:12:04   4489] Worst hold path end point:
[03/22 03:12:04   4489]   ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:12:04   4489]     net: ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_ (nrTerm=5)
[03/22 03:12:04   4489] ===========================================================================================
[03/22 03:12:04   4489]   Phase 1 : Step 2 Iter 10 Summary (AddBuffer + LegalResize)
[03/22 03:12:04   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4489]  Hold WNS :      -0.0353
[03/22 03:12:04   4489]       TNS :      -0.0690
[03/22 03:12:04   4489]       #VP :            5
[03/22 03:12:04   4489]       TNS+:       0.0170/1 improved (0.0170 per commit, 19.767%)
[03/22 03:12:04   4489]   Density :      89.317%
[03/22 03:12:04   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4489]  1 buffer added (phase total 380, total 380)
[03/22 03:12:04   4489]  cpu=0:00:30.3 real=0:00:32.0 totSessionCpu=1:14:50 mem=1665.8M
[03/22 03:12:04   4489] ===========================================================================================
[03/22 03:12:04   4489] 
[03/22 03:12:04   4489] Starting Phase 1 Step 2 Iter 11 ...
[03/22 03:12:04   4489] Worst hold path end point:
[03/22 03:12:04   4489]   ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:12:04   4489]     net: ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_ (nrTerm=5)
[03/22 03:12:04   4489] ===========================================================================================
[03/22 03:12:04   4489]   Phase 1 : Step 2 Iter 11 Summary (AddBuffer + LegalResize)
[03/22 03:12:04   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4489]  Hold WNS :      -0.0353
[03/22 03:12:04   4489]       TNS :      -0.0690
[03/22 03:12:04   4489]       #VP :            5
[03/22 03:12:04   4489]   Density :      89.317%
[03/22 03:12:04   4489] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4489]  cpu=0:00:30.4 real=0:00:32.0 totSessionCpu=1:14:50 mem=1665.8M
[03/22 03:12:04   4489] ===========================================================================================
[03/22 03:12:04   4489] 
[03/22 03:12:04   4489] 
[03/22 03:12:04   4489] *info:    Total 380 cells added for Phase I
[03/22 03:12:04   4489] *info:    Total 5 instances resized for Phase I
[03/22 03:12:04   4489] *info:        in which 0 FF resizing 
[03/22 03:12:04   4490] --------------------------------------------------- 
[03/22 03:12:04   4490]    Hold Timing Summary  - Phase I 
[03/22 03:12:04   4490] --------------------------------------------------- 
[03/22 03:12:04   4490]  Target slack: 0.000 ns
[03/22 03:12:04   4490] View: BC_VIEW 
[03/22 03:12:04   4490] 	WNS: -0.035 
[03/22 03:12:04   4490] 	TNS: -0.069 
[03/22 03:12:04   4490] 	VP: 5 
[03/22 03:12:04   4490] 	Worst hold path end point: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D 
[03/22 03:12:04   4490] --------------------------------------------------- 
[03/22 03:12:04   4490]    Setup Timing Summary  - Phase I 
[03/22 03:12:04   4490] --------------------------------------------------- 
[03/22 03:12:04   4490]  Target slack: 0.000 ns
[03/22 03:12:04   4490] View: WC_VIEW 
[03/22 03:12:04   4490] 	WNS: -0.385 
[03/22 03:12:04   4490] 	TNS: -131.881 
[03/22 03:12:04   4490] 	VP: 1487 
[03/22 03:12:04   4490] 	Worst setup path end point:out[80] 
[03/22 03:12:04   4490] --------------------------------------------------- 
[03/22 03:12:04   4490] 
[03/22 03:12:04   4490] Phase II ......
[03/22 03:12:04   4490] *info: Multithread Hold Batch Commit is enabled
[03/22 03:12:04   4490] *info: Levelized Batch Commit is enabled
[03/22 03:12:04   4490] Executing transform: AddBuffer
[03/22 03:12:04   4490] Worst hold path end point:
[03/22 03:12:04   4490]   ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:12:04   4490]     net: ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_ (nrTerm=5)
[03/22 03:12:04   4490] ===========================================================================================
[03/22 03:12:04   4490]   Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
[03/22 03:12:04   4490] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4490]  Hold WNS :      -0.0353
[03/22 03:12:04   4490]       TNS :      -0.0690
[03/22 03:12:04   4490]       #VP :            5
[03/22 03:12:04   4490]   Density :      89.317%
[03/22 03:12:04   4490] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4490]  cpu=0:00:30.8 real=0:00:32.0 totSessionCpu=1:14:50 mem=1665.8M
[03/22 03:12:04   4490] ===========================================================================================
[03/22 03:12:04   4490] 
[03/22 03:12:04   4490] Starting Phase 2 Step 1 Iter 1 ...
[03/22 03:12:04   4490] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1586
[03/22 03:12:04   4490]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3486_n1586 (BUFFD0)
[03/22 03:12:04   4490]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3313_n1586/I
[03/22 03:12:04   4490] Committed on net array_out[103]
[03/22 03:12:04   4490]   Added inst FE_PHC3487_array_out_103_ (CKBD0)
[03/22 03:12:04   4490]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_3_/D
[03/22 03:12:04   4490]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3461_array_out_103_/I
[03/22 03:12:04   4490]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3471_array_out_103_/I
[03/22 03:12:04   4490] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN3243_array_out_102_
[03/22 03:12:04   4490]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC3488_array_out_102_ (BUFFD0)
[03/22 03:12:04   4490]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_2_/D
[03/22 03:12:04   4490]     sink term: ofifo_inst/col_idx_5__fifo_instance/U92/A2
[03/22 03:12:04   4490]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC2381_array_out_102_/I
[03/22 03:12:04   4490]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC3337_array_out_102_/I
[03/22 03:12:04   4490] Worst hold path end point:
[03/22 03:12:04   4490]   ofifo_inst/col_idx_7__fifo_instance/q5_reg_16_/D
[03/22 03:12:04   4490]     net: array_out[156] (nrTerm=9)
[03/22 03:12:04   4490] ===========================================================================================
[03/22 03:12:04   4490]   Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
[03/22 03:12:04   4490] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4490]  Hold WNS :       0.0002
[03/22 03:12:04   4490]       TNS :       0.0000
[03/22 03:12:04   4490]       #VP :            0
[03/22 03:12:04   4490]       TNS+:       0.0690/3 improved (0.0230 per commit, 100.000%)
[03/22 03:12:04   4490]   Density :      89.320%
[03/22 03:12:04   4490] ------------------------------------------------------------------------------------------
[03/22 03:12:04   4490]  3 buffer added (phase total 3, total 383)
[03/22 03:12:04   4490]  cpu=0:00:31.1 real=0:00:32.0 totSessionCpu=1:14:51 mem=1665.8M
[03/22 03:12:04   4490] ===========================================================================================
[03/22 03:12:04   4490] 
[03/22 03:12:04   4490] 
[03/22 03:12:04   4490] *info:    Total 3 cells added for Phase II
[03/22 03:12:05   4490] --------------------------------------------------- 
[03/22 03:12:05   4490]    Hold Timing Summary  - Phase II 
[03/22 03:12:05   4490] --------------------------------------------------- 
[03/22 03:12:05   4490]  Target slack: 0.000 ns
[03/22 03:12:05   4490] View: BC_VIEW 
[03/22 03:12:05   4490] 	WNS: 0.000 
[03/22 03:12:05   4490] 	TNS: 0.000 
[03/22 03:12:05   4490] 	VP: 0 
[03/22 03:12:05   4490] 	Worst hold path end point: ofifo_inst/col_idx_4__fifo_instance/q5_reg_6_/D 
[03/22 03:12:05   4490] --------------------------------------------------- 
[03/22 03:12:05   4490]    Setup Timing Summary  - Phase II 
[03/22 03:12:05   4490] --------------------------------------------------- 
[03/22 03:12:05   4490]  Target slack: 0.000 ns
[03/22 03:12:05   4490] View: WC_VIEW 
[03/22 03:12:05   4490] 	WNS: -0.385 
[03/22 03:12:05   4490] 	TNS: -133.531 
[03/22 03:12:05   4490] 	VP: 1507 
[03/22 03:12:05   4490] 	Worst setup path end point:out[80] 
[03/22 03:12:05   4490] --------------------------------------------------- 
[03/22 03:12:05   4490] 
[03/22 03:12:05   4490] *** Finished Core Fixing (fixHold) cpu=0:00:31.4 real=0:00:33.0 totSessionCpu=1:14:51 mem=1665.8M density=89.320% ***
[03/22 03:12:05   4490] *info:
[03/22 03:12:05   4490] *info: Added a total of 383 cells to fix/reduce hold violation
[03/22 03:12:05   4490] *info:          in which 175 termBuffering
[03/22 03:12:05   4490] *info:
[03/22 03:12:05   4490] *info: Summary: 
[03/22 03:12:05   4490] *info:          205 cells of type 'CKBD0' (4.0, 	2.468) used
[03/22 03:12:05   4490] *info:          178 cells of type 'BUFFD0' (4.0, 	2.468) used
[03/22 03:12:05   4490] *info:
[03/22 03:12:05   4490] *info:
[03/22 03:12:05   4490] *info: Total 5 instances resized
[03/22 03:12:05   4490] *info:       in which 0 FF resizing
[03/22 03:12:05   4490] *info:
[03/22 03:12:05   4490] *summary:      7 instances changed cell type
[03/22 03:12:05   4490] *	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD0'
*	:      1 instance  changed cell type from 'BUFFD4' to 'BUFFD0'
*	:      1 instance  changed cell type from 'BUFFD6' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKND2D0' to 'CKND2D1'
*	:      1 instance  changed cell type from 'CKND2D1' to 'CKND2D0'
*	:      2 instances changed cell type from 'XOR2D0' to 'CKXOR2D0'
*** Finish Post Route Hold Fixing (cpu=0:00:31.5 real=0:00:33.0 totSessionCpu=1:14:51 mem=1665.8M density=89.320%) ***
[03/22 03:12:05   4491] #spOpts: N=65 
[03/22 03:12:05   4491] *** Starting refinePlace (1:14:51 mem=1646.7M) ***
[03/22 03:12:05   4491] Total net bbox length = 4.582e+05 (1.987e+05 2.595e+05) (ext = 2.021e+04)
[03/22 03:12:05   4491] Starting refinePlace ...
[03/22 03:12:05   4491] default core: bins with density >  0.75 = 87.8 % ( 425 / 484 )
[03/22 03:12:05   4491] Density distribution unevenness ratio = 2.620%
[03/22 03:12:05   4491]   Spread Effort: high, post-route mode, useDDP on.
[03/22 03:12:05   4491] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1646.7MB) @(1:14:51 - 1:14:51).
[03/22 03:12:05   4491] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:12:05   4491] wireLenOptFixPriorityInst 5038 inst fixed
[03/22 03:12:05   4491] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:12:05   4491] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1646.7MB) @(1:14:51 - 1:14:52).
[03/22 03:12:05   4491] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:12:05   4491] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1646.7MB
[03/22 03:12:05   4491] Statistics of distance of Instance movement in refine placement:
[03/22 03:12:05   4491]   maximum (X+Y) =         0.00 um
[03/22 03:12:05   4491]   mean    (X+Y) =         0.00 um
[03/22 03:12:05   4491] Summary Report:
[03/22 03:12:05   4491] Instances move: 0 (out of 29303 movable)
[03/22 03:12:05   4491] Mean displacement: 0.00 um
[03/22 03:12:05   4491] Max displacement: 0.00 um 
[03/22 03:12:05   4491] Total instances moved : 0
[03/22 03:12:05   4491] Total net bbox length = 4.582e+05 (1.987e+05 2.595e+05) (ext = 2.021e+04)
[03/22 03:12:05   4491] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1646.7MB
[03/22 03:12:05   4491] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1646.7MB) @(1:14:51 - 1:14:52).
[03/22 03:12:05   4491] *** Finished refinePlace (1:14:52 mem=1646.7M) ***
[03/22 03:12:05   4491] #spOpts: N=65 
[03/22 03:12:05   4491] default core: bins with density >  0.75 = 87.8 % ( 425 / 484 )
[03/22 03:12:05   4491] Density distribution unevenness ratio = 2.609%
[03/22 03:12:06   4492] Summary for sequential cells idenfication: 
[03/22 03:12:06   4492] Identified SBFF number: 199
[03/22 03:12:06   4492] Identified MBFF number: 0
[03/22 03:12:06   4492] Not identified SBFF number: 0
[03/22 03:12:06   4492] Not identified MBFF number: 0
[03/22 03:12:06   4492] Number of sequential cells which are not FFs: 104
[03/22 03:12:06   4492] 
[03/22 03:12:08   4494] Default Rule : ""
[03/22 03:12:08   4494] Non Default Rules :
[03/22 03:12:08   4494] Worst Slack : -0.156 ns
[03/22 03:12:08   4494] Total 0 nets layer assigned (2.0).
[03/22 03:12:09   4495] GigaOpt: setting up router preferences
[03/22 03:12:09   4495]         design wns: -0.1559
[03/22 03:12:09   4495]         slack threshold: 1.2641
[03/22 03:12:09   4495] GigaOpt: 14 nets assigned router directives
[03/22 03:12:09   4495] 
[03/22 03:12:09   4495] Start Assign Priority Nets ...
[03/22 03:12:09   4495] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 03:12:09   4495] Existing Priority Nets 0 (0.0%)
[03/22 03:12:09   4495] Total Assign Priority Nets 930 (3.0%)
[03/22 03:12:09   4496] Default Rule : ""
[03/22 03:12:09   4496] Non Default Rules :
[03/22 03:12:10   4496] Worst Slack : -0.385 ns
[03/22 03:12:10   4496] Total 5 nets layer assigned (0.4).
[03/22 03:12:10   4496] GigaOpt: setting up router preferences
[03/22 03:12:10   4496]         design wns: -0.3848
[03/22 03:12:10   4496]         slack threshold: 1.0352
[03/22 03:12:10   4496] GigaOpt: 0 nets assigned router directives
[03/22 03:12:10   4496] 
[03/22 03:12:10   4496] Start Assign Priority Nets ...
[03/22 03:12:10   4496] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 03:12:10   4496] Existing Priority Nets 0 (0.0%)
[03/22 03:12:10   4496] Total Assign Priority Nets 930 (3.0%)
[03/22 03:12:10   4496] ** Profile ** Start :  cpu=0:00:00.0, mem=1635.0M
[03/22 03:12:10   4496] ** Profile ** Other data :  cpu=0:00:00.1, mem=1635.0M
[03/22 03:12:10   4496] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1635.0M
[03/22 03:12:11   4497] ** Profile ** DRVs :  cpu=0:00:00.7, mem=1635.0M
[03/22 03:12:11   4497] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.385  | -0.156  | -0.385  |
|           TNS (ns):|-133.531 | -99.973 | -33.557 |
|    Violating Paths:|  1507   |  1347   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1635.0M
[03/22 03:12:11   4497] **optDesign ... cpu = 0:03:32, real = 0:03:35, mem = 1463.9M, totSessionCpu=1:14:58 **
[03/22 03:12:11   4497] -routeWithEco false                      # bool, default=false
[03/22 03:12:11   4497] -routeWithEco true                       # bool, default=false, user setting
[03/22 03:12:11   4497] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 03:12:11   4497] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 03:12:11   4497] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 03:12:11   4497] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 03:12:11   4497] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 03:12:11   4497] 
[03/22 03:12:11   4497] globalDetailRoute
[03/22 03:12:11   4497] 
[03/22 03:12:11   4497] #setNanoRouteMode -drouteAutoStop true
[03/22 03:12:11   4497] #setNanoRouteMode -drouteFixAntenna true
[03/22 03:12:11   4497] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 03:12:11   4497] #setNanoRouteMode -routeWithEco true
[03/22 03:12:11   4497] #setNanoRouteMode -routeWithSiDriven false
[03/22 03:12:11   4497] #setNanoRouteMode -routeWithTimingDriven false
[03/22 03:12:11   4497] #Start globalDetailRoute on Sat Mar 22 03:12:11 2025
[03/22 03:12:11   4497] #
[03/22 03:12:11   4497] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 39999 times net's RC data read were performed.
[03/22 03:12:12   4498] ### Net info: total nets: 31322
[03/22 03:12:12   4498] ### Net info: dirty nets: 860
[03/22 03:12:12   4498] ### Net info: marked as disconnected nets: 0
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST ofifo_inst/col_idx_6__fifo_instance/U56 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_PHN2943_n22 at location ( 353.500 61.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_6__fifo_instance/U55 connects to NET ofifo_inst/col_idx_6__fifo_instance/FE_PHN2943_n22 at location ( 354.100 59.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_6__fifo_instance/FE_PHN2943_n22 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN S of INST ofifo_inst/col_idx_7__fifo_instance/U51 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2929_FE_OFN309_n91 at location ( 368.700 23.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2929_FE_OFN309_n91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_7__fifo_instance/U35 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2927_FE_OFN309_n91 at location ( 390.300 23.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_7__fifo_instance/U23 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2927_FE_OFN309_n91 at location ( 367.500 28.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2927_FE_OFN309_n91 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_7__fifo_instance/U69 connects to NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2925_n32 at location ( 380.300 46.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_7__fifo_instance/FE_PHN2925_n32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST ofifo_inst/col_idx_5__fifo_instance/U20 connects to NET ofifo_inst/col_idx_5__fifo_instance/FE_PHN2915_n88 at location ( 284.300 89.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_5__fifo_instance/FE_PHN2915_n88 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN CDN of INST ofifo_inst/col_idx_4__fifo_instance/rd_ptr_reg_0_ connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_PHN2903_FE_OFN329_reset at location ( 221.500 131.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_PHN2903_FE_OFN329_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_2__mac_col_inst/FE_OFC320_reset connects to NET mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2876_reset at location ( 111.700 167.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/FE_PHN2876_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2816_reset connects to NET FE_PHN2816_reset at location ( 114.100 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2816_reset has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2768_mem_in_56_ connects to NET FE_PHN2768_mem_in_56_ at location ( 78.500 199.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2768_mem_in_56_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2721_mem_in_52_ connects to NET FE_PHN2762_mem_in_52_ at location ( 67.100 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2762_mem_in_52_ connects to NET FE_PHN2762_mem_in_52_ at location ( 72.100 226.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2762_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST kmem_instance/FE_PHC2758_mem_in_47_ connects to NET kmem_instance/FE_PHN2758_mem_in_47_ at location ( 77.100 205.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET kmem_instance/FE_PHN2758_mem_in_47_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2764_mem_in_56_ connects to NET FE_PHN2755_mem_in_56_ at location ( 75.300 201.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2755_mem_in_56_ connects to NET FE_PHN2755_mem_in_56_ at location ( 76.300 204.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2755_mem_in_56_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2762_mem_in_52_ connects to NET FE_PHN2752_mem_in_52_ at location ( 71.500 227.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2752_mem_in_52_ connects to NET FE_PHN2752_mem_in_52_ at location ( 68.900 228.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2752_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2752_mem_in_52_ connects to NET FE_PHN2737_mem_in_52_ at location ( 68.500 228.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2737_mem_in_52_ connects to NET FE_PHN2737_mem_in_52_ at location ( 62.900 225.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2737_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 03:12:12   4498] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2722_mem_in_45_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2721_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2707_mem_in_52_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2706_mem_in_45_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET FE_PHN2696_mem_in_45_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (NRIG-44) Imported NET kmem_instance/FE_PHN2688_mem_in_47_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:12:12   4498] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 03:12:12   4498] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:12:13   4499] ### Net info: fully routed nets: 26198
[03/22 03:12:13   4499] ### Net info: trivial (single pin) nets: 0
[03/22 03:12:13   4499] ### Net info: unrouted nets: 372
[03/22 03:12:13   4499] ### Net info: re-extraction nets: 4752
[03/22 03:12:13   4499] ### Net info: ignored nets: 0
[03/22 03:12:13   4499] ### Net info: skip routing nets: 0
[03/22 03:12:13   4499] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 03:12:13   4499] #Loading the last recorded routing design signature
[03/22 03:12:13   4499] #Created 526 NETS and 0 SPECIALNETS new signatures
[03/22 03:12:13   4499] #Summary of the placement changes since last routing:
[03/22 03:12:13   4499] #  Number of instances added (including moved) = 732
[03/22 03:12:13   4499] #  Number of instances deleted (including moved) = 209
[03/22 03:12:13   4499] #  Number of instances resized = 1585
[03/22 03:12:13   4499] #  Number of instances with same cell size swap = 94
[03/22 03:12:13   4499] #  Number of instances with different orientation = 5
[03/22 03:12:13   4499] #  Number of instances with pin swaps = 17
[03/22 03:12:13   4499] #  Total number of placement changes (moved instances are counted twice) = 2531
[03/22 03:12:13   4499] #Start routing data preparation.
[03/22 03:12:13   4500] #Minimum voltage of a net in the design = 0.000.
[03/22 03:12:13   4500] #Maximum voltage of a net in the design = 1.100.
[03/22 03:12:13   4500] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 03:12:13   4500] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 03:12:13   4500] #Voltage range [0.000 - 1.100] has 31320 nets.
[03/22 03:12:15   4501] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 03:12:15   4501] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:12:15   4501] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:12:15   4501] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:12:15   4501] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:12:15   4501] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:12:15   4501] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:12:15   4501] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:12:16   4502] #930/31212 = 2% of signal nets have been set as priority nets
[03/22 03:12:16   4502] #Regenerating Ggrids automatically.
[03/22 03:12:16   4502] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 03:12:16   4502] #Using automatically generated G-grids.
[03/22 03:12:16   4502] #Done routing data preparation.
[03/22 03:12:16   4502] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1122.85 (MB), peak = 1275.43 (MB)
[03/22 03:12:16   4502] #Merging special wires...
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 295.310 43.300 ) on M1 for NET CTS_144. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 103.120 171.100 ) on M1 for NET CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 107.945 169.295 ) on M1 for NET CTS_152. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 60.075 214.110 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 58.920 210.690 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 91.545 208.895 ) on M1 for NET CTS_155. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 45.120 189.090 ) on M1 for NET CTS_159. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 40.720 187.310 ) on M1 for NET CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 47.945 187.295 ) on M1 for NET CTS_161. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 54.920 214.290 ) on M1 for NET CTS_163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 59.945 216.095 ) on M1 for NET CTS_163. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 57.455 216.200 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 45.455 187.400 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 89.055 209.000 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 105.455 169.400 ) on M1 for NET CTS_165. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 60.875 32.510 ) on M1 for NET CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 84.360 37.900 ) on M1 for NET CTS_166. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 61.520 66.690 ) on M1 for NET CTS_167. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 115.360 52.300 ) on M1 for NET CTS_168. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 125.800 81.100 ) on M1 for NET CTS_169. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:12:16   4502] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 03:12:16   4502] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:12:16   4503] #WARNING (NRDB-874) There are 4 dangling wires/vias in the fully routed NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_3557_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 03:12:17   4503] #
[03/22 03:12:17   4503] #Connectivity extraction summary:
[03/22 03:12:17   4503] #4752 routed nets are extracted.
[03/22 03:12:17   4503] #    2885 (9.21%) extracted nets are partially routed.
[03/22 03:12:17   4503] #26198 routed nets are imported.
[03/22 03:12:17   4503] #262 (0.84%) nets are without wires.
[03/22 03:12:17   4503] #110 nets are fixed|skipped|trivial (not extracted).
[03/22 03:12:17   4503] #Total number of nets = 31322.
[03/22 03:12:17   4503] #
[03/22 03:12:17   4503] #Found 0 nets for post-route si or timing fixing.
[03/22 03:12:17   4503] #Number of eco nets is 2885
[03/22 03:12:17   4503] #
[03/22 03:12:17   4503] #Start data preparation...
[03/22 03:12:17   4503] #
[03/22 03:12:17   4503] #Data preparation is done on Sat Mar 22 03:12:17 2025
[03/22 03:12:17   4503] #
[03/22 03:12:17   4503] #Analyzing routing resource...
[03/22 03:12:18   4505] #Routing resource analysis is done on Sat Mar 22 03:12:18 2025
[03/22 03:12:18   4505] #
[03/22 03:12:18   4505] #  Resource Analysis:
[03/22 03:12:18   4505] #
[03/22 03:12:18   4505] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 03:12:18   4505] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 03:12:18   4505] #  --------------------------------------------------------------
[03/22 03:12:18   4505] #  Metal 1        H        1927          80       17956    89.85%
[03/22 03:12:18   4505] #  Metal 2        V        1928          84       17956     2.80%
[03/22 03:12:18   4505] #  Metal 3        H        2007           0       17956     0.13%
[03/22 03:12:18   4505] #  Metal 4        V        1762         250       17956     4.43%
[03/22 03:12:18   4505] #  Metal 5        H        2007           0       17956     0.00%
[03/22 03:12:18   4505] #  Metal 6        V        2012           0       17956     0.00%
[03/22 03:12:18   4505] #  Metal 7        H         502           0       17956     0.00%
[03/22 03:12:18   4505] #  Metal 8        V         503           0       17956     0.00%
[03/22 03:12:18   4505] #  --------------------------------------------------------------
[03/22 03:12:18   4505] #  Total                  12649       2.56%  143648    12.15%
[03/22 03:12:18   4505] #
[03/22 03:12:18   4505] #  312 nets (1.00%) with 1 preferred extra spacing.
[03/22 03:12:18   4505] #
[03/22 03:12:18   4505] #
[03/22 03:12:19   4505] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1124.45 (MB), peak = 1275.43 (MB)
[03/22 03:12:19   4505] #
[03/22 03:12:19   4505] #start global routing iteration 1...
[03/22 03:12:20   4506] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1159.82 (MB), peak = 1275.43 (MB)
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #start global routing iteration 2...
[03/22 03:12:20   4506] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1160.02 (MB), peak = 1275.43 (MB)
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #Total number of trivial nets (e.g. < 2 pins) = 110 (skipped).
[03/22 03:12:20   4506] #Total number of routable nets = 31212.
[03/22 03:12:20   4506] #Total number of nets in the design = 31322.
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #3147 routable nets have only global wires.
[03/22 03:12:20   4506] #28065 routable nets have only detail routed wires.
[03/22 03:12:20   4506] #285 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:12:20   4506] #400 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #Routed nets constraints summary:
[03/22 03:12:20   4506] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #      Default                162                123            2862  
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #        Total                162                123            2862  
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #Routing constraints summary of the whole design:
[03/22 03:12:20   4506] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #      Default                312                373           30527  
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #        Total                312                373           30527  
[03/22 03:12:20   4506] #-------------------------------------------------------------------
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #                 OverCon       OverCon       OverCon          
[03/22 03:12:20   4506] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/22 03:12:20   4506] #     Layer         (1-2)         (3-4)         (5-6)   OverCon
[03/22 03:12:20   4506] #  ------------------------------------------------------------
[03/22 03:12:20   4506] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:12:20   4506] #   Metal 2     86(0.49%)      6(0.03%)      2(0.01%)   (0.53%)
[03/22 03:12:20   4506] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:12:20   4506] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:12:20   4506] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:12:20   4506] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:12:20   4506] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:12:20   4506] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:12:20   4506] #  ------------------------------------------------------------
[03/22 03:12:20   4506] #     Total     86(0.07%)      6(0.00%)      2(0.00%)   (0.07%)
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[03/22 03:12:20   4506] #  Overflow after GR: 0.00% H + 0.13% V
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #Complete Global Routing.
[03/22 03:12:20   4506] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:12:20   4506] #Total wire length = 569507 um.
[03/22 03:12:20   4506] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M1 = 4155 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M2 = 155609 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M3 = 195313 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M4 = 147036 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M5 = 33751 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M6 = 5384 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M7 = 10376 um.
[03/22 03:12:20   4506] #Total wire length on LAYER M8 = 17882 um.
[03/22 03:12:20   4506] #Total number of vias = 204609
[03/22 03:12:20   4506] #Total number of multi-cut vias = 136014 ( 66.5%)
[03/22 03:12:20   4506] #Total number of single cut vias = 68595 ( 33.5%)
[03/22 03:12:20   4506] #Up-Via Summary (total 204609):
[03/22 03:12:20   4506] #                   single-cut          multi-cut      Total
[03/22 03:12:20   4506] #-----------------------------------------------------------
[03/22 03:12:20   4506] #  Metal 1       65539 ( 64.3%)     36427 ( 35.7%)     101966
[03/22 03:12:20   4506] #  Metal 2        2229 (  2.9%)     73343 ( 97.1%)      75572
[03/22 03:12:20   4506] #  Metal 3         525 (  2.6%)     19589 ( 97.4%)      20114
[03/22 03:12:20   4506] #  Metal 4         110 (  2.8%)      3779 ( 97.2%)       3889
[03/22 03:12:20   4506] #  Metal 5          58 (  4.5%)      1237 ( 95.5%)       1295
[03/22 03:12:20   4506] #  Metal 6          70 (  7.0%)       930 ( 93.0%)       1000
[03/22 03:12:20   4506] #  Metal 7          64 (  8.3%)       709 ( 91.7%)        773
[03/22 03:12:20   4506] #-----------------------------------------------------------
[03/22 03:12:20   4506] #                68595 ( 33.5%)    136014 ( 66.5%)     204609 
[03/22 03:12:20   4506] #
[03/22 03:12:20   4506] #Total number of involved priority nets 151
[03/22 03:12:20   4506] #Maximum src to sink distance for priority net 258.2
[03/22 03:12:20   4506] #Average of max src_to_sink distance for priority net 40.1
[03/22 03:12:20   4506] #Average of ave src_to_sink distance for priority net 28.3
[03/22 03:12:20   4506] #Max overcon = 6 tracks.
[03/22 03:12:20   4506] #Total overcon = 0.07%.
[03/22 03:12:20   4506] #Worst layer Gcell overcon rate = 0.00%.
[03/22 03:12:20   4506] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1160.08 (MB), peak = 1275.43 (MB)
[03/22 03:12:20   4506] #
[03/22 03:12:20   4507] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1134.38 (MB), peak = 1275.43 (MB)
[03/22 03:12:21   4507] #Start Track Assignment.
[03/22 03:12:22   4508] #Done with 882 horizontal wires in 2 hboxes and 815 vertical wires in 2 hboxes.
[03/22 03:12:24   4510] #Done with 66 horizontal wires in 2 hboxes and 93 vertical wires in 2 hboxes.
[03/22 03:12:24   4510] #Complete Track Assignment.
[03/22 03:12:24   4510] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:12:24   4510] #Total wire length = 570420 um.
[03/22 03:12:24   4510] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M1 = 4581 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M2 = 155717 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M3 = 195650 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M4 = 147041 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M5 = 33774 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M6 = 5386 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M7 = 10387 um.
[03/22 03:12:24   4510] #Total wire length on LAYER M8 = 17883 um.
[03/22 03:12:24   4510] #Total number of vias = 204448
[03/22 03:12:24   4510] #Total number of multi-cut vias = 136014 ( 66.5%)
[03/22 03:12:24   4510] #Total number of single cut vias = 68434 ( 33.5%)
[03/22 03:12:24   4510] #Up-Via Summary (total 204448):
[03/22 03:12:24   4510] #                   single-cut          multi-cut      Total
[03/22 03:12:24   4510] #-----------------------------------------------------------
[03/22 03:12:24   4510] #  Metal 1       65491 ( 64.3%)     36427 ( 35.7%)     101918
[03/22 03:12:24   4510] #  Metal 2        2166 (  2.9%)     73343 ( 97.1%)      75509
[03/22 03:12:24   4510] #  Metal 3         506 (  2.5%)     19589 ( 97.5%)      20095
[03/22 03:12:24   4510] #  Metal 4         102 (  2.6%)      3779 ( 97.4%)       3881
[03/22 03:12:24   4510] #  Metal 5          50 (  3.9%)      1237 ( 96.1%)       1287
[03/22 03:12:24   4510] #  Metal 6          62 (  6.2%)       930 ( 93.8%)        992
[03/22 03:12:24   4510] #  Metal 7          57 (  7.4%)       709 ( 92.6%)        766
[03/22 03:12:24   4510] #-----------------------------------------------------------
[03/22 03:12:24   4510] #                68434 ( 33.5%)    136014 ( 66.5%)     204448 
[03/22 03:12:24   4510] #
[03/22 03:12:24   4510] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1190.91 (MB), peak = 1275.43 (MB)
[03/22 03:12:24   4510] #
[03/22 03:12:24   4510] #Cpu time = 00:00:11
[03/22 03:12:24   4510] #Elapsed time = 00:00:11
[03/22 03:12:24   4510] #Increased memory = 69.03 (MB)
[03/22 03:12:24   4510] #Total memory = 1190.96 (MB)
[03/22 03:12:24   4510] #Peak memory = 1275.43 (MB)
[03/22 03:12:25   4511] #
[03/22 03:12:25   4511] #Start Detail Routing..
[03/22 03:12:25   4511] #start initial detail routing ...
[03/22 03:13:51   4597] # ECO: 7.0% of the total area was rechecked for DRC, and 85.1% required routing.
[03/22 03:13:51   4597] #    number of violations = 513
[03/22 03:13:51   4597] #
[03/22 03:13:51   4597] #    By Layer and Type :
[03/22 03:13:51   4597] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
[03/22 03:13:51   4597] #	M1          116       21       91       26        1       38        0      293
[03/22 03:13:51   4597] #	M2           91       77       42        0        0        1        5      216
[03/22 03:13:51   4597] #	M3            0        0        0        0        1        0        0        1
[03/22 03:13:51   4597] #	M4            0        0        2        0        0        0        0        2
[03/22 03:13:51   4597] #	M5            0        0        1        0        0        0        0        1
[03/22 03:13:51   4597] #	Totals      207       98      136       26        2       39        5      513
[03/22 03:13:51   4597] #2322 out of 29371 instances need to be verified(marked ipoed).
[03/22 03:13:51   4597] #66.4% of the total area is being checked for drcs
[03/22 03:14:15   4622] #66.4% of the total area was checked
[03/22 03:14:16   4622] #    number of violations = 1860
[03/22 03:14:16   4622] #
[03/22 03:14:16   4622] #    By Layer and Type :
[03/22 03:14:16   4622] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
[03/22 03:14:16   4622] #	M1          609       82      681      198       39        0        4     1613
[03/22 03:14:16   4622] #	M2           96       84       57        0        1        5        0      243
[03/22 03:14:16   4622] #	M3            0        0        0        0        0        0        1        1
[03/22 03:14:16   4622] #	M4            0        0        2        0        0        0        0        2
[03/22 03:14:16   4622] #	M5            0        0        1        0        0        0        0        1
[03/22 03:14:16   4622] #	Totals      705      166      741      198       40        5        5     1860
[03/22 03:14:16   4622] #cpu time = 00:01:51, elapsed time = 00:01:50, memory = 1210.07 (MB), peak = 1275.43 (MB)
[03/22 03:14:16   4622] #start 1st optimization iteration ...
[03/22 03:14:49   4655] #    number of violations = 147
[03/22 03:14:49   4655] #
[03/22 03:14:49   4655] #    By Layer and Type :
[03/22 03:14:49   4655] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/22 03:14:49   4655] #	M1           30       10       39        2        0       81
[03/22 03:14:49   4655] #	M2            7        3       42        4        6       62
[03/22 03:14:49   4655] #	M3            0        0        4        0        0        4
[03/22 03:14:49   4655] #	Totals       37       13       85        6        6      147
[03/22 03:14:49   4655] #    number of process antenna violations = 4
[03/22 03:14:49   4655] #cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1184.68 (MB), peak = 1275.43 (MB)
[03/22 03:14:49   4655] #start 2nd optimization iteration ...
[03/22 03:14:53   4659] #    number of violations = 80
[03/22 03:14:53   4659] #
[03/22 03:14:53   4659] #    By Layer and Type :
[03/22 03:14:53   4659] #	         MetSpc   EOLSpc    Short   MinStp   Totals
[03/22 03:14:53   4659] #	M1           30        3       39        2       74
[03/22 03:14:53   4659] #	M2            4        0        2        0        6
[03/22 03:14:53   4659] #	Totals       34        3       41        2       80
[03/22 03:14:53   4659] #    number of process antenna violations = 4
[03/22 03:14:53   4659] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1176.67 (MB), peak = 1275.43 (MB)
[03/22 03:14:53   4659] #start 3rd optimization iteration ...
[03/22 03:14:55   4662] #    number of violations = 13
[03/22 03:14:55   4662] #
[03/22 03:14:55   4662] #    By Layer and Type :
[03/22 03:14:55   4662] #	         MetSpc   EOLSpc    Short     Loop      Mar   Totals
[03/22 03:14:55   4662] #	M1            2        1        0        0        0        3
[03/22 03:14:55   4662] #	M2            0        0        8        0        1        9
[03/22 03:14:55   4662] #	M3            0        0        0        1        0        1
[03/22 03:14:55   4662] #	Totals        2        1        8        1        1       13
[03/22 03:14:55   4662] #    number of process antenna violations = 4
[03/22 03:14:55   4662] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1173.70 (MB), peak = 1275.43 (MB)
[03/22 03:14:55   4662] #start 4th optimization iteration ...
[03/22 03:14:56   4663] #    number of violations = 0
[03/22 03:14:56   4663] #    number of process antenna violations = 4
[03/22 03:14:56   4663] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1176.14 (MB), peak = 1275.43 (MB)
[03/22 03:14:56   4663] #start 5th optimization iteration ...
[03/22 03:14:57   4663] #    number of violations = 0
[03/22 03:14:57   4663] #    number of process antenna violations = 4
[03/22 03:14:57   4663] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1164.64 (MB), peak = 1275.43 (MB)
[03/22 03:14:57   4663] #start 6th optimization iteration ...
[03/22 03:14:57   4663] #    number of violations = 0
[03/22 03:14:57   4663] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.88 (MB), peak = 1275.43 (MB)
[03/22 03:14:57   4663] #Complete Detail Routing.
[03/22 03:14:57   4663] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:14:57   4663] #Total wire length = 568346 um.
[03/22 03:14:57   4663] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M2 = 153082 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M3 = 195807 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M4 = 147983 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M5 = 33915 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M6 = 5424 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M7 = 10357 um.
[03/22 03:14:57   4663] #Total wire length on LAYER M8 = 17797 um.
[03/22 03:14:57   4663] #Total number of vias = 210024
[03/22 03:14:57   4663] #Total number of multi-cut vias = 126354 ( 60.2%)
[03/22 03:14:57   4663] #Total number of single cut vias = 83670 ( 39.8%)
[03/22 03:14:57   4663] #Up-Via Summary (total 210024):
[03/22 03:14:57   4663] #                   single-cut          multi-cut      Total
[03/22 03:14:57   4663] #-----------------------------------------------------------
[03/22 03:14:57   4663] #  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
[03/22 03:14:57   4663] #  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
[03/22 03:14:57   4663] #  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
[03/22 03:14:57   4663] #  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
[03/22 03:14:57   4663] #  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
[03/22 03:14:57   4663] #  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
[03/22 03:14:57   4663] #  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
[03/22 03:14:57   4663] #-----------------------------------------------------------
[03/22 03:14:57   4663] #                83670 ( 39.8%)    126354 ( 60.2%)     210024 
[03/22 03:14:57   4663] #
[03/22 03:14:57   4663] #Total number of DRC violations = 0
[03/22 03:14:57   4663] #Cpu time = 00:02:33
[03/22 03:14:57   4663] #Elapsed time = 00:02:33
[03/22 03:14:57   4663] #Increased memory = -40.80 (MB)
[03/22 03:14:57   4663] #Total memory = 1150.16 (MB)
[03/22 03:14:57   4663] #Peak memory = 1275.43 (MB)
[03/22 03:14:57   4663] #
[03/22 03:14:57   4663] #start routing for process antenna violation fix ...
[03/22 03:14:58   4664] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1151.92 (MB), peak = 1275.43 (MB)
[03/22 03:14:58   4664] #
[03/22 03:14:58   4664] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:14:58   4664] #Total wire length = 568346 um.
[03/22 03:14:58   4664] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M2 = 153082 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M3 = 195807 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M4 = 147983 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M5 = 33915 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M6 = 5424 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M7 = 10357 um.
[03/22 03:14:58   4664] #Total wire length on LAYER M8 = 17797 um.
[03/22 03:14:58   4664] #Total number of vias = 210024
[03/22 03:14:58   4664] #Total number of multi-cut vias = 126354 ( 60.2%)
[03/22 03:14:58   4664] #Total number of single cut vias = 83670 ( 39.8%)
[03/22 03:14:58   4664] #Up-Via Summary (total 210024):
[03/22 03:14:58   4664] #                   single-cut          multi-cut      Total
[03/22 03:14:58   4664] #-----------------------------------------------------------
[03/22 03:14:58   4664] #  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
[03/22 03:14:58   4664] #  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
[03/22 03:14:58   4664] #  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
[03/22 03:14:58   4664] #  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
[03/22 03:14:58   4664] #  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
[03/22 03:14:58   4664] #  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
[03/22 03:14:58   4664] #  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
[03/22 03:14:58   4664] #-----------------------------------------------------------
[03/22 03:14:58   4664] #                83670 ( 39.8%)    126354 ( 60.2%)     210024 
[03/22 03:14:58   4664] #
[03/22 03:14:58   4664] #Total number of DRC violations = 0
[03/22 03:14:58   4664] #Total number of net violated process antenna rule = 0
[03/22 03:14:58   4664] #
[03/22 03:15:00   4666] #
[03/22 03:15:00   4666] #Start Post Route wire spreading..
[03/22 03:15:00   4666] #
[03/22 03:15:00   4666] #Start data preparation for wire spreading...
[03/22 03:15:00   4666] #
[03/22 03:15:00   4666] #Data preparation is done on Sat Mar 22 03:15:00 2025
[03/22 03:15:00   4666] #
[03/22 03:15:00   4666] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.94 (MB), peak = 1275.43 (MB)
[03/22 03:15:00   4667] #
[03/22 03:15:00   4667] #Start Post Route Wire Spread.
[03/22 03:15:04   4670] #Done with 1831 horizontal wires in 3 hboxes and 2218 vertical wires in 3 hboxes.
[03/22 03:15:04   4670] #Complete Post Route Wire Spread.
[03/22 03:15:04   4670] #
[03/22 03:15:04   4670] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:15:04   4670] #Total wire length = 569692 um.
[03/22 03:15:04   4670] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M2 = 153336 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M3 = 196373 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M4 = 148439 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M5 = 33946 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M6 = 5434 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M7 = 10368 um.
[03/22 03:15:04   4670] #Total wire length on LAYER M8 = 17813 um.
[03/22 03:15:04   4670] #Total number of vias = 210024
[03/22 03:15:04   4670] #Total number of multi-cut vias = 126354 ( 60.2%)
[03/22 03:15:04   4670] #Total number of single cut vias = 83670 ( 39.8%)
[03/22 03:15:04   4670] #Up-Via Summary (total 210024):
[03/22 03:15:04   4670] #                   single-cut          multi-cut      Total
[03/22 03:15:04   4670] #-----------------------------------------------------------
[03/22 03:15:04   4670] #  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
[03/22 03:15:04   4670] #  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
[03/22 03:15:04   4670] #  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
[03/22 03:15:04   4670] #  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
[03/22 03:15:04   4670] #  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
[03/22 03:15:04   4670] #  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
[03/22 03:15:04   4670] #  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
[03/22 03:15:04   4670] #-----------------------------------------------------------
[03/22 03:15:04   4670] #                83670 ( 39.8%)    126354 ( 60.2%)     210024 
[03/22 03:15:04   4670] #
[03/22 03:15:04   4670] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1191.77 (MB), peak = 1275.43 (MB)
[03/22 03:15:04   4670] #
[03/22 03:15:04   4670] #Post Route wire spread is done.
[03/22 03:15:05   4671] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:15:05   4671] #Total wire length = 569692 um.
[03/22 03:15:05   4671] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M2 = 153336 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M3 = 196373 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M4 = 148439 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M5 = 33946 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M6 = 5434 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M7 = 10368 um.
[03/22 03:15:05   4671] #Total wire length on LAYER M8 = 17813 um.
[03/22 03:15:05   4671] #Total number of vias = 210024
[03/22 03:15:05   4671] #Total number of multi-cut vias = 126354 ( 60.2%)
[03/22 03:15:05   4671] #Total number of single cut vias = 83670 ( 39.8%)
[03/22 03:15:05   4671] #Up-Via Summary (total 210024):
[03/22 03:15:05   4671] #                   single-cut          multi-cut      Total
[03/22 03:15:05   4671] #-----------------------------------------------------------
[03/22 03:15:05   4671] #  Metal 1       68689 ( 66.9%)     33940 ( 33.1%)     102629
[03/22 03:15:05   4671] #  Metal 2       10802 ( 13.7%)     68030 ( 86.3%)      78832
[03/22 03:15:05   4671] #  Metal 3        3381 ( 15.8%)     18082 ( 84.2%)      21463
[03/22 03:15:05   4671] #  Metal 4         457 ( 11.4%)      3559 ( 88.6%)       4016
[03/22 03:15:05   4671] #  Metal 5          61 (  4.6%)      1256 ( 95.4%)       1317
[03/22 03:15:05   4671] #  Metal 6         156 ( 15.6%)       841 ( 84.4%)        997
[03/22 03:15:05   4671] #  Metal 7         124 ( 16.1%)       646 ( 83.9%)        770
[03/22 03:15:05   4671] #-----------------------------------------------------------
[03/22 03:15:05   4671] #                83670 ( 39.8%)    126354 ( 60.2%)     210024 
[03/22 03:15:05   4671] #
[03/22 03:15:06   4672] #
[03/22 03:15:06   4672] #Start Post Route via swapping..
[03/22 03:15:06   4672] #87.92% of area are rerouted by ECO routing.
[03/22 03:15:26   4692] #    number of violations = 0
[03/22 03:15:26   4692] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1152.49 (MB), peak = 1275.43 (MB)
[03/22 03:15:28   4694] #    number of violations = 0
[03/22 03:15:28   4694] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1152.75 (MB), peak = 1275.43 (MB)
[03/22 03:15:28   4694] #CELL_VIEW core,init has no DRC violation.
[03/22 03:15:28   4694] #Total number of DRC violations = 0
[03/22 03:15:28   4694] #Total number of net violated process antenna rule = 0
[03/22 03:15:28   4694] #Post Route via swapping is done.
[03/22 03:15:28   4694] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:15:28   4694] #Total wire length = 569692 um.
[03/22 03:15:28   4694] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M2 = 153336 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M3 = 196373 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M4 = 148439 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M5 = 33946 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M6 = 5434 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M7 = 10368 um.
[03/22 03:15:28   4694] #Total wire length on LAYER M8 = 17813 um.
[03/22 03:15:28   4694] #Total number of vias = 210024
[03/22 03:15:28   4694] #Total number of multi-cut vias = 143887 ( 68.5%)
[03/22 03:15:28   4694] #Total number of single cut vias = 66137 ( 31.5%)
[03/22 03:15:28   4694] #Up-Via Summary (total 210024):
[03/22 03:15:28   4694] #                   single-cut          multi-cut      Total
[03/22 03:15:28   4694] #-----------------------------------------------------------
[03/22 03:15:28   4694] #  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
[03/22 03:15:28   4694] #  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
[03/22 03:15:28   4694] #  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
[03/22 03:15:28   4694] #  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
[03/22 03:15:28   4694] #  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
[03/22 03:15:28   4694] #  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
[03/22 03:15:28   4694] #  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
[03/22 03:15:28   4694] #-----------------------------------------------------------
[03/22 03:15:28   4694] #                66137 ( 31.5%)    143887 ( 68.5%)     210024 
[03/22 03:15:28   4694] #
[03/22 03:15:28   4694] #detailRoute Statistics:
[03/22 03:15:28   4694] #Cpu time = 00:03:04
[03/22 03:15:28   4694] #Elapsed time = 00:03:04
[03/22 03:15:28   4694] #Increased memory = -39.95 (MB)
[03/22 03:15:28   4694] #Total memory = 1151.01 (MB)
[03/22 03:15:28   4694] #Peak memory = 1275.43 (MB)
[03/22 03:15:28   4694] #Updating routing design signature
[03/22 03:15:28   4694] #Created 847 library cell signatures
[03/22 03:15:28   4694] #Created 31322 NETS and 0 SPECIALNETS signatures
[03/22 03:15:28   4694] #Created 29372 instance signatures
[03/22 03:15:28   4694] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.66 (MB), peak = 1275.43 (MB)
[03/22 03:15:28   4694] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1151.83 (MB), peak = 1275.43 (MB)
[03/22 03:15:29   4695] #
[03/22 03:15:29   4695] #globalDetailRoute statistics:
[03/22 03:15:29   4695] #Cpu time = 00:03:18
[03/22 03:15:29   4695] #Elapsed time = 00:03:18
[03/22 03:15:29   4695] #Increased memory = -52.25 (MB)
[03/22 03:15:29   4695] #Total memory = 1110.00 (MB)
[03/22 03:15:29   4695] #Peak memory = 1275.43 (MB)
[03/22 03:15:29   4695] #Number of warnings = 64
[03/22 03:15:29   4695] #Total number of warnings = 157
[03/22 03:15:29   4695] #Number of fails = 0
[03/22 03:15:29   4695] #Total number of fails = 0
[03/22 03:15:29   4695] #Complete globalDetailRoute on Sat Mar 22 03:15:29 2025
[03/22 03:15:29   4695] #
[03/22 03:15:29   4695] **optDesign ... cpu = 0:06:50, real = 0:06:53, mem = 1414.0M, totSessionCpu=1:18:16 **
[03/22 03:15:29   4695] -routeWithEco false                      # bool, default=false
[03/22 03:15:29   4695] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 03:15:29   4695] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 03:15:29   4695] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 03:15:29   4695] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 03:15:29   4695] Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
[03/22 03:15:29   4695] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 03:15:29   4695] RC Extraction called in multi-corner(2) mode.
[03/22 03:15:29   4695] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:15:29   4696] Process corner(s) are loaded.
[03/22 03:15:29   4696]  Corner: Cmax
[03/22 03:15:29   4696]  Corner: Cmin
[03/22 03:15:29   4696] extractDetailRC Option : -outfile /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d -maxResLength 200  -extended
[03/22 03:15:29   4696] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 03:15:29   4696]       RC Corner Indexes            0       1   
[03/22 03:15:29   4696] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 03:15:29   4696] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 03:15:29   4696] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 03:15:29   4696] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 03:15:29   4696] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 03:15:29   4696] Shrink Factor                : 1.00000
[03/22 03:15:30   4696] Initializing multi-corner capacitance tables ... 
[03/22 03:15:30   4696] Initializing multi-corner resistance tables ...
[03/22 03:15:30   4697] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1414.0M)
[03/22 03:15:31   4697] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for storing RC.
[03/22 03:15:31   4697] Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1461.6M)
[03/22 03:15:31   4697] Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1461.6M)
[03/22 03:15:31   4698] Extracted 30.0005% (CPU Time= 0:00:01.5  MEM= 1461.6M)
[03/22 03:15:32   4698] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1461.6M)
[03/22 03:15:32   4698] Extracted 50.0007% (CPU Time= 0:00:01.9  MEM= 1461.6M)
[03/22 03:15:32   4698] Extracted 60.0004% (CPU Time= 0:00:02.1  MEM= 1461.6M)
[03/22 03:15:32   4699] Extracted 70.0005% (CPU Time= 0:00:02.5  MEM= 1465.6M)
[03/22 03:15:33   4699] Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1465.6M)
[03/22 03:15:33   4700] Extracted 90.0006% (CPU Time= 0:00:03.4  MEM= 1465.6M)
[03/22 03:15:35   4701] Extracted 100% (CPU Time= 0:00:04.7  MEM= 1465.6M)
[03/22 03:15:35   4701] Number of Extracted Resistors     : 541417
[03/22 03:15:35   4701] Number of Extracted Ground Cap.   : 536366
[03/22 03:15:35   4701] Number of Extracted Coupling Cap. : 884940
[03/22 03:15:35   4701] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:15:35   4701] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 03:15:35   4701]  Corner: Cmax
[03/22 03:15:35   4701]  Corner: Cmin
[03/22 03:15:35   4702] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1445.6M)
[03/22 03:15:35   4702] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb_Filter.rcdb.d' for storing RC.
[03/22 03:15:36   4702] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31212 times net's RC data read were performed.
[03/22 03:15:36   4702] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1449.621M)
[03/22 03:15:36   4702] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:15:36   4702] Lumped Parasitic Loading Completed (total cpu=0:00:00.1, real=0:00:00.0, current mem=1449.621M)
[03/22 03:15:36   4702] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1449.621M)
[03/22 03:15:36   4702] **optDesign ... cpu = 0:06:57, real = 0:07:00, mem = 1414.0M, totSessionCpu=1:18:23 **
[03/22 03:15:36   4702] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:15:36   4702] Begin IPO call back ...
[03/22 03:15:36   4702] End IPO call back ...
[03/22 03:15:36   4702] #################################################################################
[03/22 03:15:36   4702] # Design Stage: PostRoute
[03/22 03:15:36   4702] # Design Name: core
[03/22 03:15:36   4702] # Design Mode: 65nm
[03/22 03:15:36   4702] # Analysis Mode: MMMC OCV 
[03/22 03:15:36   4702] # Parasitics Mode: SPEF/RCDB
[03/22 03:15:36   4702] # Signoff Settings: SI On 
[03/22 03:15:36   4702] #################################################################################
[03/22 03:15:37   4703] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:15:37   4703] Setting infinite Tws ...
[03/22 03:15:37   4703] First Iteration Infinite Tw... 
[03/22 03:15:37   4703] Calculate early delays in OCV mode...
[03/22 03:15:37   4704] Calculate late delays in OCV mode...
[03/22 03:15:37   4704] Topological Sorting (CPU = 0:00:00.1, MEM = 1425.2M, InitMEM = 1420.8M)
[03/22 03:15:38   4704] Initializing multi-corner capacitance tables ... 
[03/22 03:15:38   4704] Initializing multi-corner resistance tables ...
[03/22 03:15:38   4704] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:15:38   4704] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1441.9M)
[03/22 03:15:38   4704] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:15:46   4712] AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
[03/22 03:15:46   4712] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 03:15:46   4712] End delay calculation. (MEM=1508.63 CPU=0:00:07.6 REAL=0:00:08.0)
[03/22 03:15:46   4712] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:15:46   4712] *** CDM Built up (cpu=0:00:09.6  real=0:00:10.0  mem= 1508.6M) ***
[03/22 03:15:47   4713] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1508.6M)
[03/22 03:15:47   4713] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:15:47   4713] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1508.6M)
[03/22 03:15:47   4713] Starting SI iteration 2
[03/22 03:15:47   4713] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:15:47   4713] Calculate early delays in OCV mode...
[03/22 03:15:47   4713] Calculate late delays in OCV mode...
[03/22 03:15:49   4715] AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
[03/22 03:15:49   4715] End delay calculation. (MEM=1484.67 CPU=0:00:01.8 REAL=0:00:02.0)
[03/22 03:15:49   4715] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1484.7M) ***
[03/22 03:15:51   4717] *** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=1:18:38 mem=1484.7M)
[03/22 03:15:51   4717] **optDesign ... cpu = 0:07:12, real = 0:07:15, mem = 1420.9M, totSessionCpu=1:18:38 **
[03/22 03:15:51   4717] *** Timing NOT met, worst failing slack is -0.368
[03/22 03:15:51   4717] *** Check timing (0:00:00.1)
[03/22 03:15:51   4717] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 03:15:51   4717] Info: 293 clock nets excluded from IPO operation.
[03/22 03:15:51   4717] PhyDesignGrid: maxLocalDensity 1.00
[03/22 03:15:51   4717] #spOpts: N=65 mergeVia=F 
[03/22 03:15:54   4720] *info: 293 clock nets excluded
[03/22 03:15:54   4720] *info: 2 special nets excluded.
[03/22 03:15:54   4720] *info: 109 no-driver nets excluded.
[03/22 03:15:55   4721] ** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -133.562 Density 89.32
[03/22 03:15:55   4721] Optimizer TNS Opt
[03/22 03:15:55   4721] Active Path Group: reg2reg  
[03/22 03:15:55   4721] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:15:55   4721] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:15:55   4721] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:15:55   4721] |  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:00.0| 1664.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 03:15:56   4723] |  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:01.0| 1664.4M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/22 03:15:56   4723] |        |         |        |         |          |            |        |          |         | _reg_37_/E                                         |
[03/22 03:15:57   4723] |  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:01.0| 1664.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 03:15:57   4723] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:15:57   4723] 
[03/22 03:15:57   4723] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:02.0 mem=1664.4M) ***
[03/22 03:15:57   4723] Checking setup slack degradation ...
[03/22 03:15:57   4723] 
[03/22 03:15:57   4723] Recovery Manager:
[03/22 03:15:57   4723]   Low  Effort WNS Jump: 0.000 (REF: -0.385, TGT: -0.368, Threshold: 0.150) - Skip
[03/22 03:15:57   4723]   High Effort WNS Jump: 0.010 (REF: -0.156, TGT: -0.166, Threshold: 0.075) - Skip
[03/22 03:15:57   4723]   Low  Effort TNS Jump: 0.983 (REF: -132.579, TGT: -133.562, Threshold: 25.000) - Skip
[03/22 03:15:57   4723]   High Effort TNS Jump: 2.169 (REF: -99.022, TGT: -101.191, Threshold: 25.000) - Skip
[03/22 03:15:57   4723] 
[03/22 03:15:57   4723] 
[03/22 03:15:57   4723] *** Finished Optimize Step Cumulative (cpu=0:00:01.8 real=0:00:02.0 mem=1664.4M) ***
[03/22 03:15:57   4723] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:15:57   4723] Layer 3 has 293 constrained nets 
[03/22 03:15:57   4723] Layer 7 has 257 constrained nets 
[03/22 03:15:57   4723] **** End NDR-Layer Usage Statistics ****
[03/22 03:15:57   4723] 
[03/22 03:15:57   4723] *** Finish Post Route Setup Fixing (cpu=0:00:02.2 real=0:00:02.0 mem=1664.4M) ***
[03/22 03:15:57   4723] End: GigaOpt Optimization in post-eco TNS mode
[03/22 03:15:57   4724] Running setup recovery post routing.
[03/22 03:15:57   4724] **optDesign ... cpu = 0:07:18, real = 0:07:21, mem = 1513.4M, totSessionCpu=1:18:44 **
[03/22 03:15:58   4724]   Timing Snapshot: (TGT)
[03/22 03:15:58   4724]      Weighted WNS: -0.186
[03/22 03:15:58   4724]       All  PG WNS: -0.368
[03/22 03:15:58   4724]       High PG WNS: -0.166
[03/22 03:15:58   4724]       All  PG TNS: -133.562
[03/22 03:15:58   4724]       High PG TNS: -101.191
[03/22 03:15:58   4724]          Tran DRV: 0
[03/22 03:15:58   4724]           Cap DRV: 0
[03/22 03:15:58   4724]        Fanout DRV: 0
[03/22 03:15:58   4724]            Glitch: 0
[03/22 03:15:58   4724]    Category Slack: { [L, -0.368] [H, -0.166] }
[03/22 03:15:58   4724] 
[03/22 03:15:58   4724] Checking setup slack degradation ...
[03/22 03:15:58   4724] 
[03/22 03:15:58   4724] Recovery Manager:
[03/22 03:15:58   4724]   Low  Effort WNS Jump: 0.000 (REF: -0.385, TGT: -0.368, Threshold: 0.150) - Skip
[03/22 03:15:58   4724]   High Effort WNS Jump: 0.010 (REF: -0.156, TGT: -0.166, Threshold: 0.075) - Skip
[03/22 03:15:58   4724]   Low  Effort TNS Jump: 0.983 (REF: -132.579, TGT: -133.562, Threshold: 25.000) - Skip
[03/22 03:15:58   4724]   High Effort TNS Jump: 2.169 (REF: -99.022, TGT: -101.191, Threshold: 25.000) - Skip
[03/22 03:15:58   4724] 
[03/22 03:15:58   4724] Checking DRV degradation...
[03/22 03:15:58   4724] 
[03/22 03:15:58   4724] Recovery Manager:
[03/22 03:15:58   4724]     Tran DRV degradation : 0 (0 -> 0)
[03/22 03:15:58   4724]      Cap DRV degradation : 0 (0 -> 0)
[03/22 03:15:58   4724]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 03:15:58   4724]       Glitch degradation : 0 (0 -> 0)
[03/22 03:15:58   4724]   DRV Recovery (Margin: 100) - Skip
[03/22 03:15:58   4724] 
[03/22 03:15:58   4724] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/22 03:15:58   4724] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1513.41M, totSessionCpu=1:18:45 .
[03/22 03:15:58   4724] **optDesign ... cpu = 0:07:19, real = 0:07:22, mem = 1513.4M, totSessionCpu=1:18:45 **
[03/22 03:15:58   4724] 
[03/22 03:15:58   4724] Latch borrow mode reset to max_borrow
[03/22 03:15:59   4726] <optDesign CMD> Restore Using all VT Cells
[03/22 03:15:59   4726] Reported timing to dir ./timingReports
[03/22 03:15:59   4726] **optDesign ... cpu = 0:07:20, real = 0:07:23, mem = 1513.4M, totSessionCpu=1:18:46 **
[03/22 03:15:59   4726] Begin: glitch net info
[03/22 03:15:59   4726] glitch slack range: number of glitch nets
[03/22 03:15:59   4726] glitch slack < -0.32 : 0
[03/22 03:15:59   4726] -0.32 < glitch slack < -0.28 : 0
[03/22 03:15:59   4726] -0.28 < glitch slack < -0.24 : 0
[03/22 03:15:59   4726] -0.24 < glitch slack < -0.2 : 0
[03/22 03:15:59   4726] -0.2 < glitch slack < -0.16 : 0
[03/22 03:15:59   4726] -0.16 < glitch slack < -0.12 : 0
[03/22 03:15:59   4726] -0.12 < glitch slack < -0.08 : 0
[03/22 03:15:59   4726] -0.08 < glitch slack < -0.04 : 0
[03/22 03:15:59   4726] -0.04 < glitch slack : 0
[03/22 03:15:59   4726] End: glitch net info
[03/22 03:15:59   4726] ** Profile ** Start :  cpu=0:00:00.0, mem=1570.6M
[03/22 03:16:00   4726] ** Profile ** Other data :  cpu=0:00:00.1, mem=1570.7M
[03/22 03:16:00   4726] **INFO: Starting Blocking QThread with 1 CPU
[03/22 03:16:00   4726]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 03:16:00   4726] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:16:00   4726] Begin IPO call back ...
[03/22 03:16:00   4726] End IPO call back ...
[03/22 03:16:00   4726] #################################################################################
[03/22 03:16:00   4726] # Design Stage: PostRoute
[03/22 03:16:00   4726] # Design Name: core
[03/22 03:16:00   4726] # Design Mode: 65nm
[03/22 03:16:00   4726] # Analysis Mode: MMMC OCV 
[03/22 03:16:00   4726] # Parasitics Mode: SPEF/RCDB
[03/22 03:16:00   4726] # Signoff Settings: SI On 
[03/22 03:16:00   4726] #################################################################################
[03/22 03:16:00   4726] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:16:00   4726] Setting infinite Tws ...
[03/22 03:16:00   4726] First Iteration Infinite Tw... 
[03/22 03:16:00   4726] Calculate late delays in OCV mode...
[03/22 03:16:00   4726] Calculate early delays in OCV mode...
[03/22 03:16:00   4726] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/22 03:16:00   4726] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/22 03:16:00   4726] AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
[03/22 03:16:00   4726] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/22 03:16:00   4726] End delay calculation. (MEM=0 CPU=0:00:07.3 REAL=0:00:08.0)
[03/22 03:16:00   4726] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:16:00   4726] *** CDM Built up (cpu=0:00:08.3  real=0:00:09.0  mem= 0.0M) ***
[03/22 03:16:00   4726] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/22 03:16:00   4726] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:16:00   4726] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/22 03:16:00   4726] Starting SI iteration 2
[03/22 03:16:00   4726] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:16:00   4726] Calculate late delays in OCV mode...
[03/22 03:16:00   4726] Calculate early delays in OCV mode...
[03/22 03:16:00   4726] AAE_INFO-618: Total number of nets in the design is 31322,  1.2 percent of the nets selected for SI analysis
[03/22 03:16:00   4726] End delay calculation. (MEM=0 CPU=0:00:00.6 REAL=0:00:01.0)
[03/22 03:16:00   4726] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 0.0M) ***
[03/22 03:16:00   4726] *** Done Building Timing Graph (cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:00:54.4 mem=0.0M)
[03/22 03:16:00   4726] ** Profile ** Overall slacks :  cpu=-1:0-7:0-1.-3, mem=0.0M
[03/22 03:16:00   4726] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/22 03:16:14   4739]  
_______________________________________________________________________
[03/22 03:16:14   4739] ** Profile ** Overall slacks :  cpu=0:00:13.4, mem=1570.7M
[03/22 03:16:15   4740] ** Profile ** Total reports :  cpu=0:00:01.0, mem=1515.4M
[03/22 03:16:16   4741] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1515.4M
[03/22 03:16:16   4741] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.026  | -0.008  | -0.026  |
|           TNS (ns):| -0.556  | -0.042  | -0.514  |
|    Violating Paths:|   78    |   11    |   67    |
|          All Paths:|  7014   |  6510   |  3448   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1515.4M
[03/22 03:16:16   4741] *** Final Summary (holdfix) CPU=0:00:15.1, REAL=0:00:17.0, MEM=1515.4M
[03/22 03:16:16   4741] **optDesign ... cpu = 0:07:35, real = 0:07:40, mem = 1513.4M, totSessionCpu=1:19:01 **
[03/22 03:16:16   4741]  ReSet Options after AAE Based Opt flow 
[03/22 03:16:16   4741] *** Finished optDesign ***
[03/22 03:16:16   4741] 
[03/22 03:16:16   4741] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:39 real=  0:07:43)
[03/22 03:16:16   4741] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 03:16:16   4741] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.3 real=0:00:13.1)
[03/22 03:16:16   4741] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 03:16:16   4741] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:23.7 real=0:00:25.5)
[03/22 03:16:16   4741] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.8 real=0:00:07.8)
[03/22 03:16:16   4741] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.1 real=0:00:05.1)
[03/22 03:16:16   4741] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:28.6 real=0:00:29.3)
[03/22 03:16:16   4741] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:50.7 real=0:00:51.1)
[03/22 03:16:16   4741] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:33.1 real=0:00:33.7)
[03/22 03:16:16   4741] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:05.3 real=0:00:05.3)
[03/22 03:16:16   4741] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:03:18 real=  0:03:18)
[03/22 03:16:16   4741] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:15.1 real=0:00:15.1)
[03/22 03:16:16   4741] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[03/22 03:16:16   4741] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:02.2 real=0:00:02.3)
[03/22 03:16:16   4741] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 03:16:16   4741] Info: pop threads available for lower-level modules during optimization.
[03/22 03:16:16   4741] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 03:16:16   4741] <CMD> optDesign -postRoute -drv
[03/22 03:16:16   4741] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 03:16:16   4741] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 03:16:16   4741] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 03:16:16   4741] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 03:16:16   4741] -setupDynamicPowerViewAsDefaultView false
[03/22 03:16:16   4741]                                            # bool, default=false, private
[03/22 03:16:16   4741] #spOpts: N=65 mergeVia=F 
[03/22 03:16:16   4741] Core basic site is core
[03/22 03:16:16   4741] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 03:16:17   4741] #spOpts: N=65 mergeVia=F 
[03/22 03:16:17   4741] GigaOpt running with 1 threads.
[03/22 03:16:17   4741] Info: 1 threads available for lower-level modules during optimization.
[03/22 03:16:17   4741] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 03:16:17   4741] 	Cell FILL1_LL, site bcore.
[03/22 03:16:17   4741] 	Cell FILL_NW_HH, site bcore.
[03/22 03:16:17   4741] 	Cell FILL_NW_LL, site bcore.
[03/22 03:16:17   4741] 	Cell GFILL, site gacore.
[03/22 03:16:17   4741] 	Cell GFILL10, site gacore.
[03/22 03:16:17   4741] 	Cell GFILL2, site gacore.
[03/22 03:16:17   4741] 	Cell GFILL3, site gacore.
[03/22 03:16:17   4741] 	Cell GFILL4, site gacore.
[03/22 03:16:17   4741] 	Cell LVLLHCD1, site bcore.
[03/22 03:16:17   4741] 	Cell LVLLHCD2, site bcore.
[03/22 03:16:17   4741] 	Cell LVLLHCD4, site bcore.
[03/22 03:16:17   4741] 	Cell LVLLHCD8, site bcore.
[03/22 03:16:17   4741] 	Cell LVLLHD1, site bcore.
[03/22 03:16:17   4741] 	Cell LVLLHD2, site bcore.
[03/22 03:16:17   4741] 	Cell LVLLHD4, site bcore.
[03/22 03:16:17   4741] 	Cell LVLLHD8, site bcore.
[03/22 03:16:17   4741] .
[03/22 03:16:18   4743] Effort level <high> specified for reg2reg path_group
[03/22 03:16:20   4745] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1458.5M, totSessionCpu=1:19:05 **
[03/22 03:16:20   4745] #Created 847 library cell signatures
[03/22 03:16:20   4745] #Created 31322 NETS and 0 SPECIALNETS signatures
[03/22 03:16:20   4745] #Created 29372 instance signatures
[03/22 03:16:20   4745] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.76 (MB), peak = 1275.43 (MB)
[03/22 03:16:20   4745] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1177.76 (MB), peak = 1275.43 (MB)
[03/22 03:16:20   4745] #spOpts: N=65 
[03/22 03:16:20   4745] Begin checking placement ... (start mem=1458.5M, init mem=1458.5M)
[03/22 03:16:20   4745] *info: Placed = 29371          (Fixed = 68)
[03/22 03:16:20   4745] *info: Unplaced = 0           
[03/22 03:16:20   4745] Placement Density:89.32%(130339/145924)
[03/22 03:16:20   4745] Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.1; mem=1458.5M)
[03/22 03:16:20   4745]  Initial DC engine is -> aae
[03/22 03:16:20   4745]  
[03/22 03:16:20   4745]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 03:16:20   4745]  
[03/22 03:16:20   4745]  
[03/22 03:16:20   4745]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 03:16:20   4745]  
[03/22 03:16:20   4745] Reset EOS DB
[03/22 03:16:20   4745] Ignoring AAE DB Resetting ...
[03/22 03:16:20   4745]  Set Options for AAE Based Opt flow 
[03/22 03:16:20   4745] *** optDesign -postRoute ***
[03/22 03:16:20   4745] DRC Margin: user margin 0.0; extra margin 0
[03/22 03:16:20   4745] Setup Target Slack: user slack 0
[03/22 03:16:20   4745] Hold Target Slack: user slack 0
[03/22 03:16:20   4745] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 03:16:21   4745] Include MVT Delays for Hold Opt
[03/22 03:16:21   4745] ** INFO : this run is activating 'postRoute' automaton
[03/22 03:16:21   4745] 
[03/22 03:16:21   4745] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 03:16:21   4745] 
[03/22 03:16:21   4745] Type 'man IMPOPT-3663' for more detail.
[03/22 03:16:21   4746] 
[03/22 03:16:21   4746] Power view               = WC_VIEW
[03/22 03:16:21   4746] Number of VT partitions  = 2
[03/22 03:16:21   4746] Standard cells in design = 811
[03/22 03:16:21   4746] Instances in design      = 29371
[03/22 03:16:21   4746] 
[03/22 03:16:21   4746] Instance distribution across the VT partitions:
[03/22 03:16:21   4746] 
[03/22 03:16:21   4746]  LVT : inst = 12717 (43.3%), cells = 335 (41%)
[03/22 03:16:21   4746]    Lib tcbn65gpluswc        : inst = 12717 (43.3%)
[03/22 03:16:21   4746] 
[03/22 03:16:21   4746]  HVT : inst = 16654 (56.7%), cells = 457 (56%)
[03/22 03:16:21   4746]    Lib tcbn65gpluswc        : inst = 16654 (56.7%)
[03/22 03:16:21   4746] 
[03/22 03:16:21   4746] Reporting took 0 sec
[03/22 03:16:21   4746] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31212 times net's RC data read were performed.
[03/22 03:16:21   4746] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 03:16:21   4746] Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
[03/22 03:16:21   4746] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 03:16:21   4746] RC Extraction called in multi-corner(2) mode.
[03/22 03:16:21   4746] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:16:21   4746] Process corner(s) are loaded.
[03/22 03:16:21   4746]  Corner: Cmax
[03/22 03:16:21   4746]  Corner: Cmin
[03/22 03:16:21   4746] extractDetailRC Option : -outfile /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d -maxResLength 200  -extended
[03/22 03:16:21   4746] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 03:16:21   4746]       RC Corner Indexes            0       1   
[03/22 03:16:21   4746] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 03:16:21   4746] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 03:16:21   4746] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 03:16:21   4746] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 03:16:21   4746] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 03:16:21   4746] Shrink Factor                : 1.00000
[03/22 03:16:22   4746] Initializing multi-corner capacitance tables ... 
[03/22 03:16:22   4746] Initializing multi-corner resistance tables ...
[03/22 03:16:22   4747] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1447.5M)
[03/22 03:16:22   4747] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for storing RC.
[03/22 03:16:23   4747] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1495.2M)
[03/22 03:16:23   4748] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1495.2M)
[03/22 03:16:23   4748] Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 1495.2M)
[03/22 03:16:23   4748] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1495.2M)
[03/22 03:16:24   4748] Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1495.2M)
[03/22 03:16:24   4749] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1495.2M)
[03/22 03:16:24   4749] Extracted 70.0005% (CPU Time= 0:00:02.5  MEM= 1499.2M)
[03/22 03:16:25   4749] Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1499.2M)
[03/22 03:16:25   4750] Extracted 90.0006% (CPU Time= 0:00:03.6  MEM= 1499.2M)
[03/22 03:16:26   4751] Extracted 100% (CPU Time= 0:00:04.8  MEM= 1499.2M)
[03/22 03:16:27   4752] Number of Extracted Resistors     : 541417
[03/22 03:16:27   4752] Number of Extracted Ground Cap.   : 536366
[03/22 03:16:27   4752] Number of Extracted Coupling Cap. : 884940
[03/22 03:16:27   4752] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:16:27   4752] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 03:16:27   4752]  Corner: Cmax
[03/22 03:16:27   4752]  Corner: Cmin
[03/22 03:16:27   4752] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1479.2M)
[03/22 03:16:27   4752] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb_Filter.rcdb.d' for storing RC.
[03/22 03:16:27   4752] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31212 times net's RC data read were performed.
[03/22 03:16:28   4753] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1479.156M)
[03/22 03:16:28   4753] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:16:28   4753] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1479.156M)
[03/22 03:16:28   4753] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1479.156M)
[03/22 03:16:28   4753] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:16:28   4753] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1456.5M)
[03/22 03:16:28   4753] Initializing multi-corner capacitance tables ... 
[03/22 03:16:28   4753] Initializing multi-corner resistance tables ...
[03/22 03:16:30   4754] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:16:30   4754] Begin IPO call back ...
[03/22 03:16:30   4754] End IPO call back ...
[03/22 03:16:30   4754] #################################################################################
[03/22 03:16:30   4754] # Design Stage: PostRoute
[03/22 03:16:30   4754] # Design Name: core
[03/22 03:16:30   4754] # Design Mode: 65nm
[03/22 03:16:30   4754] # Analysis Mode: MMMC OCV 
[03/22 03:16:30   4754] # Parasitics Mode: SPEF/RCDB
[03/22 03:16:30   4754] # Signoff Settings: SI On 
[03/22 03:16:30   4754] #################################################################################
[03/22 03:16:30   4755] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:16:30   4755] Setting infinite Tws ...
[03/22 03:16:30   4755] First Iteration Infinite Tw... 
[03/22 03:16:30   4755] Calculate early delays in OCV mode...
[03/22 03:16:30   4755] Calculate late delays in OCV mode...
[03/22 03:16:30   4755] Topological Sorting (CPU = 0:00:00.1, MEM = 1454.5M, InitMEM = 1454.5M)
[03/22 03:16:38   4763] AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
[03/22 03:16:38   4763] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 03:16:38   4763] End delay calculation. (MEM=1537.87 CPU=0:00:07.5 REAL=0:00:07.0)
[03/22 03:16:38   4763] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:16:38   4763] *** CDM Built up (cpu=0:00:08.5  real=0:00:08.0  mem= 1537.9M) ***
[03/22 03:16:39   4764] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1537.9M)
[03/22 03:16:39   4764] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:16:39   4764] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1537.9M)
[03/22 03:16:39   4764] Starting SI iteration 2
[03/22 03:16:40   4764] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:16:40   4764] Calculate early delays in OCV mode...
[03/22 03:16:40   4764] Calculate late delays in OCV mode...
[03/22 03:16:42   4766] AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
[03/22 03:16:42   4766] End delay calculation. (MEM=1513.91 CPU=0:00:02.0 REAL=0:00:02.0)
[03/22 03:16:42   4767] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1513.9M) ***
[03/22 03:16:43   4768] *** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=1:19:28 mem=1513.9M)
[03/22 03:16:43   4768] ** Profile ** Start :  cpu=0:00:00.0, mem=1513.9M
[03/22 03:16:43   4768] ** Profile ** Other data :  cpu=0:00:00.1, mem=1513.9M
[03/22 03:16:43   4768] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1513.9M
[03/22 03:16:44   4769] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1513.9M
[03/22 03:16:44   4769] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1513.9M
[03/22 03:16:44   4769] **optDesign ... cpu = 0:00:25, real = 0:00:24, mem = 1416.3M, totSessionCpu=1:19:30 **
[03/22 03:16:45   4769] Setting latch borrow mode to budget during optimization.
[03/22 03:16:46   4771] Glitch fixing enabled
[03/22 03:16:46   4771] <optDesign CMD> fixdrv  all VT Cells
[03/22 03:16:46   4771] Leakage Power Opt: re-selecting buf/inv list 
[03/22 03:16:46   4771] Summary for sequential cells idenfication: 
[03/22 03:16:46   4771] Identified SBFF number: 199
[03/22 03:16:46   4771] Identified MBFF number: 0
[03/22 03:16:46   4771] Not identified SBFF number: 0
[03/22 03:16:46   4771] Not identified MBFF number: 0
[03/22 03:16:46   4771] Number of sequential cells which are not FFs: 104
[03/22 03:16:46   4771] 
[03/22 03:16:46   4771] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:16:46   4771] optDesignOneStep: Leakage Power Flow
[03/22 03:16:46   4771] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:16:46   4771] **INFO: Start fixing DRV (Mem = 1483.09M) ...
[03/22 03:16:46   4771] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/22 03:16:46   4771] **INFO: Start fixing DRV iteration 1 ...
[03/22 03:16:46   4771] Begin: GigaOpt DRV Optimization
[03/22 03:16:46   4771] Glitch fixing enabled
[03/22 03:16:46   4771] Info: 293 clock nets excluded from IPO operation.
[03/22 03:16:46   4771] Summary for sequential cells idenfication: 
[03/22 03:16:46   4771] Identified SBFF number: 199
[03/22 03:16:46   4771] Identified MBFF number: 0
[03/22 03:16:46   4771] Not identified SBFF number: 0
[03/22 03:16:46   4771] Not identified MBFF number: 0
[03/22 03:16:46   4771] Number of sequential cells which are not FFs: 104
[03/22 03:16:46   4771] 
[03/22 03:16:46   4771] DRV pessimism of 5.00% is used.
[03/22 03:16:46   4771] PhyDesignGrid: maxLocalDensity 0.96
[03/22 03:16:46   4771] #spOpts: N=65 mergeVia=F 
[03/22 03:16:50   4775] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:16:50   4775] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/22 03:16:50   4775] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:16:50   4775] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/22 03:16:50   4775] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:16:50   4775] DEBUG: @coeDRVCandCache::init.
[03/22 03:16:51   4776] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 03:16:51   4776] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.37 |          0|          0|          0|  89.32  |            |           |
[03/22 03:16:51   4776] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/22 03:16:51   4776] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.37 |          0|          0|          0|  89.32  |   0:00:00.0|    1729.5M|
[03/22 03:16:51   4776] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/22 03:16:51   4776] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:16:51   4776] Layer 3 has 293 constrained nets 
[03/22 03:16:51   4776] Layer 7 has 257 constrained nets 
[03/22 03:16:51   4776] **** End NDR-Layer Usage Statistics ****
[03/22 03:16:51   4776] 
[03/22 03:16:51   4776] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1729.5M) ***
[03/22 03:16:51   4776] 
[03/22 03:16:51   4776] Begin: glitch net info
[03/22 03:16:51   4776] glitch slack range: number of glitch nets
[03/22 03:16:51   4776] glitch slack < -0.32 : 0
[03/22 03:16:51   4776] -0.32 < glitch slack < -0.28 : 0
[03/22 03:16:51   4776] -0.28 < glitch slack < -0.24 : 0
[03/22 03:16:51   4776] -0.24 < glitch slack < -0.2 : 0
[03/22 03:16:51   4776] -0.2 < glitch slack < -0.16 : 0
[03/22 03:16:51   4776] -0.16 < glitch slack < -0.12 : 0
[03/22 03:16:51   4776] -0.12 < glitch slack < -0.08 : 0
[03/22 03:16:51   4776] -0.08 < glitch slack < -0.04 : 0
[03/22 03:16:51   4776] -0.04 < glitch slack : 0
[03/22 03:16:51   4776] End: glitch net info
[03/22 03:16:51   4776] DEBUG: @coeDRVCandCache::cleanup.
[03/22 03:16:52   4777] drv optimizer changes nothing and skips refinePlace
[03/22 03:16:52   4777] End: GigaOpt DRV Optimization
[03/22 03:16:52   4777] **optDesign ... cpu = 0:00:32, real = 0:00:32, mem = 1585.8M, totSessionCpu=1:19:37 **
[03/22 03:16:52   4777] *info:
[03/22 03:16:52   4777] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1585.84M).
[03/22 03:16:52   4777] Leakage Power Opt: resetting the buf/inv selection
[03/22 03:16:52   4777] ** Profile ** Start :  cpu=0:00:00.0, mem=1585.8M
[03/22 03:16:52   4777] ** Profile ** Other data :  cpu=0:00:00.1, mem=1585.8M
[03/22 03:16:52   4777] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1595.9M
[03/22 03:16:53   4778] ** Profile ** DRVs :  cpu=0:00:01.2, mem=1595.9M
[03/22 03:16:53   4778] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.10min mem=1585.8M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1595.9M
[03/22 03:16:53   4778] **optDesign ... cpu = 0:00:34, real = 0:00:33, mem = 1585.8M, totSessionCpu=1:19:39 **
[03/22 03:16:54   4779]   Timing Snapshot: (REF)
[03/22 03:16:54   4779]      Weighted WNS: 0.000
[03/22 03:16:54   4779]       All  PG WNS: 0.000
[03/22 03:16:54   4779]       High PG WNS: 0.000
[03/22 03:16:54   4779]       All  PG TNS: 0.000
[03/22 03:16:54   4779]       High PG TNS: 0.000
[03/22 03:16:54   4779]          Tran DRV: 0
[03/22 03:16:54   4779]           Cap DRV: 0
[03/22 03:16:54   4779]        Fanout DRV: 0
[03/22 03:16:54   4779]            Glitch: 0
[03/22 03:16:54   4779]   Timing Snapshot: (REF)
[03/22 03:16:54   4779]      Weighted WNS: -0.186
[03/22 03:16:54   4779]       All  PG WNS: -0.368
[03/22 03:16:54   4779]       High PG WNS: -0.166
[03/22 03:16:54   4779]       All  PG TNS: -133.562
[03/22 03:16:54   4779]       High PG TNS: -101.191
[03/22 03:16:54   4779]          Tran DRV: 0
[03/22 03:16:54   4779]           Cap DRV: 0
[03/22 03:16:54   4779]        Fanout DRV: 0
[03/22 03:16:54   4779]            Glitch: 0
[03/22 03:16:54   4779]    Category Slack: { [L, -0.368] [H, -0.166] }
[03/22 03:16:54   4779] 
[03/22 03:16:54   4779] ** Profile ** Start :  cpu=0:00:00.0, mem=1576.3M
[03/22 03:16:54   4779] ** Profile ** Other data :  cpu=0:00:00.1, mem=1576.3M
[03/22 03:16:54   4779] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1576.3M
[03/22 03:16:55   4780] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1576.3M
[03/22 03:16:55   4780] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1576.3M
[03/22 03:16:55   4780] **optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1519.1M, totSessionCpu=1:19:41 **
[03/22 03:16:55   4780] -routeWithEco false                      # bool, default=false
[03/22 03:16:55   4780] -routeWithEco true                       # bool, default=false, user setting
[03/22 03:16:55   4780] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 03:16:55   4780] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 03:16:55   4780] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 03:16:55   4780] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 03:16:55   4780] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 03:16:55   4780] 
[03/22 03:16:55   4780] globalDetailRoute
[03/22 03:16:55   4780] 
[03/22 03:16:55   4780] #setNanoRouteMode -drouteAutoStop true
[03/22 03:16:55   4780] #setNanoRouteMode -drouteFixAntenna true
[03/22 03:16:55   4780] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 03:16:55   4780] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 03:16:55   4780] #setNanoRouteMode -routeWithEco true
[03/22 03:16:55   4780] #setNanoRouteMode -routeWithSiDriven false
[03/22 03:16:55   4780] #setNanoRouteMode -routeWithTimingDriven false
[03/22 03:16:55   4780] #Start globalDetailRoute on Sat Mar 22 03:16:55 2025
[03/22 03:16:55   4780] #
[03/22 03:16:55   4781] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31212 times net's RC data read were performed.
[03/22 03:16:56   4781] ### Net info: total nets: 31322
[03/22 03:16:56   4781] ### Net info: dirty nets: 0
[03/22 03:16:56   4781] ### Net info: marked as disconnected nets: 0
[03/22 03:16:57   4782] ### Net info: fully routed nets: 31212
[03/22 03:16:57   4782] ### Net info: trivial (single pin) nets: 0
[03/22 03:16:57   4782] ### Net info: unrouted nets: 110
[03/22 03:16:57   4782] ### Net info: re-extraction nets: 0
[03/22 03:16:57   4782] ### Net info: ignored nets: 0
[03/22 03:16:57   4782] ### Net info: skip routing nets: 0
[03/22 03:16:57   4782] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 03:16:57   4782] #Loading the last recorded routing design signature
[03/22 03:16:58   4783] #No placement changes detected since last routing
[03/22 03:16:58   4783] #Start routing data preparation.
[03/22 03:16:58   4783] #Minimum voltage of a net in the design = 0.000.
[03/22 03:16:58   4783] #Maximum voltage of a net in the design = 1.100.
[03/22 03:16:58   4783] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 03:16:58   4783] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 03:16:58   4783] #Voltage range [0.000 - 1.100] has 31320 nets.
[03/22 03:16:58   4783] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 03:16:58   4783] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:16:58   4783] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:16:58   4783] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:16:58   4783] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:16:58   4783] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:16:58   4783] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:16:58   4783] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:16:59   4784] #930/31212 = 2% of signal nets have been set as priority nets
[03/22 03:16:59   4784] #Regenerating Ggrids automatically.
[03/22 03:16:59   4784] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 03:16:59   4784] #Using automatically generated G-grids.
[03/22 03:16:59   4784] #Done routing data preparation.
[03/22 03:16:59   4784] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1198.23 (MB), peak = 1275.43 (MB)
[03/22 03:16:59   4785] #Merging special wires...
[03/22 03:16:59   4785] #Found 0 nets for post-route si or timing fixing.
[03/22 03:16:59   4785] #WARNING (NRGR-22) Design is already detail routed.
[03/22 03:17:00   4785] #Cpu time = 00:00:02
[03/22 03:17:00   4785] #Elapsed time = 00:00:02
[03/22 03:17:00   4785] #Increased memory = -0.07 (MB)
[03/22 03:17:00   4785] #Total memory = 1198.27 (MB)
[03/22 03:17:00   4785] #Peak memory = 1275.43 (MB)
[03/22 03:17:01   4786] #
[03/22 03:17:01   4786] #Start Detail Routing..
[03/22 03:17:01   4786] #start initial detail routing ...
[03/22 03:17:01   4786] #    number of violations = 0
[03/22 03:17:01   4786] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.02 (MB), peak = 1275.43 (MB)
[03/22 03:17:01   4786] #start 1st optimization iteration ...
[03/22 03:17:01   4787] #    number of violations = 0
[03/22 03:17:01   4787] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1200.04 (MB), peak = 1275.43 (MB)
[03/22 03:17:02   4787] #Complete Detail Routing.
[03/22 03:17:02   4787] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:17:02   4787] #Total wire length = 569692 um.
[03/22 03:17:02   4787] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M2 = 153336 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M3 = 196373 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M4 = 148439 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M5 = 33946 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M6 = 5434 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M7 = 10368 um.
[03/22 03:17:02   4787] #Total wire length on LAYER M8 = 17813 um.
[03/22 03:17:02   4787] #Total number of vias = 210024
[03/22 03:17:02   4787] #Total number of multi-cut vias = 143887 ( 68.5%)
[03/22 03:17:02   4787] #Total number of single cut vias = 66137 ( 31.5%)
[03/22 03:17:02   4787] #Up-Via Summary (total 210024):
[03/22 03:17:02   4787] #                   single-cut          multi-cut      Total
[03/22 03:17:02   4787] #-----------------------------------------------------------
[03/22 03:17:02   4787] #  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
[03/22 03:17:02   4787] #  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
[03/22 03:17:02   4787] #  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
[03/22 03:17:02   4787] #  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
[03/22 03:17:02   4787] #  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
[03/22 03:17:02   4787] #  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
[03/22 03:17:02   4787] #  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
[03/22 03:17:02   4787] #-----------------------------------------------------------
[03/22 03:17:02   4787] #                66137 ( 31.5%)    143887 ( 68.5%)     210024 
[03/22 03:17:02   4787] #
[03/22 03:17:02   4787] #Total number of DRC violations = 0
[03/22 03:17:02   4787] #Cpu time = 00:00:02
[03/22 03:17:02   4787] #Elapsed time = 00:00:02
[03/22 03:17:02   4787] #Increased memory = 0.04 (MB)
[03/22 03:17:02   4787] #Total memory = 1198.31 (MB)
[03/22 03:17:02   4787] #Peak memory = 1275.43 (MB)
[03/22 03:17:02   4787] #
[03/22 03:17:02   4787] #start routing for process antenna violation fix ...
[03/22 03:17:03   4788] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1200.05 (MB), peak = 1275.43 (MB)
[03/22 03:17:03   4788] #
[03/22 03:17:03   4788] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:17:03   4788] #Total wire length = 569692 um.
[03/22 03:17:03   4788] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M2 = 153336 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M3 = 196373 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M4 = 148439 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M5 = 33946 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M6 = 5434 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M7 = 10368 um.
[03/22 03:17:03   4788] #Total wire length on LAYER M8 = 17813 um.
[03/22 03:17:03   4788] #Total number of vias = 210024
[03/22 03:17:03   4788] #Total number of multi-cut vias = 143887 ( 68.5%)
[03/22 03:17:03   4788] #Total number of single cut vias = 66137 ( 31.5%)
[03/22 03:17:03   4788] #Up-Via Summary (total 210024):
[03/22 03:17:03   4788] #                   single-cut          multi-cut      Total
[03/22 03:17:03   4788] #-----------------------------------------------------------
[03/22 03:17:03   4788] #  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
[03/22 03:17:03   4788] #  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
[03/22 03:17:03   4788] #  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
[03/22 03:17:03   4788] #  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
[03/22 03:17:03   4788] #  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
[03/22 03:17:03   4788] #  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
[03/22 03:17:03   4788] #  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
[03/22 03:17:03   4788] #-----------------------------------------------------------
[03/22 03:17:03   4788] #                66137 ( 31.5%)    143887 ( 68.5%)     210024 
[03/22 03:17:03   4788] #
[03/22 03:17:03   4788] #Total number of DRC violations = 0
[03/22 03:17:03   4788] #Total number of net violated process antenna rule = 0
[03/22 03:17:03   4788] #
[03/22 03:17:05   4790] #
[03/22 03:17:05   4790] #Start Post Route via swapping..
[03/22 03:17:05   4790] #0.00% of area are rerouted by ECO routing.
[03/22 03:17:05   4790] #    number of violations = 0
[03/22 03:17:05   4790] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.48 (MB), peak = 1275.43 (MB)
[03/22 03:17:05   4790] #    number of violations = 0
[03/22 03:17:05   4790] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1202.60 (MB), peak = 1275.43 (MB)
[03/22 03:17:05   4790] #CELL_VIEW core,init has no DRC violation.
[03/22 03:17:05   4790] #Total number of DRC violations = 0
[03/22 03:17:05   4790] #Total number of net violated process antenna rule = 0
[03/22 03:17:05   4790] #No via is swapped.
[03/22 03:17:05   4790] #Post Route via swapping is done.
[03/22 03:17:05   4790] #Total number of nets with non-default rule or having extra spacing = 312
[03/22 03:17:05   4790] #Total wire length = 569692 um.
[03/22 03:17:05   4790] #Total half perimeter of net bounding box = 499344 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M1 = 3983 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M2 = 153336 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M3 = 196373 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M4 = 148439 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M5 = 33946 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M6 = 5434 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M7 = 10368 um.
[03/22 03:17:05   4790] #Total wire length on LAYER M8 = 17813 um.
[03/22 03:17:05   4790] #Total number of vias = 210024
[03/22 03:17:05   4790] #Total number of multi-cut vias = 143887 ( 68.5%)
[03/22 03:17:05   4790] #Total number of single cut vias = 66137 ( 31.5%)
[03/22 03:17:05   4790] #Up-Via Summary (total 210024):
[03/22 03:17:05   4790] #                   single-cut          multi-cut      Total
[03/22 03:17:05   4790] #-----------------------------------------------------------
[03/22 03:17:05   4790] #  Metal 1       64808 ( 63.1%)     37821 ( 36.9%)     102629
[03/22 03:17:05   4790] #  Metal 2        1104 (  1.4%)     77728 ( 98.6%)      78832
[03/22 03:17:05   4790] #  Metal 3         166 (  0.8%)     21297 ( 99.2%)      21463
[03/22 03:17:05   4790] #  Metal 4          17 (  0.4%)      3999 ( 99.6%)       4016
[03/22 03:17:05   4790] #  Metal 5           2 (  0.2%)      1315 ( 99.8%)       1317
[03/22 03:17:05   4790] #  Metal 6          24 (  2.4%)       973 ( 97.6%)        997
[03/22 03:17:05   4790] #  Metal 7          16 (  2.1%)       754 ( 97.9%)        770
[03/22 03:17:05   4790] #-----------------------------------------------------------
[03/22 03:17:05   4790] #                66137 ( 31.5%)    143887 ( 68.5%)     210024 
[03/22 03:17:05   4790] #
[03/22 03:17:05   4790] #detailRoute Statistics:
[03/22 03:17:05   4790] #Cpu time = 00:00:06
[03/22 03:17:05   4790] #Elapsed time = 00:00:06
[03/22 03:17:05   4790] #Increased memory = 2.60 (MB)
[03/22 03:17:05   4790] #Total memory = 1200.86 (MB)
[03/22 03:17:05   4790] #Peak memory = 1275.43 (MB)
[03/22 03:17:05   4790] #Updating routing design signature
[03/22 03:17:05   4790] #Created 847 library cell signatures
[03/22 03:17:05   4790] #Created 31322 NETS and 0 SPECIALNETS signatures
[03/22 03:17:05   4791] #Created 29372 instance signatures
[03/22 03:17:05   4791] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.08 (MB), peak = 1275.43 (MB)
[03/22 03:17:06   4791] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.26 (MB), peak = 1275.43 (MB)
[03/22 03:17:06   4791] #
[03/22 03:17:06   4791] #globalDetailRoute statistics:
[03/22 03:17:06   4791] #Cpu time = 00:00:11
[03/22 03:17:06   4791] #Elapsed time = 00:00:11
[03/22 03:17:06   4791] #Increased memory = -48.24 (MB)
[03/22 03:17:06   4791] #Total memory = 1188.88 (MB)
[03/22 03:17:06   4791] #Peak memory = 1275.43 (MB)
[03/22 03:17:06   4791] #Number of warnings = 1
[03/22 03:17:06   4791] #Total number of warnings = 158
[03/22 03:17:06   4791] #Number of fails = 0
[03/22 03:17:06   4791] #Total number of fails = 0
[03/22 03:17:06   4791] #Complete globalDetailRoute on Sat Mar 22 03:17:06 2025
[03/22 03:17:06   4791] #
[03/22 03:17:06   4791] **optDesign ... cpu = 0:00:47, real = 0:00:46, mem = 1518.8M, totSessionCpu=1:19:52 **
[03/22 03:17:06   4791] -routeWithEco false                      # bool, default=false
[03/22 03:17:06   4791] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 03:17:06   4791] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 03:17:06   4791] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 03:17:06   4791] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 03:17:06   4791] Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
[03/22 03:17:06   4791] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 03:17:06   4791] RC Extraction called in multi-corner(2) mode.
[03/22 03:17:06   4791] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:17:06   4792] Process corner(s) are loaded.
[03/22 03:17:06   4792]  Corner: Cmax
[03/22 03:17:06   4792]  Corner: Cmin
[03/22 03:17:06   4792] extractDetailRC Option : -outfile /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d -maxResLength 200  -extended
[03/22 03:17:06   4792] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 03:17:06   4792]       RC Corner Indexes            0       1   
[03/22 03:17:06   4792] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 03:17:06   4792] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 03:17:06   4792] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 03:17:06   4792] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 03:17:06   4792] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 03:17:06   4792] Shrink Factor                : 1.00000
[03/22 03:17:07   4792] Initializing multi-corner capacitance tables ... 
[03/22 03:17:07   4792] Initializing multi-corner resistance tables ...
[03/22 03:17:07   4793] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1518.8M)
[03/22 03:17:08   4793] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for storing RC.
[03/22 03:17:08   4793] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1558.5M)
[03/22 03:17:08   4793] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1558.5M)
[03/22 03:17:08   4794] Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 1558.5M)
[03/22 03:17:09   4794] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1558.5M)
[03/22 03:17:09   4794] Extracted 50.0007% (CPU Time= 0:00:02.0  MEM= 1558.5M)
[03/22 03:17:09   4794] Extracted 60.0004% (CPU Time= 0:00:02.2  MEM= 1558.5M)
[03/22 03:17:09   4795] Extracted 70.0005% (CPU Time= 0:00:02.6  MEM= 1562.5M)
[03/22 03:17:10   4795] Extracted 80.0005% (CPU Time= 0:00:03.0  MEM= 1562.5M)
[03/22 03:17:10   4796] Extracted 90.0006% (CPU Time= 0:00:03.6  MEM= 1562.5M)
[03/22 03:17:12   4797] Extracted 100% (CPU Time= 0:00:04.8  MEM= 1562.5M)
[03/22 03:17:12   4798] Number of Extracted Resistors     : 541417
[03/22 03:17:12   4798] Number of Extracted Ground Cap.   : 536366
[03/22 03:17:12   4798] Number of Extracted Coupling Cap. : 884940
[03/22 03:17:12   4798] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:17:12   4798] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 03:17:12   4798]  Corner: Cmax
[03/22 03:17:12   4798]  Corner: Cmin
[03/22 03:17:12   4798] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1550.5M)
[03/22 03:17:12   4798] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb_Filter.rcdb.d' for storing RC.
[03/22 03:17:13   4798] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31212 times net's RC data read were performed.
[03/22 03:17:13   4798] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1550.453M)
[03/22 03:17:13   4798] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:17:13   4798] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1550.453M)
[03/22 03:17:13   4798] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1550.453M)
[03/22 03:17:13   4799] **optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 1482.8M, totSessionCpu=1:19:59 **
[03/22 03:17:13   4799] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:17:13   4799] Begin IPO call back ...
[03/22 03:17:13   4799] End IPO call back ...
[03/22 03:17:14   4799] #################################################################################
[03/22 03:17:14   4799] # Design Stage: PostRoute
[03/22 03:17:14   4799] # Design Name: core
[03/22 03:17:14   4799] # Design Mode: 65nm
[03/22 03:17:14   4799] # Analysis Mode: MMMC OCV 
[03/22 03:17:14   4799] # Parasitics Mode: SPEF/RCDB
[03/22 03:17:14   4799] # Signoff Settings: SI On 
[03/22 03:17:14   4799] #################################################################################
[03/22 03:17:15   4800] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:17:15   4800] Setting infinite Tws ...
[03/22 03:17:15   4800] First Iteration Infinite Tw... 
[03/22 03:17:15   4800] Calculate early delays in OCV mode...
[03/22 03:17:15   4800] Calculate late delays in OCV mode...
[03/22 03:17:15   4800] Topological Sorting (CPU = 0:00:00.1, MEM = 1490.4M, InitMEM = 1485.9M)
[03/22 03:17:15   4800] Initializing multi-corner capacitance tables ... 
[03/22 03:17:15   4800] Initializing multi-corner resistance tables ...
[03/22 03:17:15   4800] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:17:15   4800] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1505.0M)
[03/22 03:17:15   4800] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:17:23   4808] AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
[03/22 03:17:23   4808] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 03:17:23   4808] End delay calculation. (MEM=1571.74 CPU=0:00:07.4 REAL=0:00:07.0)
[03/22 03:17:23   4808] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:17:23   4808] *** CDM Built up (cpu=0:00:09.4  real=0:00:09.0  mem= 1571.7M) ***
[03/22 03:17:24   4809] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1571.7M)
[03/22 03:17:24   4809] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:17:24   4809] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1571.7M)
[03/22 03:17:24   4809] Starting SI iteration 2
[03/22 03:17:24   4810] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:17:24   4810] Calculate early delays in OCV mode...
[03/22 03:17:24   4810] Calculate late delays in OCV mode...
[03/22 03:17:26   4812] AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
[03/22 03:17:26   4812] End delay calculation. (MEM=1547.78 CPU=0:00:01.8 REAL=0:00:02.0)
[03/22 03:17:26   4812] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1547.8M) ***
[03/22 03:17:28   4813] *** Done Building Timing Graph (cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=1:20:14 mem=1547.8M)
[03/22 03:17:28   4813] **optDesign ... cpu = 0:01:09, real = 0:01:08, mem = 1481.0M, totSessionCpu=1:20:14 **
[03/22 03:17:28   4813] Latch borrow mode reset to max_borrow
[03/22 03:17:29   4815] <optDesign CMD> Restore Using all VT Cells
[03/22 03:17:29   4815] Reported timing to dir ./timingReports
[03/22 03:17:29   4815] **optDesign ... cpu = 0:01:10, real = 0:01:09, mem = 1481.0M, totSessionCpu=1:20:15 **
[03/22 03:17:29   4815] Begin: glitch net info
[03/22 03:17:29   4815] glitch slack range: number of glitch nets
[03/22 03:17:29   4815] glitch slack < -0.32 : 0
[03/22 03:17:29   4815] -0.32 < glitch slack < -0.28 : 0
[03/22 03:17:29   4815] -0.28 < glitch slack < -0.24 : 0
[03/22 03:17:29   4815] -0.24 < glitch slack < -0.2 : 0
[03/22 03:17:29   4815] -0.2 < glitch slack < -0.16 : 0
[03/22 03:17:29   4815] -0.16 < glitch slack < -0.12 : 0
[03/22 03:17:29   4815] -0.12 < glitch slack < -0.08 : 0
[03/22 03:17:29   4815] -0.08 < glitch slack < -0.04 : 0
[03/22 03:17:29   4815] -0.04 < glitch slack : 0
[03/22 03:17:29   4815] End: glitch net info
[03/22 03:17:29   4815] ** Profile ** Start :  cpu=0:00:00.0, mem=1538.2M
[03/22 03:17:30   4815] ** Profile ** Other data :  cpu=0:00:00.1, mem=1538.2M
[03/22 03:17:30   4815] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1538.2M
[03/22 03:17:31   4816] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1483.0M
[03/22 03:17:32   4818] ** Profile ** DRVs :  cpu=0:00:01.0, mem=1483.0M
[03/22 03:17:32   4818] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1483.0M
[03/22 03:17:32   4818] **optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 1481.0M, totSessionCpu=1:20:18 **
[03/22 03:17:32   4818]  ReSet Options after AAE Based Opt flow 
[03/22 03:17:32   4818] *** Finished optDesign ***
[03/22 03:17:32   4818] 
[03/22 03:17:32   4818] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:19 real=  0:01:18)
[03/22 03:17:32   4818] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 03:17:32   4818] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.6 real=0:00:14.5)
[03/22 03:17:32   4818] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 03:17:32   4818] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.0 real=0:00:17.9)
[03/22 03:17:32   4818] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.8 real=0:00:07.7)
[03/22 03:17:32   4818] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.5 real=0:00:01.5)
[03/22 03:17:32   4818] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:11.0 real=0:00:10.8)
[03/22 03:17:32   4818] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.8 real=0:00:14.8)
[03/22 03:17:32   4818] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 03:17:32   4818] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[03/22 03:17:32   4818] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 03:17:32   4818] Info: pop threads available for lower-level modules during optimization.
[03/22 03:17:33   4818] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 03:17:33   4818] <CMD> optDesign -postRoute -inc
[03/22 03:17:33   4818] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/22 03:17:33   4818] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/22 03:17:33   4818] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 03:17:33   4818] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 03:17:33   4818] -setupDynamicPowerViewAsDefaultView false
[03/22 03:17:33   4818]                                            # bool, default=false, private
[03/22 03:17:33   4818] #spOpts: N=65 mergeVia=F 
[03/22 03:17:33   4818] Core basic site is core
[03/22 03:17:33   4818] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 03:17:33   4818] #spOpts: N=65 mergeVia=F 
[03/22 03:17:33   4818] GigaOpt running with 1 threads.
[03/22 03:17:33   4818] Info: 1 threads available for lower-level modules during optimization.
[03/22 03:17:33   4818] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/22 03:17:33   4818] 	Cell FILL1_LL, site bcore.
[03/22 03:17:33   4818] 	Cell FILL_NW_HH, site bcore.
[03/22 03:17:33   4818] 	Cell FILL_NW_LL, site bcore.
[03/22 03:17:33   4818] 	Cell GFILL, site gacore.
[03/22 03:17:33   4818] 	Cell GFILL10, site gacore.
[03/22 03:17:33   4818] 	Cell GFILL2, site gacore.
[03/22 03:17:33   4818] 	Cell GFILL3, site gacore.
[03/22 03:17:33   4818] 	Cell GFILL4, site gacore.
[03/22 03:17:33   4818] 	Cell LVLLHCD1, site bcore.
[03/22 03:17:33   4818] 	Cell LVLLHCD2, site bcore.
[03/22 03:17:33   4818] 	Cell LVLLHCD4, site bcore.
[03/22 03:17:33   4818] 	Cell LVLLHCD8, site bcore.
[03/22 03:17:33   4818] 	Cell LVLLHD1, site bcore.
[03/22 03:17:33   4818] 	Cell LVLLHD2, site bcore.
[03/22 03:17:33   4818] 	Cell LVLLHD4, site bcore.
[03/22 03:17:33   4818] 	Cell LVLLHD8, site bcore.
[03/22 03:17:33   4818] .
[03/22 03:17:34   4820] Effort level <high> specified for reg2reg path_group
[03/22 03:17:36   4821] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1442.2M, totSessionCpu=1:20:22 **
[03/22 03:17:36   4821] **INFO: DRVs not fixed with -incr option
[03/22 03:17:36   4821] #Created 847 library cell signatures
[03/22 03:17:36   4821] #Created 31322 NETS and 0 SPECIALNETS signatures
[03/22 03:17:36   4821] #Created 29372 instance signatures
[03/22 03:17:36   4821] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.01 (MB), peak = 1286.45 (MB)
[03/22 03:17:36   4822] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1180.01 (MB), peak = 1286.45 (MB)
[03/22 03:17:36   4822] #spOpts: N=65 
[03/22 03:17:37   4822] Begin checking placement ... (start mem=1442.2M, init mem=1442.2M)
[03/22 03:17:37   4822] *info: Placed = 29371          (Fixed = 68)
[03/22 03:17:37   4822] *info: Unplaced = 0           
[03/22 03:17:37   4822] Placement Density:89.32%(130339/145924)
[03/22 03:17:37   4822] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1442.2M)
[03/22 03:17:37   4822]  Initial DC engine is -> aae
[03/22 03:17:37   4822]  
[03/22 03:17:37   4822]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/22 03:17:37   4822]  
[03/22 03:17:37   4822]  
[03/22 03:17:37   4822]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/22 03:17:37   4822]  
[03/22 03:17:37   4822] Reset EOS DB
[03/22 03:17:37   4822] Ignoring AAE DB Resetting ...
[03/22 03:17:37   4822]  Set Options for AAE Based Opt flow 
[03/22 03:17:37   4822] *** optDesign -postRoute ***
[03/22 03:17:37   4822] DRC Margin: user margin 0.0; extra margin 0
[03/22 03:17:37   4822] Setup Target Slack: user slack 0
[03/22 03:17:37   4822] Hold Target Slack: user slack 0
[03/22 03:17:37   4822] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/22 03:17:37   4822] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/22 03:17:37   4822] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/22 03:17:37   4822] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/22 03:17:37   4822] -setupDynamicPowerViewAsDefaultView false
[03/22 03:17:37   4822]                                            # bool, default=false, private
[03/22 03:17:37   4822] Include MVT Delays for Hold Opt
[03/22 03:17:37   4822] ** INFO : this run is activating 'postRoute' automaton
[03/22 03:17:37   4822] 
[03/22 03:17:37   4822] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/22 03:17:37   4822] 
[03/22 03:17:37   4822] Type 'man IMPOPT-3663' for more detail.
[03/22 03:17:37   4822] 
[03/22 03:17:37   4822] Power view               = WC_VIEW
[03/22 03:17:37   4822] Number of VT partitions  = 2
[03/22 03:17:37   4822] Standard cells in design = 811
[03/22 03:17:37   4822] Instances in design      = 29371
[03/22 03:17:37   4822] 
[03/22 03:17:37   4822] Instance distribution across the VT partitions:
[03/22 03:17:37   4822] 
[03/22 03:17:37   4822]  LVT : inst = 12717 (43.3%), cells = 335 (41%)
[03/22 03:17:37   4822]    Lib tcbn65gpluswc        : inst = 12717 (43.3%)
[03/22 03:17:37   4822] 
[03/22 03:17:37   4822]  HVT : inst = 16654 (56.7%), cells = 457 (56%)
[03/22 03:17:37   4822]    Lib tcbn65gpluswc        : inst = 16654 (56.7%)
[03/22 03:17:37   4822] 
[03/22 03:17:37   4822] Reporting took 0 sec
[03/22 03:17:37   4822] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31212 times net's RC data read were performed.
[03/22 03:17:37   4822] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 03:17:37   4822] Extraction called for design 'core' of instances=29371 and nets=31322 using extraction engine 'postRoute' at effort level 'low' .
[03/22 03:17:37   4822] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 03:17:37   4822] RC Extraction called in multi-corner(2) mode.
[03/22 03:17:37   4822] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:17:37   4823] Process corner(s) are loaded.
[03/22 03:17:37   4823]  Corner: Cmax
[03/22 03:17:37   4823]  Corner: Cmin
[03/22 03:17:37   4823] extractDetailRC Option : -outfile /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d -maxResLength 200  -extended
[03/22 03:17:37   4823] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 03:17:37   4823]       RC Corner Indexes            0       1   
[03/22 03:17:37   4823] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 03:17:37   4823] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 03:17:37   4823] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 03:17:37   4823] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 03:17:37   4823] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 03:17:37   4823] Shrink Factor                : 1.00000
[03/22 03:17:38   4823] Initializing multi-corner capacitance tables ... 
[03/22 03:17:38   4823] Initializing multi-corner resistance tables ...
[03/22 03:17:38   4824] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1432.2M)
[03/22 03:17:39   4824] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for storing RC.
[03/22 03:17:39   4824] Extracted 10.0004% (CPU Time= 0:00:01.1  MEM= 1495.8M)
[03/22 03:17:39   4824] Extracted 20.0005% (CPU Time= 0:00:01.3  MEM= 1495.8M)
[03/22 03:17:39   4825] Extracted 30.0005% (CPU Time= 0:00:01.6  MEM= 1495.8M)
[03/22 03:17:40   4825] Extracted 40.0006% (CPU Time= 0:00:01.8  MEM= 1495.8M)
[03/22 03:17:40   4825] Extracted 50.0007% (CPU Time= 0:00:02.1  MEM= 1495.8M)
[03/22 03:17:40   4826] Extracted 60.0004% (CPU Time= 0:00:02.4  MEM= 1495.8M)
[03/22 03:17:41   4826] Extracted 70.0005% (CPU Time= 0:00:02.7  MEM= 1499.8M)
[03/22 03:17:41   4826] Extracted 80.0005% (CPU Time= 0:00:03.2  MEM= 1499.8M)
[03/22 03:17:42   4827] Extracted 90.0006% (CPU Time= 0:00:03.7  MEM= 1499.8M)
[03/22 03:17:43   4828] Extracted 100% (CPU Time= 0:00:05.0  MEM= 1499.8M)
[03/22 03:17:43   4829] Number of Extracted Resistors     : 541417
[03/22 03:17:43   4829] Number of Extracted Ground Cap.   : 536366
[03/22 03:17:43   4829] Number of Extracted Coupling Cap. : 884940
[03/22 03:17:43   4829] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:17:43   4829] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 03:17:43   4829]  Corner: Cmax
[03/22 03:17:43   4829]  Corner: Cmin
[03/22 03:17:44   4829] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1479.8M)
[03/22 03:17:44   4829] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb_Filter.rcdb.d' for storing RC.
[03/22 03:17:44   4829] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31212 times net's RC data read were performed.
[03/22 03:17:44   4830] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1479.812M)
[03/22 03:17:44   4830] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:17:44   4830] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1479.812M)
[03/22 03:17:44   4830] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:07.0  MEM: 1479.812M)
[03/22 03:17:44   4830] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:17:44   4830] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1457.1M)
[03/22 03:17:45   4830] Initializing multi-corner capacitance tables ... 
[03/22 03:17:45   4830] Initializing multi-corner resistance tables ...
[03/22 03:17:46   4832] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:17:46   4832] Begin IPO call back ...
[03/22 03:17:46   4832] End IPO call back ...
[03/22 03:17:46   4832] #################################################################################
[03/22 03:17:46   4832] # Design Stage: PostRoute
[03/22 03:17:46   4832] # Design Name: core
[03/22 03:17:46   4832] # Design Mode: 65nm
[03/22 03:17:46   4832] # Analysis Mode: MMMC OCV 
[03/22 03:17:46   4832] # Parasitics Mode: SPEF/RCDB
[03/22 03:17:46   4832] # Signoff Settings: SI On 
[03/22 03:17:46   4832] #################################################################################
[03/22 03:17:47   4832] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:17:47   4832] Setting infinite Tws ...
[03/22 03:17:47   4832] First Iteration Infinite Tw... 
[03/22 03:17:47   4832] Calculate early delays in OCV mode...
[03/22 03:17:47   4832] Calculate late delays in OCV mode...
[03/22 03:17:47   4832] Topological Sorting (CPU = 0:00:00.1, MEM = 1455.1M, InitMEM = 1455.1M)
[03/22 03:17:55   4840] AAE_INFO-618: Total number of nets in the design is 31322,  99.7 percent of the nets selected for SI analysis
[03/22 03:17:55   4840] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/22 03:17:55   4840] End delay calculation. (MEM=1538.53 CPU=0:00:07.5 REAL=0:00:08.0)
[03/22 03:17:55   4840] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:17:55   4840] *** CDM Built up (cpu=0:00:08.4  real=0:00:09.0  mem= 1538.5M) ***
[03/22 03:17:56   4841] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1538.5M)
[03/22 03:17:56   4841] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:17:56   4841] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1538.5M)
[03/22 03:17:56   4841] 
[03/22 03:17:56   4841] Executing IPO callback for view pruning ..
[03/22 03:17:56   4841] Starting SI iteration 2
[03/22 03:17:56   4842] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:17:56   4842] Calculate early delays in OCV mode...
[03/22 03:17:56   4842] Calculate late delays in OCV mode...
[03/22 03:17:58   4844] AAE_INFO-618: Total number of nets in the design is 31322,  5.9 percent of the nets selected for SI analysis
[03/22 03:17:58   4844] End delay calculation. (MEM=1514.57 CPU=0:00:01.9 REAL=0:00:02.0)
[03/22 03:17:58   4844] *** CDM Built up (cpu=0:00:02.0  real=0:00:02.0  mem= 1514.6M) ***
[03/22 03:17:59   4845] *** Done Building Timing Graph (cpu=0:00:13.5 real=0:00:13.0 totSessionCpu=1:20:45 mem=1514.6M)
[03/22 03:18:00   4845] ** Profile ** Start :  cpu=0:00:00.0, mem=1514.6M
[03/22 03:18:00   4845] ** Profile ** Other data :  cpu=0:00:00.1, mem=1514.6M
[03/22 03:18:00   4845] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1514.6M
[03/22 03:18:01   4847] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1514.6M
[03/22 03:18:01   4847] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.368  | -0.166  | -0.368  |
|           TNS (ns):|-133.565 |-101.193 | -32.371 |
|    Violating Paths:|  1587   |  1427   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.320%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1514.6M
[03/22 03:18:01   4847] **optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 1413.1M, totSessionCpu=1:20:47 **
[03/22 03:18:01   4847] Setting latch borrow mode to budget during optimization.
[03/22 03:18:03   4849] *** Timing NOT met, worst failing slack is -0.368
[03/22 03:18:03   4849] *** Check timing (0:00:00.0)
[03/22 03:18:03   4849] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:18:03   4849] optDesignOneStep: Leakage Power Flow
[03/22 03:18:03   4849] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:18:03   4849] Begin: GigaOpt Optimization in WNS mode
[03/22 03:18:03   4849] Info: 293 clock nets excluded from IPO operation.
[03/22 03:18:03   4849] PhyDesignGrid: maxLocalDensity 0.96
[03/22 03:18:03   4849] #spOpts: N=65 mergeVia=F 
[03/22 03:18:08   4854] *info: 293 clock nets excluded
[03/22 03:18:08   4854] *info: 2 special nets excluded.
[03/22 03:18:08   4854] *info: 109 no-driver nets excluded.
[03/22 03:18:10   4855] ** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -133.562 Density 89.32
[03/22 03:18:10   4855] Optimizer WNS Pass 0
[03/22 03:18:10   4855] Active Path Group: reg2reg  
[03/22 03:18:10   4856] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:10   4856] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:18:10   4856] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:10   4856] |  -0.166|   -0.368|-101.191| -133.562|    89.32%|   0:00:00.0| 1661.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 03:18:18   4863] |  -0.141|   -0.368|-102.153| -134.524|    89.35%|   0:00:08.0| 1637.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 03:18:18   4864] |  -0.138|   -0.368|-102.837| -135.208|    89.38%|   0:00:00.0| 1637.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
[03/22 03:18:20   4866] |  -0.138|   -0.368|-102.996| -135.367|    89.37%|   0:00:02.0| 1637.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_15_/D   |
[03/22 03:18:21   4867] |  -0.137|   -0.368|-103.240| -135.611|    89.41%|   0:00:01.0| 1637.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_13_/D   |
[03/22 03:18:23   4868] |  -0.137|   -0.368|-104.245| -136.617|    89.43%|   0:00:02.0| 1637.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:18:23   4868] |        |         |        |         |          |            |        |          |         | eg_27_/E                                           |
[03/22 03:18:23   4869] |  -0.137|   -0.368|-103.688| -136.060|    89.43%|   0:00:00.0| 1637.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:18:23   4869] |        |         |        |         |          |            |        |          |         | eg_27_/E                                           |
[03/22 03:18:24   4869] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:30   4875] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3527_CTS_4 (CKBD4)
[03/22 03:18:30   4875] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3528_CTS_4 (CKND4)
[03/22 03:18:30   4875] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3529_CTS_4 (CKND4)
[03/22 03:18:30   4875] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3530_CTS_174 (BUFFD4)
[03/22 03:18:30   4875] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3531_CTS_4 (CKBD4)
[03/22 03:18:30   4875] skewClock sized 0 and inserted 5 insts
[03/22 03:18:30   4876] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:30   4876] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:18:30   4876] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:32   4878] |  -0.135|   -0.368|-103.215| -135.586|    89.44%|   0:00:09.0| 1671.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/22 03:18:33   4878] |  -0.135|   -0.368|-103.111| -135.482|    89.46%|   0:00:01.0| 1671.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_15_/D   |
[03/22 03:18:41   4886] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:48   4893] skewClock has sized mac_array_instance/col_idx_4__mac_col_inst/FE_USKC1580_CTS_4 (BUFFD16)
[03/22 03:18:48   4893] skewClock has sized FE_USKC1570_CTS_148 (BUFFD8)
[03/22 03:18:48   4893] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3577_CTS_145 (BUFFD4)
[03/22 03:18:48   4893] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3578_CTS_176 (CKBD4)
[03/22 03:18:48   4893] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3579_CTS_176 (CKBD4)
[03/22 03:18:48   4893] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3580_CTS_176 (CKBD4)
[03/22 03:18:48   4893] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3581_CTS_176 (CKBD4)
[03/22 03:18:48   4893] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3582_CTS_176 (CKBD4)
[03/22 03:18:48   4893] skewClock sized 2 and inserted 6 insts
[03/22 03:18:48   4894] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:48   4894] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:18:48   4894] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:50   4895] |  -0.133|   -0.368|-111.530| -144.588|    89.57%|   0:00:17.0| 1672.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
[03/22 03:18:50   4895] |  -0.132|   -0.368|-111.462| -144.520|    89.57%|   0:00:00.0| 1672.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:18:50   4895] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:18:51   4896] |  -0.132|   -0.368|-111.356| -144.414|    89.57%|   0:00:01.0| 1672.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:18:51   4896] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:18:56   4902] |  -0.132|   -0.368|-111.279| -144.336|    89.65%|   0:00:05.0| 1672.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:18:56   4902] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:18:59   4904] |  -0.132|   -0.368|-111.323| -144.380|    89.71%|   0:00:03.0| 1672.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:18:59   4904] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:18:59   4904] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:18:59   4904] 
[03/22 03:18:59   4904] *** Finish Core Optimize Step (cpu=0:00:48.5 real=0:00:49.0 mem=1672.6M) ***
[03/22 03:18:59   4904] 
[03/22 03:18:59   4904] *** Finished Optimize Step Cumulative (cpu=0:00:48.5 real=0:00:49.0 mem=1672.6M) ***
[03/22 03:18:59   4904] ** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -144.380 Density 89.71
[03/22 03:18:59   4904] Update Timing Windows (Threshold 0.014) ...
[03/22 03:18:59   4904] Re Calculate Delays on 115 Nets
[03/22 03:18:59   4904] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:18:59   4904] Layer 3 has 304 constrained nets 
[03/22 03:18:59   4904] Layer 7 has 264 constrained nets 
[03/22 03:18:59   4904] **** End NDR-Layer Usage Statistics ****
[03/22 03:18:59   4904] 
[03/22 03:18:59   4904] *** Finish Post Route Setup Fixing (cpu=0:00:49.2 real=0:00:49.0 mem=1672.6M) ***
[03/22 03:18:59   4904] #spOpts: N=65 
[03/22 03:18:59   4904] *** Starting refinePlace (1:21:45 mem=1661.5M) ***
[03/22 03:18:59   4904] Total net bbox length = 4.595e+05 (1.995e+05 2.600e+05) (ext = 2.021e+04)
[03/22 03:18:59   4904] Starting refinePlace ...
[03/22 03:18:59   4904] default core: bins with density >  0.75 = 87.8 % ( 425 / 484 )
[03/22 03:18:59   4904] Density distribution unevenness ratio = 2.656%
[03/22 03:19:00   4905]   Spread Effort: high, post-route mode, useDDP on.
[03/22 03:19:00   4905] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=1661.5MB) @(1:21:45 - 1:21:45).
[03/22 03:19:00   4905] Move report: preRPlace moves 1866 insts, mean move: 0.59 um, max move: 6.00 um
[03/22 03:19:00   4905] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U543): (21.00, 298.00) --> (23.40, 294.40)
[03/22 03:19:00   4905] 	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
[03/22 03:19:00   4905] wireLenOptFixPriorityInst 5038 inst fixed
[03/22 03:19:00   4905] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:19:00   4905] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1661.5MB) @(1:21:45 - 1:21:46).
[03/22 03:19:00   4905] Move report: Detail placement moves 1866 insts, mean move: 0.59 um, max move: 6.00 um
[03/22 03:19:00   4905] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U543): (21.00, 298.00) --> (23.40, 294.40)
[03/22 03:19:00   4905] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1661.5MB
[03/22 03:19:00   4905] Statistics of distance of Instance movement in refine placement:
[03/22 03:19:00   4905]   maximum (X+Y) =         6.00 um
[03/22 03:19:00   4905]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U543) with max move: (21, 298) -> (23.4, 294.4)
[03/22 03:19:00   4905]   mean    (X+Y) =         0.59 um
[03/22 03:19:00   4905] Summary Report:
[03/22 03:19:00   4905] Instances move: 1866 (out of 29408 movable)
[03/22 03:19:00   4905] Mean displacement: 0.59 um
[03/22 03:19:00   4905] Max displacement: 6.00 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U543) (21, 298) -> (23.4, 294.4)
[03/22 03:19:00   4905] 	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
[03/22 03:19:00   4905] Total instances moved : 1866
[03/22 03:19:00   4905] Total net bbox length = 4.600e+05 (1.999e+05 2.601e+05) (ext = 2.021e+04)
[03/22 03:19:00   4905] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1661.5MB
[03/22 03:19:00   4905] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=1661.5MB) @(1:21:45 - 1:21:46).
[03/22 03:19:00   4905] *** Finished refinePlace (1:21:46 mem=1661.5M) ***
[03/22 03:19:00   4905] #spOpts: N=65 
[03/22 03:19:00   4905] default core: bins with density >  0.75 = 87.8 % ( 425 / 484 )
[03/22 03:19:00   4905] Density distribution unevenness ratio = 2.634%
[03/22 03:19:00   4906] End: GigaOpt Optimization in WNS mode
[03/22 03:19:00   4906] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:19:00   4906] optDesignOneStep: Leakage Power Flow
[03/22 03:19:00   4906] **INFO: Num dontuse cells 97, Num usable cells 843
[03/22 03:19:00   4906] Begin: GigaOpt Optimization in TNS mode
[03/22 03:19:01   4906] Info: 304 clock nets excluded from IPO operation.
[03/22 03:19:01   4906] PhyDesignGrid: maxLocalDensity 0.96
[03/22 03:19:01   4906] #spOpts: N=65 
[03/22 03:19:04   4910] *info: 304 clock nets excluded
[03/22 03:19:04   4910] *info: 2 special nets excluded.
[03/22 03:19:04   4910] *info: 111 no-driver nets excluded.
[03/22 03:19:05   4911] ** GigaOpt Optimizer WNS Slack -0.368 TNS Slack -144.389 Density 89.73
[03/22 03:19:05   4911] Optimizer TNS Opt
[03/22 03:19:06   4911] Active Path Group: reg2reg  
[03/22 03:19:06   4911] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:06   4911] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:19:06   4911] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:06   4911] |  -0.132|   -0.368|-111.331| -144.389|    89.73%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:06   4911] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:19:10   4915] |  -0.132|   -0.368|-110.307| -143.365|    89.72%|   0:00:04.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:10   4915] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:19:10   4916] |  -0.132|   -0.368|-110.299| -143.356|    89.73%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:10   4916] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:19:12   4917] |  -0.132|   -0.368|-109.994| -143.051|    89.72%|   0:00:02.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/22 03:19:13   4919] |  -0.132|   -0.368|-110.069| -143.127|    89.72%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_15_/D   |
[03/22 03:19:15   4920] |  -0.132|   -0.368|-110.049| -143.107|    89.71%|   0:00:02.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:15   4920] |        |         |        |         |          |            |        |          |         | eg_20_/E                                           |
[03/22 03:19:15   4921] |  -0.132|   -0.368|-109.998| -143.055|    89.71%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:15   4921] |        |         |        |         |          |            |        |          |         | eg_20_/E                                           |
[03/22 03:19:16   4922] |  -0.132|   -0.368|-110.494| -143.552|    89.70%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 03:19:16   4922] |        |         |        |         |          |            |        |          |         | eg_49_/E                                           |
[03/22 03:19:16   4922] |  -0.132|   -0.368|-110.482| -143.540|    89.70%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_3__mac_col_inst/key_q_r |
[03/22 03:19:16   4922] |        |         |        |         |          |            |        |          |         | eg_49_/E                                           |
[03/22 03:19:17   4923] |  -0.132|   -0.368|-110.194| -143.252|    89.70%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:17   4923] |        |         |        |         |          |            |        |          |         | eg_62_/E                                           |
[03/22 03:19:17   4923] |  -0.132|   -0.368|-110.166| -143.224|    89.70%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:17   4923] |        |         |        |         |          |            |        |          |         | eg_62_/E                                           |
[03/22 03:19:18   4923] |  -0.132|   -0.368|-110.060| -143.118|    89.69%|   0:00:01.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:18   4923] |        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
[03/22 03:19:18   4923] |  -0.132|   -0.368|-110.048| -143.105|    89.69%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:18   4923] |        |         |        |         |          |            |        |          |         | eg_15_/E                                           |
[03/22 03:19:18   4924] |  -0.132|   -0.368|-110.046| -143.103|    89.69%|   0:00:00.0| 1680.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/22 03:19:18   4924] |        |         |        |         |          |            |        |          |         | _reg_1_/E                                          |
[03/22 03:19:18   4924] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:31   4937] skewClock has sized FE_USKC1789_CTS_141 (BUFFD16)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3596_CTS_31 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3597_CTS_31 (BUFFD8)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3598_CTS_31 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3599_CTS_31 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3600_CTS_28 (CKBD6)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3601_CTS_167 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3602_CTS_30 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3603_CTS_178 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3604_CTS_178 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3605_CTS_29 (BUFFD8)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3606_CTS_29 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3607_CTS_29 (BUFFD6)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3608_CTS_141 (BUFFD12)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3609_CTS_166 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3610_CTS_146 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3611_CTS_151 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3612_CTS_151 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3613_CTS_179 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3614_CTS_179 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3615_CTS_179 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3616_CTS_179 (CKND6)
[03/22 03:19:31   4937] skewClock has inserted ofifo_inst/FE_USKC3617_CTS_27 (CKBD4)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3618_CTS_182 (INVD8)
[03/22 03:19:31   4937] skewClock has inserted FE_USKC3619_CTS_182 (INVD8)
[03/22 03:19:31   4937] skewClock sized 1 and inserted 24 insts
[03/22 03:19:32   4938] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:32   4938] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:19:32   4938] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:32   4938] |  -0.132|   -0.440|-101.414| -135.072|    89.69%|   0:00:14.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/22 03:19:32   4938] |        |         |        |         |          |            |        |          |         | eg_9_/D                                            |
[03/22 03:19:33   4939] |  -0.132|   -0.440|-101.238| -134.897|    89.68%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/22 03:19:33   4939] |        |         |        |         |          |            |        |          |         | _reg_34_/E                                         |
[03/22 03:19:33   4939] |  -0.132|   -0.440|-101.054| -134.713|    89.67%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/22 03:19:33   4939] |        |         |        |         |          |            |        |          |         | _reg_34_/E                                         |
[03/22 03:19:34   4939] |  -0.132|   -0.440|-100.928| -134.587|    89.67%|   0:00:01.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/22 03:19:34   4939] |        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
[03/22 03:19:34   4939] |  -0.132|   -0.440|-100.752| -134.411|    89.67%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/22 03:19:34   4939] |        |         |        |         |          |            |        |          |         | _reg_12_/E                                         |
[03/22 03:19:34   4940] |  -0.132|   -0.440|-100.342| -134.001|    89.67%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/22 03:19:34   4940] |        |         |        |         |          |            |        |          |         | _reg_30_/E                                         |
[03/22 03:19:34   4940] |  -0.132|   -0.440| -99.890| -133.549|    89.68%|   0:00:00.0| 1721.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/22 03:19:34   4940] |        |         |        |         |          |            |        |          |         | _reg_63_/E                                         |
[03/22 03:19:34   4940] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:40   4946] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:40   4946] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:19:40   4946] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:41   4946] |  -0.132|   -0.440| -99.674| -133.333|    89.68%|   0:00:07.0| 1774.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/22 03:19:41   4946] |        |         |        |         |          |            |        |          |         | eg_24_/E                                           |
[03/22 03:19:41   4946] |  -0.132|   -0.440| -99.625| -133.284|    89.68%|   0:00:00.0| 1774.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/22 03:19:41   4946] |        |         |        |         |          |            |        |          |         | eg_24_/E                                           |
[03/22 03:19:41   4947] |  -0.132|   -0.440| -99.536| -133.195|    89.68%|   0:00:00.0| 1774.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/22 03:19:41   4947] |        |         |        |         |          |            |        |          |         | _reg_60_/E                                         |
[03/22 03:19:41   4947] |  -0.132|   -0.440| -99.527| -133.186|    89.68%|   0:00:00.0| 1774.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/22 03:19:41   4947] |        |         |        |         |          |            |        |          |         | _reg_60_/E                                         |
[03/22 03:19:42   4947] |  -0.132|   -0.440| -99.515| -133.174|    89.68%|   0:00:01.0| 1774.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/22 03:19:42   4947] |        |         |        |         |          |            |        |          |         | _reg_33_/E                                         |
[03/22 03:19:42   4947] |  -0.132|   -0.440| -99.515| -133.174|    89.68%|   0:00:00.0| 1774.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/22 03:19:42   4947] |        |         |        |         |          |            |        |          |         | eg_40_/E                                           |
[03/22 03:19:42   4947] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:19:42   4947] 
[03/22 03:19:42   4947] *** Finish Core Optimize Step (cpu=0:00:36.2 real=0:00:36.0 mem=1774.1M) ***
[03/22 03:19:42   4947] 
[03/22 03:19:42   4947] *** Finished Optimize Step Cumulative (cpu=0:00:36.2 real=0:00:36.0 mem=1774.1M) ***
[03/22 03:19:42   4947] ** GigaOpt Optimizer WNS Slack -0.440 TNS Slack -133.174 Density 89.68
[03/22 03:19:42   4947] Update Timing Windows (Threshold 0.014) ...
[03/22 03:19:42   4948] Re Calculate Delays on 10 Nets
[03/22 03:19:42   4948] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:19:42   4948] Layer 3 has 328 constrained nets 
[03/22 03:19:42   4948] Layer 7 has 262 constrained nets 
[03/22 03:19:42   4948] **** End NDR-Layer Usage Statistics ****
[03/22 03:19:42   4948] 
[03/22 03:19:42   4948] *** Finish Post Route Setup Fixing (cpu=0:00:36.7 real=0:00:37.0 mem=1774.1M) ***
[03/22 03:19:42   4948] #spOpts: N=65 
[03/22 03:19:42   4948] *** Starting refinePlace (1:22:28 mem=1755.0M) ***
[03/22 03:19:42   4948] Total net bbox length = 4.606e+05 (2.002e+05 2.604e+05) (ext = 2.021e+04)
[03/22 03:19:42   4948] Starting refinePlace ...
[03/22 03:19:42   4948] default core: bins with density >  0.75 = 87.8 % ( 425 / 484 )
[03/22 03:19:42   4948] Density distribution unevenness ratio = 2.651%
[03/22 03:19:42   4948]   Spread Effort: high, post-route mode, useDDP on.
[03/22 03:19:42   4948] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1755.0MB) @(1:22:28 - 1:22:28).
[03/22 03:19:42   4948] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/22 03:19:42   4948] wireLenOptFixPriorityInst 5038 inst fixed
[03/22 03:19:42   4948] Move report: legalization moves 11 insts, mean move: 1.04 um, max move: 5.20 um
[03/22 03:19:42   4948] 	Max move on inst (ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18): (385.60, 17.20) --> (387.20, 20.80)
[03/22 03:19:42   4948] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1755.0MB) @(1:22:28 - 1:22:29).
[03/22 03:19:42   4948] Move report: Detail placement moves 11 insts, mean move: 1.04 um, max move: 5.20 um
[03/22 03:19:42   4948] 	Max move on inst (ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18): (385.60, 17.20) --> (387.20, 20.80)
[03/22 03:19:42   4948] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1755.0MB
[03/22 03:19:42   4948] Statistics of distance of Instance movement in refine placement:
[03/22 03:19:42   4948]   maximum (X+Y) =         5.20 um
[03/22 03:19:42   4948]   inst (ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18) with max move: (385.6, 17.2) -> (387.2, 20.8)
[03/22 03:19:42   4948]   mean    (X+Y) =         1.04 um
[03/22 03:19:42   4948] Summary Report:
[03/22 03:19:42   4948] Instances move: 11 (out of 29432 movable)
[03/22 03:19:42   4948] Mean displacement: 1.04 um
[03/22 03:19:42   4948] Max displacement: 5.20 um (Instance: ofifo_inst/col_idx_7__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1a/U18) (385.6, 17.2) -> (387.2, 20.8)
[03/22 03:19:42   4948] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/22 03:19:42   4948] Total instances moved : 11
[03/22 03:19:42   4948] Total net bbox length = 4.606e+05 (2.002e+05 2.604e+05) (ext = 2.021e+04)
[03/22 03:19:42   4948] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1755.0MB
[03/22 03:19:42   4948] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1755.0MB) @(1:22:28 - 1:22:29).
[03/22 03:19:42   4948] *** Finished refinePlace (1:22:29 mem=1755.0M) ***
[03/22 03:19:42   4948] #spOpts: N=65 
[03/22 03:19:43   4948] default core: bins with density >  0.75 = 87.8 % ( 425 / 484 )
[03/22 03:19:43   4948] Density distribution unevenness ratio = 2.638%
[03/22 03:19:43   4949] End: GigaOpt Optimization in TNS mode
[03/22 03:19:43   4949]   Timing Snapshot: (REF)
[03/22 03:19:43   4949]      Weighted WNS: -0.163
[03/22 03:19:43   4949]       All  PG WNS: -0.440
[03/22 03:19:43   4949]       High PG WNS: -0.132
[03/22 03:19:43   4949]       All  PG TNS: -133.174
[03/22 03:19:43   4949]       High PG TNS: -99.515
[03/22 03:19:43   4949]          Tran DRV: 0
[03/22 03:19:43   4949]           Cap DRV: 0
[03/22 03:19:43   4949]        Fanout DRV: 0
[03/22 03:19:43   4949]            Glitch: 0
[03/22 03:19:43   4949]    Category Slack: { [L, -0.440] [H, -0.132] }
[03/22 03:19:43   4949] 
[03/22 03:19:44   4950] Default Rule : ""
[03/22 03:19:44   4950] Non Default Rules :
[03/22 03:19:44   4950] Worst Slack : -0.132 ns
[03/22 03:19:44   4950] Total 0 nets layer assigned (0.6).
[03/22 03:19:44   4950] GigaOpt: setting up router preferences
[03/22 03:19:44   4950]         design wns: -0.1319
[03/22 03:19:44   4950]         slack threshold: 1.2881
[03/22 03:19:44   4950] GigaOpt: 0 nets assigned router directives
[03/22 03:19:44   4950] 
[03/22 03:19:44   4950] Start Assign Priority Nets ...
[03/22 03:19:44   4950] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 03:19:44   4950] Existing Priority Nets 0 (0.0%)
[03/22 03:19:44   4950] Total Assign Priority Nets 933 (3.0%)
[03/22 03:19:45   4950] Default Rule : ""
[03/22 03:19:45   4950] Non Default Rules :
[03/22 03:19:45   4951] Worst Slack : -0.440 ns
[03/22 03:19:45   4951] Total 0 nets layer assigned (0.3).
[03/22 03:19:45   4951] GigaOpt: setting up router preferences
[03/22 03:19:45   4951]         design wns: -0.4400
[03/22 03:19:45   4951]         slack threshold: 0.9800
[03/22 03:19:45   4951] GigaOpt: 0 nets assigned router directives
[03/22 03:19:45   4951] 
[03/22 03:19:45   4951] Start Assign Priority Nets ...
[03/22 03:19:45   4951] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/22 03:19:45   4951] Existing Priority Nets 0 (0.0%)
[03/22 03:19:45   4951] Total Assign Priority Nets 933 (3.0%)
[03/22 03:19:45   4951] ** Profile ** Start :  cpu=0:00:00.0, mem=1667.1M
[03/22 03:19:45   4951] ** Profile ** Other data :  cpu=0:00:00.1, mem=1667.1M
[03/22 03:19:45   4951] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1667.1M
[03/22 03:19:46   4952] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1667.1M
[03/22 03:19:46   4952] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.440  | -0.132  | -0.440  |
|           TNS (ns):|-133.177 | -99.518 | -33.659 |
|    Violating Paths:|  1486   |  1326   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.749%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1667.1M
[03/22 03:19:46   4952] **optDesign ... cpu = 0:02:11, real = 0:02:10, mem = 1537.6M, totSessionCpu=1:22:33 **
[03/22 03:19:46   4952] -routeWithEco false                      # bool, default=false
[03/22 03:19:46   4952] -routeWithEco true                       # bool, default=false, user setting
[03/22 03:19:46   4952] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 03:19:46   4952] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 03:19:46   4952] -routeWithTimingDriven false             # bool, default=false, user setting
[03/22 03:19:46   4952] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 03:19:46   4952] -routeWithSiDriven false                 # bool, default=false, user setting
[03/22 03:19:46   4952] 
[03/22 03:19:46   4952] globalDetailRoute
[03/22 03:19:46   4952] 
[03/22 03:19:46   4952] #setNanoRouteMode -drouteAutoStop true
[03/22 03:19:46   4952] #setNanoRouteMode -drouteFixAntenna true
[03/22 03:19:46   4952] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/22 03:19:46   4952] #setNanoRouteMode -routeSelectedNetOnly false
[03/22 03:19:46   4952] #setNanoRouteMode -routeWithEco true
[03/22 03:19:46   4952] #setNanoRouteMode -routeWithSiDriven false
[03/22 03:19:46   4952] #setNanoRouteMode -routeWithTimingDriven false
[03/22 03:19:46   4952] #Start globalDetailRoute on Sat Mar 22 03:19:46 2025
[03/22 03:19:46   4952] #
[03/22 03:19:46   4952] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 44087 times net's RC data read were performed.
[03/22 03:19:47   4953] ### Net info: total nets: 31453
[03/22 03:19:47   4953] ### Net info: dirty nets: 272
[03/22 03:19:47   4953] ### Net info: marked as disconnected nets: 0
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_9042_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3477_n1560 at location ( 11.500 255.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3477_n1560 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U177 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3437_n1583 at location ( 294.500 308.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3437_n1583 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1328 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3427_FE_OFN251_key_q_40_ at location ( 297.300 309.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3427_FE_OFN251_key_q_40_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1373 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3425_n1530 at location ( 12.300 295.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC3425_n1530 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3425_n1530 at location ( 16.700 303.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3425_n1530 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1376 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3389_n1583 at location ( 295.300 309.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3389_n1583 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC2085_n1558 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3371_n1558 at location ( 16.900 295.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN3371_n1558 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3304_n1585 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3366_n1585 at location ( 294.900 304.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3366_n1585 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC3304_n1585 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3304_n1585 at location ( 295.500 304.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN3304_n1585 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC3270_mem_in_54_ connects to NET FE_PHN3270_mem_in_54_ at location ( 32.700 251.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET FE_PHN3270_mem_in_54_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC3267_mem_in_58_ connects to NET FE_PHN3267_mem_in_58_ at location ( 31.900 251.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET FE_PHN3267_mem_in_58_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC2605_mem_in_60_ connects to NET FE_PHN3156_mem_in_60_ at location ( 17.500 255.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET FE_PHN3156_mem_in_60_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_PHC3144_mem_in_63_ connects to NET FE_PHN3144_mem_in_63_ at location ( 24.100 255.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET FE_PHN3144_mem_in_63_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_PHC2529_mem_in_62_ connects to NET FE_PHN3121_mem_in_62_ at location ( 18.300 252.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET FE_PHN3121_mem_in_62_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7578_0 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PSN3028_n508 at location ( 114.700 324.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PSN3028_n508 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6092_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 31.900 277.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5366_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 33.500 277.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_6092_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 33.100 277.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_5365_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 35.100 277.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1920_0 connects to NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ at location ( 32.500 268.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/22 03:19:47   4953] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/22 03:19:47   4953] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3013_key_q_5_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSN3012_key_q_63_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/FE_PSRN_2 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2996_key_q_49_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2995_n802 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PSN2994_n941 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/22 03:19:47   4953] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/22 03:19:47   4953] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:19:48   4954] ### Net info: fully routed nets: 26625
[03/22 03:19:48   4954] ### Net info: trivial (single pin) nets: 0
[03/22 03:19:48   4954] ### Net info: unrouted nets: 147
[03/22 03:19:48   4954] ### Net info: re-extraction nets: 4681
[03/22 03:19:48   4954] ### Net info: ignored nets: 0
[03/22 03:19:48   4954] ### Net info: skip routing nets: 0
[03/22 03:19:48   4954] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/22 03:19:48   4954] #Loading the last recorded routing design signature
[03/22 03:19:49   4955] #Created 134 NETS and 0 SPECIALNETS new signatures
[03/22 03:19:49   4955] #Summary of the placement changes since last routing:
[03/22 03:19:49   4955] #  Number of instances added (including moved) = 2018
[03/22 03:19:49   4955] #  Number of instances deleted (including moved) = 1889
[03/22 03:19:49   4955] #  Number of instances resized = 395
[03/22 03:19:49   4955] #  Number of instances with same cell size swap = 3
[03/22 03:19:49   4955] #  Number of instances with pin swaps = 24
[03/22 03:19:49   4955] #  Total number of placement changes (moved instances are counted twice) = 4302
[03/22 03:19:49   4955] #Start routing data preparation.
[03/22 03:19:49   4955] #Minimum voltage of a net in the design = 0.000.
[03/22 03:19:49   4955] #Maximum voltage of a net in the design = 1.100.
[03/22 03:19:49   4955] #Voltage range [0.000 - 0.000] has 1 net.
[03/22 03:19:49   4955] #Voltage range [0.900 - 1.100] has 1 net.
[03/22 03:19:49   4955] #Voltage range [0.000 - 1.100] has 31451 nets.
[03/22 03:19:50   4956] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/22 03:19:50   4956] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:19:50   4956] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:19:50   4956] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:19:50   4956] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:19:50   4956] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/22 03:19:50   4956] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:19:50   4956] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/22 03:19:51   4957] #933/31341 = 2% of signal nets have been set as priority nets
[03/22 03:19:51   4957] #Regenerating Ggrids automatically.
[03/22 03:19:51   4957] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/22 03:19:51   4957] #Using automatically generated G-grids.
[03/22 03:19:51   4957] #Done routing data preparation.
[03/22 03:19:51   4957] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1193.06 (MB), peak = 1398.97 (MB)
[03/22 03:19:51   4957] #Merging special wires...
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 365.945 18.095 ) on M1 for NET CTS_141. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 390.875 57.700 ) on M1 for NET CTS_145. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 71.075 86.500 ) on M1 for NET CTS_174. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 254.600 169.385 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 261.800 172.985 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 265.000 169.385 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 283.600 162.185 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 277.400 158.585 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 273.720 172.900 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 278.720 172.895 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 272.675 172.900 ) on M1 for NET CTS_176. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 105.980 122.500 ) on M1 for NET FE_OCPN1528_array_out_54_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 262.900 151.315 ) on M1 for NET FE_OCPN1854_array_out_78_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 21.945 255.695 ) on M1 for NET FE_OFN1056_array_out_16_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 19.085 252.100 ) on M1 for NET FE_PHN2529_mem_in_62_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 17.485 255.715 ) on M1 for NET FE_PHN2549_mem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 25.885 252.115 ) on M1 for NET FE_PHN2599_mem_in_61_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 17.000 255.800 ) on M1 for NET FE_PHN2605_mem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 17.800 255.800 ) on M1 for NET FE_PHN2657_mem_in_60_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 18.515 252.100 ) on M1 for NET FE_PHN3121_mem_in_62_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/22 03:19:51   4957] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/22 03:19:51   4957] #To increase the message display limit, refer to the product command reference manual.
[03/22 03:19:51   4957] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n593. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 03:19:51   4957] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_1668_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 03:19:51   4957] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_4167_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 03:19:51   4957] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n225. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 03:19:51   4957] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n524. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/22 03:19:51   4957] #
[03/22 03:19:51   4957] #Connectivity extraction summary:
[03/22 03:19:51   4957] #4771 routed nets are extracted.
[03/22 03:19:51   4957] #    4184 (13.30%) extracted nets are partially routed.
[03/22 03:19:51   4957] #26535 routed nets are imported.
[03/22 03:19:51   4957] #35 (0.11%) nets are without wires.
[03/22 03:19:51   4957] #112 nets are fixed|skipped|trivial (not extracted).
[03/22 03:19:51   4957] #Total number of nets = 31453.
[03/22 03:19:51   4957] #
[03/22 03:19:51   4957] #Found 0 nets for post-route si or timing fixing.
[03/22 03:19:51   4957] #Number of eco nets is 4184
[03/22 03:19:51   4957] #
[03/22 03:19:51   4957] #Start data preparation...
[03/22 03:19:52   4958] #
[03/22 03:19:52   4958] #Data preparation is done on Sat Mar 22 03:19:52 2025
[03/22 03:19:52   4958] #
[03/22 03:19:52   4958] #Analyzing routing resource...
[03/22 03:19:53   4959] #Routing resource analysis is done on Sat Mar 22 03:19:53 2025
[03/22 03:19:53   4959] #
[03/22 03:19:53   4959] #  Resource Analysis:
[03/22 03:19:53   4959] #
[03/22 03:19:53   4959] #               Routing  #Avail      #Track     #Total     %Gcell
[03/22 03:19:53   4959] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/22 03:19:53   4959] #  --------------------------------------------------------------
[03/22 03:19:53   4959] #  Metal 1        H        1927          80       17956    89.97%
[03/22 03:19:53   4959] #  Metal 2        V        1928          84       17956     2.80%
[03/22 03:19:53   4959] #  Metal 3        H        2007           0       17956     0.13%
[03/22 03:19:53   4959] #  Metal 4        V        1762         250       17956     4.43%
[03/22 03:19:53   4959] #  Metal 5        H        2007           0       17956     0.00%
[03/22 03:19:53   4959] #  Metal 6        V        2012           0       17956     0.00%
[03/22 03:19:53   4959] #  Metal 7        H         502           0       17956     0.00%
[03/22 03:19:53   4959] #  Metal 8        V         503           0       17956     0.00%
[03/22 03:19:53   4959] #  --------------------------------------------------------------
[03/22 03:19:53   4959] #  Total                  12649       2.56%  143648    12.17%
[03/22 03:19:53   4959] #
[03/22 03:19:53   4959] #  347 nets (1.10%) with 1 preferred extra spacing.
[03/22 03:19:53   4959] #
[03/22 03:19:53   4959] #
[03/22 03:19:53   4959] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1194.60 (MB), peak = 1398.97 (MB)
[03/22 03:19:53   4959] #
[03/22 03:19:53   4959] #start global routing iteration 1...
[03/22 03:19:54   4960] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1195.00 (MB), peak = 1398.97 (MB)
[03/22 03:19:54   4960] #
[03/22 03:19:54   4960] #start global routing iteration 2...
[03/22 03:19:55   4961] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1223.11 (MB), peak = 1398.97 (MB)
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #start global routing iteration 3...
[03/22 03:19:55   4961] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.30 (MB), peak = 1398.97 (MB)
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #Total number of trivial nets (e.g. < 2 pins) = 112 (skipped).
[03/22 03:19:55   4961] #Total number of routable nets = 31341.
[03/22 03:19:55   4961] #Total number of nets in the design = 31453.
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #4219 routable nets have only global wires.
[03/22 03:19:55   4961] #27122 routable nets have only detail routed wires.
[03/22 03:19:55   4961] #239 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:19:55   4961] #496 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #Routed nets constraints summary:
[03/22 03:19:55   4961] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #      Default                 88                151            3980  
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #        Total                 88                151            3980  
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #Routing constraints summary of the whole design:
[03/22 03:19:55   4961] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #      Default                347                388           30606  
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #        Total                347                388           30606  
[03/22 03:19:55   4961] #-------------------------------------------------------------------
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #  Congestion Analysis: (blocked Gcells are excluded)
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #                 OverCon       OverCon       OverCon          
[03/22 03:19:55   4961] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/22 03:19:55   4961] #     Layer           (1)           (2)           (3)   OverCon
[03/22 03:19:55   4961] #  ------------------------------------------------------------
[03/22 03:19:55   4961] #   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:19:55   4961] #   Metal 2     30(0.17%)      9(0.05%)      1(0.01%)   (0.23%)
[03/22 03:19:55   4961] #   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:19:55   4961] #   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:19:55   4961] #   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:19:55   4961] #   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:19:55   4961] #   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:19:55   4961] #   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[03/22 03:19:55   4961] #  ------------------------------------------------------------
[03/22 03:19:55   4961] #     Total     30(0.02%)      9(0.01%)      1(0.00%)   (0.03%)
[03/22 03:19:55   4961] #
[03/22 03:19:55   4961] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/22 03:19:55   4961] #  Overflow after GR: 0.00% H + 0.06% V
[03/22 03:19:55   4961] #
[03/22 03:19:55   4962] #Complete Global Routing.
[03/22 03:19:56   4962] #Total number of nets with non-default rule or having extra spacing = 347
[03/22 03:19:56   4962] #Total wire length = 570963 um.
[03/22 03:19:56   4962] #Total half perimeter of net bounding box = 501868 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M1 = 3894 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M2 = 153002 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M3 = 197688 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M4 = 148775 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M5 = 33944 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M6 = 5429 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M7 = 10400 um.
[03/22 03:19:56   4962] #Total wire length on LAYER M8 = 17831 um.
[03/22 03:19:56   4962] #Total number of vias = 209688
[03/22 03:19:56   4962] #Total number of multi-cut vias = 141854 ( 67.7%)
[03/22 03:19:56   4962] #Total number of single cut vias = 67834 ( 32.3%)
[03/22 03:19:56   4962] #Up-Via Summary (total 209688):
[03/22 03:19:56   4962] #                   single-cut          multi-cut      Total
[03/22 03:19:56   4962] #-----------------------------------------------------------
[03/22 03:19:56   4962] #  Metal 1       65219 ( 63.8%)     36966 ( 36.2%)     102185
[03/22 03:19:56   4962] #  Metal 2        2158 (  2.7%)     76655 ( 97.3%)      78813
[03/22 03:19:56   4962] #  Metal 3         310 (  1.4%)     21226 ( 98.6%)      21536
[03/22 03:19:56   4962] #  Metal 4          41 (  1.0%)      3986 ( 99.0%)       4027
[03/22 03:19:56   4962] #  Metal 5          26 (  2.0%)      1305 ( 98.0%)       1331
[03/22 03:19:56   4962] #  Metal 6          48 (  4.7%)       963 ( 95.3%)       1011
[03/22 03:19:56   4962] #  Metal 7          32 (  4.1%)       753 ( 95.9%)        785
[03/22 03:19:56   4962] #-----------------------------------------------------------
[03/22 03:19:56   4962] #                67834 ( 32.3%)    141854 ( 67.7%)     209688 
[03/22 03:19:56   4962] #
[03/22 03:19:56   4962] #Total number of involved priority nets 79
[03/22 03:19:56   4962] #Maximum src to sink distance for priority net 133.1
[03/22 03:19:56   4962] #Average of max src_to_sink distance for priority net 37.5
[03/22 03:19:56   4962] #Average of ave src_to_sink distance for priority net 26.7
[03/22 03:19:56   4962] #Max overcon = 3 tracks.
[03/22 03:19:56   4962] #Total overcon = 0.03%.
[03/22 03:19:56   4962] #Worst layer Gcell overcon rate = 0.00%.
[03/22 03:19:56   4962] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1223.33 (MB), peak = 1398.97 (MB)
[03/22 03:19:56   4962] #
[03/22 03:19:56   4962] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1201.53 (MB), peak = 1398.97 (MB)
[03/22 03:19:56   4962] #Start Track Assignment.
[03/22 03:19:58   4964] #Done with 632 horizontal wires in 2 hboxes and 444 vertical wires in 2 hboxes.
[03/22 03:19:59   4965] #Done with 28 horizontal wires in 2 hboxes and 44 vertical wires in 2 hboxes.
[03/22 03:19:59   4965] #Complete Track Assignment.
[03/22 03:20:00   4966] #Total number of nets with non-default rule or having extra spacing = 347
[03/22 03:20:00   4966] #Total wire length = 571684 um.
[03/22 03:20:00   4966] #Total half perimeter of net bounding box = 501868 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M1 = 4270 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M2 = 153075 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M3 = 197950 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M4 = 148777 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M5 = 33944 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M6 = 5429 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M7 = 10405 um.
[03/22 03:20:00   4966] #Total wire length on LAYER M8 = 17834 um.
[03/22 03:20:00   4966] #Total number of vias = 209565
[03/22 03:20:00   4966] #Total number of multi-cut vias = 141854 ( 67.7%)
[03/22 03:20:00   4966] #Total number of single cut vias = 67711 ( 32.3%)
[03/22 03:20:00   4966] #Up-Via Summary (total 209565):
[03/22 03:20:00   4966] #                   single-cut          multi-cut      Total
[03/22 03:20:00   4966] #-----------------------------------------------------------
[03/22 03:20:00   4966] #  Metal 1       65179 ( 63.8%)     36966 ( 36.2%)     102145
[03/22 03:20:00   4966] #  Metal 2        2094 (  2.7%)     76655 ( 97.3%)      78749
[03/22 03:20:00   4966] #  Metal 3         304 (  1.4%)     21226 ( 98.6%)      21530
[03/22 03:20:00   4966] #  Metal 4          37 (  0.9%)      3986 ( 99.1%)       4023
[03/22 03:20:00   4966] #  Metal 5          23 (  1.7%)      1305 ( 98.3%)       1328
[03/22 03:20:00   4966] #  Metal 6          44 (  4.4%)       963 ( 95.6%)       1007
[03/22 03:20:00   4966] #  Metal 7          30 (  3.8%)       753 ( 96.2%)        783
[03/22 03:20:00   4966] #-----------------------------------------------------------
[03/22 03:20:00   4966] #                67711 ( 32.3%)    141854 ( 67.7%)     209565 
[03/22 03:20:00   4966] #
[03/22 03:20:00   4966] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1256.41 (MB), peak = 1398.97 (MB)
[03/22 03:20:00   4966] #
[03/22 03:20:00   4966] #Cpu time = 00:00:11
[03/22 03:20:00   4966] #Elapsed time = 00:00:11
[03/22 03:20:00   4966] #Increased memory = 63.25 (MB)
[03/22 03:20:00   4966] #Total memory = 1256.41 (MB)
[03/22 03:20:00   4966] #Peak memory = 1398.97 (MB)
[03/22 03:20:01   4967] #
[03/22 03:20:01   4967] #Start Detail Routing..
[03/22 03:20:01   4967] #start initial detail routing ...
[03/22 03:21:01   5027] # ECO: 4.3% of the total area was rechecked for DRC, and 50.8% required routing.
[03/22 03:21:01   5027] #    number of violations = 381
[03/22 03:21:01   5027] #
[03/22 03:21:01   5027] #    By Layer and Type :
[03/22 03:21:01   5027] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
[03/22 03:21:01   5027] #	M1          124       31       43       22       21        0        7      248
[03/22 03:21:01   5027] #	M2           36       31       56        0        2        4        0      129
[03/22 03:21:01   5027] #	M3            0        0        4        0        0        0        0        4
[03/22 03:21:01   5027] #	Totals      160       62      103       22       23        4        7      381
[03/22 03:21:01   5027] #2413 out of 29500 instances need to be verified(marked ipoed).
[03/22 03:21:01   5027] #38.4% of the total area is being checked for drcs
[03/22 03:21:15   5041] #38.4% of the total area was checked
[03/22 03:21:15   5041] #    number of violations = 1153
[03/22 03:21:15   5041] #
[03/22 03:21:15   5041] #    By Layer and Type :
[03/22 03:21:15   5041] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
[03/22 03:21:15   5041] #	M1          423       74      332      123       23        0        7      982
[03/22 03:21:15   5041] #	M2           37       32       90        1        2        5        0      167
[03/22 03:21:15   5041] #	M3            0        0        4        0        0        0        0        4
[03/22 03:21:15   5041] #	Totals      460      106      426      124       25        5        7     1153
[03/22 03:21:15   5041] #cpu time = 00:01:14, elapsed time = 00:01:14, memory = 1290.11 (MB), peak = 1398.97 (MB)
[03/22 03:21:15   5041] #start 1st optimization iteration ...
[03/22 03:21:35   5061] #    number of violations = 81
[03/22 03:21:35   5061] #
[03/22 03:21:35   5061] #    By Layer and Type :
[03/22 03:21:35   5061] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/22 03:21:35   5061] #	M1           12        4        1        3        1        0       21
[03/22 03:21:35   5061] #	M2            6        4       37        6        0        6       59
[03/22 03:21:35   5061] #	M3            0        0        1        0        0        0        1
[03/22 03:21:35   5061] #	Totals       18        8       39        9        1        6       81
[03/22 03:21:35   5061] #    number of process antenna violations = 1
[03/22 03:21:35   5061] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1260.39 (MB), peak = 1398.97 (MB)
[03/22 03:21:35   5061] #start 2nd optimization iteration ...
[03/22 03:21:38   5064] #    number of violations = 18
[03/22 03:21:38   5064] #
[03/22 03:21:38   5064] #    By Layer and Type :
[03/22 03:21:38   5064] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/22 03:21:38   5064] #	M1           12        1        1        3        1       18
[03/22 03:21:38   5064] #	Totals       12        1        1        3        1       18
[03/22 03:21:38   5064] #    number of process antenna violations = 1
[03/22 03:21:38   5064] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1255.91 (MB), peak = 1398.97 (MB)
[03/22 03:21:38   5064] #start 3rd optimization iteration ...
[03/22 03:21:39   5065] #    number of violations = 5
[03/22 03:21:39   5065] #
[03/22 03:21:39   5065] #    By Layer and Type :
[03/22 03:21:39   5065] #	         MetSpc    Short   MinStp      Mar   Totals
[03/22 03:21:39   5065] #	M1            0        0        0        0        0
[03/22 03:21:39   5065] #	M2            1        1        2        1        5
[03/22 03:21:39   5065] #	Totals        1        1        2        1        5
[03/22 03:21:39   5065] #    number of process antenna violations = 1
[03/22 03:21:39   5065] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1245.46 (MB), peak = 1398.97 (MB)
[03/22 03:21:39   5065] #start 4th optimization iteration ...
[03/22 03:21:39   5065] #    number of violations = 0
[03/22 03:21:39   5065] #    number of process antenna violations = 1
[03/22 03:21:39   5065] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.59 (MB), peak = 1398.97 (MB)
[03/22 03:21:39   5065] #start 5th optimization iteration ...
[03/22 03:21:39   5065] #    number of violations = 0
[03/22 03:21:39   5065] #    number of process antenna violations = 1
[03/22 03:21:39   5065] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1223.59 (MB), peak = 1398.97 (MB)
[03/22 03:21:39   5065] #start 6th optimization iteration ...
[03/22 03:21:39   5065] #    number of violations = 0
[03/22 03:21:39   5065] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1214.82 (MB), peak = 1398.97 (MB)
[03/22 03:21:39   5065] #Complete Detail Routing.
[03/22 03:21:40   5066] #Total number of nets with non-default rule or having extra spacing = 347
[03/22 03:21:40   5066] #Total wire length = 570200 um.
[03/22 03:21:40   5066] #Total half perimeter of net bounding box = 501868 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M1 = 3825 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M2 = 151220 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M3 = 198428 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M4 = 149251 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M5 = 33746 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M6 = 5426 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M7 = 10448 um.
[03/22 03:21:40   5066] #Total wire length on LAYER M8 = 17855 um.
[03/22 03:21:40   5066] #Total number of vias = 215297
[03/22 03:21:40   5066] #Total number of multi-cut vias = 127096 ( 59.0%)
[03/22 03:21:40   5066] #Total number of single cut vias = 88201 ( 41.0%)
[03/22 03:21:40   5066] #Up-Via Summary (total 215297):
[03/22 03:21:40   5066] #                   single-cut          multi-cut      Total
[03/22 03:21:40   5066] #-----------------------------------------------------------
[03/22 03:21:40   5066] #  Metal 1       69624 ( 67.6%)     33440 ( 32.4%)     103064
[03/22 03:21:40   5066] #  Metal 2       14491 ( 17.5%)     68150 ( 82.5%)      82641
[03/22 03:21:40   5066] #  Metal 3        3274 ( 14.7%)     19071 ( 85.3%)      22345
[03/22 03:21:40   5066] #  Metal 4         432 ( 10.7%)      3614 ( 89.3%)       4046
[03/22 03:21:40   5066] #  Metal 5          35 (  2.6%)      1322 ( 97.4%)       1357
[03/22 03:21:40   5066] #  Metal 6         196 ( 19.1%)       832 ( 80.9%)       1028
[03/22 03:21:40   5066] #  Metal 7         149 ( 18.3%)       667 ( 81.7%)        816
[03/22 03:21:40   5066] #-----------------------------------------------------------
[03/22 03:21:40   5066] #                88201 ( 41.0%)    127096 ( 59.0%)     215297 
[03/22 03:21:40   5066] #
[03/22 03:21:40   5066] #Total number of DRC violations = 0
[03/22 03:21:40   5066] #Cpu time = 00:01:40
[03/22 03:21:40   5066] #Elapsed time = 00:01:40
[03/22 03:21:40   5066] #Increased memory = -43.32 (MB)
[03/22 03:21:40   5066] #Total memory = 1213.09 (MB)
[03/22 03:21:40   5066] #Peak memory = 1398.97 (MB)
[03/22 03:21:40   5066] #
[03/22 03:21:40   5066] #start routing for process antenna violation fix ...
[03/22 03:21:41   5067] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1214.82 (MB), peak = 1398.97 (MB)
[03/22 03:21:41   5067] #
[03/22 03:21:41   5067] #Total number of nets with non-default rule or having extra spacing = 347
[03/22 03:21:41   5067] #Total wire length = 570200 um.
[03/22 03:21:41   5067] #Total half perimeter of net bounding box = 501868 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M1 = 3825 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M2 = 151220 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M3 = 198428 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M4 = 149251 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M5 = 33746 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M6 = 5426 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M7 = 10448 um.
[03/22 03:21:41   5067] #Total wire length on LAYER M8 = 17855 um.
[03/22 03:21:41   5067] #Total number of vias = 215297
[03/22 03:21:41   5067] #Total number of multi-cut vias = 127096 ( 59.0%)
[03/22 03:21:41   5067] #Total number of single cut vias = 88201 ( 41.0%)
[03/22 03:21:41   5067] #Up-Via Summary (total 215297):
[03/22 03:21:41   5067] #                   single-cut          multi-cut      Total
[03/22 03:21:41   5067] #-----------------------------------------------------------
[03/22 03:21:41   5067] #  Metal 1       69624 ( 67.6%)     33440 ( 32.4%)     103064
[03/22 03:21:41   5067] #  Metal 2       14491 ( 17.5%)     68150 ( 82.5%)      82641
[03/22 03:21:41   5067] #  Metal 3        3274 ( 14.7%)     19071 ( 85.3%)      22345
[03/22 03:21:41   5067] #  Metal 4         432 ( 10.7%)      3614 ( 89.3%)       4046
[03/22 03:21:41   5067] #  Metal 5          35 (  2.6%)      1322 ( 97.4%)       1357
[03/22 03:21:41   5067] #  Metal 6         196 ( 19.1%)       832 ( 80.9%)       1028
[03/22 03:21:41   5067] #  Metal 7         149 ( 18.3%)       667 ( 81.7%)        816
[03/22 03:21:41   5067] #-----------------------------------------------------------
[03/22 03:21:41   5067] #                88201 ( 41.0%)    127096 ( 59.0%)     215297 
[03/22 03:21:41   5067] #
[03/22 03:21:41   5067] #Total number of DRC violations = 0
[03/22 03:21:41   5067] #Total number of net violated process antenna rule = 0
[03/22 03:21:41   5067] #
[03/22 03:21:43   5069] #
[03/22 03:21:43   5069] #Start Post Route via swapping..
[03/22 03:21:43   5069] #54.27% of area are rerouted by ECO routing.
[03/22 03:21:58   5084] #    number of violations = 0
[03/22 03:21:58   5084] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1214.83 (MB), peak = 1398.97 (MB)
[03/22 03:21:59   5085] #    number of violations = 0
[03/22 03:21:59   5085] #cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1214.98 (MB), peak = 1398.97 (MB)
[03/22 03:21:59   5085] #CELL_VIEW core,init has no DRC violation.
[03/22 03:21:59   5085] #Total number of DRC violations = 0
[03/22 03:21:59   5085] #Total number of net violated process antenna rule = 0
[03/22 03:21:59   5085] #Post Route via swapping is done.
[03/22 03:21:59   5086] #Total number of nets with non-default rule or having extra spacing = 347
[03/22 03:21:59   5086] #Total wire length = 570200 um.
[03/22 03:21:59   5086] #Total half perimeter of net bounding box = 501868 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M1 = 3825 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M2 = 151220 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M3 = 198428 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M4 = 149251 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M5 = 33746 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M6 = 5426 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M7 = 10448 um.
[03/22 03:21:59   5086] #Total wire length on LAYER M8 = 17855 um.
[03/22 03:21:59   5086] #Total number of vias = 215297
[03/22 03:21:59   5086] #Total number of multi-cut vias = 148232 ( 68.9%)
[03/22 03:21:59   5086] #Total number of single cut vias = 67065 ( 31.1%)
[03/22 03:21:59   5086] #Up-Via Summary (total 215297):
[03/22 03:21:59   5086] #                   single-cut          multi-cut      Total
[03/22 03:21:59   5086] #-----------------------------------------------------------
[03/22 03:21:59   5086] #  Metal 1       65107 ( 63.2%)     37957 ( 36.8%)     103064
[03/22 03:21:59   5086] #  Metal 2        1620 (  2.0%)     81021 ( 98.0%)      82641
[03/22 03:21:59   5086] #  Metal 3         259 (  1.2%)     22086 ( 98.8%)      22345
[03/22 03:21:59   5086] #  Metal 4          23 (  0.6%)      4023 ( 99.4%)       4046
[03/22 03:21:59   5086] #  Metal 5           3 (  0.2%)      1354 ( 99.8%)       1357
[03/22 03:21:59   5086] #  Metal 6          32 (  3.1%)       996 ( 96.9%)       1028
[03/22 03:21:59   5086] #  Metal 7          21 (  2.6%)       795 ( 97.4%)        816
[03/22 03:21:59   5086] #-----------------------------------------------------------
[03/22 03:21:59   5086] #                67065 ( 31.1%)    148232 ( 68.9%)     215297 
[03/22 03:21:59   5086] #
[03/22 03:22:00   5086] #detailRoute Statistics:
[03/22 03:22:00   5086] #Cpu time = 00:02:00
[03/22 03:22:00   5086] #Elapsed time = 00:02:00
[03/22 03:22:00   5086] #Increased memory = -43.16 (MB)
[03/22 03:22:00   5086] #Total memory = 1213.25 (MB)
[03/22 03:22:00   5086] #Peak memory = 1398.97 (MB)
[03/22 03:22:00   5086] #Updating routing design signature
[03/22 03:22:00   5086] #Created 847 library cell signatures
[03/22 03:22:00   5086] #Created 31453 NETS and 0 SPECIALNETS signatures
[03/22 03:22:00   5086] #Created 29501 instance signatures
[03/22 03:22:00   5086] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.77 (MB), peak = 1398.97 (MB)
[03/22 03:22:00   5086] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1213.94 (MB), peak = 1398.97 (MB)
[03/22 03:22:01   5087] #
[03/22 03:22:01   5087] #globalDetailRoute statistics:
[03/22 03:22:01   5087] #Cpu time = 00:02:15
[03/22 03:22:01   5087] #Elapsed time = 00:02:14
[03/22 03:22:01   5087] #Increased memory = -84.39 (MB)
[03/22 03:22:01   5087] #Total memory = 1161.79 (MB)
[03/22 03:22:01   5087] #Peak memory = 1398.97 (MB)
[03/22 03:22:01   5087] #Number of warnings = 68
[03/22 03:22:01   5087] #Total number of warnings = 226
[03/22 03:22:01   5087] #Number of fails = 0
[03/22 03:22:01   5087] #Total number of fails = 0
[03/22 03:22:01   5087] #Complete globalDetailRoute on Sat Mar 22 03:22:01 2025
[03/22 03:22:01   5087] #
[03/22 03:22:01   5087] **optDesign ... cpu = 0:04:26, real = 0:04:25, mem = 1503.0M, totSessionCpu=1:24:47 **
[03/22 03:22:01   5087] -routeWithEco false                      # bool, default=false
[03/22 03:22:01   5087] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/22 03:22:01   5087] -routeWithTimingDriven true              # bool, default=false, user setting
[03/22 03:22:01   5087] -routeWithSiDriven true                  # bool, default=false, user setting
[03/22 03:22:01   5087] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/22 03:22:01   5087] Extraction called for design 'core' of instances=29500 and nets=31453 using extraction engine 'postRoute' at effort level 'low' .
[03/22 03:22:01   5087] PostRoute (effortLevel low) RC Extraction called for design core.
[03/22 03:22:01   5087] RC Extraction called in multi-corner(2) mode.
[03/22 03:22:01   5087] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/22 03:22:01   5087] Process corner(s) are loaded.
[03/22 03:22:01   5087]  Corner: Cmax
[03/22 03:22:01   5087]  Corner: Cmin
[03/22 03:22:01   5087] extractDetailRC Option : -outfile /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d -maxResLength 200  -extended
[03/22 03:22:01   5087] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/22 03:22:01   5087]       RC Corner Indexes            0       1   
[03/22 03:22:01   5087] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/22 03:22:01   5087] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/22 03:22:01   5087] Resistance Scaling Factor    : 1.00000 1.00000 
[03/22 03:22:01   5087] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/22 03:22:01   5087] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/22 03:22:01   5087] Shrink Factor                : 1.00000
[03/22 03:22:02   5088] Initializing multi-corner capacitance tables ... 
[03/22 03:22:02   5088] Initializing multi-corner resistance tables ...
[03/22 03:22:02   5088] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1503.0M)
[03/22 03:22:02   5088] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for storing RC.
[03/22 03:22:03   5089] Extracted 10.0007% (CPU Time= 0:00:01.0  MEM= 1542.7M)
[03/22 03:22:03   5089] Extracted 20.0006% (CPU Time= 0:00:01.3  MEM= 1542.7M)
[03/22 03:22:03   5089] Extracted 30.0006% (CPU Time= 0:00:01.5  MEM= 1542.7M)
[03/22 03:22:03   5089] Extracted 40.0006% (CPU Time= 0:00:01.7  MEM= 1542.7M)
[03/22 03:22:03   5090] Extracted 50.0005% (CPU Time= 0:00:02.0  MEM= 1542.7M)
[03/22 03:22:04   5090] Extracted 60.0005% (CPU Time= 0:00:02.2  MEM= 1542.7M)
[03/22 03:22:04   5090] Extracted 70.0004% (CPU Time= 0:00:02.6  MEM= 1546.7M)
[03/22 03:22:05   5091] Extracted 80.0004% (CPU Time= 0:00:03.0  MEM= 1546.7M)
[03/22 03:22:05   5091] Extracted 90.0004% (CPU Time= 0:00:03.6  MEM= 1546.7M)
[03/22 03:22:06   5092] Extracted 100% (CPU Time= 0:00:04.9  MEM= 1546.7M)
[03/22 03:22:07   5093] Number of Extracted Resistors     : 542241
[03/22 03:22:07   5093] Number of Extracted Ground Cap.   : 535130
[03/22 03:22:07   5093] Number of Extracted Coupling Cap. : 886776
[03/22 03:22:07   5093] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:22:07   5093] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/22 03:22:07   5093]  Corner: Cmax
[03/22 03:22:07   5093]  Corner: Cmin
[03/22 03:22:07   5093] Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1530.7M)
[03/22 03:22:07   5093] Creating parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb_Filter.rcdb.d' for storing RC.
[03/22 03:22:07   5094] Closing parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d'. 31341 times net's RC data read were performed.
[03/22 03:22:08   5094] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1538.660M)
[03/22 03:22:08   5094] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:22:08   5094] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1538.660M)
[03/22 03:22:08   5094] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1538.660M)
[03/22 03:22:08   5094] **optDesign ... cpu = 0:04:33, real = 0:04:32, mem = 1501.0M, totSessionCpu=1:24:54 **
[03/22 03:22:08   5094] Starting SI iteration 1 using Infinite Timing Windows
[03/22 03:22:08   5094] Begin IPO call back ...
[03/22 03:22:08   5094] End IPO call back ...
[03/22 03:22:08   5094] #################################################################################
[03/22 03:22:08   5094] # Design Stage: PostRoute
[03/22 03:22:08   5094] # Design Name: core
[03/22 03:22:08   5094] # Design Mode: 65nm
[03/22 03:22:08   5094] # Analysis Mode: MMMC OCV 
[03/22 03:22:08   5094] # Parasitics Mode: SPEF/RCDB
[03/22 03:22:08   5094] # Signoff Settings: SI On 
[03/22 03:22:08   5094] #################################################################################
[03/22 03:22:09   5095] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:22:09   5095] Setting infinite Tws ...
[03/22 03:22:09   5095] First Iteration Infinite Tw... 
[03/22 03:22:09   5095] Calculate early delays in OCV mode...
[03/22 03:22:09   5095] Calculate late delays in OCV mode...
[03/22 03:22:09   5095] Topological Sorting (CPU = 0:00:00.1, MEM = 1509.0M, InitMEM = 1504.5M)
[03/22 03:22:09   5095] Initializing multi-corner capacitance tables ... 
[03/22 03:22:09   5096] Initializing multi-corner resistance tables ...
[03/22 03:22:10   5096] Opening parasitic data file '/tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/core_31541_doXLzb.rcdb.d' for reading.
[03/22 03:22:10   5096] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1525.7M)
[03/22 03:22:10   5096] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:22:18   5104] AAE_INFO-618: Total number of nets in the design is 31453,  99.7 percent of the nets selected for SI analysis
[03/22 03:22:18   5105] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/22 03:22:18   5105] End delay calculation. (MEM=1592.43 CPU=0:00:08.3 REAL=0:00:08.0)
[03/22 03:22:18   5105] Save waveform /tmp/innovus_temp_31541_ieng6-ece-13.ucsd.edu_trhussain_ThAtWH/.AAE_WgpwGq/.AAE_31541/waveform.data...
[03/22 03:22:18   5105] *** CDM Built up (cpu=0:00:10.5  real=0:00:10.0  mem= 1592.4M) ***
[03/22 03:22:20   5106] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1592.4M)
[03/22 03:22:20   5106] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/22 03:22:20   5106] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1592.4M)
[03/22 03:22:20   5106] Starting SI iteration 2
[03/22 03:22:20   5106] AAE_INFO: 1 threads acquired from CTE.
[03/22 03:22:20   5106] Calculate early delays in OCV mode...
[03/22 03:22:20   5106] Calculate late delays in OCV mode...
[03/22 03:22:22   5108] AAE_INFO-618: Total number of nets in the design is 31453,  6.7 percent of the nets selected for SI analysis
[03/22 03:22:22   5108] End delay calculation. (MEM=1568.47 CPU=0:00:02.1 REAL=0:00:02.0)
[03/22 03:22:22   5108] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1568.5M) ***
[03/22 03:22:24   5110] *** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=1:25:11 mem=1568.5M)
[03/22 03:22:24   5110] **optDesign ... cpu = 0:04:49, real = 0:04:48, mem = 1499.2M, totSessionCpu=1:25:11 **
[03/22 03:22:24   5110] *** Timing NOT met, worst failing slack is -0.440
[03/22 03:22:24   5110] *** Check timing (0:00:00.0)
[03/22 03:22:24   5110] Begin: GigaOpt Optimization in post-eco TNS mode
[03/22 03:22:24   5110] Info: 328 clock nets excluded from IPO operation.
[03/22 03:22:24   5110] PhyDesignGrid: maxLocalDensity 1.00
[03/22 03:22:24   5110] #spOpts: N=65 mergeVia=F 
[03/22 03:22:26   5113] *info: 328 clock nets excluded
[03/22 03:22:26   5113] *info: 2 special nets excluded.
[03/22 03:22:26   5113] *info: 111 no-driver nets excluded.
[03/22 03:22:28   5114] ** GigaOpt Optimizer WNS Slack -0.441 TNS Slack -137.936 Density 89.75
[03/22 03:22:28   5114] Optimizer TNS Opt
[03/22 03:22:28   5114] Active Path Group: reg2reg  
[03/22 03:22:28   5114] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:22:28   5114] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/22 03:22:28   5114] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:22:28   5114] |  -0.158|   -0.441|-104.219| -137.936|    89.75%|   0:00:00.0| 1738.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
[03/22 03:22:29   5115] |  -0.157|   -0.440|-104.219| -137.936|    89.75%|   0:00:01.0| 1738.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/22 03:22:29   5115] |        |         |        |         |          |            |        |          |         | _reg_48_/E                                         |
[03/22 03:22:29   5115] |  -0.158|   -0.441|-104.219| -137.936|    89.75%|   0:00:00.0| 1738.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
[03/22 03:22:29   5115] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/22 03:22:29   5115] 
[03/22 03:22:29   5115] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=1738.0M) ***
[03/22 03:22:30   5116] Checking setup slack degradation ...
[03/22 03:22:30   5116] 
[03/22 03:22:30   5116] Recovery Manager:
[03/22 03:22:30   5116]   Low  Effort WNS Jump: 0.001 (REF: -0.440, TGT: -0.441, Threshold: 0.150) - Skip
[03/22 03:22:30   5116]   High Effort WNS Jump: 0.026 (REF: -0.132, TGT: -0.158, Threshold: 0.075) - Skip
[03/22 03:22:30   5116]   Low  Effort TNS Jump: 4.762 (REF: -133.174, TGT: -137.936, Threshold: 25.000) - Skip
[03/22 03:22:30   5116]   High Effort TNS Jump: 4.704 (REF: -99.515, TGT: -104.219, Threshold: 25.000) - Skip
[03/22 03:22:30   5116] 
[03/22 03:22:30   5116] 
[03/22 03:22:30   5116] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=1738.0M) ***
[03/22 03:22:30   5116] **** Begin NDR-Layer Usage Statistics ****
[03/22 03:22:30   5116] Layer 3 has 328 constrained nets 
[03/22 03:22:30   5116] Layer 7 has 262 constrained nets 
[03/22 03:22:30   5116] **** End NDR-Layer Usage Statistics ****
[03/22 03:22:30   5116] 
[03/22 03:22:30   5116] *** Finish Post Route Setup Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=1738.0M) ***
[03/22 03:22:30   5116] End: GigaOpt Optimization in post-eco TNS mode
[03/22 03:22:30   5116] Running setup recovery post routing.
[03/22 03:22:30   5116] **optDesign ... cpu = 0:04:55, real = 0:04:54, mem = 1589.0M, totSessionCpu=1:25:17 **
[03/22 03:22:31   5117]   Timing Snapshot: (TGT)
[03/22 03:22:31   5117]      Weighted WNS: -0.186
[03/22 03:22:31   5117]       All  PG WNS: -0.441
[03/22 03:22:31   5117]       High PG WNS: -0.158
[03/22 03:22:31   5117]       All  PG TNS: -137.936
[03/22 03:22:31   5117]       High PG TNS: -104.219
[03/22 03:22:31   5117]          Tran DRV: 0
[03/22 03:22:31   5117]           Cap DRV: 0
[03/22 03:22:31   5117]        Fanout DRV: 0
[03/22 03:22:31   5117]            Glitch: 0
[03/22 03:22:31   5117]    Category Slack: { [L, -0.441] [H, -0.158] }
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Checking setup slack degradation ...
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Recovery Manager:
[03/22 03:22:31   5117]   Low  Effort WNS Jump: 0.001 (REF: -0.440, TGT: -0.441, Threshold: 0.150) - Skip
[03/22 03:22:31   5117]   High Effort WNS Jump: 0.026 (REF: -0.132, TGT: -0.158, Threshold: 0.075) - Skip
[03/22 03:22:31   5117]   Low  Effort TNS Jump: 4.762 (REF: -133.174, TGT: -137.936, Threshold: 25.000) - Skip
[03/22 03:22:31   5117]   High Effort TNS Jump: 4.704 (REF: -99.515, TGT: -104.219, Threshold: 25.000) - Skip
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Checking DRV degradation...
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Recovery Manager:
[03/22 03:22:31   5117]     Tran DRV degradation : 0 (0 -> 0)
[03/22 03:22:31   5117]      Cap DRV degradation : 0 (0 -> 0)
[03/22 03:22:31   5117]   Fanout DRV degradation : 0 (0 -> 0)
[03/22 03:22:31   5117]       Glitch degradation : 0 (0 -> 0)
[03/22 03:22:31   5117]   DRV Recovery (Margin: 100) - Skip
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/22 03:22:31   5117] *** Finish setup-recovery (cpu=0:00:01, real=0:00:01, mem=1589.01M, totSessionCpu=1:25:17 .
[03/22 03:22:31   5117] **optDesign ... cpu = 0:04:56, real = 0:04:55, mem = 1589.0M, totSessionCpu=1:25:17 **
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] **INFO: Starting Blocking QThread with 1 CPU
[03/22 03:22:31   5117]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Power Analysis
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117]     0.00V	    VSS
[03/22 03:22:31   5117]     0.90V	    VDD
[03/22 03:22:31   5117] Begin Processing Timing Library for Power Calculation
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Processing Timing Library for Power Calculation
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Processing Power Net/Grid for Power Calculation
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1196.69MB/1196.69MB)
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Processing Timing Window Data for Power Calculation
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.02MB/1197.02MB)
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Processing User Attributes
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.07MB/1197.07MB)
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Processing Signal Activity
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1198.53MB/1198.53MB)
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Power Computation
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117]       ----------------------------------------------------------
[03/22 03:22:31   5117]       # of cell(s) missing both power/leakage table: 0
[03/22 03:22:31   5117]       # of cell(s) missing power table: 0
[03/22 03:22:31   5117]       # of cell(s) missing leakage table: 0
[03/22 03:22:31   5117]       # of MSMV cell(s) missing power_level: 0
[03/22 03:22:31   5117]       ----------------------------------------------------------
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Ended Power Computation: (cpu=0:00:02, real=0:00:03, mem(process/total)=1199.65MB/1199.65MB)
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Begin Processing User Attributes
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1199.65MB/1199.65MB)
[03/22 03:22:31   5117] 
[03/22 03:22:31   5117] Ended Power Analysis: (cpu=0:00:05, real=0:00:05, mem(process/total)=1199.68MB/1199.68MB)
[03/22 03:22:31   5117] 
[03/22 03:22:37   5122]  
_______________________________________________________________________
[03/22 03:22:37   5122] **optDesign ... cpu = 0:05:01, real = 0:05:01, mem = 1589.0M, totSessionCpu=1:25:22 **
[03/22 03:22:37   5122] Latch borrow mode reset to max_borrow
[03/22 03:22:38   5123] <optDesign CMD> Restore Using all VT Cells
[03/22 03:22:38   5123] Reported timing to dir ./timingReports
[03/22 03:22:38   5123] **optDesign ... cpu = 0:05:02, real = 0:05:02, mem = 1589.0M, totSessionCpu=1:25:24 **
[03/22 03:22:38   5123] Begin: glitch net info
[03/22 03:22:38   5123] glitch slack range: number of glitch nets
[03/22 03:22:38   5123] glitch slack < -0.32 : 0
[03/22 03:22:38   5123] -0.32 < glitch slack < -0.28 : 0
[03/22 03:22:38   5123] -0.28 < glitch slack < -0.24 : 0
[03/22 03:22:38   5123] -0.24 < glitch slack < -0.2 : 0
[03/22 03:22:38   5123] -0.2 < glitch slack < -0.16 : 0
[03/22 03:22:38   5123] -0.16 < glitch slack < -0.12 : 0
[03/22 03:22:38   5123] -0.12 < glitch slack < -0.08 : 0
[03/22 03:22:38   5123] -0.08 < glitch slack < -0.04 : 0
[03/22 03:22:38   5123] -0.04 < glitch slack : 0
[03/22 03:22:38   5123] End: glitch net info
[03/22 03:22:38   5123] ** Profile ** Start :  cpu=0:00:00.0, mem=1646.2M
[03/22 03:22:38   5123] ** Profile ** Other data :  cpu=0:00:00.1, mem=1646.2M
[03/22 03:22:38   5124] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1646.2M
[03/22 03:22:40   5125] ** Profile ** Total reports :  cpu=0:00:01.4, mem=1591.0M
[03/22 03:22:41   5126] ** Profile ** DRVs :  cpu=0:00:01.1, mem=1591.0M
[03/22 03:22:41   5126] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.440  | -0.158  | -0.440  |
|           TNS (ns):|-137.936 |-104.219 | -33.717 |
|    Violating Paths:|  1473   |  1313   |   160   |
|          All Paths:|  8040   |  6510   |  5722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 89.749%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1591.0M
[03/22 03:22:41   5126] **optDesign ... cpu = 0:05:05, real = 0:05:05, mem = 1589.0M, totSessionCpu=1:25:27 **
[03/22 03:22:41   5126]  ReSet Options after AAE Based Opt flow 
[03/22 03:22:41   5126] *** Finished optDesign ***
[03/22 03:22:41   5126] 
[03/22 03:22:41   5126] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:11 real=  0:05:11)
[03/22 03:22:41   5126] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/22 03:22:41   5126] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.9 real=0:00:14.7)
[03/22 03:22:41   5126] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:24.9 real=0:00:24.9)
[03/22 03:22:41   5126] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:48.7 real=0:00:48.8)
[03/22 03:22:41   5126] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:38.0 real=0:00:38.1)
[03/22 03:22:41   5126] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:03.0 real=0:00:03.0)
[03/22 03:22:41   5126] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:15 real=  0:02:14)
[03/22 03:22:41   5126] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:16.1 real=0:00:16.1)
[03/22 03:22:41   5126] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.0 real=0:00:04.0)
[03/22 03:22:41   5126] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:07.3 real=0:00:08.3)
[03/22 03:22:41   5126] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/22 03:22:41   5126] Info: pop threads available for lower-level modules during optimization.
[03/22 03:22:41   5126] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/22 03:22:41   5126] <CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
[03/22 03:22:41   5126] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
[03/22 03:22:41   5126] Type 'man IMPSP-5217' for more detail.
[03/22 03:22:41   5126] #spOpts: N=65 
[03/22 03:22:41   5126] Core basic site is core
[03/22 03:22:42   5127]   Signal wire search tree: 542032 elements. (cpu=0:00:00.3, mem=0.0M)
[03/22 03:22:42   5127] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/22 03:22:43   5128] *INFO: Adding fillers to top-module.
[03/22 03:22:43   5128] *INFO:   Added 14 filler insts (cell DCAP32 / prefix FILLER).
[03/22 03:22:43   5128] *INFO:   Added 125 filler insts (cell DCAP16 / prefix FILLER).
[03/22 03:22:43   5128] *INFO:   Added 473 filler insts (cell DCAP8 / prefix FILLER).
[03/22 03:22:43   5128] *INFO:   Added 1157 filler insts (cell DCAP4 / prefix FILLER).
[03/22 03:22:43   5128] *INFO:   Added 3543 filler insts (cell DCAP / prefix FILLER).
[03/22 03:22:43   5128] *INFO: Total 5312 filler insts added - prefix FILLER (CPU: 0:00:01.5).
[03/22 03:22:43   5128] For 5312 new insts, 5312 new pwr-pin connections were made to global net 'VDD'.
[03/22 03:22:43   5128] 5312 new gnd-pin connections were made to global net 'VSS'.
[03/22 03:22:43   5128] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/22 03:22:43   5128] For 34812 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
[03/22 03:22:43   5128] 0 new gnd-pin connection was made to global net 'VSS'.
[03/22 03:22:43   5128] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[03/22 03:22:43   5128] couldn't read file "reportDesign.tcl": no such file or directory
