
05_01_FreRTOS_Event_Group_Create.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004950  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000fc  08004ae0  08004ae0  00014ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004bdc  08004bdc  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004bdc  08004bdc  00014bdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004be4  08004be4  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004be4  08004be4  00014be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004be8  08004be8  00014be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004bec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004564  20000074  08004c60  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200045d8  08004c60  000245d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e5fb  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024c1  00000000  00000000  0002e69f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000009a0  00000000  00000000  00030b60  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000888  00000000  00000000  00031500  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022594  00000000  00000000  00031d88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000096b3  00000000  00000000  0005431c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8c77  00000000  00000000  0005d9cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00126646  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a7c  00000000  00000000  001266c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004ac8 	.word	0x08004ac8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	08004ac8 	.word	0x08004ac8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b972 	b.w	80004cc <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9e08      	ldr	r6, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	4688      	mov	r8, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14b      	bne.n	80002a6 <__udivmoddi4+0xa6>
 800020e:	428a      	cmp	r2, r1
 8000210:	4615      	mov	r5, r2
 8000212:	d967      	bls.n	80002e4 <__udivmoddi4+0xe4>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b14a      	cbz	r2, 800022e <__udivmoddi4+0x2e>
 800021a:	f1c2 0720 	rsb	r7, r2, #32
 800021e:	fa01 f302 	lsl.w	r3, r1, r2
 8000222:	fa20 f707 	lsr.w	r7, r0, r7
 8000226:	4095      	lsls	r5, r2
 8000228:	ea47 0803 	orr.w	r8, r7, r3
 800022c:	4094      	lsls	r4, r2
 800022e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000232:	0c23      	lsrs	r3, r4, #16
 8000234:	fbb8 f7fe 	udiv	r7, r8, lr
 8000238:	fa1f fc85 	uxth.w	ip, r5
 800023c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000240:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000244:	fb07 f10c 	mul.w	r1, r7, ip
 8000248:	4299      	cmp	r1, r3
 800024a:	d909      	bls.n	8000260 <__udivmoddi4+0x60>
 800024c:	18eb      	adds	r3, r5, r3
 800024e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000252:	f080 811b 	bcs.w	800048c <__udivmoddi4+0x28c>
 8000256:	4299      	cmp	r1, r3
 8000258:	f240 8118 	bls.w	800048c <__udivmoddi4+0x28c>
 800025c:	3f02      	subs	r7, #2
 800025e:	442b      	add	r3, r5
 8000260:	1a5b      	subs	r3, r3, r1
 8000262:	b2a4      	uxth	r4, r4
 8000264:	fbb3 f0fe 	udiv	r0, r3, lr
 8000268:	fb0e 3310 	mls	r3, lr, r0, r3
 800026c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000270:	fb00 fc0c 	mul.w	ip, r0, ip
 8000274:	45a4      	cmp	ip, r4
 8000276:	d909      	bls.n	800028c <__udivmoddi4+0x8c>
 8000278:	192c      	adds	r4, r5, r4
 800027a:	f100 33ff 	add.w	r3, r0, #4294967295
 800027e:	f080 8107 	bcs.w	8000490 <__udivmoddi4+0x290>
 8000282:	45a4      	cmp	ip, r4
 8000284:	f240 8104 	bls.w	8000490 <__udivmoddi4+0x290>
 8000288:	3802      	subs	r0, #2
 800028a:	442c      	add	r4, r5
 800028c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000290:	eba4 040c 	sub.w	r4, r4, ip
 8000294:	2700      	movs	r7, #0
 8000296:	b11e      	cbz	r6, 80002a0 <__udivmoddi4+0xa0>
 8000298:	40d4      	lsrs	r4, r2
 800029a:	2300      	movs	r3, #0
 800029c:	e9c6 4300 	strd	r4, r3, [r6]
 80002a0:	4639      	mov	r1, r7
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d909      	bls.n	80002be <__udivmoddi4+0xbe>
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	f000 80eb 	beq.w	8000486 <__udivmoddi4+0x286>
 80002b0:	2700      	movs	r7, #0
 80002b2:	e9c6 0100 	strd	r0, r1, [r6]
 80002b6:	4638      	mov	r0, r7
 80002b8:	4639      	mov	r1, r7
 80002ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002be:	fab3 f783 	clz	r7, r3
 80002c2:	2f00      	cmp	r7, #0
 80002c4:	d147      	bne.n	8000356 <__udivmoddi4+0x156>
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xd0>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 80fa 	bhi.w	80004c4 <__udivmoddi4+0x2c4>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb61 0303 	sbc.w	r3, r1, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4698      	mov	r8, r3
 80002da:	2e00      	cmp	r6, #0
 80002dc:	d0e0      	beq.n	80002a0 <__udivmoddi4+0xa0>
 80002de:	e9c6 4800 	strd	r4, r8, [r6]
 80002e2:	e7dd      	b.n	80002a0 <__udivmoddi4+0xa0>
 80002e4:	b902      	cbnz	r2, 80002e8 <__udivmoddi4+0xe8>
 80002e6:	deff      	udf	#255	; 0xff
 80002e8:	fab2 f282 	clz	r2, r2
 80002ec:	2a00      	cmp	r2, #0
 80002ee:	f040 808f 	bne.w	8000410 <__udivmoddi4+0x210>
 80002f2:	1b49      	subs	r1, r1, r5
 80002f4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f8:	fa1f f885 	uxth.w	r8, r5
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb1 fcfe 	udiv	ip, r1, lr
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fb0e 111c 	mls	r1, lr, ip, r1
 8000308:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030c:	fb08 f10c 	mul.w	r1, r8, ip
 8000310:	4299      	cmp	r1, r3
 8000312:	d907      	bls.n	8000324 <__udivmoddi4+0x124>
 8000314:	18eb      	adds	r3, r5, r3
 8000316:	f10c 30ff 	add.w	r0, ip, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x122>
 800031c:	4299      	cmp	r1, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2bc>
 8000322:	4684      	mov	ip, r0
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	b2a3      	uxth	r3, r4
 8000328:	fbb1 f0fe 	udiv	r0, r1, lr
 800032c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000330:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000334:	fb08 f800 	mul.w	r8, r8, r0
 8000338:	45a0      	cmp	r8, r4
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x14c>
 800033c:	192c      	adds	r4, r5, r4
 800033e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x14a>
 8000344:	45a0      	cmp	r8, r4
 8000346:	f200 80b6 	bhi.w	80004b6 <__udivmoddi4+0x2b6>
 800034a:	4618      	mov	r0, r3
 800034c:	eba4 0408 	sub.w	r4, r4, r8
 8000350:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000354:	e79f      	b.n	8000296 <__udivmoddi4+0x96>
 8000356:	f1c7 0c20 	rsb	ip, r7, #32
 800035a:	40bb      	lsls	r3, r7
 800035c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000360:	ea4e 0e03 	orr.w	lr, lr, r3
 8000364:	fa01 f407 	lsl.w	r4, r1, r7
 8000368:	fa20 f50c 	lsr.w	r5, r0, ip
 800036c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000370:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000374:	4325      	orrs	r5, r4
 8000376:	fbb3 f9f8 	udiv	r9, r3, r8
 800037a:	0c2c      	lsrs	r4, r5, #16
 800037c:	fb08 3319 	mls	r3, r8, r9, r3
 8000380:	fa1f fa8e 	uxth.w	sl, lr
 8000384:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000388:	fb09 f40a 	mul.w	r4, r9, sl
 800038c:	429c      	cmp	r4, r3
 800038e:	fa02 f207 	lsl.w	r2, r2, r7
 8000392:	fa00 f107 	lsl.w	r1, r0, r7
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b0>
 8000398:	eb1e 0303 	adds.w	r3, lr, r3
 800039c:	f109 30ff 	add.w	r0, r9, #4294967295
 80003a0:	f080 8087 	bcs.w	80004b2 <__udivmoddi4+0x2b2>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f240 8084 	bls.w	80004b2 <__udivmoddi4+0x2b2>
 80003aa:	f1a9 0902 	sub.w	r9, r9, #2
 80003ae:	4473      	add	r3, lr
 80003b0:	1b1b      	subs	r3, r3, r4
 80003b2:	b2ad      	uxth	r5, r5
 80003b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80003b8:	fb08 3310 	mls	r3, r8, r0, r3
 80003bc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80003c0:	fb00 fa0a 	mul.w	sl, r0, sl
 80003c4:	45a2      	cmp	sl, r4
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1da>
 80003c8:	eb1e 0404 	adds.w	r4, lr, r4
 80003cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d0:	d26b      	bcs.n	80004aa <__udivmoddi4+0x2aa>
 80003d2:	45a2      	cmp	sl, r4
 80003d4:	d969      	bls.n	80004aa <__udivmoddi4+0x2aa>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4474      	add	r4, lr
 80003da:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80003de:	fba0 8902 	umull	r8, r9, r0, r2
 80003e2:	eba4 040a 	sub.w	r4, r4, sl
 80003e6:	454c      	cmp	r4, r9
 80003e8:	46c2      	mov	sl, r8
 80003ea:	464b      	mov	r3, r9
 80003ec:	d354      	bcc.n	8000498 <__udivmoddi4+0x298>
 80003ee:	d051      	beq.n	8000494 <__udivmoddi4+0x294>
 80003f0:	2e00      	cmp	r6, #0
 80003f2:	d069      	beq.n	80004c8 <__udivmoddi4+0x2c8>
 80003f4:	ebb1 050a 	subs.w	r5, r1, sl
 80003f8:	eb64 0403 	sbc.w	r4, r4, r3
 80003fc:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000400:	40fd      	lsrs	r5, r7
 8000402:	40fc      	lsrs	r4, r7
 8000404:	ea4c 0505 	orr.w	r5, ip, r5
 8000408:	e9c6 5400 	strd	r5, r4, [r6]
 800040c:	2700      	movs	r7, #0
 800040e:	e747      	b.n	80002a0 <__udivmoddi4+0xa0>
 8000410:	f1c2 0320 	rsb	r3, r2, #32
 8000414:	fa20 f703 	lsr.w	r7, r0, r3
 8000418:	4095      	lsls	r5, r2
 800041a:	fa01 f002 	lsl.w	r0, r1, r2
 800041e:	fa21 f303 	lsr.w	r3, r1, r3
 8000422:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000426:	4338      	orrs	r0, r7
 8000428:	0c01      	lsrs	r1, r0, #16
 800042a:	fbb3 f7fe 	udiv	r7, r3, lr
 800042e:	fa1f f885 	uxth.w	r8, r5
 8000432:	fb0e 3317 	mls	r3, lr, r7, r3
 8000436:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800043a:	fb07 f308 	mul.w	r3, r7, r8
 800043e:	428b      	cmp	r3, r1
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d907      	bls.n	8000456 <__udivmoddi4+0x256>
 8000446:	1869      	adds	r1, r5, r1
 8000448:	f107 3cff 	add.w	ip, r7, #4294967295
 800044c:	d22f      	bcs.n	80004ae <__udivmoddi4+0x2ae>
 800044e:	428b      	cmp	r3, r1
 8000450:	d92d      	bls.n	80004ae <__udivmoddi4+0x2ae>
 8000452:	3f02      	subs	r7, #2
 8000454:	4429      	add	r1, r5
 8000456:	1acb      	subs	r3, r1, r3
 8000458:	b281      	uxth	r1, r0
 800045a:	fbb3 f0fe 	udiv	r0, r3, lr
 800045e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000462:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000466:	fb00 f308 	mul.w	r3, r0, r8
 800046a:	428b      	cmp	r3, r1
 800046c:	d907      	bls.n	800047e <__udivmoddi4+0x27e>
 800046e:	1869      	adds	r1, r5, r1
 8000470:	f100 3cff 	add.w	ip, r0, #4294967295
 8000474:	d217      	bcs.n	80004a6 <__udivmoddi4+0x2a6>
 8000476:	428b      	cmp	r3, r1
 8000478:	d915      	bls.n	80004a6 <__udivmoddi4+0x2a6>
 800047a:	3802      	subs	r0, #2
 800047c:	4429      	add	r1, r5
 800047e:	1ac9      	subs	r1, r1, r3
 8000480:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000484:	e73b      	b.n	80002fe <__udivmoddi4+0xfe>
 8000486:	4637      	mov	r7, r6
 8000488:	4630      	mov	r0, r6
 800048a:	e709      	b.n	80002a0 <__udivmoddi4+0xa0>
 800048c:	4607      	mov	r7, r0
 800048e:	e6e7      	b.n	8000260 <__udivmoddi4+0x60>
 8000490:	4618      	mov	r0, r3
 8000492:	e6fb      	b.n	800028c <__udivmoddi4+0x8c>
 8000494:	4541      	cmp	r1, r8
 8000496:	d2ab      	bcs.n	80003f0 <__udivmoddi4+0x1f0>
 8000498:	ebb8 0a02 	subs.w	sl, r8, r2
 800049c:	eb69 020e 	sbc.w	r2, r9, lr
 80004a0:	3801      	subs	r0, #1
 80004a2:	4613      	mov	r3, r2
 80004a4:	e7a4      	b.n	80003f0 <__udivmoddi4+0x1f0>
 80004a6:	4660      	mov	r0, ip
 80004a8:	e7e9      	b.n	800047e <__udivmoddi4+0x27e>
 80004aa:	4618      	mov	r0, r3
 80004ac:	e795      	b.n	80003da <__udivmoddi4+0x1da>
 80004ae:	4667      	mov	r7, ip
 80004b0:	e7d1      	b.n	8000456 <__udivmoddi4+0x256>
 80004b2:	4681      	mov	r9, r0
 80004b4:	e77c      	b.n	80003b0 <__udivmoddi4+0x1b0>
 80004b6:	3802      	subs	r0, #2
 80004b8:	442c      	add	r4, r5
 80004ba:	e747      	b.n	800034c <__udivmoddi4+0x14c>
 80004bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004c0:	442b      	add	r3, r5
 80004c2:	e72f      	b.n	8000324 <__udivmoddi4+0x124>
 80004c4:	4638      	mov	r0, r7
 80004c6:	e708      	b.n	80002da <__udivmoddi4+0xda>
 80004c8:	4637      	mov	r7, r6
 80004ca:	e6e9      	b.n	80002a0 <__udivmoddi4+0xa0>

080004cc <__aeabi_idiv0>:
 80004cc:	4770      	bx	lr
 80004ce:	bf00      	nop

080004d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	60f8      	str	r0, [r7, #12]
 80004d8:	60b9      	str	r1, [r7, #8]
 80004da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	4a07      	ldr	r2, [pc, #28]	; (80004fc <vApplicationGetIdleTaskMemory+0x2c>)
 80004e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80004e2:	68bb      	ldr	r3, [r7, #8]
 80004e4:	4a06      	ldr	r2, [pc, #24]	; (8000500 <vApplicationGetIdleTaskMemory+0x30>)
 80004e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	2280      	movs	r2, #128	; 0x80
 80004ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80004ee:	bf00      	nop
 80004f0:	3714      	adds	r7, #20
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop
 80004fc:	20000090 	.word	0x20000090
 8000500:	200000e4 	.word	0x200000e4

08000504 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000504:	b480      	push	{r7}
 8000506:	b085      	sub	sp, #20
 8000508:	af00      	add	r7, sp, #0
 800050a:	60f8      	str	r0, [r7, #12]
 800050c:	60b9      	str	r1, [r7, #8]
 800050e:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	4a07      	ldr	r2, [pc, #28]	; (8000530 <vApplicationGetTimerTaskMemory+0x2c>)
 8000514:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000516:	68bb      	ldr	r3, [r7, #8]
 8000518:	4a06      	ldr	r2, [pc, #24]	; (8000534 <vApplicationGetTimerTaskMemory+0x30>)
 800051a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000522:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000524:	bf00      	nop
 8000526:	3714      	adds	r7, #20
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr
 8000530:	200002e4 	.word	0x200002e4
 8000534:	20000338 	.word	0x20000338

08000538 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000540:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000544:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000548:	f003 0301 	and.w	r3, r3, #1
 800054c:	2b00      	cmp	r3, #0
 800054e:	d013      	beq.n	8000578 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000550:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000554:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000558:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800055c:	2b00      	cmp	r3, #0
 800055e:	d00b      	beq.n	8000578 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000560:	e000      	b.n	8000564 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000562:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000564:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d0f9      	beq.n	8000562 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800056e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000572:	687a      	ldr	r2, [r7, #4]
 8000574:	b2d2      	uxtb	r2, r2
 8000576:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000578:	687b      	ldr	r3, [r7, #4]
}
 800057a:	4618      	mov	r0, r3
 800057c:	370c      	adds	r7, #12
 800057e:	46bd      	mov	sp, r7
 8000580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000584:	4770      	bx	lr

08000586 <_write>:
#include "semphr.h"
#include "event_groups.h"
#include <stdio.h>

int _write(int file,char *ptr, int len)
{
 8000586:	b580      	push	{r7, lr}
 8000588:	b086      	sub	sp, #24
 800058a:	af00      	add	r7, sp, #0
 800058c:	60f8      	str	r0, [r7, #12]
 800058e:	60b9      	str	r1, [r7, #8]
 8000590:	607a      	str	r2, [r7, #4]
	int i=0;
 8000592:	2300      	movs	r3, #0
 8000594:	617b      	str	r3, [r7, #20]
	for(i=0;i<len;i++)
 8000596:	2300      	movs	r3, #0
 8000598:	617b      	str	r3, [r7, #20]
 800059a:	e009      	b.n	80005b0 <_write+0x2a>
	ITM_SendChar((*ptr++));
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	1c5a      	adds	r2, r3, #1
 80005a0:	60ba      	str	r2, [r7, #8]
 80005a2:	781b      	ldrb	r3, [r3, #0]
 80005a4:	4618      	mov	r0, r3
 80005a6:	f7ff ffc7 	bl	8000538 <ITM_SendChar>
	for(i=0;i<len;i++)
 80005aa:	697b      	ldr	r3, [r7, #20]
 80005ac:	3301      	adds	r3, #1
 80005ae:	617b      	str	r3, [r7, #20]
 80005b0:	697a      	ldr	r2, [r7, #20]
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	429a      	cmp	r2, r3
 80005b6:	dbf1      	blt.n	800059c <_write+0x16>
	return len;
 80005b8:	687b      	ldr	r3, [r7, #4]
}
 80005ba:	4618      	mov	r0, r3
 80005bc:	3718      	adds	r7, #24
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
	...

080005c4 <TaskA>:
#define BIT_0 ( 1 << 0 )
#define BIT_4 ( 1 << 4 )

EventGroupHandle_t Eventhandle;
void TaskA(void const * argument)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
	EventBits_t uxBits;

  for(;;)
  {
		uxBits = xEventGroupSetBits(Eventhandle, BIT_0 | BIT_4 );
 80005cc:	4b08      	ldr	r3, [pc, #32]	; (80005f0 <TaskA+0x2c>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	2111      	movs	r1, #17
 80005d2:	4618      	mov	r0, r3
 80005d4:	f001 f8aa 	bl	800172c <xEventGroupSetBits>
 80005d8:	60f8      	str	r0, [r7, #12]
		vTaskDelay(1000);
 80005da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005de:	f002 f865 	bl	80026ac <vTaskDelay>
		xEventGroupClearBits( Eventhandle,BIT_0);
 80005e2:	4b03      	ldr	r3, [pc, #12]	; (80005f0 <TaskA+0x2c>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	2101      	movs	r1, #1
 80005e8:	4618      	mov	r0, r3
 80005ea:	f001 f869 	bl	80016c0 <xEventGroupClearBits>
		uxBits = xEventGroupSetBits(Eventhandle, BIT_0 | BIT_4 );
 80005ee:	e7ed      	b.n	80005cc <TaskA+0x8>
 80005f0:	2000458c 	.word	0x2000458c

080005f4 <TaskB>:
  }
}

void TaskB(void const * argument)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b086      	sub	sp, #24
 80005f8:	af02      	add	r7, sp, #8
 80005fa:	6078      	str	r0, [r7, #4]
	EventBits_t var1;
  for(;;)
  {
	  var1 = xEventGroupWaitBits( Eventhandle,BIT_0 | BIT_4 ,pdTRUE,pdTRUE,100 );
 80005fc:	4b1c      	ldr	r3, [pc, #112]	; (8000670 <TaskB+0x7c>)
 80005fe:	6818      	ldr	r0, [r3, #0]
 8000600:	2364      	movs	r3, #100	; 0x64
 8000602:	9300      	str	r3, [sp, #0]
 8000604:	2301      	movs	r3, #1
 8000606:	2201      	movs	r2, #1
 8000608:	2111      	movs	r1, #17
 800060a:	f000 ff8f 	bl	800152c <xEventGroupWaitBits>
 800060e:	60f8      	str	r0, [r7, #12]

	  if( ( var1 & ( BIT_0 | BIT_4 ) ) == ( BIT_0 | BIT_4 ) )
 8000610:	68fb      	ldr	r3, [r7, #12]
 8000612:	f003 0311 	and.w	r3, r3, #17
 8000616:	2b11      	cmp	r3, #17
 8000618:	d107      	bne.n	800062a <TaskB+0x36>
	  {
	  /* xEventGroupWaitBits() returned because both bits were set. */
		  printf("Both Bits were SET\n");
 800061a:	4816      	ldr	r0, [pc, #88]	; (8000674 <TaskB+0x80>)
 800061c:	f003 fe48 	bl	80042b0 <puts>
		  vTaskDelay(1000);
 8000620:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000624:	f002 f842 	bl	80026ac <vTaskDelay>
 8000628:	e7e8      	b.n	80005fc <TaskB+0x8>
	  }
	  else if( ( var1 & BIT_0 ) != 0 )
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	2b00      	cmp	r3, #0
 8000632:	d007      	beq.n	8000644 <TaskB+0x50>
	  {
	  /* xEventGroupWaitBits() returned because just BIT_0 was set. */
		  printf("Bit 0 was SET\n");
 8000634:	4810      	ldr	r0, [pc, #64]	; (8000678 <TaskB+0x84>)
 8000636:	f003 fe3b 	bl	80042b0 <puts>
		  vTaskDelay(1000);
 800063a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800063e:	f002 f835 	bl	80026ac <vTaskDelay>
 8000642:	e7db      	b.n	80005fc <TaskB+0x8>
	  }
	  else if( ( var1 & BIT_4 ) != 0 )
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	f003 0310 	and.w	r3, r3, #16
 800064a:	2b00      	cmp	r3, #0
 800064c:	d007      	beq.n	800065e <TaskB+0x6a>
	  {
		  printf("Bit 4 was SET\n");
 800064e:	480b      	ldr	r0, [pc, #44]	; (800067c <TaskB+0x88>)
 8000650:	f003 fe2e 	bl	80042b0 <puts>
		  vTaskDelay(1000);
 8000654:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000658:	f002 f828 	bl	80026ac <vTaskDelay>
 800065c:	e7ce      	b.n	80005fc <TaskB+0x8>
	  }
	  else
	  {

		  printf("Nither was SET\n");
 800065e:	4808      	ldr	r0, [pc, #32]	; (8000680 <TaskB+0x8c>)
 8000660:	f003 fe26 	bl	80042b0 <puts>
		  vTaskDelay(1000);
 8000664:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000668:	f002 f820 	bl	80026ac <vTaskDelay>
	  var1 = xEventGroupWaitBits( Eventhandle,BIT_0 | BIT_4 ,pdTRUE,pdTRUE,100 );
 800066c:	e7c6      	b.n	80005fc <TaskB+0x8>
 800066e:	bf00      	nop
 8000670:	2000458c 	.word	0x2000458c
 8000674:	08004ae0 	.word	0x08004ae0
 8000678:	08004af4 	.word	0x08004af4
 800067c:	08004b04 	.word	0x08004b04
 8000680:	08004b14 	.word	0x08004b14

08000684 <main>:
  }
}


int main(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b082      	sub	sp, #8
 8000688:	af02      	add	r7, sp, #8

  HAL_Init();
 800068a:	f000 f9d5 	bl	8000a38 <HAL_Init>

  SystemClock_Config();
 800068e:	f000 f833 	bl	80006f8 <SystemClock_Config>

  MX_GPIO_Init();
 8000692:	f000 f88f 	bl	80007b4 <MX_GPIO_Init>

  Eventhandle=xEventGroupCreate();
 8000696:	f000 ff2f 	bl	80014f8 <xEventGroupCreate>
 800069a:	4602      	mov	r2, r0
 800069c:	4b10      	ldr	r3, [pc, #64]	; (80006e0 <main+0x5c>)
 800069e:	601a      	str	r2, [r3, #0]
  if(Eventhandle==NULL)
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <main+0x5c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d103      	bne.n	80006b0 <main+0x2c>
  {
	  printf("Event is not created\n");
 80006a8:	480e      	ldr	r0, [pc, #56]	; (80006e4 <main+0x60>)
 80006aa:	f003 fe01 	bl	80042b0 <puts>
 80006ae:	e013      	b.n	80006d8 <main+0x54>
  }
  else
  {
	   xTaskCreate(TaskA," Sender",128,NULL,3,NULL);
 80006b0:	2300      	movs	r3, #0
 80006b2:	9301      	str	r3, [sp, #4]
 80006b4:	2303      	movs	r3, #3
 80006b6:	9300      	str	r3, [sp, #0]
 80006b8:	2300      	movs	r3, #0
 80006ba:	2280      	movs	r2, #128	; 0x80
 80006bc:	490a      	ldr	r1, [pc, #40]	; (80006e8 <main+0x64>)
 80006be:	480b      	ldr	r0, [pc, #44]	; (80006ec <main+0x68>)
 80006c0:	f001 febe 	bl	8002440 <xTaskCreate>
	   xTaskCreate(TaskB," Receiver1",128,NULL,2,NULL);
 80006c4:	2300      	movs	r3, #0
 80006c6:	9301      	str	r3, [sp, #4]
 80006c8:	2302      	movs	r3, #2
 80006ca:	9300      	str	r3, [sp, #0]
 80006cc:	2300      	movs	r3, #0
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	4907      	ldr	r1, [pc, #28]	; (80006f0 <main+0x6c>)
 80006d2:	4808      	ldr	r0, [pc, #32]	; (80006f4 <main+0x70>)
 80006d4:	f001 feb4 	bl	8002440 <xTaskCreate>
  }

  vTaskStartScheduler();
 80006d8:	f002 f81c 	bl	8002714 <vTaskStartScheduler>
  while (1)
 80006dc:	e7fe      	b.n	80006dc <main+0x58>
 80006de:	bf00      	nop
 80006e0:	2000458c 	.word	0x2000458c
 80006e4:	08004b24 	.word	0x08004b24
 80006e8:	08004b3c 	.word	0x08004b3c
 80006ec:	080005c5 	.word	0x080005c5
 80006f0:	08004b44 	.word	0x08004b44
 80006f4:	080005f5 	.word	0x080005f5

080006f8 <SystemClock_Config>:
  }
}


void SystemClock_Config(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b094      	sub	sp, #80	; 0x50
 80006fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006fe:	f107 0320 	add.w	r3, r7, #32
 8000702:	2230      	movs	r2, #48	; 0x30
 8000704:	2100      	movs	r1, #0
 8000706:	4618      	mov	r0, r3
 8000708:	f003 fd6d 	bl	80041e6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800070c:	f107 030c 	add.w	r3, r7, #12
 8000710:	2200      	movs	r2, #0
 8000712:	601a      	str	r2, [r3, #0]
 8000714:	605a      	str	r2, [r3, #4]
 8000716:	609a      	str	r2, [r3, #8]
 8000718:	60da      	str	r2, [r3, #12]
 800071a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800071c:	2300      	movs	r3, #0
 800071e:	60bb      	str	r3, [r7, #8]
 8000720:	4b22      	ldr	r3, [pc, #136]	; (80007ac <SystemClock_Config+0xb4>)
 8000722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000724:	4a21      	ldr	r2, [pc, #132]	; (80007ac <SystemClock_Config+0xb4>)
 8000726:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072a:	6413      	str	r3, [r2, #64]	; 0x40
 800072c:	4b1f      	ldr	r3, [pc, #124]	; (80007ac <SystemClock_Config+0xb4>)
 800072e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000730:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000734:	60bb      	str	r3, [r7, #8]
 8000736:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000738:	2300      	movs	r3, #0
 800073a:	607b      	str	r3, [r7, #4]
 800073c:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <SystemClock_Config+0xb8>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a1b      	ldr	r2, [pc, #108]	; (80007b0 <SystemClock_Config+0xb8>)
 8000742:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000746:	6013      	str	r3, [r2, #0]
 8000748:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <SystemClock_Config+0xb8>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000750:	607b      	str	r3, [r7, #4]
 8000752:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000754:	2302      	movs	r3, #2
 8000756:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000758:	2301      	movs	r3, #1
 800075a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800075c:	2310      	movs	r3, #16
 800075e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000760:	2300      	movs	r3, #0
 8000762:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000764:	f107 0320 	add.w	r3, r7, #32
 8000768:	4618      	mov	r0, r3
 800076a:	f000 fabd 	bl	8000ce8 <HAL_RCC_OscConfig>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000774:	f000 f846 	bl	8000804 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000778:	230f      	movs	r3, #15
 800077a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800077c:	2300      	movs	r3, #0
 800077e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000780:	2300      	movs	r3, #0
 8000782:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800078c:	f107 030c 	add.w	r3, r7, #12
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f000 fd18 	bl	80011c8 <HAL_RCC_ClockConfig>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800079e:	f000 f831 	bl	8000804 <Error_Handler>
  }
}
 80007a2:	bf00      	nop
 80007a4:	3750      	adds	r7, #80	; 0x50
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	40023800 	.word	0x40023800
 80007b0:	40007000 	.word	0x40007000

080007b4 <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b10      	ldr	r3, [pc, #64]	; (8000800 <MX_GPIO_Init+0x4c>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a0f      	ldr	r2, [pc, #60]	; (8000800 <MX_GPIO_Init+0x4c>)
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b0d      	ldr	r3, [pc, #52]	; (8000800 <MX_GPIO_Init+0x4c>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0301 	and.w	r3, r3, #1
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d6:	2300      	movs	r3, #0
 80007d8:	603b      	str	r3, [r7, #0]
 80007da:	4b09      	ldr	r3, [pc, #36]	; (8000800 <MX_GPIO_Init+0x4c>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007de:	4a08      	ldr	r2, [pc, #32]	; (8000800 <MX_GPIO_Init+0x4c>)
 80007e0:	f043 0302 	orr.w	r3, r3, #2
 80007e4:	6313      	str	r3, [r2, #48]	; 0x30
 80007e6:	4b06      	ldr	r3, [pc, #24]	; (8000800 <MX_GPIO_Init+0x4c>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ea:	f003 0302 	and.w	r3, r3, #2
 80007ee:	603b      	str	r3, [r7, #0]
 80007f0:	683b      	ldr	r3, [r7, #0]

}
 80007f2:	bf00      	nop
 80007f4:	370c      	adds	r7, #12
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800

08000804 <Error_Handler>:

void Error_Handler(void)
{
 8000804:	b480      	push	{r7}
 8000806:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000808:	b672      	cpsid	i
  __disable_irq();
  while (1)
 800080a:	e7fe      	b.n	800080a <Error_Handler+0x6>

0800080c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b082      	sub	sp, #8
 8000810:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000812:	2300      	movs	r3, #0
 8000814:	607b      	str	r3, [r7, #4]
 8000816:	4b12      	ldr	r3, [pc, #72]	; (8000860 <HAL_MspInit+0x54>)
 8000818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081a:	4a11      	ldr	r2, [pc, #68]	; (8000860 <HAL_MspInit+0x54>)
 800081c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000820:	6453      	str	r3, [r2, #68]	; 0x44
 8000822:	4b0f      	ldr	r3, [pc, #60]	; (8000860 <HAL_MspInit+0x54>)
 8000824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800082e:	2300      	movs	r3, #0
 8000830:	603b      	str	r3, [r7, #0]
 8000832:	4b0b      	ldr	r3, [pc, #44]	; (8000860 <HAL_MspInit+0x54>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000836:	4a0a      	ldr	r2, [pc, #40]	; (8000860 <HAL_MspInit+0x54>)
 8000838:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800083c:	6413      	str	r3, [r2, #64]	; 0x40
 800083e:	4b08      	ldr	r3, [pc, #32]	; (8000860 <HAL_MspInit+0x54>)
 8000840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000842:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000846:	603b      	str	r3, [r7, #0]
 8000848:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800084a:	2200      	movs	r2, #0
 800084c:	210f      	movs	r1, #15
 800084e:	f06f 0001 	mvn.w	r0, #1
 8000852:	f000 fa20 	bl	8000c96 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000868:	e7fe      	b.n	8000868 <NMI_Handler+0x4>

0800086a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800086e:	e7fe      	b.n	800086e <HardFault_Handler+0x4>

08000870 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000870:	b480      	push	{r7}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000874:	e7fe      	b.n	8000874 <MemManage_Handler+0x4>

08000876 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000876:	b480      	push	{r7}
 8000878:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800087a:	e7fe      	b.n	800087a <BusFault_Handler+0x4>

0800087c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000880:	e7fe      	b.n	8000880 <UsageFault_Handler+0x4>

08000882 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000882:	b480      	push	{r7}
 8000884:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000886:	bf00      	nop
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000894:	f000 f922 	bl	8000adc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000898:	f002 fc0a 	bl	80030b0 <xTaskGetSchedulerState>
 800089c:	4603      	mov	r3, r0
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d001      	beq.n	80008a6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80008a2:	f003 fa09 	bl	8003cb8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008a6:	bf00      	nop
 80008a8:	bd80      	pop	{r7, pc}

080008aa <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80008aa:	b580      	push	{r7, lr}
 80008ac:	b086      	sub	sp, #24
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	60f8      	str	r0, [r7, #12]
 80008b2:	60b9      	str	r1, [r7, #8]
 80008b4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b6:	2300      	movs	r3, #0
 80008b8:	617b      	str	r3, [r7, #20]
 80008ba:	e00a      	b.n	80008d2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80008bc:	f3af 8000 	nop.w
 80008c0:	4601      	mov	r1, r0
 80008c2:	68bb      	ldr	r3, [r7, #8]
 80008c4:	1c5a      	adds	r2, r3, #1
 80008c6:	60ba      	str	r2, [r7, #8]
 80008c8:	b2ca      	uxtb	r2, r1
 80008ca:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	3301      	adds	r3, #1
 80008d0:	617b      	str	r3, [r7, #20]
 80008d2:	697a      	ldr	r2, [r7, #20]
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	429a      	cmp	r2, r3
 80008d8:	dbf0      	blt.n	80008bc <_read+0x12>
	}

return len;
 80008da:	687b      	ldr	r3, [r7, #4]
}
 80008dc:	4618      	mov	r0, r3
 80008de:	3718      	adds	r7, #24
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd80      	pop	{r7, pc}

080008e4 <_close>:
	}
	return len;
}

int _close(int file)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
	return -1;
 80008ec:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr

080008fc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800090c:	605a      	str	r2, [r3, #4]
	return 0;
 800090e:	2300      	movs	r3, #0
}
 8000910:	4618      	mov	r0, r3
 8000912:	370c      	adds	r7, #12
 8000914:	46bd      	mov	sp, r7
 8000916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091a:	4770      	bx	lr

0800091c <_isatty>:

int _isatty(int file)
{
 800091c:	b480      	push	{r7}
 800091e:	b083      	sub	sp, #12
 8000920:	af00      	add	r7, sp, #0
 8000922:	6078      	str	r0, [r7, #4]
	return 1;
 8000924:	2301      	movs	r3, #1
}
 8000926:	4618      	mov	r0, r3
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr

08000932 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000932:	b480      	push	{r7}
 8000934:	b085      	sub	sp, #20
 8000936:	af00      	add	r7, sp, #0
 8000938:	60f8      	str	r0, [r7, #12]
 800093a:	60b9      	str	r1, [r7, #8]
 800093c:	607a      	str	r2, [r7, #4]
	return 0;
 800093e:	2300      	movs	r3, #0
}
 8000940:	4618      	mov	r0, r3
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b086      	sub	sp, #24
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000954:	4a14      	ldr	r2, [pc, #80]	; (80009a8 <_sbrk+0x5c>)
 8000956:	4b15      	ldr	r3, [pc, #84]	; (80009ac <_sbrk+0x60>)
 8000958:	1ad3      	subs	r3, r2, r3
 800095a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000960:	4b13      	ldr	r3, [pc, #76]	; (80009b0 <_sbrk+0x64>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d102      	bne.n	800096e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000968:	4b11      	ldr	r3, [pc, #68]	; (80009b0 <_sbrk+0x64>)
 800096a:	4a12      	ldr	r2, [pc, #72]	; (80009b4 <_sbrk+0x68>)
 800096c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800096e:	4b10      	ldr	r3, [pc, #64]	; (80009b0 <_sbrk+0x64>)
 8000970:	681a      	ldr	r2, [r3, #0]
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4413      	add	r3, r2
 8000976:	693a      	ldr	r2, [r7, #16]
 8000978:	429a      	cmp	r2, r3
 800097a:	d207      	bcs.n	800098c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800097c:	f003 fbfe 	bl	800417c <__errno>
 8000980:	4602      	mov	r2, r0
 8000982:	230c      	movs	r3, #12
 8000984:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000986:	f04f 33ff 	mov.w	r3, #4294967295
 800098a:	e009      	b.n	80009a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800098c:	4b08      	ldr	r3, [pc, #32]	; (80009b0 <_sbrk+0x64>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000992:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <_sbrk+0x64>)
 8000994:	681a      	ldr	r2, [r3, #0]
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	4413      	add	r3, r2
 800099a:	4a05      	ldr	r2, [pc, #20]	; (80009b0 <_sbrk+0x64>)
 800099c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800099e:	68fb      	ldr	r3, [r7, #12]
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	3718      	adds	r7, #24
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	20020000 	.word	0x20020000
 80009ac:	00000400 	.word	0x00000400
 80009b0:	20000738 	.word	0x20000738
 80009b4:	200045d8 	.word	0x200045d8

080009b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009bc:	4b08      	ldr	r3, [pc, #32]	; (80009e0 <SystemInit+0x28>)
 80009be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009c2:	4a07      	ldr	r2, [pc, #28]	; (80009e0 <SystemInit+0x28>)
 80009c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80009cc:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <SystemInit+0x28>)
 80009ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80009d2:	609a      	str	r2, [r3, #8]
#endif
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000ed00 	.word	0xe000ed00

080009e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a1c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80009e8:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80009ea:	e003      	b.n	80009f4 <LoopCopyDataInit>

080009ec <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80009ec:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80009ee:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80009f0:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80009f2:	3104      	adds	r1, #4

080009f4 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80009f4:	480b      	ldr	r0, [pc, #44]	; (8000a24 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80009f6:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80009f8:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80009fa:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80009fc:	d3f6      	bcc.n	80009ec <CopyDataInit>
  ldr  r2, =_sbss
 80009fe:	4a0b      	ldr	r2, [pc, #44]	; (8000a2c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a00:	e002      	b.n	8000a08 <LoopFillZerobss>

08000a02 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a02:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a04:	f842 3b04 	str.w	r3, [r2], #4

08000a08 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000a08:	4b09      	ldr	r3, [pc, #36]	; (8000a30 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000a0a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000a0c:	d3f9      	bcc.n	8000a02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000a0e:	f7ff ffd3 	bl	80009b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a12:	f003 fbb9 	bl	8004188 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a16:	f7ff fe35 	bl	8000684 <main>
  bx  lr    
 8000a1a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a1c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000a20:	08004bec 	.word	0x08004bec
  ldr  r0, =_sdata
 8000a24:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000a28:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000a2c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000a30:	200045d8 	.word	0x200045d8

08000a34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a34:	e7fe      	b.n	8000a34 <ADC_IRQHandler>
	...

08000a38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a3c:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <HAL_Init+0x40>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a0d      	ldr	r2, [pc, #52]	; (8000a78 <HAL_Init+0x40>)
 8000a42:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a48:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <HAL_Init+0x40>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a0a      	ldr	r2, [pc, #40]	; (8000a78 <HAL_Init+0x40>)
 8000a4e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <HAL_Init+0x40>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a07      	ldr	r2, [pc, #28]	; (8000a78 <HAL_Init+0x40>)
 8000a5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a60:	2003      	movs	r0, #3
 8000a62:	f000 f90d 	bl	8000c80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a66:	200f      	movs	r0, #15
 8000a68:	f000 f808 	bl	8000a7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a6c:	f7ff fece 	bl	800080c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	4618      	mov	r0, r3
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40023c00 	.word	0x40023c00

08000a7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a84:	4b12      	ldr	r3, [pc, #72]	; (8000ad0 <HAL_InitTick+0x54>)
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	4b12      	ldr	r3, [pc, #72]	; (8000ad4 <HAL_InitTick+0x58>)
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	4619      	mov	r1, r3
 8000a8e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a92:	fbb3 f3f1 	udiv	r3, r3, r1
 8000a96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f000 f917 	bl	8000cce <HAL_SYSTICK_Config>
 8000aa0:	4603      	mov	r3, r0
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d001      	beq.n	8000aaa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e00e      	b.n	8000ac8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	2b0f      	cmp	r3, #15
 8000aae:	d80a      	bhi.n	8000ac6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	6879      	ldr	r1, [r7, #4]
 8000ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab8:	f000 f8ed 	bl	8000c96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000abc:	4a06      	ldr	r2, [pc, #24]	; (8000ad8 <HAL_InitTick+0x5c>)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	e000      	b.n	8000ac8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	3708      	adds	r7, #8
 8000acc:	46bd      	mov	sp, r7
 8000ace:	bd80      	pop	{r7, pc}
 8000ad0:	20000000 	.word	0x20000000
 8000ad4:	20000008 	.word	0x20000008
 8000ad8:	20000004 	.word	0x20000004

08000adc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000adc:	b480      	push	{r7}
 8000ade:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <HAL_IncTick+0x20>)
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b06      	ldr	r3, [pc, #24]	; (8000b00 <HAL_IncTick+0x24>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4413      	add	r3, r2
 8000aec:	4a04      	ldr	r2, [pc, #16]	; (8000b00 <HAL_IncTick+0x24>)
 8000aee:	6013      	str	r3, [r2, #0]
}
 8000af0:	bf00      	nop
 8000af2:	46bd      	mov	sp, r7
 8000af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop
 8000afc:	20000008 	.word	0x20000008
 8000b00:	20004590 	.word	0x20004590

08000b04 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  return uwTick;
 8000b08:	4b03      	ldr	r3, [pc, #12]	; (8000b18 <HAL_GetTick+0x14>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	20004590 	.word	0x20004590

08000b1c <__NVIC_SetPriorityGrouping>:
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b085      	sub	sp, #20
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	f003 0307 	and.w	r3, r3, #7
 8000b2a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b2c:	4b0c      	ldr	r3, [pc, #48]	; (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b2e:	68db      	ldr	r3, [r3, #12]
 8000b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b32:	68ba      	ldr	r2, [r7, #8]
 8000b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b38:	4013      	ands	r3, r2
 8000b3a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b4e:	4a04      	ldr	r2, [pc, #16]	; (8000b60 <__NVIC_SetPriorityGrouping+0x44>)
 8000b50:	68bb      	ldr	r3, [r7, #8]
 8000b52:	60d3      	str	r3, [r2, #12]
}
 8000b54:	bf00      	nop
 8000b56:	3714      	adds	r7, #20
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	e000ed00 	.word	0xe000ed00

08000b64 <__NVIC_GetPriorityGrouping>:
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b68:	4b04      	ldr	r3, [pc, #16]	; (8000b7c <__NVIC_GetPriorityGrouping+0x18>)
 8000b6a:	68db      	ldr	r3, [r3, #12]
 8000b6c:	0a1b      	lsrs	r3, r3, #8
 8000b6e:	f003 0307 	and.w	r3, r3, #7
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr
 8000b7c:	e000ed00 	.word	0xe000ed00

08000b80 <__NVIC_SetPriority>:
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	4603      	mov	r3, r0
 8000b88:	6039      	str	r1, [r7, #0]
 8000b8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	db0a      	blt.n	8000baa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	b2da      	uxtb	r2, r3
 8000b98:	490c      	ldr	r1, [pc, #48]	; (8000bcc <__NVIC_SetPriority+0x4c>)
 8000b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b9e:	0112      	lsls	r2, r2, #4
 8000ba0:	b2d2      	uxtb	r2, r2
 8000ba2:	440b      	add	r3, r1
 8000ba4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000ba8:	e00a      	b.n	8000bc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	b2da      	uxtb	r2, r3
 8000bae:	4908      	ldr	r1, [pc, #32]	; (8000bd0 <__NVIC_SetPriority+0x50>)
 8000bb0:	79fb      	ldrb	r3, [r7, #7]
 8000bb2:	f003 030f 	and.w	r3, r3, #15
 8000bb6:	3b04      	subs	r3, #4
 8000bb8:	0112      	lsls	r2, r2, #4
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	440b      	add	r3, r1
 8000bbe:	761a      	strb	r2, [r3, #24]
}
 8000bc0:	bf00      	nop
 8000bc2:	370c      	adds	r7, #12
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bca:	4770      	bx	lr
 8000bcc:	e000e100 	.word	0xe000e100
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <NVIC_EncodePriority>:
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b089      	sub	sp, #36	; 0x24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f003 0307 	and.w	r3, r3, #7
 8000be6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000be8:	69fb      	ldr	r3, [r7, #28]
 8000bea:	f1c3 0307 	rsb	r3, r3, #7
 8000bee:	2b04      	cmp	r3, #4
 8000bf0:	bf28      	it	cs
 8000bf2:	2304      	movcs	r3, #4
 8000bf4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	3304      	adds	r3, #4
 8000bfa:	2b06      	cmp	r3, #6
 8000bfc:	d902      	bls.n	8000c04 <NVIC_EncodePriority+0x30>
 8000bfe:	69fb      	ldr	r3, [r7, #28]
 8000c00:	3b03      	subs	r3, #3
 8000c02:	e000      	b.n	8000c06 <NVIC_EncodePriority+0x32>
 8000c04:	2300      	movs	r3, #0
 8000c06:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c08:	f04f 32ff 	mov.w	r2, #4294967295
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c12:	43da      	mvns	r2, r3
 8000c14:	68bb      	ldr	r3, [r7, #8]
 8000c16:	401a      	ands	r2, r3
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c20:	697b      	ldr	r3, [r7, #20]
 8000c22:	fa01 f303 	lsl.w	r3, r1, r3
 8000c26:	43d9      	mvns	r1, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c2c:	4313      	orrs	r3, r2
}
 8000c2e:	4618      	mov	r0, r3
 8000c30:	3724      	adds	r7, #36	; 0x24
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
	...

08000c3c <SysTick_Config>:
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b082      	sub	sp, #8
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3b01      	subs	r3, #1
 8000c48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000c4c:	d301      	bcc.n	8000c52 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8000c4e:	2301      	movs	r3, #1
 8000c50:	e00f      	b.n	8000c72 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c52:	4a0a      	ldr	r2, [pc, #40]	; (8000c7c <SysTick_Config+0x40>)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	3b01      	subs	r3, #1
 8000c58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c5a:	210f      	movs	r1, #15
 8000c5c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c60:	f7ff ff8e 	bl	8000b80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c64:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <SysTick_Config+0x40>)
 8000c66:	2200      	movs	r2, #0
 8000c68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c6a:	4b04      	ldr	r3, [pc, #16]	; (8000c7c <SysTick_Config+0x40>)
 8000c6c:	2207      	movs	r2, #7
 8000c6e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	e000e010 	.word	0xe000e010

08000c80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b082      	sub	sp, #8
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f7ff ff47 	bl	8000b1c <__NVIC_SetPriorityGrouping>
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c96:	b580      	push	{r7, lr}
 8000c98:	b086      	sub	sp, #24
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	60b9      	str	r1, [r7, #8]
 8000ca0:	607a      	str	r2, [r7, #4]
 8000ca2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ca8:	f7ff ff5c 	bl	8000b64 <__NVIC_GetPriorityGrouping>
 8000cac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000cae:	687a      	ldr	r2, [r7, #4]
 8000cb0:	68b9      	ldr	r1, [r7, #8]
 8000cb2:	6978      	ldr	r0, [r7, #20]
 8000cb4:	f7ff ff8e 	bl	8000bd4 <NVIC_EncodePriority>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000cbe:	4611      	mov	r1, r2
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff ff5d 	bl	8000b80 <__NVIC_SetPriority>
}
 8000cc6:	bf00      	nop
 8000cc8:	3718      	adds	r7, #24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000cd6:	6878      	ldr	r0, [r7, #4]
 8000cd8:	f7ff ffb0 	bl	8000c3c <SysTick_Config>
 8000cdc:	4603      	mov	r3, r0
}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b086      	sub	sp, #24
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d101      	bne.n	8000cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e25b      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d075      	beq.n	8000df2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d06:	4ba3      	ldr	r3, [pc, #652]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d08:	689b      	ldr	r3, [r3, #8]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	2b04      	cmp	r3, #4
 8000d10:	d00c      	beq.n	8000d2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d12:	4ba0      	ldr	r3, [pc, #640]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000d1a:	2b08      	cmp	r3, #8
 8000d1c:	d112      	bne.n	8000d44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d1e:	4b9d      	ldr	r3, [pc, #628]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d20:	685b      	ldr	r3, [r3, #4]
 8000d22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000d26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000d2a:	d10b      	bne.n	8000d44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d2c:	4b99      	ldr	r3, [pc, #612]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d05b      	beq.n	8000df0 <HAL_RCC_OscConfig+0x108>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	685b      	ldr	r3, [r3, #4]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d157      	bne.n	8000df0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000d40:	2301      	movs	r3, #1
 8000d42:	e236      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	685b      	ldr	r3, [r3, #4]
 8000d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d4c:	d106      	bne.n	8000d5c <HAL_RCC_OscConfig+0x74>
 8000d4e:	4b91      	ldr	r3, [pc, #580]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4a90      	ldr	r2, [pc, #576]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d58:	6013      	str	r3, [r2, #0]
 8000d5a:	e01d      	b.n	8000d98 <HAL_RCC_OscConfig+0xb0>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d64:	d10c      	bne.n	8000d80 <HAL_RCC_OscConfig+0x98>
 8000d66:	4b8b      	ldr	r3, [pc, #556]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	4a8a      	ldr	r2, [pc, #552]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d70:	6013      	str	r3, [r2, #0]
 8000d72:	4b88      	ldr	r3, [pc, #544]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a87      	ldr	r2, [pc, #540]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	e00b      	b.n	8000d98 <HAL_RCC_OscConfig+0xb0>
 8000d80:	4b84      	ldr	r3, [pc, #528]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a83      	ldr	r2, [pc, #524]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d8a:	6013      	str	r3, [r2, #0]
 8000d8c:	4b81      	ldr	r3, [pc, #516]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	4a80      	ldr	r2, [pc, #512]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000d92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	685b      	ldr	r3, [r3, #4]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d013      	beq.n	8000dc8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000da0:	f7ff feb0 	bl	8000b04 <HAL_GetTick>
 8000da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000da6:	e008      	b.n	8000dba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000da8:	f7ff feac 	bl	8000b04 <HAL_GetTick>
 8000dac:	4602      	mov	r2, r0
 8000dae:	693b      	ldr	r3, [r7, #16]
 8000db0:	1ad3      	subs	r3, r2, r3
 8000db2:	2b64      	cmp	r3, #100	; 0x64
 8000db4:	d901      	bls.n	8000dba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000db6:	2303      	movs	r3, #3
 8000db8:	e1fb      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dba:	4b76      	ldr	r3, [pc, #472]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d0f0      	beq.n	8000da8 <HAL_RCC_OscConfig+0xc0>
 8000dc6:	e014      	b.n	8000df2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc8:	f7ff fe9c 	bl	8000b04 <HAL_GetTick>
 8000dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dce:	e008      	b.n	8000de2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dd0:	f7ff fe98 	bl	8000b04 <HAL_GetTick>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	693b      	ldr	r3, [r7, #16]
 8000dd8:	1ad3      	subs	r3, r2, r3
 8000dda:	2b64      	cmp	r3, #100	; 0x64
 8000ddc:	d901      	bls.n	8000de2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000dde:	2303      	movs	r3, #3
 8000de0:	e1e7      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000de2:	4b6c      	ldr	r3, [pc, #432]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d1f0      	bne.n	8000dd0 <HAL_RCC_OscConfig+0xe8>
 8000dee:	e000      	b.n	8000df2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000df0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f003 0302 	and.w	r3, r3, #2
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d063      	beq.n	8000ec6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000dfe:	4b65      	ldr	r3, [pc, #404]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e00:	689b      	ldr	r3, [r3, #8]
 8000e02:	f003 030c 	and.w	r3, r3, #12
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d00b      	beq.n	8000e22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e0a:	4b62      	ldr	r3, [pc, #392]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000e12:	2b08      	cmp	r3, #8
 8000e14:	d11c      	bne.n	8000e50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000e16:	4b5f      	ldr	r3, [pc, #380]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d116      	bne.n	8000e50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e22:	4b5c      	ldr	r3, [pc, #368]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f003 0302 	and.w	r3, r3, #2
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d005      	beq.n	8000e3a <HAL_RCC_OscConfig+0x152>
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	68db      	ldr	r3, [r3, #12]
 8000e32:	2b01      	cmp	r3, #1
 8000e34:	d001      	beq.n	8000e3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
 8000e38:	e1bb      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e3a:	4b56      	ldr	r3, [pc, #344]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	691b      	ldr	r3, [r3, #16]
 8000e46:	00db      	lsls	r3, r3, #3
 8000e48:	4952      	ldr	r1, [pc, #328]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e4a:	4313      	orrs	r3, r2
 8000e4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e4e:	e03a      	b.n	8000ec6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d020      	beq.n	8000e9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e58:	4b4f      	ldr	r3, [pc, #316]	; (8000f98 <HAL_RCC_OscConfig+0x2b0>)
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e5e:	f7ff fe51 	bl	8000b04 <HAL_GetTick>
 8000e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e64:	e008      	b.n	8000e78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000e66:	f7ff fe4d 	bl	8000b04 <HAL_GetTick>
 8000e6a:	4602      	mov	r2, r0
 8000e6c:	693b      	ldr	r3, [r7, #16]
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d901      	bls.n	8000e78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000e74:	2303      	movs	r3, #3
 8000e76:	e19c      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e78:	4b46      	ldr	r3, [pc, #280]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	f003 0302 	and.w	r3, r3, #2
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d0f0      	beq.n	8000e66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e84:	4b43      	ldr	r3, [pc, #268]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	691b      	ldr	r3, [r3, #16]
 8000e90:	00db      	lsls	r3, r3, #3
 8000e92:	4940      	ldr	r1, [pc, #256]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000e94:	4313      	orrs	r3, r2
 8000e96:	600b      	str	r3, [r1, #0]
 8000e98:	e015      	b.n	8000ec6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000e9a:	4b3f      	ldr	r3, [pc, #252]	; (8000f98 <HAL_RCC_OscConfig+0x2b0>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ea0:	f7ff fe30 	bl	8000b04 <HAL_GetTick>
 8000ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000ea6:	e008      	b.n	8000eba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ea8:	f7ff fe2c 	bl	8000b04 <HAL_GetTick>
 8000eac:	4602      	mov	r2, r0
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	1ad3      	subs	r3, r2, r3
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	d901      	bls.n	8000eba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	e17b      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eba:	4b36      	ldr	r3, [pc, #216]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f003 0302 	and.w	r3, r3, #2
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d1f0      	bne.n	8000ea8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	f003 0308 	and.w	r3, r3, #8
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d030      	beq.n	8000f34 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	695b      	ldr	r3, [r3, #20]
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d016      	beq.n	8000f08 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000eda:	4b30      	ldr	r3, [pc, #192]	; (8000f9c <HAL_RCC_OscConfig+0x2b4>)
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ee0:	f7ff fe10 	bl	8000b04 <HAL_GetTick>
 8000ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000ee6:	e008      	b.n	8000efa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000ee8:	f7ff fe0c 	bl	8000b04 <HAL_GetTick>
 8000eec:	4602      	mov	r2, r0
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	2b02      	cmp	r3, #2
 8000ef4:	d901      	bls.n	8000efa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000ef6:	2303      	movs	r3, #3
 8000ef8:	e15b      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000efa:	4b26      	ldr	r3, [pc, #152]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000efc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d0f0      	beq.n	8000ee8 <HAL_RCC_OscConfig+0x200>
 8000f06:	e015      	b.n	8000f34 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f08:	4b24      	ldr	r3, [pc, #144]	; (8000f9c <HAL_RCC_OscConfig+0x2b4>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f0e:	f7ff fdf9 	bl	8000b04 <HAL_GetTick>
 8000f12:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f14:	e008      	b.n	8000f28 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f16:	f7ff fdf5 	bl	8000b04 <HAL_GetTick>
 8000f1a:	4602      	mov	r2, r0
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	1ad3      	subs	r3, r2, r3
 8000f20:	2b02      	cmp	r3, #2
 8000f22:	d901      	bls.n	8000f28 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000f24:	2303      	movs	r3, #3
 8000f26:	e144      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f28:	4b1a      	ldr	r3, [pc, #104]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000f2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000f2c:	f003 0302 	and.w	r3, r3, #2
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d1f0      	bne.n	8000f16 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	f003 0304 	and.w	r3, r3, #4
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	f000 80a0 	beq.w	8001082 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f42:	2300      	movs	r3, #0
 8000f44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f46:	4b13      	ldr	r3, [pc, #76]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10f      	bne.n	8000f72 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f52:	2300      	movs	r3, #0
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	4b0f      	ldr	r3, [pc, #60]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f5a:	4a0e      	ldr	r2, [pc, #56]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f60:	6413      	str	r3, [r2, #64]	; 0x40
 8000f62:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <HAL_RCC_OscConfig+0x2ac>)
 8000f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6a:	60bb      	str	r3, [r7, #8]
 8000f6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000f6e:	2301      	movs	r3, #1
 8000f70:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f72:	4b0b      	ldr	r3, [pc, #44]	; (8000fa0 <HAL_RCC_OscConfig+0x2b8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d121      	bne.n	8000fc2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f7e:	4b08      	ldr	r3, [pc, #32]	; (8000fa0 <HAL_RCC_OscConfig+0x2b8>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	4a07      	ldr	r2, [pc, #28]	; (8000fa0 <HAL_RCC_OscConfig+0x2b8>)
 8000f84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000f8a:	f7ff fdbb 	bl	8000b04 <HAL_GetTick>
 8000f8e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f90:	e011      	b.n	8000fb6 <HAL_RCC_OscConfig+0x2ce>
 8000f92:	bf00      	nop
 8000f94:	40023800 	.word	0x40023800
 8000f98:	42470000 	.word	0x42470000
 8000f9c:	42470e80 	.word	0x42470e80
 8000fa0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fa4:	f7ff fdae 	bl	8000b04 <HAL_GetTick>
 8000fa8:	4602      	mov	r2, r0
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	1ad3      	subs	r3, r2, r3
 8000fae:	2b02      	cmp	r3, #2
 8000fb0:	d901      	bls.n	8000fb6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e0fd      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb6:	4b81      	ldr	r3, [pc, #516]	; (80011bc <HAL_RCC_OscConfig+0x4d4>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0f0      	beq.n	8000fa4 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	689b      	ldr	r3, [r3, #8]
 8000fc6:	2b01      	cmp	r3, #1
 8000fc8:	d106      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x2f0>
 8000fca:	4b7d      	ldr	r3, [pc, #500]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8000fcc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000fce:	4a7c      	ldr	r2, [pc, #496]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8000fd0:	f043 0301 	orr.w	r3, r3, #1
 8000fd4:	6713      	str	r3, [r2, #112]	; 0x70
 8000fd6:	e01c      	b.n	8001012 <HAL_RCC_OscConfig+0x32a>
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	2b05      	cmp	r3, #5
 8000fde:	d10c      	bne.n	8000ffa <HAL_RCC_OscConfig+0x312>
 8000fe0:	4b77      	ldr	r3, [pc, #476]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8000fe2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000fe4:	4a76      	ldr	r2, [pc, #472]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8000fe6:	f043 0304 	orr.w	r3, r3, #4
 8000fea:	6713      	str	r3, [r2, #112]	; 0x70
 8000fec:	4b74      	ldr	r3, [pc, #464]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8000fee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ff0:	4a73      	ldr	r2, [pc, #460]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8000ff2:	f043 0301 	orr.w	r3, r3, #1
 8000ff6:	6713      	str	r3, [r2, #112]	; 0x70
 8000ff8:	e00b      	b.n	8001012 <HAL_RCC_OscConfig+0x32a>
 8000ffa:	4b71      	ldr	r3, [pc, #452]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8000ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000ffe:	4a70      	ldr	r2, [pc, #448]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8001000:	f023 0301 	bic.w	r3, r3, #1
 8001004:	6713      	str	r3, [r2, #112]	; 0x70
 8001006:	4b6e      	ldr	r3, [pc, #440]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8001008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800100a:	4a6d      	ldr	r2, [pc, #436]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 800100c:	f023 0304 	bic.w	r3, r3, #4
 8001010:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	689b      	ldr	r3, [r3, #8]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d015      	beq.n	8001046 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800101a:	f7ff fd73 	bl	8000b04 <HAL_GetTick>
 800101e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001020:	e00a      	b.n	8001038 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001022:	f7ff fd6f 	bl	8000b04 <HAL_GetTick>
 8001026:	4602      	mov	r2, r0
 8001028:	693b      	ldr	r3, [r7, #16]
 800102a:	1ad3      	subs	r3, r2, r3
 800102c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001030:	4293      	cmp	r3, r2
 8001032:	d901      	bls.n	8001038 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001034:	2303      	movs	r3, #3
 8001036:	e0bc      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001038:	4b61      	ldr	r3, [pc, #388]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 800103a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800103c:	f003 0302 	and.w	r3, r3, #2
 8001040:	2b00      	cmp	r3, #0
 8001042:	d0ee      	beq.n	8001022 <HAL_RCC_OscConfig+0x33a>
 8001044:	e014      	b.n	8001070 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001046:	f7ff fd5d 	bl	8000b04 <HAL_GetTick>
 800104a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800104c:	e00a      	b.n	8001064 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800104e:	f7ff fd59 	bl	8000b04 <HAL_GetTick>
 8001052:	4602      	mov	r2, r0
 8001054:	693b      	ldr	r3, [r7, #16]
 8001056:	1ad3      	subs	r3, r2, r3
 8001058:	f241 3288 	movw	r2, #5000	; 0x1388
 800105c:	4293      	cmp	r3, r2
 800105e:	d901      	bls.n	8001064 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001060:	2303      	movs	r3, #3
 8001062:	e0a6      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001064:	4b56      	ldr	r3, [pc, #344]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8001066:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d1ee      	bne.n	800104e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001070:	7dfb      	ldrb	r3, [r7, #23]
 8001072:	2b01      	cmp	r3, #1
 8001074:	d105      	bne.n	8001082 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001076:	4b52      	ldr	r3, [pc, #328]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8001078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107a:	4a51      	ldr	r2, [pc, #324]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 800107c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001080:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	699b      	ldr	r3, [r3, #24]
 8001086:	2b00      	cmp	r3, #0
 8001088:	f000 8092 	beq.w	80011b0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800108c:	4b4c      	ldr	r3, [pc, #304]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	f003 030c 	and.w	r3, r3, #12
 8001094:	2b08      	cmp	r3, #8
 8001096:	d05c      	beq.n	8001152 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	699b      	ldr	r3, [r3, #24]
 800109c:	2b02      	cmp	r3, #2
 800109e:	d141      	bne.n	8001124 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010a0:	4b48      	ldr	r3, [pc, #288]	; (80011c4 <HAL_RCC_OscConfig+0x4dc>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010a6:	f7ff fd2d 	bl	8000b04 <HAL_GetTick>
 80010aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010ac:	e008      	b.n	80010c0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80010ae:	f7ff fd29 	bl	8000b04 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	693b      	ldr	r3, [r7, #16]
 80010b6:	1ad3      	subs	r3, r2, r3
 80010b8:	2b02      	cmp	r3, #2
 80010ba:	d901      	bls.n	80010c0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80010bc:	2303      	movs	r3, #3
 80010be:	e078      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80010c0:	4b3f      	ldr	r3, [pc, #252]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1f0      	bne.n	80010ae <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69da      	ldr	r2, [r3, #28]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a1b      	ldr	r3, [r3, #32]
 80010d4:	431a      	orrs	r2, r3
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010da:	019b      	lsls	r3, r3, #6
 80010dc:	431a      	orrs	r2, r3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010e2:	085b      	lsrs	r3, r3, #1
 80010e4:	3b01      	subs	r3, #1
 80010e6:	041b      	lsls	r3, r3, #16
 80010e8:	431a      	orrs	r2, r3
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010ee:	061b      	lsls	r3, r3, #24
 80010f0:	4933      	ldr	r1, [pc, #204]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 80010f2:	4313      	orrs	r3, r2
 80010f4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80010f6:	4b33      	ldr	r3, [pc, #204]	; (80011c4 <HAL_RCC_OscConfig+0x4dc>)
 80010f8:	2201      	movs	r2, #1
 80010fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fc:	f7ff fd02 	bl	8000b04 <HAL_GetTick>
 8001100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001102:	e008      	b.n	8001116 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001104:	f7ff fcfe 	bl	8000b04 <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	2b02      	cmp	r3, #2
 8001110:	d901      	bls.n	8001116 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e04d      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001116:	4b2a      	ldr	r3, [pc, #168]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d0f0      	beq.n	8001104 <HAL_RCC_OscConfig+0x41c>
 8001122:	e045      	b.n	80011b0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001124:	4b27      	ldr	r3, [pc, #156]	; (80011c4 <HAL_RCC_OscConfig+0x4dc>)
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800112a:	f7ff fceb 	bl	8000b04 <HAL_GetTick>
 800112e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001130:	e008      	b.n	8001144 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001132:	f7ff fce7 	bl	8000b04 <HAL_GetTick>
 8001136:	4602      	mov	r2, r0
 8001138:	693b      	ldr	r3, [r7, #16]
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	2b02      	cmp	r3, #2
 800113e:	d901      	bls.n	8001144 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001140:	2303      	movs	r3, #3
 8001142:	e036      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001144:	4b1e      	ldr	r3, [pc, #120]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f0      	bne.n	8001132 <HAL_RCC_OscConfig+0x44a>
 8001150:	e02e      	b.n	80011b0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	699b      	ldr	r3, [r3, #24]
 8001156:	2b01      	cmp	r3, #1
 8001158:	d101      	bne.n	800115e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800115a:	2301      	movs	r3, #1
 800115c:	e029      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <HAL_RCC_OscConfig+0x4d8>)
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69db      	ldr	r3, [r3, #28]
 800116e:	429a      	cmp	r2, r3
 8001170:	d11c      	bne.n	80011ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800117c:	429a      	cmp	r2, r3
 800117e:	d115      	bne.n	80011ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001180:	68fa      	ldr	r2, [r7, #12]
 8001182:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001186:	4013      	ands	r3, r2
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800118c:	4293      	cmp	r3, r2
 800118e:	d10d      	bne.n	80011ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800119a:	429a      	cmp	r2, r3
 800119c:	d106      	bne.n	80011ac <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d001      	beq.n	80011b0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80011ac:	2301      	movs	r3, #1
 80011ae:	e000      	b.n	80011b2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40007000 	.word	0x40007000
 80011c0:	40023800 	.word	0x40023800
 80011c4:	42470060 	.word	0x42470060

080011c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d101      	bne.n	80011dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e0cc      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80011dc:	4b68      	ldr	r3, [pc, #416]	; (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	f003 030f 	and.w	r3, r3, #15
 80011e4:	683a      	ldr	r2, [r7, #0]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d90c      	bls.n	8001204 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ea:	4b65      	ldr	r3, [pc, #404]	; (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80011ec:	683a      	ldr	r2, [r7, #0]
 80011ee:	b2d2      	uxtb	r2, r2
 80011f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011f2:	4b63      	ldr	r3, [pc, #396]	; (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 030f 	and.w	r3, r3, #15
 80011fa:	683a      	ldr	r2, [r7, #0]
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d001      	beq.n	8001204 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e0b8      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	2b00      	cmp	r3, #0
 800120e:	d020      	beq.n	8001252 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0304 	and.w	r3, r3, #4
 8001218:	2b00      	cmp	r3, #0
 800121a:	d005      	beq.n	8001228 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800121c:	4b59      	ldr	r3, [pc, #356]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	4a58      	ldr	r2, [pc, #352]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001222:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001226:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 0308 	and.w	r3, r3, #8
 8001230:	2b00      	cmp	r3, #0
 8001232:	d005      	beq.n	8001240 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001234:	4b53      	ldr	r3, [pc, #332]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	4a52      	ldr	r2, [pc, #328]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800123e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001240:	4b50      	ldr	r3, [pc, #320]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	689b      	ldr	r3, [r3, #8]
 800124c:	494d      	ldr	r1, [pc, #308]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800124e:	4313      	orrs	r3, r2
 8001250:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f003 0301 	and.w	r3, r3, #1
 800125a:	2b00      	cmp	r3, #0
 800125c:	d044      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	2b01      	cmp	r3, #1
 8001264:	d107      	bne.n	8001276 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001266:	4b47      	ldr	r3, [pc, #284]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800126e:	2b00      	cmp	r3, #0
 8001270:	d119      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001272:	2301      	movs	r3, #1
 8001274:	e07f      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	2b02      	cmp	r3, #2
 800127c:	d003      	beq.n	8001286 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001282:	2b03      	cmp	r3, #3
 8001284:	d107      	bne.n	8001296 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001286:	4b3f      	ldr	r3, [pc, #252]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d109      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	e06f      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001296:	4b3b      	ldr	r3, [pc, #236]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d101      	bne.n	80012a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e067      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012a6:	4b37      	ldr	r3, [pc, #220]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f023 0203 	bic.w	r2, r3, #3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	4934      	ldr	r1, [pc, #208]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 80012b4:	4313      	orrs	r3, r2
 80012b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012b8:	f7ff fc24 	bl	8000b04 <HAL_GetTick>
 80012bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012be:	e00a      	b.n	80012d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012c0:	f7ff fc20 	bl	8000b04 <HAL_GetTick>
 80012c4:	4602      	mov	r2, r0
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	1ad3      	subs	r3, r2, r3
 80012ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e04f      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012d6:	4b2b      	ldr	r3, [pc, #172]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 80012d8:	689b      	ldr	r3, [r3, #8]
 80012da:	f003 020c 	and.w	r2, r3, #12
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	429a      	cmp	r2, r3
 80012e6:	d1eb      	bne.n	80012c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80012e8:	4b25      	ldr	r3, [pc, #148]	; (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 030f 	and.w	r3, r3, #15
 80012f0:	683a      	ldr	r2, [r7, #0]
 80012f2:	429a      	cmp	r2, r3
 80012f4:	d20c      	bcs.n	8001310 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012f6:	4b22      	ldr	r3, [pc, #136]	; (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 80012f8:	683a      	ldr	r2, [r7, #0]
 80012fa:	b2d2      	uxtb	r2, r2
 80012fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012fe:	4b20      	ldr	r3, [pc, #128]	; (8001380 <HAL_RCC_ClockConfig+0x1b8>)
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f003 030f 	and.w	r3, r3, #15
 8001306:	683a      	ldr	r2, [r7, #0]
 8001308:	429a      	cmp	r2, r3
 800130a:	d001      	beq.n	8001310 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
 800130e:	e032      	b.n	8001376 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0304 	and.w	r3, r3, #4
 8001318:	2b00      	cmp	r3, #0
 800131a:	d008      	beq.n	800132e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800131c:	4b19      	ldr	r3, [pc, #100]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800131e:	689b      	ldr	r3, [r3, #8]
 8001320:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	68db      	ldr	r3, [r3, #12]
 8001328:	4916      	ldr	r1, [pc, #88]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800132a:	4313      	orrs	r3, r2
 800132c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f003 0308 	and.w	r3, r3, #8
 8001336:	2b00      	cmp	r3, #0
 8001338:	d009      	beq.n	800134e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800133a:	4b12      	ldr	r3, [pc, #72]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800133c:	689b      	ldr	r3, [r3, #8]
 800133e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	691b      	ldr	r3, [r3, #16]
 8001346:	00db      	lsls	r3, r3, #3
 8001348:	490e      	ldr	r1, [pc, #56]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 800134a:	4313      	orrs	r3, r2
 800134c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800134e:	f000 f821 	bl	8001394 <HAL_RCC_GetSysClockFreq>
 8001352:	4601      	mov	r1, r0
 8001354:	4b0b      	ldr	r3, [pc, #44]	; (8001384 <HAL_RCC_ClockConfig+0x1bc>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	091b      	lsrs	r3, r3, #4
 800135a:	f003 030f 	and.w	r3, r3, #15
 800135e:	4a0a      	ldr	r2, [pc, #40]	; (8001388 <HAL_RCC_ClockConfig+0x1c0>)
 8001360:	5cd3      	ldrb	r3, [r2, r3]
 8001362:	fa21 f303 	lsr.w	r3, r1, r3
 8001366:	4a09      	ldr	r2, [pc, #36]	; (800138c <HAL_RCC_ClockConfig+0x1c4>)
 8001368:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800136a:	4b09      	ldr	r3, [pc, #36]	; (8001390 <HAL_RCC_ClockConfig+0x1c8>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fb84 	bl	8000a7c <HAL_InitTick>

  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	40023c00 	.word	0x40023c00
 8001384:	40023800 	.word	0x40023800
 8001388:	08004b68 	.word	0x08004b68
 800138c:	20000000 	.word	0x20000000
 8001390:	20000004 	.word	0x20000004

08001394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800139a:	2300      	movs	r3, #0
 800139c:	607b      	str	r3, [r7, #4]
 800139e:	2300      	movs	r3, #0
 80013a0:	60fb      	str	r3, [r7, #12]
 80013a2:	2300      	movs	r3, #0
 80013a4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80013aa:	4b50      	ldr	r3, [pc, #320]	; (80014ec <HAL_RCC_GetSysClockFreq+0x158>)
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	f003 030c 	and.w	r3, r3, #12
 80013b2:	2b04      	cmp	r3, #4
 80013b4:	d007      	beq.n	80013c6 <HAL_RCC_GetSysClockFreq+0x32>
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d008      	beq.n	80013cc <HAL_RCC_GetSysClockFreq+0x38>
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	f040 808d 	bne.w	80014da <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013c0:	4b4b      	ldr	r3, [pc, #300]	; (80014f0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80013c2:	60bb      	str	r3, [r7, #8]
       break;
 80013c4:	e08c      	b.n	80014e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013c6:	4b4b      	ldr	r3, [pc, #300]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80013c8:	60bb      	str	r3, [r7, #8]
      break;
 80013ca:	e089      	b.n	80014e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013cc:	4b47      	ldr	r3, [pc, #284]	; (80014ec <HAL_RCC_GetSysClockFreq+0x158>)
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013d4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013d6:	4b45      	ldr	r3, [pc, #276]	; (80014ec <HAL_RCC_GetSysClockFreq+0x158>)
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d023      	beq.n	800142a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013e2:	4b42      	ldr	r3, [pc, #264]	; (80014ec <HAL_RCC_GetSysClockFreq+0x158>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	099b      	lsrs	r3, r3, #6
 80013e8:	f04f 0400 	mov.w	r4, #0
 80013ec:	f240 11ff 	movw	r1, #511	; 0x1ff
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	ea03 0501 	and.w	r5, r3, r1
 80013f8:	ea04 0602 	and.w	r6, r4, r2
 80013fc:	4a3d      	ldr	r2, [pc, #244]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x160>)
 80013fe:	fb02 f106 	mul.w	r1, r2, r6
 8001402:	2200      	movs	r2, #0
 8001404:	fb02 f205 	mul.w	r2, r2, r5
 8001408:	440a      	add	r2, r1
 800140a:	493a      	ldr	r1, [pc, #232]	; (80014f4 <HAL_RCC_GetSysClockFreq+0x160>)
 800140c:	fba5 0101 	umull	r0, r1, r5, r1
 8001410:	1853      	adds	r3, r2, r1
 8001412:	4619      	mov	r1, r3
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f04f 0400 	mov.w	r4, #0
 800141a:	461a      	mov	r2, r3
 800141c:	4623      	mov	r3, r4
 800141e:	f7fe fed7 	bl	80001d0 <__aeabi_uldivmod>
 8001422:	4603      	mov	r3, r0
 8001424:	460c      	mov	r4, r1
 8001426:	60fb      	str	r3, [r7, #12]
 8001428:	e049      	b.n	80014be <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800142a:	4b30      	ldr	r3, [pc, #192]	; (80014ec <HAL_RCC_GetSysClockFreq+0x158>)
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	099b      	lsrs	r3, r3, #6
 8001430:	f04f 0400 	mov.w	r4, #0
 8001434:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001438:	f04f 0200 	mov.w	r2, #0
 800143c:	ea03 0501 	and.w	r5, r3, r1
 8001440:	ea04 0602 	and.w	r6, r4, r2
 8001444:	4629      	mov	r1, r5
 8001446:	4632      	mov	r2, r6
 8001448:	f04f 0300 	mov.w	r3, #0
 800144c:	f04f 0400 	mov.w	r4, #0
 8001450:	0154      	lsls	r4, r2, #5
 8001452:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001456:	014b      	lsls	r3, r1, #5
 8001458:	4619      	mov	r1, r3
 800145a:	4622      	mov	r2, r4
 800145c:	1b49      	subs	r1, r1, r5
 800145e:	eb62 0206 	sbc.w	r2, r2, r6
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	f04f 0400 	mov.w	r4, #0
 800146a:	0194      	lsls	r4, r2, #6
 800146c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001470:	018b      	lsls	r3, r1, #6
 8001472:	1a5b      	subs	r3, r3, r1
 8001474:	eb64 0402 	sbc.w	r4, r4, r2
 8001478:	f04f 0100 	mov.w	r1, #0
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	00e2      	lsls	r2, r4, #3
 8001482:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001486:	00d9      	lsls	r1, r3, #3
 8001488:	460b      	mov	r3, r1
 800148a:	4614      	mov	r4, r2
 800148c:	195b      	adds	r3, r3, r5
 800148e:	eb44 0406 	adc.w	r4, r4, r6
 8001492:	f04f 0100 	mov.w	r1, #0
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	02a2      	lsls	r2, r4, #10
 800149c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80014a0:	0299      	lsls	r1, r3, #10
 80014a2:	460b      	mov	r3, r1
 80014a4:	4614      	mov	r4, r2
 80014a6:	4618      	mov	r0, r3
 80014a8:	4621      	mov	r1, r4
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	f04f 0400 	mov.w	r4, #0
 80014b0:	461a      	mov	r2, r3
 80014b2:	4623      	mov	r3, r4
 80014b4:	f7fe fe8c 	bl	80001d0 <__aeabi_uldivmod>
 80014b8:	4603      	mov	r3, r0
 80014ba:	460c      	mov	r4, r1
 80014bc:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80014be:	4b0b      	ldr	r3, [pc, #44]	; (80014ec <HAL_RCC_GetSysClockFreq+0x158>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	0c1b      	lsrs	r3, r3, #16
 80014c4:	f003 0303 	and.w	r3, r3, #3
 80014c8:	3301      	adds	r3, #1
 80014ca:	005b      	lsls	r3, r3, #1
 80014cc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80014ce:	68fa      	ldr	r2, [r7, #12]
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d6:	60bb      	str	r3, [r7, #8]
      break;
 80014d8:	e002      	b.n	80014e0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80014da:	4b05      	ldr	r3, [pc, #20]	; (80014f0 <HAL_RCC_GetSysClockFreq+0x15c>)
 80014dc:	60bb      	str	r3, [r7, #8]
      break;
 80014de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80014e0:	68bb      	ldr	r3, [r7, #8]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3714      	adds	r7, #20
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40023800 	.word	0x40023800
 80014f0:	00f42400 	.word	0x00f42400
 80014f4:	017d7840 	.word	0x017d7840

080014f8 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80014fe:	201c      	movs	r0, #28
 8001500:	f002 fc66 	bl	8003dd0 <pvPortMalloc>
 8001504:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d00a      	beq.n	8001522 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	3304      	adds	r3, #4
 8001516:	4618      	mov	r0, r3
 8001518:	f000 f9b3 	bl	8001882 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	2200      	movs	r2, #0
 8001520:	761a      	strb	r2, [r3, #24]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 8001522:	687b      	ldr	r3, [r7, #4]
	}
 8001524:	4618      	mov	r0, r3
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b090      	sub	sp, #64	; 0x40
 8001530:	af00      	add	r7, sp, #0
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	60b9      	str	r1, [r7, #8]
 8001536:	607a      	str	r2, [r7, #4]
 8001538:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8001542:	2300      	movs	r3, #0
 8001544:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d109      	bne.n	8001560 <xEventGroupWaitBits+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800154c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001550:	f383 8811 	msr	BASEPRI, r3
 8001554:	f3bf 8f6f 	isb	sy
 8001558:	f3bf 8f4f 	dsb	sy
 800155c:	623b      	str	r3, [r7, #32]
 800155e:	e7fe      	b.n	800155e <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d009      	beq.n	800157e <xEventGroupWaitBits+0x52>
 800156a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800156e:	f383 8811 	msr	BASEPRI, r3
 8001572:	f3bf 8f6f 	isb	sy
 8001576:	f3bf 8f4f 	dsb	sy
 800157a:	61fb      	str	r3, [r7, #28]
 800157c:	e7fe      	b.n	800157c <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d109      	bne.n	8001598 <xEventGroupWaitBits+0x6c>
 8001584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001588:	f383 8811 	msr	BASEPRI, r3
 800158c:	f3bf 8f6f 	isb	sy
 8001590:	f3bf 8f4f 	dsb	sy
 8001594:	61bb      	str	r3, [r7, #24]
 8001596:	e7fe      	b.n	8001596 <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001598:	f001 fd8a 	bl	80030b0 <xTaskGetSchedulerState>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d102      	bne.n	80015a8 <xEventGroupWaitBits+0x7c>
 80015a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d101      	bne.n	80015ac <xEventGroupWaitBits+0x80>
 80015a8:	2301      	movs	r3, #1
 80015aa:	e000      	b.n	80015ae <xEventGroupWaitBits+0x82>
 80015ac:	2300      	movs	r3, #0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d109      	bne.n	80015c6 <xEventGroupWaitBits+0x9a>
 80015b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80015b6:	f383 8811 	msr	BASEPRI, r3
 80015ba:	f3bf 8f6f 	isb	sy
 80015be:	f3bf 8f4f 	dsb	sy
 80015c2:	617b      	str	r3, [r7, #20]
 80015c4:	e7fe      	b.n	80015c4 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 80015c6:	f001 f909 	bl	80027dc <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80015ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	68b9      	ldr	r1, [r7, #8]
 80015d4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80015d6:	f000 f932 	bl	800183e <prvTestWaitCondition>
 80015da:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80015dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d00e      	beq.n	8001600 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80015e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80015e4:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d028      	beq.n	8001642 <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80015f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015f2:	681a      	ldr	r2, [r3, #0]
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	43db      	mvns	r3, r3
 80015f8:	401a      	ands	r2, r3
 80015fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	e020      	b.n	8001642 <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 8001600:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001602:	2b00      	cmp	r3, #0
 8001604:	d104      	bne.n	8001610 <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 8001606:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001608:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 800160a:	2301      	movs	r3, #1
 800160c:	633b      	str	r3, [r7, #48]	; 0x30
 800160e:	e018      	b.n	8001642 <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d003      	beq.n	800161e <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8001616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001618:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800161c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8001624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001626:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800162a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800162c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800162e:	1d18      	adds	r0, r3, #4
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001634:	4313      	orrs	r3, r2
 8001636:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001638:	4619      	mov	r1, r3
 800163a:	f001 fabf 	bl	8002bbc <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8001642:	f001 f8d9 	bl	80027f8 <xTaskResumeAll>
 8001646:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8001648:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800164a:	2b00      	cmp	r3, #0
 800164c:	d031      	beq.n	80016b2 <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 800164e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001650:	2b00      	cmp	r3, #0
 8001652:	d107      	bne.n	8001664 <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <xEventGroupWaitBits+0x190>)
 8001656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800165a:	601a      	str	r2, [r3, #0]
 800165c:	f3bf 8f4f 	dsb	sy
 8001660:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8001664:	f001 fdc6 	bl	80031f4 <uxTaskResetEventItemValue>
 8001668:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800166a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800166c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001670:	2b00      	cmp	r3, #0
 8001672:	d11a      	bne.n	80016aa <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 8001674:	f002 fa92 	bl	8003b9c <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8001678:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800167e:	683a      	ldr	r2, [r7, #0]
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001684:	f000 f8db 	bl	800183e <prvTestWaitCondition>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d009      	beq.n	80016a2 <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2b00      	cmp	r3, #0
 8001692:	d006      	beq.n	80016a2 <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8001694:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	43db      	mvns	r3, r3
 800169c:	401a      	ands	r2, r3
 800169e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016a0:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 80016a2:	2301      	movs	r3, #1
 80016a4:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 80016a6:	f002 faa7 	bl	8003bf8 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 80016aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80016ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80016b0:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80016b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80016b4:	4618      	mov	r0, r3
 80016b6:	3740      	adds	r7, #64	; 0x40
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	e000ed04 	.word	0xe000ed04

080016c0 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d109      	bne.n	80016e8 <xEventGroupClearBits+0x28>
 80016d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016d8:	f383 8811 	msr	BASEPRI, r3
 80016dc:	f3bf 8f6f 	isb	sy
 80016e0:	f3bf 8f4f 	dsb	sy
 80016e4:	60fb      	str	r3, [r7, #12]
 80016e6:	e7fe      	b.n	80016e6 <xEventGroupClearBits+0x26>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d009      	beq.n	8001706 <xEventGroupClearBits+0x46>
 80016f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80016f6:	f383 8811 	msr	BASEPRI, r3
 80016fa:	f3bf 8f6f 	isb	sy
 80016fe:	f3bf 8f4f 	dsb	sy
 8001702:	60bb      	str	r3, [r7, #8]
 8001704:	e7fe      	b.n	8001704 <xEventGroupClearBits+0x44>

	taskENTER_CRITICAL();
 8001706:	f002 fa49 	bl	8003b9c <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	43db      	mvns	r3, r3
 8001718:	401a      	ands	r2, r3
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 800171e:	f002 fa6b 	bl	8003bf8 <vPortExitCritical>

	return uxReturn;
 8001722:	693b      	ldr	r3, [r7, #16]
}
 8001724:	4618      	mov	r0, r3
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <xEventGroupSetBits>:
	return uxReturn;
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08e      	sub	sp, #56	; 0x38
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8001736:	2300      	movs	r3, #0
 8001738:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = xEventGroup;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 800173e:	2300      	movs	r3, #0
 8001740:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d109      	bne.n	800175c <xEventGroupSetBits+0x30>
 8001748:	f04f 0350 	mov.w	r3, #80	; 0x50
 800174c:	f383 8811 	msr	BASEPRI, r3
 8001750:	f3bf 8f6f 	isb	sy
 8001754:	f3bf 8f4f 	dsb	sy
 8001758:	613b      	str	r3, [r7, #16]
 800175a:	e7fe      	b.n	800175a <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d009      	beq.n	800177a <xEventGroupSetBits+0x4e>
 8001766:	f04f 0350 	mov.w	r3, #80	; 0x50
 800176a:	f383 8811 	msr	BASEPRI, r3
 800176e:	f3bf 8f6f 	isb	sy
 8001772:	f3bf 8f4f 	dsb	sy
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	e7fe      	b.n	8001778 <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 800177a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177c:	3304      	adds	r3, #4
 800177e:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001782:	3308      	adds	r3, #8
 8001784:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8001786:	f001 f829 	bl	80027dc <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800178a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8001790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	431a      	orrs	r2, r3
 8001798:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800179a:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 800179c:	e03c      	b.n	8001818 <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 800179e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 80017a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 80017aa:	2300      	movs	r3, #0
 80017ac:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80017b4:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80017bc:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d108      	bne.n	80017da <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 80017c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	4013      	ands	r3, r2
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d00b      	beq.n	80017ec <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 80017d4:	2301      	movs	r3, #1
 80017d6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017d8:	e008      	b.n	80017ec <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 80017da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	4013      	ands	r3, r2
 80017e2:	69ba      	ldr	r2, [r7, #24]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d101      	bne.n	80017ec <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 80017e8:	2301      	movs	r3, #1
 80017ea:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 80017ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d010      	beq.n	8001814 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 80017fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	4313      	orrs	r3, r2
 8001802:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8001804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800180c:	4619      	mov	r1, r3
 800180e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001810:	f001 fa9a 	bl	8002d48 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8001814:	69fb      	ldr	r3, [r7, #28]
 8001816:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 8001818:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800181a:	6a3b      	ldr	r3, [r7, #32]
 800181c:	429a      	cmp	r2, r3
 800181e:	d1be      	bne.n	800179e <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8001820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001826:	43db      	mvns	r3, r3
 8001828:	401a      	ands	r2, r3
 800182a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800182c:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 800182e:	f000 ffe3 	bl	80027f8 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8001832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001834:	681b      	ldr	r3, [r3, #0]
}
 8001836:	4618      	mov	r0, r3
 8001838:	3738      	adds	r7, #56	; 0x38
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 800183e:	b480      	push	{r7}
 8001840:	b087      	sub	sp, #28
 8001842:	af00      	add	r7, sp, #0
 8001844:	60f8      	str	r0, [r7, #12]
 8001846:	60b9      	str	r1, [r7, #8]
 8001848:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 800184a:	2300      	movs	r3, #0
 800184c:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d107      	bne.n	8001864 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8001854:	68fa      	ldr	r2, [r7, #12]
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	4013      	ands	r3, r2
 800185a:	2b00      	cmp	r3, #0
 800185c:	d00a      	beq.n	8001874 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800185e:	2301      	movs	r3, #1
 8001860:	617b      	str	r3, [r7, #20]
 8001862:	e007      	b.n	8001874 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8001864:	68fa      	ldr	r2, [r7, #12]
 8001866:	68bb      	ldr	r3, [r7, #8]
 8001868:	4013      	ands	r3, r2
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	429a      	cmp	r2, r3
 800186e:	d101      	bne.n	8001874 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8001870:	2301      	movs	r3, #1
 8001872:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8001874:	697b      	ldr	r3, [r7, #20]
}
 8001876:	4618      	mov	r0, r3
 8001878:	371c      	adds	r7, #28
 800187a:	46bd      	mov	sp, r7
 800187c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001880:	4770      	bx	lr

08001882 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001882:	b480      	push	{r7}
 8001884:	b083      	sub	sp, #12
 8001886:	af00      	add	r7, sp, #0
 8001888:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	f103 0208 	add.w	r2, r3, #8
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	f04f 32ff 	mov.w	r2, #4294967295
 800189a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	f103 0208 	add.w	r2, r3, #8
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f103 0208 	add.w	r2, r3, #8
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2200      	movs	r2, #0
 80018b4:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr

080018c2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80018c2:	b480      	push	{r7}
 80018c4:	b083      	sub	sp, #12
 80018c6:	af00      	add	r7, sp, #0
 80018c8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80018d0:	bf00      	nop
 80018d2:	370c      	adds	r7, #12
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr

080018dc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
 80018e4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
 80018ea:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	68fa      	ldr	r2, [r7, #12]
 80018f0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	689a      	ldr	r2, [r3, #8]
 80018f6:	683b      	ldr	r3, [r7, #0]
 80018f8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	689b      	ldr	r3, [r3, #8]
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	683a      	ldr	r2, [r7, #0]
 8001906:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	1c5a      	adds	r2, r3, #1
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	601a      	str	r2, [r3, #0]
}
 8001918:	bf00      	nop
 800191a:	3714      	adds	r7, #20
 800191c:	46bd      	mov	sp, r7
 800191e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001922:	4770      	bx	lr

08001924 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8001924:	b480      	push	{r7}
 8001926:	b085      	sub	sp, #20
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
 800192c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800193a:	d103      	bne.n	8001944 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	60fb      	str	r3, [r7, #12]
 8001942:	e00c      	b.n	800195e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	3308      	adds	r3, #8
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	e002      	b.n	8001952 <vListInsert+0x2e>
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	60fb      	str	r3, [r7, #12]
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	429a      	cmp	r2, r3
 800195c:	d2f6      	bcs.n	800194c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	683a      	ldr	r2, [r7, #0]
 800196c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	683a      	ldr	r2, [r7, #0]
 8001978:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800197a:	683b      	ldr	r3, [r7, #0]
 800197c:	687a      	ldr	r2, [r7, #4]
 800197e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	1c5a      	adds	r2, r3, #1
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	601a      	str	r2, [r3, #0]
}
 800198a:	bf00      	nop
 800198c:	3714      	adds	r7, #20
 800198e:	46bd      	mov	sp, r7
 8001990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001994:	4770      	bx	lr

08001996 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001996:	b480      	push	{r7}
 8001998:	b085      	sub	sp, #20
 800199a:	af00      	add	r7, sp, #0
 800199c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	691b      	ldr	r3, [r3, #16]
 80019a2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6892      	ldr	r2, [r2, #8]
 80019ac:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	687a      	ldr	r2, [r7, #4]
 80019b4:	6852      	ldr	r2, [r2, #4]
 80019b6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d103      	bne.n	80019ca <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	689a      	ldr	r2, [r3, #8]
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	1e5a      	subs	r2, r3, #1
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
	...

080019ec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b084      	sub	sp, #16
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d109      	bne.n	8001a14 <xQueueGenericReset+0x28>
 8001a00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a04:	f383 8811 	msr	BASEPRI, r3
 8001a08:	f3bf 8f6f 	isb	sy
 8001a0c:	f3bf 8f4f 	dsb	sy
 8001a10:	60bb      	str	r3, [r7, #8]
 8001a12:	e7fe      	b.n	8001a12 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8001a14:	f002 f8c2 	bl	8003b9c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	681a      	ldr	r2, [r3, #0]
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a20:	68f9      	ldr	r1, [r7, #12]
 8001a22:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a24:	fb01 f303 	mul.w	r3, r1, r3
 8001a28:	441a      	add	r2, r3
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2200      	movs	r2, #0
 8001a32:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a44:	3b01      	subs	r3, #1
 8001a46:	68f9      	ldr	r1, [r7, #12]
 8001a48:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001a4a:	fb01 f303 	mul.w	r3, r1, r3
 8001a4e:	441a      	add	r2, r3
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	22ff      	movs	r2, #255	; 0xff
 8001a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	22ff      	movs	r2, #255	; 0xff
 8001a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d114      	bne.n	8001a94 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	691b      	ldr	r3, [r3, #16]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d01a      	beq.n	8001aa8 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	3310      	adds	r3, #16
 8001a76:	4618      	mov	r0, r3
 8001a78:	f001 f904 	bl	8002c84 <xTaskRemoveFromEventList>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d012      	beq.n	8001aa8 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <xQueueGenericReset+0xcc>)
 8001a84:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	f3bf 8f4f 	dsb	sy
 8001a8e:	f3bf 8f6f 	isb	sy
 8001a92:	e009      	b.n	8001aa8 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	3310      	adds	r3, #16
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff fef2 	bl	8001882 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	3324      	adds	r3, #36	; 0x24
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7ff feed 	bl	8001882 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001aa8:	f002 f8a6 	bl	8003bf8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001aac:	2301      	movs	r3, #1
}
 8001aae:	4618      	mov	r0, r3
 8001ab0:	3710      	adds	r7, #16
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	e000ed04 	.word	0xe000ed04

08001abc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08e      	sub	sp, #56	; 0x38
 8001ac0:	af02      	add	r7, sp, #8
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]
 8001ac8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d109      	bne.n	8001ae4 <xQueueGenericCreateStatic+0x28>
 8001ad0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ad4:	f383 8811 	msr	BASEPRI, r3
 8001ad8:	f3bf 8f6f 	isb	sy
 8001adc:	f3bf 8f4f 	dsb	sy
 8001ae0:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ae2:	e7fe      	b.n	8001ae2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d109      	bne.n	8001afe <xQueueGenericCreateStatic+0x42>
 8001aea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aee:	f383 8811 	msr	BASEPRI, r3
 8001af2:	f3bf 8f6f 	isb	sy
 8001af6:	f3bf 8f4f 	dsb	sy
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
 8001afc:	e7fe      	b.n	8001afc <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d002      	beq.n	8001b0a <xQueueGenericCreateStatic+0x4e>
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <xQueueGenericCreateStatic+0x52>
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <xQueueGenericCreateStatic+0x54>
 8001b0e:	2300      	movs	r3, #0
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d109      	bne.n	8001b28 <xQueueGenericCreateStatic+0x6c>
 8001b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b18:	f383 8811 	msr	BASEPRI, r3
 8001b1c:	f3bf 8f6f 	isb	sy
 8001b20:	f3bf 8f4f 	dsb	sy
 8001b24:	623b      	str	r3, [r7, #32]
 8001b26:	e7fe      	b.n	8001b26 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d102      	bne.n	8001b34 <xQueueGenericCreateStatic+0x78>
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d101      	bne.n	8001b38 <xQueueGenericCreateStatic+0x7c>
 8001b34:	2301      	movs	r3, #1
 8001b36:	e000      	b.n	8001b3a <xQueueGenericCreateStatic+0x7e>
 8001b38:	2300      	movs	r3, #0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d109      	bne.n	8001b52 <xQueueGenericCreateStatic+0x96>
 8001b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b42:	f383 8811 	msr	BASEPRI, r3
 8001b46:	f3bf 8f6f 	isb	sy
 8001b4a:	f3bf 8f4f 	dsb	sy
 8001b4e:	61fb      	str	r3, [r7, #28]
 8001b50:	e7fe      	b.n	8001b50 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8001b52:	2348      	movs	r3, #72	; 0x48
 8001b54:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	2b48      	cmp	r3, #72	; 0x48
 8001b5a:	d009      	beq.n	8001b70 <xQueueGenericCreateStatic+0xb4>
 8001b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b60:	f383 8811 	msr	BASEPRI, r3
 8001b64:	f3bf 8f6f 	isb	sy
 8001b68:	f3bf 8f4f 	dsb	sy
 8001b6c:	61bb      	str	r3, [r7, #24]
 8001b6e:	e7fe      	b.n	8001b6e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8001b70:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8001b76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d00d      	beq.n	8001b98 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8001b7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8001b84:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8001b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	68b9      	ldr	r1, [r7, #8]
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f000 f805 	bl	8001ba2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8001b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3730      	adds	r7, #48	; 0x30
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b084      	sub	sp, #16
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	60f8      	str	r0, [r7, #12]
 8001baa:	60b9      	str	r1, [r7, #8]
 8001bac:	607a      	str	r2, [r7, #4]
 8001bae:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8001bb0:	68bb      	ldr	r3, [r7, #8]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d103      	bne.n	8001bbe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	69ba      	ldr	r2, [r7, #24]
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	e002      	b.n	8001bc4 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8001bbe:	69bb      	ldr	r3, [r7, #24]
 8001bc0:	687a      	ldr	r2, [r7, #4]
 8001bc2:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	68fa      	ldr	r2, [r7, #12]
 8001bc8:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8001bca:	69bb      	ldr	r3, [r7, #24]
 8001bcc:	68ba      	ldr	r2, [r7, #8]
 8001bce:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	69b8      	ldr	r0, [r7, #24]
 8001bd4:	f7ff ff0a 	bl	80019ec <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8001bd8:	bf00      	nop
 8001bda:	3710      	adds	r7, #16
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bd80      	pop	{r7, pc}

08001be0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b08e      	sub	sp, #56	; 0x38
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
 8001bec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d109      	bne.n	8001c10 <xQueueGenericSend+0x30>
 8001bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c00:	f383 8811 	msr	BASEPRI, r3
 8001c04:	f3bf 8f6f 	isb	sy
 8001c08:	f3bf 8f4f 	dsb	sy
 8001c0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001c0e:	e7fe      	b.n	8001c0e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d103      	bne.n	8001c1e <xQueueGenericSend+0x3e>
 8001c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <xQueueGenericSend+0x42>
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e000      	b.n	8001c24 <xQueueGenericSend+0x44>
 8001c22:	2300      	movs	r3, #0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d109      	bne.n	8001c3c <xQueueGenericSend+0x5c>
 8001c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c2c:	f383 8811 	msr	BASEPRI, r3
 8001c30:	f3bf 8f6f 	isb	sy
 8001c34:	f3bf 8f4f 	dsb	sy
 8001c38:	627b      	str	r3, [r7, #36]	; 0x24
 8001c3a:	e7fe      	b.n	8001c3a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2b02      	cmp	r3, #2
 8001c40:	d103      	bne.n	8001c4a <xQueueGenericSend+0x6a>
 8001c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d101      	bne.n	8001c4e <xQueueGenericSend+0x6e>
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e000      	b.n	8001c50 <xQueueGenericSend+0x70>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d109      	bne.n	8001c68 <xQueueGenericSend+0x88>
 8001c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c58:	f383 8811 	msr	BASEPRI, r3
 8001c5c:	f3bf 8f6f 	isb	sy
 8001c60:	f3bf 8f4f 	dsb	sy
 8001c64:	623b      	str	r3, [r7, #32]
 8001c66:	e7fe      	b.n	8001c66 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001c68:	f001 fa22 	bl	80030b0 <xTaskGetSchedulerState>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d102      	bne.n	8001c78 <xQueueGenericSend+0x98>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d101      	bne.n	8001c7c <xQueueGenericSend+0x9c>
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e000      	b.n	8001c7e <xQueueGenericSend+0x9e>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d109      	bne.n	8001c96 <xQueueGenericSend+0xb6>
 8001c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c86:	f383 8811 	msr	BASEPRI, r3
 8001c8a:	f3bf 8f6f 	isb	sy
 8001c8e:	f3bf 8f4f 	dsb	sy
 8001c92:	61fb      	str	r3, [r7, #28]
 8001c94:	e7fe      	b.n	8001c94 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001c96:	f001 ff81 	bl	8003b9c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001c9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ca0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d302      	bcc.n	8001cac <xQueueGenericSend+0xcc>
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d129      	bne.n	8001d00 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001cac:	683a      	ldr	r2, [r7, #0]
 8001cae:	68b9      	ldr	r1, [r7, #8]
 8001cb0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001cb2:	f000 f9ff 	bl	80020b4 <prvCopyDataToQueue>
 8001cb6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d010      	beq.n	8001ce2 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001cc2:	3324      	adds	r3, #36	; 0x24
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	f000 ffdd 	bl	8002c84 <xTaskRemoveFromEventList>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d013      	beq.n	8001cf8 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8001cd0:	4b3f      	ldr	r3, [pc, #252]	; (8001dd0 <xQueueGenericSend+0x1f0>)
 8001cd2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	f3bf 8f4f 	dsb	sy
 8001cdc:	f3bf 8f6f 	isb	sy
 8001ce0:	e00a      	b.n	8001cf8 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8001ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d007      	beq.n	8001cf8 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8001ce8:	4b39      	ldr	r3, [pc, #228]	; (8001dd0 <xQueueGenericSend+0x1f0>)
 8001cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	f3bf 8f4f 	dsb	sy
 8001cf4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8001cf8:	f001 ff7e 	bl	8003bf8 <vPortExitCritical>
				return pdPASS;
 8001cfc:	2301      	movs	r3, #1
 8001cfe:	e063      	b.n	8001dc8 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d103      	bne.n	8001d0e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001d06:	f001 ff77 	bl	8003bf8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	e05c      	b.n	8001dc8 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001d0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d106      	bne.n	8001d22 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001d14:	f107 0314 	add.w	r3, r7, #20
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 f875 	bl	8002e08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001d22:	f001 ff69 	bl	8003bf8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001d26:	f000 fd59 	bl	80027dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001d2a:	f001 ff37 	bl	8003b9c <vPortEnterCritical>
 8001d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d30:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001d34:	b25b      	sxtb	r3, r3
 8001d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d3a:	d103      	bne.n	8001d44 <xQueueGenericSend+0x164>
 8001d3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d46:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001d4a:	b25b      	sxtb	r3, r3
 8001d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d50:	d103      	bne.n	8001d5a <xQueueGenericSend+0x17a>
 8001d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001d5a:	f001 ff4d 	bl	8003bf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001d5e:	1d3a      	adds	r2, r7, #4
 8001d60:	f107 0314 	add.w	r3, r7, #20
 8001d64:	4611      	mov	r1, r2
 8001d66:	4618      	mov	r0, r3
 8001d68:	f001 f864 	bl	8002e34 <xTaskCheckForTimeOut>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d124      	bne.n	8001dbc <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001d72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d74:	f000 fa96 	bl	80022a4 <prvIsQueueFull>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d018      	beq.n	8001db0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d80:	3310      	adds	r3, #16
 8001d82:	687a      	ldr	r2, [r7, #4]
 8001d84:	4611      	mov	r1, r2
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 fef4 	bl	8002b74 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001d8c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d8e:	f000 fa21 	bl	80021d4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001d92:	f000 fd31 	bl	80027f8 <xTaskResumeAll>
 8001d96:	4603      	mov	r3, r0
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	f47f af7c 	bne.w	8001c96 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8001d9e:	4b0c      	ldr	r3, [pc, #48]	; (8001dd0 <xQueueGenericSend+0x1f0>)
 8001da0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	f3bf 8f4f 	dsb	sy
 8001daa:	f3bf 8f6f 	isb	sy
 8001dae:	e772      	b.n	8001c96 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001db0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001db2:	f000 fa0f 	bl	80021d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001db6:	f000 fd1f 	bl	80027f8 <xTaskResumeAll>
 8001dba:	e76c      	b.n	8001c96 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001dbc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001dbe:	f000 fa09 	bl	80021d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001dc2:	f000 fd19 	bl	80027f8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8001dc6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3738      	adds	r7, #56	; 0x38
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	e000ed04 	.word	0xe000ed04

08001dd4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b08e      	sub	sp, #56	; 0x38
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	60f8      	str	r0, [r7, #12]
 8001ddc:	60b9      	str	r1, [r7, #8]
 8001dde:	607a      	str	r2, [r7, #4]
 8001de0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8001de6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d109      	bne.n	8001e00 <xQueueGenericSendFromISR+0x2c>
 8001dec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df0:	f383 8811 	msr	BASEPRI, r3
 8001df4:	f3bf 8f6f 	isb	sy
 8001df8:	f3bf 8f4f 	dsb	sy
 8001dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8001dfe:	e7fe      	b.n	8001dfe <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d103      	bne.n	8001e0e <xQueueGenericSendFromISR+0x3a>
 8001e06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d101      	bne.n	8001e12 <xQueueGenericSendFromISR+0x3e>
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e000      	b.n	8001e14 <xQueueGenericSendFromISR+0x40>
 8001e12:	2300      	movs	r3, #0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d109      	bne.n	8001e2c <xQueueGenericSendFromISR+0x58>
 8001e18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e1c:	f383 8811 	msr	BASEPRI, r3
 8001e20:	f3bf 8f6f 	isb	sy
 8001e24:	f3bf 8f4f 	dsb	sy
 8001e28:	623b      	str	r3, [r7, #32]
 8001e2a:	e7fe      	b.n	8001e2a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	2b02      	cmp	r3, #2
 8001e30:	d103      	bne.n	8001e3a <xQueueGenericSendFromISR+0x66>
 8001e32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d101      	bne.n	8001e3e <xQueueGenericSendFromISR+0x6a>
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e000      	b.n	8001e40 <xQueueGenericSendFromISR+0x6c>
 8001e3e:	2300      	movs	r3, #0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d109      	bne.n	8001e58 <xQueueGenericSendFromISR+0x84>
 8001e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e48:	f383 8811 	msr	BASEPRI, r3
 8001e4c:	f3bf 8f6f 	isb	sy
 8001e50:	f3bf 8f4f 	dsb	sy
 8001e54:	61fb      	str	r3, [r7, #28]
 8001e56:	e7fe      	b.n	8001e56 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001e58:	f001 ff7c 	bl	8003d54 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8001e5c:	f3ef 8211 	mrs	r2, BASEPRI
 8001e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e64:	f383 8811 	msr	BASEPRI, r3
 8001e68:	f3bf 8f6f 	isb	sy
 8001e6c:	f3bf 8f4f 	dsb	sy
 8001e70:	61ba      	str	r2, [r7, #24]
 8001e72:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8001e74:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001e76:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d302      	bcc.n	8001e8a <xQueueGenericSendFromISR+0xb6>
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	2b02      	cmp	r3, #2
 8001e88:	d12c      	bne.n	8001ee4 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001e8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e90:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001e94:	683a      	ldr	r2, [r7, #0]
 8001e96:	68b9      	ldr	r1, [r7, #8]
 8001e98:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001e9a:	f000 f90b 	bl	80020b4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001e9e:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001ea2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ea6:	d112      	bne.n	8001ece <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001ea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d016      	beq.n	8001ede <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eb2:	3324      	adds	r3, #36	; 0x24
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f000 fee5 	bl	8002c84 <xTaskRemoveFromEventList>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d00e      	beq.n	8001ede <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00b      	beq.n	8001ede <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2201      	movs	r2, #1
 8001eca:	601a      	str	r2, [r3, #0]
 8001ecc:	e007      	b.n	8001ede <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001ece:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001ed2:	3301      	adds	r3, #1
 8001ed4:	b2db      	uxtb	r3, r3
 8001ed6:	b25a      	sxtb	r2, r3
 8001ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001eda:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8001ee2:	e001      	b.n	8001ee8 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eea:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001ef2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	3738      	adds	r7, #56	; 0x38
 8001ef8:	46bd      	mov	sp, r7
 8001efa:	bd80      	pop	{r7, pc}

08001efc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b08c      	sub	sp, #48	; 0x30
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8001f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d109      	bne.n	8001f2a <xQueueReceive+0x2e>
	__asm volatile
 8001f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f1a:	f383 8811 	msr	BASEPRI, r3
 8001f1e:	f3bf 8f6f 	isb	sy
 8001f22:	f3bf 8f4f 	dsb	sy
 8001f26:	623b      	str	r3, [r7, #32]
 8001f28:	e7fe      	b.n	8001f28 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d103      	bne.n	8001f38 <xQueueReceive+0x3c>
 8001f30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <xQueueReceive+0x40>
 8001f38:	2301      	movs	r3, #1
 8001f3a:	e000      	b.n	8001f3e <xQueueReceive+0x42>
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d109      	bne.n	8001f56 <xQueueReceive+0x5a>
 8001f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f46:	f383 8811 	msr	BASEPRI, r3
 8001f4a:	f3bf 8f6f 	isb	sy
 8001f4e:	f3bf 8f4f 	dsb	sy
 8001f52:	61fb      	str	r3, [r7, #28]
 8001f54:	e7fe      	b.n	8001f54 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f56:	f001 f8ab 	bl	80030b0 <xTaskGetSchedulerState>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d102      	bne.n	8001f66 <xQueueReceive+0x6a>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d101      	bne.n	8001f6a <xQueueReceive+0x6e>
 8001f66:	2301      	movs	r3, #1
 8001f68:	e000      	b.n	8001f6c <xQueueReceive+0x70>
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d109      	bne.n	8001f84 <xQueueReceive+0x88>
 8001f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f74:	f383 8811 	msr	BASEPRI, r3
 8001f78:	f3bf 8f6f 	isb	sy
 8001f7c:	f3bf 8f4f 	dsb	sy
 8001f80:	61bb      	str	r3, [r7, #24]
 8001f82:	e7fe      	b.n	8001f82 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8001f84:	f001 fe0a 	bl	8003b9c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d01f      	beq.n	8001fd4 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001f94:	68b9      	ldr	r1, [r7, #8]
 8001f96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f98:	f000 f8f6 	bl	8002188 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8001f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f9e:	1e5a      	subs	r2, r3, #1
 8001fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8001fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fa6:	691b      	ldr	r3, [r3, #16]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d00f      	beq.n	8001fcc <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8001fac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fae:	3310      	adds	r3, #16
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	f000 fe67 	bl	8002c84 <xTaskRemoveFromEventList>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d007      	beq.n	8001fcc <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8001fbc:	4b3c      	ldr	r3, [pc, #240]	; (80020b0 <xQueueReceive+0x1b4>)
 8001fbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	f3bf 8f4f 	dsb	sy
 8001fc8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8001fcc:	f001 fe14 	bl	8003bf8 <vPortExitCritical>
				return pdPASS;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	e069      	b.n	80020a8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d103      	bne.n	8001fe2 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8001fda:	f001 fe0d 	bl	8003bf8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	e062      	b.n	80020a8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001fe2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d106      	bne.n	8001ff6 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8001fe8:	f107 0310 	add.w	r3, r7, #16
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 ff0b 	bl	8002e08 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001ff6:	f001 fdff 	bl	8003bf8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001ffa:	f000 fbef 	bl	80027dc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001ffe:	f001 fdcd 	bl	8003b9c <vPortEnterCritical>
 8002002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002004:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002008:	b25b      	sxtb	r3, r3
 800200a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200e:	d103      	bne.n	8002018 <xQueueReceive+0x11c>
 8002010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002012:	2200      	movs	r2, #0
 8002014:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002018:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800201a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800201e:	b25b      	sxtb	r3, r3
 8002020:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002024:	d103      	bne.n	800202e <xQueueReceive+0x132>
 8002026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002028:	2200      	movs	r2, #0
 800202a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800202e:	f001 fde3 	bl	8003bf8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002032:	1d3a      	adds	r2, r7, #4
 8002034:	f107 0310 	add.w	r3, r7, #16
 8002038:	4611      	mov	r1, r2
 800203a:	4618      	mov	r0, r3
 800203c:	f000 fefa 	bl	8002e34 <xTaskCheckForTimeOut>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d123      	bne.n	800208e <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002046:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002048:	f000 f916 	bl	8002278 <prvIsQueueEmpty>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d017      	beq.n	8002082 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002052:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002054:	3324      	adds	r3, #36	; 0x24
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	4611      	mov	r1, r2
 800205a:	4618      	mov	r0, r3
 800205c:	f000 fd8a 	bl	8002b74 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002060:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002062:	f000 f8b7 	bl	80021d4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002066:	f000 fbc7 	bl	80027f8 <xTaskResumeAll>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d189      	bne.n	8001f84 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002070:	4b0f      	ldr	r3, [pc, #60]	; (80020b0 <xQueueReceive+0x1b4>)
 8002072:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	f3bf 8f4f 	dsb	sy
 800207c:	f3bf 8f6f 	isb	sy
 8002080:	e780      	b.n	8001f84 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002082:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002084:	f000 f8a6 	bl	80021d4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002088:	f000 fbb6 	bl	80027f8 <xTaskResumeAll>
 800208c:	e77a      	b.n	8001f84 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800208e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002090:	f000 f8a0 	bl	80021d4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002094:	f000 fbb0 	bl	80027f8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002098:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800209a:	f000 f8ed 	bl	8002278 <prvIsQueueEmpty>
 800209e:	4603      	mov	r3, r0
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	f43f af6f 	beq.w	8001f84 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80020a6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	3730      	adds	r7, #48	; 0x30
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	e000ed04 	.word	0xe000ed04

080020b4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b086      	sub	sp, #24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80020c0:	2300      	movs	r3, #0
 80020c2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80020c8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d10d      	bne.n	80020ee <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d14d      	bne.n	8002176 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	689b      	ldr	r3, [r3, #8]
 80020de:	4618      	mov	r0, r3
 80020e0:	f001 f804 	bl	80030ec <xTaskPriorityDisinherit>
 80020e4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2200      	movs	r2, #0
 80020ea:	609a      	str	r2, [r3, #8]
 80020ec:	e043      	b.n	8002176 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d119      	bne.n	8002128 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6858      	ldr	r0, [r3, #4]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fc:	461a      	mov	r2, r3
 80020fe:	68b9      	ldr	r1, [r7, #8]
 8002100:	f002 f866 	bl	80041d0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	685a      	ldr	r2, [r3, #4]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210c:	441a      	add	r2, r3
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	429a      	cmp	r2, r3
 800211c:	d32b      	bcc.n	8002176 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	e026      	b.n	8002176 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	68d8      	ldr	r0, [r3, #12]
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002130:	461a      	mov	r2, r3
 8002132:	68b9      	ldr	r1, [r7, #8]
 8002134:	f002 f84c 	bl	80041d0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	68da      	ldr	r2, [r3, #12]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002140:	425b      	negs	r3, r3
 8002142:	441a      	add	r2, r3
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	68da      	ldr	r2, [r3, #12]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	429a      	cmp	r2, r3
 8002152:	d207      	bcs.n	8002164 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215c:	425b      	negs	r3, r3
 800215e:	441a      	add	r2, r3
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2b02      	cmp	r3, #2
 8002168:	d105      	bne.n	8002176 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800216a:	693b      	ldr	r3, [r7, #16]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d002      	beq.n	8002176 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	3b01      	subs	r3, #1
 8002174:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1c5a      	adds	r2, r3, #1
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800217e:	697b      	ldr	r3, [r7, #20]
}
 8002180:	4618      	mov	r0, r3
 8002182:	3718      	adds	r7, #24
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002196:	2b00      	cmp	r3, #0
 8002198:	d018      	beq.n	80021cc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	68da      	ldr	r2, [r3, #12]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a2:	441a      	add	r2, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	68da      	ldr	r2, [r3, #12]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	689b      	ldr	r3, [r3, #8]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d303      	bcc.n	80021bc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68d9      	ldr	r1, [r3, #12]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	461a      	mov	r2, r3
 80021c6:	6838      	ldr	r0, [r7, #0]
 80021c8:	f002 f802 	bl	80041d0 <memcpy>
	}
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b084      	sub	sp, #16
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80021dc:	f001 fcde 	bl	8003b9c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80021e6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80021e8:	e011      	b.n	800220e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d012      	beq.n	8002218 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3324      	adds	r3, #36	; 0x24
 80021f6:	4618      	mov	r0, r3
 80021f8:	f000 fd44 	bl	8002c84 <xTaskRemoveFromEventList>
 80021fc:	4603      	mov	r3, r0
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d001      	beq.n	8002206 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002202:	f000 fe77 	bl	8002ef4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	3b01      	subs	r3, #1
 800220a:	b2db      	uxtb	r3, r3
 800220c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800220e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002212:	2b00      	cmp	r3, #0
 8002214:	dce9      	bgt.n	80021ea <prvUnlockQueue+0x16>
 8002216:	e000      	b.n	800221a <prvUnlockQueue+0x46>
					break;
 8002218:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	22ff      	movs	r2, #255	; 0xff
 800221e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8002222:	f001 fce9 	bl	8003bf8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8002226:	f001 fcb9 	bl	8003b9c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002230:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002232:	e011      	b.n	8002258 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	691b      	ldr	r3, [r3, #16]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d012      	beq.n	8002262 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3310      	adds	r3, #16
 8002240:	4618      	mov	r0, r3
 8002242:	f000 fd1f 	bl	8002c84 <xTaskRemoveFromEventList>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800224c:	f000 fe52 	bl	8002ef4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8002250:	7bbb      	ldrb	r3, [r7, #14]
 8002252:	3b01      	subs	r3, #1
 8002254:	b2db      	uxtb	r3, r3
 8002256:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8002258:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800225c:	2b00      	cmp	r3, #0
 800225e:	dce9      	bgt.n	8002234 <prvUnlockQueue+0x60>
 8002260:	e000      	b.n	8002264 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8002262:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	22ff      	movs	r2, #255	; 0xff
 8002268:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800226c:	f001 fcc4 	bl	8003bf8 <vPortExitCritical>
}
 8002270:	bf00      	nop
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002280:	f001 fc8c 	bl	8003b9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002288:	2b00      	cmp	r3, #0
 800228a:	d102      	bne.n	8002292 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800228c:	2301      	movs	r3, #1
 800228e:	60fb      	str	r3, [r7, #12]
 8002290:	e001      	b.n	8002296 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8002296:	f001 fcaf 	bl	8003bf8 <vPortExitCritical>

	return xReturn;
 800229a:	68fb      	ldr	r3, [r7, #12]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80022ac:	f001 fc76 	bl	8003b9c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80022b8:	429a      	cmp	r2, r3
 80022ba:	d102      	bne.n	80022c2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80022bc:	2301      	movs	r3, #1
 80022be:	60fb      	str	r3, [r7, #12]
 80022c0:	e001      	b.n	80022c6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80022c6:	f001 fc97 	bl	8003bf8 <vPortExitCritical>

	return xReturn;
 80022ca:	68fb      	ldr	r3, [r7, #12]
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3710      	adds	r7, #16
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}

080022d4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80022d4:	b480      	push	{r7}
 80022d6:	b085      	sub	sp, #20
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
 80022dc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80022de:	2300      	movs	r3, #0
 80022e0:	60fb      	str	r3, [r7, #12]
 80022e2:	e014      	b.n	800230e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80022e4:	4a0e      	ldr	r2, [pc, #56]	; (8002320 <vQueueAddToRegistry+0x4c>)
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d10b      	bne.n	8002308 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80022f0:	490b      	ldr	r1, [pc, #44]	; (8002320 <vQueueAddToRegistry+0x4c>)
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	683a      	ldr	r2, [r7, #0]
 80022f6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80022fa:	4a09      	ldr	r2, [pc, #36]	; (8002320 <vQueueAddToRegistry+0x4c>)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	00db      	lsls	r3, r3, #3
 8002300:	4413      	add	r3, r2
 8002302:	687a      	ldr	r2, [r7, #4]
 8002304:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8002306:	e005      	b.n	8002314 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	3301      	adds	r3, #1
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2b07      	cmp	r3, #7
 8002312:	d9e7      	bls.n	80022e4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002314:	bf00      	nop
 8002316:	3714      	adds	r7, #20
 8002318:	46bd      	mov	sp, r7
 800231a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231e:	4770      	bx	lr
 8002320:	20004594 	.word	0x20004594

08002324 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002324:	b580      	push	{r7, lr}
 8002326:	b086      	sub	sp, #24
 8002328:	af00      	add	r7, sp, #0
 800232a:	60f8      	str	r0, [r7, #12]
 800232c:	60b9      	str	r1, [r7, #8]
 800232e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8002334:	f001 fc32 	bl	8003b9c <vPortEnterCritical>
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800233e:	b25b      	sxtb	r3, r3
 8002340:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002344:	d103      	bne.n	800234e <vQueueWaitForMessageRestricted+0x2a>
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002354:	b25b      	sxtb	r3, r3
 8002356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235a:	d103      	bne.n	8002364 <vQueueWaitForMessageRestricted+0x40>
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002364:	f001 fc48 	bl	8003bf8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800236c:	2b00      	cmp	r3, #0
 800236e:	d106      	bne.n	800237e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	3324      	adds	r3, #36	; 0x24
 8002374:	687a      	ldr	r2, [r7, #4]
 8002376:	68b9      	ldr	r1, [r7, #8]
 8002378:	4618      	mov	r0, r3
 800237a:	f000 fc59 	bl	8002c30 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800237e:	6978      	ldr	r0, [r7, #20]
 8002380:	f7ff ff28 	bl	80021d4 <prvUnlockQueue>
	}
 8002384:	bf00      	nop
 8002386:	3718      	adds	r7, #24
 8002388:	46bd      	mov	sp, r7
 800238a:	bd80      	pop	{r7, pc}

0800238c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08e      	sub	sp, #56	; 0x38
 8002390:	af04      	add	r7, sp, #16
 8002392:	60f8      	str	r0, [r7, #12]
 8002394:	60b9      	str	r1, [r7, #8]
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800239a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800239c:	2b00      	cmp	r3, #0
 800239e:	d109      	bne.n	80023b4 <xTaskCreateStatic+0x28>
 80023a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023a4:	f383 8811 	msr	BASEPRI, r3
 80023a8:	f3bf 8f6f 	isb	sy
 80023ac:	f3bf 8f4f 	dsb	sy
 80023b0:	623b      	str	r3, [r7, #32]
 80023b2:	e7fe      	b.n	80023b2 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80023b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d109      	bne.n	80023ce <xTaskCreateStatic+0x42>
 80023ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023be:	f383 8811 	msr	BASEPRI, r3
 80023c2:	f3bf 8f6f 	isb	sy
 80023c6:	f3bf 8f4f 	dsb	sy
 80023ca:	61fb      	str	r3, [r7, #28]
 80023cc:	e7fe      	b.n	80023cc <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80023ce:	2354      	movs	r3, #84	; 0x54
 80023d0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80023d2:	693b      	ldr	r3, [r7, #16]
 80023d4:	2b54      	cmp	r3, #84	; 0x54
 80023d6:	d009      	beq.n	80023ec <xTaskCreateStatic+0x60>
 80023d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023dc:	f383 8811 	msr	BASEPRI, r3
 80023e0:	f3bf 8f6f 	isb	sy
 80023e4:	f3bf 8f4f 	dsb	sy
 80023e8:	61bb      	str	r3, [r7, #24]
 80023ea:	e7fe      	b.n	80023ea <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80023ec:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80023ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d01e      	beq.n	8002432 <xTaskCreateStatic+0xa6>
 80023f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d01b      	beq.n	8002432 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80023fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80023fc:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80023fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002400:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002402:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002406:	2202      	movs	r2, #2
 8002408:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800240c:	2300      	movs	r3, #0
 800240e:	9303      	str	r3, [sp, #12]
 8002410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002412:	9302      	str	r3, [sp, #8]
 8002414:	f107 0314 	add.w	r3, r7, #20
 8002418:	9301      	str	r3, [sp, #4]
 800241a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800241c:	9300      	str	r3, [sp, #0]
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	68b9      	ldr	r1, [r7, #8]
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 f850 	bl	80024ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800242a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800242c:	f000 f8d4 	bl	80025d8 <prvAddNewTaskToReadyList>
 8002430:	e001      	b.n	8002436 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 8002432:	2300      	movs	r3, #0
 8002434:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002436:	697b      	ldr	r3, [r7, #20]
	}
 8002438:	4618      	mov	r0, r3
 800243a:	3728      	adds	r7, #40	; 0x28
 800243c:	46bd      	mov	sp, r7
 800243e:	bd80      	pop	{r7, pc}

08002440 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002440:	b580      	push	{r7, lr}
 8002442:	b08c      	sub	sp, #48	; 0x30
 8002444:	af04      	add	r7, sp, #16
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	603b      	str	r3, [r7, #0]
 800244c:	4613      	mov	r3, r2
 800244e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002450:	88fb      	ldrh	r3, [r7, #6]
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	4618      	mov	r0, r3
 8002456:	f001 fcbb 	bl	8003dd0 <pvPortMalloc>
 800245a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d00e      	beq.n	8002480 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002462:	2054      	movs	r0, #84	; 0x54
 8002464:	f001 fcb4 	bl	8003dd0 <pvPortMalloc>
 8002468:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d003      	beq.n	8002478 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	697a      	ldr	r2, [r7, #20]
 8002474:	631a      	str	r2, [r3, #48]	; 0x30
 8002476:	e005      	b.n	8002484 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002478:	6978      	ldr	r0, [r7, #20]
 800247a:	f001 fd6b 	bl	8003f54 <vPortFree>
 800247e:	e001      	b.n	8002484 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002480:	2300      	movs	r3, #0
 8002482:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d017      	beq.n	80024ba <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002492:	88fa      	ldrh	r2, [r7, #6]
 8002494:	2300      	movs	r3, #0
 8002496:	9303      	str	r3, [sp, #12]
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	9302      	str	r3, [sp, #8]
 800249c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	68b9      	ldr	r1, [r7, #8]
 80024a8:	68f8      	ldr	r0, [r7, #12]
 80024aa:	f000 f80e 	bl	80024ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80024ae:	69f8      	ldr	r0, [r7, #28]
 80024b0:	f000 f892 	bl	80025d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80024b4:	2301      	movs	r3, #1
 80024b6:	61bb      	str	r3, [r7, #24]
 80024b8:	e002      	b.n	80024c0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80024ba:	f04f 33ff 	mov.w	r3, #4294967295
 80024be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80024c0:	69bb      	ldr	r3, [r7, #24]
	}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3720      	adds	r7, #32
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}

080024ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80024ca:	b580      	push	{r7, lr}
 80024cc:	b088      	sub	sp, #32
 80024ce:	af00      	add	r7, sp, #0
 80024d0:	60f8      	str	r0, [r7, #12]
 80024d2:	60b9      	str	r1, [r7, #8]
 80024d4:	607a      	str	r2, [r7, #4]
 80024d6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80024d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80024e2:	3b01      	subs	r3, #1
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	4413      	add	r3, r2
 80024e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	f023 0307 	bic.w	r3, r3, #7
 80024f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	f003 0307 	and.w	r3, r3, #7
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d009      	beq.n	8002510 <prvInitialiseNewTask+0x46>
 80024fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002500:	f383 8811 	msr	BASEPRI, r3
 8002504:	f3bf 8f6f 	isb	sy
 8002508:	f3bf 8f4f 	dsb	sy
 800250c:	617b      	str	r3, [r7, #20]
 800250e:	e7fe      	b.n	800250e <prvInitialiseNewTask+0x44>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d01f      	beq.n	8002556 <prvInitialiseNewTask+0x8c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002516:	2300      	movs	r3, #0
 8002518:	61fb      	str	r3, [r7, #28]
 800251a:	e012      	b.n	8002542 <prvInitialiseNewTask+0x78>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800251c:	68ba      	ldr	r2, [r7, #8]
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	4413      	add	r3, r2
 8002522:	7819      	ldrb	r1, [r3, #0]
 8002524:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	4413      	add	r3, r2
 800252a:	3334      	adds	r3, #52	; 0x34
 800252c:	460a      	mov	r2, r1
 800252e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002530:	68ba      	ldr	r2, [r7, #8]
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	4413      	add	r3, r2
 8002536:	781b      	ldrb	r3, [r3, #0]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d006      	beq.n	800254a <prvInitialiseNewTask+0x80>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	3301      	adds	r3, #1
 8002540:	61fb      	str	r3, [r7, #28]
 8002542:	69fb      	ldr	r3, [r7, #28]
 8002544:	2b0f      	cmp	r3, #15
 8002546:	d9e9      	bls.n	800251c <prvInitialiseNewTask+0x52>
 8002548:	e000      	b.n	800254c <prvInitialiseNewTask+0x82>
			{
				break;
 800254a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800254c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800254e:	2200      	movs	r2, #0
 8002550:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002554:	e003      	b.n	800255e <prvInitialiseNewTask+0x94>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002558:	2200      	movs	r2, #0
 800255a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800255e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002560:	2b06      	cmp	r3, #6
 8002562:	d901      	bls.n	8002568 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002564:	2306      	movs	r3, #6
 8002566:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800256a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800256c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800256e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002570:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002572:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002574:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002576:	2200      	movs	r2, #0
 8002578:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800257a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800257c:	3304      	adds	r3, #4
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff f99f 	bl	80018c2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002584:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002586:	3318      	adds	r3, #24
 8002588:	4618      	mov	r0, r3
 800258a:	f7ff f99a 	bl	80018c2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800258e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002590:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002592:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002596:	f1c3 0207 	rsb	r2, r3, #7
 800259a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800259c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800259e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025a2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80025a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025a6:	2200      	movs	r2, #0
 80025a8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80025aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ac:	2200      	movs	r2, #0
 80025ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80025b2:	683a      	ldr	r2, [r7, #0]
 80025b4:	68f9      	ldr	r1, [r7, #12]
 80025b6:	69b8      	ldr	r0, [r7, #24]
 80025b8:	f001 f9c8 	bl	800394c <pxPortInitialiseStack>
 80025bc:	4602      	mov	r2, r0
 80025be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025c0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80025c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d002      	beq.n	80025ce <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80025c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80025cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80025ce:	bf00      	nop
 80025d0:	3720      	adds	r7, #32
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
	...

080025d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b082      	sub	sp, #8
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80025e0:	f001 fadc 	bl	8003b9c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80025e4:	4b2a      	ldr	r3, [pc, #168]	; (8002690 <prvAddNewTaskToReadyList+0xb8>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	3301      	adds	r3, #1
 80025ea:	4a29      	ldr	r2, [pc, #164]	; (8002690 <prvAddNewTaskToReadyList+0xb8>)
 80025ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80025ee:	4b29      	ldr	r3, [pc, #164]	; (8002694 <prvAddNewTaskToReadyList+0xbc>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d109      	bne.n	800260a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80025f6:	4a27      	ldr	r2, [pc, #156]	; (8002694 <prvAddNewTaskToReadyList+0xbc>)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80025fc:	4b24      	ldr	r3, [pc, #144]	; (8002690 <prvAddNewTaskToReadyList+0xb8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b01      	cmp	r3, #1
 8002602:	d110      	bne.n	8002626 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002604:	f000 fc9a 	bl	8002f3c <prvInitialiseTaskLists>
 8002608:	e00d      	b.n	8002626 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800260a:	4b23      	ldr	r3, [pc, #140]	; (8002698 <prvAddNewTaskToReadyList+0xc0>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d109      	bne.n	8002626 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002612:	4b20      	ldr	r3, [pc, #128]	; (8002694 <prvAddNewTaskToReadyList+0xbc>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261c:	429a      	cmp	r2, r3
 800261e:	d802      	bhi.n	8002626 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002620:	4a1c      	ldr	r2, [pc, #112]	; (8002694 <prvAddNewTaskToReadyList+0xbc>)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002626:	4b1d      	ldr	r3, [pc, #116]	; (800269c <prvAddNewTaskToReadyList+0xc4>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	3301      	adds	r3, #1
 800262c:	4a1b      	ldr	r2, [pc, #108]	; (800269c <prvAddNewTaskToReadyList+0xc4>)
 800262e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002634:	2201      	movs	r2, #1
 8002636:	409a      	lsls	r2, r3
 8002638:	4b19      	ldr	r3, [pc, #100]	; (80026a0 <prvAddNewTaskToReadyList+0xc8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4313      	orrs	r3, r2
 800263e:	4a18      	ldr	r2, [pc, #96]	; (80026a0 <prvAddNewTaskToReadyList+0xc8>)
 8002640:	6013      	str	r3, [r2, #0]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002646:	4613      	mov	r3, r2
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	4413      	add	r3, r2
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	4a15      	ldr	r2, [pc, #84]	; (80026a4 <prvAddNewTaskToReadyList+0xcc>)
 8002650:	441a      	add	r2, r3
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	3304      	adds	r3, #4
 8002656:	4619      	mov	r1, r3
 8002658:	4610      	mov	r0, r2
 800265a:	f7ff f93f 	bl	80018dc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800265e:	f001 facb 	bl	8003bf8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002662:	4b0d      	ldr	r3, [pc, #52]	; (8002698 <prvAddNewTaskToReadyList+0xc0>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d00e      	beq.n	8002688 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800266a:	4b0a      	ldr	r3, [pc, #40]	; (8002694 <prvAddNewTaskToReadyList+0xbc>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002674:	429a      	cmp	r2, r3
 8002676:	d207      	bcs.n	8002688 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002678:	4b0b      	ldr	r3, [pc, #44]	; (80026a8 <prvAddNewTaskToReadyList+0xd0>)
 800267a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	f3bf 8f4f 	dsb	sy
 8002684:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002688:	bf00      	nop
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	2000083c 	.word	0x2000083c
 8002694:	2000073c 	.word	0x2000073c
 8002698:	20000848 	.word	0x20000848
 800269c:	20000858 	.word	0x20000858
 80026a0:	20000844 	.word	0x20000844
 80026a4:	20000740 	.word	0x20000740
 80026a8:	e000ed04 	.word	0xe000ed04

080026ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80026b4:	2300      	movs	r3, #0
 80026b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d016      	beq.n	80026ec <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80026be:	4b13      	ldr	r3, [pc, #76]	; (800270c <vTaskDelay+0x60>)
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d009      	beq.n	80026da <vTaskDelay+0x2e>
 80026c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026ca:	f383 8811 	msr	BASEPRI, r3
 80026ce:	f3bf 8f6f 	isb	sy
 80026d2:	f3bf 8f4f 	dsb	sy
 80026d6:	60bb      	str	r3, [r7, #8]
 80026d8:	e7fe      	b.n	80026d8 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 80026da:	f000 f87f 	bl	80027dc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80026de:	2100      	movs	r1, #0
 80026e0:	6878      	ldr	r0, [r7, #4]
 80026e2:	f000 fd9f 	bl	8003224 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80026e6:	f000 f887 	bl	80027f8 <xTaskResumeAll>
 80026ea:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d107      	bne.n	8002702 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 80026f2:	4b07      	ldr	r3, [pc, #28]	; (8002710 <vTaskDelay+0x64>)
 80026f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026f8:	601a      	str	r2, [r3, #0]
 80026fa:	f3bf 8f4f 	dsb	sy
 80026fe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002702:	bf00      	nop
 8002704:	3710      	adds	r7, #16
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	20000864 	.word	0x20000864
 8002710:	e000ed04 	.word	0xe000ed04

08002714 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	; 0x28
 8002718:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800271a:	2300      	movs	r3, #0
 800271c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800271e:	2300      	movs	r3, #0
 8002720:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002722:	463a      	mov	r2, r7
 8002724:	1d39      	adds	r1, r7, #4
 8002726:	f107 0308 	add.w	r3, r7, #8
 800272a:	4618      	mov	r0, r3
 800272c:	f7fd fed0 	bl	80004d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002730:	6839      	ldr	r1, [r7, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68ba      	ldr	r2, [r7, #8]
 8002736:	9202      	str	r2, [sp, #8]
 8002738:	9301      	str	r3, [sp, #4]
 800273a:	2300      	movs	r3, #0
 800273c:	9300      	str	r3, [sp, #0]
 800273e:	2300      	movs	r3, #0
 8002740:	460a      	mov	r2, r1
 8002742:	4920      	ldr	r1, [pc, #128]	; (80027c4 <vTaskStartScheduler+0xb0>)
 8002744:	4820      	ldr	r0, [pc, #128]	; (80027c8 <vTaskStartScheduler+0xb4>)
 8002746:	f7ff fe21 	bl	800238c <xTaskCreateStatic>
 800274a:	4602      	mov	r2, r0
 800274c:	4b1f      	ldr	r3, [pc, #124]	; (80027cc <vTaskStartScheduler+0xb8>)
 800274e:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002750:	4b1e      	ldr	r3, [pc, #120]	; (80027cc <vTaskStartScheduler+0xb8>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d002      	beq.n	800275e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002758:	2301      	movs	r3, #1
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	e001      	b.n	8002762 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800275e:	2300      	movs	r3, #0
 8002760:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	2b01      	cmp	r3, #1
 8002766:	d102      	bne.n	800276e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8002768:	f000 fdc2 	bl	80032f0 <xTimerCreateTimerTask>
 800276c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2b01      	cmp	r3, #1
 8002772:	d115      	bne.n	80027a0 <vTaskStartScheduler+0x8c>
 8002774:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002778:	f383 8811 	msr	BASEPRI, r3
 800277c:	f3bf 8f6f 	isb	sy
 8002780:	f3bf 8f4f 	dsb	sy
 8002784:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002786:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <vTaskStartScheduler+0xbc>)
 8002788:	f04f 32ff 	mov.w	r2, #4294967295
 800278c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800278e:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <vTaskStartScheduler+0xc0>)
 8002790:	2201      	movs	r2, #1
 8002792:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002794:	4b10      	ldr	r3, [pc, #64]	; (80027d8 <vTaskStartScheduler+0xc4>)
 8002796:	2200      	movs	r2, #0
 8002798:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800279a:	f001 f961 	bl	8003a60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800279e:	e00d      	b.n	80027bc <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a6:	d109      	bne.n	80027bc <vTaskStartScheduler+0xa8>
 80027a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027ac:	f383 8811 	msr	BASEPRI, r3
 80027b0:	f3bf 8f6f 	isb	sy
 80027b4:	f3bf 8f4f 	dsb	sy
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	e7fe      	b.n	80027ba <vTaskStartScheduler+0xa6>
}
 80027bc:	bf00      	nop
 80027be:	3718      	adds	r7, #24
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	08004b50 	.word	0x08004b50
 80027c8:	08002f0d 	.word	0x08002f0d
 80027cc:	20000860 	.word	0x20000860
 80027d0:	2000085c 	.word	0x2000085c
 80027d4:	20000848 	.word	0x20000848
 80027d8:	20000840 	.word	0x20000840

080027dc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80027e0:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <vTaskSuspendAll+0x18>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	3301      	adds	r3, #1
 80027e6:	4a03      	ldr	r2, [pc, #12]	; (80027f4 <vTaskSuspendAll+0x18>)
 80027e8:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 80027ea:	bf00      	nop
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr
 80027f4:	20000864 	.word	0x20000864

080027f8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002806:	4b41      	ldr	r3, [pc, #260]	; (800290c <xTaskResumeAll+0x114>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d109      	bne.n	8002822 <xTaskResumeAll+0x2a>
 800280e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002812:	f383 8811 	msr	BASEPRI, r3
 8002816:	f3bf 8f6f 	isb	sy
 800281a:	f3bf 8f4f 	dsb	sy
 800281e:	603b      	str	r3, [r7, #0]
 8002820:	e7fe      	b.n	8002820 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002822:	f001 f9bb 	bl	8003b9c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002826:	4b39      	ldr	r3, [pc, #228]	; (800290c <xTaskResumeAll+0x114>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	3b01      	subs	r3, #1
 800282c:	4a37      	ldr	r2, [pc, #220]	; (800290c <xTaskResumeAll+0x114>)
 800282e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002830:	4b36      	ldr	r3, [pc, #216]	; (800290c <xTaskResumeAll+0x114>)
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d161      	bne.n	80028fc <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002838:	4b35      	ldr	r3, [pc, #212]	; (8002910 <xTaskResumeAll+0x118>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d05d      	beq.n	80028fc <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002840:	e02e      	b.n	80028a0 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002842:	4b34      	ldr	r3, [pc, #208]	; (8002914 <xTaskResumeAll+0x11c>)
 8002844:	68db      	ldr	r3, [r3, #12]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	3318      	adds	r3, #24
 800284e:	4618      	mov	r0, r3
 8002850:	f7ff f8a1 	bl	8001996 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	3304      	adds	r3, #4
 8002858:	4618      	mov	r0, r3
 800285a:	f7ff f89c 	bl	8001996 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002862:	2201      	movs	r2, #1
 8002864:	409a      	lsls	r2, r3
 8002866:	4b2c      	ldr	r3, [pc, #176]	; (8002918 <xTaskResumeAll+0x120>)
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4313      	orrs	r3, r2
 800286c:	4a2a      	ldr	r2, [pc, #168]	; (8002918 <xTaskResumeAll+0x120>)
 800286e:	6013      	str	r3, [r2, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002874:	4613      	mov	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4a27      	ldr	r2, [pc, #156]	; (800291c <xTaskResumeAll+0x124>)
 800287e:	441a      	add	r2, r3
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	3304      	adds	r3, #4
 8002884:	4619      	mov	r1, r3
 8002886:	4610      	mov	r0, r2
 8002888:	f7ff f828 	bl	80018dc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002890:	4b23      	ldr	r3, [pc, #140]	; (8002920 <xTaskResumeAll+0x128>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002896:	429a      	cmp	r2, r3
 8002898:	d302      	bcc.n	80028a0 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800289a:	4b22      	ldr	r3, [pc, #136]	; (8002924 <xTaskResumeAll+0x12c>)
 800289c:	2201      	movs	r2, #1
 800289e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80028a0:	4b1c      	ldr	r3, [pc, #112]	; (8002914 <xTaskResumeAll+0x11c>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d1cc      	bne.n	8002842 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80028ae:	f000 fbdf 	bl	8003070 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80028b2:	4b1d      	ldr	r3, [pc, #116]	; (8002928 <xTaskResumeAll+0x130>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d010      	beq.n	80028e0 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80028be:	f000 f847 	bl	8002950 <xTaskIncrementTick>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d002      	beq.n	80028ce <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80028c8:	4b16      	ldr	r3, [pc, #88]	; (8002924 <xTaskResumeAll+0x12c>)
 80028ca:	2201      	movs	r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	3b01      	subs	r3, #1
 80028d2:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d1f1      	bne.n	80028be <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80028da:	4b13      	ldr	r3, [pc, #76]	; (8002928 <xTaskResumeAll+0x130>)
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80028e0:	4b10      	ldr	r3, [pc, #64]	; (8002924 <xTaskResumeAll+0x12c>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d009      	beq.n	80028fc <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80028e8:	2301      	movs	r3, #1
 80028ea:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80028ec:	4b0f      	ldr	r3, [pc, #60]	; (800292c <xTaskResumeAll+0x134>)
 80028ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	f3bf 8f4f 	dsb	sy
 80028f8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80028fc:	f001 f97c 	bl	8003bf8 <vPortExitCritical>

	return xAlreadyYielded;
 8002900:	68bb      	ldr	r3, [r7, #8]
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
 800290a:	bf00      	nop
 800290c:	20000864 	.word	0x20000864
 8002910:	2000083c 	.word	0x2000083c
 8002914:	200007fc 	.word	0x200007fc
 8002918:	20000844 	.word	0x20000844
 800291c:	20000740 	.word	0x20000740
 8002920:	2000073c 	.word	0x2000073c
 8002924:	20000850 	.word	0x20000850
 8002928:	2000084c 	.word	0x2000084c
 800292c:	e000ed04 	.word	0xe000ed04

08002930 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002936:	4b05      	ldr	r3, [pc, #20]	; (800294c <xTaskGetTickCount+0x1c>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800293c:	687b      	ldr	r3, [r7, #4]
}
 800293e:	4618      	mov	r0, r3
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	20000840 	.word	0x20000840

08002950 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002956:	2300      	movs	r3, #0
 8002958:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800295a:	4b4e      	ldr	r3, [pc, #312]	; (8002a94 <xTaskIncrementTick+0x144>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	f040 8087 	bne.w	8002a72 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002964:	4b4c      	ldr	r3, [pc, #304]	; (8002a98 <xTaskIncrementTick+0x148>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	3301      	adds	r3, #1
 800296a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800296c:	4a4a      	ldr	r2, [pc, #296]	; (8002a98 <xTaskIncrementTick+0x148>)
 800296e:	693b      	ldr	r3, [r7, #16]
 8002970:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d11f      	bne.n	80029b8 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8002978:	4b48      	ldr	r3, [pc, #288]	; (8002a9c <xTaskIncrementTick+0x14c>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d009      	beq.n	8002996 <xTaskIncrementTick+0x46>
 8002982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002986:	f383 8811 	msr	BASEPRI, r3
 800298a:	f3bf 8f6f 	isb	sy
 800298e:	f3bf 8f4f 	dsb	sy
 8002992:	603b      	str	r3, [r7, #0]
 8002994:	e7fe      	b.n	8002994 <xTaskIncrementTick+0x44>
 8002996:	4b41      	ldr	r3, [pc, #260]	; (8002a9c <xTaskIncrementTick+0x14c>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	4b40      	ldr	r3, [pc, #256]	; (8002aa0 <xTaskIncrementTick+0x150>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a3e      	ldr	r2, [pc, #248]	; (8002a9c <xTaskIncrementTick+0x14c>)
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	4a3e      	ldr	r2, [pc, #248]	; (8002aa0 <xTaskIncrementTick+0x150>)
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6013      	str	r3, [r2, #0]
 80029aa:	4b3e      	ldr	r3, [pc, #248]	; (8002aa4 <xTaskIncrementTick+0x154>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	3301      	adds	r3, #1
 80029b0:	4a3c      	ldr	r2, [pc, #240]	; (8002aa4 <xTaskIncrementTick+0x154>)
 80029b2:	6013      	str	r3, [r2, #0]
 80029b4:	f000 fb5c 	bl	8003070 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80029b8:	4b3b      	ldr	r3, [pc, #236]	; (8002aa8 <xTaskIncrementTick+0x158>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	693a      	ldr	r2, [r7, #16]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d348      	bcc.n	8002a54 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029c2:	4b36      	ldr	r3, [pc, #216]	; (8002a9c <xTaskIncrementTick+0x14c>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d104      	bne.n	80029d6 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029cc:	4b36      	ldr	r3, [pc, #216]	; (8002aa8 <xTaskIncrementTick+0x158>)
 80029ce:	f04f 32ff 	mov.w	r2, #4294967295
 80029d2:	601a      	str	r2, [r3, #0]
					break;
 80029d4:	e03e      	b.n	8002a54 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029d6:	4b31      	ldr	r3, [pc, #196]	; (8002a9c <xTaskIncrementTick+0x14c>)
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	429a      	cmp	r2, r3
 80029ec:	d203      	bcs.n	80029f6 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80029ee:	4a2e      	ldr	r2, [pc, #184]	; (8002aa8 <xTaskIncrementTick+0x158>)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80029f4:	e02e      	b.n	8002a54 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80029f6:	68bb      	ldr	r3, [r7, #8]
 80029f8:	3304      	adds	r3, #4
 80029fa:	4618      	mov	r0, r3
 80029fc:	f7fe ffcb 	bl	8001996 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d004      	beq.n	8002a12 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	3318      	adds	r3, #24
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7fe ffc2 	bl	8001996 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a16:	2201      	movs	r2, #1
 8002a18:	409a      	lsls	r2, r3
 8002a1a:	4b24      	ldr	r3, [pc, #144]	; (8002aac <xTaskIncrementTick+0x15c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	4313      	orrs	r3, r2
 8002a20:	4a22      	ldr	r2, [pc, #136]	; (8002aac <xTaskIncrementTick+0x15c>)
 8002a22:	6013      	str	r3, [r2, #0]
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a28:	4613      	mov	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	4413      	add	r3, r2
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4a1f      	ldr	r2, [pc, #124]	; (8002ab0 <xTaskIncrementTick+0x160>)
 8002a32:	441a      	add	r2, r3
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	3304      	adds	r3, #4
 8002a38:	4619      	mov	r1, r3
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	f7fe ff4e 	bl	80018dc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a44:	4b1b      	ldr	r3, [pc, #108]	; (8002ab4 <xTaskIncrementTick+0x164>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a4a:	429a      	cmp	r2, r3
 8002a4c:	d3b9      	bcc.n	80029c2 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a52:	e7b6      	b.n	80029c2 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002a54:	4b17      	ldr	r3, [pc, #92]	; (8002ab4 <xTaskIncrementTick+0x164>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a5a:	4915      	ldr	r1, [pc, #84]	; (8002ab0 <xTaskIncrementTick+0x160>)
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	4413      	add	r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	440b      	add	r3, r1
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b01      	cmp	r3, #1
 8002a6a:	d907      	bls.n	8002a7c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	617b      	str	r3, [r7, #20]
 8002a70:	e004      	b.n	8002a7c <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8002a72:	4b11      	ldr	r3, [pc, #68]	; (8002ab8 <xTaskIncrementTick+0x168>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	3301      	adds	r3, #1
 8002a78:	4a0f      	ldr	r2, [pc, #60]	; (8002ab8 <xTaskIncrementTick+0x168>)
 8002a7a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8002a7c:	4b0f      	ldr	r3, [pc, #60]	; (8002abc <xTaskIncrementTick+0x16c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d001      	beq.n	8002a88 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8002a84:	2301      	movs	r3, #1
 8002a86:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8002a88:	697b      	ldr	r3, [r7, #20]
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}
 8002a92:	bf00      	nop
 8002a94:	20000864 	.word	0x20000864
 8002a98:	20000840 	.word	0x20000840
 8002a9c:	200007f4 	.word	0x200007f4
 8002aa0:	200007f8 	.word	0x200007f8
 8002aa4:	20000854 	.word	0x20000854
 8002aa8:	2000085c 	.word	0x2000085c
 8002aac:	20000844 	.word	0x20000844
 8002ab0:	20000740 	.word	0x20000740
 8002ab4:	2000073c 	.word	0x2000073c
 8002ab8:	2000084c 	.word	0x2000084c
 8002abc:	20000850 	.word	0x20000850

08002ac0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b087      	sub	sp, #28
 8002ac4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002ac6:	4b26      	ldr	r3, [pc, #152]	; (8002b60 <vTaskSwitchContext+0xa0>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d003      	beq.n	8002ad6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002ace:	4b25      	ldr	r3, [pc, #148]	; (8002b64 <vTaskSwitchContext+0xa4>)
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002ad4:	e03e      	b.n	8002b54 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8002ad6:	4b23      	ldr	r3, [pc, #140]	; (8002b64 <vTaskSwitchContext+0xa4>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002adc:	4b22      	ldr	r3, [pc, #136]	; (8002b68 <vTaskSwitchContext+0xa8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	fab3 f383 	clz	r3, r3
 8002ae8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8002aea:	7afb      	ldrb	r3, [r7, #11]
 8002aec:	f1c3 031f 	rsb	r3, r3, #31
 8002af0:	617b      	str	r3, [r7, #20]
 8002af2:	491e      	ldr	r1, [pc, #120]	; (8002b6c <vTaskSwitchContext+0xac>)
 8002af4:	697a      	ldr	r2, [r7, #20]
 8002af6:	4613      	mov	r3, r2
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	4413      	add	r3, r2
 8002afc:	009b      	lsls	r3, r3, #2
 8002afe:	440b      	add	r3, r1
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d109      	bne.n	8002b1a <vTaskSwitchContext+0x5a>
	__asm volatile
 8002b06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b0a:	f383 8811 	msr	BASEPRI, r3
 8002b0e:	f3bf 8f6f 	isb	sy
 8002b12:	f3bf 8f4f 	dsb	sy
 8002b16:	607b      	str	r3, [r7, #4]
 8002b18:	e7fe      	b.n	8002b18 <vTaskSwitchContext+0x58>
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	4413      	add	r3, r2
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	4a11      	ldr	r2, [pc, #68]	; (8002b6c <vTaskSwitchContext+0xac>)
 8002b26:	4413      	add	r3, r2
 8002b28:	613b      	str	r3, [r7, #16]
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	685b      	ldr	r3, [r3, #4]
 8002b2e:	685a      	ldr	r2, [r3, #4]
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	605a      	str	r2, [r3, #4]
 8002b34:	693b      	ldr	r3, [r7, #16]
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	3308      	adds	r3, #8
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d104      	bne.n	8002b4a <vTaskSwitchContext+0x8a>
 8002b40:	693b      	ldr	r3, [r7, #16]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	685a      	ldr	r2, [r3, #4]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	605a      	str	r2, [r3, #4]
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	68db      	ldr	r3, [r3, #12]
 8002b50:	4a07      	ldr	r2, [pc, #28]	; (8002b70 <vTaskSwitchContext+0xb0>)
 8002b52:	6013      	str	r3, [r2, #0]
}
 8002b54:	bf00      	nop
 8002b56:	371c      	adds	r7, #28
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr
 8002b60:	20000864 	.word	0x20000864
 8002b64:	20000850 	.word	0x20000850
 8002b68:	20000844 	.word	0x20000844
 8002b6c:	20000740 	.word	0x20000740
 8002b70:	2000073c 	.word	0x2000073c

08002b74 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b084      	sub	sp, #16
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
 8002b7c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d109      	bne.n	8002b98 <vTaskPlaceOnEventList+0x24>
 8002b84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b88:	f383 8811 	msr	BASEPRI, r3
 8002b8c:	f3bf 8f6f 	isb	sy
 8002b90:	f3bf 8f4f 	dsb	sy
 8002b94:	60fb      	str	r3, [r7, #12]
 8002b96:	e7fe      	b.n	8002b96 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002b98:	4b07      	ldr	r3, [pc, #28]	; (8002bb8 <vTaskPlaceOnEventList+0x44>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	3318      	adds	r3, #24
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7fe febf 	bl	8001924 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002ba6:	2101      	movs	r1, #1
 8002ba8:	6838      	ldr	r0, [r7, #0]
 8002baa:	f000 fb3b 	bl	8003224 <prvAddCurrentTaskToDelayedList>
}
 8002bae:	bf00      	nop
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}
 8002bb6:	bf00      	nop
 8002bb8:	2000073c 	.word	0x2000073c

08002bbc <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	60f8      	str	r0, [r7, #12]
 8002bc4:	60b9      	str	r1, [r7, #8]
 8002bc6:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d109      	bne.n	8002be2 <vTaskPlaceOnUnorderedEventList+0x26>
 8002bce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bd2:	f383 8811 	msr	BASEPRI, r3
 8002bd6:	f3bf 8f6f 	isb	sy
 8002bda:	f3bf 8f4f 	dsb	sy
 8002bde:	617b      	str	r3, [r7, #20]
 8002be0:	e7fe      	b.n	8002be0 <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8002be2:	4b11      	ldr	r3, [pc, #68]	; (8002c28 <vTaskPlaceOnUnorderedEventList+0x6c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d109      	bne.n	8002bfe <vTaskPlaceOnUnorderedEventList+0x42>
 8002bea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bee:	f383 8811 	msr	BASEPRI, r3
 8002bf2:	f3bf 8f6f 	isb	sy
 8002bf6:	f3bf 8f4f 	dsb	sy
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	e7fe      	b.n	8002bfc <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8002bfe:	4b0b      	ldr	r3, [pc, #44]	; (8002c2c <vTaskPlaceOnUnorderedEventList+0x70>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002c08:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002c0a:	4b08      	ldr	r3, [pc, #32]	; (8002c2c <vTaskPlaceOnUnorderedEventList+0x70>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	3318      	adds	r3, #24
 8002c10:	4619      	mov	r1, r3
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f7fe fe62 	bl	80018dc <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8002c18:	2101      	movs	r1, #1
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f000 fb02 	bl	8003224 <prvAddCurrentTaskToDelayedList>
}
 8002c20:	bf00      	nop
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20000864 	.word	0x20000864
 8002c2c:	2000073c 	.word	0x2000073c

08002c30 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b086      	sub	sp, #24
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	60f8      	str	r0, [r7, #12]
 8002c38:	60b9      	str	r1, [r7, #8]
 8002c3a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d109      	bne.n	8002c56 <vTaskPlaceOnEventListRestricted+0x26>
 8002c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c46:	f383 8811 	msr	BASEPRI, r3
 8002c4a:	f3bf 8f6f 	isb	sy
 8002c4e:	f3bf 8f4f 	dsb	sy
 8002c52:	617b      	str	r3, [r7, #20]
 8002c54:	e7fe      	b.n	8002c54 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8002c56:	4b0a      	ldr	r3, [pc, #40]	; (8002c80 <vTaskPlaceOnEventListRestricted+0x50>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	3318      	adds	r3, #24
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	f7fe fe3c 	bl	80018dc <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d002      	beq.n	8002c70 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8002c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002c6e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8002c70:	6879      	ldr	r1, [r7, #4]
 8002c72:	68b8      	ldr	r0, [r7, #8]
 8002c74:	f000 fad6 	bl	8003224 <prvAddCurrentTaskToDelayedList>
	}
 8002c78:	bf00      	nop
 8002c7a:	3718      	adds	r7, #24
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	2000073c 	.word	0x2000073c

08002c84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b086      	sub	sp, #24
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d109      	bne.n	8002cae <xTaskRemoveFromEventList+0x2a>
 8002c9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c9e:	f383 8811 	msr	BASEPRI, r3
 8002ca2:	f3bf 8f6f 	isb	sy
 8002ca6:	f3bf 8f4f 	dsb	sy
 8002caa:	60fb      	str	r3, [r7, #12]
 8002cac:	e7fe      	b.n	8002cac <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8002cae:	693b      	ldr	r3, [r7, #16]
 8002cb0:	3318      	adds	r3, #24
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f7fe fe6f 	bl	8001996 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002cb8:	4b1d      	ldr	r3, [pc, #116]	; (8002d30 <xTaskRemoveFromEventList+0xac>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d11c      	bne.n	8002cfa <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	3304      	adds	r3, #4
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fe fe66 	bl	8001996 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cce:	2201      	movs	r2, #1
 8002cd0:	409a      	lsls	r2, r3
 8002cd2:	4b18      	ldr	r3, [pc, #96]	; (8002d34 <xTaskRemoveFromEventList+0xb0>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	4a16      	ldr	r2, [pc, #88]	; (8002d34 <xTaskRemoveFromEventList+0xb0>)
 8002cda:	6013      	str	r3, [r2, #0]
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	009b      	lsls	r3, r3, #2
 8002ce4:	4413      	add	r3, r2
 8002ce6:	009b      	lsls	r3, r3, #2
 8002ce8:	4a13      	ldr	r2, [pc, #76]	; (8002d38 <xTaskRemoveFromEventList+0xb4>)
 8002cea:	441a      	add	r2, r3
 8002cec:	693b      	ldr	r3, [r7, #16]
 8002cee:	3304      	adds	r3, #4
 8002cf0:	4619      	mov	r1, r3
 8002cf2:	4610      	mov	r0, r2
 8002cf4:	f7fe fdf2 	bl	80018dc <vListInsertEnd>
 8002cf8:	e005      	b.n	8002d06 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	3318      	adds	r3, #24
 8002cfe:	4619      	mov	r1, r3
 8002d00:	480e      	ldr	r0, [pc, #56]	; (8002d3c <xTaskRemoveFromEventList+0xb8>)
 8002d02:	f7fe fdeb 	bl	80018dc <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002d0a:	4b0d      	ldr	r3, [pc, #52]	; (8002d40 <xTaskRemoveFromEventList+0xbc>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d10:	429a      	cmp	r2, r3
 8002d12:	d905      	bls.n	8002d20 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8002d14:	2301      	movs	r3, #1
 8002d16:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8002d18:	4b0a      	ldr	r3, [pc, #40]	; (8002d44 <xTaskRemoveFromEventList+0xc0>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	e001      	b.n	8002d24 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8002d24:	697b      	ldr	r3, [r7, #20]
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3718      	adds	r7, #24
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	20000864 	.word	0x20000864
 8002d34:	20000844 	.word	0x20000844
 8002d38:	20000740 	.word	0x20000740
 8002d3c:	200007fc 	.word	0x200007fc
 8002d40:	2000073c 	.word	0x2000073c
 8002d44:	20000850 	.word	0x20000850

08002d48 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
 8002d50:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8002d52:	4b28      	ldr	r3, [pc, #160]	; (8002df4 <vTaskRemoveFromUnorderedEventList+0xac>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d109      	bne.n	8002d6e <vTaskRemoveFromUnorderedEventList+0x26>
 8002d5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d5e:	f383 8811 	msr	BASEPRI, r3
 8002d62:	f3bf 8f6f 	isb	sy
 8002d66:	f3bf 8f4f 	dsb	sy
 8002d6a:	613b      	str	r3, [r7, #16]
 8002d6c:	e7fe      	b.n	8002d6c <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8002d7e:	697b      	ldr	r3, [r7, #20]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d109      	bne.n	8002d98 <vTaskRemoveFromUnorderedEventList+0x50>
 8002d84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d88:	f383 8811 	msr	BASEPRI, r3
 8002d8c:	f3bf 8f6f 	isb	sy
 8002d90:	f3bf 8f4f 	dsb	sy
 8002d94:	60fb      	str	r3, [r7, #12]
 8002d96:	e7fe      	b.n	8002d96 <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 8002d98:	6878      	ldr	r0, [r7, #4]
 8002d9a:	f7fe fdfc 	bl	8001996 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	3304      	adds	r3, #4
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fe fdf7 	bl	8001996 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dac:	2201      	movs	r2, #1
 8002dae:	409a      	lsls	r2, r3
 8002db0:	4b11      	ldr	r3, [pc, #68]	; (8002df8 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	4a10      	ldr	r2, [pc, #64]	; (8002df8 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	697b      	ldr	r3, [r7, #20]
 8002dbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	4a0d      	ldr	r2, [pc, #52]	; (8002dfc <vTaskRemoveFromUnorderedEventList+0xb4>)
 8002dc8:	441a      	add	r2, r3
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	3304      	adds	r3, #4
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4610      	mov	r0, r2
 8002dd2:	f7fe fd83 	bl	80018dc <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dda:	4b09      	ldr	r3, [pc, #36]	; (8002e00 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d902      	bls.n	8002dea <vTaskRemoveFromUnorderedEventList+0xa2>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8002de4:	4b07      	ldr	r3, [pc, #28]	; (8002e04 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8002de6:	2201      	movs	r2, #1
 8002de8:	601a      	str	r2, [r3, #0]
	}
}
 8002dea:	bf00      	nop
 8002dec:	3718      	adds	r7, #24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bd80      	pop	{r7, pc}
 8002df2:	bf00      	nop
 8002df4:	20000864 	.word	0x20000864
 8002df8:	20000844 	.word	0x20000844
 8002dfc:	20000740 	.word	0x20000740
 8002e00:	2000073c 	.word	0x2000073c
 8002e04:	20000850 	.word	0x20000850

08002e08 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <vTaskInternalSetTimeOutState+0x24>)
 8002e12:	681a      	ldr	r2, [r3, #0]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8002e18:	4b05      	ldr	r3, [pc, #20]	; (8002e30 <vTaskInternalSetTimeOutState+0x28>)
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	605a      	str	r2, [r3, #4]
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	20000854 	.word	0x20000854
 8002e30:	20000840 	.word	0x20000840

08002e34 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b088      	sub	sp, #32
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d109      	bne.n	8002e58 <xTaskCheckForTimeOut+0x24>
 8002e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e48:	f383 8811 	msr	BASEPRI, r3
 8002e4c:	f3bf 8f6f 	isb	sy
 8002e50:	f3bf 8f4f 	dsb	sy
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	e7fe      	b.n	8002e56 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <xTaskCheckForTimeOut+0x3e>
 8002e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e62:	f383 8811 	msr	BASEPRI, r3
 8002e66:	f3bf 8f6f 	isb	sy
 8002e6a:	f3bf 8f4f 	dsb	sy
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	e7fe      	b.n	8002e70 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8002e72:	f000 fe93 	bl	8003b9c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8002e76:	4b1d      	ldr	r3, [pc, #116]	; (8002eec <xTaskCheckForTimeOut+0xb8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	69ba      	ldr	r2, [r7, #24]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e8e:	d102      	bne.n	8002e96 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8002e90:	2300      	movs	r3, #0
 8002e92:	61fb      	str	r3, [r7, #28]
 8002e94:	e023      	b.n	8002ede <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	4b15      	ldr	r3, [pc, #84]	; (8002ef0 <xTaskCheckForTimeOut+0xbc>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	429a      	cmp	r2, r3
 8002ea0:	d007      	beq.n	8002eb2 <xTaskCheckForTimeOut+0x7e>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	69ba      	ldr	r2, [r7, #24]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d302      	bcc.n	8002eb2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8002eac:	2301      	movs	r3, #1
 8002eae:	61fb      	str	r3, [r7, #28]
 8002eb0:	e015      	b.n	8002ede <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	697a      	ldr	r2, [r7, #20]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d20b      	bcs.n	8002ed4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	1ad2      	subs	r2, r2, r3
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f7ff ff9d 	bl	8002e08 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
 8002ed2:	e004      	b.n	8002ede <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8002eda:	2301      	movs	r3, #1
 8002edc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8002ede:	f000 fe8b 	bl	8003bf8 <vPortExitCritical>

	return xReturn;
 8002ee2:	69fb      	ldr	r3, [r7, #28]
}
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	3720      	adds	r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	20000840 	.word	0x20000840
 8002ef0:	20000854 	.word	0x20000854

08002ef4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8002ef8:	4b03      	ldr	r3, [pc, #12]	; (8002f08 <vTaskMissedYield+0x14>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	601a      	str	r2, [r3, #0]
}
 8002efe:	bf00      	nop
 8002f00:	46bd      	mov	sp, r7
 8002f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f06:	4770      	bx	lr
 8002f08:	20000850 	.word	0x20000850

08002f0c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b082      	sub	sp, #8
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8002f14:	f000 f852 	bl	8002fbc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8002f18:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <prvIdleTask+0x28>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d9f9      	bls.n	8002f14 <prvIdleTask+0x8>
			{
				taskYIELD();
 8002f20:	4b05      	ldr	r3, [pc, #20]	; (8002f38 <prvIdleTask+0x2c>)
 8002f22:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	f3bf 8f4f 	dsb	sy
 8002f2c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8002f30:	e7f0      	b.n	8002f14 <prvIdleTask+0x8>
 8002f32:	bf00      	nop
 8002f34:	20000740 	.word	0x20000740
 8002f38:	e000ed04 	.word	0xe000ed04

08002f3c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f42:	2300      	movs	r3, #0
 8002f44:	607b      	str	r3, [r7, #4]
 8002f46:	e00c      	b.n	8002f62 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002f48:	687a      	ldr	r2, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	4413      	add	r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4a12      	ldr	r2, [pc, #72]	; (8002f9c <prvInitialiseTaskLists+0x60>)
 8002f54:	4413      	add	r3, r2
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fc93 	bl	8001882 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3301      	adds	r3, #1
 8002f60:	607b      	str	r3, [r7, #4]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2b06      	cmp	r3, #6
 8002f66:	d9ef      	bls.n	8002f48 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8002f68:	480d      	ldr	r0, [pc, #52]	; (8002fa0 <prvInitialiseTaskLists+0x64>)
 8002f6a:	f7fe fc8a 	bl	8001882 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8002f6e:	480d      	ldr	r0, [pc, #52]	; (8002fa4 <prvInitialiseTaskLists+0x68>)
 8002f70:	f7fe fc87 	bl	8001882 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8002f74:	480c      	ldr	r0, [pc, #48]	; (8002fa8 <prvInitialiseTaskLists+0x6c>)
 8002f76:	f7fe fc84 	bl	8001882 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8002f7a:	480c      	ldr	r0, [pc, #48]	; (8002fac <prvInitialiseTaskLists+0x70>)
 8002f7c:	f7fe fc81 	bl	8001882 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8002f80:	480b      	ldr	r0, [pc, #44]	; (8002fb0 <prvInitialiseTaskLists+0x74>)
 8002f82:	f7fe fc7e 	bl	8001882 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8002f86:	4b0b      	ldr	r3, [pc, #44]	; (8002fb4 <prvInitialiseTaskLists+0x78>)
 8002f88:	4a05      	ldr	r2, [pc, #20]	; (8002fa0 <prvInitialiseTaskLists+0x64>)
 8002f8a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002f8c:	4b0a      	ldr	r3, [pc, #40]	; (8002fb8 <prvInitialiseTaskLists+0x7c>)
 8002f8e:	4a05      	ldr	r2, [pc, #20]	; (8002fa4 <prvInitialiseTaskLists+0x68>)
 8002f90:	601a      	str	r2, [r3, #0]
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	20000740 	.word	0x20000740
 8002fa0:	200007cc 	.word	0x200007cc
 8002fa4:	200007e0 	.word	0x200007e0
 8002fa8:	200007fc 	.word	0x200007fc
 8002fac:	20000810 	.word	0x20000810
 8002fb0:	20000828 	.word	0x20000828
 8002fb4:	200007f4 	.word	0x200007f4
 8002fb8:	200007f8 	.word	0x200007f8

08002fbc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b082      	sub	sp, #8
 8002fc0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002fc2:	e019      	b.n	8002ff8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8002fc4:	f000 fdea 	bl	8003b9c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002fc8:	4b0f      	ldr	r3, [pc, #60]	; (8003008 <prvCheckTasksWaitingTermination+0x4c>)
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	68db      	ldr	r3, [r3, #12]
 8002fce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	3304      	adds	r3, #4
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7fe fcde 	bl	8001996 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8002fda:	4b0c      	ldr	r3, [pc, #48]	; (800300c <prvCheckTasksWaitingTermination+0x50>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	3b01      	subs	r3, #1
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	; (800300c <prvCheckTasksWaitingTermination+0x50>)
 8002fe2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8002fe4:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <prvCheckTasksWaitingTermination+0x54>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	4a09      	ldr	r2, [pc, #36]	; (8003010 <prvCheckTasksWaitingTermination+0x54>)
 8002fec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8002fee:	f000 fe03 	bl	8003bf8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f80e 	bl	8003014 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002ff8:	4b05      	ldr	r3, [pc, #20]	; (8003010 <prvCheckTasksWaitingTermination+0x54>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d1e1      	bne.n	8002fc4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003000:	bf00      	nop
 8003002:	3708      	adds	r7, #8
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000810 	.word	0x20000810
 800300c:	2000083c 	.word	0x2000083c
 8003010:	20000824 	.word	0x20000824

08003014 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003014:	b580      	push	{r7, lr}
 8003016:	b084      	sub	sp, #16
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003022:	2b00      	cmp	r3, #0
 8003024:	d108      	bne.n	8003038 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	4618      	mov	r0, r3
 800302c:	f000 ff92 	bl	8003f54 <vPortFree>
				vPortFree( pxTCB );
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 ff8f 	bl	8003f54 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003036:	e017      	b.n	8003068 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800303e:	2b01      	cmp	r3, #1
 8003040:	d103      	bne.n	800304a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003042:	6878      	ldr	r0, [r7, #4]
 8003044:	f000 ff86 	bl	8003f54 <vPortFree>
	}
 8003048:	e00e      	b.n	8003068 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003050:	2b02      	cmp	r3, #2
 8003052:	d009      	beq.n	8003068 <prvDeleteTCB+0x54>
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	60fb      	str	r3, [r7, #12]
 8003066:	e7fe      	b.n	8003066 <prvDeleteTCB+0x52>
	}
 8003068:	bf00      	nop
 800306a:	3710      	adds	r7, #16
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003076:	4b0c      	ldr	r3, [pc, #48]	; (80030a8 <prvResetNextTaskUnblockTime+0x38>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d104      	bne.n	800308a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003080:	4b0a      	ldr	r3, [pc, #40]	; (80030ac <prvResetNextTaskUnblockTime+0x3c>)
 8003082:	f04f 32ff 	mov.w	r2, #4294967295
 8003086:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003088:	e008      	b.n	800309c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800308a:	4b07      	ldr	r3, [pc, #28]	; (80030a8 <prvResetNextTaskUnblockTime+0x38>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	68db      	ldr	r3, [r3, #12]
 8003090:	68db      	ldr	r3, [r3, #12]
 8003092:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	685b      	ldr	r3, [r3, #4]
 8003098:	4a04      	ldr	r2, [pc, #16]	; (80030ac <prvResetNextTaskUnblockTime+0x3c>)
 800309a:	6013      	str	r3, [r2, #0]
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	200007f4 	.word	0x200007f4
 80030ac:	2000085c 	.word	0x2000085c

080030b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80030b6:	4b0b      	ldr	r3, [pc, #44]	; (80030e4 <xTaskGetSchedulerState+0x34>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d102      	bne.n	80030c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80030be:	2301      	movs	r3, #1
 80030c0:	607b      	str	r3, [r7, #4]
 80030c2:	e008      	b.n	80030d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80030c4:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <xTaskGetSchedulerState+0x38>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d102      	bne.n	80030d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80030cc:	2302      	movs	r3, #2
 80030ce:	607b      	str	r3, [r7, #4]
 80030d0:	e001      	b.n	80030d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80030d2:	2300      	movs	r3, #0
 80030d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80030d6:	687b      	ldr	r3, [r7, #4]
	}
 80030d8:	4618      	mov	r0, r3
 80030da:	370c      	adds	r7, #12
 80030dc:	46bd      	mov	sp, r7
 80030de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e2:	4770      	bx	lr
 80030e4:	20000848 	.word	0x20000848
 80030e8:	20000864 	.word	0x20000864

080030ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80030f8:	2300      	movs	r3, #0
 80030fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d06c      	beq.n	80031dc <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003102:	4b39      	ldr	r3, [pc, #228]	; (80031e8 <xTaskPriorityDisinherit+0xfc>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	429a      	cmp	r2, r3
 800310a:	d009      	beq.n	8003120 <xTaskPriorityDisinherit+0x34>
 800310c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003110:	f383 8811 	msr	BASEPRI, r3
 8003114:	f3bf 8f6f 	isb	sy
 8003118:	f3bf 8f4f 	dsb	sy
 800311c:	60fb      	str	r3, [r7, #12]
 800311e:	e7fe      	b.n	800311e <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003124:	2b00      	cmp	r3, #0
 8003126:	d109      	bne.n	800313c <xTaskPriorityDisinherit+0x50>
 8003128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800312c:	f383 8811 	msr	BASEPRI, r3
 8003130:	f3bf 8f6f 	isb	sy
 8003134:	f3bf 8f4f 	dsb	sy
 8003138:	60bb      	str	r3, [r7, #8]
 800313a:	e7fe      	b.n	800313a <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003140:	1e5a      	subs	r2, r3, #1
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314e:	429a      	cmp	r2, r3
 8003150:	d044      	beq.n	80031dc <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003156:	2b00      	cmp	r3, #0
 8003158:	d140      	bne.n	80031dc <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	3304      	adds	r3, #4
 800315e:	4618      	mov	r0, r3
 8003160:	f7fe fc19 	bl	8001996 <uxListRemove>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d115      	bne.n	8003196 <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800316a:	693b      	ldr	r3, [r7, #16]
 800316c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800316e:	491f      	ldr	r1, [pc, #124]	; (80031ec <xTaskPriorityDisinherit+0x100>)
 8003170:	4613      	mov	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10a      	bne.n	8003196 <xTaskPriorityDisinherit+0xaa>
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003184:	2201      	movs	r2, #1
 8003186:	fa02 f303 	lsl.w	r3, r2, r3
 800318a:	43da      	mvns	r2, r3
 800318c:	4b18      	ldr	r3, [pc, #96]	; (80031f0 <xTaskPriorityDisinherit+0x104>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4013      	ands	r3, r2
 8003192:	4a17      	ldr	r2, [pc, #92]	; (80031f0 <xTaskPriorityDisinherit+0x104>)
 8003194:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031a2:	f1c3 0207 	rsb	r2, r3, #7
 80031a6:	693b      	ldr	r3, [r7, #16]
 80031a8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ae:	2201      	movs	r2, #1
 80031b0:	409a      	lsls	r2, r3
 80031b2:	4b0f      	ldr	r3, [pc, #60]	; (80031f0 <xTaskPriorityDisinherit+0x104>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	4a0d      	ldr	r2, [pc, #52]	; (80031f0 <xTaskPriorityDisinherit+0x104>)
 80031ba:	6013      	str	r3, [r2, #0]
 80031bc:	693b      	ldr	r3, [r7, #16]
 80031be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031c0:	4613      	mov	r3, r2
 80031c2:	009b      	lsls	r3, r3, #2
 80031c4:	4413      	add	r3, r2
 80031c6:	009b      	lsls	r3, r3, #2
 80031c8:	4a08      	ldr	r2, [pc, #32]	; (80031ec <xTaskPriorityDisinherit+0x100>)
 80031ca:	441a      	add	r2, r3
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	3304      	adds	r3, #4
 80031d0:	4619      	mov	r1, r3
 80031d2:	4610      	mov	r0, r2
 80031d4:	f7fe fb82 	bl	80018dc <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80031d8:	2301      	movs	r3, #1
 80031da:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80031dc:	697b      	ldr	r3, [r7, #20]
	}
 80031de:	4618      	mov	r0, r3
 80031e0:	3718      	adds	r7, #24
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	2000073c 	.word	0x2000073c
 80031ec:	20000740 	.word	0x20000740
 80031f0:	20000844 	.word	0x20000844

080031f4 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 80031fa:	4b09      	ldr	r3, [pc, #36]	; (8003220 <uxTaskResetEventItemValue+0x2c>)
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003202:	4b07      	ldr	r3, [pc, #28]	; (8003220 <uxTaskResetEventItemValue+0x2c>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003208:	4b05      	ldr	r3, [pc, #20]	; (8003220 <uxTaskResetEventItemValue+0x2c>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f1c2 0207 	rsb	r2, r2, #7
 8003210:	619a      	str	r2, [r3, #24]

	return uxReturn;
 8003212:	687b      	ldr	r3, [r7, #4]
}
 8003214:	4618      	mov	r0, r3
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	2000073c 	.word	0x2000073c

08003224 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800322e:	4b29      	ldr	r3, [pc, #164]	; (80032d4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003234:	4b28      	ldr	r3, [pc, #160]	; (80032d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	3304      	adds	r3, #4
 800323a:	4618      	mov	r0, r3
 800323c:	f7fe fbab 	bl	8001996 <uxListRemove>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d10b      	bne.n	800325e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003246:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324c:	2201      	movs	r2, #1
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	43da      	mvns	r2, r3
 8003254:	4b21      	ldr	r3, [pc, #132]	; (80032dc <prvAddCurrentTaskToDelayedList+0xb8>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	4013      	ands	r3, r2
 800325a:	4a20      	ldr	r2, [pc, #128]	; (80032dc <prvAddCurrentTaskToDelayedList+0xb8>)
 800325c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003264:	d10a      	bne.n	800327c <prvAddCurrentTaskToDelayedList+0x58>
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d007      	beq.n	800327c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800326c:	4b1a      	ldr	r3, [pc, #104]	; (80032d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	3304      	adds	r3, #4
 8003272:	4619      	mov	r1, r3
 8003274:	481a      	ldr	r0, [pc, #104]	; (80032e0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003276:	f7fe fb31 	bl	80018dc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800327a:	e026      	b.n	80032ca <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800327c:	68fa      	ldr	r2, [r7, #12]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4413      	add	r3, r2
 8003282:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003284:	4b14      	ldr	r3, [pc, #80]	; (80032d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	68ba      	ldr	r2, [r7, #8]
 800328a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	429a      	cmp	r2, r3
 8003292:	d209      	bcs.n	80032a8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003294:	4b13      	ldr	r3, [pc, #76]	; (80032e4 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	4b0f      	ldr	r3, [pc, #60]	; (80032d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	3304      	adds	r3, #4
 800329e:	4619      	mov	r1, r3
 80032a0:	4610      	mov	r0, r2
 80032a2:	f7fe fb3f 	bl	8001924 <vListInsert>
}
 80032a6:	e010      	b.n	80032ca <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80032a8:	4b0f      	ldr	r3, [pc, #60]	; (80032e8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	4b0a      	ldr	r3, [pc, #40]	; (80032d8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	3304      	adds	r3, #4
 80032b2:	4619      	mov	r1, r3
 80032b4:	4610      	mov	r0, r2
 80032b6:	f7fe fb35 	bl	8001924 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80032ba:	4b0c      	ldr	r3, [pc, #48]	; (80032ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	68ba      	ldr	r2, [r7, #8]
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d202      	bcs.n	80032ca <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80032c4:	4a09      	ldr	r2, [pc, #36]	; (80032ec <prvAddCurrentTaskToDelayedList+0xc8>)
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	6013      	str	r3, [r2, #0]
}
 80032ca:	bf00      	nop
 80032cc:	3710      	adds	r7, #16
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}
 80032d2:	bf00      	nop
 80032d4:	20000840 	.word	0x20000840
 80032d8:	2000073c 	.word	0x2000073c
 80032dc:	20000844 	.word	0x20000844
 80032e0:	20000828 	.word	0x20000828
 80032e4:	200007f8 	.word	0x200007f8
 80032e8:	200007f4 	.word	0x200007f4
 80032ec:	2000085c 	.word	0x2000085c

080032f0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08a      	sub	sp, #40	; 0x28
 80032f4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80032fa:	f000 fae7 	bl	80038cc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80032fe:	4b1c      	ldr	r3, [pc, #112]	; (8003370 <xTimerCreateTimerTask+0x80>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d021      	beq.n	800334a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8003306:	2300      	movs	r3, #0
 8003308:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800330a:	2300      	movs	r3, #0
 800330c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800330e:	1d3a      	adds	r2, r7, #4
 8003310:	f107 0108 	add.w	r1, r7, #8
 8003314:	f107 030c 	add.w	r3, r7, #12
 8003318:	4618      	mov	r0, r3
 800331a:	f7fd f8f3 	bl	8000504 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800331e:	6879      	ldr	r1, [r7, #4]
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	68fa      	ldr	r2, [r7, #12]
 8003324:	9202      	str	r2, [sp, #8]
 8003326:	9301      	str	r3, [sp, #4]
 8003328:	2302      	movs	r3, #2
 800332a:	9300      	str	r3, [sp, #0]
 800332c:	2300      	movs	r3, #0
 800332e:	460a      	mov	r2, r1
 8003330:	4910      	ldr	r1, [pc, #64]	; (8003374 <xTimerCreateTimerTask+0x84>)
 8003332:	4811      	ldr	r0, [pc, #68]	; (8003378 <xTimerCreateTimerTask+0x88>)
 8003334:	f7ff f82a 	bl	800238c <xTaskCreateStatic>
 8003338:	4602      	mov	r2, r0
 800333a:	4b10      	ldr	r3, [pc, #64]	; (800337c <xTimerCreateTimerTask+0x8c>)
 800333c:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800333e:	4b0f      	ldr	r3, [pc, #60]	; (800337c <xTimerCreateTimerTask+0x8c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8003346:	2301      	movs	r3, #1
 8003348:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d109      	bne.n	8003364 <xTimerCreateTimerTask+0x74>
 8003350:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003354:	f383 8811 	msr	BASEPRI, r3
 8003358:	f3bf 8f6f 	isb	sy
 800335c:	f3bf 8f4f 	dsb	sy
 8003360:	613b      	str	r3, [r7, #16]
 8003362:	e7fe      	b.n	8003362 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8003364:	697b      	ldr	r3, [r7, #20]
}
 8003366:	4618      	mov	r0, r3
 8003368:	3718      	adds	r7, #24
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	20000898 	.word	0x20000898
 8003374:	08004b58 	.word	0x08004b58
 8003378:	080034b1 	.word	0x080034b1
 800337c:	2000089c 	.word	0x2000089c

08003380 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b08a      	sub	sp, #40	; 0x28
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
 800338c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800338e:	2300      	movs	r3, #0
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d109      	bne.n	80033ac <xTimerGenericCommand+0x2c>
 8003398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800339c:	f383 8811 	msr	BASEPRI, r3
 80033a0:	f3bf 8f6f 	isb	sy
 80033a4:	f3bf 8f4f 	dsb	sy
 80033a8:	623b      	str	r3, [r7, #32]
 80033aa:	e7fe      	b.n	80033aa <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80033ac:	4b19      	ldr	r3, [pc, #100]	; (8003414 <xTimerGenericCommand+0x94>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d02a      	beq.n	800340a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	2b05      	cmp	r3, #5
 80033c4:	dc18      	bgt.n	80033f8 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80033c6:	f7ff fe73 	bl	80030b0 <xTaskGetSchedulerState>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d109      	bne.n	80033e4 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80033d0:	4b10      	ldr	r3, [pc, #64]	; (8003414 <xTimerGenericCommand+0x94>)
 80033d2:	6818      	ldr	r0, [r3, #0]
 80033d4:	f107 0114 	add.w	r1, r7, #20
 80033d8:	2300      	movs	r3, #0
 80033da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033dc:	f7fe fc00 	bl	8001be0 <xQueueGenericSend>
 80033e0:	6278      	str	r0, [r7, #36]	; 0x24
 80033e2:	e012      	b.n	800340a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80033e4:	4b0b      	ldr	r3, [pc, #44]	; (8003414 <xTimerGenericCommand+0x94>)
 80033e6:	6818      	ldr	r0, [r3, #0]
 80033e8:	f107 0114 	add.w	r1, r7, #20
 80033ec:	2300      	movs	r3, #0
 80033ee:	2200      	movs	r2, #0
 80033f0:	f7fe fbf6 	bl	8001be0 <xQueueGenericSend>
 80033f4:	6278      	str	r0, [r7, #36]	; 0x24
 80033f6:	e008      	b.n	800340a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80033f8:	4b06      	ldr	r3, [pc, #24]	; (8003414 <xTimerGenericCommand+0x94>)
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	f107 0114 	add.w	r1, r7, #20
 8003400:	2300      	movs	r3, #0
 8003402:	683a      	ldr	r2, [r7, #0]
 8003404:	f7fe fce6 	bl	8001dd4 <xQueueGenericSendFromISR>
 8003408:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800340a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800340c:	4618      	mov	r0, r3
 800340e:	3728      	adds	r7, #40	; 0x28
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20000898 	.word	0x20000898

08003418 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af02      	add	r7, sp, #8
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003422:	4b22      	ldr	r3, [pc, #136]	; (80034ac <prvProcessExpiredTimer+0x94>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	68db      	ldr	r3, [r3, #12]
 800342a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	3304      	adds	r3, #4
 8003430:	4618      	mov	r0, r3
 8003432:	f7fe fab0 	bl	8001996 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800343c:	f003 0304 	and.w	r3, r3, #4
 8003440:	2b00      	cmp	r3, #0
 8003442:	d021      	beq.n	8003488 <prvProcessExpiredTimer+0x70>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	699a      	ldr	r2, [r3, #24]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	18d1      	adds	r1, r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	683a      	ldr	r2, [r7, #0]
 8003450:	6978      	ldr	r0, [r7, #20]
 8003452:	f000 f8d1 	bl	80035f8 <prvInsertTimerInActiveList>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d01e      	beq.n	800349a <prvProcessExpiredTimer+0x82>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800345c:	2300      	movs	r3, #0
 800345e:	9300      	str	r3, [sp, #0]
 8003460:	2300      	movs	r3, #0
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	2100      	movs	r1, #0
 8003466:	6978      	ldr	r0, [r7, #20]
 8003468:	f7ff ff8a 	bl	8003380 <xTimerGenericCommand>
 800346c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	2b00      	cmp	r3, #0
 8003472:	d112      	bne.n	800349a <prvProcessExpiredTimer+0x82>
 8003474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003478:	f383 8811 	msr	BASEPRI, r3
 800347c:	f3bf 8f6f 	isb	sy
 8003480:	f3bf 8f4f 	dsb	sy
 8003484:	60fb      	str	r3, [r7, #12]
 8003486:	e7fe      	b.n	8003486 <prvProcessExpiredTimer+0x6e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800348e:	f023 0301 	bic.w	r3, r3, #1
 8003492:	b2da      	uxtb	r2, r3
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	6a1b      	ldr	r3, [r3, #32]
 800349e:	6978      	ldr	r0, [r7, #20]
 80034a0:	4798      	blx	r3
}
 80034a2:	bf00      	nop
 80034a4:	3718      	adds	r7, #24
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	bf00      	nop
 80034ac:	20000890 	.word	0x20000890

080034b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034b8:	f107 0308 	add.w	r3, r7, #8
 80034bc:	4618      	mov	r0, r3
 80034be:	f000 f857 	bl	8003570 <prvGetNextExpireTime>
 80034c2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	4619      	mov	r1, r3
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f000 f803 	bl	80034d4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80034ce:	f000 f8d5 	bl	800367c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80034d2:	e7f1      	b.n	80034b8 <prvTimerTask+0x8>

080034d4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80034de:	f7ff f97d 	bl	80027dc <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80034e2:	f107 0308 	add.w	r3, r7, #8
 80034e6:	4618      	mov	r0, r3
 80034e8:	f000 f866 	bl	80035b8 <prvSampleTimeNow>
 80034ec:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d130      	bne.n	8003556 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10a      	bne.n	8003510 <prvProcessTimerOrBlockTask+0x3c>
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	429a      	cmp	r2, r3
 8003500:	d806      	bhi.n	8003510 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003502:	f7ff f979 	bl	80027f8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003506:	68f9      	ldr	r1, [r7, #12]
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff ff85 	bl	8003418 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800350e:	e024      	b.n	800355a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d008      	beq.n	8003528 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003516:	4b13      	ldr	r3, [pc, #76]	; (8003564 <prvProcessTimerOrBlockTask+0x90>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d101      	bne.n	8003524 <prvProcessTimerOrBlockTask+0x50>
 8003520:	2301      	movs	r3, #1
 8003522:	e000      	b.n	8003526 <prvProcessTimerOrBlockTask+0x52>
 8003524:	2300      	movs	r3, #0
 8003526:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003528:	4b0f      	ldr	r3, [pc, #60]	; (8003568 <prvProcessTimerOrBlockTask+0x94>)
 800352a:	6818      	ldr	r0, [r3, #0]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	4619      	mov	r1, r3
 8003536:	f7fe fef5 	bl	8002324 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800353a:	f7ff f95d 	bl	80027f8 <xTaskResumeAll>
 800353e:	4603      	mov	r3, r0
 8003540:	2b00      	cmp	r3, #0
 8003542:	d10a      	bne.n	800355a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003544:	4b09      	ldr	r3, [pc, #36]	; (800356c <prvProcessTimerOrBlockTask+0x98>)
 8003546:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	f3bf 8f4f 	dsb	sy
 8003550:	f3bf 8f6f 	isb	sy
}
 8003554:	e001      	b.n	800355a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003556:	f7ff f94f 	bl	80027f8 <xTaskResumeAll>
}
 800355a:	bf00      	nop
 800355c:	3710      	adds	r7, #16
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop
 8003564:	20000894 	.word	0x20000894
 8003568:	20000898 	.word	0x20000898
 800356c:	e000ed04 	.word	0xe000ed04

08003570 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003570:	b480      	push	{r7}
 8003572:	b085      	sub	sp, #20
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003578:	4b0e      	ldr	r3, [pc, #56]	; (80035b4 <prvGetNextExpireTime+0x44>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d101      	bne.n	8003586 <prvGetNextExpireTime+0x16>
 8003582:	2201      	movs	r2, #1
 8003584:	e000      	b.n	8003588 <prvGetNextExpireTime+0x18>
 8003586:	2200      	movs	r2, #0
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d105      	bne.n	80035a0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003594:	4b07      	ldr	r3, [pc, #28]	; (80035b4 <prvGetNextExpireTime+0x44>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	e001      	b.n	80035a4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80035a0:	2300      	movs	r3, #0
 80035a2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80035a4:	68fb      	ldr	r3, [r7, #12]
}
 80035a6:	4618      	mov	r0, r3
 80035a8:	3714      	adds	r7, #20
 80035aa:	46bd      	mov	sp, r7
 80035ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b0:	4770      	bx	lr
 80035b2:	bf00      	nop
 80035b4:	20000890 	.word	0x20000890

080035b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80035c0:	f7ff f9b6 	bl	8002930 <xTaskGetTickCount>
 80035c4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80035c6:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <prvSampleTimeNow+0x3c>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	d205      	bcs.n	80035dc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80035d0:	f000 f918 	bl	8003804 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2201      	movs	r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
 80035da:	e002      	b.n	80035e2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	2200      	movs	r2, #0
 80035e0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80035e2:	4a04      	ldr	r2, [pc, #16]	; (80035f4 <prvSampleTimeNow+0x3c>)
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80035e8:	68fb      	ldr	r3, [r7, #12]
}
 80035ea:	4618      	mov	r0, r3
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}
 80035f2:	bf00      	nop
 80035f4:	200008a0 	.word	0x200008a0

080035f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
 8003604:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003606:	2300      	movs	r3, #0
 8003608:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	68ba      	ldr	r2, [r7, #8]
 800360e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	68fa      	ldr	r2, [r7, #12]
 8003614:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	429a      	cmp	r2, r3
 800361c:	d812      	bhi.n	8003644 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800361e:	687a      	ldr	r2, [r7, #4]
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	1ad2      	subs	r2, r2, r3
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	429a      	cmp	r2, r3
 800362a:	d302      	bcc.n	8003632 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800362c:	2301      	movs	r3, #1
 800362e:	617b      	str	r3, [r7, #20]
 8003630:	e01b      	b.n	800366a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003632:	4b10      	ldr	r3, [pc, #64]	; (8003674 <prvInsertTimerInActiveList+0x7c>)
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	3304      	adds	r3, #4
 800363a:	4619      	mov	r1, r3
 800363c:	4610      	mov	r0, r2
 800363e:	f7fe f971 	bl	8001924 <vListInsert>
 8003642:	e012      	b.n	800366a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003644:	687a      	ldr	r2, [r7, #4]
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	429a      	cmp	r2, r3
 800364a:	d206      	bcs.n	800365a <prvInsertTimerInActiveList+0x62>
 800364c:	68ba      	ldr	r2, [r7, #8]
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d302      	bcc.n	800365a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003654:	2301      	movs	r3, #1
 8003656:	617b      	str	r3, [r7, #20]
 8003658:	e007      	b.n	800366a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800365a:	4b07      	ldr	r3, [pc, #28]	; (8003678 <prvInsertTimerInActiveList+0x80>)
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	3304      	adds	r3, #4
 8003662:	4619      	mov	r1, r3
 8003664:	4610      	mov	r0, r2
 8003666:	f7fe f95d 	bl	8001924 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800366a:	697b      	ldr	r3, [r7, #20]
}
 800366c:	4618      	mov	r0, r3
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	20000894 	.word	0x20000894
 8003678:	20000890 	.word	0x20000890

0800367c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b08c      	sub	sp, #48	; 0x30
 8003680:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003682:	e0ac      	b.n	80037de <prvProcessReceivedCommands+0x162>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	2b00      	cmp	r3, #0
 8003688:	f2c0 80a8 	blt.w	80037dc <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8003690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d004      	beq.n	80036a2 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800369a:	3304      	adds	r3, #4
 800369c:	4618      	mov	r0, r3
 800369e:	f7fe f97a 	bl	8001996 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80036a2:	1d3b      	adds	r3, r7, #4
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7ff ff87 	bl	80035b8 <prvSampleTimeNow>
 80036aa:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	2b09      	cmp	r3, #9
 80036b0:	f200 8095 	bhi.w	80037de <prvProcessReceivedCommands+0x162>
 80036b4:	a201      	add	r2, pc, #4	; (adr r2, 80036bc <prvProcessReceivedCommands+0x40>)
 80036b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80036ba:	bf00      	nop
 80036bc:	080036e5 	.word	0x080036e5
 80036c0:	080036e5 	.word	0x080036e5
 80036c4:	080036e5 	.word	0x080036e5
 80036c8:	08003757 	.word	0x08003757
 80036cc:	0800376b 	.word	0x0800376b
 80036d0:	080037b3 	.word	0x080037b3
 80036d4:	080036e5 	.word	0x080036e5
 80036d8:	080036e5 	.word	0x080036e5
 80036dc:	08003757 	.word	0x08003757
 80036e0:	0800376b 	.word	0x0800376b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80036e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80036ea:	f043 0301 	orr.w	r3, r3, #1
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80036f6:	68fa      	ldr	r2, [r7, #12]
 80036f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	18d1      	adds	r1, r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	6a3a      	ldr	r2, [r7, #32]
 8003702:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003704:	f7ff ff78 	bl	80035f8 <prvInsertTimerInActiveList>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d067      	beq.n	80037de <prvProcessReceivedCommands+0x162>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003714:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003718:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800371c:	f003 0304 	and.w	r3, r3, #4
 8003720:	2b00      	cmp	r3, #0
 8003722:	d05c      	beq.n	80037de <prvProcessReceivedCommands+0x162>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003724:	68fa      	ldr	r2, [r7, #12]
 8003726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	441a      	add	r2, r3
 800372c:	2300      	movs	r3, #0
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	2300      	movs	r3, #0
 8003732:	2100      	movs	r1, #0
 8003734:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003736:	f7ff fe23 	bl	8003380 <xTimerGenericCommand>
 800373a:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d14d      	bne.n	80037de <prvProcessReceivedCommands+0x162>
 8003742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003746:	f383 8811 	msr	BASEPRI, r3
 800374a:	f3bf 8f6f 	isb	sy
 800374e:	f3bf 8f4f 	dsb	sy
 8003752:	61bb      	str	r3, [r7, #24]
 8003754:	e7fe      	b.n	8003754 <prvProcessReceivedCommands+0xd8>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800375c:	f023 0301 	bic.w	r3, r3, #1
 8003760:	b2da      	uxtb	r2, r3
 8003762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003764:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					break;
 8003768:	e039      	b.n	80037de <prvProcessReceivedCommands+0x162>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800376a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800376c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003770:	f043 0301 	orr.w	r3, r3, #1
 8003774:	b2da      	uxtb	r2, r3
 8003776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003778:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003780:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003782:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d109      	bne.n	800379e <prvProcessReceivedCommands+0x122>
 800378a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800378e:	f383 8811 	msr	BASEPRI, r3
 8003792:	f3bf 8f6f 	isb	sy
 8003796:	f3bf 8f4f 	dsb	sy
 800379a:	617b      	str	r3, [r7, #20]
 800379c:	e7fe      	b.n	800379c <prvProcessReceivedCommands+0x120>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800379e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a0:	699a      	ldr	r2, [r3, #24]
 80037a2:	6a3b      	ldr	r3, [r7, #32]
 80037a4:	18d1      	adds	r1, r2, r3
 80037a6:	6a3b      	ldr	r3, [r7, #32]
 80037a8:	6a3a      	ldr	r2, [r7, #32]
 80037aa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037ac:	f7ff ff24 	bl	80035f8 <prvInsertTimerInActiveList>
					break;
 80037b0:	e015      	b.n	80037de <prvProcessReceivedCommands+0x162>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037b8:	f003 0302 	and.w	r3, r3, #2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d103      	bne.n	80037c8 <prvProcessReceivedCommands+0x14c>
						{
							vPortFree( pxTimer );
 80037c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80037c2:	f000 fbc7 	bl	8003f54 <vPortFree>
 80037c6:	e00a      	b.n	80037de <prvProcessReceivedCommands+0x162>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80037c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037ce:	f023 0301 	bic.w	r3, r3, #1
 80037d2:	b2da      	uxtb	r2, r3
 80037d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80037da:	e000      	b.n	80037de <prvProcessReceivedCommands+0x162>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80037dc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80037de:	4b08      	ldr	r3, [pc, #32]	; (8003800 <prvProcessReceivedCommands+0x184>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f107 0108 	add.w	r1, r7, #8
 80037e6:	2200      	movs	r2, #0
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7fe fb87 	bl	8001efc <xQueueReceive>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	f47f af47 	bne.w	8003684 <prvProcessReceivedCommands+0x8>
	}
}
 80037f6:	bf00      	nop
 80037f8:	3728      	adds	r7, #40	; 0x28
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	20000898 	.word	0x20000898

08003804 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b088      	sub	sp, #32
 8003808:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800380a:	e047      	b.n	800389c <prvSwitchTimerLists+0x98>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800380c:	4b2d      	ldr	r3, [pc, #180]	; (80038c4 <prvSwitchTimerLists+0xc0>)
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68db      	ldr	r3, [r3, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003816:	4b2b      	ldr	r3, [pc, #172]	; (80038c4 <prvSwitchTimerLists+0xc0>)
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	68db      	ldr	r3, [r3, #12]
 800381c:	68db      	ldr	r3, [r3, #12]
 800381e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	3304      	adds	r3, #4
 8003824:	4618      	mov	r0, r3
 8003826:	f7fe f8b6 	bl	8001996 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a1b      	ldr	r3, [r3, #32]
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003838:	f003 0304 	and.w	r3, r3, #4
 800383c:	2b00      	cmp	r3, #0
 800383e:	d02d      	beq.n	800389c <prvSwitchTimerLists+0x98>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	699b      	ldr	r3, [r3, #24]
 8003844:	693a      	ldr	r2, [r7, #16]
 8003846:	4413      	add	r3, r2
 8003848:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800384a:	68ba      	ldr	r2, [r7, #8]
 800384c:	693b      	ldr	r3, [r7, #16]
 800384e:	429a      	cmp	r2, r3
 8003850:	d90e      	bls.n	8003870 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	68ba      	ldr	r2, [r7, #8]
 8003856:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	68fa      	ldr	r2, [r7, #12]
 800385c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800385e:	4b19      	ldr	r3, [pc, #100]	; (80038c4 <prvSwitchTimerLists+0xc0>)
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	3304      	adds	r3, #4
 8003866:	4619      	mov	r1, r3
 8003868:	4610      	mov	r0, r2
 800386a:	f7fe f85b 	bl	8001924 <vListInsert>
 800386e:	e015      	b.n	800389c <prvSwitchTimerLists+0x98>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003870:	2300      	movs	r3, #0
 8003872:	9300      	str	r3, [sp, #0]
 8003874:	2300      	movs	r3, #0
 8003876:	693a      	ldr	r2, [r7, #16]
 8003878:	2100      	movs	r1, #0
 800387a:	68f8      	ldr	r0, [r7, #12]
 800387c:	f7ff fd80 	bl	8003380 <xTimerGenericCommand>
 8003880:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d109      	bne.n	800389c <prvSwitchTimerLists+0x98>
 8003888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800388c:	f383 8811 	msr	BASEPRI, r3
 8003890:	f3bf 8f6f 	isb	sy
 8003894:	f3bf 8f4f 	dsb	sy
 8003898:	603b      	str	r3, [r7, #0]
 800389a:	e7fe      	b.n	800389a <prvSwitchTimerLists+0x96>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800389c:	4b09      	ldr	r3, [pc, #36]	; (80038c4 <prvSwitchTimerLists+0xc0>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1b2      	bne.n	800380c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80038a6:	4b07      	ldr	r3, [pc, #28]	; (80038c4 <prvSwitchTimerLists+0xc0>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80038ac:	4b06      	ldr	r3, [pc, #24]	; (80038c8 <prvSwitchTimerLists+0xc4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	4a04      	ldr	r2, [pc, #16]	; (80038c4 <prvSwitchTimerLists+0xc0>)
 80038b2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80038b4:	4a04      	ldr	r2, [pc, #16]	; (80038c8 <prvSwitchTimerLists+0xc4>)
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	6013      	str	r3, [r2, #0]
}
 80038ba:	bf00      	nop
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20000890 	.word	0x20000890
 80038c8:	20000894 	.word	0x20000894

080038cc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b082      	sub	sp, #8
 80038d0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80038d2:	f000 f963 	bl	8003b9c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80038d6:	4b15      	ldr	r3, [pc, #84]	; (800392c <prvCheckForValidListAndQueue+0x60>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d120      	bne.n	8003920 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80038de:	4814      	ldr	r0, [pc, #80]	; (8003930 <prvCheckForValidListAndQueue+0x64>)
 80038e0:	f7fd ffcf 	bl	8001882 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80038e4:	4813      	ldr	r0, [pc, #76]	; (8003934 <prvCheckForValidListAndQueue+0x68>)
 80038e6:	f7fd ffcc 	bl	8001882 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80038ea:	4b13      	ldr	r3, [pc, #76]	; (8003938 <prvCheckForValidListAndQueue+0x6c>)
 80038ec:	4a10      	ldr	r2, [pc, #64]	; (8003930 <prvCheckForValidListAndQueue+0x64>)
 80038ee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80038f0:	4b12      	ldr	r3, [pc, #72]	; (800393c <prvCheckForValidListAndQueue+0x70>)
 80038f2:	4a10      	ldr	r2, [pc, #64]	; (8003934 <prvCheckForValidListAndQueue+0x68>)
 80038f4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80038f6:	2300      	movs	r3, #0
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	4b11      	ldr	r3, [pc, #68]	; (8003940 <prvCheckForValidListAndQueue+0x74>)
 80038fc:	4a11      	ldr	r2, [pc, #68]	; (8003944 <prvCheckForValidListAndQueue+0x78>)
 80038fe:	210c      	movs	r1, #12
 8003900:	200a      	movs	r0, #10
 8003902:	f7fe f8db 	bl	8001abc <xQueueGenericCreateStatic>
 8003906:	4602      	mov	r2, r0
 8003908:	4b08      	ldr	r3, [pc, #32]	; (800392c <prvCheckForValidListAndQueue+0x60>)
 800390a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800390c:	4b07      	ldr	r3, [pc, #28]	; (800392c <prvCheckForValidListAndQueue+0x60>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d005      	beq.n	8003920 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8003914:	4b05      	ldr	r3, [pc, #20]	; (800392c <prvCheckForValidListAndQueue+0x60>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	490b      	ldr	r1, [pc, #44]	; (8003948 <prvCheckForValidListAndQueue+0x7c>)
 800391a:	4618      	mov	r0, r3
 800391c:	f7fe fcda 	bl	80022d4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003920:	f000 f96a 	bl	8003bf8 <vPortExitCritical>
}
 8003924:	bf00      	nop
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	20000898 	.word	0x20000898
 8003930:	20000868 	.word	0x20000868
 8003934:	2000087c 	.word	0x2000087c
 8003938:	20000890 	.word	0x20000890
 800393c:	20000894 	.word	0x20000894
 8003940:	2000091c 	.word	0x2000091c
 8003944:	200008a4 	.word	0x200008a4
 8003948:	08004b60 	.word	0x08004b60

0800394c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800394c:	b480      	push	{r7}
 800394e:	b085      	sub	sp, #20
 8003950:	af00      	add	r7, sp, #0
 8003952:	60f8      	str	r0, [r7, #12]
 8003954:	60b9      	str	r1, [r7, #8]
 8003956:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	3b04      	subs	r3, #4
 800395c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003964:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	3b04      	subs	r3, #4
 800396a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f023 0201 	bic.w	r2, r3, #1
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	3b04      	subs	r3, #4
 800397a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800397c:	4a0c      	ldr	r2, [pc, #48]	; (80039b0 <pxPortInitialiseStack+0x64>)
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	3b14      	subs	r3, #20
 8003986:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003988:	687a      	ldr	r2, [r7, #4]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	3b04      	subs	r3, #4
 8003992:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	f06f 0202 	mvn.w	r2, #2
 800399a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	3b20      	subs	r3, #32
 80039a0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80039a2:	68fb      	ldr	r3, [r7, #12]
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	080039b5 	.word	0x080039b5

080039b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80039b4:	b480      	push	{r7}
 80039b6:	b085      	sub	sp, #20
 80039b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80039ba:	2300      	movs	r3, #0
 80039bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80039be:	4b11      	ldr	r3, [pc, #68]	; (8003a04 <prvTaskExitError+0x50>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039c6:	d009      	beq.n	80039dc <prvTaskExitError+0x28>
 80039c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039cc:	f383 8811 	msr	BASEPRI, r3
 80039d0:	f3bf 8f6f 	isb	sy
 80039d4:	f3bf 8f4f 	dsb	sy
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	e7fe      	b.n	80039da <prvTaskExitError+0x26>
 80039dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e0:	f383 8811 	msr	BASEPRI, r3
 80039e4:	f3bf 8f6f 	isb	sy
 80039e8:	f3bf 8f4f 	dsb	sy
 80039ec:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80039ee:	bf00      	nop
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d0fc      	beq.n	80039f0 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80039f6:	bf00      	nop
 80039f8:	3714      	adds	r7, #20
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	2000000c 	.word	0x2000000c
	...

08003a10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8003a10:	4b07      	ldr	r3, [pc, #28]	; (8003a30 <pxCurrentTCBConst2>)
 8003a12:	6819      	ldr	r1, [r3, #0]
 8003a14:	6808      	ldr	r0, [r1, #0]
 8003a16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a1a:	f380 8809 	msr	PSP, r0
 8003a1e:	f3bf 8f6f 	isb	sy
 8003a22:	f04f 0000 	mov.w	r0, #0
 8003a26:	f380 8811 	msr	BASEPRI, r0
 8003a2a:	4770      	bx	lr
 8003a2c:	f3af 8000 	nop.w

08003a30 <pxCurrentTCBConst2>:
 8003a30:	2000073c 	.word	0x2000073c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8003a34:	bf00      	nop
 8003a36:	bf00      	nop

08003a38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8003a38:	4808      	ldr	r0, [pc, #32]	; (8003a5c <prvPortStartFirstTask+0x24>)
 8003a3a:	6800      	ldr	r0, [r0, #0]
 8003a3c:	6800      	ldr	r0, [r0, #0]
 8003a3e:	f380 8808 	msr	MSP, r0
 8003a42:	f04f 0000 	mov.w	r0, #0
 8003a46:	f380 8814 	msr	CONTROL, r0
 8003a4a:	b662      	cpsie	i
 8003a4c:	b661      	cpsie	f
 8003a4e:	f3bf 8f4f 	dsb	sy
 8003a52:	f3bf 8f6f 	isb	sy
 8003a56:	df00      	svc	0
 8003a58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8003a5a:	bf00      	nop
 8003a5c:	e000ed08 	.word	0xe000ed08

08003a60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b086      	sub	sp, #24
 8003a64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003a66:	4b44      	ldr	r3, [pc, #272]	; (8003b78 <xPortStartScheduler+0x118>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a44      	ldr	r2, [pc, #272]	; (8003b7c <xPortStartScheduler+0x11c>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d109      	bne.n	8003a84 <xPortStartScheduler+0x24>
 8003a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a74:	f383 8811 	msr	BASEPRI, r3
 8003a78:	f3bf 8f6f 	isb	sy
 8003a7c:	f3bf 8f4f 	dsb	sy
 8003a80:	613b      	str	r3, [r7, #16]
 8003a82:	e7fe      	b.n	8003a82 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003a84:	4b3c      	ldr	r3, [pc, #240]	; (8003b78 <xPortStartScheduler+0x118>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a3d      	ldr	r2, [pc, #244]	; (8003b80 <xPortStartScheduler+0x120>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d109      	bne.n	8003aa2 <xPortStartScheduler+0x42>
 8003a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a92:	f383 8811 	msr	BASEPRI, r3
 8003a96:	f3bf 8f6f 	isb	sy
 8003a9a:	f3bf 8f4f 	dsb	sy
 8003a9e:	60fb      	str	r3, [r7, #12]
 8003aa0:	e7fe      	b.n	8003aa0 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003aa2:	4b38      	ldr	r3, [pc, #224]	; (8003b84 <xPortStartScheduler+0x124>)
 8003aa4:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	22ff      	movs	r2, #255	; 0xff
 8003ab2:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003abc:	78fb      	ldrb	r3, [r7, #3]
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	4b30      	ldr	r3, [pc, #192]	; (8003b88 <xPortStartScheduler+0x128>)
 8003ac8:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003aca:	4b30      	ldr	r3, [pc, #192]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003acc:	2207      	movs	r2, #7
 8003ace:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ad0:	e009      	b.n	8003ae6 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 8003ad2:	4b2e      	ldr	r3, [pc, #184]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3b01      	subs	r3, #1
 8003ad8:	4a2c      	ldr	r2, [pc, #176]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003ada:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003adc:	78fb      	ldrb	r3, [r7, #3]
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	005b      	lsls	r3, r3, #1
 8003ae2:	b2db      	uxtb	r3, r3
 8003ae4:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003ae6:	78fb      	ldrb	r3, [r7, #3]
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003aee:	2b80      	cmp	r3, #128	; 0x80
 8003af0:	d0ef      	beq.n	8003ad2 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8003af2:	4b26      	ldr	r3, [pc, #152]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f1c3 0307 	rsb	r3, r3, #7
 8003afa:	2b04      	cmp	r3, #4
 8003afc:	d009      	beq.n	8003b12 <xPortStartScheduler+0xb2>
 8003afe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b02:	f383 8811 	msr	BASEPRI, r3
 8003b06:	f3bf 8f6f 	isb	sy
 8003b0a:	f3bf 8f4f 	dsb	sy
 8003b0e:	60bb      	str	r3, [r7, #8]
 8003b10:	e7fe      	b.n	8003b10 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8003b12:	4b1e      	ldr	r3, [pc, #120]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	021b      	lsls	r3, r3, #8
 8003b18:	4a1c      	ldr	r2, [pc, #112]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003b1a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003b1c:	4b1b      	ldr	r3, [pc, #108]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003b24:	4a19      	ldr	r2, [pc, #100]	; (8003b8c <xPortStartScheduler+0x12c>)
 8003b26:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	b2da      	uxtb	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8003b30:	4b17      	ldr	r3, [pc, #92]	; (8003b90 <xPortStartScheduler+0x130>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	4a16      	ldr	r2, [pc, #88]	; (8003b90 <xPortStartScheduler+0x130>)
 8003b36:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b3a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003b3c:	4b14      	ldr	r3, [pc, #80]	; (8003b90 <xPortStartScheduler+0x130>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a13      	ldr	r2, [pc, #76]	; (8003b90 <xPortStartScheduler+0x130>)
 8003b42:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8003b46:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8003b48:	f000 f8d6 	bl	8003cf8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003b4c:	4b11      	ldr	r3, [pc, #68]	; (8003b94 <xPortStartScheduler+0x134>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003b52:	f000 f8f5 	bl	8003d40 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8003b56:	4b10      	ldr	r3, [pc, #64]	; (8003b98 <xPortStartScheduler+0x138>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a0f      	ldr	r2, [pc, #60]	; (8003b98 <xPortStartScheduler+0x138>)
 8003b5c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003b60:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003b62:	f7ff ff69 	bl	8003a38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8003b66:	f7fe ffab 	bl	8002ac0 <vTaskSwitchContext>
	prvTaskExitError();
 8003b6a:	f7ff ff23 	bl	80039b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3718      	adds	r7, #24
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}
 8003b78:	e000ed00 	.word	0xe000ed00
 8003b7c:	410fc271 	.word	0x410fc271
 8003b80:	410fc270 	.word	0x410fc270
 8003b84:	e000e400 	.word	0xe000e400
 8003b88:	20000964 	.word	0x20000964
 8003b8c:	20000968 	.word	0x20000968
 8003b90:	e000ed20 	.word	0xe000ed20
 8003b94:	2000000c 	.word	0x2000000c
 8003b98:	e000ef34 	.word	0xe000ef34

08003b9c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ba6:	f383 8811 	msr	BASEPRI, r3
 8003baa:	f3bf 8f6f 	isb	sy
 8003bae:	f3bf 8f4f 	dsb	sy
 8003bb2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8003bb4:	4b0e      	ldr	r3, [pc, #56]	; (8003bf0 <vPortEnterCritical+0x54>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	3301      	adds	r3, #1
 8003bba:	4a0d      	ldr	r2, [pc, #52]	; (8003bf0 <vPortEnterCritical+0x54>)
 8003bbc:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003bbe:	4b0c      	ldr	r3, [pc, #48]	; (8003bf0 <vPortEnterCritical+0x54>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2b01      	cmp	r3, #1
 8003bc4:	d10e      	bne.n	8003be4 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <vPortEnterCritical+0x58>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d009      	beq.n	8003be4 <vPortEnterCritical+0x48>
 8003bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bd4:	f383 8811 	msr	BASEPRI, r3
 8003bd8:	f3bf 8f6f 	isb	sy
 8003bdc:	f3bf 8f4f 	dsb	sy
 8003be0:	603b      	str	r3, [r7, #0]
 8003be2:	e7fe      	b.n	8003be2 <vPortEnterCritical+0x46>
	}
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	2000000c 	.word	0x2000000c
 8003bf4:	e000ed04 	.word	0xe000ed04

08003bf8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8003bfe:	4b11      	ldr	r3, [pc, #68]	; (8003c44 <vPortExitCritical+0x4c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d109      	bne.n	8003c1a <vPortExitCritical+0x22>
 8003c06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c0a:	f383 8811 	msr	BASEPRI, r3
 8003c0e:	f3bf 8f6f 	isb	sy
 8003c12:	f3bf 8f4f 	dsb	sy
 8003c16:	607b      	str	r3, [r7, #4]
 8003c18:	e7fe      	b.n	8003c18 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8003c1a:	4b0a      	ldr	r3, [pc, #40]	; (8003c44 <vPortExitCritical+0x4c>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	4a08      	ldr	r2, [pc, #32]	; (8003c44 <vPortExitCritical+0x4c>)
 8003c22:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8003c24:	4b07      	ldr	r3, [pc, #28]	; (8003c44 <vPortExitCritical+0x4c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d104      	bne.n	8003c36 <vPortExitCritical+0x3e>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	2000000c 	.word	0x2000000c
	...

08003c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003c50:	f3ef 8009 	mrs	r0, PSP
 8003c54:	f3bf 8f6f 	isb	sy
 8003c58:	4b15      	ldr	r3, [pc, #84]	; (8003cb0 <pxCurrentTCBConst>)
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	f01e 0f10 	tst.w	lr, #16
 8003c60:	bf08      	it	eq
 8003c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c6a:	6010      	str	r0, [r2, #0]
 8003c6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003c70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003c74:	f380 8811 	msr	BASEPRI, r0
 8003c78:	f3bf 8f4f 	dsb	sy
 8003c7c:	f3bf 8f6f 	isb	sy
 8003c80:	f7fe ff1e 	bl	8002ac0 <vTaskSwitchContext>
 8003c84:	f04f 0000 	mov.w	r0, #0
 8003c88:	f380 8811 	msr	BASEPRI, r0
 8003c8c:	bc09      	pop	{r0, r3}
 8003c8e:	6819      	ldr	r1, [r3, #0]
 8003c90:	6808      	ldr	r0, [r1, #0]
 8003c92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c96:	f01e 0f10 	tst.w	lr, #16
 8003c9a:	bf08      	it	eq
 8003c9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003ca0:	f380 8809 	msr	PSP, r0
 8003ca4:	f3bf 8f6f 	isb	sy
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	f3af 8000 	nop.w

08003cb0 <pxCurrentTCBConst>:
 8003cb0:	2000073c 	.word	0x2000073c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003cb4:	bf00      	nop
 8003cb6:	bf00      	nop

08003cb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b082      	sub	sp, #8
 8003cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8003cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc2:	f383 8811 	msr	BASEPRI, r3
 8003cc6:	f3bf 8f6f 	isb	sy
 8003cca:	f3bf 8f4f 	dsb	sy
 8003cce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8003cd0:	f7fe fe3e 	bl	8002950 <xTaskIncrementTick>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d003      	beq.n	8003ce2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003cda:	4b06      	ldr	r3, [pc, #24]	; (8003cf4 <xPortSysTickHandler+0x3c>)
 8003cdc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8003cec:	bf00      	nop
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	e000ed04 	.word	0xe000ed04

08003cf8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003cfc:	4b0b      	ldr	r3, [pc, #44]	; (8003d2c <vPortSetupTimerInterrupt+0x34>)
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003d02:	4b0b      	ldr	r3, [pc, #44]	; (8003d30 <vPortSetupTimerInterrupt+0x38>)
 8003d04:	2200      	movs	r2, #0
 8003d06:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003d08:	4b0a      	ldr	r3, [pc, #40]	; (8003d34 <vPortSetupTimerInterrupt+0x3c>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a0a      	ldr	r2, [pc, #40]	; (8003d38 <vPortSetupTimerInterrupt+0x40>)
 8003d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8003d12:	099b      	lsrs	r3, r3, #6
 8003d14:	4a09      	ldr	r2, [pc, #36]	; (8003d3c <vPortSetupTimerInterrupt+0x44>)
 8003d16:	3b01      	subs	r3, #1
 8003d18:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8003d1a:	4b04      	ldr	r3, [pc, #16]	; (8003d2c <vPortSetupTimerInterrupt+0x34>)
 8003d1c:	2207      	movs	r2, #7
 8003d1e:	601a      	str	r2, [r3, #0]
}
 8003d20:	bf00      	nop
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr
 8003d2a:	bf00      	nop
 8003d2c:	e000e010 	.word	0xe000e010
 8003d30:	e000e018 	.word	0xe000e018
 8003d34:	20000000 	.word	0x20000000
 8003d38:	10624dd3 	.word	0x10624dd3
 8003d3c:	e000e014 	.word	0xe000e014

08003d40 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003d40:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003d50 <vPortEnableVFP+0x10>
 8003d44:	6801      	ldr	r1, [r0, #0]
 8003d46:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003d4a:	6001      	str	r1, [r0, #0]
 8003d4c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003d4e:	bf00      	nop
 8003d50:	e000ed88 	.word	0xe000ed88

08003d54 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8003d54:	b480      	push	{r7}
 8003d56:	b085      	sub	sp, #20
 8003d58:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003d5a:	f3ef 8305 	mrs	r3, IPSR
 8003d5e:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2b0f      	cmp	r3, #15
 8003d64:	d913      	bls.n	8003d8e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8003d66:	4a16      	ldr	r2, [pc, #88]	; (8003dc0 <vPortValidateInterruptPriority+0x6c>)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	4413      	add	r3, r2
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8003d70:	4b14      	ldr	r3, [pc, #80]	; (8003dc4 <vPortValidateInterruptPriority+0x70>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	7afa      	ldrb	r2, [r7, #11]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d209      	bcs.n	8003d8e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8003d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d7e:	f383 8811 	msr	BASEPRI, r3
 8003d82:	f3bf 8f6f 	isb	sy
 8003d86:	f3bf 8f4f 	dsb	sy
 8003d8a:	607b      	str	r3, [r7, #4]
 8003d8c:	e7fe      	b.n	8003d8c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003d8e:	4b0e      	ldr	r3, [pc, #56]	; (8003dc8 <vPortValidateInterruptPriority+0x74>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003d96:	4b0d      	ldr	r3, [pc, #52]	; (8003dcc <vPortValidateInterruptPriority+0x78>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d909      	bls.n	8003db2 <vPortValidateInterruptPriority+0x5e>
 8003d9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003da2:	f383 8811 	msr	BASEPRI, r3
 8003da6:	f3bf 8f6f 	isb	sy
 8003daa:	f3bf 8f4f 	dsb	sy
 8003dae:	603b      	str	r3, [r7, #0]
 8003db0:	e7fe      	b.n	8003db0 <vPortValidateInterruptPriority+0x5c>
	}
 8003db2:	bf00      	nop
 8003db4:	3714      	adds	r7, #20
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	e000e3f0 	.word	0xe000e3f0
 8003dc4:	20000964 	.word	0x20000964
 8003dc8:	e000ed0c 	.word	0xe000ed0c
 8003dcc:	20000968 	.word	0x20000968

08003dd0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003dd0:	b580      	push	{r7, lr}
 8003dd2:	b08a      	sub	sp, #40	; 0x28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003ddc:	f7fe fcfe 	bl	80027dc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003de0:	4b57      	ldr	r3, [pc, #348]	; (8003f40 <pvPortMalloc+0x170>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d101      	bne.n	8003dec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003de8:	f000 f90c 	bl	8004004 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003dec:	4b55      	ldr	r3, [pc, #340]	; (8003f44 <pvPortMalloc+0x174>)
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	4013      	ands	r3, r2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f040 808c 	bne.w	8003f12 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01c      	beq.n	8003e3a <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8003e00:	2208      	movs	r2, #8
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	4413      	add	r3, r2
 8003e06:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f003 0307 	and.w	r3, r3, #7
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d013      	beq.n	8003e3a <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f023 0307 	bic.w	r3, r3, #7
 8003e18:	3308      	adds	r3, #8
 8003e1a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d009      	beq.n	8003e3a <pvPortMalloc+0x6a>
 8003e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e2a:	f383 8811 	msr	BASEPRI, r3
 8003e2e:	f3bf 8f6f 	isb	sy
 8003e32:	f3bf 8f4f 	dsb	sy
 8003e36:	617b      	str	r3, [r7, #20]
 8003e38:	e7fe      	b.n	8003e38 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d068      	beq.n	8003f12 <pvPortMalloc+0x142>
 8003e40:	4b41      	ldr	r3, [pc, #260]	; (8003f48 <pvPortMalloc+0x178>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d863      	bhi.n	8003f12 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003e4a:	4b40      	ldr	r3, [pc, #256]	; (8003f4c <pvPortMalloc+0x17c>)
 8003e4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003e4e:	4b3f      	ldr	r3, [pc, #252]	; (8003f4c <pvPortMalloc+0x17c>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e54:	e004      	b.n	8003e60 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8003e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	429a      	cmp	r2, r3
 8003e68:	d903      	bls.n	8003e72 <pvPortMalloc+0xa2>
 8003e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d1f1      	bne.n	8003e56 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003e72:	4b33      	ldr	r3, [pc, #204]	; (8003f40 <pvPortMalloc+0x170>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e78:	429a      	cmp	r2, r3
 8003e7a:	d04a      	beq.n	8003f12 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003e7c:	6a3b      	ldr	r3, [r7, #32]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	2208      	movs	r2, #8
 8003e82:	4413      	add	r3, r2
 8003e84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e88:	681a      	ldr	r2, [r3, #0]
 8003e8a:	6a3b      	ldr	r3, [r7, #32]
 8003e8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	1ad2      	subs	r2, r2, r3
 8003e96:	2308      	movs	r3, #8
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	429a      	cmp	r2, r3
 8003e9c:	d91e      	bls.n	8003edc <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003e9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4413      	add	r3, r2
 8003ea4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d009      	beq.n	8003ec4 <pvPortMalloc+0xf4>
 8003eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eb4:	f383 8811 	msr	BASEPRI, r3
 8003eb8:	f3bf 8f6f 	isb	sy
 8003ebc:	f3bf 8f4f 	dsb	sy
 8003ec0:	613b      	str	r3, [r7, #16]
 8003ec2:	e7fe      	b.n	8003ec2 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec6:	685a      	ldr	r2, [r3, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	1ad2      	subs	r2, r2, r3
 8003ecc:	69bb      	ldr	r3, [r7, #24]
 8003ece:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003ed6:	69b8      	ldr	r0, [r7, #24]
 8003ed8:	f000 f8f6 	bl	80040c8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003edc:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <pvPortMalloc+0x178>)
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	1ad3      	subs	r3, r2, r3
 8003ee6:	4a18      	ldr	r2, [pc, #96]	; (8003f48 <pvPortMalloc+0x178>)
 8003ee8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003eea:	4b17      	ldr	r3, [pc, #92]	; (8003f48 <pvPortMalloc+0x178>)
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	4b18      	ldr	r3, [pc, #96]	; (8003f50 <pvPortMalloc+0x180>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	429a      	cmp	r2, r3
 8003ef4:	d203      	bcs.n	8003efe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003ef6:	4b14      	ldr	r3, [pc, #80]	; (8003f48 <pvPortMalloc+0x178>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	4a15      	ldr	r2, [pc, #84]	; (8003f50 <pvPortMalloc+0x180>)
 8003efc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f00:	685a      	ldr	r2, [r3, #4]
 8003f02:	4b10      	ldr	r3, [pc, #64]	; (8003f44 <pvPortMalloc+0x174>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	431a      	orrs	r2, r3
 8003f08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f0e:	2200      	movs	r2, #0
 8003f10:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003f12:	f7fe fc71 	bl	80027f8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003f16:	69fb      	ldr	r3, [r7, #28]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d009      	beq.n	8003f34 <pvPortMalloc+0x164>
 8003f20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f24:	f383 8811 	msr	BASEPRI, r3
 8003f28:	f3bf 8f6f 	isb	sy
 8003f2c:	f3bf 8f4f 	dsb	sy
 8003f30:	60fb      	str	r3, [r7, #12]
 8003f32:	e7fe      	b.n	8003f32 <pvPortMalloc+0x162>
	return pvReturn;
 8003f34:	69fb      	ldr	r3, [r7, #28]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3728      	adds	r7, #40	; 0x28
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	20004574 	.word	0x20004574
 8003f44:	20004580 	.word	0x20004580
 8003f48:	20004578 	.word	0x20004578
 8003f4c:	2000456c 	.word	0x2000456c
 8003f50:	2000457c 	.word	0x2000457c

08003f54 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d046      	beq.n	8003ff4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003f66:	2308      	movs	r3, #8
 8003f68:	425b      	negs	r3, r3
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	4413      	add	r3, r2
 8003f6e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003f70:	697b      	ldr	r3, [r7, #20]
 8003f72:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	685a      	ldr	r2, [r3, #4]
 8003f78:	4b20      	ldr	r3, [pc, #128]	; (8003ffc <vPortFree+0xa8>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4013      	ands	r3, r2
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d109      	bne.n	8003f96 <vPortFree+0x42>
 8003f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f86:	f383 8811 	msr	BASEPRI, r3
 8003f8a:	f3bf 8f6f 	isb	sy
 8003f8e:	f3bf 8f4f 	dsb	sy
 8003f92:	60fb      	str	r3, [r7, #12]
 8003f94:	e7fe      	b.n	8003f94 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d009      	beq.n	8003fb2 <vPortFree+0x5e>
 8003f9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa2:	f383 8811 	msr	BASEPRI, r3
 8003fa6:	f3bf 8f6f 	isb	sy
 8003faa:	f3bf 8f4f 	dsb	sy
 8003fae:	60bb      	str	r3, [r7, #8]
 8003fb0:	e7fe      	b.n	8003fb0 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003fb2:	693b      	ldr	r3, [r7, #16]
 8003fb4:	685a      	ldr	r2, [r3, #4]
 8003fb6:	4b11      	ldr	r3, [pc, #68]	; (8003ffc <vPortFree+0xa8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4013      	ands	r3, r2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d019      	beq.n	8003ff4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d115      	bne.n	8003ff4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	685a      	ldr	r2, [r3, #4]
 8003fcc:	4b0b      	ldr	r3, [pc, #44]	; (8003ffc <vPortFree+0xa8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	401a      	ands	r2, r3
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003fd8:	f7fe fc00 	bl	80027dc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	685a      	ldr	r2, [r3, #4]
 8003fe0:	4b07      	ldr	r3, [pc, #28]	; (8004000 <vPortFree+0xac>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4413      	add	r3, r2
 8003fe6:	4a06      	ldr	r2, [pc, #24]	; (8004000 <vPortFree+0xac>)
 8003fe8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003fea:	6938      	ldr	r0, [r7, #16]
 8003fec:	f000 f86c 	bl	80040c8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8003ff0:	f7fe fc02 	bl	80027f8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003ff4:	bf00      	nop
 8003ff6:	3718      	adds	r7, #24
 8003ff8:	46bd      	mov	sp, r7
 8003ffa:	bd80      	pop	{r7, pc}
 8003ffc:	20004580 	.word	0x20004580
 8004000:	20004578 	.word	0x20004578

08004004 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800400a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800400e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004010:	4b27      	ldr	r3, [pc, #156]	; (80040b0 <prvHeapInit+0xac>)
 8004012:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f003 0307 	and.w	r3, r3, #7
 800401a:	2b00      	cmp	r3, #0
 800401c:	d00c      	beq.n	8004038 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	3307      	adds	r3, #7
 8004022:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	f023 0307 	bic.w	r3, r3, #7
 800402a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800402c:	68ba      	ldr	r2, [r7, #8]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	4a1f      	ldr	r2, [pc, #124]	; (80040b0 <prvHeapInit+0xac>)
 8004034:	4413      	add	r3, r2
 8004036:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800403c:	4a1d      	ldr	r2, [pc, #116]	; (80040b4 <prvHeapInit+0xb0>)
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004042:	4b1c      	ldr	r3, [pc, #112]	; (80040b4 <prvHeapInit+0xb0>)
 8004044:	2200      	movs	r2, #0
 8004046:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	4413      	add	r3, r2
 800404e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004050:	2208      	movs	r2, #8
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	1a9b      	subs	r3, r3, r2
 8004056:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f023 0307 	bic.w	r3, r3, #7
 800405e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	4a15      	ldr	r2, [pc, #84]	; (80040b8 <prvHeapInit+0xb4>)
 8004064:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004066:	4b14      	ldr	r3, [pc, #80]	; (80040b8 <prvHeapInit+0xb4>)
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	2200      	movs	r2, #0
 800406c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800406e:	4b12      	ldr	r3, [pc, #72]	; (80040b8 <prvHeapInit+0xb4>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2200      	movs	r2, #0
 8004074:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	1ad2      	subs	r2, r2, r3
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004084:	4b0c      	ldr	r3, [pc, #48]	; (80040b8 <prvHeapInit+0xb4>)
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	4a0a      	ldr	r2, [pc, #40]	; (80040bc <prvHeapInit+0xb8>)
 8004092:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	4a09      	ldr	r2, [pc, #36]	; (80040c0 <prvHeapInit+0xbc>)
 800409a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800409c:	4b09      	ldr	r3, [pc, #36]	; (80040c4 <prvHeapInit+0xc0>)
 800409e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80040a2:	601a      	str	r2, [r3, #0]
}
 80040a4:	bf00      	nop
 80040a6:	3714      	adds	r7, #20
 80040a8:	46bd      	mov	sp, r7
 80040aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ae:	4770      	bx	lr
 80040b0:	2000096c 	.word	0x2000096c
 80040b4:	2000456c 	.word	0x2000456c
 80040b8:	20004574 	.word	0x20004574
 80040bc:	2000457c 	.word	0x2000457c
 80040c0:	20004578 	.word	0x20004578
 80040c4:	20004580 	.word	0x20004580

080040c8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80040c8:	b480      	push	{r7}
 80040ca:	b085      	sub	sp, #20
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80040d0:	4b28      	ldr	r3, [pc, #160]	; (8004174 <prvInsertBlockIntoFreeList+0xac>)
 80040d2:	60fb      	str	r3, [r7, #12]
 80040d4:	e002      	b.n	80040dc <prvInsertBlockIntoFreeList+0x14>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	60fb      	str	r3, [r7, #12]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	687a      	ldr	r2, [r7, #4]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d8f7      	bhi.n	80040d6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	4413      	add	r3, r2
 80040f2:	687a      	ldr	r2, [r7, #4]
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d108      	bne.n	800410a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	685a      	ldr	r2, [r3, #4]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	441a      	add	r2, r3
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	68ba      	ldr	r2, [r7, #8]
 8004114:	441a      	add	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	429a      	cmp	r2, r3
 800411c:	d118      	bne.n	8004150 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	4b15      	ldr	r3, [pc, #84]	; (8004178 <prvInsertBlockIntoFreeList+0xb0>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	429a      	cmp	r2, r3
 8004128:	d00d      	beq.n	8004146 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685a      	ldr	r2, [r3, #4]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	441a      	add	r2, r3
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	601a      	str	r2, [r3, #0]
 8004144:	e008      	b.n	8004158 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004146:	4b0c      	ldr	r3, [pc, #48]	; (8004178 <prvInsertBlockIntoFreeList+0xb0>)
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	601a      	str	r2, [r3, #0]
 800414e:	e003      	b.n	8004158 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004158:	68fa      	ldr	r2, [r7, #12]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	429a      	cmp	r2, r3
 800415e:	d002      	beq.n	8004166 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004166:	bf00      	nop
 8004168:	3714      	adds	r7, #20
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	2000456c 	.word	0x2000456c
 8004178:	20004574 	.word	0x20004574

0800417c <__errno>:
 800417c:	4b01      	ldr	r3, [pc, #4]	; (8004184 <__errno+0x8>)
 800417e:	6818      	ldr	r0, [r3, #0]
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	20000010 	.word	0x20000010

08004188 <__libc_init_array>:
 8004188:	b570      	push	{r4, r5, r6, lr}
 800418a:	4e0d      	ldr	r6, [pc, #52]	; (80041c0 <__libc_init_array+0x38>)
 800418c:	4c0d      	ldr	r4, [pc, #52]	; (80041c4 <__libc_init_array+0x3c>)
 800418e:	1ba4      	subs	r4, r4, r6
 8004190:	10a4      	asrs	r4, r4, #2
 8004192:	2500      	movs	r5, #0
 8004194:	42a5      	cmp	r5, r4
 8004196:	d109      	bne.n	80041ac <__libc_init_array+0x24>
 8004198:	4e0b      	ldr	r6, [pc, #44]	; (80041c8 <__libc_init_array+0x40>)
 800419a:	4c0c      	ldr	r4, [pc, #48]	; (80041cc <__libc_init_array+0x44>)
 800419c:	f000 fc94 	bl	8004ac8 <_init>
 80041a0:	1ba4      	subs	r4, r4, r6
 80041a2:	10a4      	asrs	r4, r4, #2
 80041a4:	2500      	movs	r5, #0
 80041a6:	42a5      	cmp	r5, r4
 80041a8:	d105      	bne.n	80041b6 <__libc_init_array+0x2e>
 80041aa:	bd70      	pop	{r4, r5, r6, pc}
 80041ac:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041b0:	4798      	blx	r3
 80041b2:	3501      	adds	r5, #1
 80041b4:	e7ee      	b.n	8004194 <__libc_init_array+0xc>
 80041b6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041ba:	4798      	blx	r3
 80041bc:	3501      	adds	r5, #1
 80041be:	e7f2      	b.n	80041a6 <__libc_init_array+0x1e>
 80041c0:	08004be4 	.word	0x08004be4
 80041c4:	08004be4 	.word	0x08004be4
 80041c8:	08004be4 	.word	0x08004be4
 80041cc:	08004be8 	.word	0x08004be8

080041d0 <memcpy>:
 80041d0:	b510      	push	{r4, lr}
 80041d2:	1e43      	subs	r3, r0, #1
 80041d4:	440a      	add	r2, r1
 80041d6:	4291      	cmp	r1, r2
 80041d8:	d100      	bne.n	80041dc <memcpy+0xc>
 80041da:	bd10      	pop	{r4, pc}
 80041dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80041e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80041e4:	e7f7      	b.n	80041d6 <memcpy+0x6>

080041e6 <memset>:
 80041e6:	4402      	add	r2, r0
 80041e8:	4603      	mov	r3, r0
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d100      	bne.n	80041f0 <memset+0xa>
 80041ee:	4770      	bx	lr
 80041f0:	f803 1b01 	strb.w	r1, [r3], #1
 80041f4:	e7f9      	b.n	80041ea <memset+0x4>
	...

080041f8 <_puts_r>:
 80041f8:	b570      	push	{r4, r5, r6, lr}
 80041fa:	460e      	mov	r6, r1
 80041fc:	4605      	mov	r5, r0
 80041fe:	b118      	cbz	r0, 8004208 <_puts_r+0x10>
 8004200:	6983      	ldr	r3, [r0, #24]
 8004202:	b90b      	cbnz	r3, 8004208 <_puts_r+0x10>
 8004204:	f000 fa0c 	bl	8004620 <__sinit>
 8004208:	69ab      	ldr	r3, [r5, #24]
 800420a:	68ac      	ldr	r4, [r5, #8]
 800420c:	b913      	cbnz	r3, 8004214 <_puts_r+0x1c>
 800420e:	4628      	mov	r0, r5
 8004210:	f000 fa06 	bl	8004620 <__sinit>
 8004214:	4b23      	ldr	r3, [pc, #140]	; (80042a4 <_puts_r+0xac>)
 8004216:	429c      	cmp	r4, r3
 8004218:	d117      	bne.n	800424a <_puts_r+0x52>
 800421a:	686c      	ldr	r4, [r5, #4]
 800421c:	89a3      	ldrh	r3, [r4, #12]
 800421e:	071b      	lsls	r3, r3, #28
 8004220:	d51d      	bpl.n	800425e <_puts_r+0x66>
 8004222:	6923      	ldr	r3, [r4, #16]
 8004224:	b1db      	cbz	r3, 800425e <_puts_r+0x66>
 8004226:	3e01      	subs	r6, #1
 8004228:	68a3      	ldr	r3, [r4, #8]
 800422a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800422e:	3b01      	subs	r3, #1
 8004230:	60a3      	str	r3, [r4, #8]
 8004232:	b9e9      	cbnz	r1, 8004270 <_puts_r+0x78>
 8004234:	2b00      	cmp	r3, #0
 8004236:	da2e      	bge.n	8004296 <_puts_r+0x9e>
 8004238:	4622      	mov	r2, r4
 800423a:	210a      	movs	r1, #10
 800423c:	4628      	mov	r0, r5
 800423e:	f000 f83f 	bl	80042c0 <__swbuf_r>
 8004242:	3001      	adds	r0, #1
 8004244:	d011      	beq.n	800426a <_puts_r+0x72>
 8004246:	200a      	movs	r0, #10
 8004248:	e011      	b.n	800426e <_puts_r+0x76>
 800424a:	4b17      	ldr	r3, [pc, #92]	; (80042a8 <_puts_r+0xb0>)
 800424c:	429c      	cmp	r4, r3
 800424e:	d101      	bne.n	8004254 <_puts_r+0x5c>
 8004250:	68ac      	ldr	r4, [r5, #8]
 8004252:	e7e3      	b.n	800421c <_puts_r+0x24>
 8004254:	4b15      	ldr	r3, [pc, #84]	; (80042ac <_puts_r+0xb4>)
 8004256:	429c      	cmp	r4, r3
 8004258:	bf08      	it	eq
 800425a:	68ec      	ldreq	r4, [r5, #12]
 800425c:	e7de      	b.n	800421c <_puts_r+0x24>
 800425e:	4621      	mov	r1, r4
 8004260:	4628      	mov	r0, r5
 8004262:	f000 f87f 	bl	8004364 <__swsetup_r>
 8004266:	2800      	cmp	r0, #0
 8004268:	d0dd      	beq.n	8004226 <_puts_r+0x2e>
 800426a:	f04f 30ff 	mov.w	r0, #4294967295
 800426e:	bd70      	pop	{r4, r5, r6, pc}
 8004270:	2b00      	cmp	r3, #0
 8004272:	da04      	bge.n	800427e <_puts_r+0x86>
 8004274:	69a2      	ldr	r2, [r4, #24]
 8004276:	429a      	cmp	r2, r3
 8004278:	dc06      	bgt.n	8004288 <_puts_r+0x90>
 800427a:	290a      	cmp	r1, #10
 800427c:	d004      	beq.n	8004288 <_puts_r+0x90>
 800427e:	6823      	ldr	r3, [r4, #0]
 8004280:	1c5a      	adds	r2, r3, #1
 8004282:	6022      	str	r2, [r4, #0]
 8004284:	7019      	strb	r1, [r3, #0]
 8004286:	e7cf      	b.n	8004228 <_puts_r+0x30>
 8004288:	4622      	mov	r2, r4
 800428a:	4628      	mov	r0, r5
 800428c:	f000 f818 	bl	80042c0 <__swbuf_r>
 8004290:	3001      	adds	r0, #1
 8004292:	d1c9      	bne.n	8004228 <_puts_r+0x30>
 8004294:	e7e9      	b.n	800426a <_puts_r+0x72>
 8004296:	6823      	ldr	r3, [r4, #0]
 8004298:	200a      	movs	r0, #10
 800429a:	1c5a      	adds	r2, r3, #1
 800429c:	6022      	str	r2, [r4, #0]
 800429e:	7018      	strb	r0, [r3, #0]
 80042a0:	e7e5      	b.n	800426e <_puts_r+0x76>
 80042a2:	bf00      	nop
 80042a4:	08004b9c 	.word	0x08004b9c
 80042a8:	08004bbc 	.word	0x08004bbc
 80042ac:	08004b7c 	.word	0x08004b7c

080042b0 <puts>:
 80042b0:	4b02      	ldr	r3, [pc, #8]	; (80042bc <puts+0xc>)
 80042b2:	4601      	mov	r1, r0
 80042b4:	6818      	ldr	r0, [r3, #0]
 80042b6:	f7ff bf9f 	b.w	80041f8 <_puts_r>
 80042ba:	bf00      	nop
 80042bc:	20000010 	.word	0x20000010

080042c0 <__swbuf_r>:
 80042c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042c2:	460e      	mov	r6, r1
 80042c4:	4614      	mov	r4, r2
 80042c6:	4605      	mov	r5, r0
 80042c8:	b118      	cbz	r0, 80042d2 <__swbuf_r+0x12>
 80042ca:	6983      	ldr	r3, [r0, #24]
 80042cc:	b90b      	cbnz	r3, 80042d2 <__swbuf_r+0x12>
 80042ce:	f000 f9a7 	bl	8004620 <__sinit>
 80042d2:	4b21      	ldr	r3, [pc, #132]	; (8004358 <__swbuf_r+0x98>)
 80042d4:	429c      	cmp	r4, r3
 80042d6:	d12a      	bne.n	800432e <__swbuf_r+0x6e>
 80042d8:	686c      	ldr	r4, [r5, #4]
 80042da:	69a3      	ldr	r3, [r4, #24]
 80042dc:	60a3      	str	r3, [r4, #8]
 80042de:	89a3      	ldrh	r3, [r4, #12]
 80042e0:	071a      	lsls	r2, r3, #28
 80042e2:	d52e      	bpl.n	8004342 <__swbuf_r+0x82>
 80042e4:	6923      	ldr	r3, [r4, #16]
 80042e6:	b363      	cbz	r3, 8004342 <__swbuf_r+0x82>
 80042e8:	6923      	ldr	r3, [r4, #16]
 80042ea:	6820      	ldr	r0, [r4, #0]
 80042ec:	1ac0      	subs	r0, r0, r3
 80042ee:	6963      	ldr	r3, [r4, #20]
 80042f0:	b2f6      	uxtb	r6, r6
 80042f2:	4283      	cmp	r3, r0
 80042f4:	4637      	mov	r7, r6
 80042f6:	dc04      	bgt.n	8004302 <__swbuf_r+0x42>
 80042f8:	4621      	mov	r1, r4
 80042fa:	4628      	mov	r0, r5
 80042fc:	f000 f926 	bl	800454c <_fflush_r>
 8004300:	bb28      	cbnz	r0, 800434e <__swbuf_r+0x8e>
 8004302:	68a3      	ldr	r3, [r4, #8]
 8004304:	3b01      	subs	r3, #1
 8004306:	60a3      	str	r3, [r4, #8]
 8004308:	6823      	ldr	r3, [r4, #0]
 800430a:	1c5a      	adds	r2, r3, #1
 800430c:	6022      	str	r2, [r4, #0]
 800430e:	701e      	strb	r6, [r3, #0]
 8004310:	6963      	ldr	r3, [r4, #20]
 8004312:	3001      	adds	r0, #1
 8004314:	4283      	cmp	r3, r0
 8004316:	d004      	beq.n	8004322 <__swbuf_r+0x62>
 8004318:	89a3      	ldrh	r3, [r4, #12]
 800431a:	07db      	lsls	r3, r3, #31
 800431c:	d519      	bpl.n	8004352 <__swbuf_r+0x92>
 800431e:	2e0a      	cmp	r6, #10
 8004320:	d117      	bne.n	8004352 <__swbuf_r+0x92>
 8004322:	4621      	mov	r1, r4
 8004324:	4628      	mov	r0, r5
 8004326:	f000 f911 	bl	800454c <_fflush_r>
 800432a:	b190      	cbz	r0, 8004352 <__swbuf_r+0x92>
 800432c:	e00f      	b.n	800434e <__swbuf_r+0x8e>
 800432e:	4b0b      	ldr	r3, [pc, #44]	; (800435c <__swbuf_r+0x9c>)
 8004330:	429c      	cmp	r4, r3
 8004332:	d101      	bne.n	8004338 <__swbuf_r+0x78>
 8004334:	68ac      	ldr	r4, [r5, #8]
 8004336:	e7d0      	b.n	80042da <__swbuf_r+0x1a>
 8004338:	4b09      	ldr	r3, [pc, #36]	; (8004360 <__swbuf_r+0xa0>)
 800433a:	429c      	cmp	r4, r3
 800433c:	bf08      	it	eq
 800433e:	68ec      	ldreq	r4, [r5, #12]
 8004340:	e7cb      	b.n	80042da <__swbuf_r+0x1a>
 8004342:	4621      	mov	r1, r4
 8004344:	4628      	mov	r0, r5
 8004346:	f000 f80d 	bl	8004364 <__swsetup_r>
 800434a:	2800      	cmp	r0, #0
 800434c:	d0cc      	beq.n	80042e8 <__swbuf_r+0x28>
 800434e:	f04f 37ff 	mov.w	r7, #4294967295
 8004352:	4638      	mov	r0, r7
 8004354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004356:	bf00      	nop
 8004358:	08004b9c 	.word	0x08004b9c
 800435c:	08004bbc 	.word	0x08004bbc
 8004360:	08004b7c 	.word	0x08004b7c

08004364 <__swsetup_r>:
 8004364:	4b32      	ldr	r3, [pc, #200]	; (8004430 <__swsetup_r+0xcc>)
 8004366:	b570      	push	{r4, r5, r6, lr}
 8004368:	681d      	ldr	r5, [r3, #0]
 800436a:	4606      	mov	r6, r0
 800436c:	460c      	mov	r4, r1
 800436e:	b125      	cbz	r5, 800437a <__swsetup_r+0x16>
 8004370:	69ab      	ldr	r3, [r5, #24]
 8004372:	b913      	cbnz	r3, 800437a <__swsetup_r+0x16>
 8004374:	4628      	mov	r0, r5
 8004376:	f000 f953 	bl	8004620 <__sinit>
 800437a:	4b2e      	ldr	r3, [pc, #184]	; (8004434 <__swsetup_r+0xd0>)
 800437c:	429c      	cmp	r4, r3
 800437e:	d10f      	bne.n	80043a0 <__swsetup_r+0x3c>
 8004380:	686c      	ldr	r4, [r5, #4]
 8004382:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004386:	b29a      	uxth	r2, r3
 8004388:	0715      	lsls	r5, r2, #28
 800438a:	d42c      	bmi.n	80043e6 <__swsetup_r+0x82>
 800438c:	06d0      	lsls	r0, r2, #27
 800438e:	d411      	bmi.n	80043b4 <__swsetup_r+0x50>
 8004390:	2209      	movs	r2, #9
 8004392:	6032      	str	r2, [r6, #0]
 8004394:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004398:	81a3      	strh	r3, [r4, #12]
 800439a:	f04f 30ff 	mov.w	r0, #4294967295
 800439e:	e03e      	b.n	800441e <__swsetup_r+0xba>
 80043a0:	4b25      	ldr	r3, [pc, #148]	; (8004438 <__swsetup_r+0xd4>)
 80043a2:	429c      	cmp	r4, r3
 80043a4:	d101      	bne.n	80043aa <__swsetup_r+0x46>
 80043a6:	68ac      	ldr	r4, [r5, #8]
 80043a8:	e7eb      	b.n	8004382 <__swsetup_r+0x1e>
 80043aa:	4b24      	ldr	r3, [pc, #144]	; (800443c <__swsetup_r+0xd8>)
 80043ac:	429c      	cmp	r4, r3
 80043ae:	bf08      	it	eq
 80043b0:	68ec      	ldreq	r4, [r5, #12]
 80043b2:	e7e6      	b.n	8004382 <__swsetup_r+0x1e>
 80043b4:	0751      	lsls	r1, r2, #29
 80043b6:	d512      	bpl.n	80043de <__swsetup_r+0x7a>
 80043b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80043ba:	b141      	cbz	r1, 80043ce <__swsetup_r+0x6a>
 80043bc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80043c0:	4299      	cmp	r1, r3
 80043c2:	d002      	beq.n	80043ca <__swsetup_r+0x66>
 80043c4:	4630      	mov	r0, r6
 80043c6:	f000 fa19 	bl	80047fc <_free_r>
 80043ca:	2300      	movs	r3, #0
 80043cc:	6363      	str	r3, [r4, #52]	; 0x34
 80043ce:	89a3      	ldrh	r3, [r4, #12]
 80043d0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80043d4:	81a3      	strh	r3, [r4, #12]
 80043d6:	2300      	movs	r3, #0
 80043d8:	6063      	str	r3, [r4, #4]
 80043da:	6923      	ldr	r3, [r4, #16]
 80043dc:	6023      	str	r3, [r4, #0]
 80043de:	89a3      	ldrh	r3, [r4, #12]
 80043e0:	f043 0308 	orr.w	r3, r3, #8
 80043e4:	81a3      	strh	r3, [r4, #12]
 80043e6:	6923      	ldr	r3, [r4, #16]
 80043e8:	b94b      	cbnz	r3, 80043fe <__swsetup_r+0x9a>
 80043ea:	89a3      	ldrh	r3, [r4, #12]
 80043ec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80043f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80043f4:	d003      	beq.n	80043fe <__swsetup_r+0x9a>
 80043f6:	4621      	mov	r1, r4
 80043f8:	4630      	mov	r0, r6
 80043fa:	f000 f9bf 	bl	800477c <__smakebuf_r>
 80043fe:	89a2      	ldrh	r2, [r4, #12]
 8004400:	f012 0301 	ands.w	r3, r2, #1
 8004404:	d00c      	beq.n	8004420 <__swsetup_r+0xbc>
 8004406:	2300      	movs	r3, #0
 8004408:	60a3      	str	r3, [r4, #8]
 800440a:	6963      	ldr	r3, [r4, #20]
 800440c:	425b      	negs	r3, r3
 800440e:	61a3      	str	r3, [r4, #24]
 8004410:	6923      	ldr	r3, [r4, #16]
 8004412:	b953      	cbnz	r3, 800442a <__swsetup_r+0xc6>
 8004414:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004418:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800441c:	d1ba      	bne.n	8004394 <__swsetup_r+0x30>
 800441e:	bd70      	pop	{r4, r5, r6, pc}
 8004420:	0792      	lsls	r2, r2, #30
 8004422:	bf58      	it	pl
 8004424:	6963      	ldrpl	r3, [r4, #20]
 8004426:	60a3      	str	r3, [r4, #8]
 8004428:	e7f2      	b.n	8004410 <__swsetup_r+0xac>
 800442a:	2000      	movs	r0, #0
 800442c:	e7f7      	b.n	800441e <__swsetup_r+0xba>
 800442e:	bf00      	nop
 8004430:	20000010 	.word	0x20000010
 8004434:	08004b9c 	.word	0x08004b9c
 8004438:	08004bbc 	.word	0x08004bbc
 800443c:	08004b7c 	.word	0x08004b7c

08004440 <__sflush_r>:
 8004440:	898a      	ldrh	r2, [r1, #12]
 8004442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004446:	4605      	mov	r5, r0
 8004448:	0710      	lsls	r0, r2, #28
 800444a:	460c      	mov	r4, r1
 800444c:	d458      	bmi.n	8004500 <__sflush_r+0xc0>
 800444e:	684b      	ldr	r3, [r1, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	dc05      	bgt.n	8004460 <__sflush_r+0x20>
 8004454:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004456:	2b00      	cmp	r3, #0
 8004458:	dc02      	bgt.n	8004460 <__sflush_r+0x20>
 800445a:	2000      	movs	r0, #0
 800445c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004460:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004462:	2e00      	cmp	r6, #0
 8004464:	d0f9      	beq.n	800445a <__sflush_r+0x1a>
 8004466:	2300      	movs	r3, #0
 8004468:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800446c:	682f      	ldr	r7, [r5, #0]
 800446e:	6a21      	ldr	r1, [r4, #32]
 8004470:	602b      	str	r3, [r5, #0]
 8004472:	d032      	beq.n	80044da <__sflush_r+0x9a>
 8004474:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004476:	89a3      	ldrh	r3, [r4, #12]
 8004478:	075a      	lsls	r2, r3, #29
 800447a:	d505      	bpl.n	8004488 <__sflush_r+0x48>
 800447c:	6863      	ldr	r3, [r4, #4]
 800447e:	1ac0      	subs	r0, r0, r3
 8004480:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004482:	b10b      	cbz	r3, 8004488 <__sflush_r+0x48>
 8004484:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004486:	1ac0      	subs	r0, r0, r3
 8004488:	2300      	movs	r3, #0
 800448a:	4602      	mov	r2, r0
 800448c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800448e:	6a21      	ldr	r1, [r4, #32]
 8004490:	4628      	mov	r0, r5
 8004492:	47b0      	blx	r6
 8004494:	1c43      	adds	r3, r0, #1
 8004496:	89a3      	ldrh	r3, [r4, #12]
 8004498:	d106      	bne.n	80044a8 <__sflush_r+0x68>
 800449a:	6829      	ldr	r1, [r5, #0]
 800449c:	291d      	cmp	r1, #29
 800449e:	d848      	bhi.n	8004532 <__sflush_r+0xf2>
 80044a0:	4a29      	ldr	r2, [pc, #164]	; (8004548 <__sflush_r+0x108>)
 80044a2:	40ca      	lsrs	r2, r1
 80044a4:	07d6      	lsls	r6, r2, #31
 80044a6:	d544      	bpl.n	8004532 <__sflush_r+0xf2>
 80044a8:	2200      	movs	r2, #0
 80044aa:	6062      	str	r2, [r4, #4]
 80044ac:	04d9      	lsls	r1, r3, #19
 80044ae:	6922      	ldr	r2, [r4, #16]
 80044b0:	6022      	str	r2, [r4, #0]
 80044b2:	d504      	bpl.n	80044be <__sflush_r+0x7e>
 80044b4:	1c42      	adds	r2, r0, #1
 80044b6:	d101      	bne.n	80044bc <__sflush_r+0x7c>
 80044b8:	682b      	ldr	r3, [r5, #0]
 80044ba:	b903      	cbnz	r3, 80044be <__sflush_r+0x7e>
 80044bc:	6560      	str	r0, [r4, #84]	; 0x54
 80044be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80044c0:	602f      	str	r7, [r5, #0]
 80044c2:	2900      	cmp	r1, #0
 80044c4:	d0c9      	beq.n	800445a <__sflush_r+0x1a>
 80044c6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80044ca:	4299      	cmp	r1, r3
 80044cc:	d002      	beq.n	80044d4 <__sflush_r+0x94>
 80044ce:	4628      	mov	r0, r5
 80044d0:	f000 f994 	bl	80047fc <_free_r>
 80044d4:	2000      	movs	r0, #0
 80044d6:	6360      	str	r0, [r4, #52]	; 0x34
 80044d8:	e7c0      	b.n	800445c <__sflush_r+0x1c>
 80044da:	2301      	movs	r3, #1
 80044dc:	4628      	mov	r0, r5
 80044de:	47b0      	blx	r6
 80044e0:	1c41      	adds	r1, r0, #1
 80044e2:	d1c8      	bne.n	8004476 <__sflush_r+0x36>
 80044e4:	682b      	ldr	r3, [r5, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0c5      	beq.n	8004476 <__sflush_r+0x36>
 80044ea:	2b1d      	cmp	r3, #29
 80044ec:	d001      	beq.n	80044f2 <__sflush_r+0xb2>
 80044ee:	2b16      	cmp	r3, #22
 80044f0:	d101      	bne.n	80044f6 <__sflush_r+0xb6>
 80044f2:	602f      	str	r7, [r5, #0]
 80044f4:	e7b1      	b.n	800445a <__sflush_r+0x1a>
 80044f6:	89a3      	ldrh	r3, [r4, #12]
 80044f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044fc:	81a3      	strh	r3, [r4, #12]
 80044fe:	e7ad      	b.n	800445c <__sflush_r+0x1c>
 8004500:	690f      	ldr	r7, [r1, #16]
 8004502:	2f00      	cmp	r7, #0
 8004504:	d0a9      	beq.n	800445a <__sflush_r+0x1a>
 8004506:	0793      	lsls	r3, r2, #30
 8004508:	680e      	ldr	r6, [r1, #0]
 800450a:	bf08      	it	eq
 800450c:	694b      	ldreq	r3, [r1, #20]
 800450e:	600f      	str	r7, [r1, #0]
 8004510:	bf18      	it	ne
 8004512:	2300      	movne	r3, #0
 8004514:	eba6 0807 	sub.w	r8, r6, r7
 8004518:	608b      	str	r3, [r1, #8]
 800451a:	f1b8 0f00 	cmp.w	r8, #0
 800451e:	dd9c      	ble.n	800445a <__sflush_r+0x1a>
 8004520:	4643      	mov	r3, r8
 8004522:	463a      	mov	r2, r7
 8004524:	6a21      	ldr	r1, [r4, #32]
 8004526:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004528:	4628      	mov	r0, r5
 800452a:	47b0      	blx	r6
 800452c:	2800      	cmp	r0, #0
 800452e:	dc06      	bgt.n	800453e <__sflush_r+0xfe>
 8004530:	89a3      	ldrh	r3, [r4, #12]
 8004532:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004536:	81a3      	strh	r3, [r4, #12]
 8004538:	f04f 30ff 	mov.w	r0, #4294967295
 800453c:	e78e      	b.n	800445c <__sflush_r+0x1c>
 800453e:	4407      	add	r7, r0
 8004540:	eba8 0800 	sub.w	r8, r8, r0
 8004544:	e7e9      	b.n	800451a <__sflush_r+0xda>
 8004546:	bf00      	nop
 8004548:	20400001 	.word	0x20400001

0800454c <_fflush_r>:
 800454c:	b538      	push	{r3, r4, r5, lr}
 800454e:	690b      	ldr	r3, [r1, #16]
 8004550:	4605      	mov	r5, r0
 8004552:	460c      	mov	r4, r1
 8004554:	b1db      	cbz	r3, 800458e <_fflush_r+0x42>
 8004556:	b118      	cbz	r0, 8004560 <_fflush_r+0x14>
 8004558:	6983      	ldr	r3, [r0, #24]
 800455a:	b90b      	cbnz	r3, 8004560 <_fflush_r+0x14>
 800455c:	f000 f860 	bl	8004620 <__sinit>
 8004560:	4b0c      	ldr	r3, [pc, #48]	; (8004594 <_fflush_r+0x48>)
 8004562:	429c      	cmp	r4, r3
 8004564:	d109      	bne.n	800457a <_fflush_r+0x2e>
 8004566:	686c      	ldr	r4, [r5, #4]
 8004568:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800456c:	b17b      	cbz	r3, 800458e <_fflush_r+0x42>
 800456e:	4621      	mov	r1, r4
 8004570:	4628      	mov	r0, r5
 8004572:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004576:	f7ff bf63 	b.w	8004440 <__sflush_r>
 800457a:	4b07      	ldr	r3, [pc, #28]	; (8004598 <_fflush_r+0x4c>)
 800457c:	429c      	cmp	r4, r3
 800457e:	d101      	bne.n	8004584 <_fflush_r+0x38>
 8004580:	68ac      	ldr	r4, [r5, #8]
 8004582:	e7f1      	b.n	8004568 <_fflush_r+0x1c>
 8004584:	4b05      	ldr	r3, [pc, #20]	; (800459c <_fflush_r+0x50>)
 8004586:	429c      	cmp	r4, r3
 8004588:	bf08      	it	eq
 800458a:	68ec      	ldreq	r4, [r5, #12]
 800458c:	e7ec      	b.n	8004568 <_fflush_r+0x1c>
 800458e:	2000      	movs	r0, #0
 8004590:	bd38      	pop	{r3, r4, r5, pc}
 8004592:	bf00      	nop
 8004594:	08004b9c 	.word	0x08004b9c
 8004598:	08004bbc 	.word	0x08004bbc
 800459c:	08004b7c 	.word	0x08004b7c

080045a0 <std>:
 80045a0:	2300      	movs	r3, #0
 80045a2:	b510      	push	{r4, lr}
 80045a4:	4604      	mov	r4, r0
 80045a6:	e9c0 3300 	strd	r3, r3, [r0]
 80045aa:	6083      	str	r3, [r0, #8]
 80045ac:	8181      	strh	r1, [r0, #12]
 80045ae:	6643      	str	r3, [r0, #100]	; 0x64
 80045b0:	81c2      	strh	r2, [r0, #14]
 80045b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80045b6:	6183      	str	r3, [r0, #24]
 80045b8:	4619      	mov	r1, r3
 80045ba:	2208      	movs	r2, #8
 80045bc:	305c      	adds	r0, #92	; 0x5c
 80045be:	f7ff fe12 	bl	80041e6 <memset>
 80045c2:	4b05      	ldr	r3, [pc, #20]	; (80045d8 <std+0x38>)
 80045c4:	6263      	str	r3, [r4, #36]	; 0x24
 80045c6:	4b05      	ldr	r3, [pc, #20]	; (80045dc <std+0x3c>)
 80045c8:	62a3      	str	r3, [r4, #40]	; 0x28
 80045ca:	4b05      	ldr	r3, [pc, #20]	; (80045e0 <std+0x40>)
 80045cc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80045ce:	4b05      	ldr	r3, [pc, #20]	; (80045e4 <std+0x44>)
 80045d0:	6224      	str	r4, [r4, #32]
 80045d2:	6323      	str	r3, [r4, #48]	; 0x30
 80045d4:	bd10      	pop	{r4, pc}
 80045d6:	bf00      	nop
 80045d8:	0800496d 	.word	0x0800496d
 80045dc:	0800498f 	.word	0x0800498f
 80045e0:	080049c7 	.word	0x080049c7
 80045e4:	080049eb 	.word	0x080049eb

080045e8 <_cleanup_r>:
 80045e8:	4901      	ldr	r1, [pc, #4]	; (80045f0 <_cleanup_r+0x8>)
 80045ea:	f000 b885 	b.w	80046f8 <_fwalk_reent>
 80045ee:	bf00      	nop
 80045f0:	0800454d 	.word	0x0800454d

080045f4 <__sfmoreglue>:
 80045f4:	b570      	push	{r4, r5, r6, lr}
 80045f6:	1e4a      	subs	r2, r1, #1
 80045f8:	2568      	movs	r5, #104	; 0x68
 80045fa:	4355      	muls	r5, r2
 80045fc:	460e      	mov	r6, r1
 80045fe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004602:	f000 f949 	bl	8004898 <_malloc_r>
 8004606:	4604      	mov	r4, r0
 8004608:	b140      	cbz	r0, 800461c <__sfmoreglue+0x28>
 800460a:	2100      	movs	r1, #0
 800460c:	e9c0 1600 	strd	r1, r6, [r0]
 8004610:	300c      	adds	r0, #12
 8004612:	60a0      	str	r0, [r4, #8]
 8004614:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8004618:	f7ff fde5 	bl	80041e6 <memset>
 800461c:	4620      	mov	r0, r4
 800461e:	bd70      	pop	{r4, r5, r6, pc}

08004620 <__sinit>:
 8004620:	6983      	ldr	r3, [r0, #24]
 8004622:	b510      	push	{r4, lr}
 8004624:	4604      	mov	r4, r0
 8004626:	bb33      	cbnz	r3, 8004676 <__sinit+0x56>
 8004628:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800462c:	6503      	str	r3, [r0, #80]	; 0x50
 800462e:	4b12      	ldr	r3, [pc, #72]	; (8004678 <__sinit+0x58>)
 8004630:	4a12      	ldr	r2, [pc, #72]	; (800467c <__sinit+0x5c>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	6282      	str	r2, [r0, #40]	; 0x28
 8004636:	4298      	cmp	r0, r3
 8004638:	bf04      	itt	eq
 800463a:	2301      	moveq	r3, #1
 800463c:	6183      	streq	r3, [r0, #24]
 800463e:	f000 f81f 	bl	8004680 <__sfp>
 8004642:	6060      	str	r0, [r4, #4]
 8004644:	4620      	mov	r0, r4
 8004646:	f000 f81b 	bl	8004680 <__sfp>
 800464a:	60a0      	str	r0, [r4, #8]
 800464c:	4620      	mov	r0, r4
 800464e:	f000 f817 	bl	8004680 <__sfp>
 8004652:	2200      	movs	r2, #0
 8004654:	60e0      	str	r0, [r4, #12]
 8004656:	2104      	movs	r1, #4
 8004658:	6860      	ldr	r0, [r4, #4]
 800465a:	f7ff ffa1 	bl	80045a0 <std>
 800465e:	2201      	movs	r2, #1
 8004660:	2109      	movs	r1, #9
 8004662:	68a0      	ldr	r0, [r4, #8]
 8004664:	f7ff ff9c 	bl	80045a0 <std>
 8004668:	2202      	movs	r2, #2
 800466a:	2112      	movs	r1, #18
 800466c:	68e0      	ldr	r0, [r4, #12]
 800466e:	f7ff ff97 	bl	80045a0 <std>
 8004672:	2301      	movs	r3, #1
 8004674:	61a3      	str	r3, [r4, #24]
 8004676:	bd10      	pop	{r4, pc}
 8004678:	08004b78 	.word	0x08004b78
 800467c:	080045e9 	.word	0x080045e9

08004680 <__sfp>:
 8004680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004682:	4b1b      	ldr	r3, [pc, #108]	; (80046f0 <__sfp+0x70>)
 8004684:	681e      	ldr	r6, [r3, #0]
 8004686:	69b3      	ldr	r3, [r6, #24]
 8004688:	4607      	mov	r7, r0
 800468a:	b913      	cbnz	r3, 8004692 <__sfp+0x12>
 800468c:	4630      	mov	r0, r6
 800468e:	f7ff ffc7 	bl	8004620 <__sinit>
 8004692:	3648      	adds	r6, #72	; 0x48
 8004694:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004698:	3b01      	subs	r3, #1
 800469a:	d503      	bpl.n	80046a4 <__sfp+0x24>
 800469c:	6833      	ldr	r3, [r6, #0]
 800469e:	b133      	cbz	r3, 80046ae <__sfp+0x2e>
 80046a0:	6836      	ldr	r6, [r6, #0]
 80046a2:	e7f7      	b.n	8004694 <__sfp+0x14>
 80046a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80046a8:	b16d      	cbz	r5, 80046c6 <__sfp+0x46>
 80046aa:	3468      	adds	r4, #104	; 0x68
 80046ac:	e7f4      	b.n	8004698 <__sfp+0x18>
 80046ae:	2104      	movs	r1, #4
 80046b0:	4638      	mov	r0, r7
 80046b2:	f7ff ff9f 	bl	80045f4 <__sfmoreglue>
 80046b6:	6030      	str	r0, [r6, #0]
 80046b8:	2800      	cmp	r0, #0
 80046ba:	d1f1      	bne.n	80046a0 <__sfp+0x20>
 80046bc:	230c      	movs	r3, #12
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4604      	mov	r4, r0
 80046c2:	4620      	mov	r0, r4
 80046c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046c6:	4b0b      	ldr	r3, [pc, #44]	; (80046f4 <__sfp+0x74>)
 80046c8:	6665      	str	r5, [r4, #100]	; 0x64
 80046ca:	e9c4 5500 	strd	r5, r5, [r4]
 80046ce:	60a5      	str	r5, [r4, #8]
 80046d0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80046d4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80046d8:	2208      	movs	r2, #8
 80046da:	4629      	mov	r1, r5
 80046dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80046e0:	f7ff fd81 	bl	80041e6 <memset>
 80046e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80046e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80046ec:	e7e9      	b.n	80046c2 <__sfp+0x42>
 80046ee:	bf00      	nop
 80046f0:	08004b78 	.word	0x08004b78
 80046f4:	ffff0001 	.word	0xffff0001

080046f8 <_fwalk_reent>:
 80046f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80046fc:	4680      	mov	r8, r0
 80046fe:	4689      	mov	r9, r1
 8004700:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004704:	2600      	movs	r6, #0
 8004706:	b914      	cbnz	r4, 800470e <_fwalk_reent+0x16>
 8004708:	4630      	mov	r0, r6
 800470a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800470e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004712:	3f01      	subs	r7, #1
 8004714:	d501      	bpl.n	800471a <_fwalk_reent+0x22>
 8004716:	6824      	ldr	r4, [r4, #0]
 8004718:	e7f5      	b.n	8004706 <_fwalk_reent+0xe>
 800471a:	89ab      	ldrh	r3, [r5, #12]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d907      	bls.n	8004730 <_fwalk_reent+0x38>
 8004720:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004724:	3301      	adds	r3, #1
 8004726:	d003      	beq.n	8004730 <_fwalk_reent+0x38>
 8004728:	4629      	mov	r1, r5
 800472a:	4640      	mov	r0, r8
 800472c:	47c8      	blx	r9
 800472e:	4306      	orrs	r6, r0
 8004730:	3568      	adds	r5, #104	; 0x68
 8004732:	e7ee      	b.n	8004712 <_fwalk_reent+0x1a>

08004734 <__swhatbuf_r>:
 8004734:	b570      	push	{r4, r5, r6, lr}
 8004736:	460e      	mov	r6, r1
 8004738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800473c:	2900      	cmp	r1, #0
 800473e:	b096      	sub	sp, #88	; 0x58
 8004740:	4614      	mov	r4, r2
 8004742:	461d      	mov	r5, r3
 8004744:	da07      	bge.n	8004756 <__swhatbuf_r+0x22>
 8004746:	2300      	movs	r3, #0
 8004748:	602b      	str	r3, [r5, #0]
 800474a:	89b3      	ldrh	r3, [r6, #12]
 800474c:	061a      	lsls	r2, r3, #24
 800474e:	d410      	bmi.n	8004772 <__swhatbuf_r+0x3e>
 8004750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004754:	e00e      	b.n	8004774 <__swhatbuf_r+0x40>
 8004756:	466a      	mov	r2, sp
 8004758:	f000 f96e 	bl	8004a38 <_fstat_r>
 800475c:	2800      	cmp	r0, #0
 800475e:	dbf2      	blt.n	8004746 <__swhatbuf_r+0x12>
 8004760:	9a01      	ldr	r2, [sp, #4]
 8004762:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004766:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800476a:	425a      	negs	r2, r3
 800476c:	415a      	adcs	r2, r3
 800476e:	602a      	str	r2, [r5, #0]
 8004770:	e7ee      	b.n	8004750 <__swhatbuf_r+0x1c>
 8004772:	2340      	movs	r3, #64	; 0x40
 8004774:	2000      	movs	r0, #0
 8004776:	6023      	str	r3, [r4, #0]
 8004778:	b016      	add	sp, #88	; 0x58
 800477a:	bd70      	pop	{r4, r5, r6, pc}

0800477c <__smakebuf_r>:
 800477c:	898b      	ldrh	r3, [r1, #12]
 800477e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004780:	079d      	lsls	r5, r3, #30
 8004782:	4606      	mov	r6, r0
 8004784:	460c      	mov	r4, r1
 8004786:	d507      	bpl.n	8004798 <__smakebuf_r+0x1c>
 8004788:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800478c:	6023      	str	r3, [r4, #0]
 800478e:	6123      	str	r3, [r4, #16]
 8004790:	2301      	movs	r3, #1
 8004792:	6163      	str	r3, [r4, #20]
 8004794:	b002      	add	sp, #8
 8004796:	bd70      	pop	{r4, r5, r6, pc}
 8004798:	ab01      	add	r3, sp, #4
 800479a:	466a      	mov	r2, sp
 800479c:	f7ff ffca 	bl	8004734 <__swhatbuf_r>
 80047a0:	9900      	ldr	r1, [sp, #0]
 80047a2:	4605      	mov	r5, r0
 80047a4:	4630      	mov	r0, r6
 80047a6:	f000 f877 	bl	8004898 <_malloc_r>
 80047aa:	b948      	cbnz	r0, 80047c0 <__smakebuf_r+0x44>
 80047ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047b0:	059a      	lsls	r2, r3, #22
 80047b2:	d4ef      	bmi.n	8004794 <__smakebuf_r+0x18>
 80047b4:	f023 0303 	bic.w	r3, r3, #3
 80047b8:	f043 0302 	orr.w	r3, r3, #2
 80047bc:	81a3      	strh	r3, [r4, #12]
 80047be:	e7e3      	b.n	8004788 <__smakebuf_r+0xc>
 80047c0:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <__smakebuf_r+0x7c>)
 80047c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80047c4:	89a3      	ldrh	r3, [r4, #12]
 80047c6:	6020      	str	r0, [r4, #0]
 80047c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047cc:	81a3      	strh	r3, [r4, #12]
 80047ce:	9b00      	ldr	r3, [sp, #0]
 80047d0:	6163      	str	r3, [r4, #20]
 80047d2:	9b01      	ldr	r3, [sp, #4]
 80047d4:	6120      	str	r0, [r4, #16]
 80047d6:	b15b      	cbz	r3, 80047f0 <__smakebuf_r+0x74>
 80047d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047dc:	4630      	mov	r0, r6
 80047de:	f000 f93d 	bl	8004a5c <_isatty_r>
 80047e2:	b128      	cbz	r0, 80047f0 <__smakebuf_r+0x74>
 80047e4:	89a3      	ldrh	r3, [r4, #12]
 80047e6:	f023 0303 	bic.w	r3, r3, #3
 80047ea:	f043 0301 	orr.w	r3, r3, #1
 80047ee:	81a3      	strh	r3, [r4, #12]
 80047f0:	89a3      	ldrh	r3, [r4, #12]
 80047f2:	431d      	orrs	r5, r3
 80047f4:	81a5      	strh	r5, [r4, #12]
 80047f6:	e7cd      	b.n	8004794 <__smakebuf_r+0x18>
 80047f8:	080045e9 	.word	0x080045e9

080047fc <_free_r>:
 80047fc:	b538      	push	{r3, r4, r5, lr}
 80047fe:	4605      	mov	r5, r0
 8004800:	2900      	cmp	r1, #0
 8004802:	d045      	beq.n	8004890 <_free_r+0x94>
 8004804:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004808:	1f0c      	subs	r4, r1, #4
 800480a:	2b00      	cmp	r3, #0
 800480c:	bfb8      	it	lt
 800480e:	18e4      	addlt	r4, r4, r3
 8004810:	f000 f946 	bl	8004aa0 <__malloc_lock>
 8004814:	4a1f      	ldr	r2, [pc, #124]	; (8004894 <_free_r+0x98>)
 8004816:	6813      	ldr	r3, [r2, #0]
 8004818:	4610      	mov	r0, r2
 800481a:	b933      	cbnz	r3, 800482a <_free_r+0x2e>
 800481c:	6063      	str	r3, [r4, #4]
 800481e:	6014      	str	r4, [r2, #0]
 8004820:	4628      	mov	r0, r5
 8004822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004826:	f000 b93c 	b.w	8004aa2 <__malloc_unlock>
 800482a:	42a3      	cmp	r3, r4
 800482c:	d90c      	bls.n	8004848 <_free_r+0x4c>
 800482e:	6821      	ldr	r1, [r4, #0]
 8004830:	1862      	adds	r2, r4, r1
 8004832:	4293      	cmp	r3, r2
 8004834:	bf04      	itt	eq
 8004836:	681a      	ldreq	r2, [r3, #0]
 8004838:	685b      	ldreq	r3, [r3, #4]
 800483a:	6063      	str	r3, [r4, #4]
 800483c:	bf04      	itt	eq
 800483e:	1852      	addeq	r2, r2, r1
 8004840:	6022      	streq	r2, [r4, #0]
 8004842:	6004      	str	r4, [r0, #0]
 8004844:	e7ec      	b.n	8004820 <_free_r+0x24>
 8004846:	4613      	mov	r3, r2
 8004848:	685a      	ldr	r2, [r3, #4]
 800484a:	b10a      	cbz	r2, 8004850 <_free_r+0x54>
 800484c:	42a2      	cmp	r2, r4
 800484e:	d9fa      	bls.n	8004846 <_free_r+0x4a>
 8004850:	6819      	ldr	r1, [r3, #0]
 8004852:	1858      	adds	r0, r3, r1
 8004854:	42a0      	cmp	r0, r4
 8004856:	d10b      	bne.n	8004870 <_free_r+0x74>
 8004858:	6820      	ldr	r0, [r4, #0]
 800485a:	4401      	add	r1, r0
 800485c:	1858      	adds	r0, r3, r1
 800485e:	4282      	cmp	r2, r0
 8004860:	6019      	str	r1, [r3, #0]
 8004862:	d1dd      	bne.n	8004820 <_free_r+0x24>
 8004864:	6810      	ldr	r0, [r2, #0]
 8004866:	6852      	ldr	r2, [r2, #4]
 8004868:	605a      	str	r2, [r3, #4]
 800486a:	4401      	add	r1, r0
 800486c:	6019      	str	r1, [r3, #0]
 800486e:	e7d7      	b.n	8004820 <_free_r+0x24>
 8004870:	d902      	bls.n	8004878 <_free_r+0x7c>
 8004872:	230c      	movs	r3, #12
 8004874:	602b      	str	r3, [r5, #0]
 8004876:	e7d3      	b.n	8004820 <_free_r+0x24>
 8004878:	6820      	ldr	r0, [r4, #0]
 800487a:	1821      	adds	r1, r4, r0
 800487c:	428a      	cmp	r2, r1
 800487e:	bf04      	itt	eq
 8004880:	6811      	ldreq	r1, [r2, #0]
 8004882:	6852      	ldreq	r2, [r2, #4]
 8004884:	6062      	str	r2, [r4, #4]
 8004886:	bf04      	itt	eq
 8004888:	1809      	addeq	r1, r1, r0
 800488a:	6021      	streq	r1, [r4, #0]
 800488c:	605c      	str	r4, [r3, #4]
 800488e:	e7c7      	b.n	8004820 <_free_r+0x24>
 8004890:	bd38      	pop	{r3, r4, r5, pc}
 8004892:	bf00      	nop
 8004894:	20004584 	.word	0x20004584

08004898 <_malloc_r>:
 8004898:	b570      	push	{r4, r5, r6, lr}
 800489a:	1ccd      	adds	r5, r1, #3
 800489c:	f025 0503 	bic.w	r5, r5, #3
 80048a0:	3508      	adds	r5, #8
 80048a2:	2d0c      	cmp	r5, #12
 80048a4:	bf38      	it	cc
 80048a6:	250c      	movcc	r5, #12
 80048a8:	2d00      	cmp	r5, #0
 80048aa:	4606      	mov	r6, r0
 80048ac:	db01      	blt.n	80048b2 <_malloc_r+0x1a>
 80048ae:	42a9      	cmp	r1, r5
 80048b0:	d903      	bls.n	80048ba <_malloc_r+0x22>
 80048b2:	230c      	movs	r3, #12
 80048b4:	6033      	str	r3, [r6, #0]
 80048b6:	2000      	movs	r0, #0
 80048b8:	bd70      	pop	{r4, r5, r6, pc}
 80048ba:	f000 f8f1 	bl	8004aa0 <__malloc_lock>
 80048be:	4a21      	ldr	r2, [pc, #132]	; (8004944 <_malloc_r+0xac>)
 80048c0:	6814      	ldr	r4, [r2, #0]
 80048c2:	4621      	mov	r1, r4
 80048c4:	b991      	cbnz	r1, 80048ec <_malloc_r+0x54>
 80048c6:	4c20      	ldr	r4, [pc, #128]	; (8004948 <_malloc_r+0xb0>)
 80048c8:	6823      	ldr	r3, [r4, #0]
 80048ca:	b91b      	cbnz	r3, 80048d4 <_malloc_r+0x3c>
 80048cc:	4630      	mov	r0, r6
 80048ce:	f000 f83d 	bl	800494c <_sbrk_r>
 80048d2:	6020      	str	r0, [r4, #0]
 80048d4:	4629      	mov	r1, r5
 80048d6:	4630      	mov	r0, r6
 80048d8:	f000 f838 	bl	800494c <_sbrk_r>
 80048dc:	1c43      	adds	r3, r0, #1
 80048de:	d124      	bne.n	800492a <_malloc_r+0x92>
 80048e0:	230c      	movs	r3, #12
 80048e2:	6033      	str	r3, [r6, #0]
 80048e4:	4630      	mov	r0, r6
 80048e6:	f000 f8dc 	bl	8004aa2 <__malloc_unlock>
 80048ea:	e7e4      	b.n	80048b6 <_malloc_r+0x1e>
 80048ec:	680b      	ldr	r3, [r1, #0]
 80048ee:	1b5b      	subs	r3, r3, r5
 80048f0:	d418      	bmi.n	8004924 <_malloc_r+0x8c>
 80048f2:	2b0b      	cmp	r3, #11
 80048f4:	d90f      	bls.n	8004916 <_malloc_r+0x7e>
 80048f6:	600b      	str	r3, [r1, #0]
 80048f8:	50cd      	str	r5, [r1, r3]
 80048fa:	18cc      	adds	r4, r1, r3
 80048fc:	4630      	mov	r0, r6
 80048fe:	f000 f8d0 	bl	8004aa2 <__malloc_unlock>
 8004902:	f104 000b 	add.w	r0, r4, #11
 8004906:	1d23      	adds	r3, r4, #4
 8004908:	f020 0007 	bic.w	r0, r0, #7
 800490c:	1ac3      	subs	r3, r0, r3
 800490e:	d0d3      	beq.n	80048b8 <_malloc_r+0x20>
 8004910:	425a      	negs	r2, r3
 8004912:	50e2      	str	r2, [r4, r3]
 8004914:	e7d0      	b.n	80048b8 <_malloc_r+0x20>
 8004916:	428c      	cmp	r4, r1
 8004918:	684b      	ldr	r3, [r1, #4]
 800491a:	bf16      	itet	ne
 800491c:	6063      	strne	r3, [r4, #4]
 800491e:	6013      	streq	r3, [r2, #0]
 8004920:	460c      	movne	r4, r1
 8004922:	e7eb      	b.n	80048fc <_malloc_r+0x64>
 8004924:	460c      	mov	r4, r1
 8004926:	6849      	ldr	r1, [r1, #4]
 8004928:	e7cc      	b.n	80048c4 <_malloc_r+0x2c>
 800492a:	1cc4      	adds	r4, r0, #3
 800492c:	f024 0403 	bic.w	r4, r4, #3
 8004930:	42a0      	cmp	r0, r4
 8004932:	d005      	beq.n	8004940 <_malloc_r+0xa8>
 8004934:	1a21      	subs	r1, r4, r0
 8004936:	4630      	mov	r0, r6
 8004938:	f000 f808 	bl	800494c <_sbrk_r>
 800493c:	3001      	adds	r0, #1
 800493e:	d0cf      	beq.n	80048e0 <_malloc_r+0x48>
 8004940:	6025      	str	r5, [r4, #0]
 8004942:	e7db      	b.n	80048fc <_malloc_r+0x64>
 8004944:	20004584 	.word	0x20004584
 8004948:	20004588 	.word	0x20004588

0800494c <_sbrk_r>:
 800494c:	b538      	push	{r3, r4, r5, lr}
 800494e:	4c06      	ldr	r4, [pc, #24]	; (8004968 <_sbrk_r+0x1c>)
 8004950:	2300      	movs	r3, #0
 8004952:	4605      	mov	r5, r0
 8004954:	4608      	mov	r0, r1
 8004956:	6023      	str	r3, [r4, #0]
 8004958:	f7fb fff8 	bl	800094c <_sbrk>
 800495c:	1c43      	adds	r3, r0, #1
 800495e:	d102      	bne.n	8004966 <_sbrk_r+0x1a>
 8004960:	6823      	ldr	r3, [r4, #0]
 8004962:	b103      	cbz	r3, 8004966 <_sbrk_r+0x1a>
 8004964:	602b      	str	r3, [r5, #0]
 8004966:	bd38      	pop	{r3, r4, r5, pc}
 8004968:	200045d4 	.word	0x200045d4

0800496c <__sread>:
 800496c:	b510      	push	{r4, lr}
 800496e:	460c      	mov	r4, r1
 8004970:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004974:	f000 f896 	bl	8004aa4 <_read_r>
 8004978:	2800      	cmp	r0, #0
 800497a:	bfab      	itete	ge
 800497c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800497e:	89a3      	ldrhlt	r3, [r4, #12]
 8004980:	181b      	addge	r3, r3, r0
 8004982:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004986:	bfac      	ite	ge
 8004988:	6563      	strge	r3, [r4, #84]	; 0x54
 800498a:	81a3      	strhlt	r3, [r4, #12]
 800498c:	bd10      	pop	{r4, pc}

0800498e <__swrite>:
 800498e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004992:	461f      	mov	r7, r3
 8004994:	898b      	ldrh	r3, [r1, #12]
 8004996:	05db      	lsls	r3, r3, #23
 8004998:	4605      	mov	r5, r0
 800499a:	460c      	mov	r4, r1
 800499c:	4616      	mov	r6, r2
 800499e:	d505      	bpl.n	80049ac <__swrite+0x1e>
 80049a0:	2302      	movs	r3, #2
 80049a2:	2200      	movs	r2, #0
 80049a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049a8:	f000 f868 	bl	8004a7c <_lseek_r>
 80049ac:	89a3      	ldrh	r3, [r4, #12]
 80049ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80049b2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049b6:	81a3      	strh	r3, [r4, #12]
 80049b8:	4632      	mov	r2, r6
 80049ba:	463b      	mov	r3, r7
 80049bc:	4628      	mov	r0, r5
 80049be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80049c2:	f000 b817 	b.w	80049f4 <_write_r>

080049c6 <__sseek>:
 80049c6:	b510      	push	{r4, lr}
 80049c8:	460c      	mov	r4, r1
 80049ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049ce:	f000 f855 	bl	8004a7c <_lseek_r>
 80049d2:	1c43      	adds	r3, r0, #1
 80049d4:	89a3      	ldrh	r3, [r4, #12]
 80049d6:	bf15      	itete	ne
 80049d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80049da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80049de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80049e2:	81a3      	strheq	r3, [r4, #12]
 80049e4:	bf18      	it	ne
 80049e6:	81a3      	strhne	r3, [r4, #12]
 80049e8:	bd10      	pop	{r4, pc}

080049ea <__sclose>:
 80049ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049ee:	f000 b813 	b.w	8004a18 <_close_r>
	...

080049f4 <_write_r>:
 80049f4:	b538      	push	{r3, r4, r5, lr}
 80049f6:	4c07      	ldr	r4, [pc, #28]	; (8004a14 <_write_r+0x20>)
 80049f8:	4605      	mov	r5, r0
 80049fa:	4608      	mov	r0, r1
 80049fc:	4611      	mov	r1, r2
 80049fe:	2200      	movs	r2, #0
 8004a00:	6022      	str	r2, [r4, #0]
 8004a02:	461a      	mov	r2, r3
 8004a04:	f7fb fdbf 	bl	8000586 <_write>
 8004a08:	1c43      	adds	r3, r0, #1
 8004a0a:	d102      	bne.n	8004a12 <_write_r+0x1e>
 8004a0c:	6823      	ldr	r3, [r4, #0]
 8004a0e:	b103      	cbz	r3, 8004a12 <_write_r+0x1e>
 8004a10:	602b      	str	r3, [r5, #0]
 8004a12:	bd38      	pop	{r3, r4, r5, pc}
 8004a14:	200045d4 	.word	0x200045d4

08004a18 <_close_r>:
 8004a18:	b538      	push	{r3, r4, r5, lr}
 8004a1a:	4c06      	ldr	r4, [pc, #24]	; (8004a34 <_close_r+0x1c>)
 8004a1c:	2300      	movs	r3, #0
 8004a1e:	4605      	mov	r5, r0
 8004a20:	4608      	mov	r0, r1
 8004a22:	6023      	str	r3, [r4, #0]
 8004a24:	f7fb ff5e 	bl	80008e4 <_close>
 8004a28:	1c43      	adds	r3, r0, #1
 8004a2a:	d102      	bne.n	8004a32 <_close_r+0x1a>
 8004a2c:	6823      	ldr	r3, [r4, #0]
 8004a2e:	b103      	cbz	r3, 8004a32 <_close_r+0x1a>
 8004a30:	602b      	str	r3, [r5, #0]
 8004a32:	bd38      	pop	{r3, r4, r5, pc}
 8004a34:	200045d4 	.word	0x200045d4

08004a38 <_fstat_r>:
 8004a38:	b538      	push	{r3, r4, r5, lr}
 8004a3a:	4c07      	ldr	r4, [pc, #28]	; (8004a58 <_fstat_r+0x20>)
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	4605      	mov	r5, r0
 8004a40:	4608      	mov	r0, r1
 8004a42:	4611      	mov	r1, r2
 8004a44:	6023      	str	r3, [r4, #0]
 8004a46:	f7fb ff59 	bl	80008fc <_fstat>
 8004a4a:	1c43      	adds	r3, r0, #1
 8004a4c:	d102      	bne.n	8004a54 <_fstat_r+0x1c>
 8004a4e:	6823      	ldr	r3, [r4, #0]
 8004a50:	b103      	cbz	r3, 8004a54 <_fstat_r+0x1c>
 8004a52:	602b      	str	r3, [r5, #0]
 8004a54:	bd38      	pop	{r3, r4, r5, pc}
 8004a56:	bf00      	nop
 8004a58:	200045d4 	.word	0x200045d4

08004a5c <_isatty_r>:
 8004a5c:	b538      	push	{r3, r4, r5, lr}
 8004a5e:	4c06      	ldr	r4, [pc, #24]	; (8004a78 <_isatty_r+0x1c>)
 8004a60:	2300      	movs	r3, #0
 8004a62:	4605      	mov	r5, r0
 8004a64:	4608      	mov	r0, r1
 8004a66:	6023      	str	r3, [r4, #0]
 8004a68:	f7fb ff58 	bl	800091c <_isatty>
 8004a6c:	1c43      	adds	r3, r0, #1
 8004a6e:	d102      	bne.n	8004a76 <_isatty_r+0x1a>
 8004a70:	6823      	ldr	r3, [r4, #0]
 8004a72:	b103      	cbz	r3, 8004a76 <_isatty_r+0x1a>
 8004a74:	602b      	str	r3, [r5, #0]
 8004a76:	bd38      	pop	{r3, r4, r5, pc}
 8004a78:	200045d4 	.word	0x200045d4

08004a7c <_lseek_r>:
 8004a7c:	b538      	push	{r3, r4, r5, lr}
 8004a7e:	4c07      	ldr	r4, [pc, #28]	; (8004a9c <_lseek_r+0x20>)
 8004a80:	4605      	mov	r5, r0
 8004a82:	4608      	mov	r0, r1
 8004a84:	4611      	mov	r1, r2
 8004a86:	2200      	movs	r2, #0
 8004a88:	6022      	str	r2, [r4, #0]
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	f7fb ff51 	bl	8000932 <_lseek>
 8004a90:	1c43      	adds	r3, r0, #1
 8004a92:	d102      	bne.n	8004a9a <_lseek_r+0x1e>
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	b103      	cbz	r3, 8004a9a <_lseek_r+0x1e>
 8004a98:	602b      	str	r3, [r5, #0]
 8004a9a:	bd38      	pop	{r3, r4, r5, pc}
 8004a9c:	200045d4 	.word	0x200045d4

08004aa0 <__malloc_lock>:
 8004aa0:	4770      	bx	lr

08004aa2 <__malloc_unlock>:
 8004aa2:	4770      	bx	lr

08004aa4 <_read_r>:
 8004aa4:	b538      	push	{r3, r4, r5, lr}
 8004aa6:	4c07      	ldr	r4, [pc, #28]	; (8004ac4 <_read_r+0x20>)
 8004aa8:	4605      	mov	r5, r0
 8004aaa:	4608      	mov	r0, r1
 8004aac:	4611      	mov	r1, r2
 8004aae:	2200      	movs	r2, #0
 8004ab0:	6022      	str	r2, [r4, #0]
 8004ab2:	461a      	mov	r2, r3
 8004ab4:	f7fb fef9 	bl	80008aa <_read>
 8004ab8:	1c43      	adds	r3, r0, #1
 8004aba:	d102      	bne.n	8004ac2 <_read_r+0x1e>
 8004abc:	6823      	ldr	r3, [r4, #0]
 8004abe:	b103      	cbz	r3, 8004ac2 <_read_r+0x1e>
 8004ac0:	602b      	str	r3, [r5, #0]
 8004ac2:	bd38      	pop	{r3, r4, r5, pc}
 8004ac4:	200045d4 	.word	0x200045d4

08004ac8 <_init>:
 8004ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004aca:	bf00      	nop
 8004acc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ace:	bc08      	pop	{r3}
 8004ad0:	469e      	mov	lr, r3
 8004ad2:	4770      	bx	lr

08004ad4 <_fini>:
 8004ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad6:	bf00      	nop
 8004ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ada:	bc08      	pop	{r3}
 8004adc:	469e      	mov	lr, r3
 8004ade:	4770      	bx	lr
