module  seg7(
data,
out
);

input  [3:0]   data;
output [6:0]   out;

reg    [6:0]   out;

always @(data) begin
    case(data)
        4'h0:    out=7'b100_0000;
        4'h1:    out=7'b111_1001;
        4'h2:    out=7'b010_0100;
        4'h3:    out=7'b011_0000;
        4'h4:    out=7'b001_1001;
        4'h5:    out=7'b001_0010;
        4'h6:    out=7'b000_0010;
        4'h7:    out=7'b111_1000;
        4'h8:    out=7'b000_0000;
        4'h9:    out=7'b001_0000;
        default: out=7'b111_1111;
    endcase


end

endmodule