// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convDSPOpt (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        vec_V_V_dout,
        vec_V_V_empty_n,
        vec_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state13 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] vec_V_V_dout;
input   vec_V_V_empty_n;
output   vec_V_V_read;
output  [31:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg vec_V_V_read;
reg out_V_V_write;
reg reps_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] conv_3_inc_new_V_0_address0;
reg    conv_3_inc_new_V_0_ce0;
wire   [9:0] conv_3_inc_new_V_0_q0;
wire   [3:0] conv_3_inc_new_V_0_address1;
reg    conv_3_inc_new_V_0_ce1;
wire   [9:0] conv_3_inc_new_V_0_q1;
wire   [3:0] conv_3_bias_new_V_0_address0;
reg    conv_3_bias_new_V_0_ce0;
wire   [18:0] conv_3_bias_new_V_0_q0;
wire   [3:0] conv_3_bias_new_V_0_address1;
reg    conv_3_bias_new_V_0_ce1;
wire   [18:0] conv_3_bias_new_V_0_q1;
wire   [3:0] conv_3_inc_new_V_1_address0;
reg    conv_3_inc_new_V_1_ce0;
wire   [9:0] conv_3_inc_new_V_1_q0;
wire   [3:0] conv_3_inc_new_V_1_address1;
reg    conv_3_inc_new_V_1_ce1;
wire   [9:0] conv_3_inc_new_V_1_q1;
wire   [3:0] conv_3_bias_new_V_1_address0;
reg    conv_3_bias_new_V_1_ce0;
wire   [19:0] conv_3_bias_new_V_1_q0;
wire   [3:0] conv_3_bias_new_V_1_address1;
reg    conv_3_bias_new_V_1_ce1;
wire   [19:0] conv_3_bias_new_V_1_q1;
wire   [3:0] conv_3_inc_new_V_2_address0;
reg    conv_3_inc_new_V_2_ce0;
wire   [9:0] conv_3_inc_new_V_2_q0;
wire   [3:0] conv_3_inc_new_V_2_address1;
reg    conv_3_inc_new_V_2_ce1;
wire   [9:0] conv_3_inc_new_V_2_q1;
wire   [3:0] conv_3_bias_new_V_2_address0;
reg    conv_3_bias_new_V_2_ce0;
wire   [19:0] conv_3_bias_new_V_2_q0;
wire   [3:0] conv_3_bias_new_V_2_address1;
reg    conv_3_bias_new_V_2_ce1;
wire   [19:0] conv_3_bias_new_V_2_q1;
wire   [3:0] conv_3_inc_new_V_3_address0;
reg    conv_3_inc_new_V_3_ce0;
wire   [9:0] conv_3_inc_new_V_3_q0;
wire   [3:0] conv_3_inc_new_V_3_address1;
reg    conv_3_inc_new_V_3_ce1;
wire   [9:0] conv_3_inc_new_V_3_q1;
wire   [3:0] conv_3_bias_new_V_3_address0;
reg    conv_3_bias_new_V_3_ce0;
wire   [19:0] conv_3_bias_new_V_3_q0;
wire   [3:0] conv_3_bias_new_V_3_address1;
reg    conv_3_bias_new_V_3_ce1;
wire   [19:0] conv_3_bias_new_V_3_q1;
wire   [8:0] conv_3_w_new_V_0_2_address0;
reg    conv_3_w_new_V_0_2_ce0;
wire   [31:0] conv_3_w_new_V_0_2_q0;
wire   [8:0] conv_3_w_new_V_0_1_address0;
reg    conv_3_w_new_V_0_1_ce0;
wire   [31:0] conv_3_w_new_V_0_1_q0;
wire   [8:0] conv_3_w_new_V_0_0_address0;
reg    conv_3_w_new_V_0_0_ce0;
wire   [31:0] conv_3_w_new_V_0_0_q0;
wire   [8:0] conv_3_w_new_V_1_2_address0;
reg    conv_3_w_new_V_1_2_ce0;
wire   [31:0] conv_3_w_new_V_1_2_q0;
wire   [8:0] conv_3_w_new_V_1_1_address0;
reg    conv_3_w_new_V_1_1_ce0;
wire   [31:0] conv_3_w_new_V_1_1_q0;
wire   [8:0] conv_3_w_new_V_1_0_address0;
reg    conv_3_w_new_V_1_0_ce0;
wire   [31:0] conv_3_w_new_V_1_0_q0;
wire   [8:0] conv_3_w_new_V_2_2_address0;
reg    conv_3_w_new_V_2_2_ce0;
wire   [31:0] conv_3_w_new_V_2_2_q0;
wire   [8:0] conv_3_w_new_V_2_1_address0;
reg    conv_3_w_new_V_2_1_ce0;
wire   [31:0] conv_3_w_new_V_2_1_q0;
wire   [8:0] conv_3_w_new_V_2_0_address0;
reg    conv_3_w_new_V_2_0_ce0;
wire   [31:0] conv_3_w_new_V_2_0_q0;
wire   [8:0] conv_3_w_new_V_3_2_address0;
reg    conv_3_w_new_V_3_2_ce0;
wire   [31:0] conv_3_w_new_V_3_2_q0;
wire   [8:0] conv_3_w_new_V_3_1_address0;
reg    conv_3_w_new_V_3_1_ce0;
wire   [31:0] conv_3_w_new_V_3_1_q0;
wire   [8:0] conv_3_w_new_V_3_0_address0;
reg    conv_3_w_new_V_3_0_ce0;
wire   [31:0] conv_3_w_new_V_3_0_q0;
reg    vec_V_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln392_reg_3071;
reg   [0:0] icmp_ln392_reg_3071_pp0_iter1_reg;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] o_out_reg_3278;
reg   [0:0] o_out_reg_3278_pp0_iter8_reg;
reg    reps_blk_n;
reg   [44:0] indvar_flatten237_reg_677;
reg   [13:0] indvar_flatten53_reg_688;
reg   [4:0] peIdx_0_i_reg_699;
reg   [9:0] indvar_flatten_reg_710;
reg   [4:0] infoldIdx_0_i_reg_721;
reg   [5:0] w_0_i_reg_732;
reg   [31:0] reps_read_reg_3014;
reg    ap_block_state1;
wire   [44:0] bound74_fu_899_p2;
reg   [44:0] bound74_reg_3020;
wire    ap_CS_fsm_state2;
wire   [3:0] trunc_ln404_fu_905_p1;
reg   [3:0] trunc_ln404_reg_3025;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state3_pp0_stage0_iter0;
wire    ap_block_state4_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
wire    ap_block_state9_pp0_stage0_iter6;
wire    ap_block_state10_pp0_stage0_iter7;
wire    ap_block_state11_pp0_stage0_iter8;
reg    ap_block_state12_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln392_fu_921_p2;
reg   [0:0] icmp_ln392_reg_3071_pp0_iter2_reg;
reg   [0:0] icmp_ln392_reg_3071_pp0_iter3_reg;
reg   [0:0] icmp_ln392_reg_3071_pp0_iter4_reg;
reg   [0:0] icmp_ln392_reg_3071_pp0_iter5_reg;
wire   [44:0] add_ln392_7_fu_926_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln393_fu_932_p2;
reg   [0:0] icmp_ln393_reg_3080;
reg   [0:0] icmp_ln393_reg_3080_pp0_iter1_reg;
wire   [0:0] xor_ln393_fu_946_p2;
reg   [0:0] xor_ln393_reg_3097;
wire   [0:0] and_ln393_26_fu_970_p2;
reg   [0:0] and_ln393_26_reg_3102;
reg   [0:0] and_ln393_26_reg_3102_pp0_iter1_reg;
wire   [4:0] peIdx_fu_976_p2;
reg   [4:0] peIdx_reg_3119;
wire   [0:0] or_ln393_fu_982_p2;
reg   [0:0] or_ln393_reg_3124;
wire   [3:0] trunc_ln404_7_fu_988_p1;
reg   [3:0] trunc_ln404_7_reg_3129;
wire   [0:0] or_ln393_7_fu_998_p2;
reg   [0:0] or_ln393_7_reg_3135;
wire   [0:0] and_ln393_28_fu_1004_p2;
reg   [0:0] and_ln393_28_reg_3140;
wire   [4:0] select_ln393_162_fu_1010_p3;
wire   [4:0] select_ln399_fu_1030_p3;
reg   [4:0] select_ln399_reg_3151;
reg   [4:0] select_ln399_reg_3151_pp0_iter1_reg;
reg   [4:0] select_ln399_reg_3151_pp0_iter2_reg;
reg   [4:0] select_ln399_reg_3151_pp0_iter3_reg;
reg   [4:0] select_ln399_reg_3151_pp0_iter4_reg;
reg   [4:0] select_ln399_reg_3151_pp0_iter5_reg;
wire   [4:0] infoldIdx_fu_1038_p2;
wire   [9:0] select_ln394_7_fu_1050_p3;
wire   [13:0] select_ln393_163_fu_1064_p3;
reg   [9:0] conv_3_inc_new_V_0_l_reg_3173;
reg    ap_enable_reg_pp0_iter1;
reg   [18:0] conv_3_bias_new_V_0_1_reg_3178;
reg   [9:0] conv_3_inc_new_V_1_l_reg_3183;
reg   [19:0] conv_3_bias_new_V_1_1_reg_3188;
reg   [9:0] conv_3_inc_new_V_2_l_reg_3193;
reg   [19:0] conv_3_bias_new_V_2_1_reg_3198;
reg   [9:0] conv_3_inc_new_V_3_l_reg_3203;
reg   [19:0] conv_3_bias_new_V_3_1_reg_3208;
wire   [18:0] add_ln1353_fu_1100_p2;
reg   [18:0] add_ln1353_reg_3213;
wire   [19:0] add_ln1353_6_fu_1106_p2;
reg   [19:0] add_ln1353_6_reg_3218;
wire   [19:0] add_ln1353_12_fu_1112_p2;
reg   [19:0] add_ln1353_12_reg_3223;
wire   [19:0] add_ln1353_18_fu_1118_p2;
reg   [19:0] add_ln1353_18_reg_3228;
wire   [5:0] select_ln394_fu_1219_p3;
wire   [0:0] o_out_fu_1234_p2;
reg   [0:0] o_out_reg_3278_pp0_iter2_reg;
reg   [0:0] o_out_reg_3278_pp0_iter3_reg;
reg   [0:0] o_out_reg_3278_pp0_iter4_reg;
reg   [0:0] o_out_reg_3278_pp0_iter5_reg;
reg   [0:0] o_out_reg_3278_pp0_iter6_reg;
reg   [0:0] o_out_reg_3278_pp0_iter7_reg;
wire   [9:0] select_ln393_150_fu_1338_p3;
reg   [9:0] select_ln393_150_reg_3342;
reg   [9:0] select_ln393_150_reg_3342_pp0_iter3_reg;
reg   [9:0] select_ln393_150_reg_3342_pp0_iter4_reg;
reg   [9:0] select_ln393_150_reg_3342_pp0_iter5_reg;
reg   [9:0] select_ln393_150_reg_3342_pp0_iter6_reg;
wire   [18:0] select_ln393_151_fu_1345_p3;
reg   [18:0] select_ln393_151_reg_3347;
reg   [18:0] select_ln393_151_reg_3347_pp0_iter3_reg;
reg   [18:0] select_ln393_151_reg_3347_pp0_iter4_reg;
reg   [18:0] select_ln393_151_reg_3347_pp0_iter5_reg;
reg   [18:0] select_ln393_151_reg_3347_pp0_iter6_reg;
reg   [18:0] select_ln393_151_reg_3347_pp0_iter7_reg;
wire   [18:0] select_ln393_152_fu_1358_p3;
reg   [18:0] select_ln393_152_reg_3352;
reg   [18:0] select_ln393_152_reg_3352_pp0_iter3_reg;
reg   [18:0] select_ln393_152_reg_3352_pp0_iter4_reg;
reg   [18:0] select_ln393_152_reg_3352_pp0_iter5_reg;
reg   [18:0] select_ln393_152_reg_3352_pp0_iter6_reg;
reg   [18:0] select_ln393_152_reg_3352_pp0_iter7_reg;
wire   [9:0] select_ln393_153_fu_1365_p3;
reg   [9:0] select_ln393_153_reg_3357;
reg   [9:0] select_ln393_153_reg_3357_pp0_iter3_reg;
reg   [9:0] select_ln393_153_reg_3357_pp0_iter4_reg;
reg   [9:0] select_ln393_153_reg_3357_pp0_iter5_reg;
reg   [9:0] select_ln393_153_reg_3357_pp0_iter6_reg;
wire   [19:0] select_ln393_154_fu_1372_p3;
reg   [19:0] select_ln393_154_reg_3362;
reg   [19:0] select_ln393_154_reg_3362_pp0_iter3_reg;
reg   [19:0] select_ln393_154_reg_3362_pp0_iter4_reg;
reg   [19:0] select_ln393_154_reg_3362_pp0_iter5_reg;
reg   [19:0] select_ln393_154_reg_3362_pp0_iter6_reg;
reg   [19:0] select_ln393_154_reg_3362_pp0_iter7_reg;
wire   [19:0] select_ln393_155_fu_1385_p3;
reg   [19:0] select_ln393_155_reg_3367;
reg   [19:0] select_ln393_155_reg_3367_pp0_iter3_reg;
reg   [19:0] select_ln393_155_reg_3367_pp0_iter4_reg;
reg   [19:0] select_ln393_155_reg_3367_pp0_iter5_reg;
reg   [19:0] select_ln393_155_reg_3367_pp0_iter6_reg;
reg   [19:0] select_ln393_155_reg_3367_pp0_iter7_reg;
wire   [9:0] select_ln393_156_fu_1392_p3;
reg   [9:0] select_ln393_156_reg_3372;
reg   [9:0] select_ln393_156_reg_3372_pp0_iter3_reg;
reg   [9:0] select_ln393_156_reg_3372_pp0_iter4_reg;
reg   [9:0] select_ln393_156_reg_3372_pp0_iter5_reg;
reg   [9:0] select_ln393_156_reg_3372_pp0_iter6_reg;
wire   [19:0] select_ln393_157_fu_1399_p3;
reg   [19:0] select_ln393_157_reg_3377;
reg   [19:0] select_ln393_157_reg_3377_pp0_iter3_reg;
reg   [19:0] select_ln393_157_reg_3377_pp0_iter4_reg;
reg   [19:0] select_ln393_157_reg_3377_pp0_iter5_reg;
reg   [19:0] select_ln393_157_reg_3377_pp0_iter6_reg;
reg   [19:0] select_ln393_157_reg_3377_pp0_iter7_reg;
wire   [19:0] select_ln393_158_fu_1412_p3;
reg   [19:0] select_ln393_158_reg_3382;
reg   [19:0] select_ln393_158_reg_3382_pp0_iter3_reg;
reg   [19:0] select_ln393_158_reg_3382_pp0_iter4_reg;
reg   [19:0] select_ln393_158_reg_3382_pp0_iter5_reg;
reg   [19:0] select_ln393_158_reg_3382_pp0_iter6_reg;
reg   [19:0] select_ln393_158_reg_3382_pp0_iter7_reg;
wire   [9:0] select_ln393_159_fu_1419_p3;
reg   [9:0] select_ln393_159_reg_3387;
reg   [9:0] select_ln393_159_reg_3387_pp0_iter3_reg;
reg   [9:0] select_ln393_159_reg_3387_pp0_iter4_reg;
reg   [9:0] select_ln393_159_reg_3387_pp0_iter5_reg;
reg   [9:0] select_ln393_159_reg_3387_pp0_iter6_reg;
wire   [19:0] select_ln393_160_fu_1426_p3;
reg   [19:0] select_ln393_160_reg_3392;
reg   [19:0] select_ln393_160_reg_3392_pp0_iter3_reg;
reg   [19:0] select_ln393_160_reg_3392_pp0_iter4_reg;
reg   [19:0] select_ln393_160_reg_3392_pp0_iter5_reg;
reg   [19:0] select_ln393_160_reg_3392_pp0_iter6_reg;
reg   [19:0] select_ln393_160_reg_3392_pp0_iter7_reg;
wire   [19:0] select_ln393_161_fu_1439_p3;
reg   [19:0] select_ln393_161_reg_3397;
reg   [19:0] select_ln393_161_reg_3397_pp0_iter3_reg;
reg   [19:0] select_ln393_161_reg_3397_pp0_iter4_reg;
reg   [19:0] select_ln393_161_reg_3397_pp0_iter5_reg;
reg   [19:0] select_ln393_161_reg_3397_pp0_iter6_reg;
reg   [19:0] select_ln393_161_reg_3397_pp0_iter7_reg;
wire   [3:0] trunc_ln647_fu_1446_p1;
reg   [3:0] trunc_ln647_reg_3402;
reg   [3:0] p_Result_74_i_i_reg_3407;
reg   [3:0] p_Result_1_i_i_reg_3412;
reg   [3:0] p_Result_74_1_i_i_reg_3417;
reg   [3:0] p_Result_2_i_i_reg_3422;
reg   [3:0] p_Result_74_2_i_i_reg_3427;
reg   [3:0] p_Result_3_i_i_reg_3432;
reg   [3:0] p_Result_74_3_i_i_reg_3437;
reg   [3:0] p_Result_4_i_i_reg_3442;
reg   [3:0] p_Result_74_4_i_i_reg_3447;
reg   [3:0] p_Result_5_i_i_reg_3452;
reg   [3:0] p_Result_74_5_i_i_reg_3457;
reg   [3:0] p_Result_6_i_i_reg_3462;
reg   [3:0] p_Result_74_6_i_i_reg_3467;
reg   [3:0] p_Result_7_i_i_reg_3472;
reg   [3:0] p_Result_74_7_i_i_reg_3477;
reg   [25:0] wpacks_0_0_V_reg_3482;
reg   [25:0] wpacks_0_1_V_reg_3487;
reg   [25:0] wpacks_0_2_V_reg_3492;
reg   [25:0] wpacks_0_3_V_reg_3497;
reg   [25:0] wpacks_0_4_V_reg_3502;
reg   [25:0] wpacks_0_5_V_reg_3507;
reg   [25:0] wpacks_0_6_V_reg_3512;
reg   [25:0] wpacks_0_7_V_reg_3517;
reg   [25:0] wpacks_1_0_V_reg_3522;
reg   [25:0] wpacks_1_1_V_reg_3527;
reg   [25:0] wpacks_1_2_V_reg_3532;
reg   [25:0] wpacks_1_3_V_reg_3537;
reg   [25:0] wpacks_1_4_V_reg_3542;
reg   [25:0] wpacks_1_5_V_reg_3547;
reg   [25:0] wpacks_1_6_V_reg_3552;
reg   [25:0] wpacks_1_7_V_reg_3557;
reg   [25:0] wpacks_2_0_V_reg_3562;
reg   [25:0] wpacks_2_1_V_reg_3567;
reg   [25:0] wpacks_2_2_V_reg_3572;
reg   [25:0] wpacks_2_3_V_reg_3577;
reg   [25:0] wpacks_2_4_V_reg_3582;
reg   [25:0] wpacks_2_5_V_reg_3587;
reg   [25:0] wpacks_2_6_V_reg_3592;
reg   [25:0] wpacks_2_7_V_reg_3597;
reg   [25:0] wpacks_3_0_V_reg_3602;
reg   [25:0] wpacks_3_1_V_reg_3607;
reg   [25:0] wpacks_3_2_V_reg_3612;
reg   [25:0] wpacks_3_3_V_reg_3617;
reg   [25:0] wpacks_3_4_V_reg_3622;
reg   [25:0] wpacks_3_5_V_reg_3627;
reg   [25:0] wpacks_3_6_V_reg_3632;
reg   [25:0] wpacks_3_7_V_reg_3637;
wire   [14:0] ipack_0_V_fu_1728_p4;
wire   [14:0] ipack_1_V_fu_1740_p4;
wire   [14:0] ipack_2_V_fu_1752_p4;
wire   [14:0] ipack_3_V_fu_1764_p4;
wire   [14:0] ipack_4_V_fu_1776_p4;
wire   [14:0] ipack_5_V_fu_1788_p4;
wire   [14:0] ipack_6_V_fu_1800_p4;
wire   [14:0] ipack_7_V_fu_1812_p4;
wire  signed [17:0] add_ln398_fu_1929_p2;
reg  signed [17:0] add_ln398_reg_3706;
wire  signed [17:0] outPartialArr0_0_V_fu_1959_p2;
reg  signed [17:0] outPartialArr0_0_V_reg_3711;
wire  signed [17:0] add_ln398_1_fu_2017_p2;
reg  signed [17:0] add_ln398_1_reg_3716;
wire  signed [17:0] outPartialArr0_1_V_fu_2047_p2;
reg  signed [17:0] outPartialArr0_1_V_reg_3721;
wire  signed [17:0] add_ln398_2_fu_2105_p2;
reg  signed [17:0] add_ln398_2_reg_3726;
wire  signed [17:0] outPartialArr0_2_V_fu_2135_p2;
reg  signed [17:0] outPartialArr0_2_V_reg_3731;
wire  signed [17:0] add_ln398_3_fu_2193_p2;
reg  signed [17:0] add_ln398_3_reg_3736;
wire  signed [17:0] outPartialArr0_3_V_fu_2223_p2;
reg  signed [17:0] outPartialArr0_3_V_reg_3741;
wire  signed [27:0] ret_V_fu_2870_p2;
reg  signed [27:0] ret_V_reg_3746;
wire  signed [27:0] ret_V_100_fu_2876_p2;
reg  signed [27:0] ret_V_100_reg_3752;
wire  signed [27:0] ret_V_103_fu_2882_p2;
reg  signed [27:0] ret_V_103_reg_3758;
wire  signed [27:0] ret_V_106_fu_2888_p2;
reg  signed [27:0] ret_V_106_reg_3764;
wire  signed [27:0] ret_V_109_fu_2894_p2;
reg  signed [27:0] ret_V_109_reg_3770;
wire  signed [27:0] ret_V_112_fu_2900_p2;
reg  signed [27:0] ret_V_112_reg_3776;
wire  signed [27:0] ret_V_115_fu_2906_p2;
reg  signed [27:0] ret_V_115_reg_3782;
wire  signed [27:0] ret_V_118_fu_2912_p2;
reg  signed [27:0] ret_V_118_reg_3788;
wire   [3:0] res_V_fu_2423_p3;
reg   [3:0] res_V_reg_3794;
wire   [3:0] res_V_20_fu_2485_p3;
reg   [3:0] res_V_20_reg_3799;
wire   [3:0] res_V_21_fu_2547_p3;
reg   [3:0] res_V_21_reg_3804;
wire   [3:0] res_V_22_fu_2609_p3;
reg   [3:0] res_V_22_reg_3809;
wire   [3:0] res_V_23_fu_2671_p3;
reg   [3:0] res_V_23_reg_3814;
wire   [3:0] res_V_24_fu_2733_p3;
reg   [3:0] res_V_24_reg_3819;
wire   [3:0] res_V_25_fu_2791_p3;
reg   [3:0] res_V_25_reg_3824;
wire   [3:0] res_V_26_fu_2849_p3;
reg   [3:0] res_V_26_reg_3829;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state4;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
wire   [15:0] grp_simd_MAC_1_fu_743_ap_return_0;
wire   [15:0] grp_simd_MAC_1_fu_743_ap_return_1;
wire   [15:0] grp_simd_MAC_1_fu_743_ap_return_2;
wire   [15:0] grp_simd_MAC_1_fu_743_ap_return_3;
reg    grp_simd_MAC_1_fu_743_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call199;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call199;
reg    ap_block_state5_pp0_stage0_iter2_ignore_call199;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call199;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call199;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call199;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call199;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call199;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call199;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call199;
reg    ap_block_pp0_stage0_11001_ignoreCallOp283;
wire   [15:0] grp_simd_MAC_1_fu_763_ap_return_0;
wire   [15:0] grp_simd_MAC_1_fu_763_ap_return_1;
wire   [15:0] grp_simd_MAC_1_fu_763_ap_return_2;
wire   [15:0] grp_simd_MAC_1_fu_763_ap_return_3;
reg    grp_simd_MAC_1_fu_763_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call216;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call216;
reg    ap_block_state5_pp0_stage0_iter2_ignore_call216;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call216;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call216;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call216;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call216;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call216;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call216;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call216;
reg    ap_block_pp0_stage0_11001_ignoreCallOp284;
wire   [15:0] grp_simd_MAC_1_fu_783_ap_return_0;
wire   [15:0] grp_simd_MAC_1_fu_783_ap_return_1;
wire   [15:0] grp_simd_MAC_1_fu_783_ap_return_2;
wire   [15:0] grp_simd_MAC_1_fu_783_ap_return_3;
reg    grp_simd_MAC_1_fu_783_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call233;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call233;
reg    ap_block_state5_pp0_stage0_iter2_ignore_call233;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call233;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call233;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call233;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call233;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call233;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call233;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call233;
reg    ap_block_pp0_stage0_11001_ignoreCallOp285;
wire   [15:0] grp_simd_MAC_1_fu_803_ap_return_0;
wire   [15:0] grp_simd_MAC_1_fu_803_ap_return_1;
wire   [15:0] grp_simd_MAC_1_fu_803_ap_return_2;
wire   [15:0] grp_simd_MAC_1_fu_803_ap_return_3;
reg    grp_simd_MAC_1_fu_803_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call250;
wire    ap_block_state4_pp0_stage0_iter1_ignore_call250;
reg    ap_block_state5_pp0_stage0_iter2_ignore_call250;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call250;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call250;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call250;
wire    ap_block_state9_pp0_stage0_iter6_ignore_call250;
wire    ap_block_state10_pp0_stage0_iter7_ignore_call250;
wire    ap_block_state11_pp0_stage0_iter8_ignore_call250;
reg    ap_block_state12_pp0_stage0_iter9_ignore_call250;
reg    ap_block_pp0_stage0_11001_ignoreCallOp286;
wire    call_ret9_i_pack_weight_data_1_fu_823_ap_ready;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_0;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_1;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_2;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_3;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_4;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_5;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_6;
wire   [25:0] call_ret9_i_pack_weight_data_1_fu_823_ap_return_7;
wire    call_ret10_i_pack_weight_data_1_fu_833_ap_ready;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_0;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_1;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_2;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_3;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_4;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_5;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_6;
wire   [25:0] call_ret10_i_pack_weight_data_1_fu_833_ap_return_7;
wire    call_ret11_i_pack_weight_data_1_fu_843_ap_ready;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_0;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_1;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_2;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_3;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_4;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_5;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_6;
wire   [25:0] call_ret11_i_pack_weight_data_1_fu_843_ap_return_7;
wire    call_ret12_i_pack_weight_data_1_fu_853_ap_ready;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_0;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_1;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_2;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_3;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_4;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_5;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_6;
wire   [25:0] call_ret12_i_pack_weight_data_1_fu_853_ap_return_7;
wire   [63:0] zext_ln458_fu_909_p1;
wire   [63:0] zext_ln458_7_fu_1184_p1;
wire   [63:0] zext_ln404_2_fu_1250_p1;
reg   [17:0] firPartialRes0_V_0_3_fu_238;
wire   [17:0] select_ln398_2_fu_1943_p3;
reg   [17:0] firPartialRes0_V_1_3_fu_242;
wire   [17:0] select_ln398_6_fu_2031_p3;
reg   [17:0] firPartialRes0_V_2_3_fu_246;
wire   [17:0] select_ln398_10_fu_2119_p3;
reg   [17:0] firPartialRes0_V_3_3_fu_250;
wire   [17:0] select_ln398_14_fu_2207_p3;
reg   [17:0] firPartialRes1_0_V_7_fu_254;
wire   [17:0] firPartialRes1_0_V_fu_1951_p3;
reg   [17:0] firPartialRes1_1_V_7_fu_258;
wire   [17:0] firPartialRes1_1_V_fu_2039_p3;
reg   [17:0] firPartialRes1_2_V_3_fu_262;
wire   [17:0] firPartialRes1_2_V_fu_2127_p3;
reg   [17:0] firPartialRes1_3_V_3_fu_266;
wire   [17:0] firPartialRes1_3_V_fu_2215_p3;
reg   [17:0] outPartialArr0_0_V_7_fu_270;
reg   [17:0] outPartialArr0_1_V_7_fu_274;
reg   [17:0] outPartialArr0_2_V_3_fu_278;
reg   [17:0] outPartialArr0_3_V_3_fu_282;
reg   [17:0] outPartialArr1_V_0_3_fu_286;
reg   [17:0] outPartialArr1_V_1_3_fu_290;
reg   [17:0] outPartialArr1_V_2_3_fu_294;
reg   [17:0] outPartialArr1_V_3_3_fu_298;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] shl_ln392_7_fu_868_p2;
wire   [31:0] shl_ln392_fu_863_p2;
wire   [31:0] add_ln392_fu_873_p2;
wire   [38:0] tmp_s_fu_887_p3;
wire   [44:0] p_shl_fu_879_p3;
wire   [44:0] p_shl408_fu_895_p1;
wire   [0:0] icmp_ln395_fu_952_p2;
wire   [0:0] icmp_ln394_fu_964_p2;
wire   [4:0] select_ln393_fu_938_p3;
wire   [0:0] xor_ln393_7_fu_992_p2;
wire   [0:0] and_ln393_25_fu_958_p2;
wire   [0:0] or_ln399_fu_1018_p2;
wire   [0:0] or_ln399_7_fu_1024_p2;
wire   [9:0] add_ln394_7_fu_1044_p2;
wire   [13:0] add_ln393_7_fu_1058_p2;
wire   [8:0] shl_ln_fu_1072_p3;
wire   [6:0] shl_ln404_1_fu_1083_p3;
wire   [9:0] zext_ln404_fu_1079_p1;
wire   [9:0] zext_ln404_1_fu_1090_p1;
wire   [9:0] sub_ln404_fu_1094_p2;
wire   [0:0] icmp_ln399603_fu_1131_p2;
wire   [8:0] shl_ln404_mid1_fu_1149_p3;
wire   [6:0] shl_ln404_1_mid1_fu_1160_p3;
wire   [9:0] zext_ln404_17_fu_1156_p1;
wire   [9:0] zext_ln404_18_fu_1167_p1;
wire   [9:0] sub_ln404_7_fu_1171_p2;
wire   [9:0] select_ln393_135_fu_1124_p3;
wire   [0:0] and_ln393_fu_1137_p2;
wire   [5:0] select_ln393_148_fu_1142_p3;
wire   [5:0] w_fu_1200_p2;
wire   [0:0] icmp_ln399_fu_1206_p2;
wire   [0:0] and_ln393_27_fu_1195_p2;
wire   [0:0] icmp_ln399_1_fu_1229_p2;
wire   [0:0] select_ln399_7_fu_1212_p3;
wire   [9:0] select_ln393_149_fu_1177_p3;
wire   [9:0] zext_ln395_fu_1226_p1;
wire   [9:0] add_ln404_fu_1240_p2;
wire  signed [31:0] sext_ln404_fu_1246_p1;
wire   [9:0] select_ln393_136_fu_1266_p3;
wire   [18:0] select_ln393_137_fu_1272_p3;
wire   [18:0] add_ln1353_67_fu_1352_p2;
wire   [18:0] select_ln393_138_fu_1278_p3;
wire   [9:0] select_ln393_139_fu_1284_p3;
wire   [19:0] select_ln393_140_fu_1290_p3;
wire   [19:0] add_ln1353_68_fu_1379_p2;
wire   [19:0] select_ln393_141_fu_1296_p3;
wire   [9:0] select_ln393_142_fu_1302_p3;
wire   [19:0] select_ln393_143_fu_1308_p3;
wire   [19:0] add_ln1353_69_fu_1406_p2;
wire   [19:0] select_ln393_144_fu_1314_p3;
wire   [9:0] select_ln393_145_fu_1320_p3;
wire   [19:0] select_ln393_146_fu_1326_p3;
wire   [19:0] add_ln1353_70_fu_1433_p2;
wire   [19:0] select_ln393_147_fu_1332_p3;
wire  signed [17:0] firPartialRes0_0_V_fu_1901_p1;
wire  signed [17:0] sext_ln68_120_fu_1905_p1;
wire   [0:0] o_clear_fu_1872_p2;
wire   [17:0] select_ln398_fu_1921_p3;
wire  signed [17:0] sext_ln68_118_fu_1897_p1;
wire   [17:0] firPartialRes0_0_V_7_fu_1909_p2;
wire   [17:0] add_ln700_fu_1915_p2;
wire   [17:0] select_ln398_1_fu_1935_p3;
wire  signed [17:0] sext_ln68_fu_1893_p1;
wire  signed [17:0] firPartialRes0_1_V_fu_1989_p1;
wire  signed [17:0] sext_ln68_124_fu_1993_p1;
wire   [17:0] select_ln398_4_fu_2009_p3;
wire  signed [17:0] sext_ln68_122_fu_1985_p1;
wire   [17:0] firPartialRes0_1_V_7_fu_1997_p2;
wire   [17:0] add_ln700_67_fu_2003_p2;
wire   [17:0] select_ln398_5_fu_2023_p3;
wire  signed [17:0] sext_ln68_121_fu_1981_p1;
wire  signed [17:0] firPartialRes0_2_V_fu_2077_p1;
wire  signed [17:0] sext_ln68_128_fu_2081_p1;
wire   [17:0] select_ln398_8_fu_2097_p3;
wire  signed [17:0] sext_ln68_126_fu_2073_p1;
wire   [17:0] firPartialRes0_2_V_3_fu_2085_p2;
wire   [17:0] add_ln700_70_fu_2091_p2;
wire   [17:0] select_ln398_9_fu_2111_p3;
wire  signed [17:0] sext_ln68_125_fu_2069_p1;
wire  signed [17:0] firPartialRes0_3_V_fu_2165_p1;
wire  signed [17:0] sext_ln68_132_fu_2169_p1;
wire   [17:0] select_ln398_12_fu_2185_p3;
wire  signed [17:0] sext_ln68_130_fu_2161_p1;
wire   [17:0] firPartialRes0_3_V_3_fu_2173_p2;
wire   [17:0] add_ln700_73_fu_2179_p2;
wire   [17:0] select_ln398_13_fu_2199_p3;
wire  signed [17:0] sext_ln68_129_fu_2157_p1;
wire  signed [28:0] sext_ln393_fu_2345_p1;
wire  signed [28:0] sext_ln1352_fu_2369_p1;
wire   [28:0] ret_V_121_fu_2372_p2;
wire  signed [27:0] sext_ln393_22_fu_2348_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_99_fu_2384_p2;
wire   [8:0] tmp_fu_2389_p4;
wire   [0:0] icmp_ln895_63_fu_2399_p2;
wire   [3:0] trunc_ln_fu_2405_p4;
wire   [0:0] icmp_ln895_fu_2378_p2;
wire   [3:0] select_ln192_fu_2415_p3;
wire  signed [28:0] sext_ln1352_1_fu_2431_p1;
wire   [28:0] ret_V_122_fu_2434_p2;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_102_fu_2446_p2;
wire   [8:0] tmp_84_fu_2451_p4;
wire   [0:0] icmp_ln895_64_fu_2461_p2;
wire   [3:0] trunc_ln214_1_fu_2467_p4;
wire   [0:0] icmp_ln895_31_fu_2440_p2;
wire   [3:0] select_ln192_1_fu_2477_p3;
wire  signed [28:0] sext_ln393_23_fu_2351_p1;
wire  signed [28:0] sext_ln1352_2_fu_2493_p1;
wire   [28:0] ret_V_123_fu_2496_p2;
wire  signed [27:0] sext_ln393_24_fu_2354_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_105_fu_2508_p2;
wire   [8:0] tmp_85_fu_2513_p4;
wire   [0:0] icmp_ln895_65_fu_2523_p2;
wire   [3:0] trunc_ln214_2_fu_2529_p4;
wire   [0:0] icmp_ln895_33_fu_2502_p2;
wire   [3:0] select_ln192_2_fu_2539_p3;
wire  signed [28:0] sext_ln1352_3_fu_2555_p1;
wire   [28:0] ret_V_124_fu_2558_p2;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_108_fu_2570_p2;
wire   [8:0] tmp_86_fu_2575_p4;
wire   [0:0] icmp_ln895_66_fu_2585_p2;
wire   [3:0] trunc_ln214_3_fu_2591_p4;
wire   [0:0] icmp_ln895_35_fu_2564_p2;
wire   [3:0] select_ln192_3_fu_2601_p3;
wire  signed [28:0] sext_ln393_25_fu_2357_p1;
wire  signed [28:0] sext_ln1352_4_fu_2617_p1;
wire   [28:0] ret_V_125_fu_2620_p2;
wire  signed [27:0] sext_ln393_26_fu_2360_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_111_fu_2632_p2;
wire   [8:0] tmp_87_fu_2637_p4;
wire   [0:0] icmp_ln895_67_fu_2647_p2;
wire   [3:0] trunc_ln214_4_fu_2653_p4;
wire   [0:0] icmp_ln895_37_fu_2626_p2;
wire   [3:0] select_ln192_4_fu_2663_p3;
wire  signed [28:0] sext_ln1352_5_fu_2679_p1;
wire   [28:0] ret_V_126_fu_2682_p2;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_114_fu_2694_p2;
wire   [8:0] tmp_88_fu_2699_p4;
wire   [0:0] icmp_ln895_68_fu_2709_p2;
wire   [3:0] trunc_ln214_5_fu_2715_p4;
wire   [0:0] icmp_ln895_39_fu_2688_p2;
wire   [3:0] select_ln192_5_fu_2725_p3;
wire  signed [27:0] sext_ln393_27_fu_2363_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_127_fu_2741_p2;
wire  signed [27:0] sext_ln393_28_fu_2366_p1;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_117_fu_2752_p2;
wire   [8:0] tmp_89_fu_2757_p4;
wire   [0:0] icmp_ln895_69_fu_2767_p2;
wire   [3:0] trunc_ln214_6_fu_2773_p4;
wire   [0:0] icmp_ln895_41_fu_2746_p2;
wire   [3:0] select_ln192_6_fu_2783_p3;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_128_fu_2799_p2;
(* use_dsp48 = "no" *) wire   [27:0] ret_V_120_fu_2810_p2;
wire   [8:0] tmp_90_fu_2815_p4;
wire   [0:0] icmp_ln895_70_fu_2825_p2;
wire   [3:0] trunc_ln214_7_fu_2831_p4;
wire   [0:0] icmp_ln895_43_fu_2804_p2;
wire   [3:0] select_ln192_7_fu_2841_p3;
wire   [9:0] ret_V_fu_2870_p0;
wire   [27:0] zext_ln393_fu_2309_p1;
wire   [9:0] ret_V_100_fu_2876_p0;
wire   [9:0] ret_V_103_fu_2882_p0;
wire   [27:0] zext_ln393_15_fu_2312_p1;
wire   [9:0] ret_V_106_fu_2888_p0;
wire   [9:0] ret_V_109_fu_2894_p0;
wire   [27:0] zext_ln393_16_fu_2315_p1;
wire   [9:0] ret_V_112_fu_2900_p0;
wire   [9:0] ret_V_115_fu_2906_p0;
wire   [27:0] zext_ln393_17_fu_2318_p1;
wire   [9:0] ret_V_118_fu_2912_p0;
wire    ap_CS_fsm_state13;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

convDSPOpt_conv_3cAy #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_inc_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_inc_new_V_0_address0),
    .ce0(conv_3_inc_new_V_0_ce0),
    .q0(conv_3_inc_new_V_0_q0),
    .address1(conv_3_inc_new_V_0_address1),
    .ce1(conv_3_inc_new_V_0_ce1),
    .q1(conv_3_inc_new_V_0_q1)
);

convDSPOpt_conv_3cBy #(
    .DataWidth( 19 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_bias_new_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_bias_new_V_0_address0),
    .ce0(conv_3_bias_new_V_0_ce0),
    .q0(conv_3_bias_new_V_0_q0),
    .address1(conv_3_bias_new_V_0_address1),
    .ce1(conv_3_bias_new_V_0_ce1),
    .q1(conv_3_bias_new_V_0_q1)
);

convDSPOpt_conv_3cCy #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_inc_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_inc_new_V_1_address0),
    .ce0(conv_3_inc_new_V_1_ce0),
    .q0(conv_3_inc_new_V_1_q0),
    .address1(conv_3_inc_new_V_1_address1),
    .ce1(conv_3_inc_new_V_1_ce1),
    .q1(conv_3_inc_new_V_1_q1)
);

convDSPOpt_conv_3cDy #(
    .DataWidth( 20 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_bias_new_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_bias_new_V_1_address0),
    .ce0(conv_3_bias_new_V_1_ce0),
    .q0(conv_3_bias_new_V_1_q0),
    .address1(conv_3_bias_new_V_1_address1),
    .ce1(conv_3_bias_new_V_1_ce1),
    .q1(conv_3_bias_new_V_1_q1)
);

convDSPOpt_conv_3cEy #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_inc_new_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_inc_new_V_2_address0),
    .ce0(conv_3_inc_new_V_2_ce0),
    .q0(conv_3_inc_new_V_2_q0),
    .address1(conv_3_inc_new_V_2_address1),
    .ce1(conv_3_inc_new_V_2_ce1),
    .q1(conv_3_inc_new_V_2_q1)
);

convDSPOpt_conv_3cFz #(
    .DataWidth( 20 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_bias_new_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_bias_new_V_2_address0),
    .ce0(conv_3_bias_new_V_2_ce0),
    .q0(conv_3_bias_new_V_2_q0),
    .address1(conv_3_bias_new_V_2_address1),
    .ce1(conv_3_bias_new_V_2_ce1),
    .q1(conv_3_bias_new_V_2_q1)
);

convDSPOpt_conv_3cGz #(
    .DataWidth( 10 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_inc_new_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_inc_new_V_3_address0),
    .ce0(conv_3_inc_new_V_3_ce0),
    .q0(conv_3_inc_new_V_3_q0),
    .address1(conv_3_inc_new_V_3_address1),
    .ce1(conv_3_inc_new_V_3_ce1),
    .q1(conv_3_inc_new_V_3_q1)
);

convDSPOpt_conv_3cHz #(
    .DataWidth( 20 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
conv_3_bias_new_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_bias_new_V_3_address0),
    .ce0(conv_3_bias_new_V_3_ce0),
    .q0(conv_3_bias_new_V_3_q0),
    .address1(conv_3_bias_new_V_3_address1),
    .ce1(conv_3_bias_new_V_3_ce1),
    .q1(conv_3_bias_new_V_3_q1)
);

convDSPOpt_conv_3cIz #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_0_2_address0),
    .ce0(conv_3_w_new_V_0_2_ce0),
    .q0(conv_3_w_new_V_0_2_q0)
);

convDSPOpt_conv_3cJz #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_0_1_address0),
    .ce0(conv_3_w_new_V_0_1_ce0),
    .q0(conv_3_w_new_V_0_1_q0)
);

convDSPOpt_conv_3cKz #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_0_0_address0),
    .ce0(conv_3_w_new_V_0_0_ce0),
    .q0(conv_3_w_new_V_0_0_q0)
);

convDSPOpt_conv_3cLz #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_1_2_address0),
    .ce0(conv_3_w_new_V_1_2_ce0),
    .q0(conv_3_w_new_V_1_2_q0)
);

convDSPOpt_conv_3cMA #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_1_1_address0),
    .ce0(conv_3_w_new_V_1_1_ce0),
    .q0(conv_3_w_new_V_1_1_q0)
);

convDSPOpt_conv_3cNA #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_1_0_address0),
    .ce0(conv_3_w_new_V_1_0_ce0),
    .q0(conv_3_w_new_V_1_0_q0)
);

convDSPOpt_conv_3cOA #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_2_2_address0),
    .ce0(conv_3_w_new_V_2_2_ce0),
    .q0(conv_3_w_new_V_2_2_q0)
);

convDSPOpt_conv_3cPA #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_2_1_address0),
    .ce0(conv_3_w_new_V_2_1_ce0),
    .q0(conv_3_w_new_V_2_1_q0)
);

convDSPOpt_conv_3cQA #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_2_0_address0),
    .ce0(conv_3_w_new_V_2_0_ce0),
    .q0(conv_3_w_new_V_2_0_q0)
);

convDSPOpt_conv_3cRA #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_3_2_address0),
    .ce0(conv_3_w_new_V_3_2_ce0),
    .q0(conv_3_w_new_V_3_2_q0)
);

convDSPOpt_conv_3cSB #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_3_1_address0),
    .ce0(conv_3_w_new_V_3_1_ce0),
    .q0(conv_3_w_new_V_3_1_q0)
);

convDSPOpt_conv_3cTB #(
    .DataWidth( 32 ),
    .AddressRange( 384 ),
    .AddressWidth( 9 ))
conv_3_w_new_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_3_w_new_V_3_0_address0),
    .ce0(conv_3_w_new_V_3_0_ce0),
    .q0(conv_3_w_new_V_3_0_q0)
);

simd_MAC_1 grp_simd_MAC_1_fu_743(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_0_0_V_reg_3482),
    .wpack_1_V_read(wpacks_0_1_V_reg_3487),
    .wpack_2_V_read(wpacks_0_2_V_reg_3492),
    .wpack_3_V_read(wpacks_0_3_V_reg_3497),
    .wpack_4_V_read(wpacks_0_4_V_reg_3502),
    .wpack_5_V_read(wpacks_0_5_V_reg_3507),
    .wpack_6_V_read(wpacks_0_6_V_reg_3512),
    .wpack_7_V_read(wpacks_0_7_V_reg_3517),
    .ipack_0_V_read(ipack_0_V_fu_1728_p4),
    .ipack_1_V_read(ipack_1_V_fu_1740_p4),
    .ipack_2_V_read(ipack_2_V_fu_1752_p4),
    .ipack_3_V_read(ipack_3_V_fu_1764_p4),
    .ipack_4_V_read(ipack_4_V_fu_1776_p4),
    .ipack_5_V_read(ipack_5_V_fu_1788_p4),
    .ipack_6_V_read(ipack_6_V_fu_1800_p4),
    .ipack_7_V_read(ipack_7_V_fu_1812_p4),
    .ap_return_0(grp_simd_MAC_1_fu_743_ap_return_0),
    .ap_return_1(grp_simd_MAC_1_fu_743_ap_return_1),
    .ap_return_2(grp_simd_MAC_1_fu_743_ap_return_2),
    .ap_return_3(grp_simd_MAC_1_fu_743_ap_return_3),
    .ap_ce(grp_simd_MAC_1_fu_743_ap_ce)
);

simd_MAC_1 grp_simd_MAC_1_fu_763(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_1_0_V_reg_3522),
    .wpack_1_V_read(wpacks_1_1_V_reg_3527),
    .wpack_2_V_read(wpacks_1_2_V_reg_3532),
    .wpack_3_V_read(wpacks_1_3_V_reg_3537),
    .wpack_4_V_read(wpacks_1_4_V_reg_3542),
    .wpack_5_V_read(wpacks_1_5_V_reg_3547),
    .wpack_6_V_read(wpacks_1_6_V_reg_3552),
    .wpack_7_V_read(wpacks_1_7_V_reg_3557),
    .ipack_0_V_read(ipack_0_V_fu_1728_p4),
    .ipack_1_V_read(ipack_1_V_fu_1740_p4),
    .ipack_2_V_read(ipack_2_V_fu_1752_p4),
    .ipack_3_V_read(ipack_3_V_fu_1764_p4),
    .ipack_4_V_read(ipack_4_V_fu_1776_p4),
    .ipack_5_V_read(ipack_5_V_fu_1788_p4),
    .ipack_6_V_read(ipack_6_V_fu_1800_p4),
    .ipack_7_V_read(ipack_7_V_fu_1812_p4),
    .ap_return_0(grp_simd_MAC_1_fu_763_ap_return_0),
    .ap_return_1(grp_simd_MAC_1_fu_763_ap_return_1),
    .ap_return_2(grp_simd_MAC_1_fu_763_ap_return_2),
    .ap_return_3(grp_simd_MAC_1_fu_763_ap_return_3),
    .ap_ce(grp_simd_MAC_1_fu_763_ap_ce)
);

simd_MAC_1 grp_simd_MAC_1_fu_783(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_2_0_V_reg_3562),
    .wpack_1_V_read(wpacks_2_1_V_reg_3567),
    .wpack_2_V_read(wpacks_2_2_V_reg_3572),
    .wpack_3_V_read(wpacks_2_3_V_reg_3577),
    .wpack_4_V_read(wpacks_2_4_V_reg_3582),
    .wpack_5_V_read(wpacks_2_5_V_reg_3587),
    .wpack_6_V_read(wpacks_2_6_V_reg_3592),
    .wpack_7_V_read(wpacks_2_7_V_reg_3597),
    .ipack_0_V_read(ipack_0_V_fu_1728_p4),
    .ipack_1_V_read(ipack_1_V_fu_1740_p4),
    .ipack_2_V_read(ipack_2_V_fu_1752_p4),
    .ipack_3_V_read(ipack_3_V_fu_1764_p4),
    .ipack_4_V_read(ipack_4_V_fu_1776_p4),
    .ipack_5_V_read(ipack_5_V_fu_1788_p4),
    .ipack_6_V_read(ipack_6_V_fu_1800_p4),
    .ipack_7_V_read(ipack_7_V_fu_1812_p4),
    .ap_return_0(grp_simd_MAC_1_fu_783_ap_return_0),
    .ap_return_1(grp_simd_MAC_1_fu_783_ap_return_1),
    .ap_return_2(grp_simd_MAC_1_fu_783_ap_return_2),
    .ap_return_3(grp_simd_MAC_1_fu_783_ap_return_3),
    .ap_ce(grp_simd_MAC_1_fu_783_ap_ce)
);

simd_MAC_1 grp_simd_MAC_1_fu_803(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .wpack_0_V_read(wpacks_3_0_V_reg_3602),
    .wpack_1_V_read(wpacks_3_1_V_reg_3607),
    .wpack_2_V_read(wpacks_3_2_V_reg_3612),
    .wpack_3_V_read(wpacks_3_3_V_reg_3617),
    .wpack_4_V_read(wpacks_3_4_V_reg_3622),
    .wpack_5_V_read(wpacks_3_5_V_reg_3627),
    .wpack_6_V_read(wpacks_3_6_V_reg_3632),
    .wpack_7_V_read(wpacks_3_7_V_reg_3637),
    .ipack_0_V_read(ipack_0_V_fu_1728_p4),
    .ipack_1_V_read(ipack_1_V_fu_1740_p4),
    .ipack_2_V_read(ipack_2_V_fu_1752_p4),
    .ipack_3_V_read(ipack_3_V_fu_1764_p4),
    .ipack_4_V_read(ipack_4_V_fu_1776_p4),
    .ipack_5_V_read(ipack_5_V_fu_1788_p4),
    .ipack_6_V_read(ipack_6_V_fu_1800_p4),
    .ipack_7_V_read(ipack_7_V_fu_1812_p4),
    .ap_return_0(grp_simd_MAC_1_fu_803_ap_return_0),
    .ap_return_1(grp_simd_MAC_1_fu_803_ap_return_1),
    .ap_return_2(grp_simd_MAC_1_fu_803_ap_return_2),
    .ap_return_3(grp_simd_MAC_1_fu_803_ap_return_3),
    .ap_ce(grp_simd_MAC_1_fu_803_ap_ce)
);

pack_weight_data_1 call_ret9_i_pack_weight_data_1_fu_823(
    .ap_ready(call_ret9_i_pack_weight_data_1_fu_823_ap_ready),
    .w2_V(conv_3_w_new_V_0_2_q0),
    .w1_V(conv_3_w_new_V_0_1_q0),
    .w0_V(conv_3_w_new_V_0_0_q0),
    .ap_return_0(call_ret9_i_pack_weight_data_1_fu_823_ap_return_0),
    .ap_return_1(call_ret9_i_pack_weight_data_1_fu_823_ap_return_1),
    .ap_return_2(call_ret9_i_pack_weight_data_1_fu_823_ap_return_2),
    .ap_return_3(call_ret9_i_pack_weight_data_1_fu_823_ap_return_3),
    .ap_return_4(call_ret9_i_pack_weight_data_1_fu_823_ap_return_4),
    .ap_return_5(call_ret9_i_pack_weight_data_1_fu_823_ap_return_5),
    .ap_return_6(call_ret9_i_pack_weight_data_1_fu_823_ap_return_6),
    .ap_return_7(call_ret9_i_pack_weight_data_1_fu_823_ap_return_7)
);

pack_weight_data_1 call_ret10_i_pack_weight_data_1_fu_833(
    .ap_ready(call_ret10_i_pack_weight_data_1_fu_833_ap_ready),
    .w2_V(conv_3_w_new_V_1_2_q0),
    .w1_V(conv_3_w_new_V_1_1_q0),
    .w0_V(conv_3_w_new_V_1_0_q0),
    .ap_return_0(call_ret10_i_pack_weight_data_1_fu_833_ap_return_0),
    .ap_return_1(call_ret10_i_pack_weight_data_1_fu_833_ap_return_1),
    .ap_return_2(call_ret10_i_pack_weight_data_1_fu_833_ap_return_2),
    .ap_return_3(call_ret10_i_pack_weight_data_1_fu_833_ap_return_3),
    .ap_return_4(call_ret10_i_pack_weight_data_1_fu_833_ap_return_4),
    .ap_return_5(call_ret10_i_pack_weight_data_1_fu_833_ap_return_5),
    .ap_return_6(call_ret10_i_pack_weight_data_1_fu_833_ap_return_6),
    .ap_return_7(call_ret10_i_pack_weight_data_1_fu_833_ap_return_7)
);

pack_weight_data_1 call_ret11_i_pack_weight_data_1_fu_843(
    .ap_ready(call_ret11_i_pack_weight_data_1_fu_843_ap_ready),
    .w2_V(conv_3_w_new_V_2_2_q0),
    .w1_V(conv_3_w_new_V_2_1_q0),
    .w0_V(conv_3_w_new_V_2_0_q0),
    .ap_return_0(call_ret11_i_pack_weight_data_1_fu_843_ap_return_0),
    .ap_return_1(call_ret11_i_pack_weight_data_1_fu_843_ap_return_1),
    .ap_return_2(call_ret11_i_pack_weight_data_1_fu_843_ap_return_2),
    .ap_return_3(call_ret11_i_pack_weight_data_1_fu_843_ap_return_3),
    .ap_return_4(call_ret11_i_pack_weight_data_1_fu_843_ap_return_4),
    .ap_return_5(call_ret11_i_pack_weight_data_1_fu_843_ap_return_5),
    .ap_return_6(call_ret11_i_pack_weight_data_1_fu_843_ap_return_6),
    .ap_return_7(call_ret11_i_pack_weight_data_1_fu_843_ap_return_7)
);

pack_weight_data_1 call_ret12_i_pack_weight_data_1_fu_853(
    .ap_ready(call_ret12_i_pack_weight_data_1_fu_853_ap_ready),
    .w2_V(conv_3_w_new_V_3_2_q0),
    .w1_V(conv_3_w_new_V_3_1_q0),
    .w0_V(conv_3_w_new_V_3_0_q0),
    .ap_return_0(call_ret12_i_pack_weight_data_1_fu_853_ap_return_0),
    .ap_return_1(call_ret12_i_pack_weight_data_1_fu_853_ap_return_1),
    .ap_return_2(call_ret12_i_pack_weight_data_1_fu_853_ap_return_2),
    .ap_return_3(call_ret12_i_pack_weight_data_1_fu_853_ap_return_3),
    .ap_return_4(call_ret12_i_pack_weight_data_1_fu_853_ap_return_4),
    .ap_return_5(call_ret12_i_pack_weight_data_1_fu_853_ap_return_5),
    .ap_return_6(call_ret12_i_pack_weight_data_1_fu_853_ap_return_6),
    .ap_return_7(call_ret12_i_pack_weight_data_1_fu_853_ap_return_7)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U487(
    .din0(ret_V_fu_2870_p0),
    .din1(outPartialArr0_0_V_reg_3711),
    .dout(ret_V_fu_2870_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U488(
    .din0(ret_V_100_fu_2876_p0),
    .din1(add_ln398_reg_3706),
    .dout(ret_V_100_fu_2876_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U489(
    .din0(ret_V_103_fu_2882_p0),
    .din1(outPartialArr0_1_V_reg_3721),
    .dout(ret_V_103_fu_2882_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U490(
    .din0(ret_V_106_fu_2888_p0),
    .din1(add_ln398_1_reg_3716),
    .dout(ret_V_106_fu_2888_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U491(
    .din0(ret_V_109_fu_2894_p0),
    .din1(outPartialArr0_2_V_reg_3731),
    .dout(ret_V_109_fu_2894_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U492(
    .din0(ret_V_112_fu_2900_p0),
    .din1(add_ln398_2_reg_3726),
    .dout(ret_V_112_fu_2900_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U493(
    .din0(ret_V_115_fu_2906_p0),
    .din1(outPartialArr0_3_V_reg_3741),
    .dout(ret_V_115_fu_2906_p2)
);

ultra_net_mul_mulcUB #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
ultra_net_mul_mulcUB_U494(
    .din0(ret_V_118_fu_2912_p0),
    .din1(add_ln398_3_reg_3736),
    .dout(ret_V_118_fu_2912_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state13)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln392_fu_921_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state4)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_921_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten237_reg_677 <= add_ln392_7_fu_926_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten237_reg_677 <= 45'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_921_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten53_reg_688 <= select_ln393_163_fu_1064_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten53_reg_688 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_921_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_710 <= select_ln394_7_fu_1050_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_710 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_921_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        infoldIdx_0_i_reg_721 <= infoldIdx_fu_1038_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        infoldIdx_0_i_reg_721 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_921_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        peIdx_0_i_reg_699 <= select_ln393_162_fu_1010_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        peIdx_0_i_reg_699 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_3071 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_0_i_reg_732 <= select_ln394_fu_1219_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        w_0_i_reg_732 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln393_26_reg_3102) & (icmp_ln393_reg_3080 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1353_12_reg_3223 <= add_ln1353_12_fu_1112_p2;
        add_ln1353_18_reg_3228 <= add_ln1353_18_fu_1118_p2;
        add_ln1353_6_reg_3218 <= add_ln1353_6_fu_1106_p2;
        add_ln1353_reg_3213 <= add_ln1353_fu_1100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_3071_pp0_iter5_reg == 1'd0))) begin
        add_ln398_1_reg_3716 <= add_ln398_1_fu_2017_p2;
        add_ln398_2_reg_3726 <= add_ln398_2_fu_2105_p2;
        add_ln398_3_reg_3736 <= add_ln398_3_fu_2193_p2;
        add_ln398_reg_3706 <= add_ln398_fu_1929_p2;
        outPartialArr0_0_V_reg_3711 <= outPartialArr0_0_V_fu_1959_p2;
        outPartialArr0_1_V_reg_3721 <= outPartialArr0_1_V_fu_2047_p2;
        outPartialArr0_2_V_reg_3731 <= outPartialArr0_2_V_fu_2135_p2;
        outPartialArr0_3_V_reg_3741 <= outPartialArr0_3_V_fu_2223_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_fu_921_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln393_26_reg_3102 <= and_ln393_26_fu_970_p2;
        and_ln393_28_reg_3140 <= and_ln393_28_fu_1004_p2;
        icmp_ln393_reg_3080 <= icmp_ln393_fu_932_p2;
        or_ln393_7_reg_3135 <= or_ln393_7_fu_998_p2;
        or_ln393_reg_3124 <= or_ln393_fu_982_p2;
        peIdx_reg_3119 <= peIdx_fu_976_p2;
        select_ln399_reg_3151 <= select_ln399_fu_1030_p3;
        trunc_ln404_7_reg_3129 <= trunc_ln404_7_fu_988_p1;
        xor_ln393_reg_3097 <= xor_ln393_fu_946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln393_26_reg_3102_pp0_iter1_reg <= and_ln393_26_reg_3102;
        icmp_ln392_reg_3071 <= icmp_ln392_fu_921_p2;
        icmp_ln392_reg_3071_pp0_iter1_reg <= icmp_ln392_reg_3071;
        icmp_ln393_reg_3080_pp0_iter1_reg <= icmp_ln393_reg_3080;
        select_ln399_reg_3151_pp0_iter1_reg <= select_ln399_reg_3151;
        trunc_ln404_reg_3025 <= trunc_ln404_fu_905_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound74_reg_3020[44 : 9] <= bound74_fu_899_p2[44 : 9];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_0_1_reg_3178 <= conv_3_bias_new_V_0_q0;
        conv_3_bias_new_V_1_1_reg_3188 <= conv_3_bias_new_V_1_q0;
        conv_3_bias_new_V_2_1_reg_3198 <= conv_3_bias_new_V_2_q0;
        conv_3_bias_new_V_3_1_reg_3208 <= conv_3_bias_new_V_3_q0;
        conv_3_inc_new_V_0_l_reg_3173 <= conv_3_inc_new_V_0_q0;
        conv_3_inc_new_V_1_l_reg_3183 <= conv_3_inc_new_V_1_q0;
        conv_3_inc_new_V_2_l_reg_3193 <= conv_3_inc_new_V_2_q0;
        conv_3_inc_new_V_3_l_reg_3203 <= conv_3_inc_new_V_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_3071_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        firPartialRes0_V_0_3_fu_238 <= select_ln398_2_fu_1943_p3;
        firPartialRes0_V_1_3_fu_242 <= select_ln398_6_fu_2031_p3;
        firPartialRes0_V_2_3_fu_246 <= select_ln398_10_fu_2119_p3;
        firPartialRes0_V_3_3_fu_250 <= select_ln398_14_fu_2207_p3;
        firPartialRes1_0_V_7_fu_254 <= firPartialRes1_0_V_fu_1951_p3;
        firPartialRes1_1_V_7_fu_258 <= firPartialRes1_1_V_fu_2039_p3;
        firPartialRes1_2_V_3_fu_262 <= firPartialRes1_2_V_fu_2127_p3;
        firPartialRes1_3_V_3_fu_266 <= firPartialRes1_3_V_fu_2215_p3;
        outPartialArr0_0_V_7_fu_270 <= outPartialArr0_0_V_fu_1959_p2;
        outPartialArr0_1_V_7_fu_274 <= outPartialArr0_1_V_fu_2047_p2;
        outPartialArr0_2_V_3_fu_278 <= outPartialArr0_2_V_fu_2135_p2;
        outPartialArr0_3_V_3_fu_282 <= outPartialArr0_3_V_fu_2223_p2;
        outPartialArr1_V_0_3_fu_286 <= add_ln398_fu_1929_p2;
        outPartialArr1_V_1_3_fu_290 <= add_ln398_1_fu_2017_p2;
        outPartialArr1_V_2_3_fu_294 <= add_ln398_2_fu_2105_p2;
        outPartialArr1_V_3_3_fu_298 <= add_ln398_3_fu_2193_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln392_reg_3071_pp0_iter2_reg <= icmp_ln392_reg_3071_pp0_iter1_reg;
        icmp_ln392_reg_3071_pp0_iter3_reg <= icmp_ln392_reg_3071_pp0_iter2_reg;
        icmp_ln392_reg_3071_pp0_iter4_reg <= icmp_ln392_reg_3071_pp0_iter3_reg;
        icmp_ln392_reg_3071_pp0_iter5_reg <= icmp_ln392_reg_3071_pp0_iter4_reg;
        o_out_reg_3278_pp0_iter2_reg <= o_out_reg_3278;
        o_out_reg_3278_pp0_iter3_reg <= o_out_reg_3278_pp0_iter2_reg;
        o_out_reg_3278_pp0_iter4_reg <= o_out_reg_3278_pp0_iter3_reg;
        o_out_reg_3278_pp0_iter5_reg <= o_out_reg_3278_pp0_iter4_reg;
        o_out_reg_3278_pp0_iter6_reg <= o_out_reg_3278_pp0_iter5_reg;
        o_out_reg_3278_pp0_iter7_reg <= o_out_reg_3278_pp0_iter6_reg;
        o_out_reg_3278_pp0_iter8_reg <= o_out_reg_3278_pp0_iter7_reg;
        select_ln393_150_reg_3342_pp0_iter3_reg <= select_ln393_150_reg_3342;
        select_ln393_150_reg_3342_pp0_iter4_reg <= select_ln393_150_reg_3342_pp0_iter3_reg;
        select_ln393_150_reg_3342_pp0_iter5_reg <= select_ln393_150_reg_3342_pp0_iter4_reg;
        select_ln393_150_reg_3342_pp0_iter6_reg <= select_ln393_150_reg_3342_pp0_iter5_reg;
        select_ln393_151_reg_3347_pp0_iter3_reg <= select_ln393_151_reg_3347;
        select_ln393_151_reg_3347_pp0_iter4_reg <= select_ln393_151_reg_3347_pp0_iter3_reg;
        select_ln393_151_reg_3347_pp0_iter5_reg <= select_ln393_151_reg_3347_pp0_iter4_reg;
        select_ln393_151_reg_3347_pp0_iter6_reg <= select_ln393_151_reg_3347_pp0_iter5_reg;
        select_ln393_151_reg_3347_pp0_iter7_reg <= select_ln393_151_reg_3347_pp0_iter6_reg;
        select_ln393_152_reg_3352_pp0_iter3_reg <= select_ln393_152_reg_3352;
        select_ln393_152_reg_3352_pp0_iter4_reg <= select_ln393_152_reg_3352_pp0_iter3_reg;
        select_ln393_152_reg_3352_pp0_iter5_reg <= select_ln393_152_reg_3352_pp0_iter4_reg;
        select_ln393_152_reg_3352_pp0_iter6_reg <= select_ln393_152_reg_3352_pp0_iter5_reg;
        select_ln393_152_reg_3352_pp0_iter7_reg <= select_ln393_152_reg_3352_pp0_iter6_reg;
        select_ln393_153_reg_3357_pp0_iter3_reg <= select_ln393_153_reg_3357;
        select_ln393_153_reg_3357_pp0_iter4_reg <= select_ln393_153_reg_3357_pp0_iter3_reg;
        select_ln393_153_reg_3357_pp0_iter5_reg <= select_ln393_153_reg_3357_pp0_iter4_reg;
        select_ln393_153_reg_3357_pp0_iter6_reg <= select_ln393_153_reg_3357_pp0_iter5_reg;
        select_ln393_154_reg_3362_pp0_iter3_reg <= select_ln393_154_reg_3362;
        select_ln393_154_reg_3362_pp0_iter4_reg <= select_ln393_154_reg_3362_pp0_iter3_reg;
        select_ln393_154_reg_3362_pp0_iter5_reg <= select_ln393_154_reg_3362_pp0_iter4_reg;
        select_ln393_154_reg_3362_pp0_iter6_reg <= select_ln393_154_reg_3362_pp0_iter5_reg;
        select_ln393_154_reg_3362_pp0_iter7_reg <= select_ln393_154_reg_3362_pp0_iter6_reg;
        select_ln393_155_reg_3367_pp0_iter3_reg <= select_ln393_155_reg_3367;
        select_ln393_155_reg_3367_pp0_iter4_reg <= select_ln393_155_reg_3367_pp0_iter3_reg;
        select_ln393_155_reg_3367_pp0_iter5_reg <= select_ln393_155_reg_3367_pp0_iter4_reg;
        select_ln393_155_reg_3367_pp0_iter6_reg <= select_ln393_155_reg_3367_pp0_iter5_reg;
        select_ln393_155_reg_3367_pp0_iter7_reg <= select_ln393_155_reg_3367_pp0_iter6_reg;
        select_ln393_156_reg_3372_pp0_iter3_reg <= select_ln393_156_reg_3372;
        select_ln393_156_reg_3372_pp0_iter4_reg <= select_ln393_156_reg_3372_pp0_iter3_reg;
        select_ln393_156_reg_3372_pp0_iter5_reg <= select_ln393_156_reg_3372_pp0_iter4_reg;
        select_ln393_156_reg_3372_pp0_iter6_reg <= select_ln393_156_reg_3372_pp0_iter5_reg;
        select_ln393_157_reg_3377_pp0_iter3_reg <= select_ln393_157_reg_3377;
        select_ln393_157_reg_3377_pp0_iter4_reg <= select_ln393_157_reg_3377_pp0_iter3_reg;
        select_ln393_157_reg_3377_pp0_iter5_reg <= select_ln393_157_reg_3377_pp0_iter4_reg;
        select_ln393_157_reg_3377_pp0_iter6_reg <= select_ln393_157_reg_3377_pp0_iter5_reg;
        select_ln393_157_reg_3377_pp0_iter7_reg <= select_ln393_157_reg_3377_pp0_iter6_reg;
        select_ln393_158_reg_3382_pp0_iter3_reg <= select_ln393_158_reg_3382;
        select_ln393_158_reg_3382_pp0_iter4_reg <= select_ln393_158_reg_3382_pp0_iter3_reg;
        select_ln393_158_reg_3382_pp0_iter5_reg <= select_ln393_158_reg_3382_pp0_iter4_reg;
        select_ln393_158_reg_3382_pp0_iter6_reg <= select_ln393_158_reg_3382_pp0_iter5_reg;
        select_ln393_158_reg_3382_pp0_iter7_reg <= select_ln393_158_reg_3382_pp0_iter6_reg;
        select_ln393_159_reg_3387_pp0_iter3_reg <= select_ln393_159_reg_3387;
        select_ln393_159_reg_3387_pp0_iter4_reg <= select_ln393_159_reg_3387_pp0_iter3_reg;
        select_ln393_159_reg_3387_pp0_iter5_reg <= select_ln393_159_reg_3387_pp0_iter4_reg;
        select_ln393_159_reg_3387_pp0_iter6_reg <= select_ln393_159_reg_3387_pp0_iter5_reg;
        select_ln393_160_reg_3392_pp0_iter3_reg <= select_ln393_160_reg_3392;
        select_ln393_160_reg_3392_pp0_iter4_reg <= select_ln393_160_reg_3392_pp0_iter3_reg;
        select_ln393_160_reg_3392_pp0_iter5_reg <= select_ln393_160_reg_3392_pp0_iter4_reg;
        select_ln393_160_reg_3392_pp0_iter6_reg <= select_ln393_160_reg_3392_pp0_iter5_reg;
        select_ln393_160_reg_3392_pp0_iter7_reg <= select_ln393_160_reg_3392_pp0_iter6_reg;
        select_ln393_161_reg_3397_pp0_iter3_reg <= select_ln393_161_reg_3397;
        select_ln393_161_reg_3397_pp0_iter4_reg <= select_ln393_161_reg_3397_pp0_iter3_reg;
        select_ln393_161_reg_3397_pp0_iter5_reg <= select_ln393_161_reg_3397_pp0_iter4_reg;
        select_ln393_161_reg_3397_pp0_iter6_reg <= select_ln393_161_reg_3397_pp0_iter5_reg;
        select_ln393_161_reg_3397_pp0_iter7_reg <= select_ln393_161_reg_3397_pp0_iter6_reg;
        select_ln399_reg_3151_pp0_iter2_reg <= select_ln399_reg_3151_pp0_iter1_reg;
        select_ln399_reg_3151_pp0_iter3_reg <= select_ln399_reg_3151_pp0_iter2_reg;
        select_ln399_reg_3151_pp0_iter4_reg <= select_ln399_reg_3151_pp0_iter3_reg;
        select_ln399_reg_3151_pp0_iter5_reg <= select_ln399_reg_3151_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_3071 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        o_out_reg_3278 <= o_out_fu_1234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0))) begin
        p_Result_1_i_i_reg_3412 <= {{vec_V_V_dout[7:4]}};
        p_Result_2_i_i_reg_3422 <= {{vec_V_V_dout[11:8]}};
        p_Result_3_i_i_reg_3432 <= {{vec_V_V_dout[15:12]}};
        p_Result_4_i_i_reg_3442 <= {{vec_V_V_dout[19:16]}};
        p_Result_5_i_i_reg_3452 <= {{vec_V_V_dout[23:20]}};
        p_Result_6_i_i_reg_3462 <= {{vec_V_V_dout[27:24]}};
        p_Result_74_1_i_i_reg_3417 <= {{vec_V_V_dout[39:36]}};
        p_Result_74_2_i_i_reg_3427 <= {{vec_V_V_dout[43:40]}};
        p_Result_74_3_i_i_reg_3437 <= {{vec_V_V_dout[47:44]}};
        p_Result_74_4_i_i_reg_3447 <= {{vec_V_V_dout[51:48]}};
        p_Result_74_5_i_i_reg_3457 <= {{vec_V_V_dout[55:52]}};
        p_Result_74_6_i_i_reg_3467 <= {{vec_V_V_dout[59:56]}};
        p_Result_74_7_i_i_reg_3477 <= {{vec_V_V_dout[63:60]}};
        p_Result_74_i_i_reg_3407 <= {{vec_V_V_dout[35:32]}};
        p_Result_7_i_i_reg_3472 <= {{vec_V_V_dout[31:28]}};
        select_ln393_150_reg_3342 <= select_ln393_150_fu_1338_p3;
        select_ln393_151_reg_3347 <= select_ln393_151_fu_1345_p3;
        select_ln393_152_reg_3352 <= select_ln393_152_fu_1358_p3;
        select_ln393_153_reg_3357 <= select_ln393_153_fu_1365_p3;
        select_ln393_154_reg_3362 <= select_ln393_154_fu_1372_p3;
        select_ln393_155_reg_3367 <= select_ln393_155_fu_1385_p3;
        select_ln393_156_reg_3372 <= select_ln393_156_fu_1392_p3;
        select_ln393_157_reg_3377 <= select_ln393_157_fu_1399_p3;
        select_ln393_158_reg_3382 <= select_ln393_158_fu_1412_p3;
        select_ln393_159_reg_3387 <= select_ln393_159_fu_1419_p3;
        select_ln393_160_reg_3392 <= select_ln393_160_fu_1426_p3;
        select_ln393_161_reg_3397 <= select_ln393_161_fu_1439_p3;
        trunc_ln647_reg_3402 <= trunc_ln647_fu_1446_p1;
        wpacks_0_0_V_reg_3482 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_0;
        wpacks_0_1_V_reg_3487 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_1;
        wpacks_0_2_V_reg_3492 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_2;
        wpacks_0_3_V_reg_3497 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_3;
        wpacks_0_4_V_reg_3502 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_4;
        wpacks_0_5_V_reg_3507 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_5;
        wpacks_0_6_V_reg_3512 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_6;
        wpacks_0_7_V_reg_3517 <= call_ret9_i_pack_weight_data_1_fu_823_ap_return_7;
        wpacks_1_0_V_reg_3522 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_0;
        wpacks_1_1_V_reg_3527 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_1;
        wpacks_1_2_V_reg_3532 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_2;
        wpacks_1_3_V_reg_3537 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_3;
        wpacks_1_4_V_reg_3542 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_4;
        wpacks_1_5_V_reg_3547 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_5;
        wpacks_1_6_V_reg_3552 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_6;
        wpacks_1_7_V_reg_3557 <= call_ret10_i_pack_weight_data_1_fu_833_ap_return_7;
        wpacks_2_0_V_reg_3562 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_0;
        wpacks_2_1_V_reg_3567 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_1;
        wpacks_2_2_V_reg_3572 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_2;
        wpacks_2_3_V_reg_3577 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_3;
        wpacks_2_4_V_reg_3582 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_4;
        wpacks_2_5_V_reg_3587 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_5;
        wpacks_2_6_V_reg_3592 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_6;
        wpacks_2_7_V_reg_3597 <= call_ret11_i_pack_weight_data_1_fu_843_ap_return_7;
        wpacks_3_0_V_reg_3602 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_0;
        wpacks_3_1_V_reg_3607 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_1;
        wpacks_3_2_V_reg_3612 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_2;
        wpacks_3_3_V_reg_3617 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_3;
        wpacks_3_4_V_reg_3622 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_4;
        wpacks_3_5_V_reg_3627 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_5;
        wpacks_3_6_V_reg_3632 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_6;
        wpacks_3_7_V_reg_3637 <= call_ret12_i_pack_weight_data_1_fu_853_ap_return_7;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read_reg_3014 <= reps_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_3278_pp0_iter7_reg == 1'd1))) begin
        res_V_20_reg_3799 <= res_V_20_fu_2485_p3;
        res_V_21_reg_3804 <= res_V_21_fu_2547_p3;
        res_V_22_reg_3809 <= res_V_22_fu_2609_p3;
        res_V_23_reg_3814 <= res_V_23_fu_2671_p3;
        res_V_24_reg_3819 <= res_V_24_fu_2733_p3;
        res_V_25_reg_3824 <= res_V_25_fu_2791_p3;
        res_V_26_reg_3829 <= res_V_26_fu_2849_p3;
        res_V_reg_3794 <= res_V_fu_2423_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_3278_pp0_iter6_reg == 1'd1))) begin
        ret_V_100_reg_3752 <= ret_V_100_fu_2876_p2;
        ret_V_103_reg_3758 <= ret_V_103_fu_2882_p2;
        ret_V_106_reg_3764 <= ret_V_106_fu_2888_p2;
        ret_V_109_reg_3770 <= ret_V_109_fu_2894_p2;
        ret_V_112_reg_3776 <= ret_V_112_fu_2900_p2;
        ret_V_115_reg_3782 <= ret_V_115_fu_2906_p2;
        ret_V_118_reg_3788 <= ret_V_118_fu_2912_p2;
        ret_V_reg_3746 <= ret_V_fu_2870_p2;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_condition_pp0_exit_iter1_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_0_ce0 = 1'b1;
    end else begin
        conv_3_bias_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_0_ce1 = 1'b1;
    end else begin
        conv_3_bias_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_1_ce0 = 1'b1;
    end else begin
        conv_3_bias_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_1_ce1 = 1'b1;
    end else begin
        conv_3_bias_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_2_ce0 = 1'b1;
    end else begin
        conv_3_bias_new_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_2_ce1 = 1'b1;
    end else begin
        conv_3_bias_new_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_3_ce0 = 1'b1;
    end else begin
        conv_3_bias_new_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_bias_new_V_3_ce1 = 1'b1;
    end else begin
        conv_3_bias_new_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_0_ce0 = 1'b1;
    end else begin
        conv_3_inc_new_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_0_ce1 = 1'b1;
    end else begin
        conv_3_inc_new_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_1_ce0 = 1'b1;
    end else begin
        conv_3_inc_new_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_1_ce1 = 1'b1;
    end else begin
        conv_3_inc_new_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_2_ce0 = 1'b1;
    end else begin
        conv_3_inc_new_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_2_ce1 = 1'b1;
    end else begin
        conv_3_inc_new_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_3_ce0 = 1'b1;
    end else begin
        conv_3_inc_new_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_inc_new_V_3_ce1 = 1'b1;
    end else begin
        conv_3_inc_new_V_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_0_0_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_0_1_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_0_2_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_1_0_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_1_1_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_1_2_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_2_0_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_2_1_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_2_2_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_3_0_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_3_1_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_3_w_new_V_3_2_ce0 = 1'b1;
    end else begin
        conv_3_w_new_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp283) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_simd_MAC_1_fu_743_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_1_fu_743_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp284) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_simd_MAC_1_fu_763_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_1_fu_763_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp285) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_simd_MAC_1_fu_783_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_1_fu_783_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp286))) begin
        grp_simd_MAC_1_fu_803_ap_ce = 1'b1;
    end else begin
        grp_simd_MAC_1_fu_803_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((o_out_reg_3278_pp0_iter8_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vec_V_V_blk_n = vec_V_V_empty_n;
    end else begin
        vec_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        vec_V_V_read = 1'b1;
    end else begin
        vec_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter9 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_12_fu_1112_p2 = (20'd16384 + conv_3_bias_new_V_2_q0);

assign add_ln1353_18_fu_1118_p2 = (20'd16384 + conv_3_bias_new_V_3_q0);

assign add_ln1353_67_fu_1352_p2 = (19'd16384 + conv_3_bias_new_V_0_q1);

assign add_ln1353_68_fu_1379_p2 = (20'd16384 + conv_3_bias_new_V_1_q1);

assign add_ln1353_69_fu_1406_p2 = (20'd16384 + conv_3_bias_new_V_2_q1);

assign add_ln1353_6_fu_1106_p2 = (20'd16384 + conv_3_bias_new_V_1_q0);

assign add_ln1353_70_fu_1433_p2 = (20'd16384 + conv_3_bias_new_V_3_q1);

assign add_ln1353_fu_1100_p2 = (19'd16384 + conv_3_bias_new_V_0_q0);

assign add_ln392_7_fu_926_p2 = (45'd1 + indvar_flatten237_reg_677);

assign add_ln392_fu_873_p2 = (shl_ln392_7_fu_868_p2 + shl_ln392_fu_863_p2);

assign add_ln393_7_fu_1058_p2 = (indvar_flatten53_reg_688 + 14'd1);

assign add_ln394_7_fu_1044_p2 = (indvar_flatten_reg_710 + 10'd1);

assign add_ln398_1_fu_2017_p2 = ($signed(select_ln398_4_fu_2009_p3) + $signed(sext_ln68_122_fu_1985_p1));

assign add_ln398_2_fu_2105_p2 = ($signed(select_ln398_8_fu_2097_p3) + $signed(sext_ln68_126_fu_2073_p1));

assign add_ln398_3_fu_2193_p2 = ($signed(select_ln398_12_fu_2185_p3) + $signed(sext_ln68_130_fu_2161_p1));

assign add_ln398_fu_1929_p2 = ($signed(select_ln398_fu_1921_p3) + $signed(sext_ln68_118_fu_1897_p1));

assign add_ln404_fu_1240_p2 = (select_ln393_149_fu_1177_p3 + zext_ln395_fu_1226_p1);

assign add_ln700_67_fu_2003_p2 = ($signed(firPartialRes1_1_V_7_fu_258) + $signed(sext_ln68_124_fu_1993_p1));

assign add_ln700_70_fu_2091_p2 = ($signed(firPartialRes1_2_V_3_fu_262) + $signed(sext_ln68_128_fu_2081_p1));

assign add_ln700_73_fu_2179_p2 = ($signed(firPartialRes1_3_V_3_fu_266) + $signed(sext_ln68_132_fu_2169_p1));

assign add_ln700_fu_1915_p2 = ($signed(firPartialRes1_0_V_7_fu_254) + $signed(sext_ln68_120_fu_1905_p1));

assign and_ln393_25_fu_958_p2 = (xor_ln393_fu_946_p2 & icmp_ln395_fu_952_p2);

assign and_ln393_26_fu_970_p2 = (xor_ln393_fu_946_p2 & icmp_ln394_fu_964_p2);

assign and_ln393_27_fu_1195_p2 = (or_ln393_7_reg_3135 & and_ln393_fu_1137_p2);

assign and_ln393_28_fu_1004_p2 = (or_ln393_7_fu_998_p2 & and_ln393_25_fu_958_p2);

assign and_ln393_fu_1137_p2 = (xor_ln393_reg_3097 & icmp_ln399603_fu_1131_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp283 = (((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp284 = (((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp285 = (((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp286 = (((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1) & (ap_enable_reg_pp0_iter9 == 1'b1)) | ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (reps_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state10_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter7_ignore_call250 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter8_ignore_call250 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9 = ((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call199 = ((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call216 = ((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call233 = ((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter9_ignore_call250 = ((out_V_V_full_n == 1'b0) & (o_out_reg_3278_pp0_iter8_reg == 1'd1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call250 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter1_ignore_call250 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2 = ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2_ignore_call199 = ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2_ignore_call216 = ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2_ignore_call233 = ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter2_ignore_call250 = ((vec_V_V_empty_n == 1'b0) & (icmp_ln392_reg_3071_pp0_iter1_reg == 1'd0));
end

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call250 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call250 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call250 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call199 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call216 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call233 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter6_ignore_call250 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bound74_fu_899_p2 = (p_shl_fu_879_p3 - p_shl408_fu_895_p1);

assign conv_3_bias_new_V_0_address0 = zext_ln458_fu_909_p1;

assign conv_3_bias_new_V_0_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_bias_new_V_1_address0 = zext_ln458_fu_909_p1;

assign conv_3_bias_new_V_1_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_bias_new_V_2_address0 = zext_ln458_fu_909_p1;

assign conv_3_bias_new_V_2_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_bias_new_V_3_address0 = zext_ln458_fu_909_p1;

assign conv_3_bias_new_V_3_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_inc_new_V_0_address0 = zext_ln458_fu_909_p1;

assign conv_3_inc_new_V_0_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_inc_new_V_1_address0 = zext_ln458_fu_909_p1;

assign conv_3_inc_new_V_1_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_inc_new_V_2_address0 = zext_ln458_fu_909_p1;

assign conv_3_inc_new_V_2_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_inc_new_V_3_address0 = zext_ln458_fu_909_p1;

assign conv_3_inc_new_V_3_address1 = zext_ln458_7_fu_1184_p1;

assign conv_3_w_new_V_0_0_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_0_1_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_0_2_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_1_0_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_1_1_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_1_2_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_2_0_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_2_1_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_2_2_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_3_0_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_3_1_address0 = zext_ln404_2_fu_1250_p1;

assign conv_3_w_new_V_3_2_address0 = zext_ln404_2_fu_1250_p1;

assign firPartialRes0_0_V_7_fu_1909_p2 = ($signed(firPartialRes0_V_0_3_fu_238) + $signed(firPartialRes0_0_V_fu_1901_p1));

assign firPartialRes0_0_V_fu_1901_p1 = $signed(grp_simd_MAC_1_fu_743_ap_return_2);

assign firPartialRes0_1_V_7_fu_1997_p2 = ($signed(firPartialRes0_V_1_3_fu_242) + $signed(firPartialRes0_1_V_fu_1989_p1));

assign firPartialRes0_1_V_fu_1989_p1 = $signed(grp_simd_MAC_1_fu_763_ap_return_2);

assign firPartialRes0_2_V_3_fu_2085_p2 = ($signed(firPartialRes0_V_2_3_fu_246) + $signed(firPartialRes0_2_V_fu_2077_p1));

assign firPartialRes0_2_V_fu_2077_p1 = $signed(grp_simd_MAC_1_fu_783_ap_return_2);

assign firPartialRes0_3_V_3_fu_2173_p2 = ($signed(firPartialRes0_V_3_3_fu_250) + $signed(firPartialRes0_3_V_fu_2165_p1));

assign firPartialRes0_3_V_fu_2165_p1 = $signed(grp_simd_MAC_1_fu_803_ap_return_2);

assign firPartialRes1_0_V_fu_1951_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? sext_ln68_120_fu_1905_p1 : add_ln700_fu_1915_p2);

assign firPartialRes1_1_V_fu_2039_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? sext_ln68_124_fu_1993_p1 : add_ln700_67_fu_2003_p2);

assign firPartialRes1_2_V_fu_2127_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? sext_ln68_128_fu_2081_p1 : add_ln700_70_fu_2091_p2);

assign firPartialRes1_3_V_fu_2215_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? sext_ln68_132_fu_2169_p1 : add_ln700_73_fu_2179_p2);

assign icmp_ln392_fu_921_p2 = ((indvar_flatten237_reg_677 == bound74_reg_3020) ? 1'b1 : 1'b0);

assign icmp_ln393_fu_932_p2 = ((indvar_flatten53_reg_688 == 14'd8064) ? 1'b1 : 1'b0);

assign icmp_ln394_fu_964_p2 = ((indvar_flatten_reg_710 == 10'd504) ? 1'b1 : 1'b0);

assign icmp_ln395_fu_952_p2 = ((infoldIdx_0_i_reg_721 == 5'd24) ? 1'b1 : 1'b0);

assign icmp_ln399603_fu_1131_p2 = ((w_0_i_reg_732 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln399_1_fu_1229_p2 = ((select_ln399_reg_3151 == 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln399_fu_1206_p2 = ((w_fu_1200_p2 != 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_31_fu_2440_p2 = (($signed(ret_V_122_fu_2434_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_33_fu_2502_p2 = (($signed(ret_V_123_fu_2496_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_35_fu_2564_p2 = (($signed(ret_V_124_fu_2558_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_37_fu_2626_p2 = (($signed(ret_V_125_fu_2620_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_39_fu_2688_p2 = (($signed(ret_V_126_fu_2682_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_41_fu_2746_p2 = (($signed(ret_V_127_fu_2741_p2) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_43_fu_2804_p2 = (($signed(ret_V_128_fu_2799_p2) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln895_63_fu_2399_p2 = ((tmp_fu_2389_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_64_fu_2461_p2 = ((tmp_84_fu_2451_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_65_fu_2523_p2 = ((tmp_85_fu_2513_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_66_fu_2585_p2 = ((tmp_86_fu_2575_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_67_fu_2647_p2 = ((tmp_87_fu_2637_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_68_fu_2709_p2 = ((tmp_88_fu_2699_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_69_fu_2767_p2 = ((tmp_89_fu_2757_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_70_fu_2825_p2 = ((tmp_90_fu_2815_p4 != 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_2378_p2 = (($signed(ret_V_121_fu_2372_p2) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign infoldIdx_fu_1038_p2 = (select_ln399_fu_1030_p3 + 5'd1);

assign ipack_0_V_fu_1728_p4 = {{{p_Result_74_i_i_reg_3407}, {7'd0}}, {trunc_ln647_reg_3402}};

assign ipack_1_V_fu_1740_p4 = {{{p_Result_74_1_i_i_reg_3417}, {7'd0}}, {p_Result_1_i_i_reg_3412}};

assign ipack_2_V_fu_1752_p4 = {{{p_Result_74_2_i_i_reg_3427}, {7'd0}}, {p_Result_2_i_i_reg_3422}};

assign ipack_3_V_fu_1764_p4 = {{{p_Result_74_3_i_i_reg_3437}, {7'd0}}, {p_Result_3_i_i_reg_3432}};

assign ipack_4_V_fu_1776_p4 = {{{p_Result_74_4_i_i_reg_3447}, {7'd0}}, {p_Result_4_i_i_reg_3442}};

assign ipack_5_V_fu_1788_p4 = {{{p_Result_74_5_i_i_reg_3457}, {7'd0}}, {p_Result_5_i_i_reg_3452}};

assign ipack_6_V_fu_1800_p4 = {{{p_Result_74_6_i_i_reg_3467}, {7'd0}}, {p_Result_6_i_i_reg_3462}};

assign ipack_7_V_fu_1812_p4 = {{{p_Result_74_7_i_i_reg_3477}, {7'd0}}, {p_Result_7_i_i_reg_3472}};

assign o_clear_fu_1872_p2 = ((select_ln399_reg_3151_pp0_iter5_reg == 5'd0) ? 1'b1 : 1'b0);

assign o_out_fu_1234_p2 = (select_ln399_7_fu_1212_p3 & icmp_ln399_1_fu_1229_p2);

assign or_ln393_7_fu_998_p2 = (xor_ln393_7_fu_992_p2 | icmp_ln393_fu_932_p2);

assign or_ln393_fu_982_p2 = (icmp_ln393_fu_932_p2 | and_ln393_26_fu_970_p2);

assign or_ln399_7_fu_1024_p2 = (or_ln399_fu_1018_p2 | icmp_ln393_fu_932_p2);

assign or_ln399_fu_1018_p2 = (and_ln393_28_fu_1004_p2 | and_ln393_26_fu_970_p2);

assign outPartialArr0_0_V_fu_1959_p2 = ($signed(select_ln398_1_fu_1935_p3) + $signed(sext_ln68_fu_1893_p1));

assign outPartialArr0_1_V_fu_2047_p2 = ($signed(select_ln398_5_fu_2023_p3) + $signed(sext_ln68_121_fu_1981_p1));

assign outPartialArr0_2_V_fu_2135_p2 = ($signed(select_ln398_9_fu_2111_p3) + $signed(sext_ln68_125_fu_2069_p1));

assign outPartialArr0_3_V_fu_2223_p2 = ($signed(select_ln398_13_fu_2199_p3) + $signed(sext_ln68_129_fu_2157_p1));

assign out_V_V_din = {{{{{{{{res_V_26_reg_3829}, {res_V_24_reg_3819}}, {res_V_22_reg_3809}}, {res_V_20_reg_3799}}, {res_V_25_reg_3824}}, {res_V_23_reg_3814}}, {res_V_21_reg_3804}}, {res_V_reg_3794}};

assign p_shl408_fu_895_p1 = tmp_s_fu_887_p3;

assign p_shl_fu_879_p3 = {{add_ln392_fu_873_p2}, {13'd0}};

assign peIdx_fu_976_p2 = (5'd1 + select_ln393_fu_938_p3);

assign res_V_20_fu_2485_p3 = ((icmp_ln895_31_fu_2440_p2[0:0] === 1'b1) ? select_ln192_1_fu_2477_p3 : 4'd0);

assign res_V_21_fu_2547_p3 = ((icmp_ln895_33_fu_2502_p2[0:0] === 1'b1) ? select_ln192_2_fu_2539_p3 : 4'd0);

assign res_V_22_fu_2609_p3 = ((icmp_ln895_35_fu_2564_p2[0:0] === 1'b1) ? select_ln192_3_fu_2601_p3 : 4'd0);

assign res_V_23_fu_2671_p3 = ((icmp_ln895_37_fu_2626_p2[0:0] === 1'b1) ? select_ln192_4_fu_2663_p3 : 4'd0);

assign res_V_24_fu_2733_p3 = ((icmp_ln895_39_fu_2688_p2[0:0] === 1'b1) ? select_ln192_5_fu_2725_p3 : 4'd0);

assign res_V_25_fu_2791_p3 = ((icmp_ln895_41_fu_2746_p2[0:0] === 1'b1) ? select_ln192_6_fu_2783_p3 : 4'd0);

assign res_V_26_fu_2849_p3 = ((icmp_ln895_43_fu_2804_p2[0:0] === 1'b1) ? select_ln192_7_fu_2841_p3 : 4'd0);

assign res_V_fu_2423_p3 = ((icmp_ln895_fu_2378_p2[0:0] === 1'b1) ? select_ln192_fu_2415_p3 : 4'd0);

assign ret_V_100_fu_2876_p0 = zext_ln393_fu_2309_p1;

assign ret_V_102_fu_2446_p2 = ($signed(ret_V_100_reg_3752) + $signed(sext_ln393_22_fu_2348_p1));

assign ret_V_103_fu_2882_p0 = zext_ln393_15_fu_2312_p1;

assign ret_V_105_fu_2508_p2 = ($signed(ret_V_103_reg_3758) + $signed(sext_ln393_24_fu_2354_p1));

assign ret_V_106_fu_2888_p0 = zext_ln393_15_fu_2312_p1;

assign ret_V_108_fu_2570_p2 = ($signed(ret_V_106_reg_3764) + $signed(sext_ln393_24_fu_2354_p1));

assign ret_V_109_fu_2894_p0 = zext_ln393_16_fu_2315_p1;

assign ret_V_111_fu_2632_p2 = ($signed(ret_V_109_reg_3770) + $signed(sext_ln393_26_fu_2360_p1));

assign ret_V_112_fu_2900_p0 = zext_ln393_16_fu_2315_p1;

assign ret_V_114_fu_2694_p2 = ($signed(ret_V_112_reg_3776) + $signed(sext_ln393_26_fu_2360_p1));

assign ret_V_115_fu_2906_p0 = zext_ln393_17_fu_2318_p1;

assign ret_V_117_fu_2752_p2 = ($signed(ret_V_115_reg_3782) + $signed(sext_ln393_28_fu_2366_p1));

assign ret_V_118_fu_2912_p0 = zext_ln393_17_fu_2318_p1;

assign ret_V_120_fu_2810_p2 = ($signed(ret_V_118_reg_3788) + $signed(sext_ln393_28_fu_2366_p1));

assign ret_V_121_fu_2372_p2 = ($signed(sext_ln393_fu_2345_p1) + $signed(sext_ln1352_fu_2369_p1));

assign ret_V_122_fu_2434_p2 = ($signed(sext_ln393_fu_2345_p1) + $signed(sext_ln1352_1_fu_2431_p1));

assign ret_V_123_fu_2496_p2 = ($signed(sext_ln393_23_fu_2351_p1) + $signed(sext_ln1352_2_fu_2493_p1));

assign ret_V_124_fu_2558_p2 = ($signed(sext_ln393_23_fu_2351_p1) + $signed(sext_ln1352_3_fu_2555_p1));

assign ret_V_125_fu_2620_p2 = ($signed(sext_ln393_25_fu_2357_p1) + $signed(sext_ln1352_4_fu_2617_p1));

assign ret_V_126_fu_2682_p2 = ($signed(sext_ln393_25_fu_2357_p1) + $signed(sext_ln1352_5_fu_2679_p1));

assign ret_V_127_fu_2741_p2 = ($signed(sext_ln393_27_fu_2363_p1) + $signed(ret_V_115_reg_3782));

assign ret_V_128_fu_2799_p2 = ($signed(sext_ln393_27_fu_2363_p1) + $signed(ret_V_118_reg_3788));

assign ret_V_99_fu_2384_p2 = ($signed(ret_V_reg_3746) + $signed(sext_ln393_22_fu_2348_p1));

assign ret_V_fu_2870_p0 = zext_ln393_fu_2309_p1;

assign select_ln192_1_fu_2477_p3 = ((icmp_ln895_64_fu_2461_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_1_fu_2467_p4);

assign select_ln192_2_fu_2539_p3 = ((icmp_ln895_65_fu_2523_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_2_fu_2529_p4);

assign select_ln192_3_fu_2601_p3 = ((icmp_ln895_66_fu_2585_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_3_fu_2591_p4);

assign select_ln192_4_fu_2663_p3 = ((icmp_ln895_67_fu_2647_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_4_fu_2653_p4);

assign select_ln192_5_fu_2725_p3 = ((icmp_ln895_68_fu_2709_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_5_fu_2715_p4);

assign select_ln192_6_fu_2783_p3 = ((icmp_ln895_69_fu_2767_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_6_fu_2773_p4);

assign select_ln192_7_fu_2841_p3 = ((icmp_ln895_70_fu_2825_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln214_7_fu_2831_p4);

assign select_ln192_fu_2415_p3 = ((icmp_ln895_63_fu_2399_p2[0:0] === 1'b1) ? 4'd15 : trunc_ln_fu_2405_p4);

assign select_ln393_135_fu_1124_p3 = ((icmp_ln393_reg_3080[0:0] === 1'b1) ? 10'd0 : sub_ln404_fu_1094_p2);

assign select_ln393_136_fu_1266_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 10'd691 : conv_3_inc_new_V_0_l_reg_3173);

assign select_ln393_137_fu_1272_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 19'd125521 : conv_3_bias_new_V_0_1_reg_3178);

assign select_ln393_138_fu_1278_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 19'd141905 : add_ln1353_reg_3213);

assign select_ln393_139_fu_1284_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 10'd466 : conv_3_inc_new_V_1_l_reg_3183);

assign select_ln393_140_fu_1290_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 20'd80462 : conv_3_bias_new_V_1_1_reg_3188);

assign select_ln393_141_fu_1296_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 20'd96846 : add_ln1353_6_reg_3218);

assign select_ln393_142_fu_1302_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 10'd493 : conv_3_inc_new_V_2_l_reg_3193);

assign select_ln393_143_fu_1308_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 20'd92312 : conv_3_bias_new_V_2_1_reg_3198);

assign select_ln393_144_fu_1314_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 20'd108696 : add_ln1353_12_reg_3223);

assign select_ln393_145_fu_1320_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 10'd758 : conv_3_inc_new_V_3_l_reg_3203);

assign select_ln393_146_fu_1326_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 20'd826472 : conv_3_bias_new_V_3_1_reg_3208);

assign select_ln393_147_fu_1332_p3 = ((icmp_ln393_reg_3080_pp0_iter1_reg[0:0] === 1'b1) ? 20'd842856 : add_ln1353_18_reg_3228);

assign select_ln393_148_fu_1142_p3 = ((or_ln393_reg_3124[0:0] === 1'b1) ? 6'd0 : w_0_i_reg_732);

assign select_ln393_149_fu_1177_p3 = ((and_ln393_26_reg_3102[0:0] === 1'b1) ? sub_ln404_7_fu_1171_p2 : select_ln393_135_fu_1124_p3);

assign select_ln393_150_fu_1338_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_inc_new_V_0_q1 : select_ln393_136_fu_1266_p3);

assign select_ln393_151_fu_1345_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_bias_new_V_0_q1 : select_ln393_137_fu_1272_p3);

assign select_ln393_152_fu_1358_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_67_fu_1352_p2 : select_ln393_138_fu_1278_p3);

assign select_ln393_153_fu_1365_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_inc_new_V_1_q1 : select_ln393_139_fu_1284_p3);

assign select_ln393_154_fu_1372_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_bias_new_V_1_q1 : select_ln393_140_fu_1290_p3);

assign select_ln393_155_fu_1385_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_68_fu_1379_p2 : select_ln393_141_fu_1296_p3);

assign select_ln393_156_fu_1392_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_inc_new_V_2_q1 : select_ln393_142_fu_1302_p3);

assign select_ln393_157_fu_1399_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_bias_new_V_2_q1 : select_ln393_143_fu_1308_p3);

assign select_ln393_158_fu_1412_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_69_fu_1406_p2 : select_ln393_144_fu_1314_p3);

assign select_ln393_159_fu_1419_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_inc_new_V_3_q1 : select_ln393_145_fu_1320_p3);

assign select_ln393_160_fu_1426_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? conv_3_bias_new_V_3_q1 : select_ln393_146_fu_1326_p3);

assign select_ln393_161_fu_1439_p3 = ((and_ln393_26_reg_3102_pp0_iter1_reg[0:0] === 1'b1) ? add_ln1353_70_fu_1433_p2 : select_ln393_147_fu_1332_p3);

assign select_ln393_162_fu_1010_p3 = ((and_ln393_26_fu_970_p2[0:0] === 1'b1) ? peIdx_fu_976_p2 : select_ln393_fu_938_p3);

assign select_ln393_163_fu_1064_p3 = ((icmp_ln393_fu_932_p2[0:0] === 1'b1) ? 14'd1 : add_ln393_7_fu_1058_p2);

assign select_ln393_fu_938_p3 = ((icmp_ln393_fu_932_p2[0:0] === 1'b1) ? 5'd0 : peIdx_0_i_reg_699);

assign select_ln394_7_fu_1050_p3 = ((or_ln393_fu_982_p2[0:0] === 1'b1) ? 10'd1 : add_ln394_7_fu_1044_p2);

assign select_ln394_fu_1219_p3 = ((and_ln393_28_reg_3140[0:0] === 1'b1) ? w_fu_1200_p2 : select_ln393_148_fu_1142_p3);

assign select_ln398_10_fu_2119_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_2_V_fu_2077_p1 : firPartialRes0_2_V_3_fu_2085_p2);

assign select_ln398_12_fu_2185_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes1_3_V_3_fu_266 : outPartialArr1_V_3_3_fu_298);

assign select_ln398_13_fu_2199_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_V_3_3_fu_250 : outPartialArr0_3_V_3_fu_282);

assign select_ln398_14_fu_2207_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_3_V_fu_2165_p1 : firPartialRes0_3_V_3_fu_2173_p2);

assign select_ln398_1_fu_1935_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_V_0_3_fu_238 : outPartialArr0_0_V_7_fu_270);

assign select_ln398_2_fu_1943_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_0_V_fu_1901_p1 : firPartialRes0_0_V_7_fu_1909_p2);

assign select_ln398_4_fu_2009_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes1_1_V_7_fu_258 : outPartialArr1_V_1_3_fu_290);

assign select_ln398_5_fu_2023_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_V_1_3_fu_242 : outPartialArr0_1_V_7_fu_274);

assign select_ln398_6_fu_2031_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_1_V_fu_1989_p1 : firPartialRes0_1_V_7_fu_1997_p2);

assign select_ln398_8_fu_2097_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes1_2_V_3_fu_262 : outPartialArr1_V_2_3_fu_294);

assign select_ln398_9_fu_2111_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes0_V_2_3_fu_246 : outPartialArr0_2_V_3_fu_278);

assign select_ln398_fu_1921_p3 = ((o_clear_fu_1872_p2[0:0] === 1'b1) ? firPartialRes1_0_V_7_fu_254 : outPartialArr1_V_0_3_fu_286);

assign select_ln399_7_fu_1212_p3 = ((and_ln393_28_reg_3140[0:0] === 1'b1) ? icmp_ln399_fu_1206_p2 : and_ln393_27_fu_1195_p2);

assign select_ln399_fu_1030_p3 = ((or_ln399_7_fu_1024_p2[0:0] === 1'b1) ? 5'd0 : infoldIdx_0_i_reg_721);

assign sext_ln1352_1_fu_2431_p1 = ret_V_100_reg_3752;

assign sext_ln1352_2_fu_2493_p1 = ret_V_103_reg_3758;

assign sext_ln1352_3_fu_2555_p1 = ret_V_106_reg_3764;

assign sext_ln1352_4_fu_2617_p1 = ret_V_109_reg_3770;

assign sext_ln1352_5_fu_2679_p1 = ret_V_112_reg_3776;

assign sext_ln1352_fu_2369_p1 = ret_V_reg_3746;

assign sext_ln393_22_fu_2348_p1 = $signed(select_ln393_152_reg_3352_pp0_iter7_reg);

assign sext_ln393_23_fu_2351_p1 = $signed(select_ln393_154_reg_3362_pp0_iter7_reg);

assign sext_ln393_24_fu_2354_p1 = $signed(select_ln393_155_reg_3367_pp0_iter7_reg);

assign sext_ln393_25_fu_2357_p1 = $signed(select_ln393_157_reg_3377_pp0_iter7_reg);

assign sext_ln393_26_fu_2360_p1 = $signed(select_ln393_158_reg_3382_pp0_iter7_reg);

assign sext_ln393_27_fu_2363_p1 = $signed(select_ln393_160_reg_3392_pp0_iter7_reg);

assign sext_ln393_28_fu_2366_p1 = $signed(select_ln393_161_reg_3397_pp0_iter7_reg);

assign sext_ln393_fu_2345_p1 = $signed(select_ln393_151_reg_3347_pp0_iter7_reg);

assign sext_ln404_fu_1246_p1 = $signed(add_ln404_fu_1240_p2);

assign sext_ln68_118_fu_1897_p1 = $signed(grp_simd_MAC_1_fu_743_ap_return_1);

assign sext_ln68_120_fu_1905_p1 = $signed(grp_simd_MAC_1_fu_743_ap_return_3);

assign sext_ln68_121_fu_1981_p1 = $signed(grp_simd_MAC_1_fu_763_ap_return_0);

assign sext_ln68_122_fu_1985_p1 = $signed(grp_simd_MAC_1_fu_763_ap_return_1);

assign sext_ln68_124_fu_1993_p1 = $signed(grp_simd_MAC_1_fu_763_ap_return_3);

assign sext_ln68_125_fu_2069_p1 = $signed(grp_simd_MAC_1_fu_783_ap_return_0);

assign sext_ln68_126_fu_2073_p1 = $signed(grp_simd_MAC_1_fu_783_ap_return_1);

assign sext_ln68_128_fu_2081_p1 = $signed(grp_simd_MAC_1_fu_783_ap_return_3);

assign sext_ln68_129_fu_2157_p1 = $signed(grp_simd_MAC_1_fu_803_ap_return_0);

assign sext_ln68_130_fu_2161_p1 = $signed(grp_simd_MAC_1_fu_803_ap_return_1);

assign sext_ln68_132_fu_2169_p1 = $signed(grp_simd_MAC_1_fu_803_ap_return_3);

assign sext_ln68_fu_1893_p1 = $signed(grp_simd_MAC_1_fu_743_ap_return_0);

assign shl_ln392_7_fu_868_p2 = reps_read_reg_3014 << 32'd2;

assign shl_ln392_fu_863_p2 = reps_read_reg_3014 << 32'd4;

assign shl_ln404_1_fu_1083_p3 = {{trunc_ln404_reg_3025}, {3'd0}};

assign shl_ln404_1_mid1_fu_1160_p3 = {{trunc_ln404_7_reg_3129}, {3'd0}};

assign shl_ln404_mid1_fu_1149_p3 = {{trunc_ln404_7_reg_3129}, {5'd0}};

assign shl_ln_fu_1072_p3 = {{trunc_ln404_reg_3025}, {5'd0}};

assign sub_ln404_7_fu_1171_p2 = (zext_ln404_17_fu_1156_p1 - zext_ln404_18_fu_1167_p1);

assign sub_ln404_fu_1094_p2 = (zext_ln404_fu_1079_p1 - zext_ln404_1_fu_1090_p1);

assign tmp_84_fu_2451_p4 = {{ret_V_102_fu_2446_p2[27:19]}};

assign tmp_85_fu_2513_p4 = {{ret_V_105_fu_2508_p2[27:19]}};

assign tmp_86_fu_2575_p4 = {{ret_V_108_fu_2570_p2[27:19]}};

assign tmp_87_fu_2637_p4 = {{ret_V_111_fu_2632_p2[27:19]}};

assign tmp_88_fu_2699_p4 = {{ret_V_114_fu_2694_p2[27:19]}};

assign tmp_89_fu_2757_p4 = {{ret_V_117_fu_2752_p2[27:19]}};

assign tmp_90_fu_2815_p4 = {{ret_V_120_fu_2810_p2[27:19]}};

assign tmp_fu_2389_p4 = {{ret_V_99_fu_2384_p2[27:19]}};

assign tmp_s_fu_887_p3 = {{add_ln392_fu_873_p2}, {7'd0}};

assign trunc_ln214_1_fu_2467_p4 = {{ret_V_102_fu_2446_p2[18:15]}};

assign trunc_ln214_2_fu_2529_p4 = {{ret_V_105_fu_2508_p2[18:15]}};

assign trunc_ln214_3_fu_2591_p4 = {{ret_V_108_fu_2570_p2[18:15]}};

assign trunc_ln214_4_fu_2653_p4 = {{ret_V_111_fu_2632_p2[18:15]}};

assign trunc_ln214_5_fu_2715_p4 = {{ret_V_114_fu_2694_p2[18:15]}};

assign trunc_ln214_6_fu_2773_p4 = {{ret_V_117_fu_2752_p2[18:15]}};

assign trunc_ln214_7_fu_2831_p4 = {{ret_V_120_fu_2810_p2[18:15]}};

assign trunc_ln404_7_fu_988_p1 = peIdx_fu_976_p2[3:0];

assign trunc_ln404_fu_905_p1 = peIdx_0_i_reg_699[3:0];

assign trunc_ln647_fu_1446_p1 = vec_V_V_dout[3:0];

assign trunc_ln_fu_2405_p4 = {{ret_V_99_fu_2384_p2[18:15]}};

assign w_fu_1200_p2 = (6'd2 + select_ln393_148_fu_1142_p3);

assign xor_ln393_7_fu_992_p2 = (icmp_ln394_fu_964_p2 ^ 1'd1);

assign xor_ln393_fu_946_p2 = (icmp_ln393_fu_932_p2 ^ 1'd1);

assign zext_ln393_15_fu_2312_p1 = select_ln393_153_reg_3357_pp0_iter6_reg;

assign zext_ln393_16_fu_2315_p1 = select_ln393_156_reg_3372_pp0_iter6_reg;

assign zext_ln393_17_fu_2318_p1 = select_ln393_159_reg_3387_pp0_iter6_reg;

assign zext_ln393_fu_2309_p1 = select_ln393_150_reg_3342_pp0_iter6_reg;

assign zext_ln395_fu_1226_p1 = select_ln399_reg_3151;

assign zext_ln404_17_fu_1156_p1 = shl_ln404_mid1_fu_1149_p3;

assign zext_ln404_18_fu_1167_p1 = shl_ln404_1_mid1_fu_1160_p3;

assign zext_ln404_1_fu_1090_p1 = shl_ln404_1_fu_1083_p3;

assign zext_ln404_2_fu_1250_p1 = $unsigned(sext_ln404_fu_1246_p1);

assign zext_ln404_fu_1079_p1 = shl_ln_fu_1072_p3;

assign zext_ln458_7_fu_1184_p1 = peIdx_reg_3119;

assign zext_ln458_fu_909_p1 = peIdx_0_i_reg_699;

always @ (posedge ap_clk) begin
    bound74_reg_3020[8:0] <= 9'b000000000;
end

endmodule //convDSPOpt
