
board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b1ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  0800b37c  0800b37c  0000c37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b4d8  0800b4d8  0000d1cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b4d8  0800b4d8  0000c4d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b4e0  0800b4e0  0000d1cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b4e0  0800b4e0  0000c4e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b4e4  0800b4e4  0000c4e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  0800b4e8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1cc  2**0
                  CONTENTS
 10 .bss          0000150c  200001cc  200001cc  0000d1cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200016d8  200016d8  0000d1cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015b5f  00000000  00000000  0000d1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000378b  00000000  00000000  00022d5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe8  00000000  00000000  000264e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c0c  00000000  00000000  000274d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020b88  00000000  00000000  000280dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000164f2  00000000  00000000  00048c64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b5683  00000000  00000000  0005f156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001147d9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000045b0  00000000  00000000  0011481c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000053  00000000  00000000  00118dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001cc 	.word	0x200001cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b364 	.word	0x0800b364

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d0 	.word	0x200001d0
 80001cc:	0800b364 	.word	0x0800b364

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ESP_Send_Command>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

void ESP_Send_Command(const char *cmd)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8000288:	6878      	ldr	r0, [r7, #4]
 800028a:	f7ff ffa1 	bl	80001d0 <strlen>
 800028e:	4603      	mov	r3, r0
 8000290:	b29a      	uxth	r2, r3
 8000292:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000296:	6879      	ldr	r1, [r7, #4]
 8000298:	4803      	ldr	r0, [pc, #12]	@ (80002a8 <ESP_Send_Command+0x28>)
 800029a:	f004 ff53 	bl	8005144 <HAL_UART_Transmit>
}
 800029e:	bf00      	nop
 80002a0:	3708      	adds	r7, #8
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bd80      	pop	{r7, pc}
 80002a6:	bf00      	nop
 80002a8:	2000024c 	.word	0x2000024c

080002ac <spiRead>:

uint8_t spiRead(uint8_t reg)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b086      	sub	sp, #24
 80002b0:	af02      	add	r7, sp, #8
 80002b2:	4603      	mov	r3, r0
 80002b4:	71fb      	strb	r3, [r7, #7]
    uint8_t tx[2] = { reg | 0x80, 0x00 };
 80002b6:	79fb      	ldrb	r3, [r7, #7]
 80002b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	733b      	strb	r3, [r7, #12]
 80002c0:	2300      	movs	r3, #0
 80002c2:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = { 0 };
 80002c4:	2300      	movs	r3, #0
 80002c6:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80002c8:	2200      	movs	r2, #0
 80002ca:	2108      	movs	r1, #8
 80002cc:	480b      	ldr	r0, [pc, #44]	@ (80002fc <spiRead+0x50>)
 80002ce:	f001 f895 	bl	80013fc <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&hspi1, tx, rx, 2, HAL_MAX_DELAY);
 80002d2:	f107 0208 	add.w	r2, r7, #8
 80002d6:	f107 010c 	add.w	r1, r7, #12
 80002da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002de:	9300      	str	r3, [sp, #0]
 80002e0:	2302      	movs	r3, #2
 80002e2:	4807      	ldr	r0, [pc, #28]	@ (8000300 <spiRead+0x54>)
 80002e4:	f004 fb5a 	bl	800499c <HAL_SPI_TransmitReceive>
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 80002e8:	2201      	movs	r2, #1
 80002ea:	2108      	movs	r1, #8
 80002ec:	4803      	ldr	r0, [pc, #12]	@ (80002fc <spiRead+0x50>)
 80002ee:	f001 f885 	bl	80013fc <HAL_GPIO_WritePin>

    return rx[1];
 80002f2:	7a7b      	ldrb	r3, [r7, #9]
}
 80002f4:	4618      	mov	r0, r3
 80002f6:	3710      	adds	r7, #16
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	48001000 	.word	0x48001000
 8000300:	200001e8 	.word	0x200001e8

08000304 <spiWrite>:

void spiWrite(uint8_t reg, uint8_t val)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	4603      	mov	r3, r0
 800030c:	460a      	mov	r2, r1
 800030e:	71fb      	strb	r3, [r7, #7]
 8000310:	4613      	mov	r3, r2
 8000312:	71bb      	strb	r3, [r7, #6]
    uint8_t tx[2] = { reg & 0x7F, val };
 8000314:	79fb      	ldrb	r3, [r7, #7]
 8000316:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800031a:	b2db      	uxtb	r3, r3
 800031c:	733b      	strb	r3, [r7, #12]
 800031e:	79bb      	ldrb	r3, [r7, #6]
 8000320:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000322:	2200      	movs	r2, #0
 8000324:	2108      	movs	r1, #8
 8000326:	480a      	ldr	r0, [pc, #40]	@ (8000350 <spiWrite+0x4c>)
 8000328:	f001 f868 	bl	80013fc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, tx, 2, HAL_MAX_DELAY);
 800032c:	f107 010c 	add.w	r1, r7, #12
 8000330:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000334:	2202      	movs	r2, #2
 8000336:	4807      	ldr	r0, [pc, #28]	@ (8000354 <spiWrite+0x50>)
 8000338:	f004 f9bb 	bl	80046b2 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 800033c:	2201      	movs	r2, #1
 800033e:	2108      	movs	r1, #8
 8000340:	4803      	ldr	r0, [pc, #12]	@ (8000350 <spiWrite+0x4c>)
 8000342:	f001 f85b 	bl	80013fc <HAL_GPIO_WritePin>
}
 8000346:	bf00      	nop
 8000348:	3710      	adds	r7, #16
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	48001000 	.word	0x48001000
 8000354:	200001e8 	.word	0x200001e8

08000358 <initL3GD20>:

void initL3GD20(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
    uint8_t who = spiRead(0x0F);
 800035e:	200f      	movs	r0, #15
 8000360:	f7ff ffa4 	bl	80002ac <spiRead>
 8000364:	4603      	mov	r3, r0
 8000366:	71fb      	strb	r3, [r7, #7]

    if (who != 0xD4 && who != 0xD3)
 8000368:	79fb      	ldrb	r3, [r7, #7]
 800036a:	2bd4      	cmp	r3, #212	@ 0xd4
 800036c:	d004      	beq.n	8000378 <initL3GD20+0x20>
 800036e:	79fb      	ldrb	r3, [r7, #7]
 8000370:	2bd3      	cmp	r3, #211	@ 0xd3
 8000372:	d001      	beq.n	8000378 <initL3GD20+0x20>
    {
        while (1);
 8000374:	bf00      	nop
 8000376:	e7fd      	b.n	8000374 <initL3GD20+0x1c>
    }

    spiWrite(0x20, 0x0F);
 8000378:	210f      	movs	r1, #15
 800037a:	2020      	movs	r0, #32
 800037c:	f7ff ffc2 	bl	8000304 <spiWrite>
    spiWrite(0x23, 0x00);
 8000380:	2100      	movs	r1, #0
 8000382:	2023      	movs	r0, #35	@ 0x23
 8000384:	f7ff ffbe 	bl	8000304 <spiWrite>
}
 8000388:	bf00      	nop
 800038a:	3708      	adds	r7, #8
 800038c:	46bd      	mov	sp, r7
 800038e:	bd80      	pop	{r7, pc}

08000390 <readActivity>:

float readActivity(void)
{
 8000390:	b590      	push	{r4, r7, lr}
 8000392:	b089      	sub	sp, #36	@ 0x24
 8000394:	af00      	add	r7, sp, #0
    int16_t x = (int16_t)((spiRead(0x29) << 8) | spiRead(0x28));
 8000396:	2029      	movs	r0, #41	@ 0x29
 8000398:	f7ff ff88 	bl	80002ac <spiRead>
 800039c:	4603      	mov	r3, r0
 800039e:	b21b      	sxth	r3, r3
 80003a0:	021b      	lsls	r3, r3, #8
 80003a2:	b21c      	sxth	r4, r3
 80003a4:	2028      	movs	r0, #40	@ 0x28
 80003a6:	f7ff ff81 	bl	80002ac <spiRead>
 80003aa:	4603      	mov	r3, r0
 80003ac:	b21b      	sxth	r3, r3
 80003ae:	4323      	orrs	r3, r4
 80003b0:	837b      	strh	r3, [r7, #26]
    int16_t y = (int16_t)((spiRead(0x2B) << 8) | spiRead(0x2A));
 80003b2:	202b      	movs	r0, #43	@ 0x2b
 80003b4:	f7ff ff7a 	bl	80002ac <spiRead>
 80003b8:	4603      	mov	r3, r0
 80003ba:	b21b      	sxth	r3, r3
 80003bc:	021b      	lsls	r3, r3, #8
 80003be:	b21c      	sxth	r4, r3
 80003c0:	202a      	movs	r0, #42	@ 0x2a
 80003c2:	f7ff ff73 	bl	80002ac <spiRead>
 80003c6:	4603      	mov	r3, r0
 80003c8:	b21b      	sxth	r3, r3
 80003ca:	4323      	orrs	r3, r4
 80003cc:	833b      	strh	r3, [r7, #24]
    int16_t z = (int16_t)((spiRead(0x2D) << 8) | spiRead(0x2C));
 80003ce:	202d      	movs	r0, #45	@ 0x2d
 80003d0:	f7ff ff6c 	bl	80002ac <spiRead>
 80003d4:	4603      	mov	r3, r0
 80003d6:	b21b      	sxth	r3, r3
 80003d8:	021b      	lsls	r3, r3, #8
 80003da:	b21c      	sxth	r4, r3
 80003dc:	202c      	movs	r0, #44	@ 0x2c
 80003de:	f7ff ff65 	bl	80002ac <spiRead>
 80003e2:	4603      	mov	r3, r0
 80003e4:	b21b      	sxth	r3, r3
 80003e6:	4323      	orrs	r3, r4
 80003e8:	82fb      	strh	r3, [r7, #22]

    float gx = x * 0.00875f;
 80003ea:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80003ee:	ee07 3a90 	vmov	s15, r3
 80003f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80003f6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80004bc <readActivity+0x12c>
 80003fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80003fe:	edc7 7a04 	vstr	s15, [r7, #16]
    float gy = y * 0.00875f;
 8000402:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8000406:	ee07 3a90 	vmov	s15, r3
 800040a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800040e:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 80004bc <readActivity+0x12c>
 8000412:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000416:	edc7 7a03 	vstr	s15, [r7, #12]
    float gz = z * 0.00875f;
 800041a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800041e:	ee07 3a90 	vmov	s15, r3
 8000422:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000426:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 80004bc <readActivity+0x12c>
 800042a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800042e:	edc7 7a02 	vstr	s15, [r7, #8]

    float activity = sqrtf(gx*gx + gy*gy + gz*gz);
 8000432:	edd7 7a04 	vldr	s15, [r7, #16]
 8000436:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800043a:	edd7 7a03 	vldr	s15, [r7, #12]
 800043e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000442:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000446:	edd7 7a02 	vldr	s15, [r7, #8]
 800044a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800044e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000452:	eeb0 0a67 	vmov.f32	s0, s15
 8000456:	f00a ff63 	bl	800b320 <sqrtf>
 800045a:	ed87 0a01 	vstr	s0, [r7, #4]

    static float activity_f = 0.0f;
    activity_f = 0.9f * activity_f + 0.1f * activity;
 800045e:	4b18      	ldr	r3, [pc, #96]	@ (80004c0 <readActivity+0x130>)
 8000460:	edd3 7a00 	vldr	s15, [r3]
 8000464:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80004c4 <readActivity+0x134>
 8000468:	ee27 7a87 	vmul.f32	s14, s15, s14
 800046c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000470:	eddf 6a15 	vldr	s13, [pc, #84]	@ 80004c8 <readActivity+0x138>
 8000474:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000478:	ee77 7a27 	vadd.f32	s15, s14, s15
 800047c:	4b10      	ldr	r3, [pc, #64]	@ (80004c0 <readActivity+0x130>)
 800047e:	edc3 7a00 	vstr	s15, [r3]

    float activity_norm = activity_f * 0.2f;
 8000482:	4b0f      	ldr	r3, [pc, #60]	@ (80004c0 <readActivity+0x130>)
 8000484:	edd3 7a00 	vldr	s15, [r3]
 8000488:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80004cc <readActivity+0x13c>
 800048c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000490:	edc7 7a07 	vstr	s15, [r7, #28]
    if (activity_norm > 100.0f)
 8000494:	edd7 7a07 	vldr	s15, [r7, #28]
 8000498:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80004d0 <readActivity+0x140>
 800049c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80004a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80004a4:	dd01      	ble.n	80004aa <readActivity+0x11a>
        activity_norm = 100.0f;
 80004a6:	4b0b      	ldr	r3, [pc, #44]	@ (80004d4 <readActivity+0x144>)
 80004a8:	61fb      	str	r3, [r7, #28]

    return activity_norm;
 80004aa:	69fb      	ldr	r3, [r7, #28]
 80004ac:	ee07 3a90 	vmov	s15, r3
}
 80004b0:	eeb0 0a67 	vmov.f32	s0, s15
 80004b4:	3724      	adds	r7, #36	@ 0x24
 80004b6:	46bd      	mov	sp, r7
 80004b8:	bd90      	pop	{r4, r7, pc}
 80004ba:	bf00      	nop
 80004bc:	3c0f5c29 	.word	0x3c0f5c29
 80004c0:	20000300 	.word	0x20000300
 80004c4:	3f666666 	.word	0x3f666666
 80004c8:	3dcccccd 	.word	0x3dcccccd
 80004cc:	3e4ccccd 	.word	0x3e4ccccd
 80004d0:	42c80000 	.word	0x42c80000
 80004d4:	42c80000 	.word	0x42c80000

080004d8 <setup_esp_wifi>:



void setup_esp_wifi(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
    static char rx_line[128];
    static uint8_t idx = 0;
    uint8_t c;

    if (HAL_UART_Receive(&huart1, &c, 1, 5) == HAL_OK)
 80004de:	1df9      	adds	r1, r7, #7
 80004e0:	2305      	movs	r3, #5
 80004e2:	2201      	movs	r2, #1
 80004e4:	4853      	ldr	r0, [pc, #332]	@ (8000634 <setup_esp_wifi+0x15c>)
 80004e6:	f004 feb6 	bl	8005256 <HAL_UART_Receive>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	f040 809c 	bne.w	800062a <setup_esp_wifi+0x152>
    {
        if (idx < sizeof(rx_line) - 1)
 80004f2:	4b51      	ldr	r3, [pc, #324]	@ (8000638 <setup_esp_wifi+0x160>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	2b7e      	cmp	r3, #126	@ 0x7e
 80004f8:	d809      	bhi.n	800050e <setup_esp_wifi+0x36>
            rx_line[idx++] = c;
 80004fa:	4b4f      	ldr	r3, [pc, #316]	@ (8000638 <setup_esp_wifi+0x160>)
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	1c5a      	adds	r2, r3, #1
 8000500:	b2d1      	uxtb	r1, r2
 8000502:	4a4d      	ldr	r2, [pc, #308]	@ (8000638 <setup_esp_wifi+0x160>)
 8000504:	7011      	strb	r1, [r2, #0]
 8000506:	461a      	mov	r2, r3
 8000508:	79f9      	ldrb	r1, [r7, #7]
 800050a:	4b4c      	ldr	r3, [pc, #304]	@ (800063c <setup_esp_wifi+0x164>)
 800050c:	5499      	strb	r1, [r3, r2]

        if (c == '>')
 800050e:	79fb      	ldrb	r3, [r7, #7]
 8000510:	2b3e      	cmp	r3, #62	@ 0x3e
 8000512:	d118      	bne.n	8000546 <setup_esp_wifi+0x6e>
        {
            rx_line[idx] = 0;
 8000514:	4b48      	ldr	r3, [pc, #288]	@ (8000638 <setup_esp_wifi+0x160>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	461a      	mov	r2, r3
 800051a:	4b48      	ldr	r3, [pc, #288]	@ (800063c <setup_esp_wifi+0x164>)
 800051c:	2100      	movs	r1, #0
 800051e:	5499      	strb	r1, [r3, r2]

            if (esp_state == ESP_WAIT_PROMPT)
 8000520:	4b47      	ldr	r3, [pc, #284]	@ (8000640 <setup_esp_wifi+0x168>)
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2b06      	cmp	r3, #6
 8000526:	d10b      	bne.n	8000540 <setup_esp_wifi+0x68>
            {
                HAL_UART_Transmit(&huart1,
 8000528:	4b46      	ldr	r3, [pc, #280]	@ (8000644 <setup_esp_wifi+0x16c>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	b29a      	uxth	r2, r3
 800052e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000532:	4945      	ldr	r1, [pc, #276]	@ (8000648 <setup_esp_wifi+0x170>)
 8000534:	483f      	ldr	r0, [pc, #252]	@ (8000634 <setup_esp_wifi+0x15c>)
 8000536:	f004 fe05 	bl	8005144 <HAL_UART_Transmit>
                                  (uint8_t*)esp_payload,
                                  esp_payload_len,
                                  HAL_MAX_DELAY);

                esp_state = ESP_DATA_SENT;
 800053a:	4b41      	ldr	r3, [pc, #260]	@ (8000640 <setup_esp_wifi+0x168>)
 800053c:	2207      	movs	r2, #7
 800053e:	701a      	strb	r2, [r3, #0]
            }
            idx = 0;
 8000540:	4b3d      	ldr	r3, [pc, #244]	@ (8000638 <setup_esp_wifi+0x160>)
 8000542:	2200      	movs	r2, #0
 8000544:	701a      	strb	r2, [r3, #0]
        }

        if (c == '\n')
 8000546:	79fb      	ldrb	r3, [r7, #7]
 8000548:	2b0a      	cmp	r3, #10
 800054a:	d16e      	bne.n	800062a <setup_esp_wifi+0x152>
        {
            rx_line[idx] = 0;
 800054c:	4b3a      	ldr	r3, [pc, #232]	@ (8000638 <setup_esp_wifi+0x160>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	4b3a      	ldr	r3, [pc, #232]	@ (800063c <setup_esp_wifi+0x164>)
 8000554:	2100      	movs	r1, #0
 8000556:	5499      	strb	r1, [r3, r2]
            idx = 0;
 8000558:	4b37      	ldr	r3, [pc, #220]	@ (8000638 <setup_esp_wifi+0x160>)
 800055a:	2200      	movs	r2, #0
 800055c:	701a      	strb	r2, [r3, #0]

            if (strstr(rx_line, "ready") && esp_state == ESP_WAIT_READY)
 800055e:	493b      	ldr	r1, [pc, #236]	@ (800064c <setup_esp_wifi+0x174>)
 8000560:	4836      	ldr	r0, [pc, #216]	@ (800063c <setup_esp_wifi+0x164>)
 8000562:	f00a fa51 	bl	800aa08 <strstr>
 8000566:	4603      	mov	r3, r0
 8000568:	2b00      	cmp	r3, #0
 800056a:	d00a      	beq.n	8000582 <setup_esp_wifi+0xaa>
 800056c:	4b34      	ldr	r3, [pc, #208]	@ (8000640 <setup_esp_wifi+0x168>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	d106      	bne.n	8000582 <setup_esp_wifi+0xaa>
            {
                ESP_Send_Command("AT\r\n");
 8000574:	4836      	ldr	r0, [pc, #216]	@ (8000650 <setup_esp_wifi+0x178>)
 8000576:	f7ff fe83 	bl	8000280 <ESP_Send_Command>
                esp_state = ESP_WAIT_AT_OK;
 800057a:	4b31      	ldr	r3, [pc, #196]	@ (8000640 <setup_esp_wifi+0x168>)
 800057c:	2201      	movs	r2, #1
 800057e:	701a      	strb	r2, [r3, #0]
 8000580:	e053      	b.n	800062a <setup_esp_wifi+0x152>
            }
            else if (strstr(rx_line, "OK") && esp_state == ESP_WAIT_AT_OK)
 8000582:	4934      	ldr	r1, [pc, #208]	@ (8000654 <setup_esp_wifi+0x17c>)
 8000584:	482d      	ldr	r0, [pc, #180]	@ (800063c <setup_esp_wifi+0x164>)
 8000586:	f00a fa3f 	bl	800aa08 <strstr>
 800058a:	4603      	mov	r3, r0
 800058c:	2b00      	cmp	r3, #0
 800058e:	d00a      	beq.n	80005a6 <setup_esp_wifi+0xce>
 8000590:	4b2b      	ldr	r3, [pc, #172]	@ (8000640 <setup_esp_wifi+0x168>)
 8000592:	781b      	ldrb	r3, [r3, #0]
 8000594:	2b01      	cmp	r3, #1
 8000596:	d106      	bne.n	80005a6 <setup_esp_wifi+0xce>
            {
                ESP_Send_Command("AT+CWMODE=1\r\n");
 8000598:	482f      	ldr	r0, [pc, #188]	@ (8000658 <setup_esp_wifi+0x180>)
 800059a:	f7ff fe71 	bl	8000280 <ESP_Send_Command>
                esp_state = ESP_WAIT_CWMODE_OK;
 800059e:	4b28      	ldr	r3, [pc, #160]	@ (8000640 <setup_esp_wifi+0x168>)
 80005a0:	2202      	movs	r2, #2
 80005a2:	701a      	strb	r2, [r3, #0]
 80005a4:	e041      	b.n	800062a <setup_esp_wifi+0x152>
            }
            else if (strstr(rx_line, "OK") && esp_state == ESP_WAIT_CWMODE_OK)
 80005a6:	492b      	ldr	r1, [pc, #172]	@ (8000654 <setup_esp_wifi+0x17c>)
 80005a8:	4824      	ldr	r0, [pc, #144]	@ (800063c <setup_esp_wifi+0x164>)
 80005aa:	f00a fa2d 	bl	800aa08 <strstr>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d00a      	beq.n	80005ca <setup_esp_wifi+0xf2>
 80005b4:	4b22      	ldr	r3, [pc, #136]	@ (8000640 <setup_esp_wifi+0x168>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	2b02      	cmp	r3, #2
 80005ba:	d106      	bne.n	80005ca <setup_esp_wifi+0xf2>
            {
                ESP_Send_Command("AT+CWJAP=\"virus\",\"987654321\"\r\n");
 80005bc:	4827      	ldr	r0, [pc, #156]	@ (800065c <setup_esp_wifi+0x184>)
 80005be:	f7ff fe5f 	bl	8000280 <ESP_Send_Command>
                esp_state = ESP_SEND_CWJAP;
 80005c2:	4b1f      	ldr	r3, [pc, #124]	@ (8000640 <setup_esp_wifi+0x168>)
 80005c4:	2203      	movs	r2, #3
 80005c6:	701a      	strb	r2, [r3, #0]
 80005c8:	e02f      	b.n	800062a <setup_esp_wifi+0x152>
            }
            else if (strstr(rx_line, "WIFI GOT IP") && esp_state == ESP_SEND_CWJAP)
 80005ca:	4925      	ldr	r1, [pc, #148]	@ (8000660 <setup_esp_wifi+0x188>)
 80005cc:	481b      	ldr	r0, [pc, #108]	@ (800063c <setup_esp_wifi+0x164>)
 80005ce:	f00a fa1b 	bl	800aa08 <strstr>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d00a      	beq.n	80005ee <setup_esp_wifi+0x116>
 80005d8:	4b19      	ldr	r3, [pc, #100]	@ (8000640 <setup_esp_wifi+0x168>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b03      	cmp	r3, #3
 80005de:	d106      	bne.n	80005ee <setup_esp_wifi+0x116>
            {
                ESP_Send_Command("AT+CIPSTART=\"TCP\",\"192.168.1.195\",1234\r\n");
 80005e0:	4820      	ldr	r0, [pc, #128]	@ (8000664 <setup_esp_wifi+0x18c>)
 80005e2:	f7ff fe4d 	bl	8000280 <ESP_Send_Command>
                esp_state = ESP_SEND_CIPSTART;
 80005e6:	4b16      	ldr	r3, [pc, #88]	@ (8000640 <setup_esp_wifi+0x168>)
 80005e8:	2204      	movs	r2, #4
 80005ea:	701a      	strb	r2, [r3, #0]
 80005ec:	e01d      	b.n	800062a <setup_esp_wifi+0x152>
            }
            else if (strstr(rx_line, "CONNECT") && esp_state == ESP_SEND_CIPSTART)
 80005ee:	491e      	ldr	r1, [pc, #120]	@ (8000668 <setup_esp_wifi+0x190>)
 80005f0:	4812      	ldr	r0, [pc, #72]	@ (800063c <setup_esp_wifi+0x164>)
 80005f2:	f00a fa09 	bl	800aa08 <strstr>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d007      	beq.n	800060c <setup_esp_wifi+0x134>
 80005fc:	4b10      	ldr	r3, [pc, #64]	@ (8000640 <setup_esp_wifi+0x168>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	2b04      	cmp	r3, #4
 8000602:	d103      	bne.n	800060c <setup_esp_wifi+0x134>
            {
                esp_state = ESP_WIFI_CONNECTED;
 8000604:	4b0e      	ldr	r3, [pc, #56]	@ (8000640 <setup_esp_wifi+0x168>)
 8000606:	2205      	movs	r2, #5
 8000608:	701a      	strb	r2, [r3, #0]
 800060a:	e00e      	b.n	800062a <setup_esp_wifi+0x152>
            }
            else if (strstr(rx_line, "SEND OK") && esp_state == ESP_DATA_SENT)
 800060c:	4917      	ldr	r1, [pc, #92]	@ (800066c <setup_esp_wifi+0x194>)
 800060e:	480b      	ldr	r0, [pc, #44]	@ (800063c <setup_esp_wifi+0x164>)
 8000610:	f00a f9fa 	bl	800aa08 <strstr>
 8000614:	4603      	mov	r3, r0
 8000616:	2b00      	cmp	r3, #0
 8000618:	d007      	beq.n	800062a <setup_esp_wifi+0x152>
 800061a:	4b09      	ldr	r3, [pc, #36]	@ (8000640 <setup_esp_wifi+0x168>)
 800061c:	781b      	ldrb	r3, [r3, #0]
 800061e:	2b07      	cmp	r3, #7
 8000620:	d103      	bne.n	800062a <setup_esp_wifi+0x152>
            {
                esp_state = ESP_WIFI_CONNECTED;
 8000622:	4b07      	ldr	r3, [pc, #28]	@ (8000640 <setup_esp_wifi+0x168>)
 8000624:	2205      	movs	r2, #5
 8000626:	701a      	strb	r2, [r3, #0]
            }
        }
    }
}
 8000628:	e7ff      	b.n	800062a <setup_esp_wifi+0x152>
 800062a:	bf00      	nop
 800062c:	3708      	adds	r7, #8
 800062e:	46bd      	mov	sp, r7
 8000630:	bd80      	pop	{r7, pc}
 8000632:	bf00      	nop
 8000634:	2000024c 	.word	0x2000024c
 8000638:	20000304 	.word	0x20000304
 800063c:	20000308 	.word	0x20000308
 8000640:	200002fc 	.word	0x200002fc
 8000644:	200002f8 	.word	0x200002f8
 8000648:	200002d8 	.word	0x200002d8
 800064c:	0800b37c 	.word	0x0800b37c
 8000650:	0800b384 	.word	0x0800b384
 8000654:	0800b38c 	.word	0x0800b38c
 8000658:	0800b390 	.word	0x0800b390
 800065c:	0800b3a0 	.word	0x0800b3a0
 8000660:	0800b3c0 	.word	0x0800b3c0
 8000664:	0800b3cc 	.word	0x0800b3cc
 8000668:	0800b3f8 	.word	0x0800b3f8
 800066c:	0800b400 	.word	0x0800b400

08000670 <main>:
/* USER CODE END 0 */

int main(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b08c      	sub	sp, #48	@ 0x30
 8000674:	af02      	add	r7, sp, #8
	HAL_Init();
 8000676:	f000 fb2f 	bl	8000cd8 <HAL_Init>
	SystemClock_Config();
 800067a:	f000 f873 	bl	8000764 <SystemClock_Config>

	MX_GPIO_Init();
 800067e:	f000 f93f 	bl	8000900 <MX_GPIO_Init>
	MX_USB_DEVICE_Init();
 8000682:	f009 fc9d 	bl	8009fc0 <MX_USB_DEVICE_Init>

	HAL_Delay(1000);
 8000686:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800068a:	f000 fb8b 	bl	8000da4 <HAL_Delay>

	MX_SPI1_Init();
 800068e:	f000 f8c9 	bl	8000824 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8000692:	f000 f905 	bl	80008a0 <MX_USART1_UART_Init>


    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 8000696:	2201      	movs	r2, #1
 8000698:	2108      	movs	r1, #8
 800069a:	482a      	ldr	r0, [pc, #168]	@ (8000744 <main+0xd4>)
 800069c:	f000 feae 	bl	80013fc <HAL_GPIO_WritePin>
    initL3GD20();
 80006a0:	f7ff fe5a 	bl	8000358 <initL3GD20>
    }
    */

    while (1)
    {
        setup_esp_wifi();
 80006a4:	f7ff ff18 	bl	80004d8 <setup_esp_wifi>

        if (esp_state == ESP_WIFI_CONNECTED)
 80006a8:	4b27      	ldr	r3, [pc, #156]	@ (8000748 <main+0xd8>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b05      	cmp	r3, #5
 80006ae:	d1f9      	bne.n	80006a4 <main+0x34>
        {
            if (HAL_GetTick() - last_send_tick > 1000)
 80006b0:	f000 fb6c 	bl	8000d8c <HAL_GetTick>
 80006b4:	4602      	mov	r2, r0
 80006b6:	4b25      	ldr	r3, [pc, #148]	@ (800074c <main+0xdc>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	1ad3      	subs	r3, r2, r3
 80006bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80006c0:	d9f0      	bls.n	80006a4 <main+0x34>
            {
                float activity = readActivity();
 80006c2:	f7ff fe65 	bl	8000390 <readActivity>
 80006c6:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
                int activity_i = (int)(activity * 10);
 80006ca:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80006ce:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80006d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006d6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80006da:	ee17 3a90 	vmov	r3, s15
 80006de:	623b      	str	r3, [r7, #32]

                esp_payload_len = snprintf(esp_payload,
 80006e0:	6a3b      	ldr	r3, [r7, #32]
 80006e2:	4a1b      	ldr	r2, [pc, #108]	@ (8000750 <main+0xe0>)
 80006e4:	fb82 1203 	smull	r1, r2, r2, r3
 80006e8:	1092      	asrs	r2, r2, #2
 80006ea:	17db      	asrs	r3, r3, #31
 80006ec:	1ad0      	subs	r0, r2, r3
 80006ee:	6a39      	ldr	r1, [r7, #32]
 80006f0:	4b17      	ldr	r3, [pc, #92]	@ (8000750 <main+0xe0>)
 80006f2:	fb83 2301 	smull	r2, r3, r3, r1
 80006f6:	109a      	asrs	r2, r3, #2
 80006f8:	17cb      	asrs	r3, r1, #31
 80006fa:	1ad2      	subs	r2, r2, r3
 80006fc:	4613      	mov	r3, r2
 80006fe:	009b      	lsls	r3, r3, #2
 8000700:	4413      	add	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	1aca      	subs	r2, r1, r3
 8000706:	9200      	str	r2, [sp, #0]
 8000708:	4603      	mov	r3, r0
 800070a:	4a12      	ldr	r2, [pc, #72]	@ (8000754 <main+0xe4>)
 800070c:	2120      	movs	r1, #32
 800070e:	4812      	ldr	r0, [pc, #72]	@ (8000758 <main+0xe8>)
 8000710:	f00a f93c 	bl	800a98c <sniprintf>
 8000714:	4603      	mov	r3, r0
 8000716:	4a11      	ldr	r2, [pc, #68]	@ (800075c <main+0xec>)
 8000718:	6013      	str	r3, [r2, #0]
                                           "ACT:%d.%d\n",
                                           activity_i / 10,
                                           activity_i % 10);

                char cmd[32];
                snprintf(cmd, sizeof(cmd),
 800071a:	4b10      	ldr	r3, [pc, #64]	@ (800075c <main+0xec>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	4638      	mov	r0, r7
 8000720:	4a0f      	ldr	r2, [pc, #60]	@ (8000760 <main+0xf0>)
 8000722:	2120      	movs	r1, #32
 8000724:	f00a f932 	bl	800a98c <sniprintf>
                         "AT+CIPSEND=%d\r\n",
                         esp_payload_len);

                ESP_Send_Command(cmd);
 8000728:	463b      	mov	r3, r7
 800072a:	4618      	mov	r0, r3
 800072c:	f7ff fda8 	bl	8000280 <ESP_Send_Command>

                esp_state = ESP_WAIT_PROMPT;
 8000730:	4b05      	ldr	r3, [pc, #20]	@ (8000748 <main+0xd8>)
 8000732:	2206      	movs	r2, #6
 8000734:	701a      	strb	r2, [r3, #0]
                last_send_tick = HAL_GetTick();
 8000736:	f000 fb29 	bl	8000d8c <HAL_GetTick>
 800073a:	4603      	mov	r3, r0
 800073c:	4a03      	ldr	r2, [pc, #12]	@ (800074c <main+0xdc>)
 800073e:	6013      	str	r3, [r2, #0]
        setup_esp_wifi();
 8000740:	e7b0      	b.n	80006a4 <main+0x34>
 8000742:	bf00      	nop
 8000744:	48001000 	.word	0x48001000
 8000748:	200002fc 	.word	0x200002fc
 800074c:	200002d4 	.word	0x200002d4
 8000750:	66666667 	.word	0x66666667
 8000754:	0800b408 	.word	0x0800b408
 8000758:	200002d8 	.word	0x200002d8
 800075c:	200002f8 	.word	0x200002f8
 8000760:	0800b414 	.word	0x0800b414

08000764 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	b09e      	sub	sp, #120	@ 0x78
 8000768:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800076a:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800076e:	2228      	movs	r2, #40	@ 0x28
 8000770:	2100      	movs	r1, #0
 8000772:	4618      	mov	r0, r3
 8000774:	f00a f940 	bl	800a9f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000778:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800077c:	2200      	movs	r2, #0
 800077e:	601a      	str	r2, [r3, #0]
 8000780:	605a      	str	r2, [r3, #4]
 8000782:	609a      	str	r2, [r3, #8]
 8000784:	60da      	str	r2, [r3, #12]
 8000786:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000788:	463b      	mov	r3, r7
 800078a:	223c      	movs	r2, #60	@ 0x3c
 800078c:	2100      	movs	r1, #0
 800078e:	4618      	mov	r0, r3
 8000790:	f00a f932 	bl	800a9f8 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000794:	2301      	movs	r3, #1
 8000796:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000798:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800079c:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800079e:	2300      	movs	r3, #0
 80007a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007a2:	2301      	movs	r3, #1
 80007a4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007a6:	2302      	movs	r3, #2
 80007a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007aa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007ae:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80007b0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80007b4:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80007ba:	4618      	mov	r0, r3
 80007bc:	f002 fb00 	bl	8002dc0 <HAL_RCC_OscConfig>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <SystemClock_Config+0x66>
  {
    Error_Handler();
 80007c6:	f000 f919 	bl	80009fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ca:	230f      	movs	r3, #15
 80007cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ce:	2302      	movs	r3, #2
 80007d0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d2:	2300      	movs	r3, #0
 80007d4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007dc:	2300      	movs	r3, #0
 80007de:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007e0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80007e4:	2101      	movs	r1, #1
 80007e6:	4618      	mov	r0, r3
 80007e8:	f003 faf8 	bl	8003ddc <HAL_RCC_ClockConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x92>
  {
    Error_Handler();
 80007f2:	f000 f903 	bl	80009fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 80007f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000820 <SystemClock_Config+0xbc>)
 80007f8:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 80007fe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000802:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000804:	463b      	mov	r3, r7
 8000806:	4618      	mov	r0, r3
 8000808:	f003 fcfa 	bl	8004200 <HAL_RCCEx_PeriphCLKConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000812:	f000 f8f3 	bl	80009fc <Error_Handler>
  }
}
 8000816:	bf00      	nop
 8000818:	3778      	adds	r7, #120	@ 0x78
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	00020001 	.word	0x00020001

08000824 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000828:	4b1b      	ldr	r3, [pc, #108]	@ (8000898 <MX_SPI1_Init+0x74>)
 800082a:	4a1c      	ldr	r2, [pc, #112]	@ (800089c <MX_SPI1_Init+0x78>)
 800082c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800082e:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000830:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000834:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000836:	4b18      	ldr	r3, [pc, #96]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;	//<-----------------------------
 800083c:	4b16      	ldr	r3, [pc, #88]	@ (8000898 <MX_SPI1_Init+0x74>)
 800083e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000842:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000844:	4b14      	ldr	r3, [pc, #80]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000846:	2202      	movs	r2, #2
 8000848:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase    = SPI_PHASE_2EDGE;
 800084a:	4b13      	ldr	r3, [pc, #76]	@ (8000898 <MX_SPI1_Init+0x74>)
 800084c:	2201      	movs	r2, #1
 800084e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000850:	4b11      	ldr	r3, [pc, #68]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000852:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000856:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000858:	4b0f      	ldr	r3, [pc, #60]	@ (8000898 <MX_SPI1_Init+0x74>)
 800085a:	2208      	movs	r2, #8
 800085c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800085e:	4b0e      	ldr	r3, [pc, #56]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000860:	2200      	movs	r2, #0
 8000862:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000864:	4b0c      	ldr	r3, [pc, #48]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000866:	2200      	movs	r2, #0
 8000868:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800086a:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <MX_SPI1_Init+0x74>)
 800086c:	2200      	movs	r2, #0
 800086e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000870:	4b09      	ldr	r3, [pc, #36]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000872:	2207      	movs	r2, #7
 8000874:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000876:	4b08      	ldr	r3, [pc, #32]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000878:	2200      	movs	r2, #0
 800087a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800087c:	4b06      	ldr	r3, [pc, #24]	@ (8000898 <MX_SPI1_Init+0x74>)
 800087e:	2208      	movs	r2, #8
 8000880:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000882:	4805      	ldr	r0, [pc, #20]	@ (8000898 <MX_SPI1_Init+0x74>)
 8000884:	f003 fe6a 	bl	800455c <HAL_SPI_Init>
 8000888:	4603      	mov	r3, r0
 800088a:	2b00      	cmp	r3, #0
 800088c:	d001      	beq.n	8000892 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800088e:	f000 f8b5 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000892:	bf00      	nop
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200001e8 	.word	0x200001e8
 800089c:	40013000 	.word	0x40013000

080008a0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008a4:	4b14      	ldr	r3, [pc, #80]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008a6:	4a15      	ldr	r2, [pc, #84]	@ (80008fc <MX_USART1_UART_Init+0x5c>)
 80008a8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008aa:	4b13      	ldr	r3, [pc, #76]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80008b0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008b2:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008b8:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008ba:	2200      	movs	r2, #0
 80008bc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008c4:	4b0c      	ldr	r3, [pc, #48]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008c6:	220c      	movs	r2, #12
 80008c8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008d0:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008d6:	4b08      	ldr	r3, [pc, #32]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008dc:	4b06      	ldr	r3, [pc, #24]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008e2:	4805      	ldr	r0, [pc, #20]	@ (80008f8 <MX_USART1_UART_Init+0x58>)
 80008e4:	f004 fbe0 	bl	80050a8 <HAL_UART_Init>
 80008e8:	4603      	mov	r3, r0
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d001      	beq.n	80008f2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80008ee:	f000 f885 	bl	80009fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	2000024c 	.word	0x2000024c
 80008fc:	40013800 	.word	0x40013800

08000900 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b08a      	sub	sp, #40	@ 0x28
 8000904:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000906:	f107 0314 	add.w	r3, r7, #20
 800090a:	2200      	movs	r2, #0
 800090c:	601a      	str	r2, [r3, #0]
 800090e:	605a      	str	r2, [r3, #4]
 8000910:	609a      	str	r2, [r3, #8]
 8000912:	60da      	str	r2, [r3, #12]
 8000914:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000916:	4b37      	ldr	r3, [pc, #220]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000918:	695b      	ldr	r3, [r3, #20]
 800091a:	4a36      	ldr	r2, [pc, #216]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800091c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000920:	6153      	str	r3, [r2, #20]
 8000922:	4b34      	ldr	r3, [pc, #208]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000924:	695b      	ldr	r3, [r3, #20]
 8000926:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800092a:	613b      	str	r3, [r7, #16]
 800092c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092e:	4b31      	ldr	r3, [pc, #196]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000930:	695b      	ldr	r3, [r3, #20]
 8000932:	4a30      	ldr	r2, [pc, #192]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000934:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000938:	6153      	str	r3, [r2, #20]
 800093a:	4b2e      	ldr	r3, [pc, #184]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800093c:	695b      	ldr	r3, [r3, #20]
 800093e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000942:	60fb      	str	r3, [r7, #12]
 8000944:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000946:	4b2b      	ldr	r3, [pc, #172]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000948:	695b      	ldr	r3, [r3, #20]
 800094a:	4a2a      	ldr	r2, [pc, #168]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800094c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000950:	6153      	str	r3, [r2, #20]
 8000952:	4b28      	ldr	r3, [pc, #160]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000954:	695b      	ldr	r3, [r3, #20]
 8000956:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	4b25      	ldr	r3, [pc, #148]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000960:	695b      	ldr	r3, [r3, #20]
 8000962:	4a24      	ldr	r2, [pc, #144]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000964:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000968:	6153      	str	r3, [r2, #20]
 800096a:	4b22      	ldr	r3, [pc, #136]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800096c:	695b      	ldr	r3, [r3, #20]
 800096e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000976:	4b1f      	ldr	r3, [pc, #124]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000978:	695b      	ldr	r3, [r3, #20]
 800097a:	4a1e      	ldr	r2, [pc, #120]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 800097c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000980:	6153      	str	r3, [r2, #20]
 8000982:	4b1c      	ldr	r3, [pc, #112]	@ (80009f4 <MX_GPIO_Init+0xf4>)
 8000984:	695b      	ldr	r3, [r3, #20]
 8000986:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800098a:	603b      	str	r3, [r7, #0]
 800098c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800098e:	2200      	movs	r2, #0
 8000990:	f64f 7108 	movw	r1, #65288	@ 0xff08
 8000994:	4818      	ldr	r0, [pc, #96]	@ (80009f8 <MX_GPIO_Init+0xf8>)
 8000996:	f000 fd31 	bl	80013fc <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800099a:	2337      	movs	r3, #55	@ 0x37
 800099c:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099e:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 80009a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009a8:	f107 0314 	add.w	r3, r7, #20
 80009ac:	4619      	mov	r1, r3
 80009ae:	4812      	ldr	r0, [pc, #72]	@ (80009f8 <MX_GPIO_Init+0xf8>)
 80009b0:	f000 fbaa 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80009b4:	f64f 7308 	movw	r3, #65288	@ 0xff08
 80009b8:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ba:	2301      	movs	r3, #1
 80009bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009c2:	2300      	movs	r3, #0
 80009c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009c6:	f107 0314 	add.w	r3, r7, #20
 80009ca:	4619      	mov	r1, r3
 80009cc:	480a      	ldr	r0, [pc, #40]	@ (80009f8 <MX_GPIO_Init+0xf8>)
 80009ce:	f000 fb9b 	bl	8001108 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80009d2:	2301      	movs	r3, #1
 80009d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d6:	2300      	movs	r3, #0
 80009d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80009de:	f107 0314 	add.w	r3, r7, #20
 80009e2:	4619      	mov	r1, r3
 80009e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009e8:	f000 fb8e 	bl	8001108 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009ec:	bf00      	nop
 80009ee:	3728      	adds	r7, #40	@ 0x28
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	40021000 	.word	0x40021000
 80009f8:	48001000 	.word	0x48001000

080009fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a00:	b672      	cpsid	i
}
 8000a02:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a04:	bf00      	nop
 8000a06:	e7fd      	b.n	8000a04 <Error_Handler+0x8>

08000a08 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a10:	699b      	ldr	r3, [r3, #24]
 8000a12:	4a0e      	ldr	r2, [pc, #56]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a14:	f043 0301 	orr.w	r3, r3, #1
 8000a18:	6193      	str	r3, [r2, #24]
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a1c:	699b      	ldr	r3, [r3, #24]
 8000a1e:	f003 0301 	and.w	r3, r3, #1
 8000a22:	607b      	str	r3, [r7, #4]
 8000a24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a26:	4b09      	ldr	r3, [pc, #36]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a28:	69db      	ldr	r3, [r3, #28]
 8000a2a:	4a08      	ldr	r2, [pc, #32]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a30:	61d3      	str	r3, [r2, #28]
 8000a32:	4b06      	ldr	r3, [pc, #24]	@ (8000a4c <HAL_MspInit+0x44>)
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a3a:	603b      	str	r3, [r7, #0]
 8000a3c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000a3e:	2007      	movs	r0, #7
 8000a40:	f000 faa4 	bl	8000f8c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a44:	bf00      	nop
 8000a46:	3708      	adds	r7, #8
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	40021000 	.word	0x40021000

08000a50 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08a      	sub	sp, #40	@ 0x28
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 0314 	add.w	r3, r7, #20
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a17      	ldr	r2, [pc, #92]	@ (8000acc <HAL_SPI_MspInit+0x7c>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d128      	bne.n	8000ac4 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a72:	4b17      	ldr	r3, [pc, #92]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a74:	699b      	ldr	r3, [r3, #24]
 8000a76:	4a16      	ldr	r2, [pc, #88]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a7c:	6193      	str	r3, [r2, #24]
 8000a7e:	4b14      	ldr	r3, [pc, #80]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a80:	699b      	ldr	r3, [r3, #24]
 8000a82:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a86:	613b      	str	r3, [r7, #16]
 8000a88:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	4b11      	ldr	r3, [pc, #68]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a8c:	695b      	ldr	r3, [r3, #20]
 8000a8e:	4a10      	ldr	r2, [pc, #64]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a94:	6153      	str	r3, [r2, #20]
 8000a96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ad0 <HAL_SPI_MspInit+0x80>)
 8000a98:	695b      	ldr	r3, [r3, #20]
 8000a9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a9e:	60fb      	str	r3, [r7, #12]
 8000aa0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 8000aa2:	23e0      	movs	r3, #224	@ 0xe0
 8000aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aae:	2303      	movs	r3, #3
 8000ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ab2:	2305      	movs	r3, #5
 8000ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab6:	f107 0314 	add.w	r3, r7, #20
 8000aba:	4619      	mov	r1, r3
 8000abc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ac0:	f000 fb22 	bl	8001108 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000ac4:	bf00      	nop
 8000ac6:	3728      	adds	r7, #40	@ 0x28
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	40013000 	.word	0x40013000
 8000ad0:	40021000 	.word	0x40021000

08000ad4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b08a      	sub	sp, #40	@ 0x28
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	f107 0314 	add.w	r3, r7, #20
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	601a      	str	r2, [r3, #0]
 8000ae4:	605a      	str	r2, [r3, #4]
 8000ae6:	609a      	str	r2, [r3, #8]
 8000ae8:	60da      	str	r2, [r3, #12]
 8000aea:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a1b      	ldr	r2, [pc, #108]	@ (8000b60 <HAL_UART_MspInit+0x8c>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d12f      	bne.n	8000b56 <HAL_UART_MspInit+0x82>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000af6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000af8:	699b      	ldr	r3, [r3, #24]
 8000afa:	4a1a      	ldr	r2, [pc, #104]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000afc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b00:	6193      	str	r3, [r2, #24]
 8000b02:	4b18      	ldr	r3, [pc, #96]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b04:	699b      	ldr	r3, [r3, #24]
 8000b06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	4b15      	ldr	r3, [pc, #84]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b10:	695b      	ldr	r3, [r3, #20]
 8000b12:	4a14      	ldr	r2, [pc, #80]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b14:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000b18:	6153      	str	r3, [r2, #20]
 8000b1a:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <HAL_UART_MspInit+0x90>)
 8000b1c:	695b      	ldr	r3, [r3, #20]
 8000b1e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000b22:	60fb      	str	r3, [r7, #12]
 8000b24:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000b26:	2330      	movs	r3, #48	@ 0x30
 8000b28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b32:	2303      	movs	r3, #3
 8000b34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b36:	2307      	movs	r3, #7
 8000b38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b3a:	f107 0314 	add.w	r3, r7, #20
 8000b3e:	4619      	mov	r1, r3
 8000b40:	4809      	ldr	r0, [pc, #36]	@ (8000b68 <HAL_UART_MspInit+0x94>)
 8000b42:	f000 fae1 	bl	8001108 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b46:	2200      	movs	r2, #0
 8000b48:	2100      	movs	r1, #0
 8000b4a:	2025      	movs	r0, #37	@ 0x25
 8000b4c:	f000 fa29 	bl	8000fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b50:	2025      	movs	r0, #37	@ 0x25
 8000b52:	f000 fa42 	bl	8000fda <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8000b56:	bf00      	nop
 8000b58:	3728      	adds	r7, #40	@ 0x28
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}
 8000b5e:	bf00      	nop
 8000b60:	40013800 	.word	0x40013800
 8000b64:	40021000 	.word	0x40021000
 8000b68:	48000800 	.word	0x48000800

08000b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b70:	bf00      	nop
 8000b72:	e7fd      	b.n	8000b70 <NMI_Handler+0x4>

08000b74 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b78:	bf00      	nop
 8000b7a:	e7fd      	b.n	8000b78 <HardFault_Handler+0x4>

08000b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b80:	bf00      	nop
 8000b82:	e7fd      	b.n	8000b80 <MemManage_Handler+0x4>

08000b84 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b88:	bf00      	nop
 8000b8a:	e7fd      	b.n	8000b88 <BusFault_Handler+0x4>

08000b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b90:	bf00      	nop
 8000b92:	e7fd      	b.n	8000b90 <UsageFault_Handler+0x4>

08000b94 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b98:	bf00      	nop
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr

08000ba2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr

08000bb0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr

08000bbe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc2:	f000 f8cf 	bl	8000d64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
	...

08000bcc <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000bd0:	4802      	ldr	r0, [pc, #8]	@ (8000bdc <USB_LP_CAN_RX0_IRQHandler+0x10>)
 8000bd2:	f000 fd18 	bl	8001606 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	2000109c 	.word	0x2000109c

08000be0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000be4:	4802      	ldr	r0, [pc, #8]	@ (8000bf0 <USART1_IRQHandler+0x10>)
 8000be6:	f004 fbed 	bl	80053c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	2000024c 	.word	0x2000024c

08000bf4 <_sbrk>:
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b086      	sub	sp, #24
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
 8000bfc:	4a14      	ldr	r2, [pc, #80]	@ (8000c50 <_sbrk+0x5c>)
 8000bfe:	4b15      	ldr	r3, [pc, #84]	@ (8000c54 <_sbrk+0x60>)
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	613b      	str	r3, [r7, #16]
 8000c08:	4b13      	ldr	r3, [pc, #76]	@ (8000c58 <_sbrk+0x64>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d102      	bne.n	8000c16 <_sbrk+0x22>
 8000c10:	4b11      	ldr	r3, [pc, #68]	@ (8000c58 <_sbrk+0x64>)
 8000c12:	4a12      	ldr	r2, [pc, #72]	@ (8000c5c <_sbrk+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
 8000c16:	4b10      	ldr	r3, [pc, #64]	@ (8000c58 <_sbrk+0x64>)
 8000c18:	681a      	ldr	r2, [r3, #0]
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	4413      	add	r3, r2
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	429a      	cmp	r2, r3
 8000c22:	d207      	bcs.n	8000c34 <_sbrk+0x40>
 8000c24:	f009 ff06 	bl	800aa34 <__errno>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	220c      	movs	r2, #12
 8000c2c:	601a      	str	r2, [r3, #0]
 8000c2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c32:	e009      	b.n	8000c48 <_sbrk+0x54>
 8000c34:	4b08      	ldr	r3, [pc, #32]	@ (8000c58 <_sbrk+0x64>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <_sbrk+0x64>)
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	4413      	add	r3, r2
 8000c42:	4a05      	ldr	r2, [pc, #20]	@ (8000c58 <_sbrk+0x64>)
 8000c44:	6013      	str	r3, [r2, #0]
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	4618      	mov	r0, r3
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	2000a000 	.word	0x2000a000
 8000c54:	00000400 	.word	0x00000400
 8000c58:	20000388 	.word	0x20000388
 8000c5c:	200016d8 	.word	0x200016d8

08000c60 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c64:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <SystemInit+0x20>)
 8000c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c6a:	4a05      	ldr	r2, [pc, #20]	@ (8000c80 <SystemInit+0x20>)
 8000c6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c74:	bf00      	nop
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop
 8000c80:	e000ed00 	.word	0xe000ed00

08000c84 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000cbc <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff ffea 	bl	8000c60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480c      	ldr	r0, [pc, #48]	@ (8000cc0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c8e:	490d      	ldr	r1, [pc, #52]	@ (8000cc4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c90:	4a0d      	ldr	r2, [pc, #52]	@ (8000cc8 <LoopForever+0xe>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ccc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ca4:	4c0a      	ldr	r4, [pc, #40]	@ (8000cd0 <LoopForever+0x16>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f009 fec5 	bl	800aa40 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cb6:	f7ff fcdb 	bl	8000670 <main>

08000cba <LoopForever>:

LoopForever:
    b LoopForever
 8000cba:	e7fe      	b.n	8000cba <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000cbc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8000cc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc4:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8000cc8:	0800b4e8 	.word	0x0800b4e8
  ldr r2, =_sbss
 8000ccc:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8000cd0:	200016d8 	.word	0x200016d8

08000cd4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cd4:	e7fe      	b.n	8000cd4 <ADC1_2_IRQHandler>
	...

08000cd8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cdc:	4b08      	ldr	r3, [pc, #32]	@ (8000d00 <HAL_Init+0x28>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a07      	ldr	r2, [pc, #28]	@ (8000d00 <HAL_Init+0x28>)
 8000ce2:	f043 0310 	orr.w	r3, r3, #16
 8000ce6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce8:	2003      	movs	r0, #3
 8000cea:	f000 f94f 	bl	8000f8c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cee:	2000      	movs	r0, #0
 8000cf0:	f000 f808 	bl	8000d04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf4:	f7ff fe88 	bl	8000a08 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf8:	2300      	movs	r3, #0
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40022000 	.word	0x40022000

08000d04 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d0c:	4b12      	ldr	r3, [pc, #72]	@ (8000d58 <HAL_InitTick+0x54>)
 8000d0e:	681a      	ldr	r2, [r3, #0]
 8000d10:	4b12      	ldr	r3, [pc, #72]	@ (8000d5c <HAL_InitTick+0x58>)
 8000d12:	781b      	ldrb	r3, [r3, #0]
 8000d14:	4619      	mov	r1, r3
 8000d16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f967 	bl	8000ff6 <HAL_SYSTICK_Config>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d001      	beq.n	8000d32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	e00e      	b.n	8000d50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	2b0f      	cmp	r3, #15
 8000d36:	d80a      	bhi.n	8000d4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d38:	2200      	movs	r2, #0
 8000d3a:	6879      	ldr	r1, [r7, #4]
 8000d3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d40:	f000 f92f 	bl	8000fa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d44:	4a06      	ldr	r2, [pc, #24]	@ (8000d60 <HAL_InitTick+0x5c>)
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	e000      	b.n	8000d50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3708      	adds	r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	20000008 	.word	0x20000008
 8000d60:	20000004 	.word	0x20000004

08000d64 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d68:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <HAL_IncTick+0x20>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
 8000d6c:	461a      	mov	r2, r3
 8000d6e:	4b06      	ldr	r3, [pc, #24]	@ (8000d88 <HAL_IncTick+0x24>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4413      	add	r3, r2
 8000d74:	4a04      	ldr	r2, [pc, #16]	@ (8000d88 <HAL_IncTick+0x24>)
 8000d76:	6013      	str	r3, [r2, #0]
}
 8000d78:	bf00      	nop
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	20000008 	.word	0x20000008
 8000d88:	2000038c 	.word	0x2000038c

08000d8c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000d90:	4b03      	ldr	r3, [pc, #12]	@ (8000da0 <HAL_GetTick+0x14>)
 8000d92:	681b      	ldr	r3, [r3, #0]
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	2000038c 	.word	0x2000038c

08000da4 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dac:	f7ff ffee 	bl	8000d8c <HAL_GetTick>
 8000db0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000db6:	68fb      	ldr	r3, [r7, #12]
 8000db8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000dbc:	d005      	beq.n	8000dca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000de8 <HAL_Delay+0x44>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	461a      	mov	r2, r3
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	4413      	add	r3, r2
 8000dc8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000dca:	bf00      	nop
 8000dcc:	f7ff ffde 	bl	8000d8c <HAL_GetTick>
 8000dd0:	4602      	mov	r2, r0
 8000dd2:	68bb      	ldr	r3, [r7, #8]
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	68fa      	ldr	r2, [r7, #12]
 8000dd8:	429a      	cmp	r2, r3
 8000dda:	d8f7      	bhi.n	8000dcc <HAL_Delay+0x28>
  {
  }
}
 8000ddc:	bf00      	nop
 8000dde:	bf00      	nop
 8000de0:	3710      	adds	r7, #16
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	20000008 	.word	0x20000008

08000dec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dec:	b480      	push	{r7}
 8000dee:	b085      	sub	sp, #20
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000dfe:	68db      	ldr	r3, [r3, #12]
 8000e00:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e02:	68ba      	ldr	r2, [r7, #8]
 8000e04:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e08:	4013      	ands	r3, r2
 8000e0a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e10:	68bb      	ldr	r3, [r7, #8]
 8000e12:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e14:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e1e:	4a04      	ldr	r2, [pc, #16]	@ (8000e30 <__NVIC_SetPriorityGrouping+0x44>)
 8000e20:	68bb      	ldr	r3, [r7, #8]
 8000e22:	60d3      	str	r3, [r2, #12]
}
 8000e24:	bf00      	nop
 8000e26:	3714      	adds	r7, #20
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e34:	b480      	push	{r7}
 8000e36:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e38:	4b04      	ldr	r3, [pc, #16]	@ (8000e4c <__NVIC_GetPriorityGrouping+0x18>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	f003 0307 	and.w	r3, r3, #7
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr
 8000e4c:	e000ed00 	.word	0xe000ed00

08000e50 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	db0b      	blt.n	8000e7a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	f003 021f 	and.w	r2, r3, #31
 8000e68:	4907      	ldr	r1, [pc, #28]	@ (8000e88 <__NVIC_EnableIRQ+0x38>)
 8000e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e6e:	095b      	lsrs	r3, r3, #5
 8000e70:	2001      	movs	r0, #1
 8000e72:	fa00 f202 	lsl.w	r2, r0, r2
 8000e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e7a:	bf00      	nop
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	e000e100 	.word	0xe000e100

08000e8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	6039      	str	r1, [r7, #0]
 8000e96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	db0a      	blt.n	8000eb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	b2da      	uxtb	r2, r3
 8000ea4:	490c      	ldr	r1, [pc, #48]	@ (8000ed8 <__NVIC_SetPriority+0x4c>)
 8000ea6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eaa:	0112      	lsls	r2, r2, #4
 8000eac:	b2d2      	uxtb	r2, r2
 8000eae:	440b      	add	r3, r1
 8000eb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb4:	e00a      	b.n	8000ecc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	b2da      	uxtb	r2, r3
 8000eba:	4908      	ldr	r1, [pc, #32]	@ (8000edc <__NVIC_SetPriority+0x50>)
 8000ebc:	79fb      	ldrb	r3, [r7, #7]
 8000ebe:	f003 030f 	and.w	r3, r3, #15
 8000ec2:	3b04      	subs	r3, #4
 8000ec4:	0112      	lsls	r2, r2, #4
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	440b      	add	r3, r1
 8000eca:	761a      	strb	r2, [r3, #24]
}
 8000ecc:	bf00      	nop
 8000ece:	370c      	adds	r7, #12
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000e100 	.word	0xe000e100
 8000edc:	e000ed00 	.word	0xe000ed00

08000ee0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b089      	sub	sp, #36	@ 0x24
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	f003 0307 	and.w	r3, r3, #7
 8000ef2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef4:	69fb      	ldr	r3, [r7, #28]
 8000ef6:	f1c3 0307 	rsb	r3, r3, #7
 8000efa:	2b04      	cmp	r3, #4
 8000efc:	bf28      	it	cs
 8000efe:	2304      	movcs	r3, #4
 8000f00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	3304      	adds	r3, #4
 8000f06:	2b06      	cmp	r3, #6
 8000f08:	d902      	bls.n	8000f10 <NVIC_EncodePriority+0x30>
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	3b03      	subs	r3, #3
 8000f0e:	e000      	b.n	8000f12 <NVIC_EncodePriority+0x32>
 8000f10:	2300      	movs	r3, #0
 8000f12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f14:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43da      	mvns	r2, r3
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	401a      	ands	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f32:	43d9      	mvns	r1, r3
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f38:	4313      	orrs	r3, r2
         );
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3724      	adds	r7, #36	@ 0x24
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
	...

08000f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	3b01      	subs	r3, #1
 8000f54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f58:	d301      	bcc.n	8000f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	e00f      	b.n	8000f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f88 <SysTick_Config+0x40>)
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	3b01      	subs	r3, #1
 8000f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f66:	210f      	movs	r1, #15
 8000f68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f6c:	f7ff ff8e 	bl	8000e8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f70:	4b05      	ldr	r3, [pc, #20]	@ (8000f88 <SysTick_Config+0x40>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f76:	4b04      	ldr	r3, [pc, #16]	@ (8000f88 <SysTick_Config+0x40>)
 8000f78:	2207      	movs	r2, #7
 8000f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	4618      	mov	r0, r3
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	e000e010 	.word	0xe000e010

08000f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f94:	6878      	ldr	r0, [r7, #4]
 8000f96:	f7ff ff29 	bl	8000dec <__NVIC_SetPriorityGrouping>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b086      	sub	sp, #24
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	60b9      	str	r1, [r7, #8]
 8000fac:	607a      	str	r2, [r7, #4]
 8000fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb4:	f7ff ff3e 	bl	8000e34 <__NVIC_GetPriorityGrouping>
 8000fb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fba:	687a      	ldr	r2, [r7, #4]
 8000fbc:	68b9      	ldr	r1, [r7, #8]
 8000fbe:	6978      	ldr	r0, [r7, #20]
 8000fc0:	f7ff ff8e 	bl	8000ee0 <NVIC_EncodePriority>
 8000fc4:	4602      	mov	r2, r0
 8000fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fca:	4611      	mov	r1, r2
 8000fcc:	4618      	mov	r0, r3
 8000fce:	f7ff ff5d 	bl	8000e8c <__NVIC_SetPriority>
}
 8000fd2:	bf00      	nop
 8000fd4:	3718      	adds	r7, #24
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	bd80      	pop	{r7, pc}

08000fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fda:	b580      	push	{r7, lr}
 8000fdc:	b082      	sub	sp, #8
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ff31 	bl	8000e50 <__NVIC_EnableIRQ>
}
 8000fee:	bf00      	nop
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ff6:	b580      	push	{r7, lr}
 8000ff8:	b082      	sub	sp, #8
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffa2 	bl	8000f48 <SysTick_Config>
 8001004:	4603      	mov	r3, r0
}
 8001006:	4618      	mov	r0, r3
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}

0800100e <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d101      	bne.n	8001020 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800101c:	2301      	movs	r3, #1
 800101e:	e02e      	b.n	800107e <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001026:	2b02      	cmp	r3, #2
 8001028:	d008      	beq.n	800103c <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2204      	movs	r2, #4
 800102e:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2200      	movs	r2, #0
 8001034:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e020      	b.n	800107e <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f022 020e 	bic.w	r2, r2, #14
 800104a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f022 0201 	bic.w	r2, r2, #1
 800105a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001064:	2101      	movs	r1, #1
 8001066:	fa01 f202 	lsl.w	r2, r1, r2
 800106a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2201      	movs	r2, #1
 8001070:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800108a:	b580      	push	{r7, lr}
 800108c:	b084      	sub	sp, #16
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001092:	2300      	movs	r3, #0
 8001094:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800109c:	2b02      	cmp	r3, #2
 800109e:	d005      	beq.n	80010ac <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	2204      	movs	r2, #4
 80010a4:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	73fb      	strb	r3, [r7, #15]
 80010aa:	e027      	b.n	80010fc <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f022 020e 	bic.w	r2, r2, #14
 80010ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	681a      	ldr	r2, [r3, #0]
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f022 0201 	bic.w	r2, r2, #1
 80010ca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010d4:	2101      	movs	r1, #1
 80010d6:	fa01 f202 	lsl.w	r2, r1, r2
 80010da:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2201      	movs	r2, #1
 80010e0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2200      	movs	r2, #0
 80010e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d003      	beq.n	80010fc <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010f8:	6878      	ldr	r0, [r7, #4]
 80010fa:	4798      	blx	r3
    }
  }
  return status;
 80010fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001108:	b480      	push	{r7}
 800110a:	b087      	sub	sp, #28
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001116:	e154      	b.n	80013c2 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	681a      	ldr	r2, [r3, #0]
 800111c:	2101      	movs	r1, #1
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	fa01 f303 	lsl.w	r3, r1, r3
 8001124:	4013      	ands	r3, r2
 8001126:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	2b00      	cmp	r3, #0
 800112c:	f000 8146 	beq.w	80013bc <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	2b01      	cmp	r3, #1
 800113a:	d005      	beq.n	8001148 <HAL_GPIO_Init+0x40>
 800113c:	683b      	ldr	r3, [r7, #0]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f003 0303 	and.w	r3, r3, #3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d130      	bne.n	80011aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	2203      	movs	r2, #3
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	693a      	ldr	r2, [r7, #16]
 800115c:	4013      	ands	r3, r2
 800115e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	68da      	ldr	r2, [r3, #12]
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	fa02 f303 	lsl.w	r3, r2, r3
 800116c:	693a      	ldr	r2, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800117e:	2201      	movs	r2, #1
 8001180:	697b      	ldr	r3, [r7, #20]
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	43db      	mvns	r3, r3
 8001188:	693a      	ldr	r2, [r7, #16]
 800118a:	4013      	ands	r3, r2
 800118c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	091b      	lsrs	r3, r3, #4
 8001194:	f003 0201 	and.w	r2, r3, #1
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	fa02 f303 	lsl.w	r3, r2, r3
 800119e:	693a      	ldr	r2, [r7, #16]
 80011a0:	4313      	orrs	r3, r2
 80011a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	693a      	ldr	r2, [r7, #16]
 80011a8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	f003 0303 	and.w	r3, r3, #3
 80011b2:	2b03      	cmp	r3, #3
 80011b4:	d017      	beq.n	80011e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80011bc:	697b      	ldr	r3, [r7, #20]
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	2203      	movs	r2, #3
 80011c2:	fa02 f303 	lsl.w	r3, r2, r3
 80011c6:	43db      	mvns	r3, r3
 80011c8:	693a      	ldr	r2, [r7, #16]
 80011ca:	4013      	ands	r3, r2
 80011cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	689a      	ldr	r2, [r3, #8]
 80011d2:	697b      	ldr	r3, [r7, #20]
 80011d4:	005b      	lsls	r3, r3, #1
 80011d6:	fa02 f303 	lsl.w	r3, r2, r3
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4313      	orrs	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	693a      	ldr	r2, [r7, #16]
 80011e4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f003 0303 	and.w	r3, r3, #3
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d123      	bne.n	800123a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	08da      	lsrs	r2, r3, #3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3208      	adds	r2, #8
 80011fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001200:	697b      	ldr	r3, [r7, #20]
 8001202:	f003 0307 	and.w	r3, r3, #7
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	220f      	movs	r2, #15
 800120a:	fa02 f303 	lsl.w	r3, r2, r3
 800120e:	43db      	mvns	r3, r3
 8001210:	693a      	ldr	r2, [r7, #16]
 8001212:	4013      	ands	r3, r2
 8001214:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	691a      	ldr	r2, [r3, #16]
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	f003 0307 	and.w	r3, r3, #7
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	08da      	lsrs	r2, r3, #3
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	3208      	adds	r2, #8
 8001234:	6939      	ldr	r1, [r7, #16]
 8001236:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	2203      	movs	r2, #3
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43db      	mvns	r3, r3
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	4013      	ands	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f003 0203 	and.w	r2, r3, #3
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	005b      	lsls	r3, r3, #1
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	693a      	ldr	r2, [r7, #16]
 8001264:	4313      	orrs	r3, r2
 8001266:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 80a0 	beq.w	80013bc <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800127c:	4b58      	ldr	r3, [pc, #352]	@ (80013e0 <HAL_GPIO_Init+0x2d8>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	4a57      	ldr	r2, [pc, #348]	@ (80013e0 <HAL_GPIO_Init+0x2d8>)
 8001282:	f043 0301 	orr.w	r3, r3, #1
 8001286:	6193      	str	r3, [r2, #24]
 8001288:	4b55      	ldr	r3, [pc, #340]	@ (80013e0 <HAL_GPIO_Init+0x2d8>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	f003 0301 	and.w	r3, r3, #1
 8001290:	60bb      	str	r3, [r7, #8]
 8001292:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001294:	4a53      	ldr	r2, [pc, #332]	@ (80013e4 <HAL_GPIO_Init+0x2dc>)
 8001296:	697b      	ldr	r3, [r7, #20]
 8001298:	089b      	lsrs	r3, r3, #2
 800129a:	3302      	adds	r3, #2
 800129c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	f003 0303 	and.w	r3, r3, #3
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	220f      	movs	r2, #15
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	43db      	mvns	r3, r3
 80012b2:	693a      	ldr	r2, [r7, #16]
 80012b4:	4013      	ands	r3, r2
 80012b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80012be:	d019      	beq.n	80012f4 <HAL_GPIO_Init+0x1ec>
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	4a49      	ldr	r2, [pc, #292]	@ (80013e8 <HAL_GPIO_Init+0x2e0>)
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d013      	beq.n	80012f0 <HAL_GPIO_Init+0x1e8>
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	4a48      	ldr	r2, [pc, #288]	@ (80013ec <HAL_GPIO_Init+0x2e4>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d00d      	beq.n	80012ec <HAL_GPIO_Init+0x1e4>
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	4a47      	ldr	r2, [pc, #284]	@ (80013f0 <HAL_GPIO_Init+0x2e8>)
 80012d4:	4293      	cmp	r3, r2
 80012d6:	d007      	beq.n	80012e8 <HAL_GPIO_Init+0x1e0>
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	4a46      	ldr	r2, [pc, #280]	@ (80013f4 <HAL_GPIO_Init+0x2ec>)
 80012dc:	4293      	cmp	r3, r2
 80012de:	d101      	bne.n	80012e4 <HAL_GPIO_Init+0x1dc>
 80012e0:	2304      	movs	r3, #4
 80012e2:	e008      	b.n	80012f6 <HAL_GPIO_Init+0x1ee>
 80012e4:	2305      	movs	r3, #5
 80012e6:	e006      	b.n	80012f6 <HAL_GPIO_Init+0x1ee>
 80012e8:	2303      	movs	r3, #3
 80012ea:	e004      	b.n	80012f6 <HAL_GPIO_Init+0x1ee>
 80012ec:	2302      	movs	r3, #2
 80012ee:	e002      	b.n	80012f6 <HAL_GPIO_Init+0x1ee>
 80012f0:	2301      	movs	r3, #1
 80012f2:	e000      	b.n	80012f6 <HAL_GPIO_Init+0x1ee>
 80012f4:	2300      	movs	r3, #0
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	f002 0203 	and.w	r2, r2, #3
 80012fc:	0092      	lsls	r2, r2, #2
 80012fe:	4093      	lsls	r3, r2
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	4313      	orrs	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001306:	4937      	ldr	r1, [pc, #220]	@ (80013e4 <HAL_GPIO_Init+0x2dc>)
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	089b      	lsrs	r3, r3, #2
 800130c:	3302      	adds	r3, #2
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001314:	4b38      	ldr	r3, [pc, #224]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	43db      	mvns	r3, r3
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4013      	ands	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001338:	4a2f      	ldr	r2, [pc, #188]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800133e:	4b2e      	ldr	r3, [pc, #184]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	43db      	mvns	r3, r3
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	4013      	ands	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800135a:	693a      	ldr	r2, [r7, #16]
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	4313      	orrs	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001362:	4a25      	ldr	r2, [pc, #148]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001368:	4b23      	ldr	r3, [pc, #140]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	43db      	mvns	r3, r3
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	4013      	ands	r3, r2
 8001376:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	4313      	orrs	r3, r2
 800138a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800138c:	4a1a      	ldr	r2, [pc, #104]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001392:	4b19      	ldr	r3, [pc, #100]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	43db      	mvns	r3, r3
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	4013      	ands	r3, r2
 80013a0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013b6:	4a10      	ldr	r2, [pc, #64]	@ (80013f8 <HAL_GPIO_Init+0x2f0>)
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	3301      	adds	r3, #1
 80013c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	697b      	ldr	r3, [r7, #20]
 80013c8:	fa22 f303 	lsr.w	r3, r2, r3
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	f47f aea3 	bne.w	8001118 <HAL_GPIO_Init+0x10>
  }
}
 80013d2:	bf00      	nop
 80013d4:	bf00      	nop
 80013d6:	371c      	adds	r7, #28
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	40021000 	.word	0x40021000
 80013e4:	40010000 	.word	0x40010000
 80013e8:	48000400 	.word	0x48000400
 80013ec:	48000800 	.word	0x48000800
 80013f0:	48000c00 	.word	0x48000c00
 80013f4:	48001000 	.word	0x48001000
 80013f8:	40010400 	.word	0x40010400

080013fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	460b      	mov	r3, r1
 8001406:	807b      	strh	r3, [r7, #2]
 8001408:	4613      	mov	r3, r2
 800140a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800140c:	787b      	ldrb	r3, [r7, #1]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d003      	beq.n	800141a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001412:	887a      	ldrh	r2, [r7, #2]
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001418:	e002      	b.n	8001420 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800141a:	887a      	ldrh	r2, [r7, #2]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142a:	4770      	bx	lr

0800142c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d101      	bne.n	800143e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e0b9      	b.n	80015b2 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001444:	b2db      	uxtb	r3, r3
 8001446:	2b00      	cmp	r3, #0
 8001448:	d106      	bne.n	8001458 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001452:	6878      	ldr	r0, [r7, #4]
 8001454:	f008 ffc6 	bl	800a3e4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2203      	movs	r2, #3
 800145c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4618      	mov	r0, r3
 8001466:	f004 ff03 	bl	8006270 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800146a:	2300      	movs	r3, #0
 800146c:	73fb      	strb	r3, [r7, #15]
 800146e:	e03e      	b.n	80014ee <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001470:	7bfa      	ldrb	r2, [r7, #15]
 8001472:	6879      	ldr	r1, [r7, #4]
 8001474:	4613      	mov	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	00db      	lsls	r3, r3, #3
 800147c:	440b      	add	r3, r1
 800147e:	3311      	adds	r3, #17
 8001480:	2201      	movs	r2, #1
 8001482:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001484:	7bfa      	ldrb	r2, [r7, #15]
 8001486:	6879      	ldr	r1, [r7, #4]
 8001488:	4613      	mov	r3, r2
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	4413      	add	r3, r2
 800148e:	00db      	lsls	r3, r3, #3
 8001490:	440b      	add	r3, r1
 8001492:	3310      	adds	r3, #16
 8001494:	7bfa      	ldrb	r2, [r7, #15]
 8001496:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001498:	7bfa      	ldrb	r2, [r7, #15]
 800149a:	6879      	ldr	r1, [r7, #4]
 800149c:	4613      	mov	r3, r2
 800149e:	009b      	lsls	r3, r3, #2
 80014a0:	4413      	add	r3, r2
 80014a2:	00db      	lsls	r3, r3, #3
 80014a4:	440b      	add	r3, r1
 80014a6:	3313      	adds	r3, #19
 80014a8:	2200      	movs	r2, #0
 80014aa:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80014ac:	7bfa      	ldrb	r2, [r7, #15]
 80014ae:	6879      	ldr	r1, [r7, #4]
 80014b0:	4613      	mov	r3, r2
 80014b2:	009b      	lsls	r3, r3, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	00db      	lsls	r3, r3, #3
 80014b8:	440b      	add	r3, r1
 80014ba:	3320      	adds	r3, #32
 80014bc:	2200      	movs	r2, #0
 80014be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80014c0:	7bfa      	ldrb	r2, [r7, #15]
 80014c2:	6879      	ldr	r1, [r7, #4]
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	00db      	lsls	r3, r3, #3
 80014cc:	440b      	add	r3, r1
 80014ce:	3324      	adds	r3, #36	@ 0x24
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	6879      	ldr	r1, [r7, #4]
 80014d8:	1c5a      	adds	r2, r3, #1
 80014da:	4613      	mov	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	4413      	add	r3, r2
 80014e0:	00db      	lsls	r3, r3, #3
 80014e2:	440b      	add	r3, r1
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014e8:	7bfb      	ldrb	r3, [r7, #15]
 80014ea:	3301      	adds	r3, #1
 80014ec:	73fb      	strb	r3, [r7, #15]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	791b      	ldrb	r3, [r3, #4]
 80014f2:	7bfa      	ldrb	r2, [r7, #15]
 80014f4:	429a      	cmp	r2, r3
 80014f6:	d3bb      	bcc.n	8001470 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014f8:	2300      	movs	r3, #0
 80014fa:	73fb      	strb	r3, [r7, #15]
 80014fc:	e044      	b.n	8001588 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80014fe:	7bfa      	ldrb	r2, [r7, #15]
 8001500:	6879      	ldr	r1, [r7, #4]
 8001502:	4613      	mov	r3, r2
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	4413      	add	r3, r2
 8001508:	00db      	lsls	r3, r3, #3
 800150a:	440b      	add	r3, r1
 800150c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001510:	2200      	movs	r2, #0
 8001512:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001514:	7bfa      	ldrb	r2, [r7, #15]
 8001516:	6879      	ldr	r1, [r7, #4]
 8001518:	4613      	mov	r3, r2
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	4413      	add	r3, r2
 800151e:	00db      	lsls	r3, r3, #3
 8001520:	440b      	add	r3, r1
 8001522:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001526:	7bfa      	ldrb	r2, [r7, #15]
 8001528:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800152a:	7bfa      	ldrb	r2, [r7, #15]
 800152c:	6879      	ldr	r1, [r7, #4]
 800152e:	4613      	mov	r3, r2
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	4413      	add	r3, r2
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	440b      	add	r3, r1
 8001538:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800153c:	2200      	movs	r2, #0
 800153e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001540:	7bfa      	ldrb	r2, [r7, #15]
 8001542:	6879      	ldr	r1, [r7, #4]
 8001544:	4613      	mov	r3, r2
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	00db      	lsls	r3, r3, #3
 800154c:	440b      	add	r3, r1
 800154e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001552:	2200      	movs	r2, #0
 8001554:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001556:	7bfa      	ldrb	r2, [r7, #15]
 8001558:	6879      	ldr	r1, [r7, #4]
 800155a:	4613      	mov	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	4413      	add	r3, r2
 8001560:	00db      	lsls	r3, r3, #3
 8001562:	440b      	add	r3, r1
 8001564:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800156c:	7bfa      	ldrb	r2, [r7, #15]
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	4613      	mov	r3, r2
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	4413      	add	r3, r2
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	440b      	add	r3, r1
 800157a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800157e:	2200      	movs	r2, #0
 8001580:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001582:	7bfb      	ldrb	r3, [r7, #15]
 8001584:	3301      	adds	r3, #1
 8001586:	73fb      	strb	r3, [r7, #15]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	791b      	ldrb	r3, [r3, #4]
 800158c:	7bfa      	ldrb	r2, [r7, #15]
 800158e:	429a      	cmp	r2, r3
 8001590:	d3b5      	bcc.n	80014fe <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	6818      	ldr	r0, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	3304      	adds	r3, #4
 800159a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800159e:	f004 fe82 	bl	80062a6 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2200      	movs	r2, #0
 80015a6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2201      	movs	r2, #1
 80015ac:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80015ba:	b580      	push	{r7, lr}
 80015bc:	b082      	sub	sp, #8
 80015be:	af00      	add	r7, sp, #0
 80015c0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d101      	bne.n	80015d0 <HAL_PCD_Start+0x16>
 80015cc:	2302      	movs	r3, #2
 80015ce:	e016      	b.n	80015fe <HAL_PCD_Start+0x44>
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2201      	movs	r2, #1
 80015d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f004 fe30 	bl	8006242 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 80015e2:	2101      	movs	r1, #1
 80015e4:	6878      	ldr	r0, [r7, #4]
 80015e6:	f009 f999 	bl	800a91c <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4618      	mov	r0, r3
 80015f0:	f007 f8ee 	bl	80087d0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80015fc:	2300      	movs	r3, #0
}
 80015fe:	4618      	mov	r0, r3
 8001600:	3708      	adds	r7, #8
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b084      	sub	sp, #16
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4618      	mov	r0, r3
 8001614:	f007 f8e7 	bl	80087e6 <USB_ReadInterrupts>
 8001618:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d003      	beq.n	800162c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 fab1 	bl	8001b8c <PCD_EP_ISR_Handler>

    return;
 800162a:	e0bd      	b.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001632:	2b00      	cmp	r3, #0
 8001634:	d013      	beq.n	800165e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800163e:	b29a      	uxth	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001648:	b292      	uxth	r2, r2
 800164a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f008 ff69 	bl	800a526 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001654:	2100      	movs	r1, #0
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f000 f8a9 	bl	80017ae <HAL_PCD_SetAddress>

    return;
 800165c:	e0a4      	b.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001664:	2b00      	cmp	r3, #0
 8001666:	d00c      	beq.n	8001682 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001670:	b29a      	uxth	r2, r3
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800167a:	b292      	uxth	r2, r2
 800167c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8001680:	e092      	b.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001688:	2b00      	cmp	r3, #0
 800168a:	d00c      	beq.n	80016a6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001694:	b29a      	uxth	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800169e:	b292      	uxth	r2, r2
 80016a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80016a4:	e080      	b.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80016a6:	68fb      	ldr	r3, [r7, #12]
 80016a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d027      	beq.n	8001700 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f022 0204 	bic.w	r2, r2, #4
 80016c2:	b292      	uxth	r2, r2
 80016c4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80016d0:	b29a      	uxth	r2, r3
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f022 0208 	bic.w	r2, r2, #8
 80016da:	b292      	uxth	r2, r2
 80016dc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f008 ff59 	bl	800a598 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80016ee:	b29a      	uxth	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80016f8:	b292      	uxth	r2, r2
 80016fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80016fe:	e053      	b.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001706:	2b00      	cmp	r3, #0
 8001708:	d027      	beq.n	800175a <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001712:	b29a      	uxth	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f042 0208 	orr.w	r2, r2, #8
 800171c:	b292      	uxth	r2, r2
 800171e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800172a:	b29a      	uxth	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001734:	b292      	uxth	r2, r2
 8001736:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001742:	b29a      	uxth	r2, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f042 0204 	orr.w	r2, r2, #4
 800174c:	b292      	uxth	r2, r2
 800174e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001752:	6878      	ldr	r0, [r7, #4]
 8001754:	f008 ff06 	bl	800a564 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001758:	e026      	b.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001760:	2b00      	cmp	r3, #0
 8001762:	d00f      	beq.n	8001784 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800176c:	b29a      	uxth	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001776:	b292      	uxth	r2, r2
 8001778:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	f008 fec4 	bl	800a50a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001782:	e011      	b.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800178a:	2b00      	cmp	r3, #0
 800178c:	d00c      	beq.n	80017a8 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001796:	b29a      	uxth	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80017a0:	b292      	uxth	r2, r2
 80017a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80017a6:	bf00      	nop
  }
}
 80017a8:	3710      	adds	r7, #16
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}

080017ae <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80017ae:	b580      	push	{r7, lr}
 80017b0:	b082      	sub	sp, #8
 80017b2:	af00      	add	r7, sp, #0
 80017b4:	6078      	str	r0, [r7, #4]
 80017b6:	460b      	mov	r3, r1
 80017b8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80017c0:	2b01      	cmp	r3, #1
 80017c2:	d101      	bne.n	80017c8 <HAL_PCD_SetAddress+0x1a>
 80017c4:	2302      	movs	r3, #2
 80017c6:	e012      	b.n	80017ee <HAL_PCD_SetAddress+0x40>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2201      	movs	r2, #1
 80017cc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	78fa      	ldrb	r2, [r7, #3]
 80017d4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	78fa      	ldrb	r2, [r7, #3]
 80017dc:	4611      	mov	r1, r2
 80017de:	4618      	mov	r0, r3
 80017e0:	f006 ffe2 	bl	80087a8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	2200      	movs	r2, #0
 80017e8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80017ec:	2300      	movs	r3, #0
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	b084      	sub	sp, #16
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
 80017fe:	4608      	mov	r0, r1
 8001800:	4611      	mov	r1, r2
 8001802:	461a      	mov	r2, r3
 8001804:	4603      	mov	r3, r0
 8001806:	70fb      	strb	r3, [r7, #3]
 8001808:	460b      	mov	r3, r1
 800180a:	803b      	strh	r3, [r7, #0]
 800180c:	4613      	mov	r3, r2
 800180e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001810:	2300      	movs	r3, #0
 8001812:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001814:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001818:	2b00      	cmp	r3, #0
 800181a:	da0e      	bge.n	800183a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800181c:	78fb      	ldrb	r3, [r7, #3]
 800181e:	f003 0207 	and.w	r2, r3, #7
 8001822:	4613      	mov	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	4413      	add	r3, r2
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	3310      	adds	r3, #16
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	4413      	add	r3, r2
 8001830:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2201      	movs	r2, #1
 8001836:	705a      	strb	r2, [r3, #1]
 8001838:	e00e      	b.n	8001858 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800183a:	78fb      	ldrb	r3, [r7, #3]
 800183c:	f003 0207 	and.w	r2, r3, #7
 8001840:	4613      	mov	r3, r2
 8001842:	009b      	lsls	r3, r3, #2
 8001844:	4413      	add	r3, r2
 8001846:	00db      	lsls	r3, r3, #3
 8001848:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800184c:	687a      	ldr	r2, [r7, #4]
 800184e:	4413      	add	r3, r2
 8001850:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2200      	movs	r2, #0
 8001856:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001858:	78fb      	ldrb	r3, [r7, #3]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	b2da      	uxtb	r2, r3
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001864:	883a      	ldrh	r2, [r7, #0]
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	78ba      	ldrb	r2, [r7, #2]
 800186e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001870:	78bb      	ldrb	r3, [r7, #2]
 8001872:	2b02      	cmp	r3, #2
 8001874:	d102      	bne.n	800187c <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2200      	movs	r2, #0
 800187a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001882:	2b01      	cmp	r3, #1
 8001884:	d101      	bne.n	800188a <HAL_PCD_EP_Open+0x94>
 8001886:	2302      	movs	r3, #2
 8001888:	e00e      	b.n	80018a8 <HAL_PCD_EP_Open+0xb2>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	2201      	movs	r2, #1
 800188e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	68f9      	ldr	r1, [r7, #12]
 8001898:	4618      	mov	r0, r3
 800189a:	f004 fd23 	bl	80062e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2200      	movs	r2, #0
 80018a2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80018a6:	7afb      	ldrb	r3, [r7, #11]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
 80018b8:	460b      	mov	r3, r1
 80018ba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80018bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	da0e      	bge.n	80018e2 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80018c4:	78fb      	ldrb	r3, [r7, #3]
 80018c6:	f003 0207 	and.w	r2, r3, #7
 80018ca:	4613      	mov	r3, r2
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	4413      	add	r3, r2
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	3310      	adds	r3, #16
 80018d4:	687a      	ldr	r2, [r7, #4]
 80018d6:	4413      	add	r3, r2
 80018d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	2201      	movs	r2, #1
 80018de:	705a      	strb	r2, [r3, #1]
 80018e0:	e00e      	b.n	8001900 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80018e2:	78fb      	ldrb	r3, [r7, #3]
 80018e4:	f003 0207 	and.w	r2, r3, #7
 80018e8:	4613      	mov	r3, r2
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	4413      	add	r3, r2
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80018f4:	687a      	ldr	r2, [r7, #4]
 80018f6:	4413      	add	r3, r2
 80018f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2200      	movs	r2, #0
 80018fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	f003 0307 	and.w	r3, r3, #7
 8001906:	b2da      	uxtb	r2, r3
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001912:	2b01      	cmp	r3, #1
 8001914:	d101      	bne.n	800191a <HAL_PCD_EP_Close+0x6a>
 8001916:	2302      	movs	r3, #2
 8001918:	e00e      	b.n	8001938 <HAL_PCD_EP_Close+0x88>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	2201      	movs	r2, #1
 800191e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	68f9      	ldr	r1, [r7, #12]
 8001928:	4618      	mov	r0, r3
 800192a:	f005 f89f 	bl	8006a6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	2200      	movs	r2, #0
 8001932:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001936:	2300      	movs	r3, #0
}
 8001938:	4618      	mov	r0, r3
 800193a:	3710      	adds	r7, #16
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}

08001940 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	607a      	str	r2, [r7, #4]
 800194a:	603b      	str	r3, [r7, #0]
 800194c:	460b      	mov	r3, r1
 800194e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001950:	7afb      	ldrb	r3, [r7, #11]
 8001952:	f003 0207 	and.w	r2, r3, #7
 8001956:	4613      	mov	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	4413      	add	r3, r2
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001962:	68fa      	ldr	r2, [r7, #12]
 8001964:	4413      	add	r3, r2
 8001966:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	687a      	ldr	r2, [r7, #4]
 800196c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	683a      	ldr	r2, [r7, #0]
 8001972:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001974:	697b      	ldr	r3, [r7, #20]
 8001976:	2200      	movs	r2, #0
 8001978:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 800197a:	697b      	ldr	r3, [r7, #20]
 800197c:	2200      	movs	r2, #0
 800197e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001980:	7afb      	ldrb	r3, [r7, #11]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	b2da      	uxtb	r2, r3
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	6979      	ldr	r1, [r7, #20]
 8001992:	4618      	mov	r0, r3
 8001994:	f005 fa57 	bl	8006e46 <USB_EPStartXfer>

  return HAL_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3718      	adds	r7, #24
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}

080019a2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80019a2:	b480      	push	{r7}
 80019a4:	b083      	sub	sp, #12
 80019a6:	af00      	add	r7, sp, #0
 80019a8:	6078      	str	r0, [r7, #4]
 80019aa:	460b      	mov	r3, r1
 80019ac:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80019ae:	78fb      	ldrb	r3, [r7, #3]
 80019b0:	f003 0207 	and.w	r2, r3, #7
 80019b4:	6879      	ldr	r1, [r7, #4]
 80019b6:	4613      	mov	r3, r2
 80019b8:	009b      	lsls	r3, r3, #2
 80019ba:	4413      	add	r3, r2
 80019bc:	00db      	lsls	r3, r3, #3
 80019be:	440b      	add	r3, r1
 80019c0:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80019c4:	681b      	ldr	r3, [r3, #0]
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	370c      	adds	r7, #12
 80019ca:	46bd      	mov	sp, r7
 80019cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d0:	4770      	bx	lr

080019d2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80019d2:	b580      	push	{r7, lr}
 80019d4:	b086      	sub	sp, #24
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	60f8      	str	r0, [r7, #12]
 80019da:	607a      	str	r2, [r7, #4]
 80019dc:	603b      	str	r3, [r7, #0]
 80019de:	460b      	mov	r3, r1
 80019e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019e2:	7afb      	ldrb	r3, [r7, #11]
 80019e4:	f003 0207 	and.w	r2, r3, #7
 80019e8:	4613      	mov	r3, r2
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	4413      	add	r3, r2
 80019ee:	00db      	lsls	r3, r3, #3
 80019f0:	3310      	adds	r3, #16
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	4413      	add	r3, r2
 80019f6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	687a      	ldr	r2, [r7, #4]
 80019fc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80019fe:	697b      	ldr	r3, [r7, #20]
 8001a00:	683a      	ldr	r2, [r7, #0]
 8001a02:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	2201      	movs	r2, #1
 8001a08:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	683a      	ldr	r2, [r7, #0]
 8001a10:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001a12:	697b      	ldr	r3, [r7, #20]
 8001a14:	2200      	movs	r2, #0
 8001a16:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a1e:	7afb      	ldrb	r3, [r7, #11]
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	6979      	ldr	r1, [r7, #20]
 8001a30:	4618      	mov	r0, r3
 8001a32:	f005 fa08 	bl	8006e46 <USB_EPStartXfer>

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3718      	adds	r7, #24
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}

08001a40 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001a4c:	78fb      	ldrb	r3, [r7, #3]
 8001a4e:	f003 0307 	and.w	r3, r3, #7
 8001a52:	687a      	ldr	r2, [r7, #4]
 8001a54:	7912      	ldrb	r2, [r2, #4]
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d901      	bls.n	8001a5e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e03e      	b.n	8001adc <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001a5e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	da0e      	bge.n	8001a84 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001a66:	78fb      	ldrb	r3, [r7, #3]
 8001a68:	f003 0207 	and.w	r2, r3, #7
 8001a6c:	4613      	mov	r3, r2
 8001a6e:	009b      	lsls	r3, r3, #2
 8001a70:	4413      	add	r3, r2
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	3310      	adds	r3, #16
 8001a76:	687a      	ldr	r2, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	2201      	movs	r2, #1
 8001a80:	705a      	strb	r2, [r3, #1]
 8001a82:	e00c      	b.n	8001a9e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001a84:	78fa      	ldrb	r2, [r7, #3]
 8001a86:	4613      	mov	r3, r2
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	00db      	lsls	r3, r3, #3
 8001a8e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a92:	687a      	ldr	r2, [r7, #4]
 8001a94:	4413      	add	r3, r2
 8001a96:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	2201      	movs	r2, #1
 8001aa2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001aa4:	78fb      	ldrb	r3, [r7, #3]
 8001aa6:	f003 0307 	and.w	r3, r3, #7
 8001aaa:	b2da      	uxtb	r2, r3
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d101      	bne.n	8001abe <HAL_PCD_EP_SetStall+0x7e>
 8001aba:	2302      	movs	r3, #2
 8001abc:	e00e      	b.n	8001adc <HAL_PCD_EP_SetStall+0x9c>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	68f9      	ldr	r1, [r7, #12]
 8001acc:	4618      	mov	r0, r3
 8001ace:	f006 fd6c 	bl	80085aa <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001ada:	2300      	movs	r3, #0
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
 8001aec:	460b      	mov	r3, r1
 8001aee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001af0:	78fb      	ldrb	r3, [r7, #3]
 8001af2:	f003 030f 	and.w	r3, r3, #15
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	7912      	ldrb	r2, [r2, #4]
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d901      	bls.n	8001b02 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e040      	b.n	8001b84 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b02:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	da0e      	bge.n	8001b28 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b0a:	78fb      	ldrb	r3, [r7, #3]
 8001b0c:	f003 0207 	and.w	r2, r3, #7
 8001b10:	4613      	mov	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	4413      	add	r3, r2
 8001b16:	00db      	lsls	r3, r3, #3
 8001b18:	3310      	adds	r3, #16
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	2201      	movs	r2, #1
 8001b24:	705a      	strb	r2, [r3, #1]
 8001b26:	e00e      	b.n	8001b46 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001b28:	78fb      	ldrb	r3, [r7, #3]
 8001b2a:	f003 0207 	and.w	r2, r3, #7
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	2200      	movs	r2, #0
 8001b44:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b4c:	78fb      	ldrb	r3, [r7, #3]
 8001b4e:	f003 0307 	and.w	r3, r3, #7
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001b5e:	2b01      	cmp	r3, #1
 8001b60:	d101      	bne.n	8001b66 <HAL_PCD_EP_ClrStall+0x82>
 8001b62:	2302      	movs	r3, #2
 8001b64:	e00e      	b.n	8001b84 <HAL_PCD_EP_ClrStall+0xa0>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	2201      	movs	r2, #1
 8001b6a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68f9      	ldr	r1, [r7, #12]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f006 fd69 	bl	800864c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001b82:	2300      	movs	r3, #0
}
 8001b84:	4618      	mov	r0, r3
 8001b86:	3710      	adds	r7, #16
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}

08001b8c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b096      	sub	sp, #88	@ 0x58
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001b94:	e3bb      	b.n	800230e <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001b9e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001ba2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001ba6:	b2db      	uxtb	r3, r3
 8001ba8:	f003 030f 	and.w	r3, r3, #15
 8001bac:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8001bb0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f040 8175 	bne.w	8001ea4 <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001bba:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001bbe:	f003 0310 	and.w	r3, r3, #16
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d14e      	bne.n	8001c64 <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	881b      	ldrh	r3, [r3, #0]
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001bd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001bd6:	81fb      	strh	r3, [r7, #14]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	89fb      	ldrh	r3, [r7, #14]
 8001bde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001be2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001be6:	b29b      	uxth	r3, r3
 8001be8:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	3310      	adds	r3, #16
 8001bee:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	00db      	lsls	r3, r3, #3
 8001c02:	4413      	add	r3, r2
 8001c04:	3302      	adds	r3, #2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	6812      	ldr	r2, [r2, #0]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001c18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c1a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001c1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c1e:	695a      	ldr	r2, [r3, #20]
 8001c20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c22:	69db      	ldr	r3, [r3, #28]
 8001c24:	441a      	add	r2, r3
 8001c26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c28:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f008 fc52 	bl	800a4d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	7b1b      	ldrb	r3, [r3, #12]
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f000 8368 	beq.w	800230e <PCD_EP_ISR_Handler+0x782>
 8001c3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	f040 8363 	bne.w	800230e <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	7b1b      	ldrb	r3, [r3, #12]
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001c52:	b2da      	uxtb	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	731a      	strb	r2, [r3, #12]
 8001c62:	e354      	b.n	800230e <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c6a:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	881b      	ldrh	r3, [r3, #0]
 8001c72:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001c76:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001c7a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d034      	beq.n	8001cec <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	461a      	mov	r2, r3
 8001c8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	00db      	lsls	r3, r3, #3
 8001c94:	4413      	add	r3, r2
 8001c96:	3306      	adds	r3, #6
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001caa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cac:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6818      	ldr	r0, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001cb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cba:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001cbe:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001cc0:	b29b      	uxth	r3, r3
 8001cc2:	f006 fde7 	bl	8008894 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	881b      	ldrh	r3, [r3, #0]
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	823b      	strh	r3, [r7, #16]
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	8a3a      	ldrh	r2, [r7, #16]
 8001cdc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ce0:	b292      	uxth	r2, r2
 8001ce2:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001ce4:	6878      	ldr	r0, [r7, #4]
 8001ce6:	f008 fbc9 	bl	800a47c <HAL_PCD_SetupStageCallback>
 8001cea:	e310      	b.n	800230e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001cec:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f280 830c 	bge.w	800230e <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	881b      	ldrh	r3, [r3, #0]
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001d02:	4013      	ands	r3, r2
 8001d04:	83fb      	strh	r3, [r7, #30]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	8bfa      	ldrh	r2, [r7, #30]
 8001d0c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001d10:	b292      	uxth	r2, r2
 8001d12:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	461a      	mov	r2, r3
 8001d20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d22:	781b      	ldrb	r3, [r3, #0]
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	4413      	add	r3, r2
 8001d28:	3306      	adds	r3, #6
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	6812      	ldr	r2, [r2, #0]
 8001d30:	4413      	add	r3, r2
 8001d32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d3e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001d40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d42:	69db      	ldr	r3, [r3, #28]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d019      	beq.n	8001d7c <PCD_EP_ISR_Handler+0x1f0>
 8001d48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d4a:	695b      	ldr	r3, [r3, #20]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d015      	beq.n	8001d7c <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6818      	ldr	r0, [r3, #0]
 8001d54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d56:	6959      	ldr	r1, [r3, #20]
 8001d58:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d5a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001d5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d5e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	f006 fd97 	bl	8008894 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001d66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d68:	695a      	ldr	r2, [r3, #20]
 8001d6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d6c:	69db      	ldr	r3, [r3, #28]
 8001d6e:	441a      	add	r2, r3
 8001d70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d72:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001d74:	2100      	movs	r1, #0
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f008 fb92 	bl	800a4a0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001d86:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f040 82bd 	bne.w	800230e <PCD_EP_ISR_Handler+0x782>
 8001d94:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d98:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001d9c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001da0:	f000 82b5 	beq.w	800230e <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	61bb      	str	r3, [r7, #24]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	461a      	mov	r2, r3
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	4413      	add	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
 8001dbc:	69bb      	ldr	r3, [r7, #24]
 8001dbe:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8001dc2:	617b      	str	r3, [r7, #20]
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	b29b      	uxth	r3, r3
 8001dca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	801a      	strh	r2, [r3, #0]
 8001dd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dd6:	691b      	ldr	r3, [r3, #16]
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d10a      	bne.n	8001df2 <PCD_EP_ISR_Handler+0x266>
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	881b      	ldrh	r3, [r3, #0]
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001de6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001dea:	b29a      	uxth	r2, r3
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	801a      	strh	r2, [r3, #0]
 8001df0:	e039      	b.n	8001e66 <PCD_EP_ISR_Handler+0x2da>
 8001df2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001df4:	691b      	ldr	r3, [r3, #16]
 8001df6:	2b3e      	cmp	r3, #62	@ 0x3e
 8001df8:	d818      	bhi.n	8001e2c <PCD_EP_ISR_Handler+0x2a0>
 8001dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dfc:	691b      	ldr	r3, [r3, #16]
 8001dfe:	085b      	lsrs	r3, r3, #1
 8001e00:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d002      	beq.n	8001e14 <PCD_EP_ISR_Handler+0x288>
 8001e0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e10:	3301      	adds	r3, #1
 8001e12:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	881b      	ldrh	r3, [r3, #0]
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	029b      	lsls	r3, r3, #10
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	4313      	orrs	r3, r2
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	801a      	strh	r2, [r3, #0]
 8001e2a:	e01c      	b.n	8001e66 <PCD_EP_ISR_Handler+0x2da>
 8001e2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	095b      	lsrs	r3, r3, #5
 8001e32:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e36:	691b      	ldr	r3, [r3, #16]
 8001e38:	f003 031f 	and.w	r3, r3, #31
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d102      	bne.n	8001e46 <PCD_EP_ISR_Handler+0x2ba>
 8001e40:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e42:	3b01      	subs	r3, #1
 8001e44:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	881b      	ldrh	r3, [r3, #0]
 8001e4a:	b29a      	uxth	r2, r3
 8001e4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	029b      	lsls	r3, r3, #10
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	4313      	orrs	r3, r2
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e60:	b29a      	uxth	r2, r3
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	881b      	ldrh	r3, [r3, #0]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e76:	827b      	strh	r3, [r7, #18]
 8001e78:	8a7b      	ldrh	r3, [r7, #18]
 8001e7a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001e7e:	827b      	strh	r3, [r7, #18]
 8001e80:	8a7b      	ldrh	r3, [r7, #18]
 8001e82:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001e86:	827b      	strh	r3, [r7, #18]
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	8a7b      	ldrh	r3, [r7, #18]
 8001e8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001e92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001e96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	8013      	strh	r3, [r2, #0]
 8001ea2:	e234      	b.n	800230e <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	461a      	mov	r2, r3
 8001eaa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001eae:	009b      	lsls	r3, r3, #2
 8001eb0:	4413      	add	r3, r2
 8001eb2:	881b      	ldrh	r3, [r3, #0]
 8001eb4:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001eb8:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	f280 80fc 	bge.w	80020ba <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001ecc:	009b      	lsls	r3, r3, #2
 8001ece:	4413      	add	r3, r2
 8001ed0:	881b      	ldrh	r3, [r3, #0]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001ed8:	4013      	ands	r3, r2
 8001eda:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4413      	add	r3, r2
 8001eec:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001ef0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001ef4:	b292      	uxth	r2, r2
 8001ef6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8001ef8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	00db      	lsls	r3, r3, #3
 8001f04:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8001f0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f10:	7b1b      	ldrb	r3, [r3, #12]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d125      	bne.n	8001f62 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	461a      	mov	r2, r3
 8001f22:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	00db      	lsls	r3, r3, #3
 8001f28:	4413      	add	r3, r2
 8001f2a:	3306      	adds	r3, #6
 8001f2c:	005b      	lsls	r3, r3, #1
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	6812      	ldr	r2, [r2, #0]
 8001f32:	4413      	add	r3, r2
 8001f34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f3e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8001f42:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	f000 8092 	beq.w	8002070 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6818      	ldr	r0, [r3, #0]
 8001f50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f52:	6959      	ldr	r1, [r3, #20]
 8001f54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f56:	88da      	ldrh	r2, [r3, #6]
 8001f58:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8001f5c:	f006 fc9a 	bl	8008894 <USB_ReadPMA>
 8001f60:	e086      	b.n	8002070 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001f62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f64:	78db      	ldrb	r3, [r3, #3]
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d10a      	bne.n	8001f80 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001f6a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001f6e:	461a      	mov	r2, r3
 8001f70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f9d9 	bl	800232a <HAL_PCD_EP_DB_Receive>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8001f7e:	e077      	b.n	8002070 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	009b      	lsls	r3, r3, #2
 8001f8c:	4413      	add	r3, r2
 8001f8e:	881b      	ldrh	r3, [r3, #0]
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f9a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fa6:	781b      	ldrb	r3, [r3, #0]
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	441a      	add	r2, r3
 8001fac:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8001fb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001fb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001fb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fbc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	4413      	add	r3, r2
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d024      	beq.n	8002028 <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	461a      	mov	r2, r3
 8001fea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	00db      	lsls	r3, r3, #3
 8001ff0:	4413      	add	r3, r2
 8001ff2:	3302      	adds	r3, #2
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	6812      	ldr	r2, [r2, #0]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002000:	881b      	ldrh	r3, [r3, #0]
 8002002:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002006:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800200a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800200e:	2b00      	cmp	r3, #0
 8002010:	d02e      	beq.n	8002070 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002018:	6959      	ldr	r1, [r3, #20]
 800201a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800201c:	891a      	ldrh	r2, [r3, #8]
 800201e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002022:	f006 fc37 	bl	8008894 <USB_ReadPMA>
 8002026:	e023      	b.n	8002070 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002030:	b29b      	uxth	r3, r3
 8002032:	461a      	mov	r2, r3
 8002034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002036:	781b      	ldrb	r3, [r3, #0]
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	4413      	add	r3, r2
 800203c:	3306      	adds	r3, #6
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	6812      	ldr	r2, [r2, #0]
 8002044:	4413      	add	r3, r2
 8002046:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800204a:	881b      	ldrh	r3, [r3, #0]
 800204c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002050:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002054:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002058:	2b00      	cmp	r3, #0
 800205a:	d009      	beq.n	8002070 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002062:	6959      	ldr	r1, [r3, #20]
 8002064:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002066:	895a      	ldrh	r2, [r3, #10]
 8002068:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800206c:	f006 fc12 	bl	8008894 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002072:	69da      	ldr	r2, [r3, #28]
 8002074:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002078:	441a      	add	r2, r3
 800207a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800207c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800207e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002080:	695a      	ldr	r2, [r3, #20]
 8002082:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002086:	441a      	add	r2, r3
 8002088:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800208a:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800208c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d005      	beq.n	80020a0 <PCD_EP_ISR_Handler+0x514>
 8002094:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8002098:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800209a:	691b      	ldr	r3, [r3, #16]
 800209c:	429a      	cmp	r2, r3
 800209e:	d206      	bcs.n	80020ae <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80020a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	4619      	mov	r1, r3
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f008 f9fa 	bl	800a4a0 <HAL_PCD_DataOutStageCallback>
 80020ac:	e005      	b.n	80020ba <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80020b4:	4618      	mov	r0, r3
 80020b6:	f004 fec6 	bl	8006e46 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80020ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80020be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f000 8123 	beq.w	800230e <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 80020c8:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80020cc:	4613      	mov	r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	4413      	add	r3, r2
 80020d2:	00db      	lsls	r3, r3, #3
 80020d4:	3310      	adds	r3, #16
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	461a      	mov	r2, r3
 80020e2:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80020e6:	009b      	lsls	r3, r3, #2
 80020e8:	4413      	add	r3, r2
 80020ea:	881b      	ldrh	r3, [r3, #0]
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80020f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020f6:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	461a      	mov	r2, r3
 8002100:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	441a      	add	r2, r3
 8002108:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800210c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002110:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002114:	b29b      	uxth	r3, r3
 8002116:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002118:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800211a:	78db      	ldrb	r3, [r3, #3]
 800211c:	2b01      	cmp	r3, #1
 800211e:	f040 80a2 	bne.w	8002266 <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 8002122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002124:	2200      	movs	r2, #0
 8002126:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800212a:	7b1b      	ldrb	r3, [r3, #12]
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 8093 	beq.w	8002258 <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002132:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800213a:	2b00      	cmp	r3, #0
 800213c:	d046      	beq.n	80021cc <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800213e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002140:	785b      	ldrb	r3, [r3, #1]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d126      	bne.n	8002194 <PCD_EP_ISR_Handler+0x608>
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	627b      	str	r3, [r7, #36]	@ 0x24
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002154:	b29b      	uxth	r3, r3
 8002156:	461a      	mov	r2, r3
 8002158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215a:	4413      	add	r3, r2
 800215c:	627b      	str	r3, [r7, #36]	@ 0x24
 800215e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	011a      	lsls	r2, r3, #4
 8002164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002166:	4413      	add	r3, r2
 8002168:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800216c:	623b      	str	r3, [r7, #32]
 800216e:	6a3b      	ldr	r3, [r7, #32]
 8002170:	881b      	ldrh	r3, [r3, #0]
 8002172:	b29b      	uxth	r3, r3
 8002174:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002178:	b29a      	uxth	r2, r3
 800217a:	6a3b      	ldr	r3, [r7, #32]
 800217c:	801a      	strh	r2, [r3, #0]
 800217e:	6a3b      	ldr	r3, [r7, #32]
 8002180:	881b      	ldrh	r3, [r3, #0]
 8002182:	b29b      	uxth	r3, r3
 8002184:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002188:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800218c:	b29a      	uxth	r2, r3
 800218e:	6a3b      	ldr	r3, [r7, #32]
 8002190:	801a      	strh	r2, [r3, #0]
 8002192:	e061      	b.n	8002258 <PCD_EP_ISR_Handler+0x6cc>
 8002194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002196:	785b      	ldrb	r3, [r3, #1]
 8002198:	2b01      	cmp	r3, #1
 800219a:	d15d      	bne.n	8002258 <PCD_EP_ISR_Handler+0x6cc>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	461a      	mov	r2, r3
 80021ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b0:	4413      	add	r3, r2
 80021b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	011a      	lsls	r2, r3, #4
 80021ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021bc:	4413      	add	r3, r2
 80021be:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80021c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80021c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c6:	2200      	movs	r2, #0
 80021c8:	801a      	strh	r2, [r3, #0]
 80021ca:	e045      	b.n	8002258 <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021d4:	785b      	ldrb	r3, [r3, #1]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d126      	bne.n	8002228 <PCD_EP_ISR_Handler+0x69c>
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	637b      	str	r3, [r7, #52]	@ 0x34
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	461a      	mov	r2, r3
 80021ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021ee:	4413      	add	r3, r2
 80021f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80021f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	011a      	lsls	r2, r3, #4
 80021f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021fa:	4413      	add	r3, r2
 80021fc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002200:	633b      	str	r3, [r7, #48]	@ 0x30
 8002202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002204:	881b      	ldrh	r3, [r3, #0]
 8002206:	b29b      	uxth	r3, r3
 8002208:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800220c:	b29a      	uxth	r2, r3
 800220e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002210:	801a      	strh	r2, [r3, #0]
 8002212:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	b29b      	uxth	r3, r3
 8002218:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800221c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002220:	b29a      	uxth	r2, r3
 8002222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002224:	801a      	strh	r2, [r3, #0]
 8002226:	e017      	b.n	8002258 <PCD_EP_ISR_Handler+0x6cc>
 8002228:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800222a:	785b      	ldrb	r3, [r3, #1]
 800222c:	2b01      	cmp	r3, #1
 800222e:	d113      	bne.n	8002258 <PCD_EP_ISR_Handler+0x6cc>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002238:	b29b      	uxth	r3, r3
 800223a:	461a      	mov	r2, r3
 800223c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800223e:	4413      	add	r3, r2
 8002240:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002242:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	011a      	lsls	r2, r3, #4
 8002248:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800224a:	4413      	add	r3, r2
 800224c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002250:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002252:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002254:	2200      	movs	r2, #0
 8002256:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002258:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	4619      	mov	r1, r3
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f008 f939 	bl	800a4d6 <HAL_PCD_DataInStageCallback>
 8002264:	e053      	b.n	800230e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8002266:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800226a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800226e:	2b00      	cmp	r3, #0
 8002270:	d146      	bne.n	8002300 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800227a:	b29b      	uxth	r3, r3
 800227c:	461a      	mov	r2, r3
 800227e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	4413      	add	r3, r2
 8002286:	3302      	adds	r3, #2
 8002288:	005b      	lsls	r3, r3, #1
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	6812      	ldr	r2, [r2, #0]
 800228e:	4413      	add	r3, r2
 8002290:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002294:	881b      	ldrh	r3, [r3, #0]
 8002296:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800229a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 800229e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022a0:	699a      	ldr	r2, [r3, #24]
 80022a2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d907      	bls.n	80022ba <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 80022aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022ac:	699a      	ldr	r2, [r3, #24]
 80022ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80022b2:	1ad2      	subs	r2, r2, r3
 80022b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022b6:	619a      	str	r2, [r3, #24]
 80022b8:	e002      	b.n	80022c0 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 80022ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022bc:	2200      	movs	r2, #0
 80022be:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80022c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022c2:	699b      	ldr	r3, [r3, #24]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d106      	bne.n	80022d6 <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80022c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022ca:	781b      	ldrb	r3, [r3, #0]
 80022cc:	4619      	mov	r1, r3
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f008 f901 	bl	800a4d6 <HAL_PCD_DataInStageCallback>
 80022d4:	e01b      	b.n	800230e <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80022d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022d8:	695a      	ldr	r2, [r3, #20]
 80022da:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80022de:	441a      	add	r2, r3
 80022e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022e2:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80022e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022e6:	69da      	ldr	r2, [r3, #28]
 80022e8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80022ec:	441a      	add	r2, r3
 80022ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022f0:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80022f8:	4618      	mov	r0, r3
 80022fa:	f004 fda4 	bl	8006e46 <USB_EPStartXfer>
 80022fe:	e006      	b.n	800230e <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002300:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002304:	461a      	mov	r2, r3
 8002306:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	f000 f91b 	bl	8002544 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002316:	b29b      	uxth	r3, r3
 8002318:	b21b      	sxth	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	f6ff ac3b 	blt.w	8001b96 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3758      	adds	r7, #88	@ 0x58
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}

0800232a <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800232a:	b580      	push	{r7, lr}
 800232c:	b088      	sub	sp, #32
 800232e:	af00      	add	r7, sp, #0
 8002330:	60f8      	str	r0, [r7, #12]
 8002332:	60b9      	str	r1, [r7, #8]
 8002334:	4613      	mov	r3, r2
 8002336:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002338:	88fb      	ldrh	r3, [r7, #6]
 800233a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800233e:	2b00      	cmp	r3, #0
 8002340:	d07e      	beq.n	8002440 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800234a:	b29b      	uxth	r3, r3
 800234c:	461a      	mov	r2, r3
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	4413      	add	r3, r2
 8002356:	3302      	adds	r3, #2
 8002358:	005b      	lsls	r3, r3, #1
 800235a:	68fa      	ldr	r2, [r7, #12]
 800235c:	6812      	ldr	r2, [r2, #0]
 800235e:	4413      	add	r3, r2
 8002360:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002364:	881b      	ldrh	r3, [r3, #0]
 8002366:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800236a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800236c:	68bb      	ldr	r3, [r7, #8]
 800236e:	699a      	ldr	r2, [r3, #24]
 8002370:	8b7b      	ldrh	r3, [r7, #26]
 8002372:	429a      	cmp	r2, r3
 8002374:	d306      	bcc.n	8002384 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	699a      	ldr	r2, [r3, #24]
 800237a:	8b7b      	ldrh	r3, [r7, #26]
 800237c:	1ad2      	subs	r2, r2, r3
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	619a      	str	r2, [r3, #24]
 8002382:	e002      	b.n	800238a <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8002384:	68bb      	ldr	r3, [r7, #8]
 8002386:	2200      	movs	r2, #0
 8002388:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d123      	bne.n	80023da <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	781b      	ldrb	r3, [r3, #0]
 800239c:	009b      	lsls	r3, r3, #2
 800239e:	4413      	add	r3, r2
 80023a0:	881b      	ldrh	r3, [r3, #0]
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80023a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023ac:	833b      	strh	r3, [r7, #24]
 80023ae:	8b3b      	ldrh	r3, [r7, #24]
 80023b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80023b4:	833b      	strh	r3, [r7, #24]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	461a      	mov	r2, r3
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	781b      	ldrb	r3, [r3, #0]
 80023c0:	009b      	lsls	r3, r3, #2
 80023c2:	441a      	add	r2, r3
 80023c4:	8b3b      	ldrh	r3, [r7, #24]
 80023c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80023ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80023ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80023d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023d6:	b29b      	uxth	r3, r3
 80023d8:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80023da:	88fb      	ldrh	r3, [r7, #6]
 80023dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d01f      	beq.n	8002424 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	461a      	mov	r2, r3
 80023ea:	68bb      	ldr	r3, [r7, #8]
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4413      	add	r3, r2
 80023f2:	881b      	ldrh	r3, [r3, #0]
 80023f4:	b29b      	uxth	r3, r3
 80023f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80023fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023fe:	82fb      	strh	r3, [r7, #22]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	461a      	mov	r2, r3
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	009b      	lsls	r3, r3, #2
 800240c:	441a      	add	r2, r3
 800240e:	8afb      	ldrh	r3, [r7, #22]
 8002410:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002414:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002418:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800241c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002420:	b29b      	uxth	r3, r3
 8002422:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002424:	8b7b      	ldrh	r3, [r7, #26]
 8002426:	2b00      	cmp	r3, #0
 8002428:	f000 8087 	beq.w	800253a <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	6818      	ldr	r0, [r3, #0]
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	6959      	ldr	r1, [r3, #20]
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	891a      	ldrh	r2, [r3, #8]
 8002438:	8b7b      	ldrh	r3, [r7, #26]
 800243a:	f006 fa2b 	bl	8008894 <USB_ReadPMA>
 800243e:	e07c      	b.n	800253a <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002448:	b29b      	uxth	r3, r3
 800244a:	461a      	mov	r2, r3
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	00db      	lsls	r3, r3, #3
 8002452:	4413      	add	r3, r2
 8002454:	3306      	adds	r3, #6
 8002456:	005b      	lsls	r3, r3, #1
 8002458:	68fa      	ldr	r2, [r7, #12]
 800245a:	6812      	ldr	r2, [r2, #0]
 800245c:	4413      	add	r3, r2
 800245e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002468:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800246a:	68bb      	ldr	r3, [r7, #8]
 800246c:	699a      	ldr	r2, [r3, #24]
 800246e:	8b7b      	ldrh	r3, [r7, #26]
 8002470:	429a      	cmp	r2, r3
 8002472:	d306      	bcc.n	8002482 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	699a      	ldr	r2, [r3, #24]
 8002478:	8b7b      	ldrh	r3, [r7, #26]
 800247a:	1ad2      	subs	r2, r2, r3
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	619a      	str	r2, [r3, #24]
 8002480:	e002      	b.n	8002488 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	2200      	movs	r2, #0
 8002486:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	699b      	ldr	r3, [r3, #24]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d123      	bne.n	80024d8 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	461a      	mov	r2, r3
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	881b      	ldrh	r3, [r3, #0]
 80024a0:	b29b      	uxth	r3, r3
 80024a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80024a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024aa:	83fb      	strh	r3, [r7, #30]
 80024ac:	8bfb      	ldrh	r3, [r7, #30]
 80024ae:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80024b2:	83fb      	strh	r3, [r7, #30]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	461a      	mov	r2, r3
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	441a      	add	r2, r3
 80024c2:	8bfb      	ldrh	r3, [r7, #30]
 80024c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80024d8:	88fb      	ldrh	r3, [r7, #6]
 80024da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d11f      	bne.n	8002522 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	461a      	mov	r2, r3
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	4413      	add	r3, r2
 80024f0:	881b      	ldrh	r3, [r3, #0]
 80024f2:	b29b      	uxth	r3, r3
 80024f4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024fc:	83bb      	strh	r3, [r7, #28]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	68bb      	ldr	r3, [r7, #8]
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	441a      	add	r2, r3
 800250c:	8bbb      	ldrh	r3, [r7, #28]
 800250e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002512:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002516:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800251a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800251e:	b29b      	uxth	r3, r3
 8002520:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002522:	8b7b      	ldrh	r3, [r7, #26]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d008      	beq.n	800253a <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6818      	ldr	r0, [r3, #0]
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	6959      	ldr	r1, [r3, #20]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	895a      	ldrh	r2, [r3, #10]
 8002534:	8b7b      	ldrh	r3, [r7, #26]
 8002536:	f006 f9ad 	bl	8008894 <USB_ReadPMA>
    }
  }

  return count;
 800253a:	8b7b      	ldrh	r3, [r7, #26]
}
 800253c:	4618      	mov	r0, r3
 800253e:	3720      	adds	r7, #32
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b0a4      	sub	sp, #144	@ 0x90
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	4613      	mov	r3, r2
 8002550:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002552:	88fb      	ldrh	r3, [r7, #6]
 8002554:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002558:	2b00      	cmp	r3, #0
 800255a:	f000 81dd 	beq.w	8002918 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002566:	b29b      	uxth	r3, r3
 8002568:	461a      	mov	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	781b      	ldrb	r3, [r3, #0]
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	4413      	add	r3, r2
 8002572:	3302      	adds	r3, #2
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	6812      	ldr	r2, [r2, #0]
 800257a:	4413      	add	r3, r2
 800257c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002586:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	699a      	ldr	r2, [r3, #24]
 800258e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002592:	429a      	cmp	r2, r3
 8002594:	d907      	bls.n	80025a6 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	699a      	ldr	r2, [r3, #24]
 800259a:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800259e:	1ad2      	subs	r2, r2, r3
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	619a      	str	r2, [r3, #24]
 80025a4:	e002      	b.n	80025ac <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	2200      	movs	r2, #0
 80025aa:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	699b      	ldr	r3, [r3, #24]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	f040 80b9 	bne.w	8002728 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	785b      	ldrb	r3, [r3, #1]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d126      	bne.n	800260c <HAL_PCD_EP_DB_Transmit+0xc8>
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	461a      	mov	r2, r3
 80025d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d2:	4413      	add	r3, r2
 80025d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	011a      	lsls	r2, r3, #4
 80025dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025de:	4413      	add	r3, r2
 80025e0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80025e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80025e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025e8:	881b      	ldrh	r3, [r3, #0]
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80025f0:	b29a      	uxth	r2, r3
 80025f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025f4:	801a      	strh	r2, [r3, #0]
 80025f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025f8:	881b      	ldrh	r3, [r3, #0]
 80025fa:	b29b      	uxth	r3, r3
 80025fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002600:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002604:	b29a      	uxth	r2, r3
 8002606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002608:	801a      	strh	r2, [r3, #0]
 800260a:	e01a      	b.n	8002642 <HAL_PCD_EP_DB_Transmit+0xfe>
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	785b      	ldrb	r3, [r3, #1]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d116      	bne.n	8002642 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	637b      	str	r3, [r7, #52]	@ 0x34
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002622:	b29b      	uxth	r3, r3
 8002624:	461a      	mov	r2, r3
 8002626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002628:	4413      	add	r3, r2
 800262a:	637b      	str	r3, [r7, #52]	@ 0x34
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	011a      	lsls	r2, r3, #4
 8002632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002634:	4413      	add	r3, r2
 8002636:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800263a:	633b      	str	r3, [r7, #48]	@ 0x30
 800263c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800263e:	2200      	movs	r2, #0
 8002640:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	627b      	str	r3, [r7, #36]	@ 0x24
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	785b      	ldrb	r3, [r3, #1]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d126      	bne.n	800269e <HAL_PCD_EP_DB_Transmit+0x15a>
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	61fb      	str	r3, [r7, #28]
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800265e:	b29b      	uxth	r3, r3
 8002660:	461a      	mov	r2, r3
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	4413      	add	r3, r2
 8002666:	61fb      	str	r3, [r7, #28]
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	011a      	lsls	r2, r3, #4
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	4413      	add	r3, r2
 8002672:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002676:	61bb      	str	r3, [r7, #24]
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	881b      	ldrh	r3, [r3, #0]
 800267c:	b29b      	uxth	r3, r3
 800267e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002682:	b29a      	uxth	r2, r3
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	801a      	strh	r2, [r3, #0]
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	b29b      	uxth	r3, r3
 800268e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002692:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002696:	b29a      	uxth	r2, r3
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	801a      	strh	r2, [r3, #0]
 800269c:	e017      	b.n	80026ce <HAL_PCD_EP_DB_Transmit+0x18a>
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	785b      	ldrb	r3, [r3, #1]
 80026a2:	2b01      	cmp	r3, #1
 80026a4:	d113      	bne.n	80026ce <HAL_PCD_EP_DB_Transmit+0x18a>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	461a      	mov	r2, r3
 80026b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026b4:	4413      	add	r3, r2
 80026b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80026b8:	68bb      	ldr	r3, [r7, #8]
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	011a      	lsls	r2, r3, #4
 80026be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c0:	4413      	add	r3, r2
 80026c2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80026c6:	623b      	str	r3, [r7, #32]
 80026c8:	6a3b      	ldr	r3, [r7, #32]
 80026ca:	2200      	movs	r2, #0
 80026cc:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	4619      	mov	r1, r3
 80026d4:	68f8      	ldr	r0, [r7, #12]
 80026d6:	f007 fefe 	bl	800a4d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80026da:	88fb      	ldrh	r3, [r7, #6]
 80026dc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	f000 82fc 	beq.w	8002cde <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	461a      	mov	r2, r3
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	4413      	add	r3, r2
 80026f4:	881b      	ldrh	r3, [r3, #0]
 80026f6:	b29b      	uxth	r3, r3
 80026f8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80026fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002700:	82fb      	strh	r3, [r7, #22]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	461a      	mov	r2, r3
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	441a      	add	r2, r3
 8002710:	8afb      	ldrh	r3, [r7, #22]
 8002712:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002716:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800271a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800271e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002722:	b29b      	uxth	r3, r3
 8002724:	8013      	strh	r3, [r2, #0]
 8002726:	e2da      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002728:	88fb      	ldrh	r3, [r7, #6]
 800272a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d021      	beq.n	8002776 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	461a      	mov	r2, r3
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	881b      	ldrh	r3, [r3, #0]
 8002742:	b29b      	uxth	r3, r3
 8002744:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002748:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800274c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	461a      	mov	r2, r3
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	441a      	add	r2, r3
 800275e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8002762:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002766:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800276a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800276e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002772:	b29b      	uxth	r3, r3
 8002774:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800277c:	2b01      	cmp	r3, #1
 800277e:	f040 82ae 	bne.w	8002cde <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002782:	68bb      	ldr	r3, [r7, #8]
 8002784:	695a      	ldr	r2, [r3, #20]
 8002786:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800278a:	441a      	add	r2, r3
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	69da      	ldr	r2, [r3, #28]
 8002794:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002798:	441a      	add	r2, r3
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	6a1a      	ldr	r2, [r3, #32]
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	691b      	ldr	r3, [r3, #16]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d30b      	bcc.n	80027c2 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	691b      	ldr	r3, [r3, #16]
 80027ae:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	6a1a      	ldr	r2, [r3, #32]
 80027b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80027ba:	1ad2      	subs	r2, r2, r3
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	621a      	str	r2, [r3, #32]
 80027c0:	e017      	b.n	80027f2 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d108      	bne.n	80027dc <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 80027ca:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80027ce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80027da:	e00a      	b.n	80027f2 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	2200      	movs	r2, #0
 80027e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	2200      	movs	r2, #0
 80027f0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	785b      	ldrb	r3, [r3, #1]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d165      	bne.n	80028c6 <HAL_PCD_EP_DB_Transmit+0x382>
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002808:	b29b      	uxth	r3, r3
 800280a:	461a      	mov	r2, r3
 800280c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800280e:	4413      	add	r3, r2
 8002810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002812:	68bb      	ldr	r3, [r7, #8]
 8002814:	781b      	ldrb	r3, [r3, #0]
 8002816:	011a      	lsls	r2, r3, #4
 8002818:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800281a:	4413      	add	r3, r2
 800281c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8002820:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002822:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002824:	881b      	ldrh	r3, [r3, #0]
 8002826:	b29b      	uxth	r3, r3
 8002828:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800282c:	b29a      	uxth	r2, r3
 800282e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002830:	801a      	strh	r2, [r3, #0]
 8002832:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10a      	bne.n	8002850 <HAL_PCD_EP_DB_Transmit+0x30c>
 800283a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	b29b      	uxth	r3, r3
 8002840:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002844:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002848:	b29a      	uxth	r2, r3
 800284a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800284c:	801a      	strh	r2, [r3, #0]
 800284e:	e057      	b.n	8002900 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8002850:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002854:	2b3e      	cmp	r3, #62	@ 0x3e
 8002856:	d818      	bhi.n	800288a <HAL_PCD_EP_DB_Transmit+0x346>
 8002858:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800285c:	085b      	lsrs	r3, r3, #1
 800285e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002860:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002864:	f003 0301 	and.w	r3, r3, #1
 8002868:	2b00      	cmp	r3, #0
 800286a:	d002      	beq.n	8002872 <HAL_PCD_EP_DB_Transmit+0x32e>
 800286c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800286e:	3301      	adds	r3, #1
 8002870:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002874:	881b      	ldrh	r3, [r3, #0]
 8002876:	b29a      	uxth	r2, r3
 8002878:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800287a:	b29b      	uxth	r3, r3
 800287c:	029b      	lsls	r3, r3, #10
 800287e:	b29b      	uxth	r3, r3
 8002880:	4313      	orrs	r3, r2
 8002882:	b29a      	uxth	r2, r3
 8002884:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002886:	801a      	strh	r2, [r3, #0]
 8002888:	e03a      	b.n	8002900 <HAL_PCD_EP_DB_Transmit+0x3bc>
 800288a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800288e:	095b      	lsrs	r3, r3, #5
 8002890:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002892:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002896:	f003 031f 	and.w	r3, r3, #31
 800289a:	2b00      	cmp	r3, #0
 800289c:	d102      	bne.n	80028a4 <HAL_PCD_EP_DB_Transmit+0x360>
 800289e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028a0:	3b01      	subs	r3, #1
 80028a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028a6:	881b      	ldrh	r3, [r3, #0]
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028ac:	b29b      	uxth	r3, r3
 80028ae:	029b      	lsls	r3, r3, #10
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	4313      	orrs	r3, r2
 80028b4:	b29b      	uxth	r3, r3
 80028b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028be:	b29a      	uxth	r2, r3
 80028c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028c2:	801a      	strh	r2, [r3, #0]
 80028c4:	e01c      	b.n	8002900 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	785b      	ldrb	r3, [r3, #1]
 80028ca:	2b01      	cmp	r3, #1
 80028cc:	d118      	bne.n	8002900 <HAL_PCD_EP_DB_Transmit+0x3bc>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80028dc:	b29b      	uxth	r3, r3
 80028de:	461a      	mov	r2, r3
 80028e0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028e2:	4413      	add	r3, r2
 80028e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	011a      	lsls	r2, r3, #4
 80028ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028ee:	4413      	add	r3, r2
 80028f0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80028f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80028f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80028fe:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	6818      	ldr	r0, [r3, #0]
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	6959      	ldr	r1, [r3, #20]
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	891a      	ldrh	r2, [r3, #8]
 800290c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002910:	b29b      	uxth	r3, r3
 8002912:	f005 ff78 	bl	8008806 <USB_WritePMA>
 8002916:	e1e2      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002920:	b29b      	uxth	r3, r3
 8002922:	461a      	mov	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	00db      	lsls	r3, r3, #3
 800292a:	4413      	add	r3, r2
 800292c:	3306      	adds	r3, #6
 800292e:	005b      	lsls	r3, r3, #1
 8002930:	68fa      	ldr	r2, [r7, #12]
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	4413      	add	r3, r2
 8002936:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800293a:	881b      	ldrh	r3, [r3, #0]
 800293c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002940:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	699a      	ldr	r2, [r3, #24]
 8002948:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800294c:	429a      	cmp	r2, r3
 800294e:	d307      	bcc.n	8002960 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	699a      	ldr	r2, [r3, #24]
 8002954:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002958:	1ad2      	subs	r2, r2, r3
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	619a      	str	r2, [r3, #24]
 800295e:	e002      	b.n	8002966 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8002960:	68bb      	ldr	r3, [r7, #8]
 8002962:	2200      	movs	r2, #0
 8002964:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002966:	68bb      	ldr	r3, [r7, #8]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	2b00      	cmp	r3, #0
 800296c:	f040 80c0 	bne.w	8002af0 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	785b      	ldrb	r3, [r3, #1]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d126      	bne.n	80029c6 <HAL_PCD_EP_DB_Transmit+0x482>
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002986:	b29b      	uxth	r3, r3
 8002988:	461a      	mov	r2, r3
 800298a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800298c:	4413      	add	r3, r2
 800298e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	781b      	ldrb	r3, [r3, #0]
 8002994:	011a      	lsls	r2, r3, #4
 8002996:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002998:	4413      	add	r3, r2
 800299a:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800299e:	67bb      	str	r3, [r7, #120]	@ 0x78
 80029a0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029a2:	881b      	ldrh	r3, [r3, #0]
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029aa:	b29a      	uxth	r2, r3
 80029ac:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029ae:	801a      	strh	r2, [r3, #0]
 80029b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029b2:	881b      	ldrh	r3, [r3, #0]
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029ba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029be:	b29a      	uxth	r2, r3
 80029c0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80029c2:	801a      	strh	r2, [r3, #0]
 80029c4:	e01a      	b.n	80029fc <HAL_PCD_EP_DB_Transmit+0x4b8>
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	785b      	ldrb	r3, [r3, #1]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d116      	bne.n	80029fc <HAL_PCD_EP_DB_Transmit+0x4b8>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	667b      	str	r3, [r7, #100]	@ 0x64
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029dc:	b29b      	uxth	r3, r3
 80029de:	461a      	mov	r2, r3
 80029e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029e2:	4413      	add	r3, r2
 80029e4:	667b      	str	r3, [r7, #100]	@ 0x64
 80029e6:	68bb      	ldr	r3, [r7, #8]
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	011a      	lsls	r2, r3, #4
 80029ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80029ee:	4413      	add	r3, r2
 80029f0:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80029f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80029f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80029f8:	2200      	movs	r2, #0
 80029fa:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	785b      	ldrb	r3, [r3, #1]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d12b      	bne.n	8002a62 <HAL_PCD_EP_DB_Transmit+0x51e>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a1e:	4413      	add	r3, r2
 8002a20:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	011a      	lsls	r2, r3, #4
 8002a28:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002a2a:	4413      	add	r3, r2
 8002a2c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002a30:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a34:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a38:	881b      	ldrh	r3, [r3, #0]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a46:	801a      	strh	r2, [r3, #0]
 8002a48:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a4c:	881b      	ldrh	r3, [r3, #0]
 8002a4e:	b29b      	uxth	r3, r3
 8002a50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002a54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002a5e:	801a      	strh	r2, [r3, #0]
 8002a60:	e017      	b.n	8002a92 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	785b      	ldrb	r3, [r3, #1]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d113      	bne.n	8002a92 <HAL_PCD_EP_DB_Transmit+0x54e>
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	461a      	mov	r2, r3
 8002a76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a78:	4413      	add	r3, r2
 8002a7a:	677b      	str	r3, [r7, #116]	@ 0x74
 8002a7c:	68bb      	ldr	r3, [r7, #8]
 8002a7e:	781b      	ldrb	r3, [r3, #0]
 8002a80:	011a      	lsls	r2, r3, #4
 8002a82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002a84:	4413      	add	r3, r2
 8002a86:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002a8a:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a8c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002a8e:	2200      	movs	r2, #0
 8002a90:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	4619      	mov	r1, r3
 8002a98:	68f8      	ldr	r0, [r7, #12]
 8002a9a:	f007 fd1c 	bl	800a4d6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002a9e:	88fb      	ldrh	r3, [r7, #6]
 8002aa0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f040 811a 	bne.w	8002cde <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	4413      	add	r3, r2
 8002ab8:	881b      	ldrh	r3, [r3, #0]
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002ac0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ac4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	461a      	mov	r2, r3
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	441a      	add	r2, r3
 8002ad6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8002ada:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002ade:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002ae2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	8013      	strh	r3, [r2, #0]
 8002aee:	e0f6      	b.n	8002cde <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002af0:	88fb      	ldrh	r3, [r7, #6]
 8002af2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d121      	bne.n	8002b3e <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	461a      	mov	r2, r3
 8002b00:	68bb      	ldr	r3, [r7, #8]
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b14:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	441a      	add	r2, r3
 8002b26:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002b2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002b2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002b32:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	f040 80ca 	bne.w	8002cde <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	695a      	ldr	r2, [r3, #20]
 8002b4e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002b52:	441a      	add	r2, r3
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	69da      	ldr	r2, [r3, #28]
 8002b5c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002b60:	441a      	add	r2, r3
 8002b62:	68bb      	ldr	r3, [r7, #8]
 8002b64:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	6a1a      	ldr	r2, [r3, #32]
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	691b      	ldr	r3, [r3, #16]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d30b      	bcc.n	8002b8a <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	6a1a      	ldr	r2, [r3, #32]
 8002b7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b82:	1ad2      	subs	r2, r2, r3
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	621a      	str	r2, [r3, #32]
 8002b88:	e017      	b.n	8002bba <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	6a1b      	ldr	r3, [r3, #32]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d108      	bne.n	8002ba4 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8002b92:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002b96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002ba2:	e00a      	b.n	8002bba <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	6a1b      	ldr	r3, [r3, #32]
 8002ba8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2200      	movs	r2, #0
 8002bb0:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	657b      	str	r3, [r7, #84]	@ 0x54
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	785b      	ldrb	r3, [r3, #1]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d165      	bne.n	8002c94 <HAL_PCD_EP_DB_Transmit+0x750>
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	461a      	mov	r2, r3
 8002bda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bdc:	4413      	add	r3, r2
 8002bde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	011a      	lsls	r2, r3, #4
 8002be6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002be8:	4413      	add	r3, r2
 8002bea:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002bee:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002bf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bf2:	881b      	ldrh	r3, [r3, #0]
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002bfe:	801a      	strh	r2, [r3, #0]
 8002c00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d10a      	bne.n	8002c1e <HAL_PCD_EP_DB_Transmit+0x6da>
 8002c08:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c0a:	881b      	ldrh	r3, [r3, #0]
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c12:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c1a:	801a      	strh	r2, [r3, #0]
 8002c1c:	e054      	b.n	8002cc8 <HAL_PCD_EP_DB_Transmit+0x784>
 8002c1e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c22:	2b3e      	cmp	r3, #62	@ 0x3e
 8002c24:	d818      	bhi.n	8002c58 <HAL_PCD_EP_DB_Transmit+0x714>
 8002c26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c2a:	085b      	lsrs	r3, r3, #1
 8002c2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c2e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d002      	beq.n	8002c40 <HAL_PCD_EP_DB_Transmit+0x6fc>
 8002c3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c40:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c42:	881b      	ldrh	r3, [r3, #0]
 8002c44:	b29a      	uxth	r2, r3
 8002c46:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	029b      	lsls	r3, r3, #10
 8002c4c:	b29b      	uxth	r3, r3
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	b29a      	uxth	r2, r3
 8002c52:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c54:	801a      	strh	r2, [r3, #0]
 8002c56:	e037      	b.n	8002cc8 <HAL_PCD_EP_DB_Transmit+0x784>
 8002c58:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c5c:	095b      	lsrs	r3, r3, #5
 8002c5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c64:	f003 031f 	and.w	r3, r3, #31
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d102      	bne.n	8002c72 <HAL_PCD_EP_DB_Transmit+0x72e>
 8002c6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002c72:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c74:	881b      	ldrh	r3, [r3, #0]
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	029b      	lsls	r3, r3, #10
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	4313      	orrs	r3, r2
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c88:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c8c:	b29a      	uxth	r2, r3
 8002c8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002c90:	801a      	strh	r2, [r3, #0]
 8002c92:	e019      	b.n	8002cc8 <HAL_PCD_EP_DB_Transmit+0x784>
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	785b      	ldrb	r3, [r3, #1]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d115      	bne.n	8002cc8 <HAL_PCD_EP_DB_Transmit+0x784>
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002caa:	4413      	add	r3, r2
 8002cac:	657b      	str	r3, [r7, #84]	@ 0x54
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	781b      	ldrb	r3, [r3, #0]
 8002cb2:	011a      	lsls	r2, r3, #4
 8002cb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002cb6:	4413      	add	r3, r2
 8002cb8:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8002cbc:	653b      	str	r3, [r7, #80]	@ 0x50
 8002cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cc2:	b29a      	uxth	r2, r3
 8002cc4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cc6:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6818      	ldr	r0, [r3, #0]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	6959      	ldr	r1, [r3, #20]
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	895a      	ldrh	r2, [r3, #10]
 8002cd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	f005 fd94 	bl	8008806 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	009b      	lsls	r3, r3, #2
 8002cea:	4413      	add	r3, r2
 8002cec:	881b      	ldrh	r3, [r3, #0]
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002cf4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002cf8:	82bb      	strh	r3, [r7, #20]
 8002cfa:	8abb      	ldrh	r3, [r7, #20]
 8002cfc:	f083 0310 	eor.w	r3, r3, #16
 8002d00:	82bb      	strh	r3, [r7, #20]
 8002d02:	8abb      	ldrh	r3, [r7, #20]
 8002d04:	f083 0320 	eor.w	r3, r3, #32
 8002d08:	82bb      	strh	r3, [r7, #20]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	461a      	mov	r2, r3
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	441a      	add	r2, r3
 8002d18:	8abb      	ldrh	r3, [r7, #20]
 8002d1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002d1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002d22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d2a:	b29b      	uxth	r3, r3
 8002d2c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3790      	adds	r7, #144	@ 0x90
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}

08002d38 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b087      	sub	sp, #28
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	60f8      	str	r0, [r7, #12]
 8002d40:	607b      	str	r3, [r7, #4]
 8002d42:	460b      	mov	r3, r1
 8002d44:	817b      	strh	r3, [r7, #10]
 8002d46:	4613      	mov	r3, r2
 8002d48:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002d4a:	897b      	ldrh	r3, [r7, #10]
 8002d4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00b      	beq.n	8002d6e <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002d56:	897b      	ldrh	r3, [r7, #10]
 8002d58:	f003 0207 	and.w	r2, r3, #7
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	4413      	add	r3, r2
 8002d62:	00db      	lsls	r3, r3, #3
 8002d64:	3310      	adds	r3, #16
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	4413      	add	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	e009      	b.n	8002d82 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d6e:	897a      	ldrh	r2, [r7, #10]
 8002d70:	4613      	mov	r3, r2
 8002d72:	009b      	lsls	r3, r3, #2
 8002d74:	4413      	add	r3, r2
 8002d76:	00db      	lsls	r3, r3, #3
 8002d78:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002d7c:	68fa      	ldr	r2, [r7, #12]
 8002d7e:	4413      	add	r3, r2
 8002d80:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002d82:	893b      	ldrh	r3, [r7, #8]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d107      	bne.n	8002d98 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002d88:	697b      	ldr	r3, [r7, #20]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	b29a      	uxth	r2, r3
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	80da      	strh	r2, [r3, #6]
 8002d96:	e00b      	b.n	8002db0 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002d98:	697b      	ldr	r3, [r7, #20]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	b29a      	uxth	r2, r3
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	0c1b      	lsrs	r3, r3, #16
 8002daa:	b29a      	uxth	r2, r3
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	371c      	adds	r7, #28
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
	...

08002dc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dcc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dd0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dd2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dd6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d102      	bne.n	8002de6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	f000 bff4 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002de6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dea:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f000 816d 	beq.w	80030d6 <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002dfc:	4bb4      	ldr	r3, [pc, #720]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f003 030c 	and.w	r3, r3, #12
 8002e04:	2b04      	cmp	r3, #4
 8002e06:	d00c      	beq.n	8002e22 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002e08:	4bb1      	ldr	r3, [pc, #708]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	f003 030c 	and.w	r3, r3, #12
 8002e10:	2b08      	cmp	r3, #8
 8002e12:	d157      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x104>
 8002e14:	4bae      	ldr	r3, [pc, #696]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e20:	d150      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x104>
 8002e22:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e26:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e36:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e3a:	fab3 f383 	clz	r3, r3
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e42:	d802      	bhi.n	8002e4a <HAL_RCC_OscConfig+0x8a>
 8002e44:	4ba2      	ldr	r3, [pc, #648]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	e015      	b.n	8002e76 <HAL_RCC_OscConfig+0xb6>
 8002e4a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e4e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e52:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002e56:	fa93 f3a3 	rbit	r3, r3
 8002e5a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002e5e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002e62:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002e66:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002e6a:	fa93 f3a3 	rbit	r3, r3
 8002e6e:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002e72:	4b97      	ldr	r3, [pc, #604]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e76:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002e7a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002e7e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002e82:	fa92 f2a2 	rbit	r2, r2
 8002e86:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002e8a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002e8e:	fab2 f282 	clz	r2, r2
 8002e92:	b2d2      	uxtb	r2, r2
 8002e94:	f042 0220 	orr.w	r2, r2, #32
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	f002 021f 	and.w	r2, r2, #31
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	f000 8114 	beq.w	80030d4 <HAL_RCC_OscConfig+0x314>
 8002eac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002eb0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	f040 810b 	bne.w	80030d4 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	f000 bf85 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ec4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ec8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ed4:	d106      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x124>
 8002ed6:	4b7e      	ldr	r3, [pc, #504]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a7d      	ldr	r2, [pc, #500]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee0:	6013      	str	r3, [r2, #0]
 8002ee2:	e036      	b.n	8002f52 <HAL_RCC_OscConfig+0x192>
 8002ee4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ee8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d10c      	bne.n	8002f0e <HAL_RCC_OscConfig+0x14e>
 8002ef4:	4b76      	ldr	r3, [pc, #472]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a75      	ldr	r2, [pc, #468]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002efa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002efe:	6013      	str	r3, [r2, #0]
 8002f00:	4b73      	ldr	r3, [pc, #460]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a72      	ldr	r2, [pc, #456]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f06:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	e021      	b.n	8002f52 <HAL_RCC_OscConfig+0x192>
 8002f0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f12:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f1e:	d10c      	bne.n	8002f3a <HAL_RCC_OscConfig+0x17a>
 8002f20:	4b6b      	ldr	r3, [pc, #428]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a6a      	ldr	r2, [pc, #424]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f26:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f2a:	6013      	str	r3, [r2, #0]
 8002f2c:	4b68      	ldr	r3, [pc, #416]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a67      	ldr	r2, [pc, #412]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f32:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f36:	6013      	str	r3, [r2, #0]
 8002f38:	e00b      	b.n	8002f52 <HAL_RCC_OscConfig+0x192>
 8002f3a:	4b65      	ldr	r3, [pc, #404]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a64      	ldr	r2, [pc, #400]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	4b62      	ldr	r3, [pc, #392]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a61      	ldr	r2, [pc, #388]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f4c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f50:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f52:	4b5f      	ldr	r3, [pc, #380]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f56:	f023 020f 	bic.w	r2, r3, #15
 8002f5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f5e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	495a      	ldr	r1, [pc, #360]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d054      	beq.n	8003026 <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f7c:	f7fd ff06 	bl	8000d8c <HAL_GetTick>
 8002f80:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f84:	e00a      	b.n	8002f9c <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f86:	f7fd ff01 	bl	8000d8c <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f90:	1ad3      	subs	r3, r2, r3
 8002f92:	2b64      	cmp	r3, #100	@ 0x64
 8002f94:	d902      	bls.n	8002f9c <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8002f96:	2303      	movs	r3, #3
 8002f98:	f000 bf19 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
 8002f9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fa0:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002fa8:	fa93 f3a3 	rbit	r3, r3
 8002fac:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002fb0:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fb4:	fab3 f383 	clz	r3, r3
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fbc:	d802      	bhi.n	8002fc4 <HAL_RCC_OscConfig+0x204>
 8002fbe:	4b44      	ldr	r3, [pc, #272]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	e015      	b.n	8002ff0 <HAL_RCC_OscConfig+0x230>
 8002fc4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fc8:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002fd0:	fa93 f3a3 	rbit	r3, r3
 8002fd4:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002fd8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fdc:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002fe0:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002fe4:	fa93 f3a3 	rbit	r3, r3
 8002fe8:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002fec:	4b38      	ldr	r3, [pc, #224]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8002fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ff4:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002ff8:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002ffc:	fa92 f2a2 	rbit	r2, r2
 8003000:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003004:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003008:	fab2 f282 	clz	r2, r2
 800300c:	b2d2      	uxtb	r2, r2
 800300e:	f042 0220 	orr.w	r2, r2, #32
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	f002 021f 	and.w	r2, r2, #31
 8003018:	2101      	movs	r1, #1
 800301a:	fa01 f202 	lsl.w	r2, r1, r2
 800301e:	4013      	ands	r3, r2
 8003020:	2b00      	cmp	r3, #0
 8003022:	d0b0      	beq.n	8002f86 <HAL_RCC_OscConfig+0x1c6>
 8003024:	e057      	b.n	80030d6 <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003026:	f7fd feb1 	bl	8000d8c <HAL_GetTick>
 800302a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800302e:	e00a      	b.n	8003046 <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003030:	f7fd feac 	bl	8000d8c <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b64      	cmp	r3, #100	@ 0x64
 800303e:	d902      	bls.n	8003046 <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	f000 bec4 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
 8003046:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800304a:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304e:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003052:	fa93 f3a3 	rbit	r3, r3
 8003056:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 800305a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800305e:	fab3 f383 	clz	r3, r3
 8003062:	b2db      	uxtb	r3, r3
 8003064:	2b3f      	cmp	r3, #63	@ 0x3f
 8003066:	d802      	bhi.n	800306e <HAL_RCC_OscConfig+0x2ae>
 8003068:	4b19      	ldr	r3, [pc, #100]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	e015      	b.n	800309a <HAL_RCC_OscConfig+0x2da>
 800306e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003072:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003076:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 800307a:	fa93 f3a3 	rbit	r3, r3
 800307e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003082:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003086:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800308a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 800308e:	fa93 f3a3 	rbit	r3, r3
 8003092:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003096:	4b0e      	ldr	r3, [pc, #56]	@ (80030d0 <HAL_RCC_OscConfig+0x310>)
 8003098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800309a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800309e:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 80030a2:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80030a6:	fa92 f2a2 	rbit	r2, r2
 80030aa:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 80030ae:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 80030b2:	fab2 f282 	clz	r2, r2
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	f042 0220 	orr.w	r2, r2, #32
 80030bc:	b2d2      	uxtb	r2, r2
 80030be:	f002 021f 	and.w	r2, r2, #31
 80030c2:	2101      	movs	r1, #1
 80030c4:	fa01 f202 	lsl.w	r2, r1, r2
 80030c8:	4013      	ands	r3, r2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1b0      	bne.n	8003030 <HAL_RCC_OscConfig+0x270>
 80030ce:	e002      	b.n	80030d6 <HAL_RCC_OscConfig+0x316>
 80030d0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030da:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	f000 816c 	beq.w	80033c4 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80030ec:	4bcc      	ldr	r3, [pc, #816]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 80030ee:	685b      	ldr	r3, [r3, #4]
 80030f0:	f003 030c 	and.w	r3, r3, #12
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00b      	beq.n	8003110 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80030f8:	4bc9      	ldr	r3, [pc, #804]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	f003 030c 	and.w	r3, r3, #12
 8003100:	2b08      	cmp	r3, #8
 8003102:	d16d      	bne.n	80031e0 <HAL_RCC_OscConfig+0x420>
 8003104:	4bc6      	ldr	r3, [pc, #792]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800310c:	2b00      	cmp	r3, #0
 800310e:	d167      	bne.n	80031e0 <HAL_RCC_OscConfig+0x420>
 8003110:	2302      	movs	r3, #2
 8003112:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003116:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 800311a:	fa93 f3a3 	rbit	r3, r3
 800311e:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003122:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003126:	fab3 f383 	clz	r3, r3
 800312a:	b2db      	uxtb	r3, r3
 800312c:	2b3f      	cmp	r3, #63	@ 0x3f
 800312e:	d802      	bhi.n	8003136 <HAL_RCC_OscConfig+0x376>
 8003130:	4bbb      	ldr	r3, [pc, #748]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	e013      	b.n	800315e <HAL_RCC_OscConfig+0x39e>
 8003136:	2302      	movs	r3, #2
 8003138:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800313c:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003140:	fa93 f3a3 	rbit	r3, r3
 8003144:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003148:	2302      	movs	r3, #2
 800314a:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800314e:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003152:	fa93 f3a3 	rbit	r3, r3
 8003156:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 800315a:	4bb1      	ldr	r3, [pc, #708]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	2202      	movs	r2, #2
 8003160:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003164:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003168:	fa92 f2a2 	rbit	r2, r2
 800316c:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003170:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003174:	fab2 f282 	clz	r2, r2
 8003178:	b2d2      	uxtb	r2, r2
 800317a:	f042 0220 	orr.w	r2, r2, #32
 800317e:	b2d2      	uxtb	r2, r2
 8003180:	f002 021f 	and.w	r2, r2, #31
 8003184:	2101      	movs	r1, #1
 8003186:	fa01 f202 	lsl.w	r2, r1, r2
 800318a:	4013      	ands	r3, r2
 800318c:	2b00      	cmp	r3, #0
 800318e:	d00a      	beq.n	80031a6 <HAL_RCC_OscConfig+0x3e6>
 8003190:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003194:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	691b      	ldr	r3, [r3, #16]
 800319c:	2b01      	cmp	r3, #1
 800319e:	d002      	beq.n	80031a6 <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 80031a0:	2301      	movs	r3, #1
 80031a2:	f000 be14 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031a6:	4b9e      	ldr	r3, [pc, #632]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80031ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	695b      	ldr	r3, [r3, #20]
 80031ba:	21f8      	movs	r1, #248	@ 0xf8
 80031bc:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c0:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80031c4:	fa91 f1a1 	rbit	r1, r1
 80031c8:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80031cc:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80031d0:	fab1 f181 	clz	r1, r1
 80031d4:	b2c9      	uxtb	r1, r1
 80031d6:	408b      	lsls	r3, r1
 80031d8:	4991      	ldr	r1, [pc, #580]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 80031da:	4313      	orrs	r3, r2
 80031dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031de:	e0f1      	b.n	80033c4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	691b      	ldr	r3, [r3, #16]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 8083 	beq.w	80032f8 <HAL_RCC_OscConfig+0x538>
 80031f2:	2301      	movs	r3, #1
 80031f4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f8:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80031fc:	fa93 f3a3 	rbit	r3, r3
 8003200:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003204:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003208:	fab3 f383 	clz	r3, r3
 800320c:	b2db      	uxtb	r3, r3
 800320e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003212:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003216:	009b      	lsls	r3, r3, #2
 8003218:	461a      	mov	r2, r3
 800321a:	2301      	movs	r3, #1
 800321c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800321e:	f7fd fdb5 	bl	8000d8c <HAL_GetTick>
 8003222:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003226:	e00a      	b.n	800323e <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003228:	f7fd fdb0 	bl	8000d8c <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003232:	1ad3      	subs	r3, r2, r3
 8003234:	2b02      	cmp	r3, #2
 8003236:	d902      	bls.n	800323e <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	f000 bdc8 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
 800323e:	2302      	movs	r3, #2
 8003240:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003244:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003248:	fa93 f3a3 	rbit	r3, r3
 800324c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003250:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003254:	fab3 f383 	clz	r3, r3
 8003258:	b2db      	uxtb	r3, r3
 800325a:	2b3f      	cmp	r3, #63	@ 0x3f
 800325c:	d802      	bhi.n	8003264 <HAL_RCC_OscConfig+0x4a4>
 800325e:	4b70      	ldr	r3, [pc, #448]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	e013      	b.n	800328c <HAL_RCC_OscConfig+0x4cc>
 8003264:	2302      	movs	r3, #2
 8003266:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800326a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800326e:	fa93 f3a3 	rbit	r3, r3
 8003272:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003276:	2302      	movs	r3, #2
 8003278:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800327c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003280:	fa93 f3a3 	rbit	r3, r3
 8003284:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003288:	4b65      	ldr	r3, [pc, #404]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 800328a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328c:	2202      	movs	r2, #2
 800328e:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003292:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003296:	fa92 f2a2 	rbit	r2, r2
 800329a:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 800329e:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80032a2:	fab2 f282 	clz	r2, r2
 80032a6:	b2d2      	uxtb	r2, r2
 80032a8:	f042 0220 	orr.w	r2, r2, #32
 80032ac:	b2d2      	uxtb	r2, r2
 80032ae:	f002 021f 	and.w	r2, r2, #31
 80032b2:	2101      	movs	r1, #1
 80032b4:	fa01 f202 	lsl.w	r2, r1, r2
 80032b8:	4013      	ands	r3, r2
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d0b4      	beq.n	8003228 <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032be:	4b58      	ldr	r3, [pc, #352]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032ca:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	21f8      	movs	r1, #248	@ 0xf8
 80032d4:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d8:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80032dc:	fa91 f1a1 	rbit	r1, r1
 80032e0:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80032e4:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80032e8:	fab1 f181 	clz	r1, r1
 80032ec:	b2c9      	uxtb	r1, r1
 80032ee:	408b      	lsls	r3, r1
 80032f0:	494b      	ldr	r1, [pc, #300]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 80032f2:	4313      	orrs	r3, r2
 80032f4:	600b      	str	r3, [r1, #0]
 80032f6:	e065      	b.n	80033c4 <HAL_RCC_OscConfig+0x604>
 80032f8:	2301      	movs	r3, #1
 80032fa:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fe:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8003302:	fa93 f3a3 	rbit	r3, r3
 8003306:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800330a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800330e:	fab3 f383 	clz	r3, r3
 8003312:	b2db      	uxtb	r3, r3
 8003314:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003318:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	461a      	mov	r2, r3
 8003320:	2300      	movs	r3, #0
 8003322:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003324:	f7fd fd32 	bl	8000d8c <HAL_GetTick>
 8003328:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800332c:	e00a      	b.n	8003344 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800332e:	f7fd fd2d 	bl	8000d8c <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b02      	cmp	r3, #2
 800333c:	d902      	bls.n	8003344 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	f000 bd45 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
 8003344:	2302      	movs	r3, #2
 8003346:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800334e:	fa93 f3a3 	rbit	r3, r3
 8003352:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8003356:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800335a:	fab3 f383 	clz	r3, r3
 800335e:	b2db      	uxtb	r3, r3
 8003360:	2b3f      	cmp	r3, #63	@ 0x3f
 8003362:	d802      	bhi.n	800336a <HAL_RCC_OscConfig+0x5aa>
 8003364:	4b2e      	ldr	r3, [pc, #184]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	e013      	b.n	8003392 <HAL_RCC_OscConfig+0x5d2>
 800336a:	2302      	movs	r3, #2
 800336c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003370:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8003374:	fa93 f3a3 	rbit	r3, r3
 8003378:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800337c:	2302      	movs	r3, #2
 800337e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8003382:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003386:	fa93 f3a3 	rbit	r3, r3
 800338a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800338e:	4b24      	ldr	r3, [pc, #144]	@ (8003420 <HAL_RCC_OscConfig+0x660>)
 8003390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003392:	2202      	movs	r2, #2
 8003394:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8003398:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800339c:	fa92 f2a2 	rbit	r2, r2
 80033a0:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80033a4:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80033a8:	fab2 f282 	clz	r2, r2
 80033ac:	b2d2      	uxtb	r2, r2
 80033ae:	f042 0220 	orr.w	r2, r2, #32
 80033b2:	b2d2      	uxtb	r2, r2
 80033b4:	f002 021f 	and.w	r2, r2, #31
 80033b8:	2101      	movs	r1, #1
 80033ba:	fa01 f202 	lsl.w	r2, r1, r2
 80033be:	4013      	ands	r3, r2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1b4      	bne.n	800332e <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f003 0308 	and.w	r3, r3, #8
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 8115 	beq.w	8003604 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d07e      	beq.n	80034e8 <HAL_RCC_OscConfig+0x728>
 80033ea:	2301      	movs	r3, #1
 80033ec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80033f4:	fa93 f3a3 	rbit	r3, r3
 80033f8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 80033fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003400:	fab3 f383 	clz	r3, r3
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	4b06      	ldr	r3, [pc, #24]	@ (8003424 <HAL_RCC_OscConfig+0x664>)
 800340a:	4413      	add	r3, r2
 800340c:	009b      	lsls	r3, r3, #2
 800340e:	461a      	mov	r2, r3
 8003410:	2301      	movs	r3, #1
 8003412:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003414:	f7fd fcba 	bl	8000d8c <HAL_GetTick>
 8003418:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800341c:	e00f      	b.n	800343e <HAL_RCC_OscConfig+0x67e>
 800341e:	bf00      	nop
 8003420:	40021000 	.word	0x40021000
 8003424:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003428:	f7fd fcb0 	bl	8000d8c <HAL_GetTick>
 800342c:	4602      	mov	r2, r0
 800342e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d902      	bls.n	800343e <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	f000 bcc8 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
 800343e:	2302      	movs	r3, #2
 8003440:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003444:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003448:	fa93 f3a3 	rbit	r3, r3
 800344c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003450:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003454:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003458:	2202      	movs	r2, #2
 800345a:	601a      	str	r2, [r3, #0]
 800345c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003460:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	fa93 f2a3 	rbit	r2, r3
 800346a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800346e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8003472:	601a      	str	r2, [r3, #0]
 8003474:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003478:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800347c:	2202      	movs	r2, #2
 800347e:	601a      	str	r2, [r3, #0]
 8003480:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003484:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	fa93 f2a3 	rbit	r2, r3
 800348e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003492:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003496:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003498:	4bb0      	ldr	r3, [pc, #704]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 800349a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800349c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034a0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80034a4:	2102      	movs	r1, #2
 80034a6:	6019      	str	r1, [r3, #0]
 80034a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ac:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	fa93 f1a3 	rbit	r1, r3
 80034b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ba:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80034be:	6019      	str	r1, [r3, #0]
  return result;
 80034c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c4:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	fab3 f383 	clz	r3, r3
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	f003 031f 	and.w	r3, r3, #31
 80034da:	2101      	movs	r1, #1
 80034dc:	fa01 f303 	lsl.w	r3, r1, r3
 80034e0:	4013      	ands	r3, r2
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d0a0      	beq.n	8003428 <HAL_RCC_OscConfig+0x668>
 80034e6:	e08d      	b.n	8003604 <HAL_RCC_OscConfig+0x844>
 80034e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80034f0:	2201      	movs	r2, #1
 80034f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	fa93 f2a3 	rbit	r2, r3
 8003502:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003506:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800350a:	601a      	str	r2, [r3, #0]
  return result;
 800350c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003510:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003514:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003516:	fab3 f383 	clz	r3, r3
 800351a:	b2db      	uxtb	r3, r3
 800351c:	461a      	mov	r2, r3
 800351e:	4b90      	ldr	r3, [pc, #576]	@ (8003760 <HAL_RCC_OscConfig+0x9a0>)
 8003520:	4413      	add	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	461a      	mov	r2, r3
 8003526:	2300      	movs	r3, #0
 8003528:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800352a:	f7fd fc2f 	bl	8000d8c <HAL_GetTick>
 800352e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003532:	e00a      	b.n	800354a <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003534:	f7fd fc2a 	bl	8000d8c <HAL_GetTick>
 8003538:	4602      	mov	r2, r0
 800353a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800353e:	1ad3      	subs	r3, r2, r3
 8003540:	2b02      	cmp	r3, #2
 8003542:	d902      	bls.n	800354a <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 8003544:	2303      	movs	r3, #3
 8003546:	f000 bc42 	b.w	8003dce <HAL_RCC_OscConfig+0x100e>
 800354a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800354e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003552:	2202      	movs	r2, #2
 8003554:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003556:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800355a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	fa93 f2a3 	rbit	r2, r3
 8003564:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003568:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800356c:	601a      	str	r2, [r3, #0]
 800356e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003572:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003576:	2202      	movs	r2, #2
 8003578:	601a      	str	r2, [r3, #0]
 800357a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800357e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	fa93 f2a3 	rbit	r2, r3
 8003588:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800358c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003590:	601a      	str	r2, [r3, #0]
 8003592:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003596:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800359a:	2202      	movs	r2, #2
 800359c:	601a      	str	r2, [r3, #0]
 800359e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	fa93 f2a3 	rbit	r2, r3
 80035ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035b0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80035b4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b6:	4b69      	ldr	r3, [pc, #420]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80035b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80035ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035be:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80035c2:	2102      	movs	r1, #2
 80035c4:	6019      	str	r1, [r3, #0]
 80035c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ca:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	fa93 f1a3 	rbit	r1, r3
 80035d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80035dc:	6019      	str	r1, [r3, #0]
  return result;
 80035de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035e2:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	fab3 f383 	clz	r3, r3
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	f003 031f 	and.w	r3, r3, #31
 80035f8:	2101      	movs	r1, #1
 80035fa:	fa01 f303 	lsl.w	r3, r1, r3
 80035fe:	4013      	ands	r3, r2
 8003600:	2b00      	cmp	r3, #0
 8003602:	d197      	bne.n	8003534 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003604:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003608:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f003 0304 	and.w	r3, r3, #4
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 819e 	beq.w	8003956 <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800361a:	2300      	movs	r3, #0
 800361c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003620:	4b4e      	ldr	r3, [pc, #312]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d116      	bne.n	800365a <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800362c:	4b4b      	ldr	r3, [pc, #300]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 800362e:	69db      	ldr	r3, [r3, #28]
 8003630:	4a4a      	ldr	r2, [pc, #296]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 8003632:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003636:	61d3      	str	r3, [r2, #28]
 8003638:	4b48      	ldr	r3, [pc, #288]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 800363a:	69db      	ldr	r3, [r3, #28]
 800363c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003644:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800364e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003652:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003654:	2301      	movs	r3, #1
 8003656:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800365a:	4b42      	ldr	r3, [pc, #264]	@ (8003764 <HAL_RCC_OscConfig+0x9a4>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003662:	2b00      	cmp	r3, #0
 8003664:	d11a      	bne.n	800369c <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003666:	4b3f      	ldr	r3, [pc, #252]	@ (8003764 <HAL_RCC_OscConfig+0x9a4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a3e      	ldr	r2, [pc, #248]	@ (8003764 <HAL_RCC_OscConfig+0x9a4>)
 800366c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003670:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003672:	f7fd fb8b 	bl	8000d8c <HAL_GetTick>
 8003676:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800367a:	e009      	b.n	8003690 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800367c:	f7fd fb86 	bl	8000d8c <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003686:	1ad3      	subs	r3, r2, r3
 8003688:	2b64      	cmp	r3, #100	@ 0x64
 800368a:	d901      	bls.n	8003690 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 800368c:	2303      	movs	r3, #3
 800368e:	e39e      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003690:	4b34      	ldr	r3, [pc, #208]	@ (8003764 <HAL_RCC_OscConfig+0x9a4>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003698:	2b00      	cmp	r3, #0
 800369a:	d0ef      	beq.n	800367c <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800369c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d106      	bne.n	80036ba <HAL_RCC_OscConfig+0x8fa>
 80036ac:	4b2b      	ldr	r3, [pc, #172]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036ae:	6a1b      	ldr	r3, [r3, #32]
 80036b0:	4a2a      	ldr	r2, [pc, #168]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036b2:	f043 0301 	orr.w	r3, r3, #1
 80036b6:	6213      	str	r3, [r2, #32]
 80036b8:	e035      	b.n	8003726 <HAL_RCC_OscConfig+0x966>
 80036ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	68db      	ldr	r3, [r3, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d10c      	bne.n	80036e4 <HAL_RCC_OscConfig+0x924>
 80036ca:	4b24      	ldr	r3, [pc, #144]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	4a23      	ldr	r2, [pc, #140]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036d0:	f023 0301 	bic.w	r3, r3, #1
 80036d4:	6213      	str	r3, [r2, #32]
 80036d6:	4b21      	ldr	r3, [pc, #132]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036d8:	6a1b      	ldr	r3, [r3, #32]
 80036da:	4a20      	ldr	r2, [pc, #128]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036dc:	f023 0304 	bic.w	r3, r3, #4
 80036e0:	6213      	str	r3, [r2, #32]
 80036e2:	e020      	b.n	8003726 <HAL_RCC_OscConfig+0x966>
 80036e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036e8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	2b05      	cmp	r3, #5
 80036f2:	d10c      	bne.n	800370e <HAL_RCC_OscConfig+0x94e>
 80036f4:	4b19      	ldr	r3, [pc, #100]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4a18      	ldr	r2, [pc, #96]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 80036fa:	f043 0304 	orr.w	r3, r3, #4
 80036fe:	6213      	str	r3, [r2, #32]
 8003700:	4b16      	ldr	r3, [pc, #88]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a15      	ldr	r2, [pc, #84]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 8003706:	f043 0301 	orr.w	r3, r3, #1
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	e00b      	b.n	8003726 <HAL_RCC_OscConfig+0x966>
 800370e:	4b13      	ldr	r3, [pc, #76]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	4a12      	ldr	r2, [pc, #72]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 8003714:	f023 0301 	bic.w	r3, r3, #1
 8003718:	6213      	str	r3, [r2, #32]
 800371a:	4b10      	ldr	r3, [pc, #64]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a0f      	ldr	r2, [pc, #60]	@ (800375c <HAL_RCC_OscConfig+0x99c>)
 8003720:	f023 0304 	bic.w	r3, r3, #4
 8003724:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003726:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800372a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f000 8087 	beq.w	8003846 <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003738:	f7fd fb28 	bl	8000d8c <HAL_GetTick>
 800373c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003740:	e012      	b.n	8003768 <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7fd fb23 	bl	8000d8c <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003752:	4293      	cmp	r3, r2
 8003754:	d908      	bls.n	8003768 <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 8003756:	2303      	movs	r3, #3
 8003758:	e339      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
 800375a:	bf00      	nop
 800375c:	40021000 	.word	0x40021000
 8003760:	10908120 	.word	0x10908120
 8003764:	40007000 	.word	0x40007000
 8003768:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800376c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8003770:	2202      	movs	r2, #2
 8003772:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003774:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003778:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	fa93 f2a3 	rbit	r2, r3
 8003782:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003786:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800378a:	601a      	str	r2, [r3, #0]
 800378c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003790:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003794:	2202      	movs	r2, #2
 8003796:	601a      	str	r2, [r3, #0]
 8003798:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800379c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	fa93 f2a3 	rbit	r2, r3
 80037a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037aa:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80037ae:	601a      	str	r2, [r3, #0]
  return result;
 80037b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037b4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80037b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ba:	fab3 f383 	clz	r3, r3
 80037be:	b2db      	uxtb	r3, r3
 80037c0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80037c4:	b2db      	uxtb	r3, r3
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d102      	bne.n	80037d0 <HAL_RCC_OscConfig+0xa10>
 80037ca:	4b98      	ldr	r3, [pc, #608]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 80037cc:	6a1b      	ldr	r3, [r3, #32]
 80037ce:	e013      	b.n	80037f8 <HAL_RCC_OscConfig+0xa38>
 80037d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80037d8:	2202      	movs	r2, #2
 80037da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037e0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	fa93 f2a3 	rbit	r2, r3
 80037ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ee:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	4b8d      	ldr	r3, [pc, #564]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 80037f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80037fc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003800:	2102      	movs	r1, #2
 8003802:	6011      	str	r1, [r2, #0]
 8003804:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003808:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800380c:	6812      	ldr	r2, [r2, #0]
 800380e:	fa92 f1a2 	rbit	r1, r2
 8003812:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003816:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800381a:	6011      	str	r1, [r2, #0]
  return result;
 800381c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003820:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003824:	6812      	ldr	r2, [r2, #0]
 8003826:	fab2 f282 	clz	r2, r2
 800382a:	b2d2      	uxtb	r2, r2
 800382c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003830:	b2d2      	uxtb	r2, r2
 8003832:	f002 021f 	and.w	r2, r2, #31
 8003836:	2101      	movs	r1, #1
 8003838:	fa01 f202 	lsl.w	r2, r1, r2
 800383c:	4013      	ands	r3, r2
 800383e:	2b00      	cmp	r3, #0
 8003840:	f43f af7f 	beq.w	8003742 <HAL_RCC_OscConfig+0x982>
 8003844:	e07d      	b.n	8003942 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003846:	f7fd faa1 	bl	8000d8c <HAL_GetTick>
 800384a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800384e:	e00b      	b.n	8003868 <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003850:	f7fd fa9c 	bl	8000d8c <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800385a:	1ad3      	subs	r3, r2, r3
 800385c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003860:	4293      	cmp	r3, r2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e2b2      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
 8003868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800386c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8003870:	2202      	movs	r2, #2
 8003872:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003878:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	fa93 f2a3 	rbit	r2, r3
 8003882:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003886:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003890:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003894:	2202      	movs	r2, #2
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800389c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	fa93 f2a3 	rbit	r2, r3
 80038a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038aa:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80038ae:	601a      	str	r2, [r3, #0]
  return result;
 80038b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038b4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80038b8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ba:	fab3 f383 	clz	r3, r3
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d102      	bne.n	80038d0 <HAL_RCC_OscConfig+0xb10>
 80038ca:	4b58      	ldr	r3, [pc, #352]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	e013      	b.n	80038f8 <HAL_RCC_OscConfig+0xb38>
 80038d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038d4:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80038d8:	2202      	movs	r2, #2
 80038da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038e0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	fa93 f2a3 	rbit	r2, r3
 80038ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038ee:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	4b4d      	ldr	r3, [pc, #308]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 80038f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80038fc:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003900:	2102      	movs	r1, #2
 8003902:	6011      	str	r1, [r2, #0]
 8003904:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003908:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800390c:	6812      	ldr	r2, [r2, #0]
 800390e:	fa92 f1a2 	rbit	r1, r2
 8003912:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003916:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800391a:	6011      	str	r1, [r2, #0]
  return result;
 800391c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003920:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003924:	6812      	ldr	r2, [r2, #0]
 8003926:	fab2 f282 	clz	r2, r2
 800392a:	b2d2      	uxtb	r2, r2
 800392c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003930:	b2d2      	uxtb	r2, r2
 8003932:	f002 021f 	and.w	r2, r2, #31
 8003936:	2101      	movs	r1, #1
 8003938:	fa01 f202 	lsl.w	r2, r1, r2
 800393c:	4013      	ands	r3, r2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d186      	bne.n	8003850 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003942:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8003946:	2b01      	cmp	r3, #1
 8003948:	d105      	bne.n	8003956 <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800394a:	4b38      	ldr	r3, [pc, #224]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 800394c:	69db      	ldr	r3, [r3, #28]
 800394e:	4a37      	ldr	r2, [pc, #220]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 8003950:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003954:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003956:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800395a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	69db      	ldr	r3, [r3, #28]
 8003962:	2b00      	cmp	r3, #0
 8003964:	f000 8232 	beq.w	8003dcc <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003968:	4b30      	ldr	r3, [pc, #192]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 030c 	and.w	r3, r3, #12
 8003970:	2b08      	cmp	r3, #8
 8003972:	f000 8201 	beq.w	8003d78 <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003976:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800397a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	69db      	ldr	r3, [r3, #28]
 8003982:	2b02      	cmp	r3, #2
 8003984:	f040 8157 	bne.w	8003c36 <HAL_RCC_OscConfig+0xe76>
 8003988:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8003990:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003994:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003996:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800399a:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	fa93 f2a3 	rbit	r2, r3
 80039a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039a8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80039ac:	601a      	str	r2, [r3, #0]
  return result;
 80039ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039b2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80039b6:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039b8:	fab3 f383 	clz	r3, r3
 80039bc:	b2db      	uxtb	r3, r3
 80039be:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80039c2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	461a      	mov	r2, r3
 80039ca:	2300      	movs	r3, #0
 80039cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039ce:	f7fd f9dd 	bl	8000d8c <HAL_GetTick>
 80039d2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80039d6:	e009      	b.n	80039ec <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80039d8:	f7fd f9d8 	bl	8000d8c <HAL_GetTick>
 80039dc:	4602      	mov	r2, r0
 80039de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	2b02      	cmp	r3, #2
 80039e6:	d901      	bls.n	80039ec <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 80039e8:	2303      	movs	r3, #3
 80039ea:	e1f0      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
 80039ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039f0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80039f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80039f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039fe:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	fa93 f2a3 	rbit	r2, r3
 8003a08:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a0c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003a10:	601a      	str	r2, [r3, #0]
  return result;
 8003a12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a16:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003a1a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a1c:	fab3 f383 	clz	r3, r3
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b3f      	cmp	r3, #63	@ 0x3f
 8003a24:	d804      	bhi.n	8003a30 <HAL_RCC_OscConfig+0xc70>
 8003a26:	4b01      	ldr	r3, [pc, #4]	@ (8003a2c <HAL_RCC_OscConfig+0xc6c>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	e029      	b.n	8003a80 <HAL_RCC_OscConfig+0xcc0>
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a34:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003a38:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a3c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a42:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	fa93 f2a3 	rbit	r2, r3
 8003a4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a50:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003a54:	601a      	str	r2, [r3, #0]
 8003a56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a5a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003a5e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003a62:	601a      	str	r2, [r3, #0]
 8003a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a68:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	fa93 f2a3 	rbit	r2, r3
 8003a72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a76:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003a7a:	601a      	str	r2, [r3, #0]
 8003a7c:	4bc3      	ldr	r3, [pc, #780]	@ (8003d8c <HAL_RCC_OscConfig+0xfcc>)
 8003a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a80:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a84:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003a88:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003a8c:	6011      	str	r1, [r2, #0]
 8003a8e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003a92:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8003a96:	6812      	ldr	r2, [r2, #0]
 8003a98:	fa92 f1a2 	rbit	r1, r2
 8003a9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003aa0:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003aa4:	6011      	str	r1, [r2, #0]
  return result;
 8003aa6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003aaa:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003aae:	6812      	ldr	r2, [r2, #0]
 8003ab0:	fab2 f282 	clz	r2, r2
 8003ab4:	b2d2      	uxtb	r2, r2
 8003ab6:	f042 0220 	orr.w	r2, r2, #32
 8003aba:	b2d2      	uxtb	r2, r2
 8003abc:	f002 021f 	and.w	r2, r2, #31
 8003ac0:	2101      	movs	r1, #1
 8003ac2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d185      	bne.n	80039d8 <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003acc:	4baf      	ldr	r3, [pc, #700]	@ (8003d8c <HAL_RCC_OscConfig+0xfcc>)
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003ad4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ad8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003ae0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ae4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	6a1b      	ldr	r3, [r3, #32]
 8003aec:	430b      	orrs	r3, r1
 8003aee:	49a7      	ldr	r1, [pc, #668]	@ (8003d8c <HAL_RCC_OscConfig+0xfcc>)
 8003af0:	4313      	orrs	r3, r2
 8003af2:	604b      	str	r3, [r1, #4]
 8003af4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003af8:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003afc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003b00:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b06:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	fa93 f2a3 	rbit	r2, r3
 8003b10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b14:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003b18:	601a      	str	r2, [r3, #0]
  return result;
 8003b1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b1e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003b22:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b24:	fab3 f383 	clz	r3, r3
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003b2e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	461a      	mov	r2, r3
 8003b36:	2301      	movs	r3, #1
 8003b38:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3a:	f7fd f927 	bl	8000d8c <HAL_GetTick>
 8003b3e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b42:	e009      	b.n	8003b58 <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b44:	f7fd f922 	bl	8000d8c <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d901      	bls.n	8003b58 <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 8003b54:	2303      	movs	r3, #3
 8003b56:	e13a      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
 8003b58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b5c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003b60:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b64:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b6a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	fa93 f2a3 	rbit	r2, r3
 8003b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b78:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b7c:	601a      	str	r2, [r3, #0]
  return result;
 8003b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b82:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003b86:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003b88:	fab3 f383 	clz	r3, r3
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b90:	d802      	bhi.n	8003b98 <HAL_RCC_OscConfig+0xdd8>
 8003b92:	4b7e      	ldr	r3, [pc, #504]	@ (8003d8c <HAL_RCC_OscConfig+0xfcc>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	e027      	b.n	8003be8 <HAL_RCC_OscConfig+0xe28>
 8003b98:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b9c:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003ba0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ba4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ba6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003baa:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	fa93 f2a3 	rbit	r2, r3
 8003bb4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bb8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003bbc:	601a      	str	r2, [r3, #0]
 8003bbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bc2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003bc6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003bca:	601a      	str	r2, [r3, #0]
 8003bcc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bd0:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	fa93 f2a3 	rbit	r2, r3
 8003bda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003bde:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003be2:	601a      	str	r2, [r3, #0]
 8003be4:	4b69      	ldr	r3, [pc, #420]	@ (8003d8c <HAL_RCC_OscConfig+0xfcc>)
 8003be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bec:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003bf0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003bf4:	6011      	str	r1, [r2, #0]
 8003bf6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003bfa:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8003bfe:	6812      	ldr	r2, [r2, #0]
 8003c00:	fa92 f1a2 	rbit	r1, r2
 8003c04:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c08:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003c0c:	6011      	str	r1, [r2, #0]
  return result;
 8003c0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003c12:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003c16:	6812      	ldr	r2, [r2, #0]
 8003c18:	fab2 f282 	clz	r2, r2
 8003c1c:	b2d2      	uxtb	r2, r2
 8003c1e:	f042 0220 	orr.w	r2, r2, #32
 8003c22:	b2d2      	uxtb	r2, r2
 8003c24:	f002 021f 	and.w	r2, r2, #31
 8003c28:	2101      	movs	r1, #1
 8003c2a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c2e:	4013      	ands	r3, r2
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d087      	beq.n	8003b44 <HAL_RCC_OscConfig+0xd84>
 8003c34:	e0ca      	b.n	8003dcc <HAL_RCC_OscConfig+0x100c>
 8003c36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c3a:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003c3e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003c42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c48:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	fa93 f2a3 	rbit	r2, r3
 8003c52:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c56:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003c5a:	601a      	str	r2, [r3, #0]
  return result;
 8003c5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c60:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003c64:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c66:	fab3 f383 	clz	r3, r3
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c70:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c74:	009b      	lsls	r3, r3, #2
 8003c76:	461a      	mov	r2, r3
 8003c78:	2300      	movs	r3, #0
 8003c7a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7c:	f7fd f886 	bl	8000d8c <HAL_GetTick>
 8003c80:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c84:	e009      	b.n	8003c9a <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c86:	f7fd f881 	bl	8000d8c <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003c90:	1ad3      	subs	r3, r2, r3
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d901      	bls.n	8003c9a <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8003c96:	2303      	movs	r3, #3
 8003c98:	e099      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
 8003c9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c9e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003ca2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ca6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cac:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	fa93 f2a3 	rbit	r2, r3
 8003cb6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cba:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003cbe:	601a      	str	r2, [r3, #0]
  return result;
 8003cc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc4:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003cc8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cca:	fab3 f383 	clz	r3, r3
 8003cce:	b2db      	uxtb	r3, r3
 8003cd0:	2b3f      	cmp	r3, #63	@ 0x3f
 8003cd2:	d802      	bhi.n	8003cda <HAL_RCC_OscConfig+0xf1a>
 8003cd4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d8c <HAL_RCC_OscConfig+0xfcc>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	e027      	b.n	8003d2a <HAL_RCC_OscConfig+0xf6a>
 8003cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cde:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003ce2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ce6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cec:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	fa93 f2a3 	rbit	r2, r3
 8003cf6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cfa:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003cfe:	601a      	str	r2, [r3, #0]
 8003d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d04:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003d08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003d0c:	601a      	str	r2, [r3, #0]
 8003d0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d12:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	fa93 f2a3 	rbit	r2, r3
 8003d1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d20:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003d24:	601a      	str	r2, [r3, #0]
 8003d26:	4b19      	ldr	r3, [pc, #100]	@ (8003d8c <HAL_RCC_OscConfig+0xfcc>)
 8003d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d2e:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003d32:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003d36:	6011      	str	r1, [r2, #0]
 8003d38:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d3c:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8003d40:	6812      	ldr	r2, [r2, #0]
 8003d42:	fa92 f1a2 	rbit	r1, r2
 8003d46:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d4a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003d4e:	6011      	str	r1, [r2, #0]
  return result;
 8003d50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003d54:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003d58:	6812      	ldr	r2, [r2, #0]
 8003d5a:	fab2 f282 	clz	r2, r2
 8003d5e:	b2d2      	uxtb	r2, r2
 8003d60:	f042 0220 	orr.w	r2, r2, #32
 8003d64:	b2d2      	uxtb	r2, r2
 8003d66:	f002 021f 	and.w	r2, r2, #31
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	fa01 f202 	lsl.w	r2, r1, r2
 8003d70:	4013      	ands	r3, r2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d187      	bne.n	8003c86 <HAL_RCC_OscConfig+0xec6>
 8003d76:	e029      	b.n	8003dcc <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003d7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	69db      	ldr	r3, [r3, #28]
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d103      	bne.n	8003d90 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e020      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
 8003d8c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003d90:	4b11      	ldr	r3, [pc, #68]	@ (8003dd8 <HAL_RCC_OscConfig+0x1018>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003d98:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003d9c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003da0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003da4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d10b      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003db0:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003db4:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003db8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003dbc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	40021000 	.word	0x40021000

08003ddc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b09e      	sub	sp, #120	@ 0x78
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d101      	bne.n	8003df4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003df0:	2301      	movs	r3, #1
 8003df2:	e154      	b.n	800409e <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003df4:	4b89      	ldr	r3, [pc, #548]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 0307 	and.w	r3, r3, #7
 8003dfc:	683a      	ldr	r2, [r7, #0]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d910      	bls.n	8003e24 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e02:	4b86      	ldr	r3, [pc, #536]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f023 0207 	bic.w	r2, r3, #7
 8003e0a:	4984      	ldr	r1, [pc, #528]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e12:	4b82      	ldr	r3, [pc, #520]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0307 	and.w	r3, r3, #7
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d001      	beq.n	8003e24 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	e13c      	b.n	800409e <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0302 	and.w	r3, r3, #2
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d008      	beq.n	8003e42 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e30:	4b7b      	ldr	r3, [pc, #492]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	4978      	ldr	r1, [pc, #480]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 80cd 	beq.w	8003fea <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d137      	bne.n	8003ec8 <HAL_RCC_ClockConfig+0xec>
 8003e58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e5c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e60:	fa93 f3a3 	rbit	r3, r3
 8003e64:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003e66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e68:	fab3 f383 	clz	r3, r3
 8003e6c:	b2db      	uxtb	r3, r3
 8003e6e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e70:	d802      	bhi.n	8003e78 <HAL_RCC_ClockConfig+0x9c>
 8003e72:	4b6b      	ldr	r3, [pc, #428]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	e00f      	b.n	8003e98 <HAL_RCC_ClockConfig+0xbc>
 8003e78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003e80:	fa93 f3a3 	rbit	r3, r3
 8003e84:	667b      	str	r3, [r7, #100]	@ 0x64
 8003e86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003e8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003e8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e8e:	fa93 f3a3 	rbit	r3, r3
 8003e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003e94:	4b62      	ldr	r3, [pc, #392]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e9c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ea0:	fa92 f2a2 	rbit	r2, r2
 8003ea4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003ea6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003ea8:	fab2 f282 	clz	r2, r2
 8003eac:	b2d2      	uxtb	r2, r2
 8003eae:	f042 0220 	orr.w	r2, r2, #32
 8003eb2:	b2d2      	uxtb	r2, r2
 8003eb4:	f002 021f 	and.w	r2, r2, #31
 8003eb8:	2101      	movs	r1, #1
 8003eba:	fa01 f202 	lsl.w	r2, r1, r2
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d171      	bne.n	8003fa8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e0ea      	b.n	800409e <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	2b02      	cmp	r3, #2
 8003ece:	d137      	bne.n	8003f40 <HAL_RCC_ClockConfig+0x164>
 8003ed0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ed4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ed6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ed8:	fa93 f3a3 	rbit	r3, r3
 8003edc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003ede:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ee0:	fab3 f383 	clz	r3, r3
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ee8:	d802      	bhi.n	8003ef0 <HAL_RCC_ClockConfig+0x114>
 8003eea:	4b4d      	ldr	r3, [pc, #308]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	e00f      	b.n	8003f10 <HAL_RCC_ClockConfig+0x134>
 8003ef0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ef4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ef6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ef8:	fa93 f3a3 	rbit	r3, r3
 8003efc:	647b      	str	r3, [r7, #68]	@ 0x44
 8003efe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f02:	643b      	str	r3, [r7, #64]	@ 0x40
 8003f04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003f06:	fa93 f3a3 	rbit	r3, r3
 8003f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f0c:	4b44      	ldr	r3, [pc, #272]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f10:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003f14:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003f16:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003f18:	fa92 f2a2 	rbit	r2, r2
 8003f1c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003f1e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003f20:	fab2 f282 	clz	r2, r2
 8003f24:	b2d2      	uxtb	r2, r2
 8003f26:	f042 0220 	orr.w	r2, r2, #32
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	f002 021f 	and.w	r2, r2, #31
 8003f30:	2101      	movs	r1, #1
 8003f32:	fa01 f202 	lsl.w	r2, r1, r2
 8003f36:	4013      	ands	r3, r2
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d135      	bne.n	8003fa8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e0ae      	b.n	800409e <HAL_RCC_ClockConfig+0x2c2>
 8003f40:	2302      	movs	r3, #2
 8003f42:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f46:	fa93 f3a3 	rbit	r3, r3
 8003f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f4e:	fab3 f383 	clz	r3, r3
 8003f52:	b2db      	uxtb	r3, r3
 8003f54:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f56:	d802      	bhi.n	8003f5e <HAL_RCC_ClockConfig+0x182>
 8003f58:	4b31      	ldr	r3, [pc, #196]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	e00d      	b.n	8003f7a <HAL_RCC_ClockConfig+0x19e>
 8003f5e:	2302      	movs	r3, #2
 8003f60:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f64:	fa93 f3a3 	rbit	r3, r3
 8003f68:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f6a:	2302      	movs	r3, #2
 8003f6c:	623b      	str	r3, [r7, #32]
 8003f6e:	6a3b      	ldr	r3, [r7, #32]
 8003f70:	fa93 f3a3 	rbit	r3, r3
 8003f74:	61fb      	str	r3, [r7, #28]
 8003f76:	4b2a      	ldr	r3, [pc, #168]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	61ba      	str	r2, [r7, #24]
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	fa92 f2a2 	rbit	r2, r2
 8003f84:	617a      	str	r2, [r7, #20]
  return result;
 8003f86:	697a      	ldr	r2, [r7, #20]
 8003f88:	fab2 f282 	clz	r2, r2
 8003f8c:	b2d2      	uxtb	r2, r2
 8003f8e:	f042 0220 	orr.w	r2, r2, #32
 8003f92:	b2d2      	uxtb	r2, r2
 8003f94:	f002 021f 	and.w	r2, r2, #31
 8003f98:	2101      	movs	r1, #1
 8003f9a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f9e:	4013      	ands	r3, r2
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d101      	bne.n	8003fa8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003fa4:	2301      	movs	r3, #1
 8003fa6:	e07a      	b.n	800409e <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f023 0203 	bic.w	r2, r3, #3
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	491a      	ldr	r1, [pc, #104]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003fba:	f7fc fee7 	bl	8000d8c <HAL_GetTick>
 8003fbe:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fc0:	e00a      	b.n	8003fd8 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003fc2:	f7fc fee3 	bl	8000d8c <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	d901      	bls.n	8003fd8 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e062      	b.n	800409e <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003fd8:	4b11      	ldr	r3, [pc, #68]	@ (8004020 <HAL_RCC_ClockConfig+0x244>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f003 020c 	and.w	r2, r3, #12
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	429a      	cmp	r2, r3
 8003fe8:	d1eb      	bne.n	8003fc2 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fea:	4b0c      	ldr	r3, [pc, #48]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0307 	and.w	r3, r3, #7
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	429a      	cmp	r2, r3
 8003ff6:	d215      	bcs.n	8004024 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ff8:	4b08      	ldr	r3, [pc, #32]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	f023 0207 	bic.w	r2, r3, #7
 8004000:	4906      	ldr	r1, [pc, #24]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	4313      	orrs	r3, r2
 8004006:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004008:	4b04      	ldr	r3, [pc, #16]	@ (800401c <HAL_RCC_ClockConfig+0x240>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f003 0307 	and.w	r3, r3, #7
 8004010:	683a      	ldr	r2, [r7, #0]
 8004012:	429a      	cmp	r2, r3
 8004014:	d006      	beq.n	8004024 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e041      	b.n	800409e <HAL_RCC_ClockConfig+0x2c2>
 800401a:	bf00      	nop
 800401c:	40022000 	.word	0x40022000
 8004020:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0304 	and.w	r3, r3, #4
 800402c:	2b00      	cmp	r3, #0
 800402e:	d008      	beq.n	8004042 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004030:	4b1d      	ldr	r3, [pc, #116]	@ (80040a8 <HAL_RCC_ClockConfig+0x2cc>)
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	491a      	ldr	r1, [pc, #104]	@ (80040a8 <HAL_RCC_ClockConfig+0x2cc>)
 800403e:	4313      	orrs	r3, r2
 8004040:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0308 	and.w	r3, r3, #8
 800404a:	2b00      	cmp	r3, #0
 800404c:	d009      	beq.n	8004062 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800404e:	4b16      	ldr	r3, [pc, #88]	@ (80040a8 <HAL_RCC_ClockConfig+0x2cc>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	4912      	ldr	r1, [pc, #72]	@ (80040a8 <HAL_RCC_ClockConfig+0x2cc>)
 800405e:	4313      	orrs	r3, r2
 8004060:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004062:	f000 f829 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8004066:	4601      	mov	r1, r0
 8004068:	4b0f      	ldr	r3, [pc, #60]	@ (80040a8 <HAL_RCC_ClockConfig+0x2cc>)
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004070:	22f0      	movs	r2, #240	@ 0xf0
 8004072:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004074:	693a      	ldr	r2, [r7, #16]
 8004076:	fa92 f2a2 	rbit	r2, r2
 800407a:	60fa      	str	r2, [r7, #12]
  return result;
 800407c:	68fa      	ldr	r2, [r7, #12]
 800407e:	fab2 f282 	clz	r2, r2
 8004082:	b2d2      	uxtb	r2, r2
 8004084:	40d3      	lsrs	r3, r2
 8004086:	4a09      	ldr	r2, [pc, #36]	@ (80040ac <HAL_RCC_ClockConfig+0x2d0>)
 8004088:	5cd3      	ldrb	r3, [r2, r3]
 800408a:	fa21 f303 	lsr.w	r3, r1, r3
 800408e:	4a08      	ldr	r2, [pc, #32]	@ (80040b0 <HAL_RCC_ClockConfig+0x2d4>)
 8004090:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004092:	4b08      	ldr	r3, [pc, #32]	@ (80040b4 <HAL_RCC_ClockConfig+0x2d8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4618      	mov	r0, r3
 8004098:	f7fc fe34 	bl	8000d04 <HAL_InitTick>
  
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3778      	adds	r7, #120	@ 0x78
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}
 80040a6:	bf00      	nop
 80040a8:	40021000 	.word	0x40021000
 80040ac:	0800b46c 	.word	0x0800b46c
 80040b0:	20000000 	.word	0x20000000
 80040b4:	20000004 	.word	0x20000004

080040b8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	b087      	sub	sp, #28
 80040bc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040be:	2300      	movs	r3, #0
 80040c0:	60fb      	str	r3, [r7, #12]
 80040c2:	2300      	movs	r3, #0
 80040c4:	60bb      	str	r3, [r7, #8]
 80040c6:	2300      	movs	r3, #0
 80040c8:	617b      	str	r3, [r7, #20]
 80040ca:	2300      	movs	r3, #0
 80040cc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040ce:	2300      	movs	r3, #0
 80040d0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80040d2:	4b1e      	ldr	r3, [pc, #120]	@ (800414c <HAL_RCC_GetSysClockFreq+0x94>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	f003 030c 	and.w	r3, r3, #12
 80040de:	2b04      	cmp	r3, #4
 80040e0:	d002      	beq.n	80040e8 <HAL_RCC_GetSysClockFreq+0x30>
 80040e2:	2b08      	cmp	r3, #8
 80040e4:	d003      	beq.n	80040ee <HAL_RCC_GetSysClockFreq+0x36>
 80040e6:	e026      	b.n	8004136 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80040e8:	4b19      	ldr	r3, [pc, #100]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x98>)
 80040ea:	613b      	str	r3, [r7, #16]
      break;
 80040ec:	e026      	b.n	800413c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	0c9b      	lsrs	r3, r3, #18
 80040f2:	f003 030f 	and.w	r3, r3, #15
 80040f6:	4a17      	ldr	r2, [pc, #92]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x9c>)
 80040f8:	5cd3      	ldrb	r3, [r2, r3]
 80040fa:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80040fc:	4b13      	ldr	r3, [pc, #76]	@ (800414c <HAL_RCC_GetSysClockFreq+0x94>)
 80040fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004100:	f003 030f 	and.w	r3, r3, #15
 8004104:	4a14      	ldr	r2, [pc, #80]	@ (8004158 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004106:	5cd3      	ldrb	r3, [r2, r3]
 8004108:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004110:	2b00      	cmp	r3, #0
 8004112:	d008      	beq.n	8004126 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004114:	4a0e      	ldr	r2, [pc, #56]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x98>)
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	fbb2 f2f3 	udiv	r2, r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	fb02 f303 	mul.w	r3, r2, r3
 8004122:	617b      	str	r3, [r7, #20]
 8004124:	e004      	b.n	8004130 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	4a0c      	ldr	r2, [pc, #48]	@ (800415c <HAL_RCC_GetSysClockFreq+0xa4>)
 800412a:	fb02 f303 	mul.w	r3, r2, r3
 800412e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	613b      	str	r3, [r7, #16]
      break;
 8004134:	e002      	b.n	800413c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004136:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <HAL_RCC_GetSysClockFreq+0x98>)
 8004138:	613b      	str	r3, [r7, #16]
      break;
 800413a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800413c:	693b      	ldr	r3, [r7, #16]
}
 800413e:	4618      	mov	r0, r3
 8004140:	371c      	adds	r7, #28
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	40021000 	.word	0x40021000
 8004150:	007a1200 	.word	0x007a1200
 8004154:	0800b484 	.word	0x0800b484
 8004158:	0800b494 	.word	0x0800b494
 800415c:	003d0900 	.word	0x003d0900

08004160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004164:	4b03      	ldr	r3, [pc, #12]	@ (8004174 <HAL_RCC_GetHCLKFreq+0x14>)
 8004166:	681b      	ldr	r3, [r3, #0]
}
 8004168:	4618      	mov	r0, r3
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	20000000 	.word	0x20000000

08004178 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	b082      	sub	sp, #8
 800417c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800417e:	f7ff ffef 	bl	8004160 <HAL_RCC_GetHCLKFreq>
 8004182:	4601      	mov	r1, r0
 8004184:	4b0b      	ldr	r3, [pc, #44]	@ (80041b4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800418c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004190:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004192:	687a      	ldr	r2, [r7, #4]
 8004194:	fa92 f2a2 	rbit	r2, r2
 8004198:	603a      	str	r2, [r7, #0]
  return result;
 800419a:	683a      	ldr	r2, [r7, #0]
 800419c:	fab2 f282 	clz	r2, r2
 80041a0:	b2d2      	uxtb	r2, r2
 80041a2:	40d3      	lsrs	r3, r2
 80041a4:	4a04      	ldr	r2, [pc, #16]	@ (80041b8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80041a6:	5cd3      	ldrb	r3, [r2, r3]
 80041a8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80041ac:	4618      	mov	r0, r3
 80041ae:	3708      	adds	r7, #8
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40021000 	.word	0x40021000
 80041b8:	0800b47c 	.word	0x0800b47c

080041bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b082      	sub	sp, #8
 80041c0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80041c2:	f7ff ffcd 	bl	8004160 <HAL_RCC_GetHCLKFreq>
 80041c6:	4601      	mov	r1, r0
 80041c8:	4b0b      	ldr	r3, [pc, #44]	@ (80041f8 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80041d0:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80041d4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	fa92 f2a2 	rbit	r2, r2
 80041dc:	603a      	str	r2, [r7, #0]
  return result;
 80041de:	683a      	ldr	r2, [r7, #0]
 80041e0:	fab2 f282 	clz	r2, r2
 80041e4:	b2d2      	uxtb	r2, r2
 80041e6:	40d3      	lsrs	r3, r2
 80041e8:	4a04      	ldr	r2, [pc, #16]	@ (80041fc <HAL_RCC_GetPCLK2Freq+0x40>)
 80041ea:	5cd3      	ldrb	r3, [r2, r3]
 80041ec:	fa21 f303 	lsr.w	r3, r1, r3
} 
 80041f0:	4618      	mov	r0, r3
 80041f2:	3708      	adds	r7, #8
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000
 80041fc:	0800b47c 	.word	0x0800b47c

08004200 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b092      	sub	sp, #72	@ 0x48
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004208:	2300      	movs	r3, #0
 800420a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 800420c:	2300      	movs	r3, #0
 800420e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004210:	2300      	movs	r3, #0
 8004212:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800421e:	2b00      	cmp	r3, #0
 8004220:	f000 80d2 	beq.w	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004224:	4b4d      	ldr	r3, [pc, #308]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d10e      	bne.n	800424e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004230:	4b4a      	ldr	r3, [pc, #296]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004232:	69db      	ldr	r3, [r3, #28]
 8004234:	4a49      	ldr	r2, [pc, #292]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004236:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800423a:	61d3      	str	r3, [r2, #28]
 800423c:	4b47      	ldr	r3, [pc, #284]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800423e:	69db      	ldr	r3, [r3, #28]
 8004240:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004244:	60bb      	str	r3, [r7, #8]
 8004246:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004248:	2301      	movs	r3, #1
 800424a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800424e:	4b44      	ldr	r3, [pc, #272]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004256:	2b00      	cmp	r3, #0
 8004258:	d118      	bne.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800425a:	4b41      	ldr	r3, [pc, #260]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a40      	ldr	r2, [pc, #256]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004260:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004264:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004266:	f7fc fd91 	bl	8000d8c <HAL_GetTick>
 800426a:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800426c:	e008      	b.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800426e:	f7fc fd8d 	bl	8000d8c <HAL_GetTick>
 8004272:	4602      	mov	r2, r0
 8004274:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004276:	1ad3      	subs	r3, r2, r3
 8004278:	2b64      	cmp	r3, #100	@ 0x64
 800427a:	d901      	bls.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e167      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x350>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004280:	4b37      	ldr	r3, [pc, #220]	@ (8004360 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004288:	2b00      	cmp	r3, #0
 800428a:	d0f0      	beq.n	800426e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800428c:	4b33      	ldr	r3, [pc, #204]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004294:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004296:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 8082 	beq.w	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042a6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d07a      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042ac:	4b2b      	ldr	r3, [pc, #172]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042ba:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042be:	fa93 f3a3 	rbit	r3, r3
 80042c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80042c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042c6:	fab3 f383 	clz	r3, r3
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	461a      	mov	r2, r3
 80042ce:	4b25      	ldr	r3, [pc, #148]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042d0:	4413      	add	r3, r2
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	461a      	mov	r2, r3
 80042d6:	2301      	movs	r3, #1
 80042d8:	6013      	str	r3, [r2, #0]
 80042da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e2:	fa93 f3a3 	rbit	r3, r3
 80042e6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80042e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042ea:	fab3 f383 	clz	r3, r3
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	461a      	mov	r2, r3
 80042f2:	4b1c      	ldr	r3, [pc, #112]	@ (8004364 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80042f4:	4413      	add	r3, r2
 80042f6:	009b      	lsls	r3, r3, #2
 80042f8:	461a      	mov	r2, r3
 80042fa:	2300      	movs	r3, #0
 80042fc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042fe:	4a17      	ldr	r2, [pc, #92]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004300:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004302:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004304:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004306:	f003 0301 	and.w	r3, r3, #1
 800430a:	2b00      	cmp	r3, #0
 800430c:	d049      	beq.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430e:	f7fc fd3d 	bl	8000d8c <HAL_GetTick>
 8004312:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004314:	e00a      	b.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004316:	f7fc fd39 	bl	8000d8c <HAL_GetTick>
 800431a:	4602      	mov	r2, r0
 800431c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800431e:	1ad3      	subs	r3, r2, r3
 8004320:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004324:	4293      	cmp	r3, r2
 8004326:	d901      	bls.n	800432c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004328:	2303      	movs	r3, #3
 800432a:	e111      	b.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x350>
 800432c:	2302      	movs	r3, #2
 800432e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004332:	fa93 f3a3 	rbit	r3, r3
 8004336:	627b      	str	r3, [r7, #36]	@ 0x24
 8004338:	2302      	movs	r3, #2
 800433a:	623b      	str	r3, [r7, #32]
 800433c:	6a3b      	ldr	r3, [r7, #32]
 800433e:	fa93 f3a3 	rbit	r3, r3
 8004342:	61fb      	str	r3, [r7, #28]
  return result;
 8004344:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004346:	fab3 f383 	clz	r3, r3
 800434a:	b2db      	uxtb	r3, r3
 800434c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b00      	cmp	r3, #0
 8004354:	d108      	bne.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004356:	4b01      	ldr	r3, [pc, #4]	@ (800435c <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	e00d      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0x178>
 800435c:	40021000 	.word	0x40021000
 8004360:	40007000 	.word	0x40007000
 8004364:	10908100 	.word	0x10908100
 8004368:	2302      	movs	r3, #2
 800436a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800436c:	69bb      	ldr	r3, [r7, #24]
 800436e:	fa93 f3a3 	rbit	r3, r3
 8004372:	617b      	str	r3, [r7, #20]
 8004374:	4b78      	ldr	r3, [pc, #480]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004376:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004378:	2202      	movs	r2, #2
 800437a:	613a      	str	r2, [r7, #16]
 800437c:	693a      	ldr	r2, [r7, #16]
 800437e:	fa92 f2a2 	rbit	r2, r2
 8004382:	60fa      	str	r2, [r7, #12]
  return result;
 8004384:	68fa      	ldr	r2, [r7, #12]
 8004386:	fab2 f282 	clz	r2, r2
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004390:	b2d2      	uxtb	r2, r2
 8004392:	f002 021f 	and.w	r2, r2, #31
 8004396:	2101      	movs	r1, #1
 8004398:	fa01 f202 	lsl.w	r2, r1, r2
 800439c:	4013      	ands	r3, r2
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0b9      	beq.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80043a2:	4b6d      	ldr	r3, [pc, #436]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	496a      	ldr	r1, [pc, #424]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043b4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d105      	bne.n	80043c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043bc:	4b66      	ldr	r3, [pc, #408]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043be:	69db      	ldr	r3, [r3, #28]
 80043c0:	4a65      	ldr	r2, [pc, #404]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f003 0301 	and.w	r3, r3, #1
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d008      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80043d4:	4b60      	ldr	r3, [pc, #384]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d8:	f023 0203 	bic.w	r2, r3, #3
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	495d      	ldr	r1, [pc, #372]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d008      	beq.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80043f2:	4b59      	ldr	r3, [pc, #356]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80043f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043f6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68db      	ldr	r3, [r3, #12]
 80043fe:	4956      	ldr	r1, [pc, #344]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004400:	4313      	orrs	r3, r2
 8004402:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f003 0304 	and.w	r3, r3, #4
 800440c:	2b00      	cmp	r3, #0
 800440e:	d008      	beq.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004410:	4b51      	ldr	r3, [pc, #324]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004414:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	691b      	ldr	r3, [r3, #16]
 800441c:	494e      	ldr	r1, [pc, #312]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800441e:	4313      	orrs	r3, r2
 8004420:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f003 0320 	and.w	r3, r3, #32
 800442a:	2b00      	cmp	r3, #0
 800442c:	d008      	beq.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800442e:	4b4a      	ldr	r3, [pc, #296]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004432:	f023 0210 	bic.w	r2, r3, #16
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	69db      	ldr	r3, [r3, #28]
 800443a:	4947      	ldr	r1, [pc, #284]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800443c:	4313      	orrs	r3, r2
 800443e:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d008      	beq.n	800445e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800444c:	4b42      	ldr	r3, [pc, #264]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004458:	493f      	ldr	r1, [pc, #252]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800445a:	4313      	orrs	r3, r2
 800445c:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004466:	2b00      	cmp	r3, #0
 8004468:	d008      	beq.n	800447c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800446a:	4b3b      	ldr	r3, [pc, #236]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800446c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800446e:	f023 0220 	bic.w	r2, r3, #32
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	4938      	ldr	r1, [pc, #224]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004478:	4313      	orrs	r3, r2
 800447a:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b00      	cmp	r3, #0
 8004486:	d008      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004488:	4b33      	ldr	r3, [pc, #204]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	695b      	ldr	r3, [r3, #20]
 8004494:	4930      	ldr	r1, [pc, #192]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004496:	4313      	orrs	r3, r2
 8004498:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0310 	and.w	r3, r3, #16
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d008      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80044a6:	4b2c      	ldr	r3, [pc, #176]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044aa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	699b      	ldr	r3, [r3, #24]
 80044b2:	4929      	ldr	r1, [pc, #164]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d008      	beq.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80044c4:	4b24      	ldr	r3, [pc, #144]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044d0:	4921      	ldr	r1, [pc, #132]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044d2:	4313      	orrs	r3, r2
 80044d4:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d008      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80044e2:	4b1d      	ldr	r3, [pc, #116]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044e6:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ee:	491a      	ldr	r1, [pc, #104]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80044f0:	4313      	orrs	r3, r2
 80044f2:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d008      	beq.n	8004512 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004500:	4b15      	ldr	r3, [pc, #84]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004502:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004504:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450c:	4912      	ldr	r1, [pc, #72]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800450e:	4313      	orrs	r3, r2
 8004510:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800451a:	2b00      	cmp	r3, #0
 800451c:	d008      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800451e:	4b0e      	ldr	r3, [pc, #56]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8004520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004522:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452a:	490b      	ldr	r1, [pc, #44]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800452c:	4313      	orrs	r3, r2
 800452e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d008      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800453c:	4b06      	ldr	r3, [pc, #24]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800453e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004540:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004548:	4903      	ldr	r1, [pc, #12]	@ (8004558 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800454a:	4313      	orrs	r3, r2
 800454c:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3748      	adds	r7, #72	@ 0x48
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	40021000 	.word	0x40021000

0800455c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d101      	bne.n	800456e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e09d      	b.n	80046aa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004572:	2b00      	cmp	r3, #0
 8004574:	d108      	bne.n	8004588 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800457e:	d009      	beq.n	8004594 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	61da      	str	r2, [r3, #28]
 8004586:	e005      	b.n	8004594 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2200      	movs	r2, #0
 800458c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d106      	bne.n	80045b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80045ae:	6878      	ldr	r0, [r7, #4]
 80045b0:	f7fc fa4e 	bl	8000a50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2202      	movs	r2, #2
 80045b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045d4:	d902      	bls.n	80045dc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60fb      	str	r3, [r7, #12]
 80045da:	e002      	b.n	80045e2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80045dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80045e0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80045ea:	d007      	beq.n	80045fc <HAL_SPI_Init+0xa0>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80045f4:	d002      	beq.n	80045fc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800460c:	431a      	orrs	r2, r3
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	691b      	ldr	r3, [r3, #16]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	431a      	orrs	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	695b      	ldr	r3, [r3, #20]
 800461c:	f003 0301 	and.w	r3, r3, #1
 8004620:	431a      	orrs	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	699b      	ldr	r3, [r3, #24]
 8004626:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800462a:	431a      	orrs	r2, r3
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004634:	431a      	orrs	r2, r3
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800463e:	ea42 0103 	orr.w	r1, r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004646:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	699b      	ldr	r3, [r3, #24]
 8004656:	0c1b      	lsrs	r3, r3, #16
 8004658:	f003 0204 	and.w	r2, r3, #4
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004660:	f003 0310 	and.w	r3, r3, #16
 8004664:	431a      	orrs	r2, r3
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	68db      	ldr	r3, [r3, #12]
 8004674:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004678:	ea42 0103 	orr.w	r1, r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	430a      	orrs	r2, r1
 8004688:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	69da      	ldr	r2, [r3, #28]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004698:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80046a8:	2300      	movs	r3, #0
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}

080046b2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046b2:	b580      	push	{r7, lr}
 80046b4:	b088      	sub	sp, #32
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	60f8      	str	r0, [r7, #12]
 80046ba:	60b9      	str	r1, [r7, #8]
 80046bc:	603b      	str	r3, [r7, #0]
 80046be:	4613      	mov	r3, r2
 80046c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80046c2:	2300      	movs	r3, #0
 80046c4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80046cc:	2b01      	cmp	r3, #1
 80046ce:	d101      	bne.n	80046d4 <HAL_SPI_Transmit+0x22>
 80046d0:	2302      	movs	r3, #2
 80046d2:	e15f      	b.n	8004994 <HAL_SPI_Transmit+0x2e2>
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046dc:	f7fc fb56 	bl	8000d8c <HAL_GetTick>
 80046e0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80046e2:	88fb      	ldrh	r3, [r7, #6]
 80046e4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d002      	beq.n	80046f8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80046f2:	2302      	movs	r3, #2
 80046f4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80046f6:	e148      	b.n	800498a <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d002      	beq.n	8004704 <HAL_SPI_Transmit+0x52>
 80046fe:	88fb      	ldrh	r3, [r7, #6]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d102      	bne.n	800470a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004704:	2301      	movs	r3, #1
 8004706:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004708:	e13f      	b.n	800498a <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2203      	movs	r2, #3
 800470e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	88fa      	ldrh	r2, [r7, #6]
 8004722:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	88fa      	ldrh	r2, [r7, #6]
 8004728:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	689b      	ldr	r3, [r3, #8]
 8004750:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004754:	d10f      	bne.n	8004776 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004764:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004774:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004780:	2b40      	cmp	r3, #64	@ 0x40
 8004782:	d007      	beq.n	8004794 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004792:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800479c:	d94f      	bls.n	800483e <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d002      	beq.n	80047ac <HAL_SPI_Transmit+0xfa>
 80047a6:	8afb      	ldrh	r3, [r7, #22]
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d142      	bne.n	8004832 <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b0:	881a      	ldrh	r2, [r3, #0]
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047bc:	1c9a      	adds	r2, r3, #2
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c6:	b29b      	uxth	r3, r3
 80047c8:	3b01      	subs	r3, #1
 80047ca:	b29a      	uxth	r2, r3
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80047d0:	e02f      	b.n	8004832 <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	f003 0302 	and.w	r3, r3, #2
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d112      	bne.n	8004806 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e4:	881a      	ldrh	r2, [r3, #0]
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f0:	1c9a      	adds	r2, r3, #2
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047fa:	b29b      	uxth	r3, r3
 80047fc:	3b01      	subs	r3, #1
 80047fe:	b29a      	uxth	r2, r3
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004804:	e015      	b.n	8004832 <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004806:	f7fc fac1 	bl	8000d8c <HAL_GetTick>
 800480a:	4602      	mov	r2, r0
 800480c:	69bb      	ldr	r3, [r7, #24]
 800480e:	1ad3      	subs	r3, r2, r3
 8004810:	683a      	ldr	r2, [r7, #0]
 8004812:	429a      	cmp	r2, r3
 8004814:	d803      	bhi.n	800481e <HAL_SPI_Transmit+0x16c>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800481c:	d102      	bne.n	8004824 <HAL_SPI_Transmit+0x172>
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d106      	bne.n	8004832 <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004830:	e0ab      	b.n	800498a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004836:	b29b      	uxth	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1ca      	bne.n	80047d2 <HAL_SPI_Transmit+0x120>
 800483c:	e080      	b.n	8004940 <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d002      	beq.n	800484c <HAL_SPI_Transmit+0x19a>
 8004846:	8afb      	ldrh	r3, [r7, #22]
 8004848:	2b01      	cmp	r3, #1
 800484a:	d174      	bne.n	8004936 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b01      	cmp	r3, #1
 8004854:	d912      	bls.n	800487c <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485a:	881a      	ldrh	r2, [r3, #0]
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004866:	1c9a      	adds	r2, r3, #2
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004870:	b29b      	uxth	r3, r3
 8004872:	3b02      	subs	r3, #2
 8004874:	b29a      	uxth	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800487a:	e05c      	b.n	8004936 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	330c      	adds	r3, #12
 8004886:	7812      	ldrb	r2, [r2, #0]
 8004888:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800488e:	1c5a      	adds	r2, r3, #1
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004898:	b29b      	uxth	r3, r3
 800489a:	3b01      	subs	r3, #1
 800489c:	b29a      	uxth	r2, r3
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80048a2:	e048      	b.n	8004936 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	f003 0302 	and.w	r3, r3, #2
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d12b      	bne.n	800490a <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d912      	bls.n	80048e2 <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048c0:	881a      	ldrh	r2, [r3, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048cc:	1c9a      	adds	r2, r3, #2
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b02      	subs	r3, #2
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80048e0:	e029      	b.n	8004936 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	330c      	adds	r3, #12
 80048ec:	7812      	ldrb	r2, [r2, #0]
 80048ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	1c5a      	adds	r2, r3, #1
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048fe:	b29b      	uxth	r3, r3
 8004900:	3b01      	subs	r3, #1
 8004902:	b29a      	uxth	r2, r3
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004908:	e015      	b.n	8004936 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800490a:	f7fc fa3f 	bl	8000d8c <HAL_GetTick>
 800490e:	4602      	mov	r2, r0
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	683a      	ldr	r2, [r7, #0]
 8004916:	429a      	cmp	r2, r3
 8004918:	d803      	bhi.n	8004922 <HAL_SPI_Transmit+0x270>
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004920:	d102      	bne.n	8004928 <HAL_SPI_Transmit+0x276>
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d106      	bne.n	8004936 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2201      	movs	r2, #1
 8004930:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          goto error;
 8004934:	e029      	b.n	800498a <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800493a:	b29b      	uxth	r3, r3
 800493c:	2b00      	cmp	r3, #0
 800493e:	d1b1      	bne.n	80048a4 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004940:	69ba      	ldr	r2, [r7, #24]
 8004942:	6839      	ldr	r1, [r7, #0]
 8004944:	68f8      	ldr	r0, [r7, #12]
 8004946:	f000 fb69 	bl	800501c <SPI_EndRxTxTransaction>
 800494a:	4603      	mov	r3, r0
 800494c:	2b00      	cmp	r3, #0
 800494e:	d002      	beq.n	8004956 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2220      	movs	r2, #32
 8004954:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	689b      	ldr	r3, [r3, #8]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d10a      	bne.n	8004974 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800495e:	2300      	movs	r3, #0
 8004960:	613b      	str	r3, [r7, #16]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	613b      	str	r3, [r7, #16]
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004978:	2b00      	cmp	r3, #0
 800497a:	d002      	beq.n	8004982 <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 800497c:	2301      	movs	r3, #1
 800497e:	77fb      	strb	r3, [r7, #31]
 8004980:	e003      	b.n	800498a <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004992:	7ffb      	ldrb	r3, [r7, #31]
}
 8004994:	4618      	mov	r0, r3
 8004996:	3720      	adds	r7, #32
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}

0800499c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800499c:	b580      	push	{r7, lr}
 800499e:	b08a      	sub	sp, #40	@ 0x28
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
 80049a8:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80049aa:	2301      	movs	r3, #1
 80049ac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80049ae:	2300      	movs	r3, #0
 80049b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80049ba:	2b01      	cmp	r3, #1
 80049bc:	d101      	bne.n	80049c2 <HAL_SPI_TransmitReceive+0x26>
 80049be:	2302      	movs	r3, #2
 80049c0:	e20a      	b.n	8004dd8 <HAL_SPI_TransmitReceive+0x43c>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2201      	movs	r2, #1
 80049c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049ca:	f7fc f9df 	bl	8000d8c <HAL_GetTick>
 80049ce:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80049d6:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80049de:	887b      	ldrh	r3, [r7, #2]
 80049e0:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80049e2:	887b      	ldrh	r3, [r7, #2]
 80049e4:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80049e6:	7efb      	ldrb	r3, [r7, #27]
 80049e8:	2b01      	cmp	r3, #1
 80049ea:	d00e      	beq.n	8004a0a <HAL_SPI_TransmitReceive+0x6e>
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80049f2:	d106      	bne.n	8004a02 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d102      	bne.n	8004a02 <HAL_SPI_TransmitReceive+0x66>
 80049fc:	7efb      	ldrb	r3, [r7, #27]
 80049fe:	2b04      	cmp	r3, #4
 8004a00:	d003      	beq.n	8004a0a <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004a02:	2302      	movs	r3, #2
 8004a04:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004a08:	e1e0      	b.n	8004dcc <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004a0a:	68bb      	ldr	r3, [r7, #8]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d005      	beq.n	8004a1c <HAL_SPI_TransmitReceive+0x80>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d002      	beq.n	8004a1c <HAL_SPI_TransmitReceive+0x80>
 8004a16:	887b      	ldrh	r3, [r7, #2]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d103      	bne.n	8004a24 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8004a22:	e1d3      	b.n	8004dcc <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b04      	cmp	r3, #4
 8004a2e:	d003      	beq.n	8004a38 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2205      	movs	r2, #5
 8004a34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	887a      	ldrh	r2, [r7, #2]
 8004a48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	887a      	ldrh	r2, [r7, #2]
 8004a50:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	68ba      	ldr	r2, [r7, #8]
 8004a58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	887a      	ldrh	r2, [r7, #2]
 8004a5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	887a      	ldrh	r2, [r7, #2]
 8004a64:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	68db      	ldr	r3, [r3, #12]
 8004a76:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004a7a:	d802      	bhi.n	8004a82 <HAL_SPI_TransmitReceive+0xe6>
 8004a7c:	8a3b      	ldrh	r3, [r7, #16]
 8004a7e:	2b01      	cmp	r3, #1
 8004a80:	d908      	bls.n	8004a94 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	685a      	ldr	r2, [r3, #4]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004a90:	605a      	str	r2, [r3, #4]
 8004a92:	e007      	b.n	8004aa4 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004aa2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aae:	2b40      	cmp	r3, #64	@ 0x40
 8004ab0:	d007      	beq.n	8004ac2 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ac0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	68db      	ldr	r3, [r3, #12]
 8004ac6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004aca:	f240 8081 	bls.w	8004bd0 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d002      	beq.n	8004adc <HAL_SPI_TransmitReceive+0x140>
 8004ad6:	8a7b      	ldrh	r3, [r7, #18]
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d16d      	bne.n	8004bb8 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae0:	881a      	ldrh	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aec:	1c9a      	adds	r2, r3, #2
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004af6:	b29b      	uxth	r3, r3
 8004af8:	3b01      	subs	r3, #1
 8004afa:	b29a      	uxth	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b00:	e05a      	b.n	8004bb8 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f003 0302 	and.w	r3, r3, #2
 8004b0c:	2b02      	cmp	r3, #2
 8004b0e:	d11b      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x1ac>
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d016      	beq.n	8004b48 <HAL_SPI_TransmitReceive+0x1ac>
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d113      	bne.n	8004b48 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b24:	881a      	ldrh	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b30:	1c9a      	adds	r2, r3, #2
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004b3a:	b29b      	uxth	r3, r3
 8004b3c:	3b01      	subs	r3, #1
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d11c      	bne.n	8004b90 <HAL_SPI_TransmitReceive+0x1f4>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d016      	beq.n	8004b90 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	68da      	ldr	r2, [r3, #12]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b6c:	b292      	uxth	r2, r2
 8004b6e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b74:	1c9a      	adds	r2, r3, #2
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004b90:	f7fc f8fc 	bl	8000d8c <HAL_GetTick>
 8004b94:	4602      	mov	r2, r0
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	1ad3      	subs	r3, r2, r3
 8004b9a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d80b      	bhi.n	8004bb8 <HAL_SPI_TransmitReceive+0x21c>
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ba6:	d007      	beq.n	8004bb8 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004bb6:	e109      	b.n	8004dcc <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d19f      	bne.n	8004b02 <HAL_SPI_TransmitReceive+0x166>
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d199      	bne.n	8004b02 <HAL_SPI_TransmitReceive+0x166>
 8004bce:	e0e3      	b.n	8004d98 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d003      	beq.n	8004be0 <HAL_SPI_TransmitReceive+0x244>
 8004bd8:	8a7b      	ldrh	r3, [r7, #18]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	f040 80cf 	bne.w	8004d7e <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004be4:	b29b      	uxth	r3, r3
 8004be6:	2b01      	cmp	r3, #1
 8004be8:	d912      	bls.n	8004c10 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bee:	881a      	ldrh	r2, [r3, #0]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfa:	1c9a      	adds	r2, r3, #2
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c04:	b29b      	uxth	r3, r3
 8004c06:	3b02      	subs	r3, #2
 8004c08:	b29a      	uxth	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c0e:	e0b6      	b.n	8004d7e <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	330c      	adds	r3, #12
 8004c1a:	7812      	ldrb	r2, [r2, #0]
 8004c1c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c22:	1c5a      	adds	r2, r3, #1
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	3b01      	subs	r3, #1
 8004c30:	b29a      	uxth	r2, r3
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c36:	e0a2      	b.n	8004d7e <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f003 0302 	and.w	r3, r3, #2
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d134      	bne.n	8004cb0 <HAL_SPI_TransmitReceive+0x314>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d02f      	beq.n	8004cb0 <HAL_SPI_TransmitReceive+0x314>
 8004c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d12c      	bne.n	8004cb0 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b01      	cmp	r3, #1
 8004c5e:	d912      	bls.n	8004c86 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c64:	881a      	ldrh	r2, [r3, #0]
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c70:	1c9a      	adds	r2, r3, #2
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b02      	subs	r3, #2
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004c84:	e012      	b.n	8004cac <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	330c      	adds	r3, #12
 8004c90:	7812      	ldrb	r2, [r2, #0]
 8004c92:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c98:	1c5a      	adds	r2, r3, #1
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004ca2:	b29b      	uxth	r3, r3
 8004ca4:	3b01      	subs	r3, #1
 8004ca6:	b29a      	uxth	r2, r3
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004cac:	2300      	movs	r3, #0
 8004cae:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d148      	bne.n	8004d50 <HAL_SPI_TransmitReceive+0x3b4>
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d042      	beq.n	8004d50 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d923      	bls.n	8004d1e <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	68da      	ldr	r2, [r3, #12]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce0:	b292      	uxth	r2, r2
 8004ce2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce8:	1c9a      	adds	r2, r3, #2
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	3b02      	subs	r3, #2
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d81f      	bhi.n	8004d4c <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	685a      	ldr	r2, [r3, #4]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004d1a:	605a      	str	r2, [r3, #4]
 8004d1c:	e016      	b.n	8004d4c <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f103 020c 	add.w	r2, r3, #12
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2a:	7812      	ldrb	r2, [r2, #0]
 8004d2c:	b2d2      	uxtb	r2, r2
 8004d2e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d34:	1c5a      	adds	r2, r3, #1
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d40:	b29b      	uxth	r3, r3
 8004d42:	3b01      	subs	r3, #1
 8004d44:	b29a      	uxth	r2, r3
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004d50:	f7fc f81c 	bl	8000d8c <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	69fb      	ldr	r3, [r7, #28]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d5c:	429a      	cmp	r2, r3
 8004d5e:	d803      	bhi.n	8004d68 <HAL_SPI_TransmitReceive+0x3cc>
 8004d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d62:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004d66:	d102      	bne.n	8004d6e <HAL_SPI_TransmitReceive+0x3d2>
 8004d68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d107      	bne.n	8004d7e <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8004d6e:	2303      	movs	r3, #3
 8004d70:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 8004d7c:	e026      	b.n	8004dcc <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	f47f af57 	bne.w	8004c38 <HAL_SPI_TransmitReceive+0x29c>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004d90:	b29b      	uxth	r3, r3
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	f47f af50 	bne.w	8004c38 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004d98:	69fa      	ldr	r2, [r7, #28]
 8004d9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f93d 	bl	800501c <SPI_EndRxTxTransaction>
 8004da2:	4603      	mov	r3, r0
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d005      	beq.n	8004db4 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	2220      	movs	r2, #32
 8004db2:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dc2:	e003      	b.n	8004dcc <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 8004dd4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3728      	adds	r7, #40	@ 0x28
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b088      	sub	sp, #32
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	603b      	str	r3, [r7, #0]
 8004dec:	4613      	mov	r3, r2
 8004dee:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004df0:	f7fb ffcc 	bl	8000d8c <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004df8:	1a9b      	subs	r3, r3, r2
 8004dfa:	683a      	ldr	r2, [r7, #0]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004e00:	f7fb ffc4 	bl	8000d8c <HAL_GetTick>
 8004e04:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004e06:	4b39      	ldr	r3, [pc, #228]	@ (8004eec <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	015b      	lsls	r3, r3, #5
 8004e0c:	0d1b      	lsrs	r3, r3, #20
 8004e0e:	69fa      	ldr	r2, [r7, #28]
 8004e10:	fb02 f303 	mul.w	r3, r2, r3
 8004e14:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e16:	e054      	b.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e1e:	d050      	beq.n	8004ec2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004e20:	f7fb ffb4 	bl	8000d8c <HAL_GetTick>
 8004e24:	4602      	mov	r2, r0
 8004e26:	69bb      	ldr	r3, [r7, #24]
 8004e28:	1ad3      	subs	r3, r2, r3
 8004e2a:	69fa      	ldr	r2, [r7, #28]
 8004e2c:	429a      	cmp	r2, r3
 8004e2e:	d902      	bls.n	8004e36 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d13d      	bne.n	8004eb2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	685a      	ldr	r2, [r3, #4]
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004e44:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004e4e:	d111      	bne.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e58:	d004      	beq.n	8004e64 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e62:	d107      	bne.n	8004e74 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681a      	ldr	r2, [r3, #0]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e72:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e7c:	d10f      	bne.n	8004e9e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004e8c:	601a      	str	r2, [r3, #0]
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004e9c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	2201      	movs	r2, #1
 8004ea2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004eae:	2303      	movs	r3, #3
 8004eb0:	e017      	b.n	8004ee2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ebc:	697b      	ldr	r3, [r7, #20]
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	689a      	ldr	r2, [r3, #8]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	4013      	ands	r3, r2
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	429a      	cmp	r2, r3
 8004ed0:	bf0c      	ite	eq
 8004ed2:	2301      	moveq	r3, #1
 8004ed4:	2300      	movne	r3, #0
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	461a      	mov	r2, r3
 8004eda:	79fb      	ldrb	r3, [r7, #7]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d19b      	bne.n	8004e18 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004ee0:	2300      	movs	r3, #0
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3720      	adds	r7, #32
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	20000000 	.word	0x20000000

08004ef0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b08a      	sub	sp, #40	@ 0x28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]
 8004efc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004efe:	2300      	movs	r3, #0
 8004f00:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004f02:	f7fb ff43 	bl	8000d8c <HAL_GetTick>
 8004f06:	4602      	mov	r2, r0
 8004f08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f0a:	1a9b      	subs	r3, r3, r2
 8004f0c:	683a      	ldr	r2, [r7, #0]
 8004f0e:	4413      	add	r3, r2
 8004f10:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004f12:	f7fb ff3b 	bl	8000d8c <HAL_GetTick>
 8004f16:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	330c      	adds	r3, #12
 8004f1e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004f20:	4b3d      	ldr	r3, [pc, #244]	@ (8005018 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	4613      	mov	r3, r2
 8004f26:	009b      	lsls	r3, r3, #2
 8004f28:	4413      	add	r3, r2
 8004f2a:	00da      	lsls	r2, r3, #3
 8004f2c:	1ad3      	subs	r3, r2, r3
 8004f2e:	0d1b      	lsrs	r3, r3, #20
 8004f30:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f32:	fb02 f303 	mul.w	r3, r2, r3
 8004f36:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004f38:	e060      	b.n	8004ffc <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004f40:	d107      	bne.n	8004f52 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d104      	bne.n	8004f52 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	b2db      	uxtb	r3, r3
 8004f4e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004f50:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f58:	d050      	beq.n	8004ffc <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f5a:	f7fb ff17 	bl	8000d8c <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	6a3b      	ldr	r3, [r7, #32]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d902      	bls.n	8004f70 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d13d      	bne.n	8004fec <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004f7e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004f88:	d111      	bne.n	8004fae <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004f92:	d004      	beq.n	8004f9e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f9c:	d107      	bne.n	8004fae <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004fac:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004fb6:	d10f      	bne.n	8004fd8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	681a      	ldr	r2, [r3, #0]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004fc6:	601a      	str	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	681a      	ldr	r2, [r3, #0]
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004fd6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2201      	movs	r2, #1
 8004fdc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e010      	b.n	800500e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fec:	69bb      	ldr	r3, [r7, #24]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d101      	bne.n	8004ff6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004ff6:	69bb      	ldr	r3, [r7, #24]
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	689a      	ldr	r2, [r3, #8]
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	4013      	ands	r3, r2
 8005006:	687a      	ldr	r2, [r7, #4]
 8005008:	429a      	cmp	r2, r3
 800500a:	d196      	bne.n	8004f3a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800500c:	2300      	movs	r3, #0
}
 800500e:	4618      	mov	r0, r3
 8005010:	3728      	adds	r7, #40	@ 0x28
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}
 8005016:	bf00      	nop
 8005018:	20000000 	.word	0x20000000

0800501c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af02      	add	r7, sp, #8
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	9300      	str	r3, [sp, #0]
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	2200      	movs	r2, #0
 8005030:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f7ff ff5b 	bl	8004ef0 <SPI_WaitFifoStateUntilTimeout>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d007      	beq.n	8005050 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005044:	f043 0220 	orr.w	r2, r3, #32
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800504c:	2303      	movs	r3, #3
 800504e:	e027      	b.n	80050a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2200      	movs	r2, #0
 8005058:	2180      	movs	r1, #128	@ 0x80
 800505a:	68f8      	ldr	r0, [r7, #12]
 800505c:	f7ff fec0 	bl	8004de0 <SPI_WaitFlagStateUntilTimeout>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d007      	beq.n	8005076 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800506a:	f043 0220 	orr.w	r2, r3, #32
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e014      	b.n	80050a0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	9300      	str	r3, [sp, #0]
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	2200      	movs	r2, #0
 800507e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8005082:	68f8      	ldr	r0, [r7, #12]
 8005084:	f7ff ff34 	bl	8004ef0 <SPI_WaitFifoStateUntilTimeout>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d007      	beq.n	800509e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005092:	f043 0220 	orr.w	r2, r3, #32
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800509a:	2303      	movs	r3, #3
 800509c:	e000      	b.n	80050a0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3710      	adds	r7, #16
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d101      	bne.n	80050ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e040      	b.n	800513c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d106      	bne.n	80050d0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f7fb fd02 	bl	8000ad4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2224      	movs	r2, #36	@ 0x24
 80050d4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	681a      	ldr	r2, [r3, #0]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f022 0201 	bic.w	r2, r2, #1
 80050e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d002      	beq.n	80050f4 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80050ee:	6878      	ldr	r0, [r7, #4]
 80050f0:	f000 fe42 	bl	8005d78 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80050f4:	6878      	ldr	r0, [r7, #4]
 80050f6:	f000 fc6b 	bl	80059d0 <UART_SetConfig>
 80050fa:	4603      	mov	r3, r0
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d101      	bne.n	8005104 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e01b      	b.n	800513c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	685a      	ldr	r2, [r3, #4]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005112:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	689a      	ldr	r2, [r3, #8]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005122:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681a      	ldr	r2, [r3, #0]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f042 0201 	orr.w	r2, r2, #1
 8005132:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005134:	6878      	ldr	r0, [r7, #4]
 8005136:	f000 fec1 	bl	8005ebc <UART_CheckIdleState>
 800513a:	4603      	mov	r3, r0
}
 800513c:	4618      	mov	r0, r3
 800513e:	3708      	adds	r7, #8
 8005140:	46bd      	mov	sp, r7
 8005142:	bd80      	pop	{r7, pc}

08005144 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b08a      	sub	sp, #40	@ 0x28
 8005148:	af02      	add	r7, sp, #8
 800514a:	60f8      	str	r0, [r7, #12]
 800514c:	60b9      	str	r1, [r7, #8]
 800514e:	603b      	str	r3, [r7, #0]
 8005150:	4613      	mov	r3, r2
 8005152:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005158:	2b20      	cmp	r3, #32
 800515a:	d177      	bne.n	800524c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <HAL_UART_Transmit+0x24>
 8005162:	88fb      	ldrh	r3, [r7, #6]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005168:	2301      	movs	r3, #1
 800516a:	e070      	b.n	800524e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2221      	movs	r2, #33	@ 0x21
 8005178:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800517a:	f7fb fe07 	bl	8000d8c <HAL_GetTick>
 800517e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	88fa      	ldrh	r2, [r7, #6]
 8005184:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	88fa      	ldrh	r2, [r7, #6]
 800518c:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	689b      	ldr	r3, [r3, #8]
 8005194:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005198:	d108      	bne.n	80051ac <HAL_UART_Transmit+0x68>
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	691b      	ldr	r3, [r3, #16]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d104      	bne.n	80051ac <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80051a2:	2300      	movs	r3, #0
 80051a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	61bb      	str	r3, [r7, #24]
 80051aa:	e003      	b.n	80051b4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80051b0:	2300      	movs	r3, #0
 80051b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80051b4:	e02f      	b.n	8005216 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	9300      	str	r3, [sp, #0]
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2200      	movs	r2, #0
 80051be:	2180      	movs	r1, #128	@ 0x80
 80051c0:	68f8      	ldr	r0, [r7, #12]
 80051c2:	f000 ff23 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 80051c6:	4603      	mov	r3, r0
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d004      	beq.n	80051d6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	2220      	movs	r2, #32
 80051d0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80051d2:	2303      	movs	r3, #3
 80051d4:	e03b      	b.n	800524e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10b      	bne.n	80051f4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	881a      	ldrh	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051e8:	b292      	uxth	r2, r2
 80051ea:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80051ec:	69bb      	ldr	r3, [r7, #24]
 80051ee:	3302      	adds	r3, #2
 80051f0:	61bb      	str	r3, [r7, #24]
 80051f2:	e007      	b.n	8005204 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	781a      	ldrb	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80051fe:	69fb      	ldr	r3, [r7, #28]
 8005200:	3301      	adds	r3, #1
 8005202:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800520a:	b29b      	uxth	r3, r3
 800520c:	3b01      	subs	r3, #1
 800520e:	b29a      	uxth	r2, r3
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800521c:	b29b      	uxth	r3, r3
 800521e:	2b00      	cmp	r3, #0
 8005220:	d1c9      	bne.n	80051b6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	9300      	str	r3, [sp, #0]
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	2200      	movs	r2, #0
 800522a:	2140      	movs	r1, #64	@ 0x40
 800522c:	68f8      	ldr	r0, [r7, #12]
 800522e:	f000 feed 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005232:	4603      	mov	r3, r0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d004      	beq.n	8005242 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2220      	movs	r2, #32
 800523c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e005      	b.n	800524e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2220      	movs	r2, #32
 8005246:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	e000      	b.n	800524e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800524c:	2302      	movs	r3, #2
  }
}
 800524e:	4618      	mov	r0, r3
 8005250:	3720      	adds	r7, #32
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}

08005256 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005256:	b580      	push	{r7, lr}
 8005258:	b08a      	sub	sp, #40	@ 0x28
 800525a:	af02      	add	r7, sp, #8
 800525c:	60f8      	str	r0, [r7, #12]
 800525e:	60b9      	str	r1, [r7, #8]
 8005260:	603b      	str	r3, [r7, #0]
 8005262:	4613      	mov	r3, r2
 8005264:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800526c:	2b20      	cmp	r3, #32
 800526e:	f040 80a3 	bne.w	80053b8 <HAL_UART_Receive+0x162>
  {
    if ((pData == NULL) || (Size == 0U))
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d002      	beq.n	800527e <HAL_UART_Receive+0x28>
 8005278:	88fb      	ldrh	r3, [r7, #6]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e09b      	b.n	80053ba <HAL_UART_Receive+0x164>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	2200      	movs	r2, #0
 8005286:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2222      	movs	r2, #34	@ 0x22
 800528e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005298:	f7fb fd78 	bl	8000d8c <HAL_GetTick>
 800529c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	88fa      	ldrh	r2, [r7, #6]
 80052a2:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	88fa      	ldrh	r2, [r7, #6]
 80052aa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	689b      	ldr	r3, [r3, #8]
 80052b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052b6:	d10e      	bne.n	80052d6 <HAL_UART_Receive+0x80>
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d105      	bne.n	80052cc <HAL_UART_Receive+0x76>
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80052c6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052ca:	e01a      	b.n	8005302 <HAL_UART_Receive+0xac>
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	22ff      	movs	r2, #255	@ 0xff
 80052d0:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052d4:	e015      	b.n	8005302 <HAL_UART_Receive+0xac>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d10d      	bne.n	80052fa <HAL_UART_Receive+0xa4>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	691b      	ldr	r3, [r3, #16]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d104      	bne.n	80052f0 <HAL_UART_Receive+0x9a>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	22ff      	movs	r2, #255	@ 0xff
 80052ea:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052ee:	e008      	b.n	8005302 <HAL_UART_Receive+0xac>
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	227f      	movs	r2, #127	@ 0x7f
 80052f4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80052f8:	e003      	b.n	8005302 <HAL_UART_Receive+0xac>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2200      	movs	r2, #0
 80052fe:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005308:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	689b      	ldr	r3, [r3, #8]
 800530e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005312:	d108      	bne.n	8005326 <HAL_UART_Receive+0xd0>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	691b      	ldr	r3, [r3, #16]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d104      	bne.n	8005326 <HAL_UART_Receive+0xd0>
    {
      pdata8bits  = NULL;
 800531c:	2300      	movs	r3, #0
 800531e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	61bb      	str	r3, [r7, #24]
 8005324:	e003      	b.n	800532e <HAL_UART_Receive+0xd8>
    }
    else
    {
      pdata8bits  = pData;
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800532a:	2300      	movs	r3, #0
 800532c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800532e:	e037      	b.n	80053a0 <HAL_UART_Receive+0x14a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	9300      	str	r3, [sp, #0]
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	2200      	movs	r2, #0
 8005338:	2120      	movs	r1, #32
 800533a:	68f8      	ldr	r0, [r7, #12]
 800533c:	f000 fe66 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005340:	4603      	mov	r3, r0
 8005342:	2b00      	cmp	r3, #0
 8005344:	d005      	beq.n	8005352 <HAL_UART_Receive+0xfc>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2220      	movs	r2, #32
 800534a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800534e:	2303      	movs	r3, #3
 8005350:	e033      	b.n	80053ba <HAL_UART_Receive+0x164>
      }
      if (pdata8bits == NULL)
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	2b00      	cmp	r3, #0
 8005356:	d10c      	bne.n	8005372 <HAL_UART_Receive+0x11c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800535e:	b29a      	uxth	r2, r3
 8005360:	8a7b      	ldrh	r3, [r7, #18]
 8005362:	4013      	ands	r3, r2
 8005364:	b29a      	uxth	r2, r3
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	3302      	adds	r3, #2
 800536e:	61bb      	str	r3, [r7, #24]
 8005370:	e00d      	b.n	800538e <HAL_UART_Receive+0x138>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005378:	b29b      	uxth	r3, r3
 800537a:	b2da      	uxtb	r2, r3
 800537c:	8a7b      	ldrh	r3, [r7, #18]
 800537e:	b2db      	uxtb	r3, r3
 8005380:	4013      	ands	r3, r2
 8005382:	b2da      	uxtb	r2, r3
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8005388:	69fb      	ldr	r3, [r7, #28]
 800538a:	3301      	adds	r3, #1
 800538c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005394:	b29b      	uxth	r3, r3
 8005396:	3b01      	subs	r3, #1
 8005398:	b29a      	uxth	r2, r3
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1c1      	bne.n	8005330 <HAL_UART_Receive+0xda>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80053b4:	2300      	movs	r3, #0
 80053b6:	e000      	b.n	80053ba <HAL_UART_Receive+0x164>
  }
  else
  {
    return HAL_BUSY;
 80053b8:	2302      	movs	r3, #2
  }
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3720      	adds	r7, #32
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}
	...

080053c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80053c4:	b580      	push	{r7, lr}
 80053c6:	b0ba      	sub	sp, #232	@ 0xe8
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80053ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80053ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 80053f2:	4013      	ands	r3, r2
 80053f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80053f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d115      	bne.n	800542c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005400:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005404:	f003 0320 	and.w	r3, r3, #32
 8005408:	2b00      	cmp	r3, #0
 800540a:	d00f      	beq.n	800542c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800540c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005410:	f003 0320 	and.w	r3, r3, #32
 8005414:	2b00      	cmp	r3, #0
 8005416:	d009      	beq.n	800542c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800541c:	2b00      	cmp	r3, #0
 800541e:	f000 82ab 	beq.w	8005978 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	4798      	blx	r3
      }
      return;
 800542a:	e2a5      	b.n	8005978 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800542c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005430:	2b00      	cmp	r3, #0
 8005432:	f000 8117 	beq.w	8005664 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005436:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800543a:	f003 0301 	and.w	r3, r3, #1
 800543e:	2b00      	cmp	r3, #0
 8005440:	d106      	bne.n	8005450 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005442:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005446:	4b85      	ldr	r3, [pc, #532]	@ (800565c <HAL_UART_IRQHandler+0x298>)
 8005448:	4013      	ands	r3, r2
 800544a:	2b00      	cmp	r3, #0
 800544c:	f000 810a 	beq.w	8005664 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005454:	f003 0301 	and.w	r3, r3, #1
 8005458:	2b00      	cmp	r3, #0
 800545a:	d011      	beq.n	8005480 <HAL_UART_IRQHandler+0xbc>
 800545c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005460:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005464:	2b00      	cmp	r3, #0
 8005466:	d00b      	beq.n	8005480 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2201      	movs	r2, #1
 800546e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005476:	f043 0201 	orr.w	r2, r3, #1
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005484:	f003 0302 	and.w	r3, r3, #2
 8005488:	2b00      	cmp	r3, #0
 800548a:	d011      	beq.n	80054b0 <HAL_UART_IRQHandler+0xec>
 800548c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	2b00      	cmp	r3, #0
 8005496:	d00b      	beq.n	80054b0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2202      	movs	r2, #2
 800549e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054a6:	f043 0204 	orr.w	r2, r3, #4
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80054b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d011      	beq.n	80054e0 <HAL_UART_IRQHandler+0x11c>
 80054bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054c0:	f003 0301 	and.w	r3, r3, #1
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d00b      	beq.n	80054e0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2204      	movs	r2, #4
 80054ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80054d6:	f043 0202 	orr.w	r2, r3, #2
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80054e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054e4:	f003 0308 	and.w	r3, r3, #8
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d017      	beq.n	800551c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80054ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054f0:	f003 0320 	and.w	r3, r3, #32
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d105      	bne.n	8005504 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80054f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054fc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005500:	2b00      	cmp	r3, #0
 8005502:	d00b      	beq.n	800551c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	2208      	movs	r2, #8
 800550a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005512:	f043 0208 	orr.w	r2, r3, #8
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800551c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005520:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005524:	2b00      	cmp	r3, #0
 8005526:	d012      	beq.n	800554e <HAL_UART_IRQHandler+0x18a>
 8005528:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800552c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00c      	beq.n	800554e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800553c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005544:	f043 0220 	orr.w	r2, r3, #32
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 8211 	beq.w	800597c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800555a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800555e:	f003 0320 	and.w	r3, r3, #32
 8005562:	2b00      	cmp	r3, #0
 8005564:	d00d      	beq.n	8005582 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005566:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800556a:	f003 0320 	and.w	r3, r3, #32
 800556e:	2b00      	cmp	r3, #0
 8005570:	d007      	beq.n	8005582 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005588:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005596:	2b40      	cmp	r3, #64	@ 0x40
 8005598:	d005      	beq.n	80055a6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800559a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800559e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d04f      	beq.n	8005646 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 fd9d 	bl	80060e6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055b6:	2b40      	cmp	r3, #64	@ 0x40
 80055b8:	d141      	bne.n	800563e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	3308      	adds	r3, #8
 80055c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055c4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055c8:	e853 3f00 	ldrex	r3, [r3]
 80055cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055d0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055d4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055d8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	3308      	adds	r3, #8
 80055e2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055e6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055ee:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055f2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80055f6:	e841 2300 	strex	r3, r2, [r1]
 80055fa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80055fe:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d1d9      	bne.n	80055ba <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800560a:	2b00      	cmp	r3, #0
 800560c:	d013      	beq.n	8005636 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005612:	4a13      	ldr	r2, [pc, #76]	@ (8005660 <HAL_UART_IRQHandler+0x29c>)
 8005614:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800561a:	4618      	mov	r0, r3
 800561c:	f7fb fd35 	bl	800108a <HAL_DMA_Abort_IT>
 8005620:	4603      	mov	r3, r0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d017      	beq.n	8005656 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800562a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800562c:	687a      	ldr	r2, [r7, #4]
 800562e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005630:	4610      	mov	r0, r2
 8005632:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005634:	e00f      	b.n	8005656 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005636:	6878      	ldr	r0, [r7, #4]
 8005638:	f000 f9b4 	bl	80059a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800563c:	e00b      	b.n	8005656 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 f9b0 	bl	80059a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005644:	e007      	b.n	8005656 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 f9ac 	bl	80059a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005654:	e192      	b.n	800597c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005656:	bf00      	nop
    return;
 8005658:	e190      	b.n	800597c <HAL_UART_IRQHandler+0x5b8>
 800565a:	bf00      	nop
 800565c:	04000120 	.word	0x04000120
 8005660:	080061af 	.word	0x080061af

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005668:	2b01      	cmp	r3, #1
 800566a:	f040 814b 	bne.w	8005904 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800566e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 8144 	beq.w	8005904 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800567c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005680:	f003 0310 	and.w	r3, r3, #16
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 813d 	beq.w	8005904 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	2210      	movs	r2, #16
 8005690:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800569c:	2b40      	cmp	r3, #64	@ 0x40
 800569e:	f040 80b5 	bne.w	800580c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056ae:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	f000 8164 	beq.w	8005980 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80056be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056c2:	429a      	cmp	r2, r3
 80056c4:	f080 815c 	bcs.w	8005980 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	2b20      	cmp	r3, #32
 80056da:	f000 8086 	beq.w	80057ea <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056e6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056ea:	e853 3f00 	ldrex	r3, [r3]
 80056ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056f2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80056f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80056fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	461a      	mov	r2, r3
 8005704:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005708:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800570c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005710:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005714:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005718:	e841 2300 	strex	r3, r2, [r1]
 800571c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005720:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1da      	bne.n	80056de <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	3308      	adds	r3, #8
 800572e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005730:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005732:	e853 3f00 	ldrex	r3, [r3]
 8005736:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005738:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800573a:	f023 0301 	bic.w	r3, r3, #1
 800573e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	3308      	adds	r3, #8
 8005748:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800574c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005750:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005752:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005754:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005758:	e841 2300 	strex	r3, r2, [r1]
 800575c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800575e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005760:	2b00      	cmp	r3, #0
 8005762:	d1e1      	bne.n	8005728 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	3308      	adds	r3, #8
 800576a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800576c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800576e:	e853 3f00 	ldrex	r3, [r3]
 8005772:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005774:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005776:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800577a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	3308      	adds	r3, #8
 8005784:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005788:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800578a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800578c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800578e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005790:	e841 2300 	strex	r3, r2, [r1]
 8005794:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005796:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1e3      	bne.n	8005764 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2220      	movs	r2, #32
 80057a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	2200      	movs	r2, #0
 80057a8:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057b2:	e853 3f00 	ldrex	r3, [r3]
 80057b6:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057ba:	f023 0310 	bic.w	r3, r3, #16
 80057be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	461a      	mov	r2, r3
 80057c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80057cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80057ce:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d0:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057d2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057d4:	e841 2300 	strex	r3, r2, [r1]
 80057d8:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1e4      	bne.n	80057aa <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057e4:	4618      	mov	r0, r3
 80057e6:	f7fb fc12 	bl	800100e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2202      	movs	r2, #2
 80057ee:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80057fc:	b29b      	uxth	r3, r3
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	b29b      	uxth	r3, r3
 8005802:	4619      	mov	r1, r3
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 f8d7 	bl	80059b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800580a:	e0b9      	b.n	8005980 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005818:	b29b      	uxth	r3, r3
 800581a:	1ad3      	subs	r3, r2, r3
 800581c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005826:	b29b      	uxth	r3, r3
 8005828:	2b00      	cmp	r3, #0
 800582a:	f000 80ab 	beq.w	8005984 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800582e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80a6 	beq.w	8005984 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800583e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005840:	e853 3f00 	ldrex	r3, [r3]
 8005844:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005846:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005848:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800584c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	461a      	mov	r2, r3
 8005856:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800585a:	647b      	str	r3, [r7, #68]	@ 0x44
 800585c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800585e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005860:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005862:	e841 2300 	strex	r3, r2, [r1]
 8005866:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005868:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800586a:	2b00      	cmp	r3, #0
 800586c:	d1e4      	bne.n	8005838 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	3308      	adds	r3, #8
 8005874:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005878:	e853 3f00 	ldrex	r3, [r3]
 800587c:	623b      	str	r3, [r7, #32]
   return(result);
 800587e:	6a3b      	ldr	r3, [r7, #32]
 8005880:	f023 0301 	bic.w	r3, r3, #1
 8005884:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	3308      	adds	r3, #8
 800588e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005892:	633a      	str	r2, [r7, #48]	@ 0x30
 8005894:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005896:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005898:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800589a:	e841 2300 	strex	r3, r2, [r1]
 800589e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d1e3      	bne.n	800586e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2220      	movs	r2, #32
 80058aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2200      	movs	r2, #0
 80058b2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	e853 3f00 	ldrex	r3, [r3]
 80058c6:	60fb      	str	r3, [r7, #12]
   return(result);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f023 0310 	bic.w	r3, r3, #16
 80058ce:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	461a      	mov	r2, r3
 80058d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80058dc:	61fb      	str	r3, [r7, #28]
 80058de:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e0:	69b9      	ldr	r1, [r7, #24]
 80058e2:	69fa      	ldr	r2, [r7, #28]
 80058e4:	e841 2300 	strex	r3, r2, [r1]
 80058e8:	617b      	str	r3, [r7, #20]
   return(result);
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1e4      	bne.n	80058ba <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	2202      	movs	r2, #2
 80058f4:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058f6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80058fa:	4619      	mov	r1, r3
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f85b 	bl	80059b8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005902:	e03f      	b.n	8005984 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005908:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d00e      	beq.n	800592e <HAL_UART_IRQHandler+0x56a>
 8005910:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005914:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005918:	2b00      	cmp	r3, #0
 800591a:	d008      	beq.n	800592e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005924:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005926:	6878      	ldr	r0, [r7, #4]
 8005928:	f000 fc81 	bl	800622e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800592c:	e02d      	b.n	800598a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800592e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00e      	beq.n	8005958 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800593a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800593e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005942:	2b00      	cmp	r3, #0
 8005944:	d008      	beq.n	8005958 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800594a:	2b00      	cmp	r3, #0
 800594c:	d01c      	beq.n	8005988 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	4798      	blx	r3
    }
    return;
 8005956:	e017      	b.n	8005988 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005958:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800595c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005960:	2b00      	cmp	r3, #0
 8005962:	d012      	beq.n	800598a <HAL_UART_IRQHandler+0x5c6>
 8005964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005968:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800596c:	2b00      	cmp	r3, #0
 800596e:	d00c      	beq.n	800598a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f000 fc32 	bl	80061da <UART_EndTransmit_IT>
    return;
 8005976:	e008      	b.n	800598a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005978:	bf00      	nop
 800597a:	e006      	b.n	800598a <HAL_UART_IRQHandler+0x5c6>
    return;
 800597c:	bf00      	nop
 800597e:	e004      	b.n	800598a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005980:	bf00      	nop
 8005982:	e002      	b.n	800598a <HAL_UART_IRQHandler+0x5c6>
      return;
 8005984:	bf00      	nop
 8005986:	e000      	b.n	800598a <HAL_UART_IRQHandler+0x5c6>
    return;
 8005988:	bf00      	nop
  }

}
 800598a:	37e8      	adds	r7, #232	@ 0xe8
 800598c:	46bd      	mov	sp, r7
 800598e:	bd80      	pop	{r7, pc}

08005990 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005998:	bf00      	nop
 800599a:	370c      	adds	r7, #12
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b083      	sub	sp, #12
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b6:	4770      	bx	lr

080059b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b083      	sub	sp, #12
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	460b      	mov	r3, r1
 80059c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80059c4:	bf00      	nop
 80059c6:	370c      	adds	r7, #12
 80059c8:	46bd      	mov	sp, r7
 80059ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ce:	4770      	bx	lr

080059d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b088      	sub	sp, #32
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80059d8:	2300      	movs	r3, #0
 80059da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689a      	ldr	r2, [r3, #8]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	691b      	ldr	r3, [r3, #16]
 80059e4:	431a      	orrs	r2, r3
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	695b      	ldr	r3, [r3, #20]
 80059ea:	431a      	orrs	r2, r3
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	4313      	orrs	r3, r2
 80059f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80059fe:	f023 030c 	bic.w	r3, r3, #12
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	6812      	ldr	r2, [r2, #0]
 8005a06:	6979      	ldr	r1, [r7, #20]
 8005a08:	430b      	orrs	r3, r1
 8005a0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	430a      	orrs	r2, r1
 8005a20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	699b      	ldr	r3, [r3, #24]
 8005a26:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6a1b      	ldr	r3, [r3, #32]
 8005a2c:	697a      	ldr	r2, [r7, #20]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	697a      	ldr	r2, [r7, #20]
 8005a42:	430a      	orrs	r2, r1
 8005a44:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4aa7      	ldr	r2, [pc, #668]	@ (8005ce8 <UART_SetConfig+0x318>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d120      	bne.n	8005a92 <UART_SetConfig+0xc2>
 8005a50:	4ba6      	ldr	r3, [pc, #664]	@ (8005cec <UART_SetConfig+0x31c>)
 8005a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a54:	f003 0303 	and.w	r3, r3, #3
 8005a58:	2b03      	cmp	r3, #3
 8005a5a:	d817      	bhi.n	8005a8c <UART_SetConfig+0xbc>
 8005a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a64 <UART_SetConfig+0x94>)
 8005a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a62:	bf00      	nop
 8005a64:	08005a75 	.word	0x08005a75
 8005a68:	08005a81 	.word	0x08005a81
 8005a6c:	08005a87 	.word	0x08005a87
 8005a70:	08005a7b 	.word	0x08005a7b
 8005a74:	2301      	movs	r3, #1
 8005a76:	77fb      	strb	r3, [r7, #31]
 8005a78:	e0b5      	b.n	8005be6 <UART_SetConfig+0x216>
 8005a7a:	2302      	movs	r3, #2
 8005a7c:	77fb      	strb	r3, [r7, #31]
 8005a7e:	e0b2      	b.n	8005be6 <UART_SetConfig+0x216>
 8005a80:	2304      	movs	r3, #4
 8005a82:	77fb      	strb	r3, [r7, #31]
 8005a84:	e0af      	b.n	8005be6 <UART_SetConfig+0x216>
 8005a86:	2308      	movs	r3, #8
 8005a88:	77fb      	strb	r3, [r7, #31]
 8005a8a:	e0ac      	b.n	8005be6 <UART_SetConfig+0x216>
 8005a8c:	2310      	movs	r3, #16
 8005a8e:	77fb      	strb	r3, [r7, #31]
 8005a90:	e0a9      	b.n	8005be6 <UART_SetConfig+0x216>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a96      	ldr	r2, [pc, #600]	@ (8005cf0 <UART_SetConfig+0x320>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d124      	bne.n	8005ae6 <UART_SetConfig+0x116>
 8005a9c:	4b93      	ldr	r3, [pc, #588]	@ (8005cec <UART_SetConfig+0x31c>)
 8005a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005aa4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005aa8:	d011      	beq.n	8005ace <UART_SetConfig+0xfe>
 8005aaa:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005aae:	d817      	bhi.n	8005ae0 <UART_SetConfig+0x110>
 8005ab0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ab4:	d011      	beq.n	8005ada <UART_SetConfig+0x10a>
 8005ab6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005aba:	d811      	bhi.n	8005ae0 <UART_SetConfig+0x110>
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <UART_SetConfig+0xf8>
 8005ac0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ac4:	d006      	beq.n	8005ad4 <UART_SetConfig+0x104>
 8005ac6:	e00b      	b.n	8005ae0 <UART_SetConfig+0x110>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	77fb      	strb	r3, [r7, #31]
 8005acc:	e08b      	b.n	8005be6 <UART_SetConfig+0x216>
 8005ace:	2302      	movs	r3, #2
 8005ad0:	77fb      	strb	r3, [r7, #31]
 8005ad2:	e088      	b.n	8005be6 <UART_SetConfig+0x216>
 8005ad4:	2304      	movs	r3, #4
 8005ad6:	77fb      	strb	r3, [r7, #31]
 8005ad8:	e085      	b.n	8005be6 <UART_SetConfig+0x216>
 8005ada:	2308      	movs	r3, #8
 8005adc:	77fb      	strb	r3, [r7, #31]
 8005ade:	e082      	b.n	8005be6 <UART_SetConfig+0x216>
 8005ae0:	2310      	movs	r3, #16
 8005ae2:	77fb      	strb	r3, [r7, #31]
 8005ae4:	e07f      	b.n	8005be6 <UART_SetConfig+0x216>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a82      	ldr	r2, [pc, #520]	@ (8005cf4 <UART_SetConfig+0x324>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d124      	bne.n	8005b3a <UART_SetConfig+0x16a>
 8005af0:	4b7e      	ldr	r3, [pc, #504]	@ (8005cec <UART_SetConfig+0x31c>)
 8005af2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005af8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005afc:	d011      	beq.n	8005b22 <UART_SetConfig+0x152>
 8005afe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b02:	d817      	bhi.n	8005b34 <UART_SetConfig+0x164>
 8005b04:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b08:	d011      	beq.n	8005b2e <UART_SetConfig+0x15e>
 8005b0a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005b0e:	d811      	bhi.n	8005b34 <UART_SetConfig+0x164>
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d003      	beq.n	8005b1c <UART_SetConfig+0x14c>
 8005b14:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b18:	d006      	beq.n	8005b28 <UART_SetConfig+0x158>
 8005b1a:	e00b      	b.n	8005b34 <UART_SetConfig+0x164>
 8005b1c:	2300      	movs	r3, #0
 8005b1e:	77fb      	strb	r3, [r7, #31]
 8005b20:	e061      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b22:	2302      	movs	r3, #2
 8005b24:	77fb      	strb	r3, [r7, #31]
 8005b26:	e05e      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b28:	2304      	movs	r3, #4
 8005b2a:	77fb      	strb	r3, [r7, #31]
 8005b2c:	e05b      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b2e:	2308      	movs	r3, #8
 8005b30:	77fb      	strb	r3, [r7, #31]
 8005b32:	e058      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b34:	2310      	movs	r3, #16
 8005b36:	77fb      	strb	r3, [r7, #31]
 8005b38:	e055      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a6e      	ldr	r2, [pc, #440]	@ (8005cf8 <UART_SetConfig+0x328>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d124      	bne.n	8005b8e <UART_SetConfig+0x1be>
 8005b44:	4b69      	ldr	r3, [pc, #420]	@ (8005cec <UART_SetConfig+0x31c>)
 8005b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b48:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005b4c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b50:	d011      	beq.n	8005b76 <UART_SetConfig+0x1a6>
 8005b52:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005b56:	d817      	bhi.n	8005b88 <UART_SetConfig+0x1b8>
 8005b58:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b5c:	d011      	beq.n	8005b82 <UART_SetConfig+0x1b2>
 8005b5e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005b62:	d811      	bhi.n	8005b88 <UART_SetConfig+0x1b8>
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d003      	beq.n	8005b70 <UART_SetConfig+0x1a0>
 8005b68:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b6c:	d006      	beq.n	8005b7c <UART_SetConfig+0x1ac>
 8005b6e:	e00b      	b.n	8005b88 <UART_SetConfig+0x1b8>
 8005b70:	2300      	movs	r3, #0
 8005b72:	77fb      	strb	r3, [r7, #31]
 8005b74:	e037      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b76:	2302      	movs	r3, #2
 8005b78:	77fb      	strb	r3, [r7, #31]
 8005b7a:	e034      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b7c:	2304      	movs	r3, #4
 8005b7e:	77fb      	strb	r3, [r7, #31]
 8005b80:	e031      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b82:	2308      	movs	r3, #8
 8005b84:	77fb      	strb	r3, [r7, #31]
 8005b86:	e02e      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b88:	2310      	movs	r3, #16
 8005b8a:	77fb      	strb	r3, [r7, #31]
 8005b8c:	e02b      	b.n	8005be6 <UART_SetConfig+0x216>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a5a      	ldr	r2, [pc, #360]	@ (8005cfc <UART_SetConfig+0x32c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d124      	bne.n	8005be2 <UART_SetConfig+0x212>
 8005b98:	4b54      	ldr	r3, [pc, #336]	@ (8005cec <UART_SetConfig+0x31c>)
 8005b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b9c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005ba0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005ba4:	d011      	beq.n	8005bca <UART_SetConfig+0x1fa>
 8005ba6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005baa:	d817      	bhi.n	8005bdc <UART_SetConfig+0x20c>
 8005bac:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005bb0:	d011      	beq.n	8005bd6 <UART_SetConfig+0x206>
 8005bb2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005bb6:	d811      	bhi.n	8005bdc <UART_SetConfig+0x20c>
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d003      	beq.n	8005bc4 <UART_SetConfig+0x1f4>
 8005bbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005bc0:	d006      	beq.n	8005bd0 <UART_SetConfig+0x200>
 8005bc2:	e00b      	b.n	8005bdc <UART_SetConfig+0x20c>
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	77fb      	strb	r3, [r7, #31]
 8005bc8:	e00d      	b.n	8005be6 <UART_SetConfig+0x216>
 8005bca:	2302      	movs	r3, #2
 8005bcc:	77fb      	strb	r3, [r7, #31]
 8005bce:	e00a      	b.n	8005be6 <UART_SetConfig+0x216>
 8005bd0:	2304      	movs	r3, #4
 8005bd2:	77fb      	strb	r3, [r7, #31]
 8005bd4:	e007      	b.n	8005be6 <UART_SetConfig+0x216>
 8005bd6:	2308      	movs	r3, #8
 8005bd8:	77fb      	strb	r3, [r7, #31]
 8005bda:	e004      	b.n	8005be6 <UART_SetConfig+0x216>
 8005bdc:	2310      	movs	r3, #16
 8005bde:	77fb      	strb	r3, [r7, #31]
 8005be0:	e001      	b.n	8005be6 <UART_SetConfig+0x216>
 8005be2:	2310      	movs	r3, #16
 8005be4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005bee:	d15b      	bne.n	8005ca8 <UART_SetConfig+0x2d8>
  {
    switch (clocksource)
 8005bf0:	7ffb      	ldrb	r3, [r7, #31]
 8005bf2:	2b08      	cmp	r3, #8
 8005bf4:	d827      	bhi.n	8005c46 <UART_SetConfig+0x276>
 8005bf6:	a201      	add	r2, pc, #4	@ (adr r2, 8005bfc <UART_SetConfig+0x22c>)
 8005bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bfc:	08005c21 	.word	0x08005c21
 8005c00:	08005c29 	.word	0x08005c29
 8005c04:	08005c31 	.word	0x08005c31
 8005c08:	08005c47 	.word	0x08005c47
 8005c0c:	08005c37 	.word	0x08005c37
 8005c10:	08005c47 	.word	0x08005c47
 8005c14:	08005c47 	.word	0x08005c47
 8005c18:	08005c47 	.word	0x08005c47
 8005c1c:	08005c3f 	.word	0x08005c3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c20:	f7fe faaa 	bl	8004178 <HAL_RCC_GetPCLK1Freq>
 8005c24:	61b8      	str	r0, [r7, #24]
        break;
 8005c26:	e013      	b.n	8005c50 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c28:	f7fe fac8 	bl	80041bc <HAL_RCC_GetPCLK2Freq>
 8005c2c:	61b8      	str	r0, [r7, #24]
        break;
 8005c2e:	e00f      	b.n	8005c50 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c30:	4b33      	ldr	r3, [pc, #204]	@ (8005d00 <UART_SetConfig+0x330>)
 8005c32:	61bb      	str	r3, [r7, #24]
        break;
 8005c34:	e00c      	b.n	8005c50 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c36:	f7fe fa3f 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8005c3a:	61b8      	str	r0, [r7, #24]
        break;
 8005c3c:	e008      	b.n	8005c50 <UART_SetConfig+0x280>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c42:	61bb      	str	r3, [r7, #24]
        break;
 8005c44:	e004      	b.n	8005c50 <UART_SetConfig+0x280>
      default:
        pclk = 0U;
 8005c46:	2300      	movs	r3, #0
 8005c48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005c4a:	2301      	movs	r3, #1
 8005c4c:	77bb      	strb	r3, [r7, #30]
        break;
 8005c4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 8082 	beq.w	8005d5c <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005c58:	69bb      	ldr	r3, [r7, #24]
 8005c5a:	005a      	lsls	r2, r3, #1
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	685b      	ldr	r3, [r3, #4]
 8005c60:	085b      	lsrs	r3, r3, #1
 8005c62:	441a      	add	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	685b      	ldr	r3, [r3, #4]
 8005c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c6c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c6e:	693b      	ldr	r3, [r7, #16]
 8005c70:	2b0f      	cmp	r3, #15
 8005c72:	d916      	bls.n	8005ca2 <UART_SetConfig+0x2d2>
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c7a:	d212      	bcs.n	8005ca2 <UART_SetConfig+0x2d2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	b29b      	uxth	r3, r3
 8005c80:	f023 030f 	bic.w	r3, r3, #15
 8005c84:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	085b      	lsrs	r3, r3, #1
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	f003 0307 	and.w	r3, r3, #7
 8005c90:	b29a      	uxth	r2, r3
 8005c92:	89fb      	ldrh	r3, [r7, #14]
 8005c94:	4313      	orrs	r3, r2
 8005c96:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	89fa      	ldrh	r2, [r7, #14]
 8005c9e:	60da      	str	r2, [r3, #12]
 8005ca0:	e05c      	b.n	8005d5c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	77bb      	strb	r3, [r7, #30]
 8005ca6:	e059      	b.n	8005d5c <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ca8:	7ffb      	ldrb	r3, [r7, #31]
 8005caa:	2b08      	cmp	r3, #8
 8005cac:	d835      	bhi.n	8005d1a <UART_SetConfig+0x34a>
 8005cae:	a201      	add	r2, pc, #4	@ (adr r2, 8005cb4 <UART_SetConfig+0x2e4>)
 8005cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cb4:	08005cd9 	.word	0x08005cd9
 8005cb8:	08005ce1 	.word	0x08005ce1
 8005cbc:	08005d05 	.word	0x08005d05
 8005cc0:	08005d1b 	.word	0x08005d1b
 8005cc4:	08005d0b 	.word	0x08005d0b
 8005cc8:	08005d1b 	.word	0x08005d1b
 8005ccc:	08005d1b 	.word	0x08005d1b
 8005cd0:	08005d1b 	.word	0x08005d1b
 8005cd4:	08005d13 	.word	0x08005d13
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005cd8:	f7fe fa4e 	bl	8004178 <HAL_RCC_GetPCLK1Freq>
 8005cdc:	61b8      	str	r0, [r7, #24]
        break;
 8005cde:	e021      	b.n	8005d24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ce0:	f7fe fa6c 	bl	80041bc <HAL_RCC_GetPCLK2Freq>
 8005ce4:	61b8      	str	r0, [r7, #24]
        break;
 8005ce6:	e01d      	b.n	8005d24 <UART_SetConfig+0x354>
 8005ce8:	40013800 	.word	0x40013800
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	40004400 	.word	0x40004400
 8005cf4:	40004800 	.word	0x40004800
 8005cf8:	40004c00 	.word	0x40004c00
 8005cfc:	40005000 	.word	0x40005000
 8005d00:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d04:	4b1b      	ldr	r3, [pc, #108]	@ (8005d74 <UART_SetConfig+0x3a4>)
 8005d06:	61bb      	str	r3, [r7, #24]
        break;
 8005d08:	e00c      	b.n	8005d24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d0a:	f7fe f9d5 	bl	80040b8 <HAL_RCC_GetSysClockFreq>
 8005d0e:	61b8      	str	r0, [r7, #24]
        break;
 8005d10:	e008      	b.n	8005d24 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d12:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005d16:	61bb      	str	r3, [r7, #24]
        break;
 8005d18:	e004      	b.n	8005d24 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	77bb      	strb	r3, [r7, #30]
        break;
 8005d22:	bf00      	nop
    }

    if (pclk != 0U)
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d018      	beq.n	8005d5c <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	685b      	ldr	r3, [r3, #4]
 8005d2e:	085a      	lsrs	r2, r3, #1
 8005d30:	69bb      	ldr	r3, [r7, #24]
 8005d32:	441a      	add	r2, r3
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d3c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	2b0f      	cmp	r3, #15
 8005d42:	d909      	bls.n	8005d58 <UART_SetConfig+0x388>
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d4a:	d205      	bcs.n	8005d58 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d4c:	693b      	ldr	r3, [r7, #16]
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	60da      	str	r2, [r3, #12]
 8005d56:	e001      	b.n	8005d5c <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2200      	movs	r2, #0
 8005d60:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2200      	movs	r2, #0
 8005d66:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005d68:	7fbb      	ldrb	r3, [r7, #30]
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3720      	adds	r7, #32
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}
 8005d72:	bf00      	nop
 8005d74:	007a1200 	.word	0x007a1200

08005d78 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b083      	sub	sp, #12
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d84:	f003 0308 	and.w	r3, r3, #8
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00a      	beq.n	8005da2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	430a      	orrs	r2, r1
 8005da0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00a      	beq.n	8005dc4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc8:	f003 0302 	and.w	r3, r3, #2
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d00a      	beq.n	8005de6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	430a      	orrs	r2, r1
 8005de4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00a      	beq.n	8005e08 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	685b      	ldr	r3, [r3, #4]
 8005df8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e0c:	f003 0310 	and.w	r3, r3, #16
 8005e10:	2b00      	cmp	r3, #0
 8005e12:	d00a      	beq.n	8005e2a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	689b      	ldr	r3, [r3, #8]
 8005e1a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	430a      	orrs	r2, r1
 8005e28:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e2e:	f003 0320 	and.w	r3, r3, #32
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d00a      	beq.n	8005e4c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	430a      	orrs	r2, r1
 8005e4a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01a      	beq.n	8005e8e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	430a      	orrs	r2, r1
 8005e6c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e76:	d10a      	bne.n	8005e8e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	685b      	ldr	r3, [r3, #4]
 8005e7e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	430a      	orrs	r2, r1
 8005e8c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d00a      	beq.n	8005eb0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	430a      	orrs	r2, r1
 8005eae:	605a      	str	r2, [r3, #4]
  }
}
 8005eb0:	bf00      	nop
 8005eb2:	370c      	adds	r7, #12
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eba:	4770      	bx	lr

08005ebc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ebc:	b580      	push	{r7, lr}
 8005ebe:	b098      	sub	sp, #96	@ 0x60
 8005ec0:	af02      	add	r7, sp, #8
 8005ec2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005ecc:	f7fa ff5e 	bl	8000d8c <HAL_GetTick>
 8005ed0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b08      	cmp	r3, #8
 8005ede:	d12e      	bne.n	8005f3e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005ee0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005ee4:	9300      	str	r3, [sp, #0]
 8005ee6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ee8:	2200      	movs	r2, #0
 8005eea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f88c 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005ef4:	4603      	mov	r3, r0
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d021      	beq.n	8005f3e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f02:	e853 3f00 	ldrex	r3, [r3]
 8005f06:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f0a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	461a      	mov	r2, r3
 8005f16:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f18:	647b      	str	r3, [r7, #68]	@ 0x44
 8005f1a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f20:	e841 2300 	strex	r3, r2, [r1]
 8005f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1e6      	bne.n	8005efa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2220      	movs	r2, #32
 8005f30:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2200      	movs	r2, #0
 8005f36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f3a:	2303      	movs	r3, #3
 8005f3c:	e062      	b.n	8006004 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b04      	cmp	r3, #4
 8005f4a:	d149      	bne.n	8005fe0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f4c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005f50:	9300      	str	r3, [sp, #0]
 8005f52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005f54:	2200      	movs	r2, #0
 8005f56:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 f856 	bl	800600c <UART_WaitOnFlagUntilTimeout>
 8005f60:	4603      	mov	r3, r0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d03c      	beq.n	8005fe0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6e:	e853 3f00 	ldrex	r3, [r3]
 8005f72:	623b      	str	r3, [r7, #32]
   return(result);
 8005f74:	6a3b      	ldr	r3, [r7, #32]
 8005f76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	461a      	mov	r2, r3
 8005f82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f84:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f86:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f8c:	e841 2300 	strex	r3, r2, [r1]
 8005f90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1e6      	bne.n	8005f66 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	3308      	adds	r3, #8
 8005f9e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa0:	693b      	ldr	r3, [r7, #16]
 8005fa2:	e853 3f00 	ldrex	r3, [r3]
 8005fa6:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 0301 	bic.w	r3, r3, #1
 8005fae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	3308      	adds	r3, #8
 8005fb6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005fb8:	61fa      	str	r2, [r7, #28]
 8005fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbc:	69b9      	ldr	r1, [r7, #24]
 8005fbe:	69fa      	ldr	r2, [r7, #28]
 8005fc0:	e841 2300 	strex	r3, r2, [r1]
 8005fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e5      	bne.n	8005f98 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	e011      	b.n	8006004 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2220      	movs	r2, #32
 8005fe4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006002:	2300      	movs	r3, #0
}
 8006004:	4618      	mov	r0, r3
 8006006:	3758      	adds	r7, #88	@ 0x58
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	60f8      	str	r0, [r7, #12]
 8006014:	60b9      	str	r1, [r7, #8]
 8006016:	603b      	str	r3, [r7, #0]
 8006018:	4613      	mov	r3, r2
 800601a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800601c:	e04f      	b.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800601e:	69bb      	ldr	r3, [r7, #24]
 8006020:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006024:	d04b      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006026:	f7fa feb1 	bl	8000d8c <HAL_GetTick>
 800602a:	4602      	mov	r2, r0
 800602c:	683b      	ldr	r3, [r7, #0]
 800602e:	1ad3      	subs	r3, r2, r3
 8006030:	69ba      	ldr	r2, [r7, #24]
 8006032:	429a      	cmp	r2, r3
 8006034:	d302      	bcc.n	800603c <UART_WaitOnFlagUntilTimeout+0x30>
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d101      	bne.n	8006040 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800603c:	2303      	movs	r3, #3
 800603e:	e04e      	b.n	80060de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0304 	and.w	r3, r3, #4
 800604a:	2b00      	cmp	r3, #0
 800604c:	d037      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
 800604e:	68bb      	ldr	r3, [r7, #8]
 8006050:	2b80      	cmp	r3, #128	@ 0x80
 8006052:	d034      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	2b40      	cmp	r3, #64	@ 0x40
 8006058:	d031      	beq.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	69db      	ldr	r3, [r3, #28]
 8006060:	f003 0308 	and.w	r3, r3, #8
 8006064:	2b08      	cmp	r3, #8
 8006066:	d110      	bne.n	800608a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2208      	movs	r2, #8
 800606e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006070:	68f8      	ldr	r0, [r7, #12]
 8006072:	f000 f838 	bl	80060e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2208      	movs	r2, #8
 800607a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	2200      	movs	r2, #0
 8006082:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006086:	2301      	movs	r3, #1
 8006088:	e029      	b.n	80060de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	69db      	ldr	r3, [r3, #28]
 8006090:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006094:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006098:	d111      	bne.n	80060be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80060a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060a4:	68f8      	ldr	r0, [r7, #12]
 80060a6:	f000 f81e 	bl	80060e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2220      	movs	r2, #32
 80060ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80060ba:	2303      	movs	r3, #3
 80060bc:	e00f      	b.n	80060de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	69da      	ldr	r2, [r3, #28]
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	4013      	ands	r3, r2
 80060c8:	68ba      	ldr	r2, [r7, #8]
 80060ca:	429a      	cmp	r2, r3
 80060cc:	bf0c      	ite	eq
 80060ce:	2301      	moveq	r3, #1
 80060d0:	2300      	movne	r3, #0
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	461a      	mov	r2, r3
 80060d6:	79fb      	ldrb	r3, [r7, #7]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d0a0      	beq.n	800601e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80060dc:	2300      	movs	r3, #0
}
 80060de:	4618      	mov	r0, r3
 80060e0:	3710      	adds	r7, #16
 80060e2:	46bd      	mov	sp, r7
 80060e4:	bd80      	pop	{r7, pc}

080060e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80060e6:	b480      	push	{r7}
 80060e8:	b095      	sub	sp, #84	@ 0x54
 80060ea:	af00      	add	r7, sp, #0
 80060ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060f6:	e853 3f00 	ldrex	r3, [r3]
 80060fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80060fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006102:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	461a      	mov	r2, r3
 800610a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800610c:	643b      	str	r3, [r7, #64]	@ 0x40
 800610e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006110:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006112:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006114:	e841 2300 	strex	r3, r2, [r1]
 8006118:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800611a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1e6      	bne.n	80060ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	3308      	adds	r3, #8
 8006126:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006128:	6a3b      	ldr	r3, [r7, #32]
 800612a:	e853 3f00 	ldrex	r3, [r3]
 800612e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006130:	69fb      	ldr	r3, [r7, #28]
 8006132:	f023 0301 	bic.w	r3, r3, #1
 8006136:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	3308      	adds	r3, #8
 800613e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006140:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006142:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006144:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006148:	e841 2300 	strex	r3, r2, [r1]
 800614c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800614e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006150:	2b00      	cmp	r3, #0
 8006152:	d1e5      	bne.n	8006120 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006158:	2b01      	cmp	r3, #1
 800615a:	d118      	bne.n	800618e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	e853 3f00 	ldrex	r3, [r3]
 8006168:	60bb      	str	r3, [r7, #8]
   return(result);
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	f023 0310 	bic.w	r3, r3, #16
 8006170:	647b      	str	r3, [r7, #68]	@ 0x44
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	461a      	mov	r2, r3
 8006178:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800617a:	61bb      	str	r3, [r7, #24]
 800617c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800617e:	6979      	ldr	r1, [r7, #20]
 8006180:	69ba      	ldr	r2, [r7, #24]
 8006182:	e841 2300 	strex	r3, r2, [r1]
 8006186:	613b      	str	r3, [r7, #16]
   return(result);
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d1e6      	bne.n	800615c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2220      	movs	r2, #32
 8006192:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80061a2:	bf00      	nop
 80061a4:	3754      	adds	r7, #84	@ 0x54
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80061ae:	b580      	push	{r7, lr}
 80061b0:	b084      	sub	sp, #16
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061ba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2200      	movs	r2, #0
 80061c0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2200      	movs	r2, #0
 80061c8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80061cc:	68f8      	ldr	r0, [r7, #12]
 80061ce:	f7ff fbe9 	bl	80059a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80061d2:	bf00      	nop
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}

080061da <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80061da:	b580      	push	{r7, lr}
 80061dc:	b088      	sub	sp, #32
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	e853 3f00 	ldrex	r3, [r3]
 80061ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80061f6:	61fb      	str	r3, [r7, #28]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	461a      	mov	r2, r3
 80061fe:	69fb      	ldr	r3, [r7, #28]
 8006200:	61bb      	str	r3, [r7, #24]
 8006202:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006204:	6979      	ldr	r1, [r7, #20]
 8006206:	69ba      	ldr	r2, [r7, #24]
 8006208:	e841 2300 	strex	r3, r2, [r1]
 800620c:	613b      	str	r3, [r7, #16]
   return(result);
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1e6      	bne.n	80061e2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2220      	movs	r2, #32
 8006218:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2200      	movs	r2, #0
 800621e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f7ff fbb5 	bl	8005990 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006226:	bf00      	nop
 8006228:	3720      	adds	r7, #32
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}

0800622e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800622e:	b480      	push	{r7}
 8006230:	b083      	sub	sp, #12
 8006232:	af00      	add	r7, sp, #0
 8006234:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006236:	bf00      	nop
 8006238:	370c      	adds	r7, #12
 800623a:	46bd      	mov	sp, r7
 800623c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006240:	4770      	bx	lr

08006242 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006242:	b480      	push	{r7}
 8006244:	b085      	sub	sp, #20
 8006246:	af00      	add	r7, sp, #0
 8006248:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006252:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006256:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	b29a      	uxth	r2, r3
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006262:	2300      	movs	r3, #0
}
 8006264:	4618      	mov	r0, r3
 8006266:	3714      	adds	r7, #20
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006270:	b480      	push	{r7}
 8006272:	b085      	sub	sp, #20
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006278:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800627c:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006284:	b29a      	uxth	r2, r3
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	b29b      	uxth	r3, r3
 800628a:	43db      	mvns	r3, r3
 800628c:	b29b      	uxth	r3, r3
 800628e:	4013      	ands	r3, r2
 8006290:	b29a      	uxth	r2, r3
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006298:	2300      	movs	r3, #0
}
 800629a:	4618      	mov	r0, r3
 800629c:	3714      	adds	r7, #20
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr

080062a6 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80062a6:	b480      	push	{r7}
 80062a8:	b085      	sub	sp, #20
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	60f8      	str	r0, [r7, #12]
 80062ae:	1d3b      	adds	r3, r7, #4
 80062b0:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	2200      	movs	r2, #0
 80062c8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	2200      	movs	r2, #0
 80062d0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80062d4:	2300      	movs	r3, #0
}
 80062d6:	4618      	mov	r0, r3
 80062d8:	3714      	adds	r7, #20
 80062da:	46bd      	mov	sp, r7
 80062dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e0:	4770      	bx	lr
	...

080062e4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80062e4:	b480      	push	{r7}
 80062e6:	b09d      	sub	sp, #116	@ 0x74
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
 80062ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80062ee:	2300      	movs	r3, #0
 80062f0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80062f4:	687a      	ldr	r2, [r7, #4]
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	781b      	ldrb	r3, [r3, #0]
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	4413      	add	r3, r2
 80062fe:	881b      	ldrh	r3, [r3, #0]
 8006300:	b29b      	uxth	r3, r3
 8006302:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800630a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	78db      	ldrb	r3, [r3, #3]
 8006312:	2b03      	cmp	r3, #3
 8006314:	d81f      	bhi.n	8006356 <USB_ActivateEndpoint+0x72>
 8006316:	a201      	add	r2, pc, #4	@ (adr r2, 800631c <USB_ActivateEndpoint+0x38>)
 8006318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800631c:	0800632d 	.word	0x0800632d
 8006320:	08006349 	.word	0x08006349
 8006324:	0800635f 	.word	0x0800635f
 8006328:	0800633b 	.word	0x0800633b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800632c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006330:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006334:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006338:	e012      	b.n	8006360 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800633a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800633e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006342:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006346:	e00b      	b.n	8006360 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8006348:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800634c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006350:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006354:	e004      	b.n	8006360 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800635c:	e000      	b.n	8006360 <USB_ActivateEndpoint+0x7c>
      break;
 800635e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006360:	687a      	ldr	r2, [r7, #4]
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	781b      	ldrb	r3, [r3, #0]
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	441a      	add	r2, r3
 800636a:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800636e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006372:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006376:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800637a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800637e:	b29b      	uxth	r3, r3
 8006380:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006382:	687a      	ldr	r2, [r7, #4]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	781b      	ldrb	r3, [r3, #0]
 8006388:	009b      	lsls	r3, r3, #2
 800638a:	4413      	add	r3, r2
 800638c:	881b      	ldrh	r3, [r3, #0]
 800638e:	b29b      	uxth	r3, r3
 8006390:	b21b      	sxth	r3, r3
 8006392:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800639a:	b21a      	sxth	r2, r3
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	781b      	ldrb	r3, [r3, #0]
 80063a0:	b21b      	sxth	r3, r3
 80063a2:	4313      	orrs	r3, r2
 80063a4:	b21b      	sxth	r3, r3
 80063a6:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80063aa:	687a      	ldr	r2, [r7, #4]
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	009b      	lsls	r3, r3, #2
 80063b2:	441a      	add	r2, r3
 80063b4:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80063b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80063bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80063c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80063c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063c8:	b29b      	uxth	r3, r3
 80063ca:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	7b1b      	ldrb	r3, [r3, #12]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	f040 8178 	bne.w	80066c6 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	785b      	ldrb	r3, [r3, #1]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	f000 8084 	beq.w	80064e8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	61bb      	str	r3, [r7, #24]
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	461a      	mov	r2, r3
 80063ee:	69bb      	ldr	r3, [r7, #24]
 80063f0:	4413      	add	r3, r2
 80063f2:	61bb      	str	r3, [r7, #24]
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	781b      	ldrb	r3, [r3, #0]
 80063f8:	011a      	lsls	r2, r3, #4
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	4413      	add	r3, r2
 80063fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006402:	617b      	str	r3, [r7, #20]
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	88db      	ldrh	r3, [r3, #6]
 8006408:	085b      	lsrs	r3, r3, #1
 800640a:	b29b      	uxth	r3, r3
 800640c:	005b      	lsls	r3, r3, #1
 800640e:	b29a      	uxth	r2, r3
 8006410:	697b      	ldr	r3, [r7, #20]
 8006412:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	4413      	add	r3, r2
 800641e:	881b      	ldrh	r3, [r3, #0]
 8006420:	827b      	strh	r3, [r7, #18]
 8006422:	8a7b      	ldrh	r3, [r7, #18]
 8006424:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006428:	2b00      	cmp	r3, #0
 800642a:	d01b      	beq.n	8006464 <USB_ActivateEndpoint+0x180>
 800642c:	687a      	ldr	r2, [r7, #4]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	781b      	ldrb	r3, [r3, #0]
 8006432:	009b      	lsls	r3, r3, #2
 8006434:	4413      	add	r3, r2
 8006436:	881b      	ldrh	r3, [r3, #0]
 8006438:	b29b      	uxth	r3, r3
 800643a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800643e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006442:	823b      	strh	r3, [r7, #16]
 8006444:	687a      	ldr	r2, [r7, #4]
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	781b      	ldrb	r3, [r3, #0]
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	441a      	add	r2, r3
 800644e:	8a3b      	ldrh	r3, [r7, #16]
 8006450:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006454:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006458:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800645c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006460:	b29b      	uxth	r3, r3
 8006462:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	78db      	ldrb	r3, [r3, #3]
 8006468:	2b01      	cmp	r3, #1
 800646a:	d020      	beq.n	80064ae <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800646c:	687a      	ldr	r2, [r7, #4]
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	881b      	ldrh	r3, [r3, #0]
 8006478:	b29b      	uxth	r3, r3
 800647a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800647e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006482:	81bb      	strh	r3, [r7, #12]
 8006484:	89bb      	ldrh	r3, [r7, #12]
 8006486:	f083 0320 	eor.w	r3, r3, #32
 800648a:	81bb      	strh	r3, [r7, #12]
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	781b      	ldrb	r3, [r3, #0]
 8006492:	009b      	lsls	r3, r3, #2
 8006494:	441a      	add	r2, r3
 8006496:	89bb      	ldrh	r3, [r7, #12]
 8006498:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800649c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	8013      	strh	r3, [r2, #0]
 80064ac:	e2d5      	b.n	8006a5a <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80064ae:	687a      	ldr	r2, [r7, #4]
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	009b      	lsls	r3, r3, #2
 80064b6:	4413      	add	r3, r2
 80064b8:	881b      	ldrh	r3, [r3, #0]
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80064c4:	81fb      	strh	r3, [r7, #14]
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	441a      	add	r2, r3
 80064d0:	89fb      	ldrh	r3, [r7, #14]
 80064d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	8013      	strh	r3, [r2, #0]
 80064e6:	e2b8      	b.n	8006a5a <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80064f2:	b29b      	uxth	r3, r3
 80064f4:	461a      	mov	r2, r3
 80064f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064f8:	4413      	add	r3, r2
 80064fa:	633b      	str	r3, [r7, #48]	@ 0x30
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	011a      	lsls	r2, r3, #4
 8006502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006504:	4413      	add	r3, r2
 8006506:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800650a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	88db      	ldrh	r3, [r3, #6]
 8006510:	085b      	lsrs	r3, r3, #1
 8006512:	b29b      	uxth	r3, r3
 8006514:	005b      	lsls	r3, r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800651a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006526:	b29b      	uxth	r3, r3
 8006528:	461a      	mov	r2, r3
 800652a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800652c:	4413      	add	r3, r2
 800652e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	781b      	ldrb	r3, [r3, #0]
 8006534:	011a      	lsls	r2, r3, #4
 8006536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006538:	4413      	add	r3, r2
 800653a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800653e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006540:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006542:	881b      	ldrh	r3, [r3, #0]
 8006544:	b29b      	uxth	r3, r3
 8006546:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800654a:	b29a      	uxth	r2, r3
 800654c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800654e:	801a      	strh	r2, [r3, #0]
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d10a      	bne.n	800656e <USB_ActivateEndpoint+0x28a>
 8006558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655a:	881b      	ldrh	r3, [r3, #0]
 800655c:	b29b      	uxth	r3, r3
 800655e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006562:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006566:	b29a      	uxth	r2, r3
 8006568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800656a:	801a      	strh	r2, [r3, #0]
 800656c:	e039      	b.n	80065e2 <USB_ActivateEndpoint+0x2fe>
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	691b      	ldr	r3, [r3, #16]
 8006572:	2b3e      	cmp	r3, #62	@ 0x3e
 8006574:	d818      	bhi.n	80065a8 <USB_ActivateEndpoint+0x2c4>
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	085b      	lsrs	r3, r3, #1
 800657c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	691b      	ldr	r3, [r3, #16]
 8006582:	f003 0301 	and.w	r3, r3, #1
 8006586:	2b00      	cmp	r3, #0
 8006588:	d002      	beq.n	8006590 <USB_ActivateEndpoint+0x2ac>
 800658a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800658c:	3301      	adds	r3, #1
 800658e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006592:	881b      	ldrh	r3, [r3, #0]
 8006594:	b29a      	uxth	r2, r3
 8006596:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006598:	b29b      	uxth	r3, r3
 800659a:	029b      	lsls	r3, r3, #10
 800659c:	b29b      	uxth	r3, r3
 800659e:	4313      	orrs	r3, r2
 80065a0:	b29a      	uxth	r2, r3
 80065a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065a4:	801a      	strh	r2, [r3, #0]
 80065a6:	e01c      	b.n	80065e2 <USB_ActivateEndpoint+0x2fe>
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	691b      	ldr	r3, [r3, #16]
 80065ac:	095b      	lsrs	r3, r3, #5
 80065ae:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	691b      	ldr	r3, [r3, #16]
 80065b4:	f003 031f 	and.w	r3, r3, #31
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d102      	bne.n	80065c2 <USB_ActivateEndpoint+0x2de>
 80065bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065be:	3b01      	subs	r3, #1
 80065c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80065c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065c4:	881b      	ldrh	r3, [r3, #0]
 80065c6:	b29a      	uxth	r2, r3
 80065c8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	029b      	lsls	r3, r3, #10
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	4313      	orrs	r3, r2
 80065d2:	b29b      	uxth	r3, r3
 80065d4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065d8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065dc:	b29a      	uxth	r2, r3
 80065de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065e0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80065e2:	687a      	ldr	r2, [r7, #4]
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	781b      	ldrb	r3, [r3, #0]
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	4413      	add	r3, r2
 80065ec:	881b      	ldrh	r3, [r3, #0]
 80065ee:	847b      	strh	r3, [r7, #34]	@ 0x22
 80065f0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80065f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d01b      	beq.n	8006632 <USB_ActivateEndpoint+0x34e>
 80065fa:	687a      	ldr	r2, [r7, #4]
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	4413      	add	r3, r2
 8006604:	881b      	ldrh	r3, [r3, #0]
 8006606:	b29b      	uxth	r3, r3
 8006608:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800660c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006610:	843b      	strh	r3, [r7, #32]
 8006612:	687a      	ldr	r2, [r7, #4]
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	009b      	lsls	r3, r3, #2
 800661a:	441a      	add	r2, r3
 800661c:	8c3b      	ldrh	r3, [r7, #32]
 800661e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006622:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006626:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800662a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800662e:	b29b      	uxth	r3, r3
 8006630:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d124      	bne.n	8006684 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800663a:	687a      	ldr	r2, [r7, #4]
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	009b      	lsls	r3, r3, #2
 8006642:	4413      	add	r3, r2
 8006644:	881b      	ldrh	r3, [r3, #0]
 8006646:	b29b      	uxth	r3, r3
 8006648:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800664c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006650:	83bb      	strh	r3, [r7, #28]
 8006652:	8bbb      	ldrh	r3, [r7, #28]
 8006654:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006658:	83bb      	strh	r3, [r7, #28]
 800665a:	8bbb      	ldrh	r3, [r7, #28]
 800665c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006660:	83bb      	strh	r3, [r7, #28]
 8006662:	687a      	ldr	r2, [r7, #4]
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	781b      	ldrb	r3, [r3, #0]
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	441a      	add	r2, r3
 800666c:	8bbb      	ldrh	r3, [r7, #28]
 800666e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006672:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006676:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800667a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800667e:	b29b      	uxth	r3, r3
 8006680:	8013      	strh	r3, [r2, #0]
 8006682:	e1ea      	b.n	8006a5a <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	b29b      	uxth	r3, r3
 8006692:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800669a:	83fb      	strh	r3, [r7, #30]
 800669c:	8bfb      	ldrh	r3, [r7, #30]
 800669e:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80066a2:	83fb      	strh	r3, [r7, #30]
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	441a      	add	r2, r3
 80066ae:	8bfb      	ldrh	r3, [r7, #30]
 80066b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	8013      	strh	r3, [r2, #0]
 80066c4:	e1c9      	b.n	8006a5a <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	78db      	ldrb	r3, [r3, #3]
 80066ca:	2b02      	cmp	r3, #2
 80066cc:	d11e      	bne.n	800670c <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	683b      	ldr	r3, [r7, #0]
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	4413      	add	r3, r2
 80066d8:	881b      	ldrh	r3, [r3, #0]
 80066da:	b29b      	uxth	r3, r3
 80066dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066e4:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80066e8:	687a      	ldr	r2, [r7, #4]
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	781b      	ldrb	r3, [r3, #0]
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	441a      	add	r2, r3
 80066f2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80066f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066fe:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006702:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006706:	b29b      	uxth	r3, r3
 8006708:	8013      	strh	r3, [r2, #0]
 800670a:	e01d      	b.n	8006748 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800670c:	687a      	ldr	r2, [r7, #4]
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	781b      	ldrb	r3, [r3, #0]
 8006712:	009b      	lsls	r3, r3, #2
 8006714:	4413      	add	r3, r2
 8006716:	881b      	ldrh	r3, [r3, #0]
 8006718:	b29b      	uxth	r3, r3
 800671a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800671e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006722:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	781b      	ldrb	r3, [r3, #0]
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	441a      	add	r2, r3
 8006730:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006734:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006738:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800673c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006740:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006744:	b29b      	uxth	r3, r3
 8006746:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006752:	b29b      	uxth	r3, r3
 8006754:	461a      	mov	r2, r3
 8006756:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006758:	4413      	add	r3, r2
 800675a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	011a      	lsls	r2, r3, #4
 8006762:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006764:	4413      	add	r3, r2
 8006766:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800676a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	891b      	ldrh	r3, [r3, #8]
 8006770:	085b      	lsrs	r3, r3, #1
 8006772:	b29b      	uxth	r3, r3
 8006774:	005b      	lsls	r3, r3, #1
 8006776:	b29a      	uxth	r2, r3
 8006778:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800677a:	801a      	strh	r2, [r3, #0]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006786:	b29b      	uxth	r3, r3
 8006788:	461a      	mov	r2, r3
 800678a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800678c:	4413      	add	r3, r2
 800678e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	011a      	lsls	r2, r3, #4
 8006796:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006798:	4413      	add	r3, r2
 800679a:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 800679e:	653b      	str	r3, [r7, #80]	@ 0x50
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	895b      	ldrh	r3, [r3, #10]
 80067a4:	085b      	lsrs	r3, r3, #1
 80067a6:	b29b      	uxth	r3, r3
 80067a8:	005b      	lsls	r3, r3, #1
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80067ae:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	785b      	ldrb	r3, [r3, #1]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	f040 8093 	bne.w	80068e0 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80067ba:	687a      	ldr	r2, [r7, #4]
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	009b      	lsls	r3, r3, #2
 80067c2:	4413      	add	r3, r2
 80067c4:	881b      	ldrh	r3, [r3, #0]
 80067c6:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80067ca:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80067ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d01b      	beq.n	800680e <USB_ActivateEndpoint+0x52a>
 80067d6:	687a      	ldr	r2, [r7, #4]
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	781b      	ldrb	r3, [r3, #0]
 80067dc:	009b      	lsls	r3, r3, #2
 80067de:	4413      	add	r3, r2
 80067e0:	881b      	ldrh	r3, [r3, #0]
 80067e2:	b29b      	uxth	r3, r3
 80067e4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067ec:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80067ee:	687a      	ldr	r2, [r7, #4]
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	781b      	ldrb	r3, [r3, #0]
 80067f4:	009b      	lsls	r3, r3, #2
 80067f6:	441a      	add	r2, r3
 80067f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80067fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006802:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800680a:	b29b      	uxth	r3, r3
 800680c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	4413      	add	r3, r2
 8006818:	881b      	ldrh	r3, [r3, #0]
 800681a:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800681c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800681e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006822:	2b00      	cmp	r3, #0
 8006824:	d01b      	beq.n	800685e <USB_ActivateEndpoint+0x57a>
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	781b      	ldrb	r3, [r3, #0]
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	4413      	add	r3, r2
 8006830:	881b      	ldrh	r3, [r3, #0]
 8006832:	b29b      	uxth	r3, r3
 8006834:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006838:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800683c:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800683e:	687a      	ldr	r2, [r7, #4]
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	009b      	lsls	r3, r3, #2
 8006846:	441a      	add	r2, r3
 8006848:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800684a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800684e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006852:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006856:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800685a:	b29b      	uxth	r3, r3
 800685c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800685e:	687a      	ldr	r2, [r7, #4]
 8006860:	683b      	ldr	r3, [r7, #0]
 8006862:	781b      	ldrb	r3, [r3, #0]
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	881b      	ldrh	r3, [r3, #0]
 800686a:	b29b      	uxth	r3, r3
 800686c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006870:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006874:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006876:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006878:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800687c:	873b      	strh	r3, [r7, #56]	@ 0x38
 800687e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006880:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006884:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	441a      	add	r2, r3
 8006890:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006892:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006896:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800689a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800689e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	781b      	ldrb	r3, [r3, #0]
 80068ac:	009b      	lsls	r3, r3, #2
 80068ae:	4413      	add	r3, r2
 80068b0:	881b      	ldrh	r3, [r3, #0]
 80068b2:	b29b      	uxth	r3, r3
 80068b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068bc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80068be:	687a      	ldr	r2, [r7, #4]
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	441a      	add	r2, r3
 80068c8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80068ca:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068ce:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068da:	b29b      	uxth	r3, r3
 80068dc:	8013      	strh	r3, [r2, #0]
 80068de:	e0bc      	b.n	8006a5a <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	781b      	ldrb	r3, [r3, #0]
 80068e6:	009b      	lsls	r3, r3, #2
 80068e8:	4413      	add	r3, r2
 80068ea:	881b      	ldrh	r3, [r3, #0]
 80068ec:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80068f0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80068f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d01d      	beq.n	8006938 <USB_ActivateEndpoint+0x654>
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	881b      	ldrh	r3, [r3, #0]
 8006908:	b29b      	uxth	r3, r3
 800690a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800690e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006912:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	683b      	ldr	r3, [r7, #0]
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	009b      	lsls	r3, r3, #2
 800691e:	441a      	add	r2, r3
 8006920:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006924:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006928:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800692c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006930:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006934:	b29b      	uxth	r3, r3
 8006936:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	009b      	lsls	r3, r3, #2
 8006940:	4413      	add	r3, r2
 8006942:	881b      	ldrh	r3, [r3, #0]
 8006944:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006948:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800694c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006950:	2b00      	cmp	r3, #0
 8006952:	d01d      	beq.n	8006990 <USB_ActivateEndpoint+0x6ac>
 8006954:	687a      	ldr	r2, [r7, #4]
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	781b      	ldrb	r3, [r3, #0]
 800695a:	009b      	lsls	r3, r3, #2
 800695c:	4413      	add	r3, r2
 800695e:	881b      	ldrh	r3, [r3, #0]
 8006960:	b29b      	uxth	r3, r3
 8006962:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800696a:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800696e:	687a      	ldr	r2, [r7, #4]
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	009b      	lsls	r3, r3, #2
 8006976:	441a      	add	r2, r3
 8006978:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800697c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006980:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006984:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006988:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800698c:	b29b      	uxth	r3, r3
 800698e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	78db      	ldrb	r3, [r3, #3]
 8006994:	2b01      	cmp	r3, #1
 8006996:	d024      	beq.n	80069e2 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	009b      	lsls	r3, r3, #2
 80069a0:	4413      	add	r3, r2
 80069a2:	881b      	ldrh	r3, [r3, #0]
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069ae:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80069b2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80069b6:	f083 0320 	eor.w	r3, r3, #32
 80069ba:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	441a      	add	r2, r3
 80069c8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80069cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80069d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069dc:	b29b      	uxth	r3, r3
 80069de:	8013      	strh	r3, [r2, #0]
 80069e0:	e01d      	b.n	8006a1e <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	781b      	ldrb	r3, [r3, #0]
 80069e8:	009b      	lsls	r3, r3, #2
 80069ea:	4413      	add	r3, r2
 80069ec:	881b      	ldrh	r3, [r3, #0]
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80069f8:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	781b      	ldrb	r3, [r3, #0]
 8006a02:	009b      	lsls	r3, r3, #2
 8006a04:	441a      	add	r2, r3
 8006a06:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006a0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a1a:	b29b      	uxth	r3, r3
 8006a1c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006a1e:	687a      	ldr	r2, [r7, #4]
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	781b      	ldrb	r3, [r3, #0]
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4413      	add	r3, r2
 8006a28:	881b      	ldrh	r3, [r3, #0]
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a34:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8006a38:	687a      	ldr	r2, [r7, #4]
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	781b      	ldrb	r3, [r3, #0]
 8006a3e:	009b      	lsls	r3, r3, #2
 8006a40:	441a      	add	r2, r3
 8006a42:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006a46:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a4a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a4e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006a5a:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3774      	adds	r7, #116	@ 0x74
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop

08006a6c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b08d      	sub	sp, #52	@ 0x34
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
 8006a74:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	7b1b      	ldrb	r3, [r3, #12]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	f040 808e 	bne.w	8006b9c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	785b      	ldrb	r3, [r3, #1]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d044      	beq.n	8006b12 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	009b      	lsls	r3, r3, #2
 8006a90:	4413      	add	r3, r2
 8006a92:	881b      	ldrh	r3, [r3, #0]
 8006a94:	81bb      	strh	r3, [r7, #12]
 8006a96:	89bb      	ldrh	r3, [r7, #12]
 8006a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d01b      	beq.n	8006ad8 <USB_DeactivateEndpoint+0x6c>
 8006aa0:	687a      	ldr	r2, [r7, #4]
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	781b      	ldrb	r3, [r3, #0]
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	4413      	add	r3, r2
 8006aaa:	881b      	ldrh	r3, [r3, #0]
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ab2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ab6:	817b      	strh	r3, [r7, #10]
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	009b      	lsls	r3, r3, #2
 8006ac0:	441a      	add	r2, r3
 8006ac2:	897b      	ldrh	r3, [r7, #10]
 8006ac4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ac8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006acc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ad0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ad4:	b29b      	uxth	r3, r3
 8006ad6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006ad8:	687a      	ldr	r2, [r7, #4]
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	009b      	lsls	r3, r3, #2
 8006ae0:	4413      	add	r3, r2
 8006ae2:	881b      	ldrh	r3, [r3, #0]
 8006ae4:	b29b      	uxth	r3, r3
 8006ae6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006aee:	813b      	strh	r3, [r7, #8]
 8006af0:	687a      	ldr	r2, [r7, #4]
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	781b      	ldrb	r3, [r3, #0]
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	441a      	add	r2, r3
 8006afa:	893b      	ldrh	r3, [r7, #8]
 8006afc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b00:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b04:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b0c:	b29b      	uxth	r3, r3
 8006b0e:	8013      	strh	r3, [r2, #0]
 8006b10:	e192      	b.n	8006e38 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b12:	687a      	ldr	r2, [r7, #4]
 8006b14:	683b      	ldr	r3, [r7, #0]
 8006b16:	781b      	ldrb	r3, [r3, #0]
 8006b18:	009b      	lsls	r3, r3, #2
 8006b1a:	4413      	add	r3, r2
 8006b1c:	881b      	ldrh	r3, [r3, #0]
 8006b1e:	827b      	strh	r3, [r7, #18]
 8006b20:	8a7b      	ldrh	r3, [r7, #18]
 8006b22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d01b      	beq.n	8006b62 <USB_DeactivateEndpoint+0xf6>
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	4413      	add	r3, r2
 8006b34:	881b      	ldrh	r3, [r3, #0]
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b40:	823b      	strh	r3, [r7, #16]
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	441a      	add	r2, r3
 8006b4c:	8a3b      	ldrh	r3, [r7, #16]
 8006b4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	009b      	lsls	r3, r3, #2
 8006b6a:	4413      	add	r3, r2
 8006b6c:	881b      	ldrh	r3, [r3, #0]
 8006b6e:	b29b      	uxth	r3, r3
 8006b70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b78:	81fb      	strh	r3, [r7, #14]
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	781b      	ldrb	r3, [r3, #0]
 8006b80:	009b      	lsls	r3, r3, #2
 8006b82:	441a      	add	r2, r3
 8006b84:	89fb      	ldrh	r3, [r7, #14]
 8006b86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	8013      	strh	r3, [r2, #0]
 8006b9a:	e14d      	b.n	8006e38 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	785b      	ldrb	r3, [r3, #1]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f040 80a5 	bne.w	8006cf0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ba6:	687a      	ldr	r2, [r7, #4]
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	881b      	ldrh	r3, [r3, #0]
 8006bb2:	843b      	strh	r3, [r7, #32]
 8006bb4:	8c3b      	ldrh	r3, [r7, #32]
 8006bb6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d01b      	beq.n	8006bf6 <USB_DeactivateEndpoint+0x18a>
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	781b      	ldrb	r3, [r3, #0]
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	881b      	ldrh	r3, [r3, #0]
 8006bca:	b29b      	uxth	r3, r3
 8006bcc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bd4:	83fb      	strh	r3, [r7, #30]
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	441a      	add	r2, r3
 8006be0:	8bfb      	ldrh	r3, [r7, #30]
 8006be2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006be6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006bee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bf2:	b29b      	uxth	r3, r3
 8006bf4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006bf6:	687a      	ldr	r2, [r7, #4]
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	781b      	ldrb	r3, [r3, #0]
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	881b      	ldrh	r3, [r3, #0]
 8006c02:	83bb      	strh	r3, [r7, #28]
 8006c04:	8bbb      	ldrh	r3, [r7, #28]
 8006c06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d01b      	beq.n	8006c46 <USB_DeactivateEndpoint+0x1da>
 8006c0e:	687a      	ldr	r2, [r7, #4]
 8006c10:	683b      	ldr	r3, [r7, #0]
 8006c12:	781b      	ldrb	r3, [r3, #0]
 8006c14:	009b      	lsls	r3, r3, #2
 8006c16:	4413      	add	r3, r2
 8006c18:	881b      	ldrh	r3, [r3, #0]
 8006c1a:	b29b      	uxth	r3, r3
 8006c1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c24:	837b      	strh	r3, [r7, #26]
 8006c26:	687a      	ldr	r2, [r7, #4]
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	781b      	ldrb	r3, [r3, #0]
 8006c2c:	009b      	lsls	r3, r3, #2
 8006c2e:	441a      	add	r2, r3
 8006c30:	8b7b      	ldrh	r3, [r7, #26]
 8006c32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c3e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006c46:	687a      	ldr	r2, [r7, #4]
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	781b      	ldrb	r3, [r3, #0]
 8006c4c:	009b      	lsls	r3, r3, #2
 8006c4e:	4413      	add	r3, r2
 8006c50:	881b      	ldrh	r3, [r3, #0]
 8006c52:	b29b      	uxth	r3, r3
 8006c54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c5c:	833b      	strh	r3, [r7, #24]
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	683b      	ldr	r3, [r7, #0]
 8006c62:	781b      	ldrb	r3, [r3, #0]
 8006c64:	009b      	lsls	r3, r3, #2
 8006c66:	441a      	add	r2, r3
 8006c68:	8b3b      	ldrh	r3, [r7, #24]
 8006c6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c76:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c7a:	b29b      	uxth	r3, r3
 8006c7c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006c7e:	687a      	ldr	r2, [r7, #4]
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	781b      	ldrb	r3, [r3, #0]
 8006c84:	009b      	lsls	r3, r3, #2
 8006c86:	4413      	add	r3, r2
 8006c88:	881b      	ldrh	r3, [r3, #0]
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c90:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c94:	82fb      	strh	r3, [r7, #22]
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	781b      	ldrb	r3, [r3, #0]
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	441a      	add	r2, r3
 8006ca0:	8afb      	ldrh	r3, [r7, #22]
 8006ca2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ca6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006caa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	009b      	lsls	r3, r3, #2
 8006cbe:	4413      	add	r3, r2
 8006cc0:	881b      	ldrh	r3, [r3, #0]
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cc8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006ccc:	82bb      	strh	r3, [r7, #20]
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	683b      	ldr	r3, [r7, #0]
 8006cd2:	781b      	ldrb	r3, [r3, #0]
 8006cd4:	009b      	lsls	r3, r3, #2
 8006cd6:	441a      	add	r2, r3
 8006cd8:	8abb      	ldrh	r3, [r7, #20]
 8006cda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ce2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ce6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	8013      	strh	r3, [r2, #0]
 8006cee:	e0a3      	b.n	8006e38 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006cf0:	687a      	ldr	r2, [r7, #4]
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	781b      	ldrb	r3, [r3, #0]
 8006cf6:	009b      	lsls	r3, r3, #2
 8006cf8:	4413      	add	r3, r2
 8006cfa:	881b      	ldrh	r3, [r3, #0]
 8006cfc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006cfe:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006d00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d01b      	beq.n	8006d40 <USB_DeactivateEndpoint+0x2d4>
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	881b      	ldrh	r3, [r3, #0]
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d1e:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006d20:	687a      	ldr	r2, [r7, #4]
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	009b      	lsls	r3, r3, #2
 8006d28:	441a      	add	r2, r3
 8006d2a:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006d2c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d30:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d34:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d38:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	009b      	lsls	r3, r3, #2
 8006d48:	4413      	add	r3, r2
 8006d4a:	881b      	ldrh	r3, [r3, #0]
 8006d4c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006d4e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006d50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d01b      	beq.n	8006d90 <USB_DeactivateEndpoint+0x324>
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	683b      	ldr	r3, [r7, #0]
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	881b      	ldrh	r3, [r3, #0]
 8006d64:	b29b      	uxth	r3, r3
 8006d66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6e:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006d70:	687a      	ldr	r2, [r7, #4]
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	781b      	ldrb	r3, [r3, #0]
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	441a      	add	r2, r3
 8006d7a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006d7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d88:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006d90:	687a      	ldr	r2, [r7, #4]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	781b      	ldrb	r3, [r3, #0]
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4413      	add	r3, r2
 8006d9a:	881b      	ldrh	r3, [r3, #0]
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006da2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006da6:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	781b      	ldrb	r3, [r3, #0]
 8006dae:	009b      	lsls	r3, r3, #2
 8006db0:	441a      	add	r2, r3
 8006db2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006db4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006db8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dbc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dc0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	781b      	ldrb	r3, [r3, #0]
 8006dce:	009b      	lsls	r3, r3, #2
 8006dd0:	4413      	add	r3, r2
 8006dd2:	881b      	ldrh	r3, [r3, #0]
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006dde:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006de0:	687a      	ldr	r2, [r7, #4]
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	781b      	ldrb	r3, [r3, #0]
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	441a      	add	r2, r3
 8006dea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006dec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006df0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006df4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006df8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	4413      	add	r3, r2
 8006e0a:	881b      	ldrh	r3, [r3, #0]
 8006e0c:	b29b      	uxth	r3, r3
 8006e0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e16:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	009b      	lsls	r3, r3, #2
 8006e20:	441a      	add	r2, r3
 8006e22:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006e24:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e28:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e2c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006e38:	2300      	movs	r3, #0
}
 8006e3a:	4618      	mov	r0, r3
 8006e3c:	3734      	adds	r7, #52	@ 0x34
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr

08006e46 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006e46:	b580      	push	{r7, lr}
 8006e48:	b0c2      	sub	sp, #264	@ 0x108
 8006e4a:	af00      	add	r7, sp, #0
 8006e4c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e50:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e54:	6018      	str	r0, [r3, #0]
 8006e56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e5a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e5e:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006e60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	785b      	ldrb	r3, [r3, #1]
 8006e6c:	2b01      	cmp	r3, #1
 8006e6e:	f040 86b7 	bne.w	8007be0 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006e72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	699a      	ldr	r2, [r3, #24]
 8006e7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	691b      	ldr	r3, [r3, #16]
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d908      	bls.n	8006ea0 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8006e8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006e9e:	e007      	b.n	8006eb0 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8006ea0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ea4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006eb0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006eb4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	7b1b      	ldrb	r3, [r3, #12]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d13a      	bne.n	8006f36 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006ec0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ec4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	6959      	ldr	r1, [r3, #20]
 8006ecc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ed0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	88da      	ldrh	r2, [r3, #6]
 8006ed8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006edc:	b29b      	uxth	r3, r3
 8006ede:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006ee2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006ee6:	6800      	ldr	r0, [r0, #0]
 8006ee8:	f001 fc8d 	bl	8008806 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006eec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ef0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	613b      	str	r3, [r7, #16]
 8006ef8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006efc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	461a      	mov	r2, r3
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	4413      	add	r3, r2
 8006f0e:	613b      	str	r3, [r7, #16]
 8006f10:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f14:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	011a      	lsls	r2, r3, #4
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	4413      	add	r3, r2
 8006f22:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006f26:	60fb      	str	r3, [r7, #12]
 8006f28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f2c:	b29a      	uxth	r2, r3
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	801a      	strh	r2, [r3, #0]
 8006f32:	f000 be1f 	b.w	8007b74 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006f36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f3a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	78db      	ldrb	r3, [r3, #3]
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	f040 8462 	bne.w	800780c <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006f48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f4c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	6a1a      	ldr	r2, [r3, #32]
 8006f54:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f58:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	429a      	cmp	r2, r3
 8006f62:	f240 83df 	bls.w	8007724 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006f66:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f6a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	4413      	add	r3, r2
 8006f80:	881b      	ldrh	r3, [r3, #0]
 8006f82:	b29b      	uxth	r3, r3
 8006f84:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f8c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006f90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f94:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	781b      	ldrb	r3, [r3, #0]
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	441a      	add	r2, r3
 8006faa:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006fae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fb6:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006fba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006fc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6a1a      	ldr	r2, [r3, #32]
 8006fce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fd2:	1ad2      	subs	r2, r2, r3
 8006fd4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006fe0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fe4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	4413      	add	r3, r2
 8006ffa:	881b      	ldrh	r3, [r3, #0]
 8006ffc:	b29b      	uxth	r3, r3
 8006ffe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007002:	2b00      	cmp	r3, #0
 8007004:	f000 81c7 	beq.w	8007396 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007008:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800700c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	633b      	str	r3, [r7, #48]	@ 0x30
 8007014:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007018:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	785b      	ldrb	r3, [r3, #1]
 8007020:	2b00      	cmp	r3, #0
 8007022:	d177      	bne.n	8007114 <USB_EPStartXfer+0x2ce>
 8007024:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007028:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007030:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007034:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800703e:	b29b      	uxth	r3, r3
 8007040:	461a      	mov	r2, r3
 8007042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007044:	4413      	add	r3, r2
 8007046:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007048:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800704c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	781b      	ldrb	r3, [r3, #0]
 8007054:	011a      	lsls	r2, r3, #4
 8007056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007058:	4413      	add	r3, r2
 800705a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800705e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007062:	881b      	ldrh	r3, [r3, #0]
 8007064:	b29b      	uxth	r3, r3
 8007066:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800706a:	b29a      	uxth	r2, r3
 800706c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800706e:	801a      	strh	r2, [r3, #0]
 8007070:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007074:	2b00      	cmp	r3, #0
 8007076:	d10a      	bne.n	800708e <USB_EPStartXfer+0x248>
 8007078:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800707a:	881b      	ldrh	r3, [r3, #0]
 800707c:	b29b      	uxth	r3, r3
 800707e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007082:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007086:	b29a      	uxth	r2, r3
 8007088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800708a:	801a      	strh	r2, [r3, #0]
 800708c:	e067      	b.n	800715e <USB_EPStartXfer+0x318>
 800708e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007092:	2b3e      	cmp	r3, #62	@ 0x3e
 8007094:	d81c      	bhi.n	80070d0 <USB_EPStartXfer+0x28a>
 8007096:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800709a:	085b      	lsrs	r3, r3, #1
 800709c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80070a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070a4:	f003 0301 	and.w	r3, r3, #1
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d004      	beq.n	80070b6 <USB_EPStartXfer+0x270>
 80070ac:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80070b0:	3301      	adds	r3, #1
 80070b2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80070b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070b8:	881b      	ldrh	r3, [r3, #0]
 80070ba:	b29a      	uxth	r2, r3
 80070bc:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	029b      	lsls	r3, r3, #10
 80070c4:	b29b      	uxth	r3, r3
 80070c6:	4313      	orrs	r3, r2
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070cc:	801a      	strh	r2, [r3, #0]
 80070ce:	e046      	b.n	800715e <USB_EPStartXfer+0x318>
 80070d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070d4:	095b      	lsrs	r3, r3, #5
 80070d6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80070da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070de:	f003 031f 	and.w	r3, r3, #31
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d104      	bne.n	80070f0 <USB_EPStartXfer+0x2aa>
 80070e6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80070ea:	3b01      	subs	r3, #1
 80070ec:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80070f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070f2:	881b      	ldrh	r3, [r3, #0]
 80070f4:	b29a      	uxth	r2, r3
 80070f6:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80070fa:	b29b      	uxth	r3, r3
 80070fc:	029b      	lsls	r3, r3, #10
 80070fe:	b29b      	uxth	r3, r3
 8007100:	4313      	orrs	r3, r2
 8007102:	b29b      	uxth	r3, r3
 8007104:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007108:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800710c:	b29a      	uxth	r2, r3
 800710e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007110:	801a      	strh	r2, [r3, #0]
 8007112:	e024      	b.n	800715e <USB_EPStartXfer+0x318>
 8007114:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007118:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	785b      	ldrb	r3, [r3, #1]
 8007120:	2b01      	cmp	r3, #1
 8007122:	d11c      	bne.n	800715e <USB_EPStartXfer+0x318>
 8007124:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007128:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007132:	b29b      	uxth	r3, r3
 8007134:	461a      	mov	r2, r3
 8007136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007138:	4413      	add	r3, r2
 800713a:	633b      	str	r3, [r7, #48]	@ 0x30
 800713c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007140:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	781b      	ldrb	r3, [r3, #0]
 8007148:	011a      	lsls	r2, r3, #4
 800714a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800714c:	4413      	add	r3, r2
 800714e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007152:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007158:	b29a      	uxth	r2, r3
 800715a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800715c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800715e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007162:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	895b      	ldrh	r3, [r3, #10]
 800716a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800716e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007172:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	6959      	ldr	r1, [r3, #20]
 800717a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800717e:	b29b      	uxth	r3, r3
 8007180:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007184:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007188:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800718c:	6800      	ldr	r0, [r0, #0]
 800718e:	f001 fb3a 	bl	8008806 <USB_WritePMA>
            ep->xfer_buff += len;
 8007192:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007196:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	695a      	ldr	r2, [r3, #20]
 800719e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071a2:	441a      	add	r2, r3
 80071a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80071b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	6a1a      	ldr	r2, [r3, #32]
 80071bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	691b      	ldr	r3, [r3, #16]
 80071c8:	429a      	cmp	r2, r3
 80071ca:	d90f      	bls.n	80071ec <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80071cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	6a1a      	ldr	r2, [r3, #32]
 80071d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071dc:	1ad2      	subs	r2, r2, r3
 80071de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	621a      	str	r2, [r3, #32]
 80071ea:	e00e      	b.n	800720a <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80071ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	6a1b      	ldr	r3, [r3, #32]
 80071f8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80071fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007200:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	2200      	movs	r2, #0
 8007208:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800720a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800720e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	785b      	ldrb	r3, [r3, #1]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d177      	bne.n	800730a <USB_EPStartXfer+0x4c4>
 800721a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800721e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	61bb      	str	r3, [r7, #24]
 8007226:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800722a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007234:	b29b      	uxth	r3, r3
 8007236:	461a      	mov	r2, r3
 8007238:	69bb      	ldr	r3, [r7, #24]
 800723a:	4413      	add	r3, r2
 800723c:	61bb      	str	r3, [r7, #24]
 800723e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007242:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	781b      	ldrb	r3, [r3, #0]
 800724a:	011a      	lsls	r2, r3, #4
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	4413      	add	r3, r2
 8007250:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007254:	617b      	str	r3, [r7, #20]
 8007256:	697b      	ldr	r3, [r7, #20]
 8007258:	881b      	ldrh	r3, [r3, #0]
 800725a:	b29b      	uxth	r3, r3
 800725c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007260:	b29a      	uxth	r2, r3
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	801a      	strh	r2, [r3, #0]
 8007266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800726a:	2b00      	cmp	r3, #0
 800726c:	d10a      	bne.n	8007284 <USB_EPStartXfer+0x43e>
 800726e:	697b      	ldr	r3, [r7, #20]
 8007270:	881b      	ldrh	r3, [r3, #0]
 8007272:	b29b      	uxth	r3, r3
 8007274:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007278:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800727c:	b29a      	uxth	r2, r3
 800727e:	697b      	ldr	r3, [r7, #20]
 8007280:	801a      	strh	r2, [r3, #0]
 8007282:	e06d      	b.n	8007360 <USB_EPStartXfer+0x51a>
 8007284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007288:	2b3e      	cmp	r3, #62	@ 0x3e
 800728a:	d81c      	bhi.n	80072c6 <USB_EPStartXfer+0x480>
 800728c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007290:	085b      	lsrs	r3, r3, #1
 8007292:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007296:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800729a:	f003 0301 	and.w	r3, r3, #1
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d004      	beq.n	80072ac <USB_EPStartXfer+0x466>
 80072a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072a6:	3301      	adds	r3, #1
 80072a8:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80072ac:	697b      	ldr	r3, [r7, #20]
 80072ae:	881b      	ldrh	r3, [r3, #0]
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	029b      	lsls	r3, r3, #10
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	4313      	orrs	r3, r2
 80072be:	b29a      	uxth	r2, r3
 80072c0:	697b      	ldr	r3, [r7, #20]
 80072c2:	801a      	strh	r2, [r3, #0]
 80072c4:	e04c      	b.n	8007360 <USB_EPStartXfer+0x51a>
 80072c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072ca:	095b      	lsrs	r3, r3, #5
 80072cc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80072d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d4:	f003 031f 	and.w	r3, r3, #31
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d104      	bne.n	80072e6 <USB_EPStartXfer+0x4a0>
 80072dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072e0:	3b01      	subs	r3, #1
 80072e2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	881b      	ldrh	r3, [r3, #0]
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80072f0:	b29b      	uxth	r3, r3
 80072f2:	029b      	lsls	r3, r3, #10
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	4313      	orrs	r3, r2
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007302:	b29a      	uxth	r2, r3
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	801a      	strh	r2, [r3, #0]
 8007308:	e02a      	b.n	8007360 <USB_EPStartXfer+0x51a>
 800730a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800730e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	785b      	ldrb	r3, [r3, #1]
 8007316:	2b01      	cmp	r3, #1
 8007318:	d122      	bne.n	8007360 <USB_EPStartXfer+0x51a>
 800731a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800731e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	623b      	str	r3, [r7, #32]
 8007326:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800732a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007334:	b29b      	uxth	r3, r3
 8007336:	461a      	mov	r2, r3
 8007338:	6a3b      	ldr	r3, [r7, #32]
 800733a:	4413      	add	r3, r2
 800733c:	623b      	str	r3, [r7, #32]
 800733e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007342:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	011a      	lsls	r2, r3, #4
 800734c:	6a3b      	ldr	r3, [r7, #32]
 800734e:	4413      	add	r3, r2
 8007350:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007354:	61fb      	str	r3, [r7, #28]
 8007356:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800735a:	b29a      	uxth	r2, r3
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007360:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007364:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	891b      	ldrh	r3, [r3, #8]
 800736c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007370:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007374:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	6959      	ldr	r1, [r3, #20]
 800737c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007380:	b29b      	uxth	r3, r3
 8007382:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007386:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800738a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800738e:	6800      	ldr	r0, [r0, #0]
 8007390:	f001 fa39 	bl	8008806 <USB_WritePMA>
 8007394:	e3ee      	b.n	8007b74 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007396:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800739a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	785b      	ldrb	r3, [r3, #1]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d177      	bne.n	8007496 <USB_EPStartXfer+0x650>
 80073a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	461a      	mov	r2, r3
 80073c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073c6:	4413      	add	r3, r2
 80073c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80073ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	011a      	lsls	r2, r3, #4
 80073d8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073da:	4413      	add	r3, r2
 80073dc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80073e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80073e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073e4:	881b      	ldrh	r3, [r3, #0]
 80073e6:	b29b      	uxth	r3, r3
 80073e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073ec:	b29a      	uxth	r2, r3
 80073ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073f0:	801a      	strh	r2, [r3, #0]
 80073f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10a      	bne.n	8007410 <USB_EPStartXfer+0x5ca>
 80073fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073fc:	881b      	ldrh	r3, [r3, #0]
 80073fe:	b29b      	uxth	r3, r3
 8007400:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007404:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007408:	b29a      	uxth	r2, r3
 800740a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800740c:	801a      	strh	r2, [r3, #0]
 800740e:	e06d      	b.n	80074ec <USB_EPStartXfer+0x6a6>
 8007410:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007414:	2b3e      	cmp	r3, #62	@ 0x3e
 8007416:	d81c      	bhi.n	8007452 <USB_EPStartXfer+0x60c>
 8007418:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800741c:	085b      	lsrs	r3, r3, #1
 800741e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007422:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007426:	f003 0301 	and.w	r3, r3, #1
 800742a:	2b00      	cmp	r3, #0
 800742c:	d004      	beq.n	8007438 <USB_EPStartXfer+0x5f2>
 800742e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007432:	3301      	adds	r3, #1
 8007434:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800743a:	881b      	ldrh	r3, [r3, #0]
 800743c:	b29a      	uxth	r2, r3
 800743e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007442:	b29b      	uxth	r3, r3
 8007444:	029b      	lsls	r3, r3, #10
 8007446:	b29b      	uxth	r3, r3
 8007448:	4313      	orrs	r3, r2
 800744a:	b29a      	uxth	r2, r3
 800744c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800744e:	801a      	strh	r2, [r3, #0]
 8007450:	e04c      	b.n	80074ec <USB_EPStartXfer+0x6a6>
 8007452:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007456:	095b      	lsrs	r3, r3, #5
 8007458:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800745c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007460:	f003 031f 	and.w	r3, r3, #31
 8007464:	2b00      	cmp	r3, #0
 8007466:	d104      	bne.n	8007472 <USB_EPStartXfer+0x62c>
 8007468:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800746c:	3b01      	subs	r3, #1
 800746e:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007472:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007474:	881b      	ldrh	r3, [r3, #0]
 8007476:	b29a      	uxth	r2, r3
 8007478:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800747c:	b29b      	uxth	r3, r3
 800747e:	029b      	lsls	r3, r3, #10
 8007480:	b29b      	uxth	r3, r3
 8007482:	4313      	orrs	r3, r2
 8007484:	b29b      	uxth	r3, r3
 8007486:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800748a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800748e:	b29a      	uxth	r2, r3
 8007490:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007492:	801a      	strh	r2, [r3, #0]
 8007494:	e02a      	b.n	80074ec <USB_EPStartXfer+0x6a6>
 8007496:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800749a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	785b      	ldrb	r3, [r3, #1]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d122      	bne.n	80074ec <USB_EPStartXfer+0x6a6>
 80074a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80074b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	461a      	mov	r2, r3
 80074c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074c6:	4413      	add	r3, r2
 80074c8:	653b      	str	r3, [r7, #80]	@ 0x50
 80074ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	781b      	ldrb	r3, [r3, #0]
 80074d6:	011a      	lsls	r2, r3, #4
 80074d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80074da:	4413      	add	r3, r2
 80074dc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80074e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80074ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	891b      	ldrh	r3, [r3, #8]
 80074f8:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80074fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007500:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	6959      	ldr	r1, [r3, #20]
 8007508:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800750c:	b29b      	uxth	r3, r3
 800750e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007512:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007516:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800751a:	6800      	ldr	r0, [r0, #0]
 800751c:	f001 f973 	bl	8008806 <USB_WritePMA>
            ep->xfer_buff += len;
 8007520:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007524:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	695a      	ldr	r2, [r3, #20]
 800752c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007530:	441a      	add	r2, r3
 8007532:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007536:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800753e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007542:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	6a1a      	ldr	r2, [r3, #32]
 800754a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800754e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	691b      	ldr	r3, [r3, #16]
 8007556:	429a      	cmp	r2, r3
 8007558:	d90f      	bls.n	800757a <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800755a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800755e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	6a1a      	ldr	r2, [r3, #32]
 8007566:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800756a:	1ad2      	subs	r2, r2, r3
 800756c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007570:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	621a      	str	r2, [r3, #32]
 8007578:	e00e      	b.n	8007598 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800757a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800757e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	6a1b      	ldr	r3, [r3, #32]
 8007586:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800758a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800758e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	2200      	movs	r2, #0
 8007596:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007598:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800759c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80075a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	785b      	ldrb	r3, [r3, #1]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d177      	bne.n	80076a4 <USB_EPStartXfer+0x85e>
 80075b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075c0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075c4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075ce:	b29b      	uxth	r3, r3
 80075d0:	461a      	mov	r2, r3
 80075d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075d4:	4413      	add	r3, r2
 80075d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80075d8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	781b      	ldrb	r3, [r3, #0]
 80075e4:	011a      	lsls	r2, r3, #4
 80075e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075e8:	4413      	add	r3, r2
 80075ea:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80075ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80075f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075f2:	881b      	ldrh	r3, [r3, #0]
 80075f4:	b29b      	uxth	r3, r3
 80075f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075fa:	b29a      	uxth	r2, r3
 80075fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075fe:	801a      	strh	r2, [r3, #0]
 8007600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007604:	2b00      	cmp	r3, #0
 8007606:	d10a      	bne.n	800761e <USB_EPStartXfer+0x7d8>
 8007608:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800760a:	881b      	ldrh	r3, [r3, #0]
 800760c:	b29b      	uxth	r3, r3
 800760e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007612:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007616:	b29a      	uxth	r2, r3
 8007618:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800761a:	801a      	strh	r2, [r3, #0]
 800761c:	e067      	b.n	80076ee <USB_EPStartXfer+0x8a8>
 800761e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007622:	2b3e      	cmp	r3, #62	@ 0x3e
 8007624:	d81c      	bhi.n	8007660 <USB_EPStartXfer+0x81a>
 8007626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800762a:	085b      	lsrs	r3, r3, #1
 800762c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007630:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007634:	f003 0301 	and.w	r3, r3, #1
 8007638:	2b00      	cmp	r3, #0
 800763a:	d004      	beq.n	8007646 <USB_EPStartXfer+0x800>
 800763c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007640:	3301      	adds	r3, #1
 8007642:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007648:	881b      	ldrh	r3, [r3, #0]
 800764a:	b29a      	uxth	r2, r3
 800764c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007650:	b29b      	uxth	r3, r3
 8007652:	029b      	lsls	r3, r3, #10
 8007654:	b29b      	uxth	r3, r3
 8007656:	4313      	orrs	r3, r2
 8007658:	b29a      	uxth	r2, r3
 800765a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800765c:	801a      	strh	r2, [r3, #0]
 800765e:	e046      	b.n	80076ee <USB_EPStartXfer+0x8a8>
 8007660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007664:	095b      	lsrs	r3, r3, #5
 8007666:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800766a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800766e:	f003 031f 	and.w	r3, r3, #31
 8007672:	2b00      	cmp	r3, #0
 8007674:	d104      	bne.n	8007680 <USB_EPStartXfer+0x83a>
 8007676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800767a:	3b01      	subs	r3, #1
 800767c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007680:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007682:	881b      	ldrh	r3, [r3, #0]
 8007684:	b29a      	uxth	r2, r3
 8007686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800768a:	b29b      	uxth	r3, r3
 800768c:	029b      	lsls	r3, r3, #10
 800768e:	b29b      	uxth	r3, r3
 8007690:	4313      	orrs	r3, r2
 8007692:	b29b      	uxth	r3, r3
 8007694:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007698:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800769c:	b29a      	uxth	r2, r3
 800769e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076a0:	801a      	strh	r2, [r3, #0]
 80076a2:	e024      	b.n	80076ee <USB_EPStartXfer+0x8a8>
 80076a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	785b      	ldrb	r3, [r3, #1]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d11c      	bne.n	80076ee <USB_EPStartXfer+0x8a8>
 80076b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076b8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	461a      	mov	r2, r3
 80076c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076c8:	4413      	add	r3, r2
 80076ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80076cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	011a      	lsls	r2, r3, #4
 80076da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80076dc:	4413      	add	r3, r2
 80076de:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80076e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80076e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076e8:	b29a      	uxth	r2, r3
 80076ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076ec:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80076ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	895b      	ldrh	r3, [r3, #10]
 80076fa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007702:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	6959      	ldr	r1, [r3, #20]
 800770a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800770e:	b29b      	uxth	r3, r3
 8007710:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007714:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007718:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800771c:	6800      	ldr	r0, [r0, #0]
 800771e:	f001 f872 	bl	8008806 <USB_WritePMA>
 8007722:	e227      	b.n	8007b74 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007724:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007728:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6a1b      	ldr	r3, [r3, #32]
 8007730:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007734:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007738:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800773c:	681a      	ldr	r2, [r3, #0]
 800773e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007742:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	009b      	lsls	r3, r3, #2
 800774c:	4413      	add	r3, r2
 800774e:	881b      	ldrh	r3, [r3, #0]
 8007750:	b29b      	uxth	r3, r3
 8007752:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8007756:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800775a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800775e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007762:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007766:	681a      	ldr	r2, [r3, #0]
 8007768:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800776c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	441a      	add	r2, r3
 8007778:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800777c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007780:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007784:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007788:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800778c:	b29b      	uxth	r3, r3
 800778e:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007790:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007794:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800779c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077aa:	b29b      	uxth	r3, r3
 80077ac:	461a      	mov	r2, r3
 80077ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077b0:	4413      	add	r3, r2
 80077b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80077b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	011a      	lsls	r2, r3, #4
 80077c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80077c4:	4413      	add	r3, r2
 80077c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80077ca:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077d0:	b29a      	uxth	r2, r3
 80077d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80077d4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80077d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	891b      	ldrh	r3, [r3, #8]
 80077e2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80077e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	6959      	ldr	r1, [r3, #20]
 80077f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80077fc:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007800:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007804:	6800      	ldr	r0, [r0, #0]
 8007806:	f000 fffe 	bl	8008806 <USB_WritePMA>
 800780a:	e1b3      	b.n	8007b74 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800780c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007810:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	6a1a      	ldr	r2, [r3, #32]
 8007818:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800781c:	1ad2      	subs	r2, r2, r3
 800781e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007822:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800782a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800782e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007832:	681a      	ldr	r2, [r3, #0]
 8007834:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007838:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	781b      	ldrb	r3, [r3, #0]
 8007840:	009b      	lsls	r3, r3, #2
 8007842:	4413      	add	r3, r2
 8007844:	881b      	ldrh	r3, [r3, #0]
 8007846:	b29b      	uxth	r3, r3
 8007848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800784c:	2b00      	cmp	r3, #0
 800784e:	f000 80c6 	beq.w	80079de <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007852:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007856:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	673b      	str	r3, [r7, #112]	@ 0x70
 800785e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007862:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	785b      	ldrb	r3, [r3, #1]
 800786a:	2b00      	cmp	r3, #0
 800786c:	d177      	bne.n	800795e <USB_EPStartXfer+0xb18>
 800786e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007872:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	66bb      	str	r3, [r7, #104]	@ 0x68
 800787a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800787e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007888:	b29b      	uxth	r3, r3
 800788a:	461a      	mov	r2, r3
 800788c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800788e:	4413      	add	r3, r2
 8007890:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007892:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007896:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	781b      	ldrb	r3, [r3, #0]
 800789e:	011a      	lsls	r2, r3, #4
 80078a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078a2:	4413      	add	r3, r2
 80078a4:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80078a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80078aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078ac:	881b      	ldrh	r3, [r3, #0]
 80078ae:	b29b      	uxth	r3, r3
 80078b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078b4:	b29a      	uxth	r2, r3
 80078b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078b8:	801a      	strh	r2, [r3, #0]
 80078ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d10a      	bne.n	80078d8 <USB_EPStartXfer+0xa92>
 80078c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078c4:	881b      	ldrh	r3, [r3, #0]
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078cc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078d0:	b29a      	uxth	r2, r3
 80078d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078d4:	801a      	strh	r2, [r3, #0]
 80078d6:	e067      	b.n	80079a8 <USB_EPStartXfer+0xb62>
 80078d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80078de:	d81c      	bhi.n	800791a <USB_EPStartXfer+0xad4>
 80078e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078e4:	085b      	lsrs	r3, r3, #1
 80078e6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80078ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078ee:	f003 0301 	and.w	r3, r3, #1
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d004      	beq.n	8007900 <USB_EPStartXfer+0xaba>
 80078f6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80078fa:	3301      	adds	r3, #1
 80078fc:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007900:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007902:	881b      	ldrh	r3, [r3, #0]
 8007904:	b29a      	uxth	r2, r3
 8007906:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800790a:	b29b      	uxth	r3, r3
 800790c:	029b      	lsls	r3, r3, #10
 800790e:	b29b      	uxth	r3, r3
 8007910:	4313      	orrs	r3, r2
 8007912:	b29a      	uxth	r2, r3
 8007914:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007916:	801a      	strh	r2, [r3, #0]
 8007918:	e046      	b.n	80079a8 <USB_EPStartXfer+0xb62>
 800791a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800791e:	095b      	lsrs	r3, r3, #5
 8007920:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007924:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007928:	f003 031f 	and.w	r3, r3, #31
 800792c:	2b00      	cmp	r3, #0
 800792e:	d104      	bne.n	800793a <USB_EPStartXfer+0xaf4>
 8007930:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007934:	3b01      	subs	r3, #1
 8007936:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800793a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800793c:	881b      	ldrh	r3, [r3, #0]
 800793e:	b29a      	uxth	r2, r3
 8007940:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007944:	b29b      	uxth	r3, r3
 8007946:	029b      	lsls	r3, r3, #10
 8007948:	b29b      	uxth	r3, r3
 800794a:	4313      	orrs	r3, r2
 800794c:	b29b      	uxth	r3, r3
 800794e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007952:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007956:	b29a      	uxth	r2, r3
 8007958:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800795a:	801a      	strh	r2, [r3, #0]
 800795c:	e024      	b.n	80079a8 <USB_EPStartXfer+0xb62>
 800795e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007962:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	785b      	ldrb	r3, [r3, #1]
 800796a:	2b01      	cmp	r3, #1
 800796c:	d11c      	bne.n	80079a8 <USB_EPStartXfer+0xb62>
 800796e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007972:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800797c:	b29b      	uxth	r3, r3
 800797e:	461a      	mov	r2, r3
 8007980:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007982:	4413      	add	r3, r2
 8007984:	673b      	str	r3, [r7, #112]	@ 0x70
 8007986:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800798a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	011a      	lsls	r2, r3, #4
 8007994:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007996:	4413      	add	r3, r2
 8007998:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800799c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800799e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079a2:	b29a      	uxth	r2, r3
 80079a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80079a6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80079a8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	895b      	ldrh	r3, [r3, #10]
 80079b4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	6959      	ldr	r1, [r3, #20]
 80079c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079c8:	b29b      	uxth	r3, r3
 80079ca:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80079ce:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80079d2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80079d6:	6800      	ldr	r0, [r0, #0]
 80079d8:	f000 ff15 	bl	8008806 <USB_WritePMA>
 80079dc:	e0ca      	b.n	8007b74 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80079de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	785b      	ldrb	r3, [r3, #1]
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d177      	bne.n	8007ade <USB_EPStartXfer+0xc98>
 80079ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079f2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80079fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007a0e:	4413      	add	r3, r2
 8007a10:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007a12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	781b      	ldrb	r3, [r3, #0]
 8007a1e:	011a      	lsls	r2, r3, #4
 8007a20:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007a22:	4413      	add	r3, r2
 8007a24:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007a28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007a2a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a2c:	881b      	ldrh	r3, [r3, #0]
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a34:	b29a      	uxth	r2, r3
 8007a36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a38:	801a      	strh	r2, [r3, #0]
 8007a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d10a      	bne.n	8007a58 <USB_EPStartXfer+0xc12>
 8007a42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a44:	881b      	ldrh	r3, [r3, #0]
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007a4c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007a50:	b29a      	uxth	r2, r3
 8007a52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a54:	801a      	strh	r2, [r3, #0]
 8007a56:	e073      	b.n	8007b40 <USB_EPStartXfer+0xcfa>
 8007a58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a5c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007a5e:	d81c      	bhi.n	8007a9a <USB_EPStartXfer+0xc54>
 8007a60:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a64:	085b      	lsrs	r3, r3, #1
 8007a66:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d004      	beq.n	8007a80 <USB_EPStartXfer+0xc3a>
 8007a76:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007a80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a82:	881b      	ldrh	r3, [r3, #0]
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007a8a:	b29b      	uxth	r3, r3
 8007a8c:	029b      	lsls	r3, r3, #10
 8007a8e:	b29b      	uxth	r3, r3
 8007a90:	4313      	orrs	r3, r2
 8007a92:	b29a      	uxth	r2, r3
 8007a94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a96:	801a      	strh	r2, [r3, #0]
 8007a98:	e052      	b.n	8007b40 <USB_EPStartXfer+0xcfa>
 8007a9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a9e:	095b      	lsrs	r3, r3, #5
 8007aa0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007aa4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aa8:	f003 031f 	and.w	r3, r3, #31
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d104      	bne.n	8007aba <USB_EPStartXfer+0xc74>
 8007ab0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007ab4:	3b01      	subs	r3, #1
 8007ab6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007aba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007abc:	881b      	ldrh	r3, [r3, #0]
 8007abe:	b29a      	uxth	r2, r3
 8007ac0:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	029b      	lsls	r3, r3, #10
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	4313      	orrs	r3, r2
 8007acc:	b29b      	uxth	r3, r3
 8007ace:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ad2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ad6:	b29a      	uxth	r2, r3
 8007ad8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ada:	801a      	strh	r2, [r3, #0]
 8007adc:	e030      	b.n	8007b40 <USB_EPStartXfer+0xcfa>
 8007ade:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ae2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	785b      	ldrb	r3, [r3, #1]
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d128      	bne.n	8007b40 <USB_EPStartXfer+0xcfa>
 8007aee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007af2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007afc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b0a:	b29b      	uxth	r3, r3
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b12:	4413      	add	r3, r2
 8007b14:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	011a      	lsls	r2, r3, #4
 8007b26:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007b2a:	4413      	add	r3, r2
 8007b2c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007b30:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007b34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b38:	b29a      	uxth	r2, r3
 8007b3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007b3e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007b40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	891b      	ldrh	r3, [r3, #8]
 8007b4c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b50:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b54:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	6959      	ldr	r1, [r3, #20]
 8007b5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007b66:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007b6a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007b6e:	6800      	ldr	r0, [r0, #0]
 8007b70:	f000 fe49 	bl	8008806 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007b74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b78:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b7c:	681a      	ldr	r2, [r3, #0]
 8007b7e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b82:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	781b      	ldrb	r3, [r3, #0]
 8007b8a:	009b      	lsls	r3, r3, #2
 8007b8c:	4413      	add	r3, r2
 8007b8e:	881b      	ldrh	r3, [r3, #0]
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007b96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b9a:	817b      	strh	r3, [r7, #10]
 8007b9c:	897b      	ldrh	r3, [r7, #10]
 8007b9e:	f083 0310 	eor.w	r3, r3, #16
 8007ba2:	817b      	strh	r3, [r7, #10]
 8007ba4:	897b      	ldrh	r3, [r7, #10]
 8007ba6:	f083 0320 	eor.w	r3, r3, #32
 8007baa:	817b      	strh	r3, [r7, #10]
 8007bac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bb0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	781b      	ldrb	r3, [r3, #0]
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	441a      	add	r2, r3
 8007bc6:	897b      	ldrh	r3, [r7, #10]
 8007bc8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007bcc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007bd0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007bd8:	b29b      	uxth	r3, r3
 8007bda:	8013      	strh	r3, [r2, #0]
 8007bdc:	f000 bcdf 	b.w	800859e <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007be0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007be4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	7b1b      	ldrb	r3, [r3, #12]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f040 80bc 	bne.w	8007d6a <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007bf2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bf6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	699a      	ldr	r2, [r3, #24]
 8007bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c02:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	691b      	ldr	r3, [r3, #16]
 8007c0a:	429a      	cmp	r2, r3
 8007c0c:	d917      	bls.n	8007c3e <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007c0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c12:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	691b      	ldr	r3, [r3, #16]
 8007c1a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007c1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	699a      	ldr	r2, [r3, #24]
 8007c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c2e:	1ad2      	subs	r2, r2, r3
 8007c30:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c34:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	619a      	str	r2, [r3, #24]
 8007c3c:	e00e      	b.n	8007c5c <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007c3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007c4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	2200      	movs	r2, #0
 8007c5a:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007c5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007c80:	4413      	add	r3, r2
 8007c82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	781b      	ldrb	r3, [r3, #0]
 8007c92:	011a      	lsls	r2, r3, #4
 8007c94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007c98:	4413      	add	r3, r2
 8007c9a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007c9e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007ca2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ca6:	881b      	ldrh	r3, [r3, #0]
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007cae:	b29a      	uxth	r2, r3
 8007cb0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007cb4:	801a      	strh	r2, [r3, #0]
 8007cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d10d      	bne.n	8007cda <USB_EPStartXfer+0xe94>
 8007cbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007cc2:	881b      	ldrh	r3, [r3, #0]
 8007cc4:	b29b      	uxth	r3, r3
 8007cc6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cce:	b29a      	uxth	r2, r3
 8007cd0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007cd4:	801a      	strh	r2, [r3, #0]
 8007cd6:	f000 bc28 	b.w	800852a <USB_EPStartXfer+0x16e4>
 8007cda:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8007ce0:	d81f      	bhi.n	8007d22 <USB_EPStartXfer+0xedc>
 8007ce2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ce6:	085b      	lsrs	r3, r3, #1
 8007ce8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007cec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cf0:	f003 0301 	and.w	r3, r3, #1
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d004      	beq.n	8007d02 <USB_EPStartXfer+0xebc>
 8007cf8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007d02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d06:	881b      	ldrh	r3, [r3, #0]
 8007d08:	b29a      	uxth	r2, r3
 8007d0a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	029b      	lsls	r3, r3, #10
 8007d12:	b29b      	uxth	r3, r3
 8007d14:	4313      	orrs	r3, r2
 8007d16:	b29a      	uxth	r2, r3
 8007d18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d1c:	801a      	strh	r2, [r3, #0]
 8007d1e:	f000 bc04 	b.w	800852a <USB_EPStartXfer+0x16e4>
 8007d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d26:	095b      	lsrs	r3, r3, #5
 8007d28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007d2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d30:	f003 031f 	and.w	r3, r3, #31
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d104      	bne.n	8007d42 <USB_EPStartXfer+0xefc>
 8007d38:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007d3c:	3b01      	subs	r3, #1
 8007d3e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007d42:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d46:	881b      	ldrh	r3, [r3, #0]
 8007d48:	b29a      	uxth	r2, r3
 8007d4a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	029b      	lsls	r3, r3, #10
 8007d52:	b29b      	uxth	r3, r3
 8007d54:	4313      	orrs	r3, r2
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d60:	b29a      	uxth	r2, r3
 8007d62:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007d66:	801a      	strh	r2, [r3, #0]
 8007d68:	e3df      	b.n	800852a <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007d6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	78db      	ldrb	r3, [r3, #3]
 8007d76:	2b02      	cmp	r3, #2
 8007d78:	f040 8218 	bne.w	80081ac <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007d7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	785b      	ldrb	r3, [r3, #1]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f040 809d 	bne.w	8007ec8 <USB_EPStartXfer+0x1082>
 8007d8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d92:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007d9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007da0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007daa:	b29b      	uxth	r3, r3
 8007dac:	461a      	mov	r2, r3
 8007dae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007db2:	4413      	add	r3, r2
 8007db4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007db8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dbc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	781b      	ldrb	r3, [r3, #0]
 8007dc4:	011a      	lsls	r2, r3, #4
 8007dc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007dca:	4413      	add	r3, r2
 8007dcc:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007dd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007dd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007dd8:	881b      	ldrh	r3, [r3, #0]
 8007dda:	b29b      	uxth	r3, r3
 8007ddc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007de0:	b29a      	uxth	r2, r3
 8007de2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007de6:	801a      	strh	r2, [r3, #0]
 8007de8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	691b      	ldr	r3, [r3, #16]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d10c      	bne.n	8007e12 <USB_EPStartXfer+0xfcc>
 8007df8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007dfc:	881b      	ldrh	r3, [r3, #0]
 8007dfe:	b29b      	uxth	r3, r3
 8007e00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007e0e:	801a      	strh	r2, [r3, #0]
 8007e10:	e08f      	b.n	8007f32 <USB_EPStartXfer+0x10ec>
 8007e12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e20:	d826      	bhi.n	8007e70 <USB_EPStartXfer+0x102a>
 8007e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	085b      	lsrs	r3, r3, #1
 8007e30:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	691b      	ldr	r3, [r3, #16]
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d004      	beq.n	8007e52 <USB_EPStartXfer+0x100c>
 8007e48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e4c:	3301      	adds	r3, #1
 8007e4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007e52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007e56:	881b      	ldrh	r3, [r3, #0]
 8007e58:	b29a      	uxth	r2, r3
 8007e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e5e:	b29b      	uxth	r3, r3
 8007e60:	029b      	lsls	r3, r3, #10
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	4313      	orrs	r3, r2
 8007e66:	b29a      	uxth	r2, r3
 8007e68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007e6c:	801a      	strh	r2, [r3, #0]
 8007e6e:	e060      	b.n	8007f32 <USB_EPStartXfer+0x10ec>
 8007e70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	095b      	lsrs	r3, r3, #5
 8007e7e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007e82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	f003 031f 	and.w	r3, r3, #31
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d104      	bne.n	8007ea0 <USB_EPStartXfer+0x105a>
 8007e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007e9a:	3b01      	subs	r3, #1
 8007e9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007ea0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ea4:	881b      	ldrh	r3, [r3, #0]
 8007ea6:	b29a      	uxth	r2, r3
 8007ea8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007eac:	b29b      	uxth	r3, r3
 8007eae:	029b      	lsls	r3, r3, #10
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eba:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ebe:	b29a      	uxth	r2, r3
 8007ec0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ec4:	801a      	strh	r2, [r3, #0]
 8007ec6:	e034      	b.n	8007f32 <USB_EPStartXfer+0x10ec>
 8007ec8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ecc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	785b      	ldrb	r3, [r3, #1]
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d12c      	bne.n	8007f32 <USB_EPStartXfer+0x10ec>
 8007ed8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007edc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007ee6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	461a      	mov	r2, r3
 8007ef8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007efc:	4413      	add	r3, r2
 8007efe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007f02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	781b      	ldrb	r3, [r3, #0]
 8007f0e:	011a      	lsls	r2, r3, #4
 8007f10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007f14:	4413      	add	r3, r2
 8007f16:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007f1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007f1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f22:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	b29a      	uxth	r2, r3
 8007f2c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007f30:	801a      	strh	r2, [r3, #0]
 8007f32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f36:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007f40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f44:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	785b      	ldrb	r3, [r3, #1]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	f040 809d 	bne.w	800808c <USB_EPStartXfer+0x1246>
 8007f52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f64:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	461a      	mov	r2, r3
 8007f72:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f76:	4413      	add	r3, r2
 8007f78:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f7c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f80:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	781b      	ldrb	r3, [r3, #0]
 8007f88:	011a      	lsls	r2, r3, #4
 8007f8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007f8e:	4413      	add	r3, r2
 8007f90:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007f94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007f9c:	881b      	ldrh	r3, [r3, #0]
 8007f9e:	b29b      	uxth	r3, r3
 8007fa0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007faa:	801a      	strh	r2, [r3, #0]
 8007fac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	691b      	ldr	r3, [r3, #16]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d10c      	bne.n	8007fd6 <USB_EPStartXfer+0x1190>
 8007fbc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007fc0:	881b      	ldrh	r3, [r3, #0]
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fcc:	b29a      	uxth	r2, r3
 8007fce:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007fd2:	801a      	strh	r2, [r3, #0]
 8007fd4:	e088      	b.n	80080e8 <USB_EPStartXfer+0x12a2>
 8007fd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	2b3e      	cmp	r3, #62	@ 0x3e
 8007fe4:	d826      	bhi.n	8008034 <USB_EPStartXfer+0x11ee>
 8007fe6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	691b      	ldr	r3, [r3, #16]
 8007ff2:	085b      	lsrs	r3, r3, #1
 8007ff4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ff8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ffc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	691b      	ldr	r3, [r3, #16]
 8008004:	f003 0301 	and.w	r3, r3, #1
 8008008:	2b00      	cmp	r3, #0
 800800a:	d004      	beq.n	8008016 <USB_EPStartXfer+0x11d0>
 800800c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008010:	3301      	adds	r3, #1
 8008012:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008016:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800801a:	881b      	ldrh	r3, [r3, #0]
 800801c:	b29a      	uxth	r2, r3
 800801e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008022:	b29b      	uxth	r3, r3
 8008024:	029b      	lsls	r3, r3, #10
 8008026:	b29b      	uxth	r3, r3
 8008028:	4313      	orrs	r3, r2
 800802a:	b29a      	uxth	r2, r3
 800802c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008030:	801a      	strh	r2, [r3, #0]
 8008032:	e059      	b.n	80080e8 <USB_EPStartXfer+0x12a2>
 8008034:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008038:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	691b      	ldr	r3, [r3, #16]
 8008040:	095b      	lsrs	r3, r3, #5
 8008042:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008046:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800804a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	f003 031f 	and.w	r3, r3, #31
 8008056:	2b00      	cmp	r3, #0
 8008058:	d104      	bne.n	8008064 <USB_EPStartXfer+0x121e>
 800805a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800805e:	3b01      	subs	r3, #1
 8008060:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008064:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008068:	881b      	ldrh	r3, [r3, #0]
 800806a:	b29a      	uxth	r2, r3
 800806c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008070:	b29b      	uxth	r3, r3
 8008072:	029b      	lsls	r3, r3, #10
 8008074:	b29b      	uxth	r3, r3
 8008076:	4313      	orrs	r3, r2
 8008078:	b29b      	uxth	r3, r3
 800807a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800807e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008082:	b29a      	uxth	r2, r3
 8008084:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008088:	801a      	strh	r2, [r3, #0]
 800808a:	e02d      	b.n	80080e8 <USB_EPStartXfer+0x12a2>
 800808c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008090:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	785b      	ldrb	r3, [r3, #1]
 8008098:	2b01      	cmp	r3, #1
 800809a:	d125      	bne.n	80080e8 <USB_EPStartXfer+0x12a2>
 800809c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	461a      	mov	r2, r3
 80080ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80080b2:	4413      	add	r3, r2
 80080b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80080b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	011a      	lsls	r2, r3, #4
 80080c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80080ca:	4413      	add	r3, r2
 80080cc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80080d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80080d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	b29a      	uxth	r2, r3
 80080e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80080e6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80080e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	69db      	ldr	r3, [r3, #28]
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	f000 8218 	beq.w	800852a <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80080fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008108:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	781b      	ldrb	r3, [r3, #0]
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	4413      	add	r3, r2
 8008114:	881b      	ldrh	r3, [r3, #0]
 8008116:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800811a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800811e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <USB_EPStartXfer+0x12ec>
 8008126:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800812a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800812e:	2b00      	cmp	r3, #0
 8008130:	d10d      	bne.n	800814e <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008132:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008136:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800813a:	2b00      	cmp	r3, #0
 800813c:	f040 81f5 	bne.w	800852a <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008140:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008148:	2b00      	cmp	r3, #0
 800814a:	f040 81ee 	bne.w	800852a <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800814e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008152:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800815c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	4413      	add	r3, r2
 8008168:	881b      	ldrh	r3, [r3, #0]
 800816a:	b29b      	uxth	r3, r3
 800816c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008170:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008174:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8008178:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800817c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008180:	681a      	ldr	r2, [r3, #0]
 8008182:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008186:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	441a      	add	r2, r3
 8008192:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800819a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800819e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80081a2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	8013      	strh	r3, [r2, #0]
 80081aa:	e1be      	b.n	800852a <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80081ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	78db      	ldrb	r3, [r3, #3]
 80081b8:	2b01      	cmp	r3, #1
 80081ba:	f040 81b4 	bne.w	8008526 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80081be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	699a      	ldr	r2, [r3, #24]
 80081ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	429a      	cmp	r2, r3
 80081d8:	d917      	bls.n	800820a <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 80081da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80081ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	699a      	ldr	r2, [r3, #24]
 80081f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081fa:	1ad2      	subs	r2, r2, r3
 80081fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008200:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	619a      	str	r2, [r3, #24]
 8008208:	e00e      	b.n	8008228 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 800820a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800820e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	699b      	ldr	r3, [r3, #24]
 8008216:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800821a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800821e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2200      	movs	r2, #0
 8008226:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008228:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800822c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	785b      	ldrb	r3, [r3, #1]
 8008234:	2b00      	cmp	r3, #0
 8008236:	f040 8085 	bne.w	8008344 <USB_EPStartXfer+0x14fe>
 800823a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800823e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008248:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800824c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008256:	b29b      	uxth	r3, r3
 8008258:	461a      	mov	r2, r3
 800825a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800825e:	4413      	add	r3, r2
 8008260:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008264:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008268:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	011a      	lsls	r2, r3, #4
 8008272:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008276:	4413      	add	r3, r2
 8008278:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800827c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008280:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008284:	881b      	ldrh	r3, [r3, #0]
 8008286:	b29b      	uxth	r3, r3
 8008288:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800828c:	b29a      	uxth	r2, r3
 800828e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008292:	801a      	strh	r2, [r3, #0]
 8008294:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008298:	2b00      	cmp	r3, #0
 800829a:	d10c      	bne.n	80082b6 <USB_EPStartXfer+0x1470>
 800829c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80082a0:	881b      	ldrh	r3, [r3, #0]
 80082a2:	b29b      	uxth	r3, r3
 80082a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082ac:	b29a      	uxth	r2, r3
 80082ae:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80082b2:	801a      	strh	r2, [r3, #0]
 80082b4:	e077      	b.n	80083a6 <USB_EPStartXfer+0x1560>
 80082b6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082ba:	2b3e      	cmp	r3, #62	@ 0x3e
 80082bc:	d81e      	bhi.n	80082fc <USB_EPStartXfer+0x14b6>
 80082be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082c2:	085b      	lsrs	r3, r3, #1
 80082c4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80082c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082cc:	f003 0301 	and.w	r3, r3, #1
 80082d0:	2b00      	cmp	r3, #0
 80082d2:	d004      	beq.n	80082de <USB_EPStartXfer+0x1498>
 80082d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082d8:	3301      	adds	r3, #1
 80082da:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80082de:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80082e2:	881b      	ldrh	r3, [r3, #0]
 80082e4:	b29a      	uxth	r2, r3
 80082e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082ea:	b29b      	uxth	r3, r3
 80082ec:	029b      	lsls	r3, r3, #10
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	4313      	orrs	r3, r2
 80082f2:	b29a      	uxth	r2, r3
 80082f4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80082f8:	801a      	strh	r2, [r3, #0]
 80082fa:	e054      	b.n	80083a6 <USB_EPStartXfer+0x1560>
 80082fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008300:	095b      	lsrs	r3, r3, #5
 8008302:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008306:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800830a:	f003 031f 	and.w	r3, r3, #31
 800830e:	2b00      	cmp	r3, #0
 8008310:	d104      	bne.n	800831c <USB_EPStartXfer+0x14d6>
 8008312:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008316:	3b01      	subs	r3, #1
 8008318:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800831c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008320:	881b      	ldrh	r3, [r3, #0]
 8008322:	b29a      	uxth	r2, r3
 8008324:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008328:	b29b      	uxth	r3, r3
 800832a:	029b      	lsls	r3, r3, #10
 800832c:	b29b      	uxth	r3, r3
 800832e:	4313      	orrs	r3, r2
 8008330:	b29b      	uxth	r3, r3
 8008332:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008336:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800833a:	b29a      	uxth	r2, r3
 800833c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008340:	801a      	strh	r2, [r3, #0]
 8008342:	e030      	b.n	80083a6 <USB_EPStartXfer+0x1560>
 8008344:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008348:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	785b      	ldrb	r3, [r3, #1]
 8008350:	2b01      	cmp	r3, #1
 8008352:	d128      	bne.n	80083a6 <USB_EPStartXfer+0x1560>
 8008354:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008358:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008362:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008366:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008370:	b29b      	uxth	r3, r3
 8008372:	461a      	mov	r2, r3
 8008374:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008378:	4413      	add	r3, r2
 800837a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800837e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008382:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	781b      	ldrb	r3, [r3, #0]
 800838a:	011a      	lsls	r2, r3, #4
 800838c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008390:	4413      	add	r3, r2
 8008392:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008396:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800839a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800839e:	b29a      	uxth	r2, r3
 80083a0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80083a4:	801a      	strh	r2, [r3, #0]
 80083a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80083b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	785b      	ldrb	r3, [r3, #1]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	f040 8085 	bne.w	80084d0 <USB_EPStartXfer+0x168a>
 80083c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80083d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083e2:	b29b      	uxth	r3, r3
 80083e4:	461a      	mov	r2, r3
 80083e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80083ea:	4413      	add	r3, r2
 80083ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80083f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	781b      	ldrb	r3, [r3, #0]
 80083fc:	011a      	lsls	r2, r3, #4
 80083fe:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008402:	4413      	add	r3, r2
 8008404:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008408:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800840c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008410:	881b      	ldrh	r3, [r3, #0]
 8008412:	b29b      	uxth	r3, r3
 8008414:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008418:	b29a      	uxth	r2, r3
 800841a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800841e:	801a      	strh	r2, [r3, #0]
 8008420:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008424:	2b00      	cmp	r3, #0
 8008426:	d10c      	bne.n	8008442 <USB_EPStartXfer+0x15fc>
 8008428:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800842c:	881b      	ldrh	r3, [r3, #0]
 800842e:	b29b      	uxth	r3, r3
 8008430:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008434:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008438:	b29a      	uxth	r2, r3
 800843a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800843e:	801a      	strh	r2, [r3, #0]
 8008440:	e073      	b.n	800852a <USB_EPStartXfer+0x16e4>
 8008442:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008446:	2b3e      	cmp	r3, #62	@ 0x3e
 8008448:	d81e      	bhi.n	8008488 <USB_EPStartXfer+0x1642>
 800844a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800844e:	085b      	lsrs	r3, r3, #1
 8008450:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008458:	f003 0301 	and.w	r3, r3, #1
 800845c:	2b00      	cmp	r3, #0
 800845e:	d004      	beq.n	800846a <USB_EPStartXfer+0x1624>
 8008460:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008464:	3301      	adds	r3, #1
 8008466:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800846a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800846e:	881b      	ldrh	r3, [r3, #0]
 8008470:	b29a      	uxth	r2, r3
 8008472:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008476:	b29b      	uxth	r3, r3
 8008478:	029b      	lsls	r3, r3, #10
 800847a:	b29b      	uxth	r3, r3
 800847c:	4313      	orrs	r3, r2
 800847e:	b29a      	uxth	r2, r3
 8008480:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008484:	801a      	strh	r2, [r3, #0]
 8008486:	e050      	b.n	800852a <USB_EPStartXfer+0x16e4>
 8008488:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800848c:	095b      	lsrs	r3, r3, #5
 800848e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008492:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008496:	f003 031f 	and.w	r3, r3, #31
 800849a:	2b00      	cmp	r3, #0
 800849c:	d104      	bne.n	80084a8 <USB_EPStartXfer+0x1662>
 800849e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084a2:	3b01      	subs	r3, #1
 80084a4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80084a8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80084ac:	881b      	ldrh	r3, [r3, #0]
 80084ae:	b29a      	uxth	r2, r3
 80084b0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	029b      	lsls	r3, r3, #10
 80084b8:	b29b      	uxth	r3, r3
 80084ba:	4313      	orrs	r3, r2
 80084bc:	b29b      	uxth	r3, r3
 80084be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084c6:	b29a      	uxth	r2, r3
 80084c8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80084cc:	801a      	strh	r2, [r3, #0]
 80084ce:	e02c      	b.n	800852a <USB_EPStartXfer+0x16e4>
 80084d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	785b      	ldrb	r3, [r3, #1]
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d124      	bne.n	800852a <USB_EPStartXfer+0x16e4>
 80084e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80084e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	461a      	mov	r2, r3
 80084f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80084f6:	4413      	add	r3, r2
 80084f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80084fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008500:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	781b      	ldrb	r3, [r3, #0]
 8008508:	011a      	lsls	r2, r3, #4
 800850a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800850e:	4413      	add	r3, r2
 8008510:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008514:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800851c:	b29a      	uxth	r2, r3
 800851e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008522:	801a      	strh	r2, [r3, #0]
 8008524:	e001      	b.n	800852a <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 8008526:	2301      	movs	r3, #1
 8008528:	e03a      	b.n	80085a0 <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800852a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800852e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008532:	681a      	ldr	r2, [r3, #0]
 8008534:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008538:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	781b      	ldrb	r3, [r3, #0]
 8008540:	009b      	lsls	r3, r3, #2
 8008542:	4413      	add	r3, r2
 8008544:	881b      	ldrh	r3, [r3, #0]
 8008546:	b29b      	uxth	r3, r3
 8008548:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800854c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008550:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008554:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008558:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800855c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008560:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008564:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008568:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800856c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008570:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008574:	681a      	ldr	r2, [r3, #0]
 8008576:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800857a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	009b      	lsls	r3, r3, #2
 8008584:	441a      	add	r2, r3
 8008586:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800858a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800858e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008592:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800859a:	b29b      	uxth	r3, r3
 800859c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800859e:	2300      	movs	r3, #0
}
 80085a0:	4618      	mov	r0, r3
 80085a2:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80085a6:	46bd      	mov	sp, r7
 80085a8:	bd80      	pop	{r7, pc}

080085aa <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80085aa:	b480      	push	{r7}
 80085ac:	b085      	sub	sp, #20
 80085ae:	af00      	add	r7, sp, #0
 80085b0:	6078      	str	r0, [r7, #4]
 80085b2:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	785b      	ldrb	r3, [r3, #1]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d020      	beq.n	80085fe <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	781b      	ldrb	r3, [r3, #0]
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	4413      	add	r3, r2
 80085c6:	881b      	ldrh	r3, [r3, #0]
 80085c8:	b29b      	uxth	r3, r3
 80085ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80085ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80085d2:	81bb      	strh	r3, [r7, #12]
 80085d4:	89bb      	ldrh	r3, [r7, #12]
 80085d6:	f083 0310 	eor.w	r3, r3, #16
 80085da:	81bb      	strh	r3, [r7, #12]
 80085dc:	687a      	ldr	r2, [r7, #4]
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	781b      	ldrb	r3, [r3, #0]
 80085e2:	009b      	lsls	r3, r3, #2
 80085e4:	441a      	add	r2, r3
 80085e6:	89bb      	ldrh	r3, [r7, #12]
 80085e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80085f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	8013      	strh	r3, [r2, #0]
 80085fc:	e01f      	b.n	800863e <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	4413      	add	r3, r2
 8008608:	881b      	ldrh	r3, [r3, #0]
 800860a:	b29b      	uxth	r3, r3
 800860c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008610:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008614:	81fb      	strh	r3, [r7, #14]
 8008616:	89fb      	ldrh	r3, [r7, #14]
 8008618:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800861c:	81fb      	strh	r3, [r7, #14]
 800861e:	687a      	ldr	r2, [r7, #4]
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	441a      	add	r2, r3
 8008628:	89fb      	ldrh	r3, [r7, #14]
 800862a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800862e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008632:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800863a:	b29b      	uxth	r3, r3
 800863c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3714      	adds	r7, #20
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr

0800864c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800864c:	b480      	push	{r7}
 800864e:	b087      	sub	sp, #28
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	7b1b      	ldrb	r3, [r3, #12]
 800865a:	2b00      	cmp	r3, #0
 800865c:	f040 809d 	bne.w	800879a <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	785b      	ldrb	r3, [r3, #1]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d04c      	beq.n	8008702 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008668:	687a      	ldr	r2, [r7, #4]
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	009b      	lsls	r3, r3, #2
 8008670:	4413      	add	r3, r2
 8008672:	881b      	ldrh	r3, [r3, #0]
 8008674:	823b      	strh	r3, [r7, #16]
 8008676:	8a3b      	ldrh	r3, [r7, #16]
 8008678:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800867c:	2b00      	cmp	r3, #0
 800867e:	d01b      	beq.n	80086b8 <USB_EPClearStall+0x6c>
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	683b      	ldr	r3, [r7, #0]
 8008684:	781b      	ldrb	r3, [r3, #0]
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	4413      	add	r3, r2
 800868a:	881b      	ldrh	r3, [r3, #0]
 800868c:	b29b      	uxth	r3, r3
 800868e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008692:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008696:	81fb      	strh	r3, [r7, #14]
 8008698:	687a      	ldr	r2, [r7, #4]
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	009b      	lsls	r3, r3, #2
 80086a0:	441a      	add	r2, r3
 80086a2:	89fb      	ldrh	r3, [r7, #14]
 80086a4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086a8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086b0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	78db      	ldrb	r3, [r3, #3]
 80086bc:	2b01      	cmp	r3, #1
 80086be:	d06c      	beq.n	800879a <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	781b      	ldrb	r3, [r3, #0]
 80086c6:	009b      	lsls	r3, r3, #2
 80086c8:	4413      	add	r3, r2
 80086ca:	881b      	ldrh	r3, [r3, #0]
 80086cc:	b29b      	uxth	r3, r3
 80086ce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80086d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086d6:	81bb      	strh	r3, [r7, #12]
 80086d8:	89bb      	ldrh	r3, [r7, #12]
 80086da:	f083 0320 	eor.w	r3, r3, #32
 80086de:	81bb      	strh	r3, [r7, #12]
 80086e0:	687a      	ldr	r2, [r7, #4]
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	781b      	ldrb	r3, [r3, #0]
 80086e6:	009b      	lsls	r3, r3, #2
 80086e8:	441a      	add	r2, r3
 80086ea:	89bb      	ldrh	r3, [r7, #12]
 80086ec:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80086f0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80086f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80086f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80086fc:	b29b      	uxth	r3, r3
 80086fe:	8013      	strh	r3, [r2, #0]
 8008700:	e04b      	b.n	800879a <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	781b      	ldrb	r3, [r3, #0]
 8008708:	009b      	lsls	r3, r3, #2
 800870a:	4413      	add	r3, r2
 800870c:	881b      	ldrh	r3, [r3, #0]
 800870e:	82fb      	strh	r3, [r7, #22]
 8008710:	8afb      	ldrh	r3, [r7, #22]
 8008712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008716:	2b00      	cmp	r3, #0
 8008718:	d01b      	beq.n	8008752 <USB_EPClearStall+0x106>
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	781b      	ldrb	r3, [r3, #0]
 8008720:	009b      	lsls	r3, r3, #2
 8008722:	4413      	add	r3, r2
 8008724:	881b      	ldrh	r3, [r3, #0]
 8008726:	b29b      	uxth	r3, r3
 8008728:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800872c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008730:	82bb      	strh	r3, [r7, #20]
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	781b      	ldrb	r3, [r3, #0]
 8008738:	009b      	lsls	r3, r3, #2
 800873a:	441a      	add	r2, r3
 800873c:	8abb      	ldrh	r3, [r7, #20]
 800873e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008742:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008746:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800874a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800874e:	b29b      	uxth	r3, r3
 8008750:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008752:	687a      	ldr	r2, [r7, #4]
 8008754:	683b      	ldr	r3, [r7, #0]
 8008756:	781b      	ldrb	r3, [r3, #0]
 8008758:	009b      	lsls	r3, r3, #2
 800875a:	4413      	add	r3, r2
 800875c:	881b      	ldrh	r3, [r3, #0]
 800875e:	b29b      	uxth	r3, r3
 8008760:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008764:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008768:	827b      	strh	r3, [r7, #18]
 800876a:	8a7b      	ldrh	r3, [r7, #18]
 800876c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008770:	827b      	strh	r3, [r7, #18]
 8008772:	8a7b      	ldrh	r3, [r7, #18]
 8008774:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008778:	827b      	strh	r3, [r7, #18]
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	781b      	ldrb	r3, [r3, #0]
 8008780:	009b      	lsls	r3, r3, #2
 8008782:	441a      	add	r2, r3
 8008784:	8a7b      	ldrh	r3, [r7, #18]
 8008786:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800878a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800878e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008792:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008796:	b29b      	uxth	r3, r3
 8008798:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800879a:	2300      	movs	r3, #0
}
 800879c:	4618      	mov	r0, r3
 800879e:	371c      	adds	r7, #28
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80087a8:	b480      	push	{r7}
 80087aa:	b083      	sub	sp, #12
 80087ac:	af00      	add	r7, sp, #0
 80087ae:	6078      	str	r0, [r7, #4]
 80087b0:	460b      	mov	r3, r1
 80087b2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80087b4:	78fb      	ldrb	r3, [r7, #3]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d103      	bne.n	80087c2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2280      	movs	r2, #128	@ 0x80
 80087be:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80087c2:	2300      	movs	r3, #0
}
 80087c4:	4618      	mov	r0, r3
 80087c6:	370c      	adds	r7, #12
 80087c8:	46bd      	mov	sp, r7
 80087ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ce:	4770      	bx	lr

080087d0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80087d8:	2300      	movs	r3, #0
}
 80087da:	4618      	mov	r0, r3
 80087dc:	370c      	adds	r7, #12
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr

080087e6 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80087e6:	b480      	push	{r7}
 80087e8:	b085      	sub	sp, #20
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80087f4:	b29b      	uxth	r3, r3
 80087f6:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80087f8:	68fb      	ldr	r3, [r7, #12]
}
 80087fa:	4618      	mov	r0, r3
 80087fc:	3714      	adds	r7, #20
 80087fe:	46bd      	mov	sp, r7
 8008800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008804:	4770      	bx	lr

08008806 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008806:	b480      	push	{r7}
 8008808:	b08b      	sub	sp, #44	@ 0x2c
 800880a:	af00      	add	r7, sp, #0
 800880c:	60f8      	str	r0, [r7, #12]
 800880e:	60b9      	str	r1, [r7, #8]
 8008810:	4611      	mov	r1, r2
 8008812:	461a      	mov	r2, r3
 8008814:	460b      	mov	r3, r1
 8008816:	80fb      	strh	r3, [r7, #6]
 8008818:	4613      	mov	r3, r2
 800881a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800881c:	88bb      	ldrh	r3, [r7, #4]
 800881e:	3301      	adds	r3, #1
 8008820:	085b      	lsrs	r3, r3, #1
 8008822:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800882c:	88fb      	ldrh	r3, [r7, #6]
 800882e:	005a      	lsls	r2, r3, #1
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	4413      	add	r3, r2
 8008834:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008838:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	627b      	str	r3, [r7, #36]	@ 0x24
 800883e:	e01f      	b.n	8008880 <USB_WritePMA+0x7a>
  {
    WrVal = pBuf[0];
 8008840:	69fb      	ldr	r3, [r7, #28]
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008846:	69fb      	ldr	r3, [r7, #28]
 8008848:	3301      	adds	r3, #1
 800884a:	781b      	ldrb	r3, [r3, #0]
 800884c:	b21b      	sxth	r3, r3
 800884e:	021b      	lsls	r3, r3, #8
 8008850:	b21a      	sxth	r2, r3
 8008852:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008856:	4313      	orrs	r3, r2
 8008858:	b21b      	sxth	r3, r3
 800885a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800885c:	6a3b      	ldr	r3, [r7, #32]
 800885e:	8a7a      	ldrh	r2, [r7, #18]
 8008860:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008862:	6a3b      	ldr	r3, [r7, #32]
 8008864:	3302      	adds	r3, #2
 8008866:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008868:	6a3b      	ldr	r3, [r7, #32]
 800886a:	3302      	adds	r3, #2
 800886c:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800886e:	69fb      	ldr	r3, [r7, #28]
 8008870:	3301      	adds	r3, #1
 8008872:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008874:	69fb      	ldr	r3, [r7, #28]
 8008876:	3301      	adds	r3, #1
 8008878:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800887a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800887c:	3b01      	subs	r3, #1
 800887e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008882:	2b00      	cmp	r3, #0
 8008884:	d1dc      	bne.n	8008840 <USB_WritePMA+0x3a>
  }
}
 8008886:	bf00      	nop
 8008888:	bf00      	nop
 800888a:	372c      	adds	r7, #44	@ 0x2c
 800888c:	46bd      	mov	sp, r7
 800888e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008892:	4770      	bx	lr

08008894 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008894:	b480      	push	{r7}
 8008896:	b08b      	sub	sp, #44	@ 0x2c
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	4611      	mov	r1, r2
 80088a0:	461a      	mov	r2, r3
 80088a2:	460b      	mov	r3, r1
 80088a4:	80fb      	strh	r3, [r7, #6]
 80088a6:	4613      	mov	r3, r2
 80088a8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 80088aa:	88bb      	ldrh	r3, [r7, #4]
 80088ac:	085b      	lsrs	r3, r3, #1
 80088ae:	b29b      	uxth	r3, r3
 80088b0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80088b6:	68bb      	ldr	r3, [r7, #8]
 80088b8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80088ba:	88fb      	ldrh	r3, [r7, #6]
 80088bc:	005a      	lsls	r2, r3, #1
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	4413      	add	r3, r2
 80088c2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80088c6:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80088c8:	69bb      	ldr	r3, [r7, #24]
 80088ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80088cc:	e01b      	b.n	8008906 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80088ce:	6a3b      	ldr	r3, [r7, #32]
 80088d0:	881b      	ldrh	r3, [r3, #0]
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80088d6:	6a3b      	ldr	r3, [r7, #32]
 80088d8:	3302      	adds	r3, #2
 80088da:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	b2da      	uxtb	r2, r3
 80088e0:	69fb      	ldr	r3, [r7, #28]
 80088e2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80088e4:	69fb      	ldr	r3, [r7, #28]
 80088e6:	3301      	adds	r3, #1
 80088e8:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	0a1b      	lsrs	r3, r3, #8
 80088ee:	b2da      	uxtb	r2, r3
 80088f0:	69fb      	ldr	r3, [r7, #28]
 80088f2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	3301      	adds	r3, #1
 80088f8:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80088fa:	6a3b      	ldr	r3, [r7, #32]
 80088fc:	3302      	adds	r3, #2
 80088fe:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 8008900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008902:	3b01      	subs	r3, #1
 8008904:	627b      	str	r3, [r7, #36]	@ 0x24
 8008906:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008908:	2b00      	cmp	r3, #0
 800890a:	d1e0      	bne.n	80088ce <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800890c:	88bb      	ldrh	r3, [r7, #4]
 800890e:	f003 0301 	and.w	r3, r3, #1
 8008912:	b29b      	uxth	r3, r3
 8008914:	2b00      	cmp	r3, #0
 8008916:	d007      	beq.n	8008928 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 8008918:	6a3b      	ldr	r3, [r7, #32]
 800891a:	881b      	ldrh	r3, [r3, #0]
 800891c:	b29b      	uxth	r3, r3
 800891e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008920:	693b      	ldr	r3, [r7, #16]
 8008922:	b2da      	uxtb	r2, r3
 8008924:	69fb      	ldr	r3, [r7, #28]
 8008926:	701a      	strb	r2, [r3, #0]
  }
}
 8008928:	bf00      	nop
 800892a:	372c      	adds	r7, #44	@ 0x2c
 800892c:	46bd      	mov	sp, r7
 800892e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008932:	4770      	bx	lr

08008934 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008934:	b580      	push	{r7, lr}
 8008936:	b084      	sub	sp, #16
 8008938:	af00      	add	r7, sp, #0
 800893a:	6078      	str	r0, [r7, #4]
 800893c:	460b      	mov	r3, r1
 800893e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008940:	2300      	movs	r3, #0
 8008942:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	7c1b      	ldrb	r3, [r3, #16]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d115      	bne.n	8008978 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800894c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008950:	2202      	movs	r2, #2
 8008952:	2181      	movs	r1, #129	@ 0x81
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f001 fea2 	bl	800a69e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2201      	movs	r2, #1
 800895e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008960:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008964:	2202      	movs	r2, #2
 8008966:	2101      	movs	r1, #1
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	f001 fe98 	bl	800a69e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2201      	movs	r2, #1
 8008972:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8008976:	e012      	b.n	800899e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008978:	2340      	movs	r3, #64	@ 0x40
 800897a:	2202      	movs	r2, #2
 800897c:	2181      	movs	r1, #129	@ 0x81
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f001 fe8d 	bl	800a69e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800898a:	2340      	movs	r3, #64	@ 0x40
 800898c:	2202      	movs	r2, #2
 800898e:	2101      	movs	r1, #1
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f001 fe84 	bl	800a69e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	2201      	movs	r2, #1
 800899a:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800899e:	2308      	movs	r3, #8
 80089a0:	2203      	movs	r2, #3
 80089a2:	2182      	movs	r1, #130	@ 0x82
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f001 fe7a 	bl	800a69e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	2201      	movs	r2, #1
 80089ae:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80089b0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80089b4:	f001 ff9a 	bl	800a8ec <USBD_static_malloc>
 80089b8:	4602      	mov	r2, r0
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d102      	bne.n	80089d0 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80089ca:	2301      	movs	r3, #1
 80089cc:	73fb      	strb	r3, [r7, #15]
 80089ce:	e026      	b.n	8008a1e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089d6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80089e2:	68bb      	ldr	r3, [r7, #8]
 80089e4:	2200      	movs	r2, #0
 80089e6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	2200      	movs	r2, #0
 80089ee:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	7c1b      	ldrb	r3, [r3, #16]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d109      	bne.n	8008a0e <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80089fa:	68bb      	ldr	r3, [r7, #8]
 80089fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008a00:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008a04:	2101      	movs	r1, #1
 8008a06:	6878      	ldr	r0, [r7, #4]
 8008a08:	f001 ff3a 	bl	800a880 <USBD_LL_PrepareReceive>
 8008a0c:	e007      	b.n	8008a1e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008a0e:	68bb      	ldr	r3, [r7, #8]
 8008a10:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008a14:	2340      	movs	r3, #64	@ 0x40
 8008a16:	2101      	movs	r1, #1
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f001 ff31 	bl	800a880 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008a1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3710      	adds	r7, #16
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
 8008a30:	460b      	mov	r3, r1
 8008a32:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008a34:	2300      	movs	r3, #0
 8008a36:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008a38:	2181      	movs	r1, #129	@ 0x81
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f001 fe55 	bl	800a6ea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2200      	movs	r2, #0
 8008a44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008a46:	2101      	movs	r1, #1
 8008a48:	6878      	ldr	r0, [r7, #4]
 8008a4a:	f001 fe4e 	bl	800a6ea <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	2200      	movs	r2, #0
 8008a52:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008a56:	2182      	movs	r1, #130	@ 0x82
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f001 fe46 	bl	800a6ea <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2200      	movs	r2, #0
 8008a62:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d00e      	beq.n	8008a8c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f001 ff42 	bl	800a908 <USBD_static_free>
    pdev->pClassData = NULL;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8008a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3710      	adds	r7, #16
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b086      	sub	sp, #24
 8008a9a:	af00      	add	r7, sp, #0
 8008a9c:	6078      	str	r0, [r7, #4]
 8008a9e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008aa6:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008aac:	2300      	movs	r3, #0
 8008aae:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ab4:	683b      	ldr	r3, [r7, #0]
 8008ab6:	781b      	ldrb	r3, [r3, #0]
 8008ab8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d039      	beq.n	8008b34 <USBD_CDC_Setup+0x9e>
 8008ac0:	2b20      	cmp	r3, #32
 8008ac2:	d17f      	bne.n	8008bc4 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	88db      	ldrh	r3, [r3, #6]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d029      	beq.n	8008b20 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	781b      	ldrb	r3, [r3, #0]
 8008ad0:	b25b      	sxtb	r3, r3
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	da11      	bge.n	8008afa <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008adc:	689b      	ldr	r3, [r3, #8]
 8008ade:	683a      	ldr	r2, [r7, #0]
 8008ae0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008ae2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008ae4:	683a      	ldr	r2, [r7, #0]
 8008ae6:	88d2      	ldrh	r2, [r2, #6]
 8008ae8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008aea:	6939      	ldr	r1, [r7, #16]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	88db      	ldrh	r3, [r3, #6]
 8008af0:	461a      	mov	r2, r3
 8008af2:	6878      	ldr	r0, [r7, #4]
 8008af4:	f001 f9e0 	bl	8009eb8 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008af8:	e06b      	b.n	8008bd2 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008afa:	683b      	ldr	r3, [r7, #0]
 8008afc:	785a      	ldrb	r2, [r3, #1]
 8008afe:	693b      	ldr	r3, [r7, #16]
 8008b00:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	88db      	ldrh	r3, [r3, #6]
 8008b08:	b2da      	uxtb	r2, r3
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008b10:	6939      	ldr	r1, [r7, #16]
 8008b12:	683b      	ldr	r3, [r7, #0]
 8008b14:	88db      	ldrh	r3, [r3, #6]
 8008b16:	461a      	mov	r2, r3
 8008b18:	6878      	ldr	r0, [r7, #4]
 8008b1a:	f001 f9fb 	bl	8009f14 <USBD_CtlPrepareRx>
      break;
 8008b1e:	e058      	b.n	8008bd2 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b26:	689b      	ldr	r3, [r3, #8]
 8008b28:	683a      	ldr	r2, [r7, #0]
 8008b2a:	7850      	ldrb	r0, [r2, #1]
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	6839      	ldr	r1, [r7, #0]
 8008b30:	4798      	blx	r3
      break;
 8008b32:	e04e      	b.n	8008bd2 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	785b      	ldrb	r3, [r3, #1]
 8008b38:	2b0b      	cmp	r3, #11
 8008b3a:	d02e      	beq.n	8008b9a <USBD_CDC_Setup+0x104>
 8008b3c:	2b0b      	cmp	r3, #11
 8008b3e:	dc38      	bgt.n	8008bb2 <USBD_CDC_Setup+0x11c>
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d002      	beq.n	8008b4a <USBD_CDC_Setup+0xb4>
 8008b44:	2b0a      	cmp	r3, #10
 8008b46:	d014      	beq.n	8008b72 <USBD_CDC_Setup+0xdc>
 8008b48:	e033      	b.n	8008bb2 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b50:	2b03      	cmp	r3, #3
 8008b52:	d107      	bne.n	8008b64 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008b54:	f107 030c 	add.w	r3, r7, #12
 8008b58:	2202      	movs	r2, #2
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f001 f9ab 	bl	8009eb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b62:	e02e      	b.n	8008bc2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008b64:	6839      	ldr	r1, [r7, #0]
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f001 f93b 	bl	8009de2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	75fb      	strb	r3, [r7, #23]
          break;
 8008b70:	e027      	b.n	8008bc2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b78:	2b03      	cmp	r3, #3
 8008b7a:	d107      	bne.n	8008b8c <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008b7c:	f107 030f 	add.w	r3, r7, #15
 8008b80:	2201      	movs	r2, #1
 8008b82:	4619      	mov	r1, r3
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f001 f997 	bl	8009eb8 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008b8a:	e01a      	b.n	8008bc2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008b8c:	6839      	ldr	r1, [r7, #0]
 8008b8e:	6878      	ldr	r0, [r7, #4]
 8008b90:	f001 f927 	bl	8009de2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008b94:	2302      	movs	r3, #2
 8008b96:	75fb      	strb	r3, [r7, #23]
          break;
 8008b98:	e013      	b.n	8008bc2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ba0:	2b03      	cmp	r3, #3
 8008ba2:	d00d      	beq.n	8008bc0 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008ba4:	6839      	ldr	r1, [r7, #0]
 8008ba6:	6878      	ldr	r0, [r7, #4]
 8008ba8:	f001 f91b 	bl	8009de2 <USBD_CtlError>
            ret = USBD_FAIL;
 8008bac:	2302      	movs	r3, #2
 8008bae:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008bb0:	e006      	b.n	8008bc0 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008bb2:	6839      	ldr	r1, [r7, #0]
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f001 f914 	bl	8009de2 <USBD_CtlError>
          ret = USBD_FAIL;
 8008bba:	2302      	movs	r3, #2
 8008bbc:	75fb      	strb	r3, [r7, #23]
          break;
 8008bbe:	e000      	b.n	8008bc2 <USBD_CDC_Setup+0x12c>
          break;
 8008bc0:	bf00      	nop
      }
      break;
 8008bc2:	e006      	b.n	8008bd2 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008bc4:	6839      	ldr	r1, [r7, #0]
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f001 f90b 	bl	8009de2 <USBD_CtlError>
      ret = USBD_FAIL;
 8008bcc:	2302      	movs	r3, #2
 8008bce:	75fb      	strb	r3, [r7, #23]
      break;
 8008bd0:	bf00      	nop
  }

  return ret;
 8008bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3718      	adds	r7, #24
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}

08008bdc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	460b      	mov	r3, r1
 8008be6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bee:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008bf6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d03a      	beq.n	8008c78 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008c02:	78fa      	ldrb	r2, [r7, #3]
 8008c04:	6879      	ldr	r1, [r7, #4]
 8008c06:	4613      	mov	r3, r2
 8008c08:	009b      	lsls	r3, r3, #2
 8008c0a:	4413      	add	r3, r2
 8008c0c:	009b      	lsls	r3, r3, #2
 8008c0e:	440b      	add	r3, r1
 8008c10:	331c      	adds	r3, #28
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d029      	beq.n	8008c6c <USBD_CDC_DataIn+0x90>
 8008c18:	78fa      	ldrb	r2, [r7, #3]
 8008c1a:	6879      	ldr	r1, [r7, #4]
 8008c1c:	4613      	mov	r3, r2
 8008c1e:	009b      	lsls	r3, r3, #2
 8008c20:	4413      	add	r3, r2
 8008c22:	009b      	lsls	r3, r3, #2
 8008c24:	440b      	add	r3, r1
 8008c26:	331c      	adds	r3, #28
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	78f9      	ldrb	r1, [r7, #3]
 8008c2c:	68b8      	ldr	r0, [r7, #8]
 8008c2e:	460b      	mov	r3, r1
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	440b      	add	r3, r1
 8008c34:	00db      	lsls	r3, r3, #3
 8008c36:	4403      	add	r3, r0
 8008c38:	3320      	adds	r3, #32
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	fbb2 f1f3 	udiv	r1, r2, r3
 8008c40:	fb01 f303 	mul.w	r3, r1, r3
 8008c44:	1ad3      	subs	r3, r2, r3
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d110      	bne.n	8008c6c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008c4a:	78fa      	ldrb	r2, [r7, #3]
 8008c4c:	6879      	ldr	r1, [r7, #4]
 8008c4e:	4613      	mov	r3, r2
 8008c50:	009b      	lsls	r3, r3, #2
 8008c52:	4413      	add	r3, r2
 8008c54:	009b      	lsls	r3, r3, #2
 8008c56:	440b      	add	r3, r1
 8008c58:	331c      	adds	r3, #28
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008c5e:	78f9      	ldrb	r1, [r7, #3]
 8008c60:	2300      	movs	r3, #0
 8008c62:	2200      	movs	r2, #0
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	f001 fde8 	bl	800a83a <USBD_LL_Transmit>
 8008c6a:	e003      	b.n	8008c74 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	2200      	movs	r2, #0
 8008c70:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8008c74:	2300      	movs	r3, #0
 8008c76:	e000      	b.n	8008c7a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008c78:	2302      	movs	r3, #2
  }
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	3710      	adds	r7, #16
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	bd80      	pop	{r7, pc}

08008c82 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008c82:	b580      	push	{r7, lr}
 8008c84:	b084      	sub	sp, #16
 8008c86:	af00      	add	r7, sp, #0
 8008c88:	6078      	str	r0, [r7, #4]
 8008c8a:	460b      	mov	r3, r1
 8008c8c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c94:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008c96:	78fb      	ldrb	r3, [r7, #3]
 8008c98:	4619      	mov	r1, r3
 8008c9a:	6878      	ldr	r0, [r7, #4]
 8008c9c:	f001 fe13 	bl	800a8c6 <USBD_LL_GetRxDataSize>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d00d      	beq.n	8008cce <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cb8:	68db      	ldr	r3, [r3, #12]
 8008cba:	68fa      	ldr	r2, [r7, #12]
 8008cbc:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008cc6:	4611      	mov	r1, r2
 8008cc8:	4798      	blx	r3

    return USBD_OK;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	e000      	b.n	8008cd0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008cce:	2302      	movs	r3, #2
  }
}
 8008cd0:	4618      	mov	r0, r3
 8008cd2:	3710      	adds	r7, #16
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}

08008cd8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b084      	sub	sp, #16
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008ce6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d014      	beq.n	8008d1c <USBD_CDC_EP0_RxReady+0x44>
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008cf8:	2bff      	cmp	r3, #255	@ 0xff
 8008cfa:	d00f      	beq.n	8008d1c <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	68fa      	ldr	r2, [r7, #12]
 8008d06:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008d0a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008d0c:	68fa      	ldr	r2, [r7, #12]
 8008d0e:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008d12:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	22ff      	movs	r2, #255	@ 0xff
 8008d18:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8008d1c:	2300      	movs	r3, #0
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	3710      	adds	r7, #16
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
	...

08008d28 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008d28:	b480      	push	{r7}
 8008d2a:	b083      	sub	sp, #12
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	2243      	movs	r2, #67	@ 0x43
 8008d34:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008d36:	4b03      	ldr	r3, [pc, #12]	@ (8008d44 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr
 8008d44:	20000094 	.word	0x20000094

08008d48 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	2243      	movs	r2, #67	@ 0x43
 8008d54:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008d56:	4b03      	ldr	r3, [pc, #12]	@ (8008d64 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	370c      	adds	r7, #12
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d62:	4770      	bx	lr
 8008d64:	20000050 	.word	0x20000050

08008d68 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008d68:	b480      	push	{r7}
 8008d6a:	b083      	sub	sp, #12
 8008d6c:	af00      	add	r7, sp, #0
 8008d6e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2243      	movs	r2, #67	@ 0x43
 8008d74:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008d76:	4b03      	ldr	r3, [pc, #12]	@ (8008d84 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	370c      	adds	r7, #12
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	200000d8 	.word	0x200000d8

08008d88 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b083      	sub	sp, #12
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	220a      	movs	r2, #10
 8008d94:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008d96:	4b03      	ldr	r3, [pc, #12]	@ (8008da4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	370c      	adds	r7, #12
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr
 8008da4:	2000000c 	.word	0x2000000c

08008da8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008da8:	b480      	push	{r7}
 8008daa:	b085      	sub	sp, #20
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
 8008db0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008db2:	2302      	movs	r3, #2
 8008db4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d005      	beq.n	8008dc8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	683a      	ldr	r2, [r7, #0]
 8008dc0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008dc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3714      	adds	r7, #20
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd4:	4770      	bx	lr

08008dd6 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008dd6:	b480      	push	{r7}
 8008dd8:	b087      	sub	sp, #28
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	60f8      	str	r0, [r7, #12]
 8008dde:	60b9      	str	r1, [r7, #8]
 8008de0:	4613      	mov	r3, r2
 8008de2:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dea:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008dec:	697b      	ldr	r3, [r7, #20]
 8008dee:	68ba      	ldr	r2, [r7, #8]
 8008df0:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008df4:	88fa      	ldrh	r2, [r7, #6]
 8008df6:	697b      	ldr	r3, [r7, #20]
 8008df8:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	371c      	adds	r7, #28
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr

08008e0a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008e0a:	b480      	push	{r7}
 8008e0c:	b085      	sub	sp, #20
 8008e0e:	af00      	add	r7, sp, #0
 8008e10:	6078      	str	r0, [r7, #4]
 8008e12:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e1a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	683a      	ldr	r2, [r7, #0]
 8008e20:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8008e24:	2300      	movs	r3, #0
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	3714      	adds	r7, #20
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008e32:	b580      	push	{r7, lr}
 8008e34:	b084      	sub	sp, #16
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e40:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d017      	beq.n	8008e7c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	7c1b      	ldrb	r3, [r3, #16]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d109      	bne.n	8008e68 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008e5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008e5e:	2101      	movs	r1, #1
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f001 fd0d 	bl	800a880 <USBD_LL_PrepareReceive>
 8008e66:	e007      	b.n	8008e78 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008e6e:	2340      	movs	r3, #64	@ 0x40
 8008e70:	2101      	movs	r1, #1
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f001 fd04 	bl	800a880 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008e78:	2300      	movs	r3, #0
 8008e7a:	e000      	b.n	8008e7e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008e7c:	2302      	movs	r3, #2
  }
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	3710      	adds	r7, #16
 8008e82:	46bd      	mov	sp, r7
 8008e84:	bd80      	pop	{r7, pc}

08008e86 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008e86:	b580      	push	{r7, lr}
 8008e88:	b084      	sub	sp, #16
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	60f8      	str	r0, [r7, #12]
 8008e8e:	60b9      	str	r1, [r7, #8]
 8008e90:	4613      	mov	r3, r2
 8008e92:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d101      	bne.n	8008e9e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008e9a:	2302      	movs	r3, #2
 8008e9c:	e01a      	b.n	8008ed4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d003      	beq.n	8008eb0 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d003      	beq.n	8008ebe <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	68ba      	ldr	r2, [r7, #8]
 8008eba:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	2201      	movs	r2, #1
 8008ec2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	79fa      	ldrb	r2, [r7, #7]
 8008eca:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008ecc:	68f8      	ldr	r0, [r7, #12]
 8008ece:	f001 fb71 	bl	800a5b4 <USBD_LL_Init>

  return USBD_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b085      	sub	sp, #20
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
 8008ee4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d006      	beq.n	8008efe <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	683a      	ldr	r2, [r7, #0]
 8008ef4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	73fb      	strb	r3, [r7, #15]
 8008efc:	e001      	b.n	8008f02 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008efe:	2302      	movs	r3, #2
 8008f00:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3714      	adds	r7, #20
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f0e:	4770      	bx	lr

08008f10 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b082      	sub	sp, #8
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008f18:	6878      	ldr	r0, [r7, #4]
 8008f1a:	f001 fba5 	bl	800a668 <USBD_LL_Start>

  return USBD_OK;
 8008f1e:	2300      	movs	r3, #0
}
 8008f20:	4618      	mov	r0, r3
 8008f22:	3708      	adds	r7, #8
 8008f24:	46bd      	mov	sp, r7
 8008f26:	bd80      	pop	{r7, pc}

08008f28 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b083      	sub	sp, #12
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008f30:	2300      	movs	r3, #0
}
 8008f32:	4618      	mov	r0, r3
 8008f34:	370c      	adds	r7, #12
 8008f36:	46bd      	mov	sp, r7
 8008f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f3c:	4770      	bx	lr

08008f3e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008f3e:	b580      	push	{r7, lr}
 8008f40:	b084      	sub	sp, #16
 8008f42:	af00      	add	r7, sp, #0
 8008f44:	6078      	str	r0, [r7, #4]
 8008f46:	460b      	mov	r3, r1
 8008f48:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008f4a:	2302      	movs	r3, #2
 8008f4c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d00c      	beq.n	8008f72 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	78fa      	ldrb	r2, [r7, #3]
 8008f62:	4611      	mov	r1, r2
 8008f64:	6878      	ldr	r0, [r7, #4]
 8008f66:	4798      	blx	r3
 8008f68:	4603      	mov	r3, r0
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d101      	bne.n	8008f72 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008f72:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	460b      	mov	r3, r1
 8008f86:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	78fa      	ldrb	r2, [r7, #3]
 8008f92:	4611      	mov	r1, r2
 8008f94:	6878      	ldr	r0, [r7, #4]
 8008f96:	4798      	blx	r3

  return USBD_OK;
 8008f98:	2300      	movs	r3, #0
}
 8008f9a:	4618      	mov	r0, r3
 8008f9c:	3708      	adds	r7, #8
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}

08008fa2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008fa2:	b580      	push	{r7, lr}
 8008fa4:	b082      	sub	sp, #8
 8008fa6:	af00      	add	r7, sp, #0
 8008fa8:	6078      	str	r0, [r7, #4]
 8008faa:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008fb2:	6839      	ldr	r1, [r7, #0]
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 feda 	bl	8009d6e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008fc8:	461a      	mov	r2, r3
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008fd6:	f003 031f 	and.w	r3, r3, #31
 8008fda:	2b02      	cmp	r3, #2
 8008fdc:	d016      	beq.n	800900c <USBD_LL_SetupStage+0x6a>
 8008fde:	2b02      	cmp	r3, #2
 8008fe0:	d81c      	bhi.n	800901c <USBD_LL_SetupStage+0x7a>
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d002      	beq.n	8008fec <USBD_LL_SetupStage+0x4a>
 8008fe6:	2b01      	cmp	r3, #1
 8008fe8:	d008      	beq.n	8008ffc <USBD_LL_SetupStage+0x5a>
 8008fea:	e017      	b.n	800901c <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 f9cd 	bl	8009394 <USBD_StdDevReq>
      break;
 8008ffa:	e01a      	b.n	8009032 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009002:	4619      	mov	r1, r3
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 fa2f 	bl	8009468 <USBD_StdItfReq>
      break;
 800900a:	e012      	b.n	8009032 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009012:	4619      	mov	r1, r3
 8009014:	6878      	ldr	r0, [r7, #4]
 8009016:	f000 fa6f 	bl	80094f8 <USBD_StdEPReq>
      break;
 800901a:	e00a      	b.n	8009032 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009022:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009026:	b2db      	uxtb	r3, r3
 8009028:	4619      	mov	r1, r3
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	f001 fb7c 	bl	800a728 <USBD_LL_StallEP>
      break;
 8009030:	bf00      	nop
  }

  return USBD_OK;
 8009032:	2300      	movs	r3, #0
}
 8009034:	4618      	mov	r0, r3
 8009036:	3708      	adds	r7, #8
 8009038:	46bd      	mov	sp, r7
 800903a:	bd80      	pop	{r7, pc}

0800903c <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b086      	sub	sp, #24
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	460b      	mov	r3, r1
 8009046:	607a      	str	r2, [r7, #4]
 8009048:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800904a:	7afb      	ldrb	r3, [r7, #11]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d14b      	bne.n	80090e8 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009056:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800905e:	2b03      	cmp	r3, #3
 8009060:	d134      	bne.n	80090cc <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009062:	697b      	ldr	r3, [r7, #20]
 8009064:	68da      	ldr	r2, [r3, #12]
 8009066:	697b      	ldr	r3, [r7, #20]
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	429a      	cmp	r2, r3
 800906c:	d919      	bls.n	80090a2 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	68da      	ldr	r2, [r3, #12]
 8009072:	697b      	ldr	r3, [r7, #20]
 8009074:	691b      	ldr	r3, [r3, #16]
 8009076:	1ad2      	subs	r2, r2, r3
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	68da      	ldr	r2, [r3, #12]
 8009080:	697b      	ldr	r3, [r7, #20]
 8009082:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009084:	429a      	cmp	r2, r3
 8009086:	d203      	bcs.n	8009090 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800908c:	b29b      	uxth	r3, r3
 800908e:	e002      	b.n	8009096 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009094:	b29b      	uxth	r3, r3
 8009096:	461a      	mov	r2, r3
 8009098:	6879      	ldr	r1, [r7, #4]
 800909a:	68f8      	ldr	r0, [r7, #12]
 800909c:	f000 ff58 	bl	8009f50 <USBD_CtlContinueRx>
 80090a0:	e038      	b.n	8009114 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090a8:	691b      	ldr	r3, [r3, #16]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d00a      	beq.n	80090c4 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80090b4:	2b03      	cmp	r3, #3
 80090b6:	d105      	bne.n	80090c4 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090be:	691b      	ldr	r3, [r3, #16]
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80090c4:	68f8      	ldr	r0, [r7, #12]
 80090c6:	f000 ff55 	bl	8009f74 <USBD_CtlSendStatus>
 80090ca:	e023      	b.n	8009114 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80090d2:	2b05      	cmp	r3, #5
 80090d4:	d11e      	bne.n	8009114 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2200      	movs	r2, #0
 80090da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 80090de:	2100      	movs	r1, #0
 80090e0:	68f8      	ldr	r0, [r7, #12]
 80090e2:	f001 fb21 	bl	800a728 <USBD_LL_StallEP>
 80090e6:	e015      	b.n	8009114 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090ee:	699b      	ldr	r3, [r3, #24]
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d00d      	beq.n	8009110 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80090fa:	2b03      	cmp	r3, #3
 80090fc:	d108      	bne.n	8009110 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009104:	699b      	ldr	r3, [r3, #24]
 8009106:	7afa      	ldrb	r2, [r7, #11]
 8009108:	4611      	mov	r1, r2
 800910a:	68f8      	ldr	r0, [r7, #12]
 800910c:	4798      	blx	r3
 800910e:	e001      	b.n	8009114 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009110:	2302      	movs	r3, #2
 8009112:	e000      	b.n	8009116 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009114:	2300      	movs	r3, #0
}
 8009116:	4618      	mov	r0, r3
 8009118:	3718      	adds	r7, #24
 800911a:	46bd      	mov	sp, r7
 800911c:	bd80      	pop	{r7, pc}

0800911e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800911e:	b580      	push	{r7, lr}
 8009120:	b086      	sub	sp, #24
 8009122:	af00      	add	r7, sp, #0
 8009124:	60f8      	str	r0, [r7, #12]
 8009126:	460b      	mov	r3, r1
 8009128:	607a      	str	r2, [r7, #4]
 800912a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800912c:	7afb      	ldrb	r3, [r7, #11]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d17f      	bne.n	8009232 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	3314      	adds	r3, #20
 8009136:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800913e:	2b02      	cmp	r3, #2
 8009140:	d15c      	bne.n	80091fc <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009142:	697b      	ldr	r3, [r7, #20]
 8009144:	68da      	ldr	r2, [r3, #12]
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	691b      	ldr	r3, [r3, #16]
 800914a:	429a      	cmp	r2, r3
 800914c:	d915      	bls.n	800917a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	68da      	ldr	r2, [r3, #12]
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	1ad2      	subs	r2, r2, r3
 8009158:	697b      	ldr	r3, [r7, #20]
 800915a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	68db      	ldr	r3, [r3, #12]
 8009160:	b29b      	uxth	r3, r3
 8009162:	461a      	mov	r2, r3
 8009164:	6879      	ldr	r1, [r7, #4]
 8009166:	68f8      	ldr	r0, [r7, #12]
 8009168:	f000 fec2 	bl	8009ef0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800916c:	2300      	movs	r3, #0
 800916e:	2200      	movs	r2, #0
 8009170:	2100      	movs	r1, #0
 8009172:	68f8      	ldr	r0, [r7, #12]
 8009174:	f001 fb84 	bl	800a880 <USBD_LL_PrepareReceive>
 8009178:	e04e      	b.n	8009218 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	689b      	ldr	r3, [r3, #8]
 800917e:	697a      	ldr	r2, [r7, #20]
 8009180:	6912      	ldr	r2, [r2, #16]
 8009182:	fbb3 f1f2 	udiv	r1, r3, r2
 8009186:	fb01 f202 	mul.w	r2, r1, r2
 800918a:	1a9b      	subs	r3, r3, r2
 800918c:	2b00      	cmp	r3, #0
 800918e:	d11c      	bne.n	80091ca <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009190:	697b      	ldr	r3, [r7, #20]
 8009192:	689a      	ldr	r2, [r3, #8]
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009198:	429a      	cmp	r2, r3
 800919a:	d316      	bcc.n	80091ca <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	689a      	ldr	r2, [r3, #8]
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80091a6:	429a      	cmp	r2, r3
 80091a8:	d20f      	bcs.n	80091ca <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80091aa:	2200      	movs	r2, #0
 80091ac:	2100      	movs	r1, #0
 80091ae:	68f8      	ldr	r0, [r7, #12]
 80091b0:	f000 fe9e 	bl	8009ef0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80091bc:	2300      	movs	r3, #0
 80091be:	2200      	movs	r2, #0
 80091c0:	2100      	movs	r1, #0
 80091c2:	68f8      	ldr	r0, [r7, #12]
 80091c4:	f001 fb5c 	bl	800a880 <USBD_LL_PrepareReceive>
 80091c8:	e026      	b.n	8009218 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091d0:	68db      	ldr	r3, [r3, #12]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d00a      	beq.n	80091ec <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80091dc:	2b03      	cmp	r3, #3
 80091de:	d105      	bne.n	80091ec <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091e6:	68db      	ldr	r3, [r3, #12]
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80091ec:	2180      	movs	r1, #128	@ 0x80
 80091ee:	68f8      	ldr	r0, [r7, #12]
 80091f0:	f001 fa9a 	bl	800a728 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80091f4:	68f8      	ldr	r0, [r7, #12]
 80091f6:	f000 fed0 	bl	8009f9a <USBD_CtlReceiveStatus>
 80091fa:	e00d      	b.n	8009218 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009202:	2b04      	cmp	r3, #4
 8009204:	d004      	beq.n	8009210 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009206:	68fb      	ldr	r3, [r7, #12]
 8009208:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800920c:	2b00      	cmp	r3, #0
 800920e:	d103      	bne.n	8009218 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009210:	2180      	movs	r1, #128	@ 0x80
 8009212:	68f8      	ldr	r0, [r7, #12]
 8009214:	f001 fa88 	bl	800a728 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800921e:	2b01      	cmp	r3, #1
 8009220:	d11d      	bne.n	800925e <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009222:	68f8      	ldr	r0, [r7, #12]
 8009224:	f7ff fe80 	bl	8008f28 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	2200      	movs	r2, #0
 800922c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009230:	e015      	b.n	800925e <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009238:	695b      	ldr	r3, [r3, #20]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00d      	beq.n	800925a <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009244:	2b03      	cmp	r3, #3
 8009246:	d108      	bne.n	800925a <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800924e:	695b      	ldr	r3, [r3, #20]
 8009250:	7afa      	ldrb	r2, [r7, #11]
 8009252:	4611      	mov	r1, r2
 8009254:	68f8      	ldr	r0, [r7, #12]
 8009256:	4798      	blx	r3
 8009258:	e001      	b.n	800925e <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800925a:	2302      	movs	r3, #2
 800925c:	e000      	b.n	8009260 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800925e:	2300      	movs	r3, #0
}
 8009260:	4618      	mov	r0, r3
 8009262:	3718      	adds	r7, #24
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009270:	2340      	movs	r3, #64	@ 0x40
 8009272:	2200      	movs	r2, #0
 8009274:	2100      	movs	r1, #0
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	f001 fa11 	bl	800a69e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2201      	movs	r2, #1
 8009280:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2240      	movs	r2, #64	@ 0x40
 8009288:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800928c:	2340      	movs	r3, #64	@ 0x40
 800928e:	2200      	movs	r2, #0
 8009290:	2180      	movs	r1, #128	@ 0x80
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f001 fa03 	bl	800a69e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2201      	movs	r2, #1
 800929c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2240      	movs	r2, #64	@ 0x40
 80092a2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2201      	movs	r2, #1
 80092a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2200      	movs	r2, #0
 80092b8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	2200      	movs	r2, #0
 80092be:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d009      	beq.n	80092e0 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092d2:	685b      	ldr	r3, [r3, #4]
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	6852      	ldr	r2, [r2, #4]
 80092d8:	b2d2      	uxtb	r2, r2
 80092da:	4611      	mov	r1, r2
 80092dc:	6878      	ldr	r0, [r7, #4]
 80092de:	4798      	blx	r3
  }

  return USBD_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3708      	adds	r7, #8
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}

080092ea <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80092ea:	b480      	push	{r7}
 80092ec:	b083      	sub	sp, #12
 80092ee:	af00      	add	r7, sp, #0
 80092f0:	6078      	str	r0, [r7, #4]
 80092f2:	460b      	mov	r3, r1
 80092f4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	78fa      	ldrb	r2, [r7, #3]
 80092fa:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	370c      	adds	r7, #12
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr

0800930a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800930a:	b480      	push	{r7}
 800930c:	b083      	sub	sp, #12
 800930e:	af00      	add	r7, sp, #0
 8009310:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2204      	movs	r2, #4
 8009322:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009326:	2300      	movs	r3, #0
}
 8009328:	4618      	mov	r0, r3
 800932a:	370c      	adds	r7, #12
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr

08009334 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009334:	b480      	push	{r7}
 8009336:	b083      	sub	sp, #12
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009342:	2b04      	cmp	r3, #4
 8009344:	d105      	bne.n	8009352 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009352:	2300      	movs	r3, #0
}
 8009354:	4618      	mov	r0, r3
 8009356:	370c      	adds	r7, #12
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr

08009360 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b082      	sub	sp, #8
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800936e:	2b03      	cmp	r3, #3
 8009370:	d10b      	bne.n	800938a <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009378:	69db      	ldr	r3, [r3, #28]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d005      	beq.n	800938a <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009384:	69db      	ldr	r3, [r3, #28]
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800938a:	2300      	movs	r3, #0
}
 800938c:	4618      	mov	r0, r3
 800938e:	3708      	adds	r7, #8
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b084      	sub	sp, #16
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
 800939c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800939e:	2300      	movs	r3, #0
 80093a0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093aa:	2b40      	cmp	r3, #64	@ 0x40
 80093ac:	d005      	beq.n	80093ba <USBD_StdDevReq+0x26>
 80093ae:	2b40      	cmp	r3, #64	@ 0x40
 80093b0:	d84f      	bhi.n	8009452 <USBD_StdDevReq+0xbe>
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d009      	beq.n	80093ca <USBD_StdDevReq+0x36>
 80093b6:	2b20      	cmp	r3, #32
 80093b8:	d14b      	bne.n	8009452 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	6839      	ldr	r1, [r7, #0]
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	4798      	blx	r3
      break;
 80093c8:	e048      	b.n	800945c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	785b      	ldrb	r3, [r3, #1]
 80093ce:	2b09      	cmp	r3, #9
 80093d0:	d839      	bhi.n	8009446 <USBD_StdDevReq+0xb2>
 80093d2:	a201      	add	r2, pc, #4	@ (adr r2, 80093d8 <USBD_StdDevReq+0x44>)
 80093d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093d8:	08009429 	.word	0x08009429
 80093dc:	0800943d 	.word	0x0800943d
 80093e0:	08009447 	.word	0x08009447
 80093e4:	08009433 	.word	0x08009433
 80093e8:	08009447 	.word	0x08009447
 80093ec:	0800940b 	.word	0x0800940b
 80093f0:	08009401 	.word	0x08009401
 80093f4:	08009447 	.word	0x08009447
 80093f8:	0800941f 	.word	0x0800941f
 80093fc:	08009415 	.word	0x08009415
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009400:	6839      	ldr	r1, [r7, #0]
 8009402:	6878      	ldr	r0, [r7, #4]
 8009404:	f000 f9dc 	bl	80097c0 <USBD_GetDescriptor>
          break;
 8009408:	e022      	b.n	8009450 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800940a:	6839      	ldr	r1, [r7, #0]
 800940c:	6878      	ldr	r0, [r7, #4]
 800940e:	f000 fb3f 	bl	8009a90 <USBD_SetAddress>
          break;
 8009412:	e01d      	b.n	8009450 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009414:	6839      	ldr	r1, [r7, #0]
 8009416:	6878      	ldr	r0, [r7, #4]
 8009418:	f000 fb7e 	bl	8009b18 <USBD_SetConfig>
          break;
 800941c:	e018      	b.n	8009450 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800941e:	6839      	ldr	r1, [r7, #0]
 8009420:	6878      	ldr	r0, [r7, #4]
 8009422:	f000 fc07 	bl	8009c34 <USBD_GetConfig>
          break;
 8009426:	e013      	b.n	8009450 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009428:	6839      	ldr	r1, [r7, #0]
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f000 fc37 	bl	8009c9e <USBD_GetStatus>
          break;
 8009430:	e00e      	b.n	8009450 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009432:	6839      	ldr	r1, [r7, #0]
 8009434:	6878      	ldr	r0, [r7, #4]
 8009436:	f000 fc65 	bl	8009d04 <USBD_SetFeature>
          break;
 800943a:	e009      	b.n	8009450 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800943c:	6839      	ldr	r1, [r7, #0]
 800943e:	6878      	ldr	r0, [r7, #4]
 8009440:	f000 fc74 	bl	8009d2c <USBD_ClrFeature>
          break;
 8009444:	e004      	b.n	8009450 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009446:	6839      	ldr	r1, [r7, #0]
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	f000 fcca 	bl	8009de2 <USBD_CtlError>
          break;
 800944e:	bf00      	nop
      }
      break;
 8009450:	e004      	b.n	800945c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009452:	6839      	ldr	r1, [r7, #0]
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 fcc4 	bl	8009de2 <USBD_CtlError>
      break;
 800945a:	bf00      	nop
  }

  return ret;
 800945c:	7bfb      	ldrb	r3, [r7, #15]
}
 800945e:	4618      	mov	r0, r3
 8009460:	3710      	adds	r7, #16
 8009462:	46bd      	mov	sp, r7
 8009464:	bd80      	pop	{r7, pc}
 8009466:	bf00      	nop

08009468 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	b084      	sub	sp, #16
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
 8009470:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009472:	2300      	movs	r3, #0
 8009474:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800947e:	2b40      	cmp	r3, #64	@ 0x40
 8009480:	d005      	beq.n	800948e <USBD_StdItfReq+0x26>
 8009482:	2b40      	cmp	r3, #64	@ 0x40
 8009484:	d82e      	bhi.n	80094e4 <USBD_StdItfReq+0x7c>
 8009486:	2b00      	cmp	r3, #0
 8009488:	d001      	beq.n	800948e <USBD_StdItfReq+0x26>
 800948a:	2b20      	cmp	r3, #32
 800948c:	d12a      	bne.n	80094e4 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009494:	3b01      	subs	r3, #1
 8009496:	2b02      	cmp	r3, #2
 8009498:	d81d      	bhi.n	80094d6 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	889b      	ldrh	r3, [r3, #4]
 800949e:	b2db      	uxtb	r3, r3
 80094a0:	2b01      	cmp	r3, #1
 80094a2:	d813      	bhi.n	80094cc <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80094aa:	689b      	ldr	r3, [r3, #8]
 80094ac:	6839      	ldr	r1, [r7, #0]
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	4798      	blx	r3
 80094b2:	4603      	mov	r3, r0
 80094b4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	88db      	ldrh	r3, [r3, #6]
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d110      	bne.n	80094e0 <USBD_StdItfReq+0x78>
 80094be:	7bfb      	ldrb	r3, [r7, #15]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d10d      	bne.n	80094e0 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f000 fd55 	bl	8009f74 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80094ca:	e009      	b.n	80094e0 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80094cc:	6839      	ldr	r1, [r7, #0]
 80094ce:	6878      	ldr	r0, [r7, #4]
 80094d0:	f000 fc87 	bl	8009de2 <USBD_CtlError>
          break;
 80094d4:	e004      	b.n	80094e0 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80094d6:	6839      	ldr	r1, [r7, #0]
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 fc82 	bl	8009de2 <USBD_CtlError>
          break;
 80094de:	e000      	b.n	80094e2 <USBD_StdItfReq+0x7a>
          break;
 80094e0:	bf00      	nop
      }
      break;
 80094e2:	e004      	b.n	80094ee <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80094e4:	6839      	ldr	r1, [r7, #0]
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 fc7b 	bl	8009de2 <USBD_CtlError>
      break;
 80094ec:	bf00      	nop
  }

  return USBD_OK;
 80094ee:	2300      	movs	r3, #0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3710      	adds	r7, #16
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b084      	sub	sp, #16
 80094fc:	af00      	add	r7, sp, #0
 80094fe:	6078      	str	r0, [r7, #4]
 8009500:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009502:	2300      	movs	r3, #0
 8009504:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009506:	683b      	ldr	r3, [r7, #0]
 8009508:	889b      	ldrh	r3, [r3, #4]
 800950a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009514:	2b40      	cmp	r3, #64	@ 0x40
 8009516:	d007      	beq.n	8009528 <USBD_StdEPReq+0x30>
 8009518:	2b40      	cmp	r3, #64	@ 0x40
 800951a:	f200 8146 	bhi.w	80097aa <USBD_StdEPReq+0x2b2>
 800951e:	2b00      	cmp	r3, #0
 8009520:	d00a      	beq.n	8009538 <USBD_StdEPReq+0x40>
 8009522:	2b20      	cmp	r3, #32
 8009524:	f040 8141 	bne.w	80097aa <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800952e:	689b      	ldr	r3, [r3, #8]
 8009530:	6839      	ldr	r1, [r7, #0]
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	4798      	blx	r3
      break;
 8009536:	e13d      	b.n	80097b4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009540:	2b20      	cmp	r3, #32
 8009542:	d10a      	bne.n	800955a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800954a:	689b      	ldr	r3, [r3, #8]
 800954c:	6839      	ldr	r1, [r7, #0]
 800954e:	6878      	ldr	r0, [r7, #4]
 8009550:	4798      	blx	r3
 8009552:	4603      	mov	r3, r0
 8009554:	73fb      	strb	r3, [r7, #15]

        return ret;
 8009556:	7bfb      	ldrb	r3, [r7, #15]
 8009558:	e12d      	b.n	80097b6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	785b      	ldrb	r3, [r3, #1]
 800955e:	2b03      	cmp	r3, #3
 8009560:	d007      	beq.n	8009572 <USBD_StdEPReq+0x7a>
 8009562:	2b03      	cmp	r3, #3
 8009564:	f300 811b 	bgt.w	800979e <USBD_StdEPReq+0x2a6>
 8009568:	2b00      	cmp	r3, #0
 800956a:	d072      	beq.n	8009652 <USBD_StdEPReq+0x15a>
 800956c:	2b01      	cmp	r3, #1
 800956e:	d03a      	beq.n	80095e6 <USBD_StdEPReq+0xee>
 8009570:	e115      	b.n	800979e <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009578:	2b02      	cmp	r3, #2
 800957a:	d002      	beq.n	8009582 <USBD_StdEPReq+0x8a>
 800957c:	2b03      	cmp	r3, #3
 800957e:	d015      	beq.n	80095ac <USBD_StdEPReq+0xb4>
 8009580:	e02b      	b.n	80095da <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009582:	7bbb      	ldrb	r3, [r7, #14]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d00c      	beq.n	80095a2 <USBD_StdEPReq+0xaa>
 8009588:	7bbb      	ldrb	r3, [r7, #14]
 800958a:	2b80      	cmp	r3, #128	@ 0x80
 800958c:	d009      	beq.n	80095a2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800958e:	7bbb      	ldrb	r3, [r7, #14]
 8009590:	4619      	mov	r1, r3
 8009592:	6878      	ldr	r0, [r7, #4]
 8009594:	f001 f8c8 	bl	800a728 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009598:	2180      	movs	r1, #128	@ 0x80
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f001 f8c4 	bl	800a728 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80095a0:	e020      	b.n	80095e4 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80095a2:	6839      	ldr	r1, [r7, #0]
 80095a4:	6878      	ldr	r0, [r7, #4]
 80095a6:	f000 fc1c 	bl	8009de2 <USBD_CtlError>
              break;
 80095aa:	e01b      	b.n	80095e4 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	885b      	ldrh	r3, [r3, #2]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d10e      	bne.n	80095d2 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80095b4:	7bbb      	ldrb	r3, [r7, #14]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d00b      	beq.n	80095d2 <USBD_StdEPReq+0xda>
 80095ba:	7bbb      	ldrb	r3, [r7, #14]
 80095bc:	2b80      	cmp	r3, #128	@ 0x80
 80095be:	d008      	beq.n	80095d2 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	88db      	ldrh	r3, [r3, #6]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d104      	bne.n	80095d2 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80095c8:	7bbb      	ldrb	r3, [r7, #14]
 80095ca:	4619      	mov	r1, r3
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f001 f8ab 	bl	800a728 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80095d2:	6878      	ldr	r0, [r7, #4]
 80095d4:	f000 fcce 	bl	8009f74 <USBD_CtlSendStatus>

              break;
 80095d8:	e004      	b.n	80095e4 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80095da:	6839      	ldr	r1, [r7, #0]
 80095dc:	6878      	ldr	r0, [r7, #4]
 80095de:	f000 fc00 	bl	8009de2 <USBD_CtlError>
              break;
 80095e2:	bf00      	nop
          }
          break;
 80095e4:	e0e0      	b.n	80097a8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095ec:	2b02      	cmp	r3, #2
 80095ee:	d002      	beq.n	80095f6 <USBD_StdEPReq+0xfe>
 80095f0:	2b03      	cmp	r3, #3
 80095f2:	d015      	beq.n	8009620 <USBD_StdEPReq+0x128>
 80095f4:	e026      	b.n	8009644 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80095f6:	7bbb      	ldrb	r3, [r7, #14]
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d00c      	beq.n	8009616 <USBD_StdEPReq+0x11e>
 80095fc:	7bbb      	ldrb	r3, [r7, #14]
 80095fe:	2b80      	cmp	r3, #128	@ 0x80
 8009600:	d009      	beq.n	8009616 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009602:	7bbb      	ldrb	r3, [r7, #14]
 8009604:	4619      	mov	r1, r3
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	f001 f88e 	bl	800a728 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800960c:	2180      	movs	r1, #128	@ 0x80
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f001 f88a 	bl	800a728 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009614:	e01c      	b.n	8009650 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 8009616:	6839      	ldr	r1, [r7, #0]
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	f000 fbe2 	bl	8009de2 <USBD_CtlError>
              break;
 800961e:	e017      	b.n	8009650 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	885b      	ldrh	r3, [r3, #2]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d112      	bne.n	800964e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009628:	7bbb      	ldrb	r3, [r7, #14]
 800962a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800962e:	2b00      	cmp	r3, #0
 8009630:	d004      	beq.n	800963c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009632:	7bbb      	ldrb	r3, [r7, #14]
 8009634:	4619      	mov	r1, r3
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f001 f895 	bl	800a766 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f000 fc99 	bl	8009f74 <USBD_CtlSendStatus>
              }
              break;
 8009642:	e004      	b.n	800964e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009644:	6839      	ldr	r1, [r7, #0]
 8009646:	6878      	ldr	r0, [r7, #4]
 8009648:	f000 fbcb 	bl	8009de2 <USBD_CtlError>
              break;
 800964c:	e000      	b.n	8009650 <USBD_StdEPReq+0x158>
              break;
 800964e:	bf00      	nop
          }
          break;
 8009650:	e0aa      	b.n	80097a8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009658:	2b02      	cmp	r3, #2
 800965a:	d002      	beq.n	8009662 <USBD_StdEPReq+0x16a>
 800965c:	2b03      	cmp	r3, #3
 800965e:	d032      	beq.n	80096c6 <USBD_StdEPReq+0x1ce>
 8009660:	e097      	b.n	8009792 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009662:	7bbb      	ldrb	r3, [r7, #14]
 8009664:	2b00      	cmp	r3, #0
 8009666:	d007      	beq.n	8009678 <USBD_StdEPReq+0x180>
 8009668:	7bbb      	ldrb	r3, [r7, #14]
 800966a:	2b80      	cmp	r3, #128	@ 0x80
 800966c:	d004      	beq.n	8009678 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800966e:	6839      	ldr	r1, [r7, #0]
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f000 fbb6 	bl	8009de2 <USBD_CtlError>
                break;
 8009676:	e091      	b.n	800979c <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009678:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800967c:	2b00      	cmp	r3, #0
 800967e:	da0b      	bge.n	8009698 <USBD_StdEPReq+0x1a0>
 8009680:	7bbb      	ldrb	r3, [r7, #14]
 8009682:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009686:	4613      	mov	r3, r2
 8009688:	009b      	lsls	r3, r3, #2
 800968a:	4413      	add	r3, r2
 800968c:	009b      	lsls	r3, r3, #2
 800968e:	3310      	adds	r3, #16
 8009690:	687a      	ldr	r2, [r7, #4]
 8009692:	4413      	add	r3, r2
 8009694:	3304      	adds	r3, #4
 8009696:	e00b      	b.n	80096b0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009698:	7bbb      	ldrb	r3, [r7, #14]
 800969a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800969e:	4613      	mov	r3, r2
 80096a0:	009b      	lsls	r3, r3, #2
 80096a2:	4413      	add	r3, r2
 80096a4:	009b      	lsls	r3, r3, #2
 80096a6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	4413      	add	r3, r2
 80096ae:	3304      	adds	r3, #4
 80096b0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	2200      	movs	r2, #0
 80096b6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	2202      	movs	r2, #2
 80096bc:	4619      	mov	r1, r3
 80096be:	6878      	ldr	r0, [r7, #4]
 80096c0:	f000 fbfa 	bl	8009eb8 <USBD_CtlSendData>
              break;
 80096c4:	e06a      	b.n	800979c <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80096c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	da11      	bge.n	80096f2 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80096ce:	7bbb      	ldrb	r3, [r7, #14]
 80096d0:	f003 020f 	and.w	r2, r3, #15
 80096d4:	6879      	ldr	r1, [r7, #4]
 80096d6:	4613      	mov	r3, r2
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4413      	add	r3, r2
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	440b      	add	r3, r1
 80096e0:	3318      	adds	r3, #24
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d117      	bne.n	8009718 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80096e8:	6839      	ldr	r1, [r7, #0]
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f000 fb79 	bl	8009de2 <USBD_CtlError>
                  break;
 80096f0:	e054      	b.n	800979c <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80096f2:	7bbb      	ldrb	r3, [r7, #14]
 80096f4:	f003 020f 	and.w	r2, r3, #15
 80096f8:	6879      	ldr	r1, [r7, #4]
 80096fa:	4613      	mov	r3, r2
 80096fc:	009b      	lsls	r3, r3, #2
 80096fe:	4413      	add	r3, r2
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	440b      	add	r3, r1
 8009704:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d104      	bne.n	8009718 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800970e:	6839      	ldr	r1, [r7, #0]
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 fb66 	bl	8009de2 <USBD_CtlError>
                  break;
 8009716:	e041      	b.n	800979c <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009718:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800971c:	2b00      	cmp	r3, #0
 800971e:	da0b      	bge.n	8009738 <USBD_StdEPReq+0x240>
 8009720:	7bbb      	ldrb	r3, [r7, #14]
 8009722:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009726:	4613      	mov	r3, r2
 8009728:	009b      	lsls	r3, r3, #2
 800972a:	4413      	add	r3, r2
 800972c:	009b      	lsls	r3, r3, #2
 800972e:	3310      	adds	r3, #16
 8009730:	687a      	ldr	r2, [r7, #4]
 8009732:	4413      	add	r3, r2
 8009734:	3304      	adds	r3, #4
 8009736:	e00b      	b.n	8009750 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009738:	7bbb      	ldrb	r3, [r7, #14]
 800973a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800973e:	4613      	mov	r3, r2
 8009740:	009b      	lsls	r3, r3, #2
 8009742:	4413      	add	r3, r2
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	4413      	add	r3, r2
 800974e:	3304      	adds	r3, #4
 8009750:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009752:	7bbb      	ldrb	r3, [r7, #14]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d002      	beq.n	800975e <USBD_StdEPReq+0x266>
 8009758:	7bbb      	ldrb	r3, [r7, #14]
 800975a:	2b80      	cmp	r3, #128	@ 0x80
 800975c:	d103      	bne.n	8009766 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	2200      	movs	r2, #0
 8009762:	601a      	str	r2, [r3, #0]
 8009764:	e00e      	b.n	8009784 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009766:	7bbb      	ldrb	r3, [r7, #14]
 8009768:	4619      	mov	r1, r3
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f001 f81a 	bl	800a7a4 <USBD_LL_IsStallEP>
 8009770:	4603      	mov	r3, r0
 8009772:	2b00      	cmp	r3, #0
 8009774:	d003      	beq.n	800977e <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	2201      	movs	r2, #1
 800977a:	601a      	str	r2, [r3, #0]
 800977c:	e002      	b.n	8009784 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	2200      	movs	r2, #0
 8009782:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	2202      	movs	r2, #2
 8009788:	4619      	mov	r1, r3
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 fb94 	bl	8009eb8 <USBD_CtlSendData>
              break;
 8009790:	e004      	b.n	800979c <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009792:	6839      	ldr	r1, [r7, #0]
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 fb24 	bl	8009de2 <USBD_CtlError>
              break;
 800979a:	bf00      	nop
          }
          break;
 800979c:	e004      	b.n	80097a8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800979e:	6839      	ldr	r1, [r7, #0]
 80097a0:	6878      	ldr	r0, [r7, #4]
 80097a2:	f000 fb1e 	bl	8009de2 <USBD_CtlError>
          break;
 80097a6:	bf00      	nop
      }
      break;
 80097a8:	e004      	b.n	80097b4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80097aa:	6839      	ldr	r1, [r7, #0]
 80097ac:	6878      	ldr	r0, [r7, #4]
 80097ae:	f000 fb18 	bl	8009de2 <USBD_CtlError>
      break;
 80097b2:	bf00      	nop
  }

  return ret;
 80097b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80097b6:	4618      	mov	r0, r3
 80097b8:	3710      	adds	r7, #16
 80097ba:	46bd      	mov	sp, r7
 80097bc:	bd80      	pop	{r7, pc}
	...

080097c0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b084      	sub	sp, #16
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
 80097c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80097ca:	2300      	movs	r3, #0
 80097cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80097ce:	2300      	movs	r3, #0
 80097d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80097d2:	2300      	movs	r3, #0
 80097d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	885b      	ldrh	r3, [r3, #2]
 80097da:	0a1b      	lsrs	r3, r3, #8
 80097dc:	b29b      	uxth	r3, r3
 80097de:	3b01      	subs	r3, #1
 80097e0:	2b06      	cmp	r3, #6
 80097e2:	f200 8128 	bhi.w	8009a36 <USBD_GetDescriptor+0x276>
 80097e6:	a201      	add	r2, pc, #4	@ (adr r2, 80097ec <USBD_GetDescriptor+0x2c>)
 80097e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80097ec:	08009809 	.word	0x08009809
 80097f0:	08009821 	.word	0x08009821
 80097f4:	08009861 	.word	0x08009861
 80097f8:	08009a37 	.word	0x08009a37
 80097fc:	08009a37 	.word	0x08009a37
 8009800:	080099d7 	.word	0x080099d7
 8009804:	08009a03 	.word	0x08009a03
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	687a      	ldr	r2, [r7, #4]
 8009812:	7c12      	ldrb	r2, [r2, #16]
 8009814:	f107 0108 	add.w	r1, r7, #8
 8009818:	4610      	mov	r0, r2
 800981a:	4798      	blx	r3
 800981c:	60f8      	str	r0, [r7, #12]
      break;
 800981e:	e112      	b.n	8009a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	7c1b      	ldrb	r3, [r3, #16]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d10d      	bne.n	8009844 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800982e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009830:	f107 0208 	add.w	r2, r7, #8
 8009834:	4610      	mov	r0, r2
 8009836:	4798      	blx	r3
 8009838:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	3301      	adds	r3, #1
 800983e:	2202      	movs	r2, #2
 8009840:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009842:	e100      	b.n	8009a46 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800984a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800984c:	f107 0208 	add.w	r2, r7, #8
 8009850:	4610      	mov	r0, r2
 8009852:	4798      	blx	r3
 8009854:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	3301      	adds	r3, #1
 800985a:	2202      	movs	r2, #2
 800985c:	701a      	strb	r2, [r3, #0]
      break;
 800985e:	e0f2      	b.n	8009a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	885b      	ldrh	r3, [r3, #2]
 8009864:	b2db      	uxtb	r3, r3
 8009866:	2b05      	cmp	r3, #5
 8009868:	f200 80ac 	bhi.w	80099c4 <USBD_GetDescriptor+0x204>
 800986c:	a201      	add	r2, pc, #4	@ (adr r2, 8009874 <USBD_GetDescriptor+0xb4>)
 800986e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009872:	bf00      	nop
 8009874:	0800988d 	.word	0x0800988d
 8009878:	080098c1 	.word	0x080098c1
 800987c:	080098f5 	.word	0x080098f5
 8009880:	08009929 	.word	0x08009929
 8009884:	0800995d 	.word	0x0800995d
 8009888:	08009991 	.word	0x08009991
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009892:	685b      	ldr	r3, [r3, #4]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d00b      	beq.n	80098b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800989e:	685b      	ldr	r3, [r3, #4]
 80098a0:	687a      	ldr	r2, [r7, #4]
 80098a2:	7c12      	ldrb	r2, [r2, #16]
 80098a4:	f107 0108 	add.w	r1, r7, #8
 80098a8:	4610      	mov	r0, r2
 80098aa:	4798      	blx	r3
 80098ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098ae:	e091      	b.n	80099d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098b0:	6839      	ldr	r1, [r7, #0]
 80098b2:	6878      	ldr	r0, [r7, #4]
 80098b4:	f000 fa95 	bl	8009de2 <USBD_CtlError>
            err++;
 80098b8:	7afb      	ldrb	r3, [r7, #11]
 80098ba:	3301      	adds	r3, #1
 80098bc:	72fb      	strb	r3, [r7, #11]
          break;
 80098be:	e089      	b.n	80099d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d00b      	beq.n	80098e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80098d2:	689b      	ldr	r3, [r3, #8]
 80098d4:	687a      	ldr	r2, [r7, #4]
 80098d6:	7c12      	ldrb	r2, [r2, #16]
 80098d8:	f107 0108 	add.w	r1, r7, #8
 80098dc:	4610      	mov	r0, r2
 80098de:	4798      	blx	r3
 80098e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80098e2:	e077      	b.n	80099d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80098e4:	6839      	ldr	r1, [r7, #0]
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f000 fa7b 	bl	8009de2 <USBD_CtlError>
            err++;
 80098ec:	7afb      	ldrb	r3, [r7, #11]
 80098ee:	3301      	adds	r3, #1
 80098f0:	72fb      	strb	r3, [r7, #11]
          break;
 80098f2:	e06f      	b.n	80099d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80098fa:	68db      	ldr	r3, [r3, #12]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d00b      	beq.n	8009918 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	7c12      	ldrb	r2, [r2, #16]
 800990c:	f107 0108 	add.w	r1, r7, #8
 8009910:	4610      	mov	r0, r2
 8009912:	4798      	blx	r3
 8009914:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009916:	e05d      	b.n	80099d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009918:	6839      	ldr	r1, [r7, #0]
 800991a:	6878      	ldr	r0, [r7, #4]
 800991c:	f000 fa61 	bl	8009de2 <USBD_CtlError>
            err++;
 8009920:	7afb      	ldrb	r3, [r7, #11]
 8009922:	3301      	adds	r3, #1
 8009924:	72fb      	strb	r3, [r7, #11]
          break;
 8009926:	e055      	b.n	80099d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d00b      	beq.n	800994c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800993a:	691b      	ldr	r3, [r3, #16]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	7c12      	ldrb	r2, [r2, #16]
 8009940:	f107 0108 	add.w	r1, r7, #8
 8009944:	4610      	mov	r0, r2
 8009946:	4798      	blx	r3
 8009948:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800994a:	e043      	b.n	80099d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800994c:	6839      	ldr	r1, [r7, #0]
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa47 	bl	8009de2 <USBD_CtlError>
            err++;
 8009954:	7afb      	ldrb	r3, [r7, #11]
 8009956:	3301      	adds	r3, #1
 8009958:	72fb      	strb	r3, [r7, #11]
          break;
 800995a:	e03b      	b.n	80099d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009962:	695b      	ldr	r3, [r3, #20]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d00b      	beq.n	8009980 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800996e:	695b      	ldr	r3, [r3, #20]
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	7c12      	ldrb	r2, [r2, #16]
 8009974:	f107 0108 	add.w	r1, r7, #8
 8009978:	4610      	mov	r0, r2
 800997a:	4798      	blx	r3
 800997c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800997e:	e029      	b.n	80099d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009980:	6839      	ldr	r1, [r7, #0]
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f000 fa2d 	bl	8009de2 <USBD_CtlError>
            err++;
 8009988:	7afb      	ldrb	r3, [r7, #11]
 800998a:	3301      	adds	r3, #1
 800998c:	72fb      	strb	r3, [r7, #11]
          break;
 800998e:	e021      	b.n	80099d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009996:	699b      	ldr	r3, [r3, #24]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d00b      	beq.n	80099b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80099a2:	699b      	ldr	r3, [r3, #24]
 80099a4:	687a      	ldr	r2, [r7, #4]
 80099a6:	7c12      	ldrb	r2, [r2, #16]
 80099a8:	f107 0108 	add.w	r1, r7, #8
 80099ac:	4610      	mov	r0, r2
 80099ae:	4798      	blx	r3
 80099b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099b2:	e00f      	b.n	80099d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099b4:	6839      	ldr	r1, [r7, #0]
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 fa13 	bl	8009de2 <USBD_CtlError>
            err++;
 80099bc:	7afb      	ldrb	r3, [r7, #11]
 80099be:	3301      	adds	r3, #1
 80099c0:	72fb      	strb	r3, [r7, #11]
          break;
 80099c2:	e007      	b.n	80099d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 80099c4:	6839      	ldr	r1, [r7, #0]
 80099c6:	6878      	ldr	r0, [r7, #4]
 80099c8:	f000 fa0b 	bl	8009de2 <USBD_CtlError>
          err++;
 80099cc:	7afb      	ldrb	r3, [r7, #11]
 80099ce:	3301      	adds	r3, #1
 80099d0:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80099d2:	e038      	b.n	8009a46 <USBD_GetDescriptor+0x286>
 80099d4:	e037      	b.n	8009a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	7c1b      	ldrb	r3, [r3, #16]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d109      	bne.n	80099f2 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80099e6:	f107 0208 	add.w	r2, r7, #8
 80099ea:	4610      	mov	r0, r2
 80099ec:	4798      	blx	r3
 80099ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80099f0:	e029      	b.n	8009a46 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80099f2:	6839      	ldr	r1, [r7, #0]
 80099f4:	6878      	ldr	r0, [r7, #4]
 80099f6:	f000 f9f4 	bl	8009de2 <USBD_CtlError>
        err++;
 80099fa:	7afb      	ldrb	r3, [r7, #11]
 80099fc:	3301      	adds	r3, #1
 80099fe:	72fb      	strb	r3, [r7, #11]
      break;
 8009a00:	e021      	b.n	8009a46 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	7c1b      	ldrb	r3, [r3, #16]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d10d      	bne.n	8009a26 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a12:	f107 0208 	add.w	r2, r7, #8
 8009a16:	4610      	mov	r0, r2
 8009a18:	4798      	blx	r3
 8009a1a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	2207      	movs	r2, #7
 8009a22:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009a24:	e00f      	b.n	8009a46 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009a26:	6839      	ldr	r1, [r7, #0]
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	f000 f9da 	bl	8009de2 <USBD_CtlError>
        err++;
 8009a2e:	7afb      	ldrb	r3, [r7, #11]
 8009a30:	3301      	adds	r3, #1
 8009a32:	72fb      	strb	r3, [r7, #11]
      break;
 8009a34:	e007      	b.n	8009a46 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009a36:	6839      	ldr	r1, [r7, #0]
 8009a38:	6878      	ldr	r0, [r7, #4]
 8009a3a:	f000 f9d2 	bl	8009de2 <USBD_CtlError>
      err++;
 8009a3e:	7afb      	ldrb	r3, [r7, #11]
 8009a40:	3301      	adds	r3, #1
 8009a42:	72fb      	strb	r3, [r7, #11]
      break;
 8009a44:	bf00      	nop
  }

  if (err != 0U)
 8009a46:	7afb      	ldrb	r3, [r7, #11]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d11c      	bne.n	8009a86 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009a4c:	893b      	ldrh	r3, [r7, #8]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d011      	beq.n	8009a76 <USBD_GetDescriptor+0x2b6>
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	88db      	ldrh	r3, [r3, #6]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00d      	beq.n	8009a76 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	88da      	ldrh	r2, [r3, #6]
 8009a5e:	893b      	ldrh	r3, [r7, #8]
 8009a60:	4293      	cmp	r3, r2
 8009a62:	bf28      	it	cs
 8009a64:	4613      	movcs	r3, r2
 8009a66:	b29b      	uxth	r3, r3
 8009a68:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009a6a:	893b      	ldrh	r3, [r7, #8]
 8009a6c:	461a      	mov	r2, r3
 8009a6e:	68f9      	ldr	r1, [r7, #12]
 8009a70:	6878      	ldr	r0, [r7, #4]
 8009a72:	f000 fa21 	bl	8009eb8 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009a76:	683b      	ldr	r3, [r7, #0]
 8009a78:	88db      	ldrh	r3, [r3, #6]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d104      	bne.n	8009a88 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009a7e:	6878      	ldr	r0, [r7, #4]
 8009a80:	f000 fa78 	bl	8009f74 <USBD_CtlSendStatus>
 8009a84:	e000      	b.n	8009a88 <USBD_GetDescriptor+0x2c8>
    return;
 8009a86:	bf00      	nop
    }
  }
}
 8009a88:	3710      	adds	r7, #16
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
 8009a8e:	bf00      	nop

08009a90 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b084      	sub	sp, #16
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
 8009a98:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009a9a:	683b      	ldr	r3, [r7, #0]
 8009a9c:	889b      	ldrh	r3, [r3, #4]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d130      	bne.n	8009b04 <USBD_SetAddress+0x74>
 8009aa2:	683b      	ldr	r3, [r7, #0]
 8009aa4:	88db      	ldrh	r3, [r3, #6]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d12c      	bne.n	8009b04 <USBD_SetAddress+0x74>
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	885b      	ldrh	r3, [r3, #2]
 8009aae:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ab0:	d828      	bhi.n	8009b04 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	885b      	ldrh	r3, [r3, #2]
 8009ab6:	b2db      	uxtb	r3, r3
 8009ab8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009abc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ac4:	2b03      	cmp	r3, #3
 8009ac6:	d104      	bne.n	8009ad2 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009ac8:	6839      	ldr	r1, [r7, #0]
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f000 f989 	bl	8009de2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ad0:	e01d      	b.n	8009b0e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	7bfa      	ldrb	r2, [r7, #15]
 8009ad6:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009ada:	7bfb      	ldrb	r3, [r7, #15]
 8009adc:	4619      	mov	r1, r3
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 fe8c 	bl	800a7fc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 fa45 	bl	8009f74 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009aea:	7bfb      	ldrb	r3, [r7, #15]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d004      	beq.n	8009afa <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2202      	movs	r2, #2
 8009af4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009af8:	e009      	b.n	8009b0e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2201      	movs	r2, #1
 8009afe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b02:	e004      	b.n	8009b0e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009b04:	6839      	ldr	r1, [r7, #0]
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f000 f96b 	bl	8009de2 <USBD_CtlError>
  }
}
 8009b0c:	bf00      	nop
 8009b0e:	bf00      	nop
 8009b10:	3710      	adds	r7, #16
 8009b12:	46bd      	mov	sp, r7
 8009b14:	bd80      	pop	{r7, pc}
	...

08009b18 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b082      	sub	sp, #8
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	6078      	str	r0, [r7, #4]
 8009b20:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	885b      	ldrh	r3, [r3, #2]
 8009b26:	b2da      	uxtb	r2, r3
 8009b28:	4b41      	ldr	r3, [pc, #260]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009b2a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009b2c:	4b40      	ldr	r3, [pc, #256]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009b2e:	781b      	ldrb	r3, [r3, #0]
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d904      	bls.n	8009b3e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009b34:	6839      	ldr	r1, [r7, #0]
 8009b36:	6878      	ldr	r0, [r7, #4]
 8009b38:	f000 f953 	bl	8009de2 <USBD_CtlError>
 8009b3c:	e075      	b.n	8009c2a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d002      	beq.n	8009b4e <USBD_SetConfig+0x36>
 8009b48:	2b03      	cmp	r3, #3
 8009b4a:	d023      	beq.n	8009b94 <USBD_SetConfig+0x7c>
 8009b4c:	e062      	b.n	8009c14 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009b4e:	4b38      	ldr	r3, [pc, #224]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009b50:	781b      	ldrb	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d01a      	beq.n	8009b8c <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009b56:	4b36      	ldr	r3, [pc, #216]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009b58:	781b      	ldrb	r3, [r3, #0]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2203      	movs	r2, #3
 8009b64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009b68:	4b31      	ldr	r3, [pc, #196]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009b6a:	781b      	ldrb	r3, [r3, #0]
 8009b6c:	4619      	mov	r1, r3
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f7ff f9e5 	bl	8008f3e <USBD_SetClassConfig>
 8009b74:	4603      	mov	r3, r0
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d104      	bne.n	8009b84 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009b7a:	6839      	ldr	r1, [r7, #0]
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f000 f930 	bl	8009de2 <USBD_CtlError>
            return;
 8009b82:	e052      	b.n	8009c2a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f000 f9f5 	bl	8009f74 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009b8a:	e04e      	b.n	8009c2a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 f9f1 	bl	8009f74 <USBD_CtlSendStatus>
        break;
 8009b92:	e04a      	b.n	8009c2a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009b94:	4b26      	ldr	r3, [pc, #152]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d112      	bne.n	8009bc2 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2202      	movs	r2, #2
 8009ba0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009ba4:	4b22      	ldr	r3, [pc, #136]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	461a      	mov	r2, r3
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009bae:	4b20      	ldr	r3, [pc, #128]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	4619      	mov	r1, r3
 8009bb4:	6878      	ldr	r0, [r7, #4]
 8009bb6:	f7ff f9e1 	bl	8008f7c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f000 f9da 	bl	8009f74 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009bc0:	e033      	b.n	8009c2a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009bc2:	4b1b      	ldr	r3, [pc, #108]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009bc4:	781b      	ldrb	r3, [r3, #0]
 8009bc6:	461a      	mov	r2, r3
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	685b      	ldr	r3, [r3, #4]
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d01d      	beq.n	8009c0c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	b2db      	uxtb	r3, r3
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f7ff f9cf 	bl	8008f7c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009bde:	4b14      	ldr	r3, [pc, #80]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	461a      	mov	r2, r3
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009be8:	4b11      	ldr	r3, [pc, #68]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009bea:	781b      	ldrb	r3, [r3, #0]
 8009bec:	4619      	mov	r1, r3
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7ff f9a5 	bl	8008f3e <USBD_SetClassConfig>
 8009bf4:	4603      	mov	r3, r0
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d104      	bne.n	8009c04 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009bfa:	6839      	ldr	r1, [r7, #0]
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 f8f0 	bl	8009de2 <USBD_CtlError>
            return;
 8009c02:	e012      	b.n	8009c2a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009c04:	6878      	ldr	r0, [r7, #4]
 8009c06:	f000 f9b5 	bl	8009f74 <USBD_CtlSendStatus>
        break;
 8009c0a:	e00e      	b.n	8009c2a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 f9b1 	bl	8009f74 <USBD_CtlSendStatus>
        break;
 8009c12:	e00a      	b.n	8009c2a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009c14:	6839      	ldr	r1, [r7, #0]
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 f8e3 	bl	8009de2 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009c1c:	4b04      	ldr	r3, [pc, #16]	@ (8009c30 <USBD_SetConfig+0x118>)
 8009c1e:	781b      	ldrb	r3, [r3, #0]
 8009c20:	4619      	mov	r1, r3
 8009c22:	6878      	ldr	r0, [r7, #4]
 8009c24:	f7ff f9aa 	bl	8008f7c <USBD_ClrClassConfig>
        break;
 8009c28:	bf00      	nop
    }
  }
}
 8009c2a:	3708      	adds	r7, #8
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	20000390 	.word	0x20000390

08009c34 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
 8009c3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	88db      	ldrh	r3, [r3, #6]
 8009c42:	2b01      	cmp	r3, #1
 8009c44:	d004      	beq.n	8009c50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009c46:	6839      	ldr	r1, [r7, #0]
 8009c48:	6878      	ldr	r0, [r7, #4]
 8009c4a:	f000 f8ca 	bl	8009de2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009c4e:	e022      	b.n	8009c96 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c56:	2b02      	cmp	r3, #2
 8009c58:	dc02      	bgt.n	8009c60 <USBD_GetConfig+0x2c>
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	dc03      	bgt.n	8009c66 <USBD_GetConfig+0x32>
 8009c5e:	e015      	b.n	8009c8c <USBD_GetConfig+0x58>
 8009c60:	2b03      	cmp	r3, #3
 8009c62:	d00b      	beq.n	8009c7c <USBD_GetConfig+0x48>
 8009c64:	e012      	b.n	8009c8c <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	3308      	adds	r3, #8
 8009c70:	2201      	movs	r2, #1
 8009c72:	4619      	mov	r1, r3
 8009c74:	6878      	ldr	r0, [r7, #4]
 8009c76:	f000 f91f 	bl	8009eb8 <USBD_CtlSendData>
        break;
 8009c7a:	e00c      	b.n	8009c96 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	3304      	adds	r3, #4
 8009c80:	2201      	movs	r2, #1
 8009c82:	4619      	mov	r1, r3
 8009c84:	6878      	ldr	r0, [r7, #4]
 8009c86:	f000 f917 	bl	8009eb8 <USBD_CtlSendData>
        break;
 8009c8a:	e004      	b.n	8009c96 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 f8a7 	bl	8009de2 <USBD_CtlError>
        break;
 8009c94:	bf00      	nop
}
 8009c96:	bf00      	nop
 8009c98:	3708      	adds	r7, #8
 8009c9a:	46bd      	mov	sp, r7
 8009c9c:	bd80      	pop	{r7, pc}

08009c9e <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c9e:	b580      	push	{r7, lr}
 8009ca0:	b082      	sub	sp, #8
 8009ca2:	af00      	add	r7, sp, #0
 8009ca4:	6078      	str	r0, [r7, #4]
 8009ca6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cae:	3b01      	subs	r3, #1
 8009cb0:	2b02      	cmp	r3, #2
 8009cb2:	d81e      	bhi.n	8009cf2 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	88db      	ldrh	r3, [r3, #6]
 8009cb8:	2b02      	cmp	r3, #2
 8009cba:	d004      	beq.n	8009cc6 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009cbc:	6839      	ldr	r1, [r7, #0]
 8009cbe:	6878      	ldr	r0, [r7, #4]
 8009cc0:	f000 f88f 	bl	8009de2 <USBD_CtlError>
        break;
 8009cc4:	e01a      	b.n	8009cfc <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2201      	movs	r2, #1
 8009cca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d005      	beq.n	8009ce2 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	68db      	ldr	r3, [r3, #12]
 8009cda:	f043 0202 	orr.w	r2, r3, #2
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	330c      	adds	r3, #12
 8009ce6:	2202      	movs	r2, #2
 8009ce8:	4619      	mov	r1, r3
 8009cea:	6878      	ldr	r0, [r7, #4]
 8009cec:	f000 f8e4 	bl	8009eb8 <USBD_CtlSendData>
      break;
 8009cf0:	e004      	b.n	8009cfc <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009cf2:	6839      	ldr	r1, [r7, #0]
 8009cf4:	6878      	ldr	r0, [r7, #4]
 8009cf6:	f000 f874 	bl	8009de2 <USBD_CtlError>
      break;
 8009cfa:	bf00      	nop
  }
}
 8009cfc:	bf00      	nop
 8009cfe:	3708      	adds	r7, #8
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b082      	sub	sp, #8
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	6078      	str	r0, [r7, #4]
 8009d0c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d0e:	683b      	ldr	r3, [r7, #0]
 8009d10:	885b      	ldrh	r3, [r3, #2]
 8009d12:	2b01      	cmp	r3, #1
 8009d14:	d106      	bne.n	8009d24 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2201      	movs	r2, #1
 8009d1a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f000 f928 	bl	8009f74 <USBD_CtlSendStatus>
  }
}
 8009d24:	bf00      	nop
 8009d26:	3708      	adds	r7, #8
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b082      	sub	sp, #8
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
 8009d34:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d3c:	3b01      	subs	r3, #1
 8009d3e:	2b02      	cmp	r3, #2
 8009d40:	d80b      	bhi.n	8009d5a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	885b      	ldrh	r3, [r3, #2]
 8009d46:	2b01      	cmp	r3, #1
 8009d48:	d10c      	bne.n	8009d64 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	2200      	movs	r2, #0
 8009d4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f000 f90e 	bl	8009f74 <USBD_CtlSendStatus>
      }
      break;
 8009d58:	e004      	b.n	8009d64 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009d5a:	6839      	ldr	r1, [r7, #0]
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f000 f840 	bl	8009de2 <USBD_CtlError>
      break;
 8009d62:	e000      	b.n	8009d66 <USBD_ClrFeature+0x3a>
      break;
 8009d64:	bf00      	nop
  }
}
 8009d66:	bf00      	nop
 8009d68:	3708      	adds	r7, #8
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bd80      	pop	{r7, pc}

08009d6e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009d6e:	b480      	push	{r7}
 8009d70:	b083      	sub	sp, #12
 8009d72:	af00      	add	r7, sp, #0
 8009d74:	6078      	str	r0, [r7, #4]
 8009d76:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	781a      	ldrb	r2, [r3, #0]
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	785a      	ldrb	r2, [r3, #1]
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	3302      	adds	r3, #2
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	3303      	adds	r3, #3
 8009d94:	781b      	ldrb	r3, [r3, #0]
 8009d96:	021b      	lsls	r3, r3, #8
 8009d98:	b29b      	uxth	r3, r3
 8009d9a:	4413      	add	r3, r2
 8009d9c:	b29a      	uxth	r2, r3
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	3304      	adds	r3, #4
 8009da6:	781b      	ldrb	r3, [r3, #0]
 8009da8:	461a      	mov	r2, r3
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	3305      	adds	r3, #5
 8009dae:	781b      	ldrb	r3, [r3, #0]
 8009db0:	021b      	lsls	r3, r3, #8
 8009db2:	b29b      	uxth	r3, r3
 8009db4:	4413      	add	r3, r2
 8009db6:	b29a      	uxth	r2, r3
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009dbc:	683b      	ldr	r3, [r7, #0]
 8009dbe:	3306      	adds	r3, #6
 8009dc0:	781b      	ldrb	r3, [r3, #0]
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	683b      	ldr	r3, [r7, #0]
 8009dc6:	3307      	adds	r3, #7
 8009dc8:	781b      	ldrb	r3, [r3, #0]
 8009dca:	021b      	lsls	r3, r3, #8
 8009dcc:	b29b      	uxth	r3, r3
 8009dce:	4413      	add	r3, r2
 8009dd0:	b29a      	uxth	r2, r3
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	80da      	strh	r2, [r3, #6]

}
 8009dd6:	bf00      	nop
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr

08009de2 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009de2:	b580      	push	{r7, lr}
 8009de4:	b082      	sub	sp, #8
 8009de6:	af00      	add	r7, sp, #0
 8009de8:	6078      	str	r0, [r7, #4]
 8009dea:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009dec:	2180      	movs	r1, #128	@ 0x80
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 fc9a 	bl	800a728 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009df4:	2100      	movs	r1, #0
 8009df6:	6878      	ldr	r0, [r7, #4]
 8009df8:	f000 fc96 	bl	800a728 <USBD_LL_StallEP>
}
 8009dfc:	bf00      	nop
 8009dfe:	3708      	adds	r7, #8
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bd80      	pop	{r7, pc}

08009e04 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b086      	sub	sp, #24
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009e10:	2300      	movs	r3, #0
 8009e12:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009e14:	68fb      	ldr	r3, [r7, #12]
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d032      	beq.n	8009e80 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009e1a:	68f8      	ldr	r0, [r7, #12]
 8009e1c:	f000 f834 	bl	8009e88 <USBD_GetLen>
 8009e20:	4603      	mov	r3, r0
 8009e22:	3301      	adds	r3, #1
 8009e24:	b29b      	uxth	r3, r3
 8009e26:	005b      	lsls	r3, r3, #1
 8009e28:	b29a      	uxth	r2, r3
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009e2e:	7dfb      	ldrb	r3, [r7, #23]
 8009e30:	1c5a      	adds	r2, r3, #1
 8009e32:	75fa      	strb	r2, [r7, #23]
 8009e34:	461a      	mov	r2, r3
 8009e36:	68bb      	ldr	r3, [r7, #8]
 8009e38:	4413      	add	r3, r2
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	7812      	ldrb	r2, [r2, #0]
 8009e3e:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009e40:	7dfb      	ldrb	r3, [r7, #23]
 8009e42:	1c5a      	adds	r2, r3, #1
 8009e44:	75fa      	strb	r2, [r7, #23]
 8009e46:	461a      	mov	r2, r3
 8009e48:	68bb      	ldr	r3, [r7, #8]
 8009e4a:	4413      	add	r3, r2
 8009e4c:	2203      	movs	r2, #3
 8009e4e:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009e50:	e012      	b.n	8009e78 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	1c5a      	adds	r2, r3, #1
 8009e56:	60fa      	str	r2, [r7, #12]
 8009e58:	7dfa      	ldrb	r2, [r7, #23]
 8009e5a:	1c51      	adds	r1, r2, #1
 8009e5c:	75f9      	strb	r1, [r7, #23]
 8009e5e:	4611      	mov	r1, r2
 8009e60:	68ba      	ldr	r2, [r7, #8]
 8009e62:	440a      	add	r2, r1
 8009e64:	781b      	ldrb	r3, [r3, #0]
 8009e66:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009e68:	7dfb      	ldrb	r3, [r7, #23]
 8009e6a:	1c5a      	adds	r2, r3, #1
 8009e6c:	75fa      	strb	r2, [r7, #23]
 8009e6e:	461a      	mov	r2, r3
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	4413      	add	r3, r2
 8009e74:	2200      	movs	r2, #0
 8009e76:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	781b      	ldrb	r3, [r3, #0]
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1e8      	bne.n	8009e52 <USBD_GetString+0x4e>
    }
  }
}
 8009e80:	bf00      	nop
 8009e82:	3718      	adds	r7, #24
 8009e84:	46bd      	mov	sp, r7
 8009e86:	bd80      	pop	{r7, pc}

08009e88 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009e88:	b480      	push	{r7}
 8009e8a:	b085      	sub	sp, #20
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009e90:	2300      	movs	r3, #0
 8009e92:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009e94:	e005      	b.n	8009ea2 <USBD_GetLen+0x1a>
  {
    len++;
 8009e96:	7bfb      	ldrb	r3, [r7, #15]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	3301      	adds	r3, #1
 8009ea0:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	781b      	ldrb	r3, [r3, #0]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d1f5      	bne.n	8009e96 <USBD_GetLen+0xe>
  }

  return len;
 8009eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eac:	4618      	mov	r0, r3
 8009eae:	3714      	adds	r7, #20
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr

08009eb8 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	60f8      	str	r0, [r7, #12]
 8009ec0:	60b9      	str	r1, [r7, #8]
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009ec6:	68fb      	ldr	r3, [r7, #12]
 8009ec8:	2202      	movs	r2, #2
 8009eca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009ece:	88fa      	ldrh	r2, [r7, #6]
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009ed4:	88fa      	ldrh	r2, [r7, #6]
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009eda:	88fb      	ldrh	r3, [r7, #6]
 8009edc:	68ba      	ldr	r2, [r7, #8]
 8009ede:	2100      	movs	r1, #0
 8009ee0:	68f8      	ldr	r0, [r7, #12]
 8009ee2:	f000 fcaa 	bl	800a83a <USBD_LL_Transmit>

  return USBD_OK;
 8009ee6:	2300      	movs	r3, #0
}
 8009ee8:	4618      	mov	r0, r3
 8009eea:	3710      	adds	r7, #16
 8009eec:	46bd      	mov	sp, r7
 8009eee:	bd80      	pop	{r7, pc}

08009ef0 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b084      	sub	sp, #16
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	60f8      	str	r0, [r7, #12]
 8009ef8:	60b9      	str	r1, [r7, #8]
 8009efa:	4613      	mov	r3, r2
 8009efc:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009efe:	88fb      	ldrh	r3, [r7, #6]
 8009f00:	68ba      	ldr	r2, [r7, #8]
 8009f02:	2100      	movs	r1, #0
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f000 fc98 	bl	800a83a <USBD_LL_Transmit>

  return USBD_OK;
 8009f0a:	2300      	movs	r3, #0
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	3710      	adds	r7, #16
 8009f10:	46bd      	mov	sp, r7
 8009f12:	bd80      	pop	{r7, pc}

08009f14 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009f14:	b580      	push	{r7, lr}
 8009f16:	b084      	sub	sp, #16
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	60f8      	str	r0, [r7, #12]
 8009f1c:	60b9      	str	r1, [r7, #8]
 8009f1e:	4613      	mov	r3, r2
 8009f20:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2203      	movs	r2, #3
 8009f26:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009f2a:	88fa      	ldrh	r2, [r7, #6]
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009f32:	88fa      	ldrh	r2, [r7, #6]
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f3a:	88fb      	ldrh	r3, [r7, #6]
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	2100      	movs	r1, #0
 8009f40:	68f8      	ldr	r0, [r7, #12]
 8009f42:	f000 fc9d 	bl	800a880 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f46:	2300      	movs	r3, #0
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3710      	adds	r7, #16
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}

08009f50 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b084      	sub	sp, #16
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	60b9      	str	r1, [r7, #8]
 8009f5a:	4613      	mov	r3, r2
 8009f5c:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009f5e:	88fb      	ldrh	r3, [r7, #6]
 8009f60:	68ba      	ldr	r2, [r7, #8]
 8009f62:	2100      	movs	r1, #0
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f000 fc8b 	bl	800a880 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009f6a:	2300      	movs	r3, #0
}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3710      	adds	r7, #16
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}

08009f74 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009f74:	b580      	push	{r7, lr}
 8009f76:	b082      	sub	sp, #8
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2204      	movs	r2, #4
 8009f80:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009f84:	2300      	movs	r3, #0
 8009f86:	2200      	movs	r2, #0
 8009f88:	2100      	movs	r1, #0
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 fc55 	bl	800a83a <USBD_LL_Transmit>

  return USBD_OK;
 8009f90:	2300      	movs	r3, #0
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3708      	adds	r7, #8
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}

08009f9a <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009f9a:	b580      	push	{r7, lr}
 8009f9c:	b082      	sub	sp, #8
 8009f9e:	af00      	add	r7, sp, #0
 8009fa0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2205      	movs	r2, #5
 8009fa6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009faa:	2300      	movs	r3, #0
 8009fac:	2200      	movs	r2, #0
 8009fae:	2100      	movs	r1, #0
 8009fb0:	6878      	ldr	r0, [r7, #4]
 8009fb2:	f000 fc65 	bl	800a880 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009fb6:	2300      	movs	r3, #0
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3708      	adds	r7, #8
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	4912      	ldr	r1, [pc, #72]	@ (800a010 <MX_USB_DEVICE_Init+0x50>)
 8009fc8:	4812      	ldr	r0, [pc, #72]	@ (800a014 <MX_USB_DEVICE_Init+0x54>)
 8009fca:	f7fe ff5c 	bl	8008e86 <USBD_Init>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d001      	beq.n	8009fd8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009fd4:	f7f6 fd12 	bl	80009fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009fd8:	490f      	ldr	r1, [pc, #60]	@ (800a018 <MX_USB_DEVICE_Init+0x58>)
 8009fda:	480e      	ldr	r0, [pc, #56]	@ (800a014 <MX_USB_DEVICE_Init+0x54>)
 8009fdc:	f7fe ff7e 	bl	8008edc <USBD_RegisterClass>
 8009fe0:	4603      	mov	r3, r0
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d001      	beq.n	8009fea <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009fe6:	f7f6 fd09 	bl	80009fc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009fea:	490c      	ldr	r1, [pc, #48]	@ (800a01c <MX_USB_DEVICE_Init+0x5c>)
 8009fec:	4809      	ldr	r0, [pc, #36]	@ (800a014 <MX_USB_DEVICE_Init+0x54>)
 8009fee:	f7fe fedb 	bl	8008da8 <USBD_CDC_RegisterInterface>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d001      	beq.n	8009ffc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009ff8:	f7f6 fd00 	bl	80009fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009ffc:	4805      	ldr	r0, [pc, #20]	@ (800a014 <MX_USB_DEVICE_Init+0x54>)
 8009ffe:	f7fe ff87 	bl	8008f10 <USBD_Start>
 800a002:	4603      	mov	r3, r0
 800a004:	2b00      	cmp	r3, #0
 800a006:	d001      	beq.n	800a00c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a008:	f7f6 fcf8 	bl	80009fc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a00c:	bf00      	nop
 800a00e:	bd80      	pop	{r7, pc}
 800a010:	2000012c 	.word	0x2000012c
 800a014:	20000394 	.word	0x20000394
 800a018:	20000018 	.word	0x20000018
 800a01c:	2000011c 	.word	0x2000011c

0800a020 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a020:	b580      	push	{r7, lr}
 800a022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a024:	2200      	movs	r2, #0
 800a026:	4905      	ldr	r1, [pc, #20]	@ (800a03c <CDC_Init_FS+0x1c>)
 800a028:	4805      	ldr	r0, [pc, #20]	@ (800a040 <CDC_Init_FS+0x20>)
 800a02a:	f7fe fed4 	bl	8008dd6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a02e:	4905      	ldr	r1, [pc, #20]	@ (800a044 <CDC_Init_FS+0x24>)
 800a030:	4803      	ldr	r0, [pc, #12]	@ (800a040 <CDC_Init_FS+0x20>)
 800a032:	f7fe feea 	bl	8008e0a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a036:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a038:	4618      	mov	r0, r3
 800a03a:	bd80      	pop	{r7, pc}
 800a03c:	20000a9c 	.word	0x20000a9c
 800a040:	20000394 	.word	0x20000394
 800a044:	2000069c 	.word	0x2000069c

0800a048 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a048:	b480      	push	{r7}
 800a04a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a04c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a04e:	4618      	mov	r0, r3
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	4603      	mov	r3, r0
 800a060:	6039      	str	r1, [r7, #0]
 800a062:	71fb      	strb	r3, [r7, #7]
 800a064:	4613      	mov	r3, r2
 800a066:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a068:	79fb      	ldrb	r3, [r7, #7]
 800a06a:	2b23      	cmp	r3, #35	@ 0x23
 800a06c:	d84a      	bhi.n	800a104 <CDC_Control_FS+0xac>
 800a06e:	a201      	add	r2, pc, #4	@ (adr r2, 800a074 <CDC_Control_FS+0x1c>)
 800a070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a074:	0800a105 	.word	0x0800a105
 800a078:	0800a105 	.word	0x0800a105
 800a07c:	0800a105 	.word	0x0800a105
 800a080:	0800a105 	.word	0x0800a105
 800a084:	0800a105 	.word	0x0800a105
 800a088:	0800a105 	.word	0x0800a105
 800a08c:	0800a105 	.word	0x0800a105
 800a090:	0800a105 	.word	0x0800a105
 800a094:	0800a105 	.word	0x0800a105
 800a098:	0800a105 	.word	0x0800a105
 800a09c:	0800a105 	.word	0x0800a105
 800a0a0:	0800a105 	.word	0x0800a105
 800a0a4:	0800a105 	.word	0x0800a105
 800a0a8:	0800a105 	.word	0x0800a105
 800a0ac:	0800a105 	.word	0x0800a105
 800a0b0:	0800a105 	.word	0x0800a105
 800a0b4:	0800a105 	.word	0x0800a105
 800a0b8:	0800a105 	.word	0x0800a105
 800a0bc:	0800a105 	.word	0x0800a105
 800a0c0:	0800a105 	.word	0x0800a105
 800a0c4:	0800a105 	.word	0x0800a105
 800a0c8:	0800a105 	.word	0x0800a105
 800a0cc:	0800a105 	.word	0x0800a105
 800a0d0:	0800a105 	.word	0x0800a105
 800a0d4:	0800a105 	.word	0x0800a105
 800a0d8:	0800a105 	.word	0x0800a105
 800a0dc:	0800a105 	.word	0x0800a105
 800a0e0:	0800a105 	.word	0x0800a105
 800a0e4:	0800a105 	.word	0x0800a105
 800a0e8:	0800a105 	.word	0x0800a105
 800a0ec:	0800a105 	.word	0x0800a105
 800a0f0:	0800a105 	.word	0x0800a105
 800a0f4:	0800a105 	.word	0x0800a105
 800a0f8:	0800a105 	.word	0x0800a105
 800a0fc:	0800a105 	.word	0x0800a105
 800a100:	0800a105 	.word	0x0800a105
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a104:	bf00      	nop
  }

  return (USBD_OK);
 800a106:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a108:	4618      	mov	r0, r3
 800a10a:	370c      	adds	r7, #12
 800a10c:	46bd      	mov	sp, r7
 800a10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a112:	4770      	bx	lr

0800a114 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
 800a11c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  extern UART_HandleTypeDef huart1;

  for (uint32_t i = 0; i < *Len; i++)
 800a11e:	2300      	movs	r3, #0
 800a120:	60fb      	str	r3, [r7, #12]
 800a122:	e035      	b.n	800a190 <CDC_Receive_FS+0x7c>
      {
          uint8_t c = Buf[i];
 800a124:	687a      	ldr	r2, [r7, #4]
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	4413      	add	r3, r2
 800a12a:	781b      	ldrb	r3, [r3, #0]
 800a12c:	72fb      	strb	r3, [r7, #11]

          // ignoriraj \n
          if (c == '\n')
 800a12e:	7afb      	ldrb	r3, [r7, #11]
 800a130:	2b0a      	cmp	r3, #10
 800a132:	d029      	beq.n	800a188 <CDC_Receive_FS+0x74>
              continue;

          if (c == '\r')
 800a134:	7afb      	ldrb	r3, [r7, #11]
 800a136:	2b0d      	cmp	r3, #13
 800a138:	d117      	bne.n	800a16a <CDC_Receive_FS+0x56>
          {
              cmd_buffer[cmd_len++] = '\r';
 800a13a:	4b1e      	ldr	r3, [pc, #120]	@ (800a1b4 <CDC_Receive_FS+0xa0>)
 800a13c:	781b      	ldrb	r3, [r3, #0]
 800a13e:	1c5a      	adds	r2, r3, #1
 800a140:	b2d1      	uxtb	r1, r2
 800a142:	4a1c      	ldr	r2, [pc, #112]	@ (800a1b4 <CDC_Receive_FS+0xa0>)
 800a144:	7011      	strb	r1, [r2, #0]
 800a146:	461a      	mov	r2, r3
 800a148:	4b1b      	ldr	r3, [pc, #108]	@ (800a1b8 <CDC_Receive_FS+0xa4>)
 800a14a:	210d      	movs	r1, #13
 800a14c:	5499      	strb	r1, [r3, r2]
              cmd_buffer[cmd_len++] = '\n';
 800a14e:	4b19      	ldr	r3, [pc, #100]	@ (800a1b4 <CDC_Receive_FS+0xa0>)
 800a150:	781b      	ldrb	r3, [r3, #0]
 800a152:	1c5a      	adds	r2, r3, #1
 800a154:	b2d1      	uxtb	r1, r2
 800a156:	4a17      	ldr	r2, [pc, #92]	@ (800a1b4 <CDC_Receive_FS+0xa0>)
 800a158:	7011      	strb	r1, [r2, #0]
 800a15a:	461a      	mov	r2, r3
 800a15c:	4b16      	ldr	r3, [pc, #88]	@ (800a1b8 <CDC_Receive_FS+0xa4>)
 800a15e:	210a      	movs	r1, #10
 800a160:	5499      	strb	r1, [r3, r2]
              cmd_ready = 1;
 800a162:	4b16      	ldr	r3, [pc, #88]	@ (800a1bc <CDC_Receive_FS+0xa8>)
 800a164:	2201      	movs	r2, #1
 800a166:	701a      	strb	r2, [r3, #0]
              break;
 800a168:	e017      	b.n	800a19a <CDC_Receive_FS+0x86>
          }

          if (cmd_len < sizeof(cmd_buffer) - 2)
 800a16a:	4b12      	ldr	r3, [pc, #72]	@ (800a1b4 <CDC_Receive_FS+0xa0>)
 800a16c:	781b      	ldrb	r3, [r3, #0]
 800a16e:	2b3d      	cmp	r3, #61	@ 0x3d
 800a170:	d80b      	bhi.n	800a18a <CDC_Receive_FS+0x76>
          {
              cmd_buffer[cmd_len++] = c;
 800a172:	4b10      	ldr	r3, [pc, #64]	@ (800a1b4 <CDC_Receive_FS+0xa0>)
 800a174:	781b      	ldrb	r3, [r3, #0]
 800a176:	1c5a      	adds	r2, r3, #1
 800a178:	b2d1      	uxtb	r1, r2
 800a17a:	4a0e      	ldr	r2, [pc, #56]	@ (800a1b4 <CDC_Receive_FS+0xa0>)
 800a17c:	7011      	strb	r1, [r2, #0]
 800a17e:	4619      	mov	r1, r3
 800a180:	4a0d      	ldr	r2, [pc, #52]	@ (800a1b8 <CDC_Receive_FS+0xa4>)
 800a182:	7afb      	ldrb	r3, [r7, #11]
 800a184:	5453      	strb	r3, [r2, r1]
 800a186:	e000      	b.n	800a18a <CDC_Receive_FS+0x76>
              continue;
 800a188:	bf00      	nop
  for (uint32_t i = 0; i < *Len; i++)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	3301      	adds	r3, #1
 800a18e:	60fb      	str	r3, [r7, #12]
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	68fa      	ldr	r2, [r7, #12]
 800a196:	429a      	cmp	r2, r3
 800a198:	d3c4      	bcc.n	800a124 <CDC_Receive_FS+0x10>
          }
      }

      USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf);
 800a19a:	6879      	ldr	r1, [r7, #4]
 800a19c:	4808      	ldr	r0, [pc, #32]	@ (800a1c0 <CDC_Receive_FS+0xac>)
 800a19e:	f7fe fe34 	bl	8008e0a <USBD_CDC_SetRxBuffer>
      USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a1a2:	4807      	ldr	r0, [pc, #28]	@ (800a1c0 <CDC_Receive_FS+0xac>)
 800a1a4:	f7fe fe45 	bl	8008e32 <USBD_CDC_ReceivePacket>
      return USBD_OK;
 800a1a8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3710      	adds	r7, #16
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	20000659 	.word	0x20000659
 800a1b8:	2000065c 	.word	0x2000065c
 800a1bc:	20000658 	.word	0x20000658
 800a1c0:	20000394 	.word	0x20000394

0800a1c4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	6039      	str	r1, [r7, #0]
 800a1ce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a1d0:	683b      	ldr	r3, [r7, #0]
 800a1d2:	2212      	movs	r2, #18
 800a1d4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a1d6:	4b03      	ldr	r3, [pc, #12]	@ (800a1e4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	370c      	adds	r7, #12
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr
 800a1e4:	20000148 	.word	0x20000148

0800a1e8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	6039      	str	r1, [r7, #0]
 800a1f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a1f4:	683b      	ldr	r3, [r7, #0]
 800a1f6:	2204      	movs	r2, #4
 800a1f8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a1fa:	4b03      	ldr	r3, [pc, #12]	@ (800a208 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	370c      	adds	r7, #12
 800a200:	46bd      	mov	sp, r7
 800a202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a206:	4770      	bx	lr
 800a208:	2000015c 	.word	0x2000015c

0800a20c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af00      	add	r7, sp, #0
 800a212:	4603      	mov	r3, r0
 800a214:	6039      	str	r1, [r7, #0]
 800a216:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a218:	79fb      	ldrb	r3, [r7, #7]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d105      	bne.n	800a22a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a21e:	683a      	ldr	r2, [r7, #0]
 800a220:	4907      	ldr	r1, [pc, #28]	@ (800a240 <USBD_FS_ProductStrDescriptor+0x34>)
 800a222:	4808      	ldr	r0, [pc, #32]	@ (800a244 <USBD_FS_ProductStrDescriptor+0x38>)
 800a224:	f7ff fdee 	bl	8009e04 <USBD_GetString>
 800a228:	e004      	b.n	800a234 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a22a:	683a      	ldr	r2, [r7, #0]
 800a22c:	4904      	ldr	r1, [pc, #16]	@ (800a240 <USBD_FS_ProductStrDescriptor+0x34>)
 800a22e:	4805      	ldr	r0, [pc, #20]	@ (800a244 <USBD_FS_ProductStrDescriptor+0x38>)
 800a230:	f7ff fde8 	bl	8009e04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a234:	4b02      	ldr	r3, [pc, #8]	@ (800a240 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a236:	4618      	mov	r0, r3
 800a238:	3708      	adds	r7, #8
 800a23a:	46bd      	mov	sp, r7
 800a23c:	bd80      	pop	{r7, pc}
 800a23e:	bf00      	nop
 800a240:	20000e9c 	.word	0x20000e9c
 800a244:	0800b424 	.word	0x0800b424

0800a248 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a248:	b580      	push	{r7, lr}
 800a24a:	b082      	sub	sp, #8
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	4603      	mov	r3, r0
 800a250:	6039      	str	r1, [r7, #0]
 800a252:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a254:	683a      	ldr	r2, [r7, #0]
 800a256:	4904      	ldr	r1, [pc, #16]	@ (800a268 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a258:	4804      	ldr	r0, [pc, #16]	@ (800a26c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a25a:	f7ff fdd3 	bl	8009e04 <USBD_GetString>
  return USBD_StrDesc;
 800a25e:	4b02      	ldr	r3, [pc, #8]	@ (800a268 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a260:	4618      	mov	r0, r3
 800a262:	3708      	adds	r7, #8
 800a264:	46bd      	mov	sp, r7
 800a266:	bd80      	pop	{r7, pc}
 800a268:	20000e9c 	.word	0x20000e9c
 800a26c:	0800b43c 	.word	0x0800b43c

0800a270 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	4603      	mov	r3, r0
 800a278:	6039      	str	r1, [r7, #0]
 800a27a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	221a      	movs	r2, #26
 800a280:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a282:	f000 f843 	bl	800a30c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a286:	4b02      	ldr	r3, [pc, #8]	@ (800a290 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a288:	4618      	mov	r0, r3
 800a28a:	3708      	adds	r7, #8
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}
 800a290:	20000160 	.word	0x20000160

0800a294 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	4603      	mov	r3, r0
 800a29c:	6039      	str	r1, [r7, #0]
 800a29e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a2a0:	79fb      	ldrb	r3, [r7, #7]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d105      	bne.n	800a2b2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a2a6:	683a      	ldr	r2, [r7, #0]
 800a2a8:	4907      	ldr	r1, [pc, #28]	@ (800a2c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a2aa:	4808      	ldr	r0, [pc, #32]	@ (800a2cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a2ac:	f7ff fdaa 	bl	8009e04 <USBD_GetString>
 800a2b0:	e004      	b.n	800a2bc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a2b2:	683a      	ldr	r2, [r7, #0]
 800a2b4:	4904      	ldr	r1, [pc, #16]	@ (800a2c8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a2b6:	4805      	ldr	r0, [pc, #20]	@ (800a2cc <USBD_FS_ConfigStrDescriptor+0x38>)
 800a2b8:	f7ff fda4 	bl	8009e04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2bc:	4b02      	ldr	r3, [pc, #8]	@ (800a2c8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3708      	adds	r7, #8
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
 800a2c6:	bf00      	nop
 800a2c8:	20000e9c 	.word	0x20000e9c
 800a2cc:	0800b450 	.word	0x0800b450

0800a2d0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b082      	sub	sp, #8
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	4603      	mov	r3, r0
 800a2d8:	6039      	str	r1, [r7, #0]
 800a2da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a2dc:	79fb      	ldrb	r3, [r7, #7]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d105      	bne.n	800a2ee <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a2e2:	683a      	ldr	r2, [r7, #0]
 800a2e4:	4907      	ldr	r1, [pc, #28]	@ (800a304 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a2e6:	4808      	ldr	r0, [pc, #32]	@ (800a308 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a2e8:	f7ff fd8c 	bl	8009e04 <USBD_GetString>
 800a2ec:	e004      	b.n	800a2f8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a2ee:	683a      	ldr	r2, [r7, #0]
 800a2f0:	4904      	ldr	r1, [pc, #16]	@ (800a304 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a2f2:	4805      	ldr	r0, [pc, #20]	@ (800a308 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a2f4:	f7ff fd86 	bl	8009e04 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a2f8:	4b02      	ldr	r3, [pc, #8]	@ (800a304 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	3708      	adds	r7, #8
 800a2fe:	46bd      	mov	sp, r7
 800a300:	bd80      	pop	{r7, pc}
 800a302:	bf00      	nop
 800a304:	20000e9c 	.word	0x20000e9c
 800a308:	0800b45c 	.word	0x0800b45c

0800a30c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b084      	sub	sp, #16
 800a310:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a312:	4b0f      	ldr	r3, [pc, #60]	@ (800a350 <Get_SerialNum+0x44>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a318:	4b0e      	ldr	r3, [pc, #56]	@ (800a354 <Get_SerialNum+0x48>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a31e:	4b0e      	ldr	r3, [pc, #56]	@ (800a358 <Get_SerialNum+0x4c>)
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a324:	68fa      	ldr	r2, [r7, #12]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	4413      	add	r3, r2
 800a32a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d009      	beq.n	800a346 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a332:	2208      	movs	r2, #8
 800a334:	4909      	ldr	r1, [pc, #36]	@ (800a35c <Get_SerialNum+0x50>)
 800a336:	68f8      	ldr	r0, [r7, #12]
 800a338:	f000 f814 	bl	800a364 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a33c:	2204      	movs	r2, #4
 800a33e:	4908      	ldr	r1, [pc, #32]	@ (800a360 <Get_SerialNum+0x54>)
 800a340:	68b8      	ldr	r0, [r7, #8]
 800a342:	f000 f80f 	bl	800a364 <IntToUnicode>
  }
}
 800a346:	bf00      	nop
 800a348:	3710      	adds	r7, #16
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}
 800a34e:	bf00      	nop
 800a350:	1ffff7ac 	.word	0x1ffff7ac
 800a354:	1ffff7b0 	.word	0x1ffff7b0
 800a358:	1ffff7b4 	.word	0x1ffff7b4
 800a35c:	20000162 	.word	0x20000162
 800a360:	20000172 	.word	0x20000172

0800a364 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a364:	b480      	push	{r7}
 800a366:	b087      	sub	sp, #28
 800a368:	af00      	add	r7, sp, #0
 800a36a:	60f8      	str	r0, [r7, #12]
 800a36c:	60b9      	str	r1, [r7, #8]
 800a36e:	4613      	mov	r3, r2
 800a370:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a372:	2300      	movs	r3, #0
 800a374:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a376:	2300      	movs	r3, #0
 800a378:	75fb      	strb	r3, [r7, #23]
 800a37a:	e027      	b.n	800a3cc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	0f1b      	lsrs	r3, r3, #28
 800a380:	2b09      	cmp	r3, #9
 800a382:	d80b      	bhi.n	800a39c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	0f1b      	lsrs	r3, r3, #28
 800a388:	b2da      	uxtb	r2, r3
 800a38a:	7dfb      	ldrb	r3, [r7, #23]
 800a38c:	005b      	lsls	r3, r3, #1
 800a38e:	4619      	mov	r1, r3
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	440b      	add	r3, r1
 800a394:	3230      	adds	r2, #48	@ 0x30
 800a396:	b2d2      	uxtb	r2, r2
 800a398:	701a      	strb	r2, [r3, #0]
 800a39a:	e00a      	b.n	800a3b2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	0f1b      	lsrs	r3, r3, #28
 800a3a0:	b2da      	uxtb	r2, r3
 800a3a2:	7dfb      	ldrb	r3, [r7, #23]
 800a3a4:	005b      	lsls	r3, r3, #1
 800a3a6:	4619      	mov	r1, r3
 800a3a8:	68bb      	ldr	r3, [r7, #8]
 800a3aa:	440b      	add	r3, r1
 800a3ac:	3237      	adds	r2, #55	@ 0x37
 800a3ae:	b2d2      	uxtb	r2, r2
 800a3b0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	011b      	lsls	r3, r3, #4
 800a3b6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a3b8:	7dfb      	ldrb	r3, [r7, #23]
 800a3ba:	005b      	lsls	r3, r3, #1
 800a3bc:	3301      	adds	r3, #1
 800a3be:	68ba      	ldr	r2, [r7, #8]
 800a3c0:	4413      	add	r3, r2
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a3c6:	7dfb      	ldrb	r3, [r7, #23]
 800a3c8:	3301      	adds	r3, #1
 800a3ca:	75fb      	strb	r3, [r7, #23]
 800a3cc:	7dfa      	ldrb	r2, [r7, #23]
 800a3ce:	79fb      	ldrb	r3, [r7, #7]
 800a3d0:	429a      	cmp	r2, r3
 800a3d2:	d3d3      	bcc.n	800a37c <IntToUnicode+0x18>
  }
}
 800a3d4:	bf00      	nop
 800a3d6:	bf00      	nop
 800a3d8:	371c      	adds	r7, #28
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr
	...

0800a3e4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b08a      	sub	sp, #40	@ 0x28
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a3ec:	f107 0314 	add.w	r3, r7, #20
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	601a      	str	r2, [r3, #0]
 800a3f4:	605a      	str	r2, [r3, #4]
 800a3f6:	609a      	str	r2, [r3, #8]
 800a3f8:	60da      	str	r2, [r3, #12]
 800a3fa:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB)
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	4a1c      	ldr	r2, [pc, #112]	@ (800a474 <HAL_PCD_MspInit+0x90>)
 800a402:	4293      	cmp	r3, r2
 800a404:	d131      	bne.n	800a46a <HAL_PCD_MspInit+0x86>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a406:	4b1c      	ldr	r3, [pc, #112]	@ (800a478 <HAL_PCD_MspInit+0x94>)
 800a408:	695b      	ldr	r3, [r3, #20]
 800a40a:	4a1b      	ldr	r2, [pc, #108]	@ (800a478 <HAL_PCD_MspInit+0x94>)
 800a40c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a410:	6153      	str	r3, [r2, #20]
 800a412:	4b19      	ldr	r3, [pc, #100]	@ (800a478 <HAL_PCD_MspInit+0x94>)
 800a414:	695b      	ldr	r3, [r3, #20]
 800a416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a41a:	613b      	str	r3, [r7, #16]
 800a41c:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = DM_Pin|DP_Pin;
 800a41e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a422:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a424:	2302      	movs	r3, #2
 800a426:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a428:	2300      	movs	r3, #0
 800a42a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a42c:	2303      	movs	r3, #3
 800a42e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800a430:	230e      	movs	r3, #14
 800a432:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a434:	f107 0314 	add.w	r3, r7, #20
 800a438:	4619      	mov	r1, r3
 800a43a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a43e:	f7f6 fe63 	bl	8001108 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a442:	4b0d      	ldr	r3, [pc, #52]	@ (800a478 <HAL_PCD_MspInit+0x94>)
 800a444:	69db      	ldr	r3, [r3, #28]
 800a446:	4a0c      	ldr	r2, [pc, #48]	@ (800a478 <HAL_PCD_MspInit+0x94>)
 800a448:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a44c:	61d3      	str	r3, [r2, #28]
 800a44e:	4b0a      	ldr	r3, [pc, #40]	@ (800a478 <HAL_PCD_MspInit+0x94>)
 800a450:	69db      	ldr	r3, [r3, #28]
 800a452:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a456:	60fb      	str	r3, [r7, #12]
 800a458:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800a45a:	2200      	movs	r2, #0
 800a45c:	2100      	movs	r1, #0
 800a45e:	2014      	movs	r0, #20
 800a460:	f7f6 fd9f 	bl	8000fa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800a464:	2014      	movs	r0, #20
 800a466:	f7f6 fdb8 	bl	8000fda <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a46a:	bf00      	nop
 800a46c:	3728      	adds	r7, #40	@ 0x28
 800a46e:	46bd      	mov	sp, r7
 800a470:	bd80      	pop	{r7, pc}
 800a472:	bf00      	nop
 800a474:	40005c00 	.word	0x40005c00
 800a478:	40021000 	.word	0x40021000

0800a47c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b082      	sub	sp, #8
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a490:	4619      	mov	r1, r3
 800a492:	4610      	mov	r0, r2
 800a494:	f7fe fd85 	bl	8008fa2 <USBD_LL_SetupStage>
}
 800a498:	bf00      	nop
 800a49a:	3708      	adds	r7, #8
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}

0800a4a0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b082      	sub	sp, #8
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	460b      	mov	r3, r1
 800a4aa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800a4b2:	78fa      	ldrb	r2, [r7, #3]
 800a4b4:	6879      	ldr	r1, [r7, #4]
 800a4b6:	4613      	mov	r3, r2
 800a4b8:	009b      	lsls	r3, r3, #2
 800a4ba:	4413      	add	r3, r2
 800a4bc:	00db      	lsls	r3, r3, #3
 800a4be:	440b      	add	r3, r1
 800a4c0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a4c4:	681a      	ldr	r2, [r3, #0]
 800a4c6:	78fb      	ldrb	r3, [r7, #3]
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	f7fe fdb7 	bl	800903c <USBD_LL_DataOutStage>
}
 800a4ce:	bf00      	nop
 800a4d0:	3708      	adds	r7, #8
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a4d6:	b580      	push	{r7, lr}
 800a4d8:	b082      	sub	sp, #8
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
 800a4de:	460b      	mov	r3, r1
 800a4e0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800a4e8:	78fa      	ldrb	r2, [r7, #3]
 800a4ea:	6879      	ldr	r1, [r7, #4]
 800a4ec:	4613      	mov	r3, r2
 800a4ee:	009b      	lsls	r3, r3, #2
 800a4f0:	4413      	add	r3, r2
 800a4f2:	00db      	lsls	r3, r3, #3
 800a4f4:	440b      	add	r3, r1
 800a4f6:	3324      	adds	r3, #36	@ 0x24
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	78fb      	ldrb	r3, [r7, #3]
 800a4fc:	4619      	mov	r1, r3
 800a4fe:	f7fe fe0e 	bl	800911e <USBD_LL_DataInStage>
}
 800a502:	bf00      	nop
 800a504:	3708      	adds	r7, #8
 800a506:	46bd      	mov	sp, r7
 800a508:	bd80      	pop	{r7, pc}

0800a50a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a50a:	b580      	push	{r7, lr}
 800a50c:	b082      	sub	sp, #8
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a518:	4618      	mov	r0, r3
 800a51a:	f7fe ff21 	bl	8009360 <USBD_LL_SOF>
}
 800a51e:	bf00      	nop
 800a520:	3708      	adds	r7, #8
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}

0800a526 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a526:	b580      	push	{r7, lr}
 800a528:	b084      	sub	sp, #16
 800a52a:	af00      	add	r7, sp, #0
 800a52c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a52e:	2301      	movs	r3, #1
 800a530:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	795b      	ldrb	r3, [r3, #5]
 800a536:	2b02      	cmp	r3, #2
 800a538:	d001      	beq.n	800a53e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a53a:	f7f6 fa5f 	bl	80009fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a544:	7bfa      	ldrb	r2, [r7, #15]
 800a546:	4611      	mov	r1, r2
 800a548:	4618      	mov	r0, r3
 800a54a:	f7fe fece 	bl	80092ea <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a554:	4618      	mov	r0, r3
 800a556:	f7fe fe87 	bl	8009268 <USBD_LL_Reset>
}
 800a55a:	bf00      	nop
 800a55c:	3710      	adds	r7, #16
 800a55e:	46bd      	mov	sp, r7
 800a560:	bd80      	pop	{r7, pc}
	...

0800a564 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b082      	sub	sp, #8
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a572:	4618      	mov	r0, r3
 800a574:	f7fe fec9 	bl	800930a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	7a5b      	ldrb	r3, [r3, #9]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d005      	beq.n	800a58c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a580:	4b04      	ldr	r3, [pc, #16]	@ (800a594 <HAL_PCD_SuspendCallback+0x30>)
 800a582:	691b      	ldr	r3, [r3, #16]
 800a584:	4a03      	ldr	r2, [pc, #12]	@ (800a594 <HAL_PCD_SuspendCallback+0x30>)
 800a586:	f043 0306 	orr.w	r3, r3, #6
 800a58a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a58c:	bf00      	nop
 800a58e:	3708      	adds	r7, #8
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}
 800a594:	e000ed00 	.word	0xe000ed00

0800a598 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a598:	b580      	push	{r7, lr}
 800a59a:	b082      	sub	sp, #8
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	f7fe fec4 	bl	8009334 <USBD_LL_Resume>
}
 800a5ac:	bf00      	nop
 800a5ae:	3708      	adds	r7, #8
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}

0800a5b4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a5b4:	b580      	push	{r7, lr}
 800a5b6:	b082      	sub	sp, #8
 800a5b8:	af00      	add	r7, sp, #0
 800a5ba:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a5bc:	4a28      	ldr	r2, [pc, #160]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	f8c2 32d0 	str.w	r3, [r2, #720]	@ 0x2d0
  pdev->pData = &hpcd_USB_FS;
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	4a26      	ldr	r2, [pc, #152]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5c8:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a5cc:	4b24      	ldr	r3, [pc, #144]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5ce:	4a25      	ldr	r2, [pc, #148]	@ (800a664 <USBD_LL_Init+0xb0>)
 800a5d0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a5d2:	4b23      	ldr	r3, [pc, #140]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5d4:	2208      	movs	r2, #8
 800a5d6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a5d8:	4b21      	ldr	r3, [pc, #132]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5da:	2202      	movs	r2, #2
 800a5dc:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a5de:	4b20      	ldr	r3, [pc, #128]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5e0:	2202      	movs	r2, #2
 800a5e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a5e4:	4b1e      	ldr	r3, [pc, #120]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a5ea:	4b1d      	ldr	r3, [pc, #116]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a5f0:	481b      	ldr	r0, [pc, #108]	@ (800a660 <USBD_LL_Init+0xac>)
 800a5f2:	f7f6 ff1b 	bl	800142c <HAL_PCD_Init>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d001      	beq.n	800a600 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a5fc:	f7f6 f9fe 	bl	80009fc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a606:	2318      	movs	r3, #24
 800a608:	2200      	movs	r2, #0
 800a60a:	2100      	movs	r1, #0
 800a60c:	f7f8 fb94 	bl	8002d38 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a616:	2358      	movs	r3, #88	@ 0x58
 800a618:	2200      	movs	r2, #0
 800a61a:	2180      	movs	r1, #128	@ 0x80
 800a61c:	f7f8 fb8c 	bl	8002d38 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a626:	23c0      	movs	r3, #192	@ 0xc0
 800a628:	2200      	movs	r2, #0
 800a62a:	2181      	movs	r1, #129	@ 0x81
 800a62c:	f7f8 fb84 	bl	8002d38 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a636:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a63a:	2200      	movs	r2, #0
 800a63c:	2101      	movs	r1, #1
 800a63e:	f7f8 fb7b 	bl	8002d38 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a648:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a64c:	2200      	movs	r2, #0
 800a64e:	2182      	movs	r1, #130	@ 0x82
 800a650:	f7f8 fb72 	bl	8002d38 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a654:	2300      	movs	r3, #0
}
 800a656:	4618      	mov	r0, r3
 800a658:	3708      	adds	r7, #8
 800a65a:	46bd      	mov	sp, r7
 800a65c:	bd80      	pop	{r7, pc}
 800a65e:	bf00      	nop
 800a660:	2000109c 	.word	0x2000109c
 800a664:	40005c00 	.word	0x40005c00

0800a668 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b084      	sub	sp, #16
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a670:	2300      	movs	r3, #0
 800a672:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a674:	2300      	movs	r3, #0
 800a676:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a67e:	4618      	mov	r0, r3
 800a680:	f7f6 ff9b 	bl	80015ba <HAL_PCD_Start>
 800a684:	4603      	mov	r3, r0
 800a686:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a688:	7bfb      	ldrb	r3, [r7, #15]
 800a68a:	4618      	mov	r0, r3
 800a68c:	f000 f952 	bl	800a934 <USBD_Get_USB_Status>
 800a690:	4603      	mov	r3, r0
 800a692:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a694:	7bbb      	ldrb	r3, [r7, #14]
}
 800a696:	4618      	mov	r0, r3
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}

0800a69e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a69e:	b580      	push	{r7, lr}
 800a6a0:	b084      	sub	sp, #16
 800a6a2:	af00      	add	r7, sp, #0
 800a6a4:	6078      	str	r0, [r7, #4]
 800a6a6:	4608      	mov	r0, r1
 800a6a8:	4611      	mov	r1, r2
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	70fb      	strb	r3, [r7, #3]
 800a6b0:	460b      	mov	r3, r1
 800a6b2:	70bb      	strb	r3, [r7, #2]
 800a6b4:	4613      	mov	r3, r2
 800a6b6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6bc:	2300      	movs	r3, #0
 800a6be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a6c6:	78bb      	ldrb	r3, [r7, #2]
 800a6c8:	883a      	ldrh	r2, [r7, #0]
 800a6ca:	78f9      	ldrb	r1, [r7, #3]
 800a6cc:	f7f7 f893 	bl	80017f6 <HAL_PCD_EP_Open>
 800a6d0:	4603      	mov	r3, r0
 800a6d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6d4:	7bfb      	ldrb	r3, [r7, #15]
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	f000 f92c 	bl	800a934 <USBD_Get_USB_Status>
 800a6dc:	4603      	mov	r3, r0
 800a6de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a6e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a6e2:	4618      	mov	r0, r3
 800a6e4:	3710      	adds	r7, #16
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b084      	sub	sp, #16
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	6078      	str	r0, [r7, #4]
 800a6f2:	460b      	mov	r3, r1
 800a6f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6f6:	2300      	movs	r3, #0
 800a6f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6fa:	2300      	movs	r3, #0
 800a6fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a704:	78fa      	ldrb	r2, [r7, #3]
 800a706:	4611      	mov	r1, r2
 800a708:	4618      	mov	r0, r3
 800a70a:	f7f7 f8d1 	bl	80018b0 <HAL_PCD_EP_Close>
 800a70e:	4603      	mov	r3, r0
 800a710:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a712:	7bfb      	ldrb	r3, [r7, #15]
 800a714:	4618      	mov	r0, r3
 800a716:	f000 f90d 	bl	800a934 <USBD_Get_USB_Status>
 800a71a:	4603      	mov	r3, r0
 800a71c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a71e:	7bbb      	ldrb	r3, [r7, #14]
}
 800a720:	4618      	mov	r0, r3
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b084      	sub	sp, #16
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
 800a730:	460b      	mov	r3, r1
 800a732:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a734:	2300      	movs	r3, #0
 800a736:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a738:	2300      	movs	r3, #0
 800a73a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a742:	78fa      	ldrb	r2, [r7, #3]
 800a744:	4611      	mov	r1, r2
 800a746:	4618      	mov	r0, r3
 800a748:	f7f7 f97a 	bl	8001a40 <HAL_PCD_EP_SetStall>
 800a74c:	4603      	mov	r3, r0
 800a74e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a750:	7bfb      	ldrb	r3, [r7, #15]
 800a752:	4618      	mov	r0, r3
 800a754:	f000 f8ee 	bl	800a934 <USBD_Get_USB_Status>
 800a758:	4603      	mov	r3, r0
 800a75a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a75c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a75e:	4618      	mov	r0, r3
 800a760:	3710      	adds	r7, #16
 800a762:	46bd      	mov	sp, r7
 800a764:	bd80      	pop	{r7, pc}

0800a766 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a766:	b580      	push	{r7, lr}
 800a768:	b084      	sub	sp, #16
 800a76a:	af00      	add	r7, sp, #0
 800a76c:	6078      	str	r0, [r7, #4]
 800a76e:	460b      	mov	r3, r1
 800a770:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a772:	2300      	movs	r3, #0
 800a774:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a776:	2300      	movs	r3, #0
 800a778:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a780:	78fa      	ldrb	r2, [r7, #3]
 800a782:	4611      	mov	r1, r2
 800a784:	4618      	mov	r0, r3
 800a786:	f7f7 f9ad 	bl	8001ae4 <HAL_PCD_EP_ClrStall>
 800a78a:	4603      	mov	r3, r0
 800a78c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a78e:	7bfb      	ldrb	r3, [r7, #15]
 800a790:	4618      	mov	r0, r3
 800a792:	f000 f8cf 	bl	800a934 <USBD_Get_USB_Status>
 800a796:	4603      	mov	r3, r0
 800a798:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a79a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3710      	adds	r7, #16
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}

0800a7a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b085      	sub	sp, #20
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	460b      	mov	r3, r1
 800a7ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a7b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a7b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	da0b      	bge.n	800a7d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a7c0:	78fb      	ldrb	r3, [r7, #3]
 800a7c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a7c6:	68f9      	ldr	r1, [r7, #12]
 800a7c8:	4613      	mov	r3, r2
 800a7ca:	009b      	lsls	r3, r3, #2
 800a7cc:	4413      	add	r3, r2
 800a7ce:	00db      	lsls	r3, r3, #3
 800a7d0:	440b      	add	r3, r1
 800a7d2:	3312      	adds	r3, #18
 800a7d4:	781b      	ldrb	r3, [r3, #0]
 800a7d6:	e00b      	b.n	800a7f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a7d8:	78fb      	ldrb	r3, [r7, #3]
 800a7da:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a7de:	68f9      	ldr	r1, [r7, #12]
 800a7e0:	4613      	mov	r3, r2
 800a7e2:	009b      	lsls	r3, r3, #2
 800a7e4:	4413      	add	r3, r2
 800a7e6:	00db      	lsls	r3, r3, #3
 800a7e8:	440b      	add	r3, r1
 800a7ea:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a7ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3714      	adds	r7, #20
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b084      	sub	sp, #16
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	460b      	mov	r3, r1
 800a806:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a808:	2300      	movs	r3, #0
 800a80a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a80c:	2300      	movs	r3, #0
 800a80e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a816:	78fa      	ldrb	r2, [r7, #3]
 800a818:	4611      	mov	r1, r2
 800a81a:	4618      	mov	r0, r3
 800a81c:	f7f6 ffc7 	bl	80017ae <HAL_PCD_SetAddress>
 800a820:	4603      	mov	r3, r0
 800a822:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a824:	7bfb      	ldrb	r3, [r7, #15]
 800a826:	4618      	mov	r0, r3
 800a828:	f000 f884 	bl	800a934 <USBD_Get_USB_Status>
 800a82c:	4603      	mov	r3, r0
 800a82e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a830:	7bbb      	ldrb	r3, [r7, #14]
}
 800a832:	4618      	mov	r0, r3
 800a834:	3710      	adds	r7, #16
 800a836:	46bd      	mov	sp, r7
 800a838:	bd80      	pop	{r7, pc}

0800a83a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a83a:	b580      	push	{r7, lr}
 800a83c:	b086      	sub	sp, #24
 800a83e:	af00      	add	r7, sp, #0
 800a840:	60f8      	str	r0, [r7, #12]
 800a842:	607a      	str	r2, [r7, #4]
 800a844:	461a      	mov	r2, r3
 800a846:	460b      	mov	r3, r1
 800a848:	72fb      	strb	r3, [r7, #11]
 800a84a:	4613      	mov	r3, r2
 800a84c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a84e:	2300      	movs	r3, #0
 800a850:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a852:	2300      	movs	r3, #0
 800a854:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a85c:	893b      	ldrh	r3, [r7, #8]
 800a85e:	7af9      	ldrb	r1, [r7, #11]
 800a860:	687a      	ldr	r2, [r7, #4]
 800a862:	f7f7 f8b6 	bl	80019d2 <HAL_PCD_EP_Transmit>
 800a866:	4603      	mov	r3, r0
 800a868:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a86a:	7dfb      	ldrb	r3, [r7, #23]
 800a86c:	4618      	mov	r0, r3
 800a86e:	f000 f861 	bl	800a934 <USBD_Get_USB_Status>
 800a872:	4603      	mov	r3, r0
 800a874:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a876:	7dbb      	ldrb	r3, [r7, #22]
}
 800a878:	4618      	mov	r0, r3
 800a87a:	3718      	adds	r7, #24
 800a87c:	46bd      	mov	sp, r7
 800a87e:	bd80      	pop	{r7, pc}

0800a880 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a880:	b580      	push	{r7, lr}
 800a882:	b086      	sub	sp, #24
 800a884:	af00      	add	r7, sp, #0
 800a886:	60f8      	str	r0, [r7, #12]
 800a888:	607a      	str	r2, [r7, #4]
 800a88a:	461a      	mov	r2, r3
 800a88c:	460b      	mov	r3, r1
 800a88e:	72fb      	strb	r3, [r7, #11]
 800a890:	4613      	mov	r3, r2
 800a892:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a894:	2300      	movs	r3, #0
 800a896:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a898:	2300      	movs	r3, #0
 800a89a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a8a2:	893b      	ldrh	r3, [r7, #8]
 800a8a4:	7af9      	ldrb	r1, [r7, #11]
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	f7f7 f84a 	bl	8001940 <HAL_PCD_EP_Receive>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8b0:	7dfb      	ldrb	r3, [r7, #23]
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f000 f83e 	bl	800a934 <USBD_Get_USB_Status>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a8bc:	7dbb      	ldrb	r3, [r7, #22]
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	3718      	adds	r7, #24
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	bd80      	pop	{r7, pc}

0800a8c6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8c6:	b580      	push	{r7, lr}
 800a8c8:	b082      	sub	sp, #8
 800a8ca:	af00      	add	r7, sp, #0
 800a8cc:	6078      	str	r0, [r7, #4]
 800a8ce:	460b      	mov	r3, r1
 800a8d0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a8d8:	78fa      	ldrb	r2, [r7, #3]
 800a8da:	4611      	mov	r1, r2
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7f7 f860 	bl	80019a2 <HAL_PCD_EP_GetRxCount>
 800a8e2:	4603      	mov	r3, r0
}
 800a8e4:	4618      	mov	r0, r3
 800a8e6:	3708      	adds	r7, #8
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b083      	sub	sp, #12
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a8f4:	4b03      	ldr	r3, [pc, #12]	@ (800a904 <USBD_static_malloc+0x18>)
}
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	370c      	adds	r7, #12
 800a8fa:	46bd      	mov	sp, r7
 800a8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a900:	4770      	bx	lr
 800a902:	bf00      	nop
 800a904:	20001370 	.word	0x20001370

0800a908 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a908:	b480      	push	{r7}
 800a90a:	b083      	sub	sp, #12
 800a90c:	af00      	add	r7, sp, #0
 800a90e:	6078      	str	r0, [r7, #4]

}
 800a910:	bf00      	nop
 800a912:	370c      	adds	r7, #12
 800a914:	46bd      	mov	sp, r7
 800a916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91a:	4770      	bx	lr

0800a91c <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a91c:	b480      	push	{r7}
 800a91e:	b083      	sub	sp, #12
 800a920:	af00      	add	r7, sp, #0
 800a922:	6078      	str	r0, [r7, #4]
 800a924:	460b      	mov	r3, r1
 800a926:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a928:	bf00      	nop
 800a92a:	370c      	adds	r7, #12
 800a92c:	46bd      	mov	sp, r7
 800a92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a932:	4770      	bx	lr

0800a934 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a934:	b480      	push	{r7}
 800a936:	b085      	sub	sp, #20
 800a938:	af00      	add	r7, sp, #0
 800a93a:	4603      	mov	r3, r0
 800a93c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a93e:	2300      	movs	r3, #0
 800a940:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a942:	79fb      	ldrb	r3, [r7, #7]
 800a944:	2b03      	cmp	r3, #3
 800a946:	d817      	bhi.n	800a978 <USBD_Get_USB_Status+0x44>
 800a948:	a201      	add	r2, pc, #4	@ (adr r2, 800a950 <USBD_Get_USB_Status+0x1c>)
 800a94a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a94e:	bf00      	nop
 800a950:	0800a961 	.word	0x0800a961
 800a954:	0800a967 	.word	0x0800a967
 800a958:	0800a96d 	.word	0x0800a96d
 800a95c:	0800a973 	.word	0x0800a973
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a960:	2300      	movs	r3, #0
 800a962:	73fb      	strb	r3, [r7, #15]
    break;
 800a964:	e00b      	b.n	800a97e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a966:	2302      	movs	r3, #2
 800a968:	73fb      	strb	r3, [r7, #15]
    break;
 800a96a:	e008      	b.n	800a97e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a96c:	2301      	movs	r3, #1
 800a96e:	73fb      	strb	r3, [r7, #15]
    break;
 800a970:	e005      	b.n	800a97e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a972:	2302      	movs	r3, #2
 800a974:	73fb      	strb	r3, [r7, #15]
    break;
 800a976:	e002      	b.n	800a97e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a978:	2302      	movs	r3, #2
 800a97a:	73fb      	strb	r3, [r7, #15]
    break;
 800a97c:	bf00      	nop
  }
  return usb_status;
 800a97e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a980:	4618      	mov	r0, r3
 800a982:	3714      	adds	r7, #20
 800a984:	46bd      	mov	sp, r7
 800a986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98a:	4770      	bx	lr

0800a98c <sniprintf>:
 800a98c:	b40c      	push	{r2, r3}
 800a98e:	b530      	push	{r4, r5, lr}
 800a990:	4b18      	ldr	r3, [pc, #96]	@ (800a9f4 <sniprintf+0x68>)
 800a992:	1e0c      	subs	r4, r1, #0
 800a994:	681d      	ldr	r5, [r3, #0]
 800a996:	b09d      	sub	sp, #116	@ 0x74
 800a998:	da08      	bge.n	800a9ac <sniprintf+0x20>
 800a99a:	238b      	movs	r3, #139	@ 0x8b
 800a99c:	602b      	str	r3, [r5, #0]
 800a99e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a9a2:	b01d      	add	sp, #116	@ 0x74
 800a9a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a9a8:	b002      	add	sp, #8
 800a9aa:	4770      	bx	lr
 800a9ac:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a9b0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a9b4:	f04f 0300 	mov.w	r3, #0
 800a9b8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a9ba:	bf14      	ite	ne
 800a9bc:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800a9c0:	4623      	moveq	r3, r4
 800a9c2:	9304      	str	r3, [sp, #16]
 800a9c4:	9307      	str	r3, [sp, #28]
 800a9c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a9ca:	9002      	str	r0, [sp, #8]
 800a9cc:	9006      	str	r0, [sp, #24]
 800a9ce:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a9d2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a9d4:	ab21      	add	r3, sp, #132	@ 0x84
 800a9d6:	a902      	add	r1, sp, #8
 800a9d8:	4628      	mov	r0, r5
 800a9da:	9301      	str	r3, [sp, #4]
 800a9dc:	f000 f8b2 	bl	800ab44 <_svfiprintf_r>
 800a9e0:	1c43      	adds	r3, r0, #1
 800a9e2:	bfbc      	itt	lt
 800a9e4:	238b      	movlt	r3, #139	@ 0x8b
 800a9e6:	602b      	strlt	r3, [r5, #0]
 800a9e8:	2c00      	cmp	r4, #0
 800a9ea:	d0da      	beq.n	800a9a2 <sniprintf+0x16>
 800a9ec:	9b02      	ldr	r3, [sp, #8]
 800a9ee:	2200      	movs	r2, #0
 800a9f0:	701a      	strb	r2, [r3, #0]
 800a9f2:	e7d6      	b.n	800a9a2 <sniprintf+0x16>
 800a9f4:	2000017c 	.word	0x2000017c

0800a9f8 <memset>:
 800a9f8:	4402      	add	r2, r0
 800a9fa:	4603      	mov	r3, r0
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d100      	bne.n	800aa02 <memset+0xa>
 800aa00:	4770      	bx	lr
 800aa02:	f803 1b01 	strb.w	r1, [r3], #1
 800aa06:	e7f9      	b.n	800a9fc <memset+0x4>

0800aa08 <strstr>:
 800aa08:	780a      	ldrb	r2, [r1, #0]
 800aa0a:	b570      	push	{r4, r5, r6, lr}
 800aa0c:	b96a      	cbnz	r2, 800aa2a <strstr+0x22>
 800aa0e:	bd70      	pop	{r4, r5, r6, pc}
 800aa10:	429a      	cmp	r2, r3
 800aa12:	d109      	bne.n	800aa28 <strstr+0x20>
 800aa14:	460c      	mov	r4, r1
 800aa16:	4605      	mov	r5, r0
 800aa18:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d0f6      	beq.n	800aa0e <strstr+0x6>
 800aa20:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800aa24:	429e      	cmp	r6, r3
 800aa26:	d0f7      	beq.n	800aa18 <strstr+0x10>
 800aa28:	3001      	adds	r0, #1
 800aa2a:	7803      	ldrb	r3, [r0, #0]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d1ef      	bne.n	800aa10 <strstr+0x8>
 800aa30:	4618      	mov	r0, r3
 800aa32:	e7ec      	b.n	800aa0e <strstr+0x6>

0800aa34 <__errno>:
 800aa34:	4b01      	ldr	r3, [pc, #4]	@ (800aa3c <__errno+0x8>)
 800aa36:	6818      	ldr	r0, [r3, #0]
 800aa38:	4770      	bx	lr
 800aa3a:	bf00      	nop
 800aa3c:	2000017c 	.word	0x2000017c

0800aa40 <__libc_init_array>:
 800aa40:	b570      	push	{r4, r5, r6, lr}
 800aa42:	4d0d      	ldr	r5, [pc, #52]	@ (800aa78 <__libc_init_array+0x38>)
 800aa44:	4c0d      	ldr	r4, [pc, #52]	@ (800aa7c <__libc_init_array+0x3c>)
 800aa46:	1b64      	subs	r4, r4, r5
 800aa48:	10a4      	asrs	r4, r4, #2
 800aa4a:	2600      	movs	r6, #0
 800aa4c:	42a6      	cmp	r6, r4
 800aa4e:	d109      	bne.n	800aa64 <__libc_init_array+0x24>
 800aa50:	4d0b      	ldr	r5, [pc, #44]	@ (800aa80 <__libc_init_array+0x40>)
 800aa52:	4c0c      	ldr	r4, [pc, #48]	@ (800aa84 <__libc_init_array+0x44>)
 800aa54:	f000 fc86 	bl	800b364 <_init>
 800aa58:	1b64      	subs	r4, r4, r5
 800aa5a:	10a4      	asrs	r4, r4, #2
 800aa5c:	2600      	movs	r6, #0
 800aa5e:	42a6      	cmp	r6, r4
 800aa60:	d105      	bne.n	800aa6e <__libc_init_array+0x2e>
 800aa62:	bd70      	pop	{r4, r5, r6, pc}
 800aa64:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa68:	4798      	blx	r3
 800aa6a:	3601      	adds	r6, #1
 800aa6c:	e7ee      	b.n	800aa4c <__libc_init_array+0xc>
 800aa6e:	f855 3b04 	ldr.w	r3, [r5], #4
 800aa72:	4798      	blx	r3
 800aa74:	3601      	adds	r6, #1
 800aa76:	e7f2      	b.n	800aa5e <__libc_init_array+0x1e>
 800aa78:	0800b4e0 	.word	0x0800b4e0
 800aa7c:	0800b4e0 	.word	0x0800b4e0
 800aa80:	0800b4e0 	.word	0x0800b4e0
 800aa84:	0800b4e4 	.word	0x0800b4e4

0800aa88 <__retarget_lock_acquire_recursive>:
 800aa88:	4770      	bx	lr

0800aa8a <__retarget_lock_release_recursive>:
 800aa8a:	4770      	bx	lr

0800aa8c <__ssputs_r>:
 800aa8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa90:	688e      	ldr	r6, [r1, #8]
 800aa92:	461f      	mov	r7, r3
 800aa94:	42be      	cmp	r6, r7
 800aa96:	680b      	ldr	r3, [r1, #0]
 800aa98:	4682      	mov	sl, r0
 800aa9a:	460c      	mov	r4, r1
 800aa9c:	4690      	mov	r8, r2
 800aa9e:	d82d      	bhi.n	800aafc <__ssputs_r+0x70>
 800aaa0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aaa4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aaa8:	d026      	beq.n	800aaf8 <__ssputs_r+0x6c>
 800aaaa:	6965      	ldr	r5, [r4, #20]
 800aaac:	6909      	ldr	r1, [r1, #16]
 800aaae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aab2:	eba3 0901 	sub.w	r9, r3, r1
 800aab6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aaba:	1c7b      	adds	r3, r7, #1
 800aabc:	444b      	add	r3, r9
 800aabe:	106d      	asrs	r5, r5, #1
 800aac0:	429d      	cmp	r5, r3
 800aac2:	bf38      	it	cc
 800aac4:	461d      	movcc	r5, r3
 800aac6:	0553      	lsls	r3, r2, #21
 800aac8:	d527      	bpl.n	800ab1a <__ssputs_r+0x8e>
 800aaca:	4629      	mov	r1, r5
 800aacc:	f000 f958 	bl	800ad80 <_malloc_r>
 800aad0:	4606      	mov	r6, r0
 800aad2:	b360      	cbz	r0, 800ab2e <__ssputs_r+0xa2>
 800aad4:	6921      	ldr	r1, [r4, #16]
 800aad6:	464a      	mov	r2, r9
 800aad8:	f000 fbc2 	bl	800b260 <memcpy>
 800aadc:	89a3      	ldrh	r3, [r4, #12]
 800aade:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aae2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aae6:	81a3      	strh	r3, [r4, #12]
 800aae8:	6126      	str	r6, [r4, #16]
 800aaea:	6165      	str	r5, [r4, #20]
 800aaec:	444e      	add	r6, r9
 800aaee:	eba5 0509 	sub.w	r5, r5, r9
 800aaf2:	6026      	str	r6, [r4, #0]
 800aaf4:	60a5      	str	r5, [r4, #8]
 800aaf6:	463e      	mov	r6, r7
 800aaf8:	42be      	cmp	r6, r7
 800aafa:	d900      	bls.n	800aafe <__ssputs_r+0x72>
 800aafc:	463e      	mov	r6, r7
 800aafe:	6820      	ldr	r0, [r4, #0]
 800ab00:	4632      	mov	r2, r6
 800ab02:	4641      	mov	r1, r8
 800ab04:	f000 fb82 	bl	800b20c <memmove>
 800ab08:	68a3      	ldr	r3, [r4, #8]
 800ab0a:	1b9b      	subs	r3, r3, r6
 800ab0c:	60a3      	str	r3, [r4, #8]
 800ab0e:	6823      	ldr	r3, [r4, #0]
 800ab10:	4433      	add	r3, r6
 800ab12:	6023      	str	r3, [r4, #0]
 800ab14:	2000      	movs	r0, #0
 800ab16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab1a:	462a      	mov	r2, r5
 800ab1c:	f000 fb48 	bl	800b1b0 <_realloc_r>
 800ab20:	4606      	mov	r6, r0
 800ab22:	2800      	cmp	r0, #0
 800ab24:	d1e0      	bne.n	800aae8 <__ssputs_r+0x5c>
 800ab26:	6921      	ldr	r1, [r4, #16]
 800ab28:	4650      	mov	r0, sl
 800ab2a:	f000 fba7 	bl	800b27c <_free_r>
 800ab2e:	230c      	movs	r3, #12
 800ab30:	f8ca 3000 	str.w	r3, [sl]
 800ab34:	89a3      	ldrh	r3, [r4, #12]
 800ab36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab3a:	81a3      	strh	r3, [r4, #12]
 800ab3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab40:	e7e9      	b.n	800ab16 <__ssputs_r+0x8a>
	...

0800ab44 <_svfiprintf_r>:
 800ab44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab48:	4698      	mov	r8, r3
 800ab4a:	898b      	ldrh	r3, [r1, #12]
 800ab4c:	061b      	lsls	r3, r3, #24
 800ab4e:	b09d      	sub	sp, #116	@ 0x74
 800ab50:	4607      	mov	r7, r0
 800ab52:	460d      	mov	r5, r1
 800ab54:	4614      	mov	r4, r2
 800ab56:	d510      	bpl.n	800ab7a <_svfiprintf_r+0x36>
 800ab58:	690b      	ldr	r3, [r1, #16]
 800ab5a:	b973      	cbnz	r3, 800ab7a <_svfiprintf_r+0x36>
 800ab5c:	2140      	movs	r1, #64	@ 0x40
 800ab5e:	f000 f90f 	bl	800ad80 <_malloc_r>
 800ab62:	6028      	str	r0, [r5, #0]
 800ab64:	6128      	str	r0, [r5, #16]
 800ab66:	b930      	cbnz	r0, 800ab76 <_svfiprintf_r+0x32>
 800ab68:	230c      	movs	r3, #12
 800ab6a:	603b      	str	r3, [r7, #0]
 800ab6c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab70:	b01d      	add	sp, #116	@ 0x74
 800ab72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab76:	2340      	movs	r3, #64	@ 0x40
 800ab78:	616b      	str	r3, [r5, #20]
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab7e:	2320      	movs	r3, #32
 800ab80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab84:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab88:	2330      	movs	r3, #48	@ 0x30
 800ab8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800ad28 <_svfiprintf_r+0x1e4>
 800ab8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab92:	f04f 0901 	mov.w	r9, #1
 800ab96:	4623      	mov	r3, r4
 800ab98:	469a      	mov	sl, r3
 800ab9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab9e:	b10a      	cbz	r2, 800aba4 <_svfiprintf_r+0x60>
 800aba0:	2a25      	cmp	r2, #37	@ 0x25
 800aba2:	d1f9      	bne.n	800ab98 <_svfiprintf_r+0x54>
 800aba4:	ebba 0b04 	subs.w	fp, sl, r4
 800aba8:	d00b      	beq.n	800abc2 <_svfiprintf_r+0x7e>
 800abaa:	465b      	mov	r3, fp
 800abac:	4622      	mov	r2, r4
 800abae:	4629      	mov	r1, r5
 800abb0:	4638      	mov	r0, r7
 800abb2:	f7ff ff6b 	bl	800aa8c <__ssputs_r>
 800abb6:	3001      	adds	r0, #1
 800abb8:	f000 80a7 	beq.w	800ad0a <_svfiprintf_r+0x1c6>
 800abbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800abbe:	445a      	add	r2, fp
 800abc0:	9209      	str	r2, [sp, #36]	@ 0x24
 800abc2:	f89a 3000 	ldrb.w	r3, [sl]
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	f000 809f 	beq.w	800ad0a <_svfiprintf_r+0x1c6>
 800abcc:	2300      	movs	r3, #0
 800abce:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800abd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abd6:	f10a 0a01 	add.w	sl, sl, #1
 800abda:	9304      	str	r3, [sp, #16]
 800abdc:	9307      	str	r3, [sp, #28]
 800abde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abe2:	931a      	str	r3, [sp, #104]	@ 0x68
 800abe4:	4654      	mov	r4, sl
 800abe6:	2205      	movs	r2, #5
 800abe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abec:	484e      	ldr	r0, [pc, #312]	@ (800ad28 <_svfiprintf_r+0x1e4>)
 800abee:	f7f5 faf7 	bl	80001e0 <memchr>
 800abf2:	9a04      	ldr	r2, [sp, #16]
 800abf4:	b9d8      	cbnz	r0, 800ac2e <_svfiprintf_r+0xea>
 800abf6:	06d0      	lsls	r0, r2, #27
 800abf8:	bf44      	itt	mi
 800abfa:	2320      	movmi	r3, #32
 800abfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac00:	0711      	lsls	r1, r2, #28
 800ac02:	bf44      	itt	mi
 800ac04:	232b      	movmi	r3, #43	@ 0x2b
 800ac06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ac0a:	f89a 3000 	ldrb.w	r3, [sl]
 800ac0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac10:	d015      	beq.n	800ac3e <_svfiprintf_r+0xfa>
 800ac12:	9a07      	ldr	r2, [sp, #28]
 800ac14:	4654      	mov	r4, sl
 800ac16:	2000      	movs	r0, #0
 800ac18:	f04f 0c0a 	mov.w	ip, #10
 800ac1c:	4621      	mov	r1, r4
 800ac1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac22:	3b30      	subs	r3, #48	@ 0x30
 800ac24:	2b09      	cmp	r3, #9
 800ac26:	d94b      	bls.n	800acc0 <_svfiprintf_r+0x17c>
 800ac28:	b1b0      	cbz	r0, 800ac58 <_svfiprintf_r+0x114>
 800ac2a:	9207      	str	r2, [sp, #28]
 800ac2c:	e014      	b.n	800ac58 <_svfiprintf_r+0x114>
 800ac2e:	eba0 0308 	sub.w	r3, r0, r8
 800ac32:	fa09 f303 	lsl.w	r3, r9, r3
 800ac36:	4313      	orrs	r3, r2
 800ac38:	9304      	str	r3, [sp, #16]
 800ac3a:	46a2      	mov	sl, r4
 800ac3c:	e7d2      	b.n	800abe4 <_svfiprintf_r+0xa0>
 800ac3e:	9b03      	ldr	r3, [sp, #12]
 800ac40:	1d19      	adds	r1, r3, #4
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	9103      	str	r1, [sp, #12]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	bfbb      	ittet	lt
 800ac4a:	425b      	neglt	r3, r3
 800ac4c:	f042 0202 	orrlt.w	r2, r2, #2
 800ac50:	9307      	strge	r3, [sp, #28]
 800ac52:	9307      	strlt	r3, [sp, #28]
 800ac54:	bfb8      	it	lt
 800ac56:	9204      	strlt	r2, [sp, #16]
 800ac58:	7823      	ldrb	r3, [r4, #0]
 800ac5a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac5c:	d10a      	bne.n	800ac74 <_svfiprintf_r+0x130>
 800ac5e:	7863      	ldrb	r3, [r4, #1]
 800ac60:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac62:	d132      	bne.n	800acca <_svfiprintf_r+0x186>
 800ac64:	9b03      	ldr	r3, [sp, #12]
 800ac66:	1d1a      	adds	r2, r3, #4
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	9203      	str	r2, [sp, #12]
 800ac6c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac70:	3402      	adds	r4, #2
 800ac72:	9305      	str	r3, [sp, #20]
 800ac74:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ad38 <_svfiprintf_r+0x1f4>
 800ac78:	7821      	ldrb	r1, [r4, #0]
 800ac7a:	2203      	movs	r2, #3
 800ac7c:	4650      	mov	r0, sl
 800ac7e:	f7f5 faaf 	bl	80001e0 <memchr>
 800ac82:	b138      	cbz	r0, 800ac94 <_svfiprintf_r+0x150>
 800ac84:	9b04      	ldr	r3, [sp, #16]
 800ac86:	eba0 000a 	sub.w	r0, r0, sl
 800ac8a:	2240      	movs	r2, #64	@ 0x40
 800ac8c:	4082      	lsls	r2, r0
 800ac8e:	4313      	orrs	r3, r2
 800ac90:	3401      	adds	r4, #1
 800ac92:	9304      	str	r3, [sp, #16]
 800ac94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac98:	4824      	ldr	r0, [pc, #144]	@ (800ad2c <_svfiprintf_r+0x1e8>)
 800ac9a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac9e:	2206      	movs	r2, #6
 800aca0:	f7f5 fa9e 	bl	80001e0 <memchr>
 800aca4:	2800      	cmp	r0, #0
 800aca6:	d036      	beq.n	800ad16 <_svfiprintf_r+0x1d2>
 800aca8:	4b21      	ldr	r3, [pc, #132]	@ (800ad30 <_svfiprintf_r+0x1ec>)
 800acaa:	bb1b      	cbnz	r3, 800acf4 <_svfiprintf_r+0x1b0>
 800acac:	9b03      	ldr	r3, [sp, #12]
 800acae:	3307      	adds	r3, #7
 800acb0:	f023 0307 	bic.w	r3, r3, #7
 800acb4:	3308      	adds	r3, #8
 800acb6:	9303      	str	r3, [sp, #12]
 800acb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acba:	4433      	add	r3, r6
 800acbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800acbe:	e76a      	b.n	800ab96 <_svfiprintf_r+0x52>
 800acc0:	fb0c 3202 	mla	r2, ip, r2, r3
 800acc4:	460c      	mov	r4, r1
 800acc6:	2001      	movs	r0, #1
 800acc8:	e7a8      	b.n	800ac1c <_svfiprintf_r+0xd8>
 800acca:	2300      	movs	r3, #0
 800accc:	3401      	adds	r4, #1
 800acce:	9305      	str	r3, [sp, #20]
 800acd0:	4619      	mov	r1, r3
 800acd2:	f04f 0c0a 	mov.w	ip, #10
 800acd6:	4620      	mov	r0, r4
 800acd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acdc:	3a30      	subs	r2, #48	@ 0x30
 800acde:	2a09      	cmp	r2, #9
 800ace0:	d903      	bls.n	800acea <_svfiprintf_r+0x1a6>
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d0c6      	beq.n	800ac74 <_svfiprintf_r+0x130>
 800ace6:	9105      	str	r1, [sp, #20]
 800ace8:	e7c4      	b.n	800ac74 <_svfiprintf_r+0x130>
 800acea:	fb0c 2101 	mla	r1, ip, r1, r2
 800acee:	4604      	mov	r4, r0
 800acf0:	2301      	movs	r3, #1
 800acf2:	e7f0      	b.n	800acd6 <_svfiprintf_r+0x192>
 800acf4:	ab03      	add	r3, sp, #12
 800acf6:	9300      	str	r3, [sp, #0]
 800acf8:	462a      	mov	r2, r5
 800acfa:	4b0e      	ldr	r3, [pc, #56]	@ (800ad34 <_svfiprintf_r+0x1f0>)
 800acfc:	a904      	add	r1, sp, #16
 800acfe:	4638      	mov	r0, r7
 800ad00:	f3af 8000 	nop.w
 800ad04:	1c42      	adds	r2, r0, #1
 800ad06:	4606      	mov	r6, r0
 800ad08:	d1d6      	bne.n	800acb8 <_svfiprintf_r+0x174>
 800ad0a:	89ab      	ldrh	r3, [r5, #12]
 800ad0c:	065b      	lsls	r3, r3, #25
 800ad0e:	f53f af2d 	bmi.w	800ab6c <_svfiprintf_r+0x28>
 800ad12:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ad14:	e72c      	b.n	800ab70 <_svfiprintf_r+0x2c>
 800ad16:	ab03      	add	r3, sp, #12
 800ad18:	9300      	str	r3, [sp, #0]
 800ad1a:	462a      	mov	r2, r5
 800ad1c:	4b05      	ldr	r3, [pc, #20]	@ (800ad34 <_svfiprintf_r+0x1f0>)
 800ad1e:	a904      	add	r1, sp, #16
 800ad20:	4638      	mov	r0, r7
 800ad22:	f000 f91b 	bl	800af5c <_printf_i>
 800ad26:	e7ed      	b.n	800ad04 <_svfiprintf_r+0x1c0>
 800ad28:	0800b4a4 	.word	0x0800b4a4
 800ad2c:	0800b4ae 	.word	0x0800b4ae
 800ad30:	00000000 	.word	0x00000000
 800ad34:	0800aa8d 	.word	0x0800aa8d
 800ad38:	0800b4aa 	.word	0x0800b4aa

0800ad3c <sbrk_aligned>:
 800ad3c:	b570      	push	{r4, r5, r6, lr}
 800ad3e:	4e0f      	ldr	r6, [pc, #60]	@ (800ad7c <sbrk_aligned+0x40>)
 800ad40:	460c      	mov	r4, r1
 800ad42:	6831      	ldr	r1, [r6, #0]
 800ad44:	4605      	mov	r5, r0
 800ad46:	b911      	cbnz	r1, 800ad4e <sbrk_aligned+0x12>
 800ad48:	f000 fa7a 	bl	800b240 <_sbrk_r>
 800ad4c:	6030      	str	r0, [r6, #0]
 800ad4e:	4621      	mov	r1, r4
 800ad50:	4628      	mov	r0, r5
 800ad52:	f000 fa75 	bl	800b240 <_sbrk_r>
 800ad56:	1c43      	adds	r3, r0, #1
 800ad58:	d103      	bne.n	800ad62 <sbrk_aligned+0x26>
 800ad5a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800ad5e:	4620      	mov	r0, r4
 800ad60:	bd70      	pop	{r4, r5, r6, pc}
 800ad62:	1cc4      	adds	r4, r0, #3
 800ad64:	f024 0403 	bic.w	r4, r4, #3
 800ad68:	42a0      	cmp	r0, r4
 800ad6a:	d0f8      	beq.n	800ad5e <sbrk_aligned+0x22>
 800ad6c:	1a21      	subs	r1, r4, r0
 800ad6e:	4628      	mov	r0, r5
 800ad70:	f000 fa66 	bl	800b240 <_sbrk_r>
 800ad74:	3001      	adds	r0, #1
 800ad76:	d1f2      	bne.n	800ad5e <sbrk_aligned+0x22>
 800ad78:	e7ef      	b.n	800ad5a <sbrk_aligned+0x1e>
 800ad7a:	bf00      	nop
 800ad7c:	200016cc 	.word	0x200016cc

0800ad80 <_malloc_r>:
 800ad80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad84:	1ccd      	adds	r5, r1, #3
 800ad86:	f025 0503 	bic.w	r5, r5, #3
 800ad8a:	3508      	adds	r5, #8
 800ad8c:	2d0c      	cmp	r5, #12
 800ad8e:	bf38      	it	cc
 800ad90:	250c      	movcc	r5, #12
 800ad92:	2d00      	cmp	r5, #0
 800ad94:	4606      	mov	r6, r0
 800ad96:	db01      	blt.n	800ad9c <_malloc_r+0x1c>
 800ad98:	42a9      	cmp	r1, r5
 800ad9a:	d904      	bls.n	800ada6 <_malloc_r+0x26>
 800ad9c:	230c      	movs	r3, #12
 800ad9e:	6033      	str	r3, [r6, #0]
 800ada0:	2000      	movs	r0, #0
 800ada2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ada6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ae7c <_malloc_r+0xfc>
 800adaa:	f000 f9f5 	bl	800b198 <__malloc_lock>
 800adae:	f8d8 3000 	ldr.w	r3, [r8]
 800adb2:	461c      	mov	r4, r3
 800adb4:	bb44      	cbnz	r4, 800ae08 <_malloc_r+0x88>
 800adb6:	4629      	mov	r1, r5
 800adb8:	4630      	mov	r0, r6
 800adba:	f7ff ffbf 	bl	800ad3c <sbrk_aligned>
 800adbe:	1c43      	adds	r3, r0, #1
 800adc0:	4604      	mov	r4, r0
 800adc2:	d158      	bne.n	800ae76 <_malloc_r+0xf6>
 800adc4:	f8d8 4000 	ldr.w	r4, [r8]
 800adc8:	4627      	mov	r7, r4
 800adca:	2f00      	cmp	r7, #0
 800adcc:	d143      	bne.n	800ae56 <_malloc_r+0xd6>
 800adce:	2c00      	cmp	r4, #0
 800add0:	d04b      	beq.n	800ae6a <_malloc_r+0xea>
 800add2:	6823      	ldr	r3, [r4, #0]
 800add4:	4639      	mov	r1, r7
 800add6:	4630      	mov	r0, r6
 800add8:	eb04 0903 	add.w	r9, r4, r3
 800addc:	f000 fa30 	bl	800b240 <_sbrk_r>
 800ade0:	4581      	cmp	r9, r0
 800ade2:	d142      	bne.n	800ae6a <_malloc_r+0xea>
 800ade4:	6821      	ldr	r1, [r4, #0]
 800ade6:	1a6d      	subs	r5, r5, r1
 800ade8:	4629      	mov	r1, r5
 800adea:	4630      	mov	r0, r6
 800adec:	f7ff ffa6 	bl	800ad3c <sbrk_aligned>
 800adf0:	3001      	adds	r0, #1
 800adf2:	d03a      	beq.n	800ae6a <_malloc_r+0xea>
 800adf4:	6823      	ldr	r3, [r4, #0]
 800adf6:	442b      	add	r3, r5
 800adf8:	6023      	str	r3, [r4, #0]
 800adfa:	f8d8 3000 	ldr.w	r3, [r8]
 800adfe:	685a      	ldr	r2, [r3, #4]
 800ae00:	bb62      	cbnz	r2, 800ae5c <_malloc_r+0xdc>
 800ae02:	f8c8 7000 	str.w	r7, [r8]
 800ae06:	e00f      	b.n	800ae28 <_malloc_r+0xa8>
 800ae08:	6822      	ldr	r2, [r4, #0]
 800ae0a:	1b52      	subs	r2, r2, r5
 800ae0c:	d420      	bmi.n	800ae50 <_malloc_r+0xd0>
 800ae0e:	2a0b      	cmp	r2, #11
 800ae10:	d917      	bls.n	800ae42 <_malloc_r+0xc2>
 800ae12:	1961      	adds	r1, r4, r5
 800ae14:	42a3      	cmp	r3, r4
 800ae16:	6025      	str	r5, [r4, #0]
 800ae18:	bf18      	it	ne
 800ae1a:	6059      	strne	r1, [r3, #4]
 800ae1c:	6863      	ldr	r3, [r4, #4]
 800ae1e:	bf08      	it	eq
 800ae20:	f8c8 1000 	streq.w	r1, [r8]
 800ae24:	5162      	str	r2, [r4, r5]
 800ae26:	604b      	str	r3, [r1, #4]
 800ae28:	4630      	mov	r0, r6
 800ae2a:	f000 f9bb 	bl	800b1a4 <__malloc_unlock>
 800ae2e:	f104 000b 	add.w	r0, r4, #11
 800ae32:	1d23      	adds	r3, r4, #4
 800ae34:	f020 0007 	bic.w	r0, r0, #7
 800ae38:	1ac2      	subs	r2, r0, r3
 800ae3a:	bf1c      	itt	ne
 800ae3c:	1a1b      	subne	r3, r3, r0
 800ae3e:	50a3      	strne	r3, [r4, r2]
 800ae40:	e7af      	b.n	800ada2 <_malloc_r+0x22>
 800ae42:	6862      	ldr	r2, [r4, #4]
 800ae44:	42a3      	cmp	r3, r4
 800ae46:	bf0c      	ite	eq
 800ae48:	f8c8 2000 	streq.w	r2, [r8]
 800ae4c:	605a      	strne	r2, [r3, #4]
 800ae4e:	e7eb      	b.n	800ae28 <_malloc_r+0xa8>
 800ae50:	4623      	mov	r3, r4
 800ae52:	6864      	ldr	r4, [r4, #4]
 800ae54:	e7ae      	b.n	800adb4 <_malloc_r+0x34>
 800ae56:	463c      	mov	r4, r7
 800ae58:	687f      	ldr	r7, [r7, #4]
 800ae5a:	e7b6      	b.n	800adca <_malloc_r+0x4a>
 800ae5c:	461a      	mov	r2, r3
 800ae5e:	685b      	ldr	r3, [r3, #4]
 800ae60:	42a3      	cmp	r3, r4
 800ae62:	d1fb      	bne.n	800ae5c <_malloc_r+0xdc>
 800ae64:	2300      	movs	r3, #0
 800ae66:	6053      	str	r3, [r2, #4]
 800ae68:	e7de      	b.n	800ae28 <_malloc_r+0xa8>
 800ae6a:	230c      	movs	r3, #12
 800ae6c:	6033      	str	r3, [r6, #0]
 800ae6e:	4630      	mov	r0, r6
 800ae70:	f000 f998 	bl	800b1a4 <__malloc_unlock>
 800ae74:	e794      	b.n	800ada0 <_malloc_r+0x20>
 800ae76:	6005      	str	r5, [r0, #0]
 800ae78:	e7d6      	b.n	800ae28 <_malloc_r+0xa8>
 800ae7a:	bf00      	nop
 800ae7c:	200016d0 	.word	0x200016d0

0800ae80 <_printf_common>:
 800ae80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae84:	4616      	mov	r6, r2
 800ae86:	4698      	mov	r8, r3
 800ae88:	688a      	ldr	r2, [r1, #8]
 800ae8a:	690b      	ldr	r3, [r1, #16]
 800ae8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ae90:	4293      	cmp	r3, r2
 800ae92:	bfb8      	it	lt
 800ae94:	4613      	movlt	r3, r2
 800ae96:	6033      	str	r3, [r6, #0]
 800ae98:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ae9c:	4607      	mov	r7, r0
 800ae9e:	460c      	mov	r4, r1
 800aea0:	b10a      	cbz	r2, 800aea6 <_printf_common+0x26>
 800aea2:	3301      	adds	r3, #1
 800aea4:	6033      	str	r3, [r6, #0]
 800aea6:	6823      	ldr	r3, [r4, #0]
 800aea8:	0699      	lsls	r1, r3, #26
 800aeaa:	bf42      	ittt	mi
 800aeac:	6833      	ldrmi	r3, [r6, #0]
 800aeae:	3302      	addmi	r3, #2
 800aeb0:	6033      	strmi	r3, [r6, #0]
 800aeb2:	6825      	ldr	r5, [r4, #0]
 800aeb4:	f015 0506 	ands.w	r5, r5, #6
 800aeb8:	d106      	bne.n	800aec8 <_printf_common+0x48>
 800aeba:	f104 0a19 	add.w	sl, r4, #25
 800aebe:	68e3      	ldr	r3, [r4, #12]
 800aec0:	6832      	ldr	r2, [r6, #0]
 800aec2:	1a9b      	subs	r3, r3, r2
 800aec4:	42ab      	cmp	r3, r5
 800aec6:	dc26      	bgt.n	800af16 <_printf_common+0x96>
 800aec8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800aecc:	6822      	ldr	r2, [r4, #0]
 800aece:	3b00      	subs	r3, #0
 800aed0:	bf18      	it	ne
 800aed2:	2301      	movne	r3, #1
 800aed4:	0692      	lsls	r2, r2, #26
 800aed6:	d42b      	bmi.n	800af30 <_printf_common+0xb0>
 800aed8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800aedc:	4641      	mov	r1, r8
 800aede:	4638      	mov	r0, r7
 800aee0:	47c8      	blx	r9
 800aee2:	3001      	adds	r0, #1
 800aee4:	d01e      	beq.n	800af24 <_printf_common+0xa4>
 800aee6:	6823      	ldr	r3, [r4, #0]
 800aee8:	6922      	ldr	r2, [r4, #16]
 800aeea:	f003 0306 	and.w	r3, r3, #6
 800aeee:	2b04      	cmp	r3, #4
 800aef0:	bf02      	ittt	eq
 800aef2:	68e5      	ldreq	r5, [r4, #12]
 800aef4:	6833      	ldreq	r3, [r6, #0]
 800aef6:	1aed      	subeq	r5, r5, r3
 800aef8:	68a3      	ldr	r3, [r4, #8]
 800aefa:	bf0c      	ite	eq
 800aefc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af00:	2500      	movne	r5, #0
 800af02:	4293      	cmp	r3, r2
 800af04:	bfc4      	itt	gt
 800af06:	1a9b      	subgt	r3, r3, r2
 800af08:	18ed      	addgt	r5, r5, r3
 800af0a:	2600      	movs	r6, #0
 800af0c:	341a      	adds	r4, #26
 800af0e:	42b5      	cmp	r5, r6
 800af10:	d11a      	bne.n	800af48 <_printf_common+0xc8>
 800af12:	2000      	movs	r0, #0
 800af14:	e008      	b.n	800af28 <_printf_common+0xa8>
 800af16:	2301      	movs	r3, #1
 800af18:	4652      	mov	r2, sl
 800af1a:	4641      	mov	r1, r8
 800af1c:	4638      	mov	r0, r7
 800af1e:	47c8      	blx	r9
 800af20:	3001      	adds	r0, #1
 800af22:	d103      	bne.n	800af2c <_printf_common+0xac>
 800af24:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800af28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af2c:	3501      	adds	r5, #1
 800af2e:	e7c6      	b.n	800aebe <_printf_common+0x3e>
 800af30:	18e1      	adds	r1, r4, r3
 800af32:	1c5a      	adds	r2, r3, #1
 800af34:	2030      	movs	r0, #48	@ 0x30
 800af36:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af3a:	4422      	add	r2, r4
 800af3c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af44:	3302      	adds	r3, #2
 800af46:	e7c7      	b.n	800aed8 <_printf_common+0x58>
 800af48:	2301      	movs	r3, #1
 800af4a:	4622      	mov	r2, r4
 800af4c:	4641      	mov	r1, r8
 800af4e:	4638      	mov	r0, r7
 800af50:	47c8      	blx	r9
 800af52:	3001      	adds	r0, #1
 800af54:	d0e6      	beq.n	800af24 <_printf_common+0xa4>
 800af56:	3601      	adds	r6, #1
 800af58:	e7d9      	b.n	800af0e <_printf_common+0x8e>
	...

0800af5c <_printf_i>:
 800af5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af60:	7e0f      	ldrb	r7, [r1, #24]
 800af62:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800af64:	2f78      	cmp	r7, #120	@ 0x78
 800af66:	4691      	mov	r9, r2
 800af68:	4680      	mov	r8, r0
 800af6a:	460c      	mov	r4, r1
 800af6c:	469a      	mov	sl, r3
 800af6e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800af72:	d807      	bhi.n	800af84 <_printf_i+0x28>
 800af74:	2f62      	cmp	r7, #98	@ 0x62
 800af76:	d80a      	bhi.n	800af8e <_printf_i+0x32>
 800af78:	2f00      	cmp	r7, #0
 800af7a:	f000 80d1 	beq.w	800b120 <_printf_i+0x1c4>
 800af7e:	2f58      	cmp	r7, #88	@ 0x58
 800af80:	f000 80b8 	beq.w	800b0f4 <_printf_i+0x198>
 800af84:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800af88:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800af8c:	e03a      	b.n	800b004 <_printf_i+0xa8>
 800af8e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800af92:	2b15      	cmp	r3, #21
 800af94:	d8f6      	bhi.n	800af84 <_printf_i+0x28>
 800af96:	a101      	add	r1, pc, #4	@ (adr r1, 800af9c <_printf_i+0x40>)
 800af98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800af9c:	0800aff5 	.word	0x0800aff5
 800afa0:	0800b009 	.word	0x0800b009
 800afa4:	0800af85 	.word	0x0800af85
 800afa8:	0800af85 	.word	0x0800af85
 800afac:	0800af85 	.word	0x0800af85
 800afb0:	0800af85 	.word	0x0800af85
 800afb4:	0800b009 	.word	0x0800b009
 800afb8:	0800af85 	.word	0x0800af85
 800afbc:	0800af85 	.word	0x0800af85
 800afc0:	0800af85 	.word	0x0800af85
 800afc4:	0800af85 	.word	0x0800af85
 800afc8:	0800b107 	.word	0x0800b107
 800afcc:	0800b033 	.word	0x0800b033
 800afd0:	0800b0c1 	.word	0x0800b0c1
 800afd4:	0800af85 	.word	0x0800af85
 800afd8:	0800af85 	.word	0x0800af85
 800afdc:	0800b129 	.word	0x0800b129
 800afe0:	0800af85 	.word	0x0800af85
 800afe4:	0800b033 	.word	0x0800b033
 800afe8:	0800af85 	.word	0x0800af85
 800afec:	0800af85 	.word	0x0800af85
 800aff0:	0800b0c9 	.word	0x0800b0c9
 800aff4:	6833      	ldr	r3, [r6, #0]
 800aff6:	1d1a      	adds	r2, r3, #4
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	6032      	str	r2, [r6, #0]
 800affc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b000:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b004:	2301      	movs	r3, #1
 800b006:	e09c      	b.n	800b142 <_printf_i+0x1e6>
 800b008:	6833      	ldr	r3, [r6, #0]
 800b00a:	6820      	ldr	r0, [r4, #0]
 800b00c:	1d19      	adds	r1, r3, #4
 800b00e:	6031      	str	r1, [r6, #0]
 800b010:	0606      	lsls	r6, r0, #24
 800b012:	d501      	bpl.n	800b018 <_printf_i+0xbc>
 800b014:	681d      	ldr	r5, [r3, #0]
 800b016:	e003      	b.n	800b020 <_printf_i+0xc4>
 800b018:	0645      	lsls	r5, r0, #25
 800b01a:	d5fb      	bpl.n	800b014 <_printf_i+0xb8>
 800b01c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b020:	2d00      	cmp	r5, #0
 800b022:	da03      	bge.n	800b02c <_printf_i+0xd0>
 800b024:	232d      	movs	r3, #45	@ 0x2d
 800b026:	426d      	negs	r5, r5
 800b028:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b02c:	4858      	ldr	r0, [pc, #352]	@ (800b190 <_printf_i+0x234>)
 800b02e:	230a      	movs	r3, #10
 800b030:	e011      	b.n	800b056 <_printf_i+0xfa>
 800b032:	6821      	ldr	r1, [r4, #0]
 800b034:	6833      	ldr	r3, [r6, #0]
 800b036:	0608      	lsls	r0, r1, #24
 800b038:	f853 5b04 	ldr.w	r5, [r3], #4
 800b03c:	d402      	bmi.n	800b044 <_printf_i+0xe8>
 800b03e:	0649      	lsls	r1, r1, #25
 800b040:	bf48      	it	mi
 800b042:	b2ad      	uxthmi	r5, r5
 800b044:	2f6f      	cmp	r7, #111	@ 0x6f
 800b046:	4852      	ldr	r0, [pc, #328]	@ (800b190 <_printf_i+0x234>)
 800b048:	6033      	str	r3, [r6, #0]
 800b04a:	bf14      	ite	ne
 800b04c:	230a      	movne	r3, #10
 800b04e:	2308      	moveq	r3, #8
 800b050:	2100      	movs	r1, #0
 800b052:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b056:	6866      	ldr	r6, [r4, #4]
 800b058:	60a6      	str	r6, [r4, #8]
 800b05a:	2e00      	cmp	r6, #0
 800b05c:	db05      	blt.n	800b06a <_printf_i+0x10e>
 800b05e:	6821      	ldr	r1, [r4, #0]
 800b060:	432e      	orrs	r6, r5
 800b062:	f021 0104 	bic.w	r1, r1, #4
 800b066:	6021      	str	r1, [r4, #0]
 800b068:	d04b      	beq.n	800b102 <_printf_i+0x1a6>
 800b06a:	4616      	mov	r6, r2
 800b06c:	fbb5 f1f3 	udiv	r1, r5, r3
 800b070:	fb03 5711 	mls	r7, r3, r1, r5
 800b074:	5dc7      	ldrb	r7, [r0, r7]
 800b076:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b07a:	462f      	mov	r7, r5
 800b07c:	42bb      	cmp	r3, r7
 800b07e:	460d      	mov	r5, r1
 800b080:	d9f4      	bls.n	800b06c <_printf_i+0x110>
 800b082:	2b08      	cmp	r3, #8
 800b084:	d10b      	bne.n	800b09e <_printf_i+0x142>
 800b086:	6823      	ldr	r3, [r4, #0]
 800b088:	07df      	lsls	r7, r3, #31
 800b08a:	d508      	bpl.n	800b09e <_printf_i+0x142>
 800b08c:	6923      	ldr	r3, [r4, #16]
 800b08e:	6861      	ldr	r1, [r4, #4]
 800b090:	4299      	cmp	r1, r3
 800b092:	bfde      	ittt	le
 800b094:	2330      	movle	r3, #48	@ 0x30
 800b096:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b09a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b09e:	1b92      	subs	r2, r2, r6
 800b0a0:	6122      	str	r2, [r4, #16]
 800b0a2:	f8cd a000 	str.w	sl, [sp]
 800b0a6:	464b      	mov	r3, r9
 800b0a8:	aa03      	add	r2, sp, #12
 800b0aa:	4621      	mov	r1, r4
 800b0ac:	4640      	mov	r0, r8
 800b0ae:	f7ff fee7 	bl	800ae80 <_printf_common>
 800b0b2:	3001      	adds	r0, #1
 800b0b4:	d14a      	bne.n	800b14c <_printf_i+0x1f0>
 800b0b6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b0ba:	b004      	add	sp, #16
 800b0bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0c0:	6823      	ldr	r3, [r4, #0]
 800b0c2:	f043 0320 	orr.w	r3, r3, #32
 800b0c6:	6023      	str	r3, [r4, #0]
 800b0c8:	4832      	ldr	r0, [pc, #200]	@ (800b194 <_printf_i+0x238>)
 800b0ca:	2778      	movs	r7, #120	@ 0x78
 800b0cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b0d0:	6823      	ldr	r3, [r4, #0]
 800b0d2:	6831      	ldr	r1, [r6, #0]
 800b0d4:	061f      	lsls	r7, r3, #24
 800b0d6:	f851 5b04 	ldr.w	r5, [r1], #4
 800b0da:	d402      	bmi.n	800b0e2 <_printf_i+0x186>
 800b0dc:	065f      	lsls	r7, r3, #25
 800b0de:	bf48      	it	mi
 800b0e0:	b2ad      	uxthmi	r5, r5
 800b0e2:	6031      	str	r1, [r6, #0]
 800b0e4:	07d9      	lsls	r1, r3, #31
 800b0e6:	bf44      	itt	mi
 800b0e8:	f043 0320 	orrmi.w	r3, r3, #32
 800b0ec:	6023      	strmi	r3, [r4, #0]
 800b0ee:	b11d      	cbz	r5, 800b0f8 <_printf_i+0x19c>
 800b0f0:	2310      	movs	r3, #16
 800b0f2:	e7ad      	b.n	800b050 <_printf_i+0xf4>
 800b0f4:	4826      	ldr	r0, [pc, #152]	@ (800b190 <_printf_i+0x234>)
 800b0f6:	e7e9      	b.n	800b0cc <_printf_i+0x170>
 800b0f8:	6823      	ldr	r3, [r4, #0]
 800b0fa:	f023 0320 	bic.w	r3, r3, #32
 800b0fe:	6023      	str	r3, [r4, #0]
 800b100:	e7f6      	b.n	800b0f0 <_printf_i+0x194>
 800b102:	4616      	mov	r6, r2
 800b104:	e7bd      	b.n	800b082 <_printf_i+0x126>
 800b106:	6833      	ldr	r3, [r6, #0]
 800b108:	6825      	ldr	r5, [r4, #0]
 800b10a:	6961      	ldr	r1, [r4, #20]
 800b10c:	1d18      	adds	r0, r3, #4
 800b10e:	6030      	str	r0, [r6, #0]
 800b110:	062e      	lsls	r6, r5, #24
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	d501      	bpl.n	800b11a <_printf_i+0x1be>
 800b116:	6019      	str	r1, [r3, #0]
 800b118:	e002      	b.n	800b120 <_printf_i+0x1c4>
 800b11a:	0668      	lsls	r0, r5, #25
 800b11c:	d5fb      	bpl.n	800b116 <_printf_i+0x1ba>
 800b11e:	8019      	strh	r1, [r3, #0]
 800b120:	2300      	movs	r3, #0
 800b122:	6123      	str	r3, [r4, #16]
 800b124:	4616      	mov	r6, r2
 800b126:	e7bc      	b.n	800b0a2 <_printf_i+0x146>
 800b128:	6833      	ldr	r3, [r6, #0]
 800b12a:	1d1a      	adds	r2, r3, #4
 800b12c:	6032      	str	r2, [r6, #0]
 800b12e:	681e      	ldr	r6, [r3, #0]
 800b130:	6862      	ldr	r2, [r4, #4]
 800b132:	2100      	movs	r1, #0
 800b134:	4630      	mov	r0, r6
 800b136:	f7f5 f853 	bl	80001e0 <memchr>
 800b13a:	b108      	cbz	r0, 800b140 <_printf_i+0x1e4>
 800b13c:	1b80      	subs	r0, r0, r6
 800b13e:	6060      	str	r0, [r4, #4]
 800b140:	6863      	ldr	r3, [r4, #4]
 800b142:	6123      	str	r3, [r4, #16]
 800b144:	2300      	movs	r3, #0
 800b146:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b14a:	e7aa      	b.n	800b0a2 <_printf_i+0x146>
 800b14c:	6923      	ldr	r3, [r4, #16]
 800b14e:	4632      	mov	r2, r6
 800b150:	4649      	mov	r1, r9
 800b152:	4640      	mov	r0, r8
 800b154:	47d0      	blx	sl
 800b156:	3001      	adds	r0, #1
 800b158:	d0ad      	beq.n	800b0b6 <_printf_i+0x15a>
 800b15a:	6823      	ldr	r3, [r4, #0]
 800b15c:	079b      	lsls	r3, r3, #30
 800b15e:	d413      	bmi.n	800b188 <_printf_i+0x22c>
 800b160:	68e0      	ldr	r0, [r4, #12]
 800b162:	9b03      	ldr	r3, [sp, #12]
 800b164:	4298      	cmp	r0, r3
 800b166:	bfb8      	it	lt
 800b168:	4618      	movlt	r0, r3
 800b16a:	e7a6      	b.n	800b0ba <_printf_i+0x15e>
 800b16c:	2301      	movs	r3, #1
 800b16e:	4632      	mov	r2, r6
 800b170:	4649      	mov	r1, r9
 800b172:	4640      	mov	r0, r8
 800b174:	47d0      	blx	sl
 800b176:	3001      	adds	r0, #1
 800b178:	d09d      	beq.n	800b0b6 <_printf_i+0x15a>
 800b17a:	3501      	adds	r5, #1
 800b17c:	68e3      	ldr	r3, [r4, #12]
 800b17e:	9903      	ldr	r1, [sp, #12]
 800b180:	1a5b      	subs	r3, r3, r1
 800b182:	42ab      	cmp	r3, r5
 800b184:	dcf2      	bgt.n	800b16c <_printf_i+0x210>
 800b186:	e7eb      	b.n	800b160 <_printf_i+0x204>
 800b188:	2500      	movs	r5, #0
 800b18a:	f104 0619 	add.w	r6, r4, #25
 800b18e:	e7f5      	b.n	800b17c <_printf_i+0x220>
 800b190:	0800b4b5 	.word	0x0800b4b5
 800b194:	0800b4c6 	.word	0x0800b4c6

0800b198 <__malloc_lock>:
 800b198:	4801      	ldr	r0, [pc, #4]	@ (800b1a0 <__malloc_lock+0x8>)
 800b19a:	f7ff bc75 	b.w	800aa88 <__retarget_lock_acquire_recursive>
 800b19e:	bf00      	nop
 800b1a0:	200016c8 	.word	0x200016c8

0800b1a4 <__malloc_unlock>:
 800b1a4:	4801      	ldr	r0, [pc, #4]	@ (800b1ac <__malloc_unlock+0x8>)
 800b1a6:	f7ff bc70 	b.w	800aa8a <__retarget_lock_release_recursive>
 800b1aa:	bf00      	nop
 800b1ac:	200016c8 	.word	0x200016c8

0800b1b0 <_realloc_r>:
 800b1b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1b4:	4607      	mov	r7, r0
 800b1b6:	4614      	mov	r4, r2
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	b921      	cbnz	r1, 800b1c6 <_realloc_r+0x16>
 800b1bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b1c0:	4611      	mov	r1, r2
 800b1c2:	f7ff bddd 	b.w	800ad80 <_malloc_r>
 800b1c6:	b92a      	cbnz	r2, 800b1d4 <_realloc_r+0x24>
 800b1c8:	f000 f858 	bl	800b27c <_free_r>
 800b1cc:	4625      	mov	r5, r4
 800b1ce:	4628      	mov	r0, r5
 800b1d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1d4:	f000 f89c 	bl	800b310 <_malloc_usable_size_r>
 800b1d8:	4284      	cmp	r4, r0
 800b1da:	4606      	mov	r6, r0
 800b1dc:	d802      	bhi.n	800b1e4 <_realloc_r+0x34>
 800b1de:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b1e2:	d8f4      	bhi.n	800b1ce <_realloc_r+0x1e>
 800b1e4:	4621      	mov	r1, r4
 800b1e6:	4638      	mov	r0, r7
 800b1e8:	f7ff fdca 	bl	800ad80 <_malloc_r>
 800b1ec:	4680      	mov	r8, r0
 800b1ee:	b908      	cbnz	r0, 800b1f4 <_realloc_r+0x44>
 800b1f0:	4645      	mov	r5, r8
 800b1f2:	e7ec      	b.n	800b1ce <_realloc_r+0x1e>
 800b1f4:	42b4      	cmp	r4, r6
 800b1f6:	4622      	mov	r2, r4
 800b1f8:	4629      	mov	r1, r5
 800b1fa:	bf28      	it	cs
 800b1fc:	4632      	movcs	r2, r6
 800b1fe:	f000 f82f 	bl	800b260 <memcpy>
 800b202:	4629      	mov	r1, r5
 800b204:	4638      	mov	r0, r7
 800b206:	f000 f839 	bl	800b27c <_free_r>
 800b20a:	e7f1      	b.n	800b1f0 <_realloc_r+0x40>

0800b20c <memmove>:
 800b20c:	4288      	cmp	r0, r1
 800b20e:	b510      	push	{r4, lr}
 800b210:	eb01 0402 	add.w	r4, r1, r2
 800b214:	d902      	bls.n	800b21c <memmove+0x10>
 800b216:	4284      	cmp	r4, r0
 800b218:	4623      	mov	r3, r4
 800b21a:	d807      	bhi.n	800b22c <memmove+0x20>
 800b21c:	1e43      	subs	r3, r0, #1
 800b21e:	42a1      	cmp	r1, r4
 800b220:	d008      	beq.n	800b234 <memmove+0x28>
 800b222:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b226:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b22a:	e7f8      	b.n	800b21e <memmove+0x12>
 800b22c:	4402      	add	r2, r0
 800b22e:	4601      	mov	r1, r0
 800b230:	428a      	cmp	r2, r1
 800b232:	d100      	bne.n	800b236 <memmove+0x2a>
 800b234:	bd10      	pop	{r4, pc}
 800b236:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b23a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b23e:	e7f7      	b.n	800b230 <memmove+0x24>

0800b240 <_sbrk_r>:
 800b240:	b538      	push	{r3, r4, r5, lr}
 800b242:	4d06      	ldr	r5, [pc, #24]	@ (800b25c <_sbrk_r+0x1c>)
 800b244:	2300      	movs	r3, #0
 800b246:	4604      	mov	r4, r0
 800b248:	4608      	mov	r0, r1
 800b24a:	602b      	str	r3, [r5, #0]
 800b24c:	f7f5 fcd2 	bl	8000bf4 <_sbrk>
 800b250:	1c43      	adds	r3, r0, #1
 800b252:	d102      	bne.n	800b25a <_sbrk_r+0x1a>
 800b254:	682b      	ldr	r3, [r5, #0]
 800b256:	b103      	cbz	r3, 800b25a <_sbrk_r+0x1a>
 800b258:	6023      	str	r3, [r4, #0]
 800b25a:	bd38      	pop	{r3, r4, r5, pc}
 800b25c:	200016d4 	.word	0x200016d4

0800b260 <memcpy>:
 800b260:	440a      	add	r2, r1
 800b262:	4291      	cmp	r1, r2
 800b264:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b268:	d100      	bne.n	800b26c <memcpy+0xc>
 800b26a:	4770      	bx	lr
 800b26c:	b510      	push	{r4, lr}
 800b26e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b272:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b276:	4291      	cmp	r1, r2
 800b278:	d1f9      	bne.n	800b26e <memcpy+0xe>
 800b27a:	bd10      	pop	{r4, pc}

0800b27c <_free_r>:
 800b27c:	b538      	push	{r3, r4, r5, lr}
 800b27e:	4605      	mov	r5, r0
 800b280:	2900      	cmp	r1, #0
 800b282:	d041      	beq.n	800b308 <_free_r+0x8c>
 800b284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b288:	1f0c      	subs	r4, r1, #4
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	bfb8      	it	lt
 800b28e:	18e4      	addlt	r4, r4, r3
 800b290:	f7ff ff82 	bl	800b198 <__malloc_lock>
 800b294:	4a1d      	ldr	r2, [pc, #116]	@ (800b30c <_free_r+0x90>)
 800b296:	6813      	ldr	r3, [r2, #0]
 800b298:	b933      	cbnz	r3, 800b2a8 <_free_r+0x2c>
 800b29a:	6063      	str	r3, [r4, #4]
 800b29c:	6014      	str	r4, [r2, #0]
 800b29e:	4628      	mov	r0, r5
 800b2a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2a4:	f7ff bf7e 	b.w	800b1a4 <__malloc_unlock>
 800b2a8:	42a3      	cmp	r3, r4
 800b2aa:	d908      	bls.n	800b2be <_free_r+0x42>
 800b2ac:	6820      	ldr	r0, [r4, #0]
 800b2ae:	1821      	adds	r1, r4, r0
 800b2b0:	428b      	cmp	r3, r1
 800b2b2:	bf01      	itttt	eq
 800b2b4:	6819      	ldreq	r1, [r3, #0]
 800b2b6:	685b      	ldreq	r3, [r3, #4]
 800b2b8:	1809      	addeq	r1, r1, r0
 800b2ba:	6021      	streq	r1, [r4, #0]
 800b2bc:	e7ed      	b.n	800b29a <_free_r+0x1e>
 800b2be:	461a      	mov	r2, r3
 800b2c0:	685b      	ldr	r3, [r3, #4]
 800b2c2:	b10b      	cbz	r3, 800b2c8 <_free_r+0x4c>
 800b2c4:	42a3      	cmp	r3, r4
 800b2c6:	d9fa      	bls.n	800b2be <_free_r+0x42>
 800b2c8:	6811      	ldr	r1, [r2, #0]
 800b2ca:	1850      	adds	r0, r2, r1
 800b2cc:	42a0      	cmp	r0, r4
 800b2ce:	d10b      	bne.n	800b2e8 <_free_r+0x6c>
 800b2d0:	6820      	ldr	r0, [r4, #0]
 800b2d2:	4401      	add	r1, r0
 800b2d4:	1850      	adds	r0, r2, r1
 800b2d6:	4283      	cmp	r3, r0
 800b2d8:	6011      	str	r1, [r2, #0]
 800b2da:	d1e0      	bne.n	800b29e <_free_r+0x22>
 800b2dc:	6818      	ldr	r0, [r3, #0]
 800b2de:	685b      	ldr	r3, [r3, #4]
 800b2e0:	6053      	str	r3, [r2, #4]
 800b2e2:	4408      	add	r0, r1
 800b2e4:	6010      	str	r0, [r2, #0]
 800b2e6:	e7da      	b.n	800b29e <_free_r+0x22>
 800b2e8:	d902      	bls.n	800b2f0 <_free_r+0x74>
 800b2ea:	230c      	movs	r3, #12
 800b2ec:	602b      	str	r3, [r5, #0]
 800b2ee:	e7d6      	b.n	800b29e <_free_r+0x22>
 800b2f0:	6820      	ldr	r0, [r4, #0]
 800b2f2:	1821      	adds	r1, r4, r0
 800b2f4:	428b      	cmp	r3, r1
 800b2f6:	bf04      	itt	eq
 800b2f8:	6819      	ldreq	r1, [r3, #0]
 800b2fa:	685b      	ldreq	r3, [r3, #4]
 800b2fc:	6063      	str	r3, [r4, #4]
 800b2fe:	bf04      	itt	eq
 800b300:	1809      	addeq	r1, r1, r0
 800b302:	6021      	streq	r1, [r4, #0]
 800b304:	6054      	str	r4, [r2, #4]
 800b306:	e7ca      	b.n	800b29e <_free_r+0x22>
 800b308:	bd38      	pop	{r3, r4, r5, pc}
 800b30a:	bf00      	nop
 800b30c:	200016d0 	.word	0x200016d0

0800b310 <_malloc_usable_size_r>:
 800b310:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b314:	1f18      	subs	r0, r3, #4
 800b316:	2b00      	cmp	r3, #0
 800b318:	bfbc      	itt	lt
 800b31a:	580b      	ldrlt	r3, [r1, r0]
 800b31c:	18c0      	addlt	r0, r0, r3
 800b31e:	4770      	bx	lr

0800b320 <sqrtf>:
 800b320:	b508      	push	{r3, lr}
 800b322:	ed2d 8b02 	vpush	{d8}
 800b326:	eeb0 8a40 	vmov.f32	s16, s0
 800b32a:	f000 f817 	bl	800b35c <__ieee754_sqrtf>
 800b32e:	eeb4 8a48 	vcmp.f32	s16, s16
 800b332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b336:	d60c      	bvs.n	800b352 <sqrtf+0x32>
 800b338:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b358 <sqrtf+0x38>
 800b33c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b340:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b344:	d505      	bpl.n	800b352 <sqrtf+0x32>
 800b346:	f7ff fb75 	bl	800aa34 <__errno>
 800b34a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b34e:	2321      	movs	r3, #33	@ 0x21
 800b350:	6003      	str	r3, [r0, #0]
 800b352:	ecbd 8b02 	vpop	{d8}
 800b356:	bd08      	pop	{r3, pc}
 800b358:	00000000 	.word	0x00000000

0800b35c <__ieee754_sqrtf>:
 800b35c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b360:	4770      	bx	lr
	...

0800b364 <_init>:
 800b364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b366:	bf00      	nop
 800b368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b36a:	bc08      	pop	{r3}
 800b36c:	469e      	mov	lr, r3
 800b36e:	4770      	bx	lr

0800b370 <_fini>:
 800b370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b372:	bf00      	nop
 800b374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b376:	bc08      	pop	{r3}
 800b378:	469e      	mov	lr, r3
 800b37a:	4770      	bx	lr
