<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xmlReport9kxl.dtd">
<document><ascFile>Z2.rpt</ascFile><devFile>C:/Xilinx/14.7/ISE_DS/ISE/xc9500xl/data/xc9572xl.chp</devFile><mfdFile>Z2.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="xc9500xl_logo.jpg" pin_legend="pinlegend.htm"/><header date="11-10-2023" design="Z2" device="XC9572XL" eqnType="1" pkg="PC44" speed="-10" status="1" statusStr="Successful" swVersion="P.20131013" time=" 12:50PM" version="1.0"/><inputs id="CE"/><inputs id="DIR"/><global_inputs id="CLK" pinnum="GCK1" use="GCK1" userloc="5"/><global_inputs id="CLR" pinnum="GSR" use="GSR" userloc="39"/><pin id="FB1_MC2_PIN1" pinnum="1" signal="Displ7S6_SPECSIG" use="O"/><pin id="FB1_MC5_PIN2" pinnum="2"/><pin id="FB1_MC6_PIN3" pinnum="3"/><pin id="FB1_MC8_PIN4" pinnum="4" signal="Displ7S2_SPECSIG" use="O"/><pin id="FB1_MC9_PIN5" pinnum="5" signal="CLK" use="GCK"/><pin id="FB1_MC11_PIN6" pinnum="6"/><pin id="FB1_MC14_PIN7" pinnum="7"/><pin id="FB1_MC15_PIN8" pinnum="8"/><pin id="FB1_MC17_PIN9" pinnum="9" signal="Hex1_SPECSIG" use="b_SPECSIG"/><pin id="FB2_MC2_PIN35" pinnum="35" signal="Displ7S3_SPECSIG" use="O"/><pin id="FB2_MC5_PIN36" pinnum="36"/><pin id="FB2_MC6_PIN37" pinnum="37" signal="DIR" use="I"/><pin id="FB2_MC8_PIN38" pinnum="38" signal="Displ7S5_SPECSIG" use="O"/><pin id="FB2_MC9_PIN39" pinnum="39" signal="CLR" use="GSR"/><pin id="FB2_MC11_PIN40" pinnum="40"/><pin id="FB2_MC14_PIN42" pinnum="42"/><pin id="FB2_MC15_PIN43" pinnum="43"/><pin id="FB2_MC17_PIN44" pinnum="44"/><pin id="FB3_MC2_PIN11" pinnum="11" signal="Displ7S0_SPECSIG" use="O"/><pin id="FB3_MC5_PIN12" pinnum="12"/><pin id="FB3_MC8_PIN13" pinnum="13"/><pin id="FB3_MC9_PIN14" pinnum="14"/><pin id="FB3_MC11_PIN18" pinnum="18"/><pin id="FB3_MC14_PIN19" pinnum="19" signal="Displ7S4_SPECSIG" use="O"/><pin id="FB3_MC15_PIN20" pinnum="20"/><pin id="FB3_MC16_PIN24" pinnum="24"/><pin id="FB3_MC17_PIN22" pinnum="22"/><pin id="FB4_MC2_PIN25" pinnum="25" signal="Displ7S1_SPECSIG" use="O"/><pin id="FB4_MC5_PIN26" pinnum="26"/><pin id="FB4_MC8_PIN27" pinnum="27"/><pin id="FB4_MC11_PIN28" pinnum="28"/><pin id="FB4_MC14_PIN29" pinnum="29"/><pin id="FB4_MC15_PIN33" pinnum="33"/><pin id="FB4_MC17_PIN34" pinnum="34" signal="CE" use="I"/><fblock id="FB1" inputUse="5" pinUse="2"><macrocell id="FB1_MC1"><pterms pt1="FB1_1_1"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN1" sigUse="3" signal="Displ7S6_SPECSIG"><pterms pt1="FB1_2_1" pt2="FB1_2_2"/></macrocell><macrocell id="FB1_MC3"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5" pin="FB1_MC5_PIN2"/><macrocell id="FB1_MC6" pin="FB1_MC6_PIN3"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8" pin="FB1_MC8_PIN4" sigUse="3" signal="Displ7S2_SPECSIG"><pterms pt1="FB1_8_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN5"/><macrocell id="FB1_MC10"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN6"/><macrocell id="FB1_MC12"/><macrocell id="FB1_MC13"/><macrocell id="FB1_MC14" pin="FB1_MC14_PIN7"/><macrocell id="FB1_MC15" pin="FB1_MC15_PIN8"/><macrocell id="FB1_MC16" sigUse="5" signal="Hex0_SPECSIG"><pterms pt1="FB1_16_1" pt2="FB1_16_2" pt3="FB1_16_3" pt4="FB1_16_4"/></macrocell><macrocell id="FB1_MC17" pin="FB1_MC17_PIN9" sigUse="5" signal="Hex1_SPECSIG"><pterms pt1="FB1_17_1" pt2="FB1_17_2" pt3="FB1_17_3" pt4="FB1_17_4" pt5="FB1_17_5"/></macrocell><macrocell id="FB1_MC18" sigUse="5" signal="Hex2_SPECSIG"><pterms pt1="FB1_18_1" pt2="FB1_18_2" pt3="FB1_18_3" pt4="FB1_18_4" pt5="FB1_18_5"/></macrocell><fbinput id="FB1_I1" signal="CE"/><fbinput id="FB1_I2" signal="DIR"/><fbinput id="FB1_I3" signal="Hex0_SPECSIG"/><fbinput id="FB1_I4" signal="Hex1_SPECSIG"/><fbinput id="FB1_I5" signal="Hex2_SPECSIG"/><pterm id="FB1_1_1"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_2_1"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_2_2"><signal id="Hex1_SPECSIG"/><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG"/></pterm><pterm id="FB1_8_1"><signal id="Hex1_SPECSIG"/><signal id="Hex0_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_16_1"><signal id="Hex1_SPECSIG"/><signal id="Hex2_SPECSIG" negated="ON"/><signal id="DIR"/></pterm><pterm id="FB1_16_2"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG" negated="ON"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_16_3"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_16_4"><signal id="CE"/></pterm><pterm id="FB1_17_1"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_17_2"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG" negated="ON"/><signal id="DIR"/></pterm><pterm id="FB1_17_3"><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG"/><signal id="DIR"/></pterm><pterm id="FB1_17_4"><signal id="Hex0_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_17_5"><signal id="CE"/></pterm><pterm id="FB1_18_1"><signal id="Hex1_SPECSIG"/><signal id="Hex0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_18_2"><signal id="Hex1_SPECSIG"/><signal id="Hex2_SPECSIG"/><signal id="DIR"/></pterm><pterm id="FB1_18_3"><signal id="Hex1_SPECSIG"/><signal id="Hex2_SPECSIG" negated="ON"/><signal id="DIR" negated="ON"/></pterm><pterm id="FB1_18_4"><signal id="Hex0_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG" negated="ON"/><signal id="DIR"/></pterm><pterm id="FB1_18_5"><signal id="CE"/></pterm><equation id="Displ7S6_SPECSIG"><d2><eq_pterm ptindx="FB1_2_1"/><eq_pterm ptindx="FB1_2_2"/></d2></equation><equation id="Displ7S2_SPECSIG"><d2><eq_pterm ptindx="FB1_8_1"/></d2></equation><equation id="Hex0_SPECSIG" negated="ON" regUse="T"><d2><eq_pterm ptindx="FB1_16_1"/><eq_pterm ptindx="FB1_16_2"/><eq_pterm ptindx="FB1_16_3"/></d2><clk><fastsig signal="CLK"/></clk><reset><fastsig signal="CLR"/></reset><ce><eq_pterm ptindx="FB1_16_4"/></ce><prld ptindx="GND"/></equation><equation id="Hex1_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_17_1"/><eq_pterm ptindx="FB1_17_2"/><eq_pterm ptindx="FB1_17_3"/><eq_pterm ptindx="FB1_17_4"/></d2><clk><fastsig signal="CLK"/></clk><reset><fastsig signal="CLR"/></reset><ce><eq_pterm ptindx="FB1_17_5"/></ce><prld ptindx="GND"/></equation><equation id="Hex2_SPECSIG" regUse="D"><d2><eq_pterm ptindx="FB1_18_1"/><eq_pterm ptindx="FB1_18_2"/><eq_pterm ptindx="FB1_18_3"/><eq_pterm ptindx="FB1_18_4"/><eq_pterm import="1" ptindx="FB1_1_1"/></d2><clk><fastsig signal="CLK"/></clk><reset><fastsig signal="CLR"/></reset><ce><eq_pterm ptindx="FB1_18_5"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB2" inputUse="3" pinUse="3"><macrocell id="FB2_MC1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN35" sigUse="3" signal="Displ7S3_SPECSIG"><pterms pt1="FB2_2_1" pt2="FB2_2_2" pt3="FB2_2_3"/></macrocell><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN36"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN37"/><macrocell id="FB2_MC7"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN38" sigUse="3" signal="Displ7S5_SPECSIG"><pterms pt1="FB2_8_1" pt2="FB2_8_2"/></macrocell><macrocell id="FB2_MC9" pin="FB2_MC9_PIN39"/><macrocell id="FB2_MC10"/><macrocell id="FB2_MC11" pin="FB2_MC11_PIN40"/><macrocell id="FB2_MC12"/><macrocell id="FB2_MC13"/><macrocell id="FB2_MC14" pin="FB2_MC14_PIN42"/><macrocell id="FB2_MC15" pin="FB2_MC15_PIN43"/><macrocell id="FB2_MC16"/><macrocell id="FB2_MC17" pin="FB2_MC17_PIN44"/><macrocell id="FB2_MC18"/><fbinput id="FB2_I1" signal="Hex0_SPECSIG"/><fbinput id="FB2_I2" signal="Hex1_SPECSIG"/><fbinput id="FB2_I3" signal="Hex2_SPECSIG"/><pterm id="FB2_2_1"><signal id="Hex1_SPECSIG"/><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG"/></pterm><pterm id="FB2_2_2"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_2_3"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG"/></pterm><pterm id="FB2_8_1"><signal id="Hex1_SPECSIG"/><signal id="Hex2_SPECSIG" negated="ON"/></pterm><pterm id="FB2_8_2"><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG" negated="ON"/></pterm><equation id="Displ7S3_SPECSIG"><d2><eq_pterm ptindx="FB2_2_1"/><eq_pterm ptindx="FB2_2_2"/><eq_pterm ptindx="FB2_2_3"/></d2></equation><equation id="Displ7S5_SPECSIG"><d2><eq_pterm ptindx="FB2_8_1"/><eq_pterm ptindx="FB2_8_2"/></d2></equation></fblock><fblock id="FB3" inputUse="3" pinUse="2"><macrocell id="FB3_MC1"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN11" sigUse="3" signal="Displ7S0_SPECSIG"><pterms pt1="FB3_2_1" pt2="FB3_2_2"/></macrocell><macrocell id="FB3_MC3"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5" pin="FB3_MC5_PIN12"/><macrocell id="FB3_MC6"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8" pin="FB3_MC8_PIN13"/><macrocell id="FB3_MC9" pin="FB3_MC9_PIN14"/><macrocell id="FB3_MC10"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN18"/><macrocell id="FB3_MC12"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19" sigUse="3" signal="Displ7S4_SPECSIG"><pterms pt1="FB3_14_1" pt2="FB3_14_2"/></macrocell><macrocell id="FB3_MC15" pin="FB3_MC15_PIN20"/><macrocell id="FB3_MC16" pin="FB3_MC16_PIN24"/><macrocell id="FB3_MC17" pin="FB3_MC17_PIN22"/><macrocell id="FB3_MC18"/><fbinput id="FB3_I1" signal="Hex0_SPECSIG"/><fbinput id="FB3_I2" signal="Hex1_SPECSIG"/><fbinput id="FB3_I3" signal="Hex2_SPECSIG"/><pterm id="FB3_2_1"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG" negated="ON"/></pterm><pterm id="FB3_2_2"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG"/></pterm><pterm id="FB3_14_1"><signal id="Hex0_SPECSIG"/></pterm><pterm id="FB3_14_2"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG"/></pterm><equation id="Displ7S0_SPECSIG"><d2><eq_pterm ptindx="FB3_2_1"/><eq_pterm ptindx="FB3_2_2"/></d2></equation><equation id="Displ7S4_SPECSIG"><d2><eq_pterm ptindx="FB3_14_1"/><eq_pterm ptindx="FB3_14_2"/></d2></equation></fblock><fblock id="FB4" inputUse="3" pinUse="2"><macrocell id="FB4_MC1"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN25" sigUse="3" signal="Displ7S1_SPECSIG"><pterms pt1="FB4_2_1" pt2="FB4_2_2"/></macrocell><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5" pin="FB4_MC5_PIN26"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7"/><macrocell id="FB4_MC8" pin="FB4_MC8_PIN27"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN28"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN29"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN33"/><macrocell id="FB4_MC16"/><macrocell id="FB4_MC17" pin="FB4_MC17_PIN34"/><macrocell id="FB4_MC18"/><fbinput id="FB4_I1" signal="Hex0_SPECSIG"/><fbinput id="FB4_I2" signal="Hex1_SPECSIG"/><fbinput id="FB4_I3" signal="Hex2_SPECSIG"/><pterm id="FB4_2_1"><signal id="Hex1_SPECSIG"/><signal id="Hex0_SPECSIG" negated="ON"/><signal id="Hex2_SPECSIG"/></pterm><pterm id="FB4_2_2"><signal id="Hex1_SPECSIG" negated="ON"/><signal id="Hex0_SPECSIG"/><signal id="Hex2_SPECSIG"/></pterm><equation id="Displ7S1_SPECSIG"><d2><eq_pterm ptindx="FB4_2_1"/><eq_pterm ptindx="FB4_2_2"/></d2></equation></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'Z2.ise'.</warning></messages><compOpts exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignorets="OFF" inputs="54" keepio="OFF" loc="ON" mlopt="ON" optimize="SPEED" part="xc9572xl-10-PC44" power="STD" prld="LOW" pterms="25" slew="FAST" terminate="KEEPER" unused="OFF" wysiwyg="OFF"/><specSig signal="Displ7S6_SPECSIG" value="Displ7S&lt;6&gt;"/><specSig signal="Displ7S2_SPECSIG" value="Displ7S&lt;2&gt;"/><specSig signal="b_SPECSIG" value="(b)"/><specSig signal="Hex1_SPECSIG" value="Hex&lt;1&gt;"/><specSig signal="Displ7S3_SPECSIG" value="Displ7S&lt;3&gt;"/><specSig signal="Displ7S5_SPECSIG" value="Displ7S&lt;5&gt;"/><specSig signal="Displ7S0_SPECSIG" value="Displ7S&lt;0&gt;"/><specSig signal="Displ7S4_SPECSIG" value="Displ7S&lt;4&gt;"/><specSig signal="Displ7S1_SPECSIG" value="Displ7S&lt;1&gt;"/><specSig signal="Hex0_SPECSIG" value="Hex&lt;0&gt;"/><specSig signal="Hex2_SPECSIG" value="Hex&lt;2&gt;"/></document>
