

================================================================
== Vitis HLS Report for 'sort_radix_Pipeline_local_1'
================================================================
* Date:           Sun May 18 06:01:01 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.083 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  10.250 us|  10.250 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- local_1  |     2048|     2048|        16|         16|          1|   128|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 16, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%radixID = alloca i32 1"   --->   Operation 19 'alloca' 'radixID' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bucket, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %radixID"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %local_2.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%radixID_2 = load i8 %radixID"   --->   Operation 23 'load' 'radixID_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.58ns)   --->   "%icmp_ln13 = icmp_eq  i8 %radixID_2, i8 128" [sort_radix.c:13]   --->   Operation 25 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln13 = add i8 %radixID_2, i8 1" [sort_radix.c:13]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %local_2.i.split, void %local_scan.exit.exitStub" [sort_radix.c:13]   --->   Operation 28 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_14 = trunc i8 %radixID_2"   --->   Operation 29 'trunc' 'empty_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %empty_14, i4 0"   --->   Operation 30 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_cast = zext i11 %tmp_3"   --->   Operation 31 'zext' 'p_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%bucket_addr = getelementptr i32 %bucket, i64 0, i64 %p_cast"   --->   Operation 32 'getelementptr' 'bucket_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr"   --->   Operation 33 'load' 'bucket_load' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%or_ln16 = or i11 %tmp_3, i11 1" [sort_radix.c:16]   --->   Operation 34 'or' 'or_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i11 %or_ln16" [sort_radix.c:16]   --->   Operation 35 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bucket_addr_1 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16" [sort_radix.c:16]   --->   Operation 36 'getelementptr' 'bucket_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.20ns)   --->   "%bucket_load_1 = load i11 %bucket_addr_1" [sort_radix.c:16]   --->   Operation 37 'load' 'bucket_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %radixID" [sort_radix.c:13]   --->   Operation 38 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.38>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 39 [1/2] (1.20ns)   --->   "%bucket_load = load i11 %bucket_addr"   --->   Operation 39 'load' 'bucket_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 40 [1/2] (1.20ns)   --->   "%bucket_load_1 = load i11 %bucket_addr_1" [sort_radix.c:16]   --->   Operation 40 'load' 'bucket_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 41 [1/1] (0.88ns)   --->   "%add_ln16 = add i32 %bucket_load_1, i32 %bucket_load" [sort_radix.c:16]   --->   Operation 41 'add' 'add_ln16' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%or_ln16_1 = or i11 %tmp_3, i11 2" [sort_radix.c:16]   --->   Operation 42 'or' 'or_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i11 %or_ln16_1" [sort_radix.c:16]   --->   Operation 43 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bucket_addr_2 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_1" [sort_radix.c:16]   --->   Operation 44 'getelementptr' 'bucket_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.20ns)   --->   "%bucket_load_2 = load i11 %bucket_addr_2" [sort_radix.c:16]   --->   Operation 45 'load' 'bucket_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%or_ln16_2 = or i11 %tmp_3, i11 3" [sort_radix.c:16]   --->   Operation 46 'or' 'or_ln16_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i11 %or_ln16_2" [sort_radix.c:16]   --->   Operation 47 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_addr_3 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_2" [sort_radix.c:16]   --->   Operation 48 'getelementptr' 'bucket_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.20ns)   --->   "%bucket_load_3 = load i11 %bucket_addr_3" [sort_radix.c:16]   --->   Operation 49 'load' 'bucket_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 50 [1/2] (1.20ns)   --->   "%bucket_load_2 = load i11 %bucket_addr_2" [sort_radix.c:16]   --->   Operation 50 'load' 'bucket_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 51 [1/2] (1.20ns)   --->   "%bucket_load_3 = load i11 %bucket_addr_3" [sort_radix.c:16]   --->   Operation 51 'load' 'bucket_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln16_3 = or i11 %tmp_3, i11 4" [sort_radix.c:16]   --->   Operation 52 'or' 'or_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln16_3 = zext i11 %or_ln16_3" [sort_radix.c:16]   --->   Operation 53 'zext' 'zext_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bucket_addr_4 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_3" [sort_radix.c:16]   --->   Operation 54 'getelementptr' 'bucket_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (1.20ns)   --->   "%bucket_load_4 = load i11 %bucket_addr_4" [sort_radix.c:16]   --->   Operation 55 'load' 'bucket_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln16_4 = or i11 %tmp_3, i11 5" [sort_radix.c:16]   --->   Operation 56 'or' 'or_ln16_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln16_4 = zext i11 %or_ln16_4" [sort_radix.c:16]   --->   Operation 57 'zext' 'zext_ln16_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bucket_addr_5 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_4" [sort_radix.c:16]   --->   Operation 58 'getelementptr' 'bucket_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.20ns)   --->   "%bucket_load_5 = load i11 %bucket_addr_5" [sort_radix.c:16]   --->   Operation 59 'load' 'bucket_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 60 [1/2] (1.20ns)   --->   "%bucket_load_4 = load i11 %bucket_addr_4" [sort_radix.c:16]   --->   Operation 60 'load' 'bucket_load_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 61 [1/2] (1.20ns)   --->   "%bucket_load_5 = load i11 %bucket_addr_5" [sort_radix.c:16]   --->   Operation 61 'load' 'bucket_load_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln16_5 = or i11 %tmp_3, i11 6" [sort_radix.c:16]   --->   Operation 62 'or' 'or_ln16_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln16_5 = zext i11 %or_ln16_5" [sort_radix.c:16]   --->   Operation 63 'zext' 'zext_ln16_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bucket_addr_6 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_5" [sort_radix.c:16]   --->   Operation 64 'getelementptr' 'bucket_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (1.20ns)   --->   "%bucket_load_6 = load i11 %bucket_addr_6" [sort_radix.c:16]   --->   Operation 65 'load' 'bucket_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%or_ln16_6 = or i11 %tmp_3, i11 7" [sort_radix.c:16]   --->   Operation 66 'or' 'or_ln16_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln16_6 = zext i11 %or_ln16_6" [sort_radix.c:16]   --->   Operation 67 'zext' 'zext_ln16_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%bucket_addr_7 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_6" [sort_radix.c:16]   --->   Operation 68 'getelementptr' 'bucket_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (1.20ns)   --->   "%bucket_load_7 = load i11 %bucket_addr_7" [sort_radix.c:16]   --->   Operation 69 'load' 'bucket_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 70 [1/2] (1.20ns)   --->   "%bucket_load_6 = load i11 %bucket_addr_6" [sort_radix.c:16]   --->   Operation 70 'load' 'bucket_load_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 71 [1/2] (1.20ns)   --->   "%bucket_load_7 = load i11 %bucket_addr_7" [sort_radix.c:16]   --->   Operation 71 'load' 'bucket_load_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln16_7 = or i11 %tmp_3, i11 8" [sort_radix.c:16]   --->   Operation 72 'or' 'or_ln16_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln16_7 = zext i11 %or_ln16_7" [sort_radix.c:16]   --->   Operation 73 'zext' 'zext_ln16_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%bucket_addr_8 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_7" [sort_radix.c:16]   --->   Operation 74 'getelementptr' 'bucket_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (1.20ns)   --->   "%bucket_load_8 = load i11 %bucket_addr_8" [sort_radix.c:16]   --->   Operation 75 'load' 'bucket_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln16_8 = or i11 %tmp_3, i11 9" [sort_radix.c:16]   --->   Operation 76 'or' 'or_ln16_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln16_8 = zext i11 %or_ln16_8" [sort_radix.c:16]   --->   Operation 77 'zext' 'zext_ln16_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%bucket_addr_9 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_8" [sort_radix.c:16]   --->   Operation 78 'getelementptr' 'bucket_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [2/2] (1.20ns)   --->   "%bucket_load_9 = load i11 %bucket_addr_9" [sort_radix.c:16]   --->   Operation 79 'load' 'bucket_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 80 [1/2] (1.20ns)   --->   "%bucket_load_8 = load i11 %bucket_addr_8" [sort_radix.c:16]   --->   Operation 80 'load' 'bucket_load_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 81 [1/2] (1.20ns)   --->   "%bucket_load_9 = load i11 %bucket_addr_9" [sort_radix.c:16]   --->   Operation 81 'load' 'bucket_load_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln16_9 = or i11 %tmp_3, i11 10" [sort_radix.c:16]   --->   Operation 82 'or' 'or_ln16_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln16_9 = zext i11 %or_ln16_9" [sort_radix.c:16]   --->   Operation 83 'zext' 'zext_ln16_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%bucket_addr_10 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_9" [sort_radix.c:16]   --->   Operation 84 'getelementptr' 'bucket_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (1.20ns)   --->   "%bucket_load_10 = load i11 %bucket_addr_10" [sort_radix.c:16]   --->   Operation 85 'load' 'bucket_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln16_10 = or i11 %tmp_3, i11 11" [sort_radix.c:16]   --->   Operation 86 'or' 'or_ln16_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln16_10 = zext i11 %or_ln16_10" [sort_radix.c:16]   --->   Operation 87 'zext' 'zext_ln16_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%bucket_addr_11 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_10" [sort_radix.c:16]   --->   Operation 88 'getelementptr' 'bucket_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [2/2] (1.20ns)   --->   "%bucket_load_11 = load i11 %bucket_addr_11" [sort_radix.c:16]   --->   Operation 89 'load' 'bucket_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 90 [1/2] (1.20ns)   --->   "%bucket_load_10 = load i11 %bucket_addr_10" [sort_radix.c:16]   --->   Operation 90 'load' 'bucket_load_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 91 [1/2] (1.20ns)   --->   "%bucket_load_11 = load i11 %bucket_addr_11" [sort_radix.c:16]   --->   Operation 91 'load' 'bucket_load_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln16_11 = or i11 %tmp_3, i11 12" [sort_radix.c:16]   --->   Operation 92 'or' 'or_ln16_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln16_11 = zext i11 %or_ln16_11" [sort_radix.c:16]   --->   Operation 93 'zext' 'zext_ln16_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%bucket_addr_12 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_11" [sort_radix.c:16]   --->   Operation 94 'getelementptr' 'bucket_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [2/2] (1.20ns)   --->   "%bucket_load_12 = load i11 %bucket_addr_12" [sort_radix.c:16]   --->   Operation 95 'load' 'bucket_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln16_12 = or i11 %tmp_3, i11 13" [sort_radix.c:16]   --->   Operation 96 'or' 'or_ln16_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln16_12 = zext i11 %or_ln16_12" [sort_radix.c:16]   --->   Operation 97 'zext' 'zext_ln16_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%bucket_addr_13 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_12" [sort_radix.c:16]   --->   Operation 98 'getelementptr' 'bucket_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (1.20ns)   --->   "%bucket_load_13 = load i11 %bucket_addr_13" [sort_radix.c:16]   --->   Operation 99 'load' 'bucket_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 100 [1/2] (1.20ns)   --->   "%bucket_load_12 = load i11 %bucket_addr_12" [sort_radix.c:16]   --->   Operation 100 'load' 'bucket_load_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 101 [1/2] (1.20ns)   --->   "%bucket_load_13 = load i11 %bucket_addr_13" [sort_radix.c:16]   --->   Operation 101 'load' 'bucket_load_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln16_13 = or i11 %tmp_3, i11 14" [sort_radix.c:16]   --->   Operation 102 'or' 'or_ln16_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln16_13 = zext i11 %or_ln16_13" [sort_radix.c:16]   --->   Operation 103 'zext' 'zext_ln16_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%bucket_addr_14 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_13" [sort_radix.c:16]   --->   Operation 104 'getelementptr' 'bucket_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [2/2] (1.20ns)   --->   "%bucket_load_14 = load i11 %bucket_addr_14" [sort_radix.c:16]   --->   Operation 105 'load' 'bucket_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln16_14 = or i11 %tmp_3, i11 15" [sort_radix.c:16]   --->   Operation 106 'or' 'or_ln16_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln16_14 = zext i11 %or_ln16_14" [sort_radix.c:16]   --->   Operation 107 'zext' 'zext_ln16_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%bucket_addr_15 = getelementptr i32 %bucket, i64 0, i64 %zext_ln16_14" [sort_radix.c:16]   --->   Operation 108 'getelementptr' 'bucket_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [2/2] (1.20ns)   --->   "%bucket_load_15 = load i11 %bucket_addr_15" [sort_radix.c:16]   --->   Operation 109 'load' 'bucket_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 9 <SV = 8> <Delay = 2.08>
ST_9 : Operation 110 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16, i11 %bucket_addr_1" [sort_radix.c:16]   --->   Operation 110 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 111 [1/1] (0.88ns)   --->   "%add_ln16_1 = add i32 %bucket_load_2, i32 %add_ln16" [sort_radix.c:16]   --->   Operation 111 'add' 'add_ln16_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_1, i11 %bucket_addr_2" [sort_radix.c:16]   --->   Operation 112 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 113 [1/1] (0.88ns)   --->   "%add_ln16_2 = add i32 %bucket_load_3, i32 %add_ln16_1" [sort_radix.c:16]   --->   Operation 113 'add' 'add_ln16_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/2] (1.20ns)   --->   "%bucket_load_14 = load i11 %bucket_addr_14" [sort_radix.c:16]   --->   Operation 114 'load' 'bucket_load_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_9 : Operation 115 [1/2] (1.20ns)   --->   "%bucket_load_15 = load i11 %bucket_addr_15" [sort_radix.c:16]   --->   Operation 115 'load' 'bucket_load_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 10 <SV = 9> <Delay = 2.08>
ST_10 : Operation 116 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_2, i11 %bucket_addr_3" [sort_radix.c:16]   --->   Operation 116 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 117 [1/1] (0.88ns)   --->   "%add_ln16_3 = add i32 %bucket_load_4, i32 %add_ln16_2" [sort_radix.c:16]   --->   Operation 117 'add' 'add_ln16_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_3, i11 %bucket_addr_4" [sort_radix.c:16]   --->   Operation 118 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_10 : Operation 119 [1/1] (0.88ns)   --->   "%add_ln16_4 = add i32 %bucket_load_5, i32 %add_ln16_3" [sort_radix.c:16]   --->   Operation 119 'add' 'add_ln16_4' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.08>
ST_11 : Operation 120 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_4, i11 %bucket_addr_5" [sort_radix.c:16]   --->   Operation 120 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 121 [1/1] (0.88ns)   --->   "%add_ln16_5 = add i32 %bucket_load_6, i32 %add_ln16_4" [sort_radix.c:16]   --->   Operation 121 'add' 'add_ln16_5' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_5, i11 %bucket_addr_6" [sort_radix.c:16]   --->   Operation 122 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_11 : Operation 123 [1/1] (0.88ns)   --->   "%add_ln16_6 = add i32 %bucket_load_7, i32 %add_ln16_5" [sort_radix.c:16]   --->   Operation 123 'add' 'add_ln16_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.08>
ST_12 : Operation 124 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_6, i11 %bucket_addr_7" [sort_radix.c:16]   --->   Operation 124 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 125 [1/1] (0.88ns)   --->   "%add_ln16_7 = add i32 %bucket_load_8, i32 %add_ln16_6" [sort_radix.c:16]   --->   Operation 125 'add' 'add_ln16_7' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_7, i11 %bucket_addr_8" [sort_radix.c:16]   --->   Operation 126 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_12 : Operation 127 [1/1] (0.88ns)   --->   "%add_ln16_8 = add i32 %bucket_load_9, i32 %add_ln16_7" [sort_radix.c:16]   --->   Operation 127 'add' 'add_ln16_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.08>
ST_13 : Operation 128 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_8, i11 %bucket_addr_9" [sort_radix.c:16]   --->   Operation 128 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 129 [1/1] (0.88ns)   --->   "%add_ln16_9 = add i32 %bucket_load_10, i32 %add_ln16_8" [sort_radix.c:16]   --->   Operation 129 'add' 'add_ln16_9' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 130 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_9, i11 %bucket_addr_10" [sort_radix.c:16]   --->   Operation 130 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_13 : Operation 131 [1/1] (0.88ns)   --->   "%add_ln16_10 = add i32 %bucket_load_11, i32 %add_ln16_9" [sort_radix.c:16]   --->   Operation 131 'add' 'add_ln16_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.08>
ST_14 : Operation 132 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_10, i11 %bucket_addr_11" [sort_radix.c:16]   --->   Operation 132 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 133 [1/1] (0.88ns)   --->   "%add_ln16_11 = add i32 %bucket_load_12, i32 %add_ln16_10" [sort_radix.c:16]   --->   Operation 133 'add' 'add_ln16_11' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_11, i11 %bucket_addr_12" [sort_radix.c:16]   --->   Operation 134 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_14 : Operation 135 [1/1] (0.88ns)   --->   "%add_ln16_12 = add i32 %bucket_load_13, i32 %add_ln16_11" [sort_radix.c:16]   --->   Operation 135 'add' 'add_ln16_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.08>
ST_15 : Operation 136 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_12, i11 %bucket_addr_13" [sort_radix.c:16]   --->   Operation 136 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 137 [1/1] (0.88ns)   --->   "%add_ln16_13 = add i32 %bucket_load_14, i32 %add_ln16_12" [sort_radix.c:16]   --->   Operation 137 'add' 'add_ln16_13' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_13, i11 %bucket_addr_14" [sort_radix.c:16]   --->   Operation 138 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_15 : Operation 139 [1/1] (0.88ns)   --->   "%add_ln16_14 = add i32 %bucket_load_15, i32 %add_ln16_13" [sort_radix.c:16]   --->   Operation 139 'add' 'add_ln16_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.20>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort_radix.c:12]   --->   Operation 140 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (1.20ns)   --->   "%store_ln16 = store i32 %add_ln16_14, i11 %bucket_addr_15" [sort_radix.c:16]   --->   Operation 141 'store' 'store_ln16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln13 = br void %local_2.i" [sort_radix.c:13]   --->   Operation 142 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('radixID') [2]  (0 ns)
	'load' operation ('radixID') on local variable 'radixID' [7]  (0 ns)
	'getelementptr' operation ('bucket_addr') [18]  (0 ns)
	'load' operation ('bucket_load') on array 'bucket' [19]  (1.2 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'load' operation ('bucket_load') on array 'bucket' [19]  (1.2 ns)
	'add' operation ('add_ln16', sort_radix.c:16) [24]  (0.88 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_2', sort_radix.c:16) on array 'bucket' [29]  (1.2 ns)

 <State 4>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_4', sort_radix.c:16) on array 'bucket' [41]  (1.2 ns)

 <State 5>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_6', sort_radix.c:16) on array 'bucket' [53]  (1.2 ns)

 <State 6>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_8', sort_radix.c:16) on array 'bucket' [65]  (1.2 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_10', sort_radix.c:16) on array 'bucket' [77]  (1.2 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'load' operation ('bucket_load_12', sort_radix.c:16) on array 'bucket' [89]  (1.2 ns)

 <State 9>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln16_1', sort_radix.c:16) [30]  (0.88 ns)
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_1', sort_radix.c:16 on array 'bucket' [31]  (1.2 ns)

 <State 10>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln16_3', sort_radix.c:16) [42]  (0.88 ns)
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_3', sort_radix.c:16 on array 'bucket' [43]  (1.2 ns)

 <State 11>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln16_5', sort_radix.c:16) [54]  (0.88 ns)
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_5', sort_radix.c:16 on array 'bucket' [55]  (1.2 ns)

 <State 12>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln16_7', sort_radix.c:16) [66]  (0.88 ns)
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_7', sort_radix.c:16 on array 'bucket' [67]  (1.2 ns)

 <State 13>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln16_9', sort_radix.c:16) [78]  (0.88 ns)
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_9', sort_radix.c:16 on array 'bucket' [79]  (1.2 ns)

 <State 14>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln16_11', sort_radix.c:16) [90]  (0.88 ns)
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_11', sort_radix.c:16 on array 'bucket' [91]  (1.2 ns)

 <State 15>: 2.08ns
The critical path consists of the following:
	'add' operation ('add_ln16_13', sort_radix.c:16) [102]  (0.88 ns)
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_13', sort_radix.c:16 on array 'bucket' [103]  (1.2 ns)

 <State 16>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln16', sort_radix.c:16) of variable 'add_ln16_14', sort_radix.c:16 on array 'bucket' [109]  (1.2 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
