SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE upgrade_mode yes
SET_PREFERENCE ipi_mode no
SET_PREFERENCE devicefamily kintex7
SET_PREFERENCE device xc7k325t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ffg676
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory f:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/sources_1/ip/ddr/_tmp/
SET_PREFERENCE subworkingdirectory f:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/sources_1/ip/ddr/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name ddr
SET_PARAMETER xml_input_file F:/K325667/kintex7_2020_dev_board-master/kintex7_2020_dev_board-master/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden/k7325t_ddr3_1066_golden.srcs/sources_1/ip/ddr/mig_a.prj
SET_PARAMETER data_dir_path D:/2019/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH D:/2019/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET D:/2019/Vivado/2019.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
