
AMS-CB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006010  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  080061a0  080061a0  000161a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006274  08006274  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08006274  08006274  00016274  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800627c  0800627c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800627c  0800627c  0001627c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006280  08006280  00016280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08006284  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000364  20000010  08006294  00020010  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000374  08006294  00020374  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000166e4  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002cbb  00000000  00000000  00036724  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001348  00000000  00000000  000393e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001230  00000000  00000000  0003a728  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00010c8b  00000000  00000000  0003b958  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00005c66  00000000  00000000  0004c5e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00052249  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00005294  00000000  00000000  0005229c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	20000010 	.word	0x20000010
 80001a8:	00000000 	.word	0x00000000
 80001ac:	08006184 	.word	0x08006184

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000014 	.word	0x20000014
 80001c8:	08006184 	.word	0x08006184

080001cc <__aeabi_dmul>:
 80001cc:	b570      	push	{r4, r5, r6, lr}
 80001ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001da:	bf1d      	ittte	ne
 80001dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001e0:	ea94 0f0c 	teqne	r4, ip
 80001e4:	ea95 0f0c 	teqne	r5, ip
 80001e8:	f000 f8de 	bleq	80003a8 <__aeabi_dmul+0x1dc>
 80001ec:	442c      	add	r4, r5
 80001ee:	ea81 0603 	eor.w	r6, r1, r3
 80001f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fe:	bf18      	it	ne
 8000200:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000204:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000208:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800020c:	d038      	beq.n	8000280 <__aeabi_dmul+0xb4>
 800020e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000212:	f04f 0500 	mov.w	r5, #0
 8000216:	fbe1 e502 	umlal	lr, r5, r1, r2
 800021a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000222:	f04f 0600 	mov.w	r6, #0
 8000226:	fbe1 5603 	umlal	r5, r6, r1, r3
 800022a:	f09c 0f00 	teq	ip, #0
 800022e:	bf18      	it	ne
 8000230:	f04e 0e01 	orrne.w	lr, lr, #1
 8000234:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000238:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800023c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000240:	d204      	bcs.n	800024c <__aeabi_dmul+0x80>
 8000242:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000246:	416d      	adcs	r5, r5
 8000248:	eb46 0606 	adc.w	r6, r6, r6
 800024c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000250:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000254:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000258:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800025c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000260:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000264:	bf88      	it	hi
 8000266:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800026a:	d81e      	bhi.n	80002aa <__aeabi_dmul+0xde>
 800026c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000270:	bf08      	it	eq
 8000272:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000276:	f150 0000 	adcs.w	r0, r0, #0
 800027a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027e:	bd70      	pop	{r4, r5, r6, pc}
 8000280:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000284:	ea46 0101 	orr.w	r1, r6, r1
 8000288:	ea40 0002 	orr.w	r0, r0, r2
 800028c:	ea81 0103 	eor.w	r1, r1, r3
 8000290:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000294:	bfc2      	ittt	gt
 8000296:	ebd4 050c 	rsbsgt	r5, r4, ip
 800029a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029e:	bd70      	popgt	{r4, r5, r6, pc}
 80002a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a4:	f04f 0e00 	mov.w	lr, #0
 80002a8:	3c01      	subs	r4, #1
 80002aa:	f300 80ab 	bgt.w	8000404 <__aeabi_dmul+0x238>
 80002ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002b2:	bfde      	ittt	le
 80002b4:	2000      	movle	r0, #0
 80002b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002ba:	bd70      	pople	{r4, r5, r6, pc}
 80002bc:	f1c4 0400 	rsb	r4, r4, #0
 80002c0:	3c20      	subs	r4, #32
 80002c2:	da35      	bge.n	8000330 <__aeabi_dmul+0x164>
 80002c4:	340c      	adds	r4, #12
 80002c6:	dc1b      	bgt.n	8000300 <__aeabi_dmul+0x134>
 80002c8:	f104 0414 	add.w	r4, r4, #20
 80002cc:	f1c4 0520 	rsb	r5, r4, #32
 80002d0:	fa00 f305 	lsl.w	r3, r0, r5
 80002d4:	fa20 f004 	lsr.w	r0, r0, r4
 80002d8:	fa01 f205 	lsl.w	r2, r1, r5
 80002dc:	ea40 0002 	orr.w	r0, r0, r2
 80002e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002ec:	fa21 f604 	lsr.w	r6, r1, r4
 80002f0:	eb42 0106 	adc.w	r1, r2, r6
 80002f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f8:	bf08      	it	eq
 80002fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fe:	bd70      	pop	{r4, r5, r6, pc}
 8000300:	f1c4 040c 	rsb	r4, r4, #12
 8000304:	f1c4 0520 	rsb	r5, r4, #32
 8000308:	fa00 f304 	lsl.w	r3, r0, r4
 800030c:	fa20 f005 	lsr.w	r0, r0, r5
 8000310:	fa01 f204 	lsl.w	r2, r1, r4
 8000314:	ea40 0002 	orr.w	r0, r0, r2
 8000318:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800031c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000320:	f141 0100 	adc.w	r1, r1, #0
 8000324:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000328:	bf08      	it	eq
 800032a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032e:	bd70      	pop	{r4, r5, r6, pc}
 8000330:	f1c4 0520 	rsb	r5, r4, #32
 8000334:	fa00 f205 	lsl.w	r2, r0, r5
 8000338:	ea4e 0e02 	orr.w	lr, lr, r2
 800033c:	fa20 f304 	lsr.w	r3, r0, r4
 8000340:	fa01 f205 	lsl.w	r2, r1, r5
 8000344:	ea43 0302 	orr.w	r3, r3, r2
 8000348:	fa21 f004 	lsr.w	r0, r1, r4
 800034c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000350:	fa21 f204 	lsr.w	r2, r1, r4
 8000354:	ea20 0002 	bic.w	r0, r0, r2
 8000358:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800035c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000360:	bf08      	it	eq
 8000362:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000366:	bd70      	pop	{r4, r5, r6, pc}
 8000368:	f094 0f00 	teq	r4, #0
 800036c:	d10f      	bne.n	800038e <__aeabi_dmul+0x1c2>
 800036e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000372:	0040      	lsls	r0, r0, #1
 8000374:	eb41 0101 	adc.w	r1, r1, r1
 8000378:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800037c:	bf08      	it	eq
 800037e:	3c01      	subeq	r4, #1
 8000380:	d0f7      	beq.n	8000372 <__aeabi_dmul+0x1a6>
 8000382:	ea41 0106 	orr.w	r1, r1, r6
 8000386:	f095 0f00 	teq	r5, #0
 800038a:	bf18      	it	ne
 800038c:	4770      	bxne	lr
 800038e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000392:	0052      	lsls	r2, r2, #1
 8000394:	eb43 0303 	adc.w	r3, r3, r3
 8000398:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800039c:	bf08      	it	eq
 800039e:	3d01      	subeq	r5, #1
 80003a0:	d0f7      	beq.n	8000392 <__aeabi_dmul+0x1c6>
 80003a2:	ea43 0306 	orr.w	r3, r3, r6
 80003a6:	4770      	bx	lr
 80003a8:	ea94 0f0c 	teq	r4, ip
 80003ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003b0:	bf18      	it	ne
 80003b2:	ea95 0f0c 	teqne	r5, ip
 80003b6:	d00c      	beq.n	80003d2 <__aeabi_dmul+0x206>
 80003b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003bc:	bf18      	it	ne
 80003be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003c2:	d1d1      	bne.n	8000368 <__aeabi_dmul+0x19c>
 80003c4:	ea81 0103 	eor.w	r1, r1, r3
 80003c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003cc:	f04f 0000 	mov.w	r0, #0
 80003d0:	bd70      	pop	{r4, r5, r6, pc}
 80003d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d6:	bf06      	itte	eq
 80003d8:	4610      	moveq	r0, r2
 80003da:	4619      	moveq	r1, r3
 80003dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003e0:	d019      	beq.n	8000416 <__aeabi_dmul+0x24a>
 80003e2:	ea94 0f0c 	teq	r4, ip
 80003e6:	d102      	bne.n	80003ee <__aeabi_dmul+0x222>
 80003e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003ec:	d113      	bne.n	8000416 <__aeabi_dmul+0x24a>
 80003ee:	ea95 0f0c 	teq	r5, ip
 80003f2:	d105      	bne.n	8000400 <__aeabi_dmul+0x234>
 80003f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f8:	bf1c      	itt	ne
 80003fa:	4610      	movne	r0, r2
 80003fc:	4619      	movne	r1, r3
 80003fe:	d10a      	bne.n	8000416 <__aeabi_dmul+0x24a>
 8000400:	ea81 0103 	eor.w	r1, r1, r3
 8000404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000408:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800040c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000410:	f04f 0000 	mov.w	r0, #0
 8000414:	bd70      	pop	{r4, r5, r6, pc}
 8000416:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800041a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041e:	bd70      	pop	{r4, r5, r6, pc}

08000420 <__aeabi_drsub>:
 8000420:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000424:	e002      	b.n	800042c <__adddf3>
 8000426:	bf00      	nop

08000428 <__aeabi_dsub>:
 8000428:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800042c <__adddf3>:
 800042c:	b530      	push	{r4, r5, lr}
 800042e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000432:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	bf1f      	itttt	ne
 8000442:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000446:	ea55 0c02 	orrsne.w	ip, r5, r2
 800044a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000452:	f000 80e2 	beq.w	800061a <__adddf3+0x1ee>
 8000456:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800045a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045e:	bfb8      	it	lt
 8000460:	426d      	neglt	r5, r5
 8000462:	dd0c      	ble.n	800047e <__adddf3+0x52>
 8000464:	442c      	add	r4, r5
 8000466:	ea80 0202 	eor.w	r2, r0, r2
 800046a:	ea81 0303 	eor.w	r3, r1, r3
 800046e:	ea82 0000 	eor.w	r0, r2, r0
 8000472:	ea83 0101 	eor.w	r1, r3, r1
 8000476:	ea80 0202 	eor.w	r2, r0, r2
 800047a:	ea81 0303 	eor.w	r3, r1, r3
 800047e:	2d36      	cmp	r5, #54	; 0x36
 8000480:	bf88      	it	hi
 8000482:	bd30      	pophi	{r4, r5, pc}
 8000484:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000488:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800048c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000490:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000494:	d002      	beq.n	800049c <__adddf3+0x70>
 8000496:	4240      	negs	r0, r0
 8000498:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800049c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80004a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a8:	d002      	beq.n	80004b0 <__adddf3+0x84>
 80004aa:	4252      	negs	r2, r2
 80004ac:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004b0:	ea94 0f05 	teq	r4, r5
 80004b4:	f000 80a7 	beq.w	8000606 <__adddf3+0x1da>
 80004b8:	f1a4 0401 	sub.w	r4, r4, #1
 80004bc:	f1d5 0e20 	rsbs	lr, r5, #32
 80004c0:	db0d      	blt.n	80004de <__adddf3+0xb2>
 80004c2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c6:	fa22 f205 	lsr.w	r2, r2, r5
 80004ca:	1880      	adds	r0, r0, r2
 80004cc:	f141 0100 	adc.w	r1, r1, #0
 80004d0:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d4:	1880      	adds	r0, r0, r2
 80004d6:	fa43 f305 	asr.w	r3, r3, r5
 80004da:	4159      	adcs	r1, r3
 80004dc:	e00e      	b.n	80004fc <__adddf3+0xd0>
 80004de:	f1a5 0520 	sub.w	r5, r5, #32
 80004e2:	f10e 0e20 	add.w	lr, lr, #32
 80004e6:	2a01      	cmp	r2, #1
 80004e8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004ec:	bf28      	it	cs
 80004ee:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004f2:	fa43 f305 	asr.w	r3, r3, r5
 80004f6:	18c0      	adds	r0, r0, r3
 80004f8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000500:	d507      	bpl.n	8000512 <__adddf3+0xe6>
 8000502:	f04f 0e00 	mov.w	lr, #0
 8000506:	f1dc 0c00 	rsbs	ip, ip, #0
 800050a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000512:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000516:	d31b      	bcc.n	8000550 <__adddf3+0x124>
 8000518:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800051c:	d30c      	bcc.n	8000538 <__adddf3+0x10c>
 800051e:	0849      	lsrs	r1, r1, #1
 8000520:	ea5f 0030 	movs.w	r0, r0, rrx
 8000524:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000528:	f104 0401 	add.w	r4, r4, #1
 800052c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000530:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000534:	f080 809a 	bcs.w	800066c <__adddf3+0x240>
 8000538:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800053c:	bf08      	it	eq
 800053e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000542:	f150 0000 	adcs.w	r0, r0, #0
 8000546:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800054a:	ea41 0105 	orr.w	r1, r1, r5
 800054e:	bd30      	pop	{r4, r5, pc}
 8000550:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000554:	4140      	adcs	r0, r0
 8000556:	eb41 0101 	adc.w	r1, r1, r1
 800055a:	3c01      	subs	r4, #1
 800055c:	bf28      	it	cs
 800055e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000562:	d2e9      	bcs.n	8000538 <__adddf3+0x10c>
 8000564:	f091 0f00 	teq	r1, #0
 8000568:	bf04      	itt	eq
 800056a:	4601      	moveq	r1, r0
 800056c:	2000      	moveq	r0, #0
 800056e:	fab1 f381 	clz	r3, r1
 8000572:	bf08      	it	eq
 8000574:	3320      	addeq	r3, #32
 8000576:	f1a3 030b 	sub.w	r3, r3, #11
 800057a:	f1b3 0220 	subs.w	r2, r3, #32
 800057e:	da0c      	bge.n	800059a <__adddf3+0x16e>
 8000580:	320c      	adds	r2, #12
 8000582:	dd08      	ble.n	8000596 <__adddf3+0x16a>
 8000584:	f102 0c14 	add.w	ip, r2, #20
 8000588:	f1c2 020c 	rsb	r2, r2, #12
 800058c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000590:	fa21 f102 	lsr.w	r1, r1, r2
 8000594:	e00c      	b.n	80005b0 <__adddf3+0x184>
 8000596:	f102 0214 	add.w	r2, r2, #20
 800059a:	bfd8      	it	le
 800059c:	f1c2 0c20 	rsble	ip, r2, #32
 80005a0:	fa01 f102 	lsl.w	r1, r1, r2
 80005a4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a8:	bfdc      	itt	le
 80005aa:	ea41 010c 	orrle.w	r1, r1, ip
 80005ae:	4090      	lslle	r0, r2
 80005b0:	1ae4      	subs	r4, r4, r3
 80005b2:	bfa2      	ittt	ge
 80005b4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b8:	4329      	orrge	r1, r5
 80005ba:	bd30      	popge	{r4, r5, pc}
 80005bc:	ea6f 0404 	mvn.w	r4, r4
 80005c0:	3c1f      	subs	r4, #31
 80005c2:	da1c      	bge.n	80005fe <__adddf3+0x1d2>
 80005c4:	340c      	adds	r4, #12
 80005c6:	dc0e      	bgt.n	80005e6 <__adddf3+0x1ba>
 80005c8:	f104 0414 	add.w	r4, r4, #20
 80005cc:	f1c4 0220 	rsb	r2, r4, #32
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f302 	lsl.w	r3, r1, r2
 80005d8:	ea40 0003 	orr.w	r0, r0, r3
 80005dc:	fa21 f304 	lsr.w	r3, r1, r4
 80005e0:	ea45 0103 	orr.w	r1, r5, r3
 80005e4:	bd30      	pop	{r4, r5, pc}
 80005e6:	f1c4 040c 	rsb	r4, r4, #12
 80005ea:	f1c4 0220 	rsb	r2, r4, #32
 80005ee:	fa20 f002 	lsr.w	r0, r0, r2
 80005f2:	fa01 f304 	lsl.w	r3, r1, r4
 80005f6:	ea40 0003 	orr.w	r0, r0, r3
 80005fa:	4629      	mov	r1, r5
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	fa21 f004 	lsr.w	r0, r1, r4
 8000602:	4629      	mov	r1, r5
 8000604:	bd30      	pop	{r4, r5, pc}
 8000606:	f094 0f00 	teq	r4, #0
 800060a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060e:	bf06      	itte	eq
 8000610:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000614:	3401      	addeq	r4, #1
 8000616:	3d01      	subne	r5, #1
 8000618:	e74e      	b.n	80004b8 <__adddf3+0x8c>
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf18      	it	ne
 8000620:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000624:	d029      	beq.n	800067a <__adddf3+0x24e>
 8000626:	ea94 0f05 	teq	r4, r5
 800062a:	bf08      	it	eq
 800062c:	ea90 0f02 	teqeq	r0, r2
 8000630:	d005      	beq.n	800063e <__adddf3+0x212>
 8000632:	ea54 0c00 	orrs.w	ip, r4, r0
 8000636:	bf04      	itt	eq
 8000638:	4619      	moveq	r1, r3
 800063a:	4610      	moveq	r0, r2
 800063c:	bd30      	pop	{r4, r5, pc}
 800063e:	ea91 0f03 	teq	r1, r3
 8000642:	bf1e      	ittt	ne
 8000644:	2100      	movne	r1, #0
 8000646:	2000      	movne	r0, #0
 8000648:	bd30      	popne	{r4, r5, pc}
 800064a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064e:	d105      	bne.n	800065c <__adddf3+0x230>
 8000650:	0040      	lsls	r0, r0, #1
 8000652:	4149      	adcs	r1, r1
 8000654:	bf28      	it	cs
 8000656:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800065a:	bd30      	pop	{r4, r5, pc}
 800065c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000660:	bf3c      	itt	cc
 8000662:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000666:	bd30      	popcc	{r4, r5, pc}
 8000668:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800066c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000670:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000674:	f04f 0000 	mov.w	r0, #0
 8000678:	bd30      	pop	{r4, r5, pc}
 800067a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067e:	bf1a      	itte	ne
 8000680:	4619      	movne	r1, r3
 8000682:	4610      	movne	r0, r2
 8000684:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000688:	bf1c      	itt	ne
 800068a:	460b      	movne	r3, r1
 800068c:	4602      	movne	r2, r0
 800068e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000692:	bf06      	itte	eq
 8000694:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000698:	ea91 0f03 	teqeq	r1, r3
 800069c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	bf00      	nop

080006a4 <__aeabi_ui2d>:
 80006a4:	f090 0f00 	teq	r0, #0
 80006a8:	bf04      	itt	eq
 80006aa:	2100      	moveq	r1, #0
 80006ac:	4770      	bxeq	lr
 80006ae:	b530      	push	{r4, r5, lr}
 80006b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b8:	f04f 0500 	mov.w	r5, #0
 80006bc:	f04f 0100 	mov.w	r1, #0
 80006c0:	e750      	b.n	8000564 <__adddf3+0x138>
 80006c2:	bf00      	nop

080006c4 <__aeabi_i2d>:
 80006c4:	f090 0f00 	teq	r0, #0
 80006c8:	bf04      	itt	eq
 80006ca:	2100      	moveq	r1, #0
 80006cc:	4770      	bxeq	lr
 80006ce:	b530      	push	{r4, r5, lr}
 80006d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006dc:	bf48      	it	mi
 80006de:	4240      	negmi	r0, r0
 80006e0:	f04f 0100 	mov.w	r1, #0
 80006e4:	e73e      	b.n	8000564 <__adddf3+0x138>
 80006e6:	bf00      	nop

080006e8 <__aeabi_f2d>:
 80006e8:	0042      	lsls	r2, r0, #1
 80006ea:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f6:	bf1f      	itttt	ne
 80006f8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006fc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000700:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000704:	4770      	bxne	lr
 8000706:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800070a:	bf08      	it	eq
 800070c:	4770      	bxeq	lr
 800070e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000712:	bf04      	itt	eq
 8000714:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000720:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000728:	e71c      	b.n	8000564 <__adddf3+0x138>
 800072a:	bf00      	nop

0800072c <__aeabi_ul2d>:
 800072c:	ea50 0201 	orrs.w	r2, r0, r1
 8000730:	bf08      	it	eq
 8000732:	4770      	bxeq	lr
 8000734:	b530      	push	{r4, r5, lr}
 8000736:	f04f 0500 	mov.w	r5, #0
 800073a:	e00a      	b.n	8000752 <__aeabi_l2d+0x16>

0800073c <__aeabi_l2d>:
 800073c:	ea50 0201 	orrs.w	r2, r0, r1
 8000740:	bf08      	it	eq
 8000742:	4770      	bxeq	lr
 8000744:	b530      	push	{r4, r5, lr}
 8000746:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800074a:	d502      	bpl.n	8000752 <__aeabi_l2d+0x16>
 800074c:	4240      	negs	r0, r0
 800074e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000752:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000756:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800075a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075e:	f43f aed8 	beq.w	8000512 <__adddf3+0xe6>
 8000762:	f04f 0203 	mov.w	r2, #3
 8000766:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076a:	bf18      	it	ne
 800076c:	3203      	addne	r2, #3
 800076e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000772:	bf18      	it	ne
 8000774:	3203      	addne	r2, #3
 8000776:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800077a:	f1c2 0320 	rsb	r3, r2, #32
 800077e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000782:	fa20 f002 	lsr.w	r0, r0, r2
 8000786:	fa01 fe03 	lsl.w	lr, r1, r3
 800078a:	ea40 000e 	orr.w	r0, r0, lr
 800078e:	fa21 f102 	lsr.w	r1, r1, r2
 8000792:	4414      	add	r4, r2
 8000794:	e6bd      	b.n	8000512 <__adddf3+0xe6>
 8000796:	bf00      	nop

08000798 <__aeabi_d2uiz>:
 8000798:	004a      	lsls	r2, r1, #1
 800079a:	d211      	bcs.n	80007c0 <__aeabi_d2uiz+0x28>
 800079c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80007a0:	d211      	bcs.n	80007c6 <__aeabi_d2uiz+0x2e>
 80007a2:	d50d      	bpl.n	80007c0 <__aeabi_d2uiz+0x28>
 80007a4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80007a8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80007ac:	d40e      	bmi.n	80007cc <__aeabi_d2uiz+0x34>
 80007ae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007b6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80007ba:	fa23 f002 	lsr.w	r0, r3, r2
 80007be:	4770      	bx	lr
 80007c0:	f04f 0000 	mov.w	r0, #0
 80007c4:	4770      	bx	lr
 80007c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80007ca:	d102      	bne.n	80007d2 <__aeabi_d2uiz+0x3a>
 80007cc:	f04f 30ff 	mov.w	r0, #4294967295
 80007d0:	4770      	bx	lr
 80007d2:	f04f 0000 	mov.w	r0, #0
 80007d6:	4770      	bx	lr

080007d8 <__aeabi_uldivmod>:
 80007d8:	b953      	cbnz	r3, 80007f0 <__aeabi_uldivmod+0x18>
 80007da:	b94a      	cbnz	r2, 80007f0 <__aeabi_uldivmod+0x18>
 80007dc:	2900      	cmp	r1, #0
 80007de:	bf08      	it	eq
 80007e0:	2800      	cmpeq	r0, #0
 80007e2:	bf1c      	itt	ne
 80007e4:	f04f 31ff 	movne.w	r1, #4294967295
 80007e8:	f04f 30ff 	movne.w	r0, #4294967295
 80007ec:	f000 b974 	b.w	8000ad8 <__aeabi_idiv0>
 80007f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80007f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80007f8:	f000 f806 	bl	8000808 <__udivmoddi4>
 80007fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000800:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000804:	b004      	add	sp, #16
 8000806:	4770      	bx	lr

08000808 <__udivmoddi4>:
 8000808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800080c:	9d08      	ldr	r5, [sp, #32]
 800080e:	4604      	mov	r4, r0
 8000810:	468e      	mov	lr, r1
 8000812:	2b00      	cmp	r3, #0
 8000814:	d14d      	bne.n	80008b2 <__udivmoddi4+0xaa>
 8000816:	428a      	cmp	r2, r1
 8000818:	4694      	mov	ip, r2
 800081a:	d969      	bls.n	80008f0 <__udivmoddi4+0xe8>
 800081c:	fab2 f282 	clz	r2, r2
 8000820:	b152      	cbz	r2, 8000838 <__udivmoddi4+0x30>
 8000822:	fa01 f302 	lsl.w	r3, r1, r2
 8000826:	f1c2 0120 	rsb	r1, r2, #32
 800082a:	fa20 f101 	lsr.w	r1, r0, r1
 800082e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000832:	ea41 0e03 	orr.w	lr, r1, r3
 8000836:	4094      	lsls	r4, r2
 8000838:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800083c:	0c21      	lsrs	r1, r4, #16
 800083e:	fbbe f6f8 	udiv	r6, lr, r8
 8000842:	fa1f f78c 	uxth.w	r7, ip
 8000846:	fb08 e316 	mls	r3, r8, r6, lr
 800084a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800084e:	fb06 f107 	mul.w	r1, r6, r7
 8000852:	4299      	cmp	r1, r3
 8000854:	d90a      	bls.n	800086c <__udivmoddi4+0x64>
 8000856:	eb1c 0303 	adds.w	r3, ip, r3
 800085a:	f106 30ff 	add.w	r0, r6, #4294967295
 800085e:	f080 811f 	bcs.w	8000aa0 <__udivmoddi4+0x298>
 8000862:	4299      	cmp	r1, r3
 8000864:	f240 811c 	bls.w	8000aa0 <__udivmoddi4+0x298>
 8000868:	3e02      	subs	r6, #2
 800086a:	4463      	add	r3, ip
 800086c:	1a5b      	subs	r3, r3, r1
 800086e:	b2a4      	uxth	r4, r4
 8000870:	fbb3 f0f8 	udiv	r0, r3, r8
 8000874:	fb08 3310 	mls	r3, r8, r0, r3
 8000878:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800087c:	fb00 f707 	mul.w	r7, r0, r7
 8000880:	42a7      	cmp	r7, r4
 8000882:	d90a      	bls.n	800089a <__udivmoddi4+0x92>
 8000884:	eb1c 0404 	adds.w	r4, ip, r4
 8000888:	f100 33ff 	add.w	r3, r0, #4294967295
 800088c:	f080 810a 	bcs.w	8000aa4 <__udivmoddi4+0x29c>
 8000890:	42a7      	cmp	r7, r4
 8000892:	f240 8107 	bls.w	8000aa4 <__udivmoddi4+0x29c>
 8000896:	4464      	add	r4, ip
 8000898:	3802      	subs	r0, #2
 800089a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800089e:	1be4      	subs	r4, r4, r7
 80008a0:	2600      	movs	r6, #0
 80008a2:	b11d      	cbz	r5, 80008ac <__udivmoddi4+0xa4>
 80008a4:	40d4      	lsrs	r4, r2
 80008a6:	2300      	movs	r3, #0
 80008a8:	e9c5 4300 	strd	r4, r3, [r5]
 80008ac:	4631      	mov	r1, r6
 80008ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b2:	428b      	cmp	r3, r1
 80008b4:	d909      	bls.n	80008ca <__udivmoddi4+0xc2>
 80008b6:	2d00      	cmp	r5, #0
 80008b8:	f000 80ef 	beq.w	8000a9a <__udivmoddi4+0x292>
 80008bc:	2600      	movs	r6, #0
 80008be:	e9c5 0100 	strd	r0, r1, [r5]
 80008c2:	4630      	mov	r0, r6
 80008c4:	4631      	mov	r1, r6
 80008c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008ca:	fab3 f683 	clz	r6, r3
 80008ce:	2e00      	cmp	r6, #0
 80008d0:	d14a      	bne.n	8000968 <__udivmoddi4+0x160>
 80008d2:	428b      	cmp	r3, r1
 80008d4:	d302      	bcc.n	80008dc <__udivmoddi4+0xd4>
 80008d6:	4282      	cmp	r2, r0
 80008d8:	f200 80f9 	bhi.w	8000ace <__udivmoddi4+0x2c6>
 80008dc:	1a84      	subs	r4, r0, r2
 80008de:	eb61 0303 	sbc.w	r3, r1, r3
 80008e2:	2001      	movs	r0, #1
 80008e4:	469e      	mov	lr, r3
 80008e6:	2d00      	cmp	r5, #0
 80008e8:	d0e0      	beq.n	80008ac <__udivmoddi4+0xa4>
 80008ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80008ee:	e7dd      	b.n	80008ac <__udivmoddi4+0xa4>
 80008f0:	b902      	cbnz	r2, 80008f4 <__udivmoddi4+0xec>
 80008f2:	deff      	udf	#255	; 0xff
 80008f4:	fab2 f282 	clz	r2, r2
 80008f8:	2a00      	cmp	r2, #0
 80008fa:	f040 8092 	bne.w	8000a22 <__udivmoddi4+0x21a>
 80008fe:	eba1 010c 	sub.w	r1, r1, ip
 8000902:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000906:	fa1f fe8c 	uxth.w	lr, ip
 800090a:	2601      	movs	r6, #1
 800090c:	0c20      	lsrs	r0, r4, #16
 800090e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000912:	fb07 1113 	mls	r1, r7, r3, r1
 8000916:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800091a:	fb0e f003 	mul.w	r0, lr, r3
 800091e:	4288      	cmp	r0, r1
 8000920:	d908      	bls.n	8000934 <__udivmoddi4+0x12c>
 8000922:	eb1c 0101 	adds.w	r1, ip, r1
 8000926:	f103 38ff 	add.w	r8, r3, #4294967295
 800092a:	d202      	bcs.n	8000932 <__udivmoddi4+0x12a>
 800092c:	4288      	cmp	r0, r1
 800092e:	f200 80cb 	bhi.w	8000ac8 <__udivmoddi4+0x2c0>
 8000932:	4643      	mov	r3, r8
 8000934:	1a09      	subs	r1, r1, r0
 8000936:	b2a4      	uxth	r4, r4
 8000938:	fbb1 f0f7 	udiv	r0, r1, r7
 800093c:	fb07 1110 	mls	r1, r7, r0, r1
 8000940:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000944:	fb0e fe00 	mul.w	lr, lr, r0
 8000948:	45a6      	cmp	lr, r4
 800094a:	d908      	bls.n	800095e <__udivmoddi4+0x156>
 800094c:	eb1c 0404 	adds.w	r4, ip, r4
 8000950:	f100 31ff 	add.w	r1, r0, #4294967295
 8000954:	d202      	bcs.n	800095c <__udivmoddi4+0x154>
 8000956:	45a6      	cmp	lr, r4
 8000958:	f200 80bb 	bhi.w	8000ad2 <__udivmoddi4+0x2ca>
 800095c:	4608      	mov	r0, r1
 800095e:	eba4 040e 	sub.w	r4, r4, lr
 8000962:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000966:	e79c      	b.n	80008a2 <__udivmoddi4+0x9a>
 8000968:	f1c6 0720 	rsb	r7, r6, #32
 800096c:	40b3      	lsls	r3, r6
 800096e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000972:	ea4c 0c03 	orr.w	ip, ip, r3
 8000976:	fa20 f407 	lsr.w	r4, r0, r7
 800097a:	fa01 f306 	lsl.w	r3, r1, r6
 800097e:	431c      	orrs	r4, r3
 8000980:	40f9      	lsrs	r1, r7
 8000982:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000986:	fa00 f306 	lsl.w	r3, r0, r6
 800098a:	fbb1 f8f9 	udiv	r8, r1, r9
 800098e:	0c20      	lsrs	r0, r4, #16
 8000990:	fa1f fe8c 	uxth.w	lr, ip
 8000994:	fb09 1118 	mls	r1, r9, r8, r1
 8000998:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800099c:	fb08 f00e 	mul.w	r0, r8, lr
 80009a0:	4288      	cmp	r0, r1
 80009a2:	fa02 f206 	lsl.w	r2, r2, r6
 80009a6:	d90b      	bls.n	80009c0 <__udivmoddi4+0x1b8>
 80009a8:	eb1c 0101 	adds.w	r1, ip, r1
 80009ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80009b0:	f080 8088 	bcs.w	8000ac4 <__udivmoddi4+0x2bc>
 80009b4:	4288      	cmp	r0, r1
 80009b6:	f240 8085 	bls.w	8000ac4 <__udivmoddi4+0x2bc>
 80009ba:	f1a8 0802 	sub.w	r8, r8, #2
 80009be:	4461      	add	r1, ip
 80009c0:	1a09      	subs	r1, r1, r0
 80009c2:	b2a4      	uxth	r4, r4
 80009c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80009c8:	fb09 1110 	mls	r1, r9, r0, r1
 80009cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80009d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80009d4:	458e      	cmp	lr, r1
 80009d6:	d908      	bls.n	80009ea <__udivmoddi4+0x1e2>
 80009d8:	eb1c 0101 	adds.w	r1, ip, r1
 80009dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80009e0:	d26c      	bcs.n	8000abc <__udivmoddi4+0x2b4>
 80009e2:	458e      	cmp	lr, r1
 80009e4:	d96a      	bls.n	8000abc <__udivmoddi4+0x2b4>
 80009e6:	3802      	subs	r0, #2
 80009e8:	4461      	add	r1, ip
 80009ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80009ee:	fba0 9402 	umull	r9, r4, r0, r2
 80009f2:	eba1 010e 	sub.w	r1, r1, lr
 80009f6:	42a1      	cmp	r1, r4
 80009f8:	46c8      	mov	r8, r9
 80009fa:	46a6      	mov	lr, r4
 80009fc:	d356      	bcc.n	8000aac <__udivmoddi4+0x2a4>
 80009fe:	d053      	beq.n	8000aa8 <__udivmoddi4+0x2a0>
 8000a00:	b15d      	cbz	r5, 8000a1a <__udivmoddi4+0x212>
 8000a02:	ebb3 0208 	subs.w	r2, r3, r8
 8000a06:	eb61 010e 	sbc.w	r1, r1, lr
 8000a0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000a0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000a12:	40f1      	lsrs	r1, r6
 8000a14:	431f      	orrs	r7, r3
 8000a16:	e9c5 7100 	strd	r7, r1, [r5]
 8000a1a:	2600      	movs	r6, #0
 8000a1c:	4631      	mov	r1, r6
 8000a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a22:	f1c2 0320 	rsb	r3, r2, #32
 8000a26:	40d8      	lsrs	r0, r3
 8000a28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000a30:	4091      	lsls	r1, r2
 8000a32:	4301      	orrs	r1, r0
 8000a34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a38:	fa1f fe8c 	uxth.w	lr, ip
 8000a3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000a40:	fb07 3610 	mls	r6, r7, r0, r3
 8000a44:	0c0b      	lsrs	r3, r1, #16
 8000a46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000a4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000a4e:	429e      	cmp	r6, r3
 8000a50:	fa04 f402 	lsl.w	r4, r4, r2
 8000a54:	d908      	bls.n	8000a68 <__udivmoddi4+0x260>
 8000a56:	eb1c 0303 	adds.w	r3, ip, r3
 8000a5a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000a5e:	d22f      	bcs.n	8000ac0 <__udivmoddi4+0x2b8>
 8000a60:	429e      	cmp	r6, r3
 8000a62:	d92d      	bls.n	8000ac0 <__udivmoddi4+0x2b8>
 8000a64:	3802      	subs	r0, #2
 8000a66:	4463      	add	r3, ip
 8000a68:	1b9b      	subs	r3, r3, r6
 8000a6a:	b289      	uxth	r1, r1
 8000a6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000a70:	fb07 3316 	mls	r3, r7, r6, r3
 8000a74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a78:	fb06 f30e 	mul.w	r3, r6, lr
 8000a7c:	428b      	cmp	r3, r1
 8000a7e:	d908      	bls.n	8000a92 <__udivmoddi4+0x28a>
 8000a80:	eb1c 0101 	adds.w	r1, ip, r1
 8000a84:	f106 38ff 	add.w	r8, r6, #4294967295
 8000a88:	d216      	bcs.n	8000ab8 <__udivmoddi4+0x2b0>
 8000a8a:	428b      	cmp	r3, r1
 8000a8c:	d914      	bls.n	8000ab8 <__udivmoddi4+0x2b0>
 8000a8e:	3e02      	subs	r6, #2
 8000a90:	4461      	add	r1, ip
 8000a92:	1ac9      	subs	r1, r1, r3
 8000a94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000a98:	e738      	b.n	800090c <__udivmoddi4+0x104>
 8000a9a:	462e      	mov	r6, r5
 8000a9c:	4628      	mov	r0, r5
 8000a9e:	e705      	b.n	80008ac <__udivmoddi4+0xa4>
 8000aa0:	4606      	mov	r6, r0
 8000aa2:	e6e3      	b.n	800086c <__udivmoddi4+0x64>
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	e6f8      	b.n	800089a <__udivmoddi4+0x92>
 8000aa8:	454b      	cmp	r3, r9
 8000aaa:	d2a9      	bcs.n	8000a00 <__udivmoddi4+0x1f8>
 8000aac:	ebb9 0802 	subs.w	r8, r9, r2
 8000ab0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ab4:	3801      	subs	r0, #1
 8000ab6:	e7a3      	b.n	8000a00 <__udivmoddi4+0x1f8>
 8000ab8:	4646      	mov	r6, r8
 8000aba:	e7ea      	b.n	8000a92 <__udivmoddi4+0x28a>
 8000abc:	4620      	mov	r0, r4
 8000abe:	e794      	b.n	80009ea <__udivmoddi4+0x1e2>
 8000ac0:	4640      	mov	r0, r8
 8000ac2:	e7d1      	b.n	8000a68 <__udivmoddi4+0x260>
 8000ac4:	46d0      	mov	r8, sl
 8000ac6:	e77b      	b.n	80009c0 <__udivmoddi4+0x1b8>
 8000ac8:	3b02      	subs	r3, #2
 8000aca:	4461      	add	r1, ip
 8000acc:	e732      	b.n	8000934 <__udivmoddi4+0x12c>
 8000ace:	4630      	mov	r0, r6
 8000ad0:	e709      	b.n	80008e6 <__udivmoddi4+0xde>
 8000ad2:	4464      	add	r4, ip
 8000ad4:	3802      	subs	r0, #2
 8000ad6:	e742      	b.n	800095e <__udivmoddi4+0x156>

08000ad8 <__aeabi_idiv0>:
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop

08000adc <send_CAN>:
		data64 |= data[i]<<(i*8);
	}
	return data64;
}

HAL_StatusTypeDef send_CAN(uint32_t addres, uint8_t *TxBuffer){		// send 8 Bytes
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b084      	sub	sp, #16
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
 8000ae4:	6039      	str	r1, [r7, #0]
	static uint32_t TxMailbox[20];
	static CAN_TxHeaderTypeDef TxHeader;
	TxHeader.ExtId = addres;   			// ID of the message
 8000ae6:	4a0e      	ldr	r2, [pc, #56]	; (8000b20 <send_CAN+0x44>)
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	6053      	str	r3, [r2, #4]
	TxHeader.DLC = 8;         			// Data Length Code (number of bytes in data field)
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <send_CAN+0x44>)
 8000aee:	2208      	movs	r2, #8
 8000af0:	611a      	str	r2, [r3, #16]
	TxHeader.IDE = CAN_ID_EXT; 			// Extended ID type
 8000af2:	4b0b      	ldr	r3, [pc, #44]	; (8000b20 <send_CAN+0x44>)
 8000af4:	2204      	movs	r2, #4
 8000af6:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA; 		// Data frame, not remote frame
 8000af8:	4b09      	ldr	r3, [pc, #36]	; (8000b20 <send_CAN+0x44>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	60da      	str	r2, [r3, #12]
	TxHeader.TransmitGlobalTime = DISABLE; // Disable time stamp
 8000afe:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <send_CAN+0x44>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	751a      	strb	r2, [r3, #20]
    // Transmit CAN message
	//HAL_CAN_WakeUp(&hcan1);
	HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxBuffer, TxMailbox);
 8000b04:	4b07      	ldr	r3, [pc, #28]	; (8000b24 <send_CAN+0x48>)
 8000b06:	683a      	ldr	r2, [r7, #0]
 8000b08:	4905      	ldr	r1, [pc, #20]	; (8000b20 <send_CAN+0x44>)
 8000b0a:	4807      	ldr	r0, [pc, #28]	; (8000b28 <send_CAN+0x4c>)
 8000b0c:	f002 f911 	bl	8002d32 <HAL_CAN_AddTxMessage>
 8000b10:	4603      	mov	r3, r0
 8000b12:	73fb      	strb	r3, [r7, #15]
    return status;
 8000b14:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3710      	adds	r7, #16
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	2000002c 	.word	0x2000002c
 8000b24:	20000044 	.word	0x20000044
 8000b28:	200001c8 	.word	0x200001c8

08000b2c <send_CAN_IVT_nbytes>:

HAL_StatusTypeDef send_CAN_IVT_nbytes(uint32_t addres, uint8_t *TxBuffer, uint8_t length){
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b086      	sub	sp, #24
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	60f8      	str	r0, [r7, #12]
 8000b34:	60b9      	str	r1, [r7, #8]
 8000b36:	4613      	mov	r3, r2
 8000b38:	71fb      	strb	r3, [r7, #7]
	static uint32_t TxMailbox[20];
	static CAN_TxHeaderTypeDef TxHeader;
	TxHeader.StdId = addres;   			// ID of the message
 8000b3a:	4a0e      	ldr	r2, [pc, #56]	; (8000b74 <send_CAN_IVT_nbytes+0x48>)
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	6013      	str	r3, [r2, #0]
	TxHeader.DLC = length;         		// Data Length Code (number of bytes in data field)
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	4a0c      	ldr	r2, [pc, #48]	; (8000b74 <send_CAN_IVT_nbytes+0x48>)
 8000b44:	6113      	str	r3, [r2, #16]
	TxHeader.IDE = CAN_ID_STD; 			// Extended ID type
 8000b46:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <send_CAN_IVT_nbytes+0x48>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
	TxHeader.RTR = CAN_RTR_DATA; 		// Data frame, not remote frame
 8000b4c:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <send_CAN_IVT_nbytes+0x48>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	60da      	str	r2, [r3, #12]
	TxHeader.TransmitGlobalTime = DISABLE; // Disable time stamp
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <send_CAN_IVT_nbytes+0x48>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	751a      	strb	r2, [r3, #20]
    // Transmit CAN message
	//HAL_CAN_WakeUp(&hcan1);
	HAL_StatusTypeDef status = HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxBuffer, TxMailbox);
 8000b58:	4b07      	ldr	r3, [pc, #28]	; (8000b78 <send_CAN_IVT_nbytes+0x4c>)
 8000b5a:	68ba      	ldr	r2, [r7, #8]
 8000b5c:	4905      	ldr	r1, [pc, #20]	; (8000b74 <send_CAN_IVT_nbytes+0x48>)
 8000b5e:	4807      	ldr	r0, [pc, #28]	; (8000b7c <send_CAN_IVT_nbytes+0x50>)
 8000b60:	f002 f8e7 	bl	8002d32 <HAL_CAN_AddTxMessage>
 8000b64:	4603      	mov	r3, r0
 8000b66:	75fb      	strb	r3, [r7, #23]
    return status;
 8000b68:	7dfb      	ldrb	r3, [r7, #23]
}
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	3718      	adds	r7, #24
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000094 	.word	0x20000094
 8000b78:	200000ac 	.word	0x200000ac
 8000b7c:	200001c8 	.word	0x200001c8

08000b80 <read_CAN>:

uint16_t read_CAN(uint8_t *RxData){
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	; 0x28
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef RxHeader;
	// Check if a message is received in CAN RX FIFO 0
	if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) > 0) {
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4816      	ldr	r0, [pc, #88]	; (8000be4 <read_CAN+0x64>)
 8000b8c:	f002 fab3 	bl	80030f6 <HAL_CAN_GetRxFifoFillLevel>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d00c      	beq.n	8000bb0 <read_CAN+0x30>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000b96:	f107 020c 	add.w	r2, r7, #12
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	2100      	movs	r1, #0
 8000b9e:	4811      	ldr	r0, [pc, #68]	; (8000be4 <read_CAN+0x64>)
 8000ba0:	f002 f997 	bl	8002ed2 <HAL_CAN_GetRxMessage>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d102      	bne.n	8000bb0 <read_CAN+0x30>
		// Process the received message
	    return (uint16_t)(RxHeader.ExtId);
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	e014      	b.n	8000bda <read_CAN+0x5a>
	  }
	}
	// Check if a message is received in CAN RX FIFO 1
	if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) > 0) {
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	480c      	ldr	r0, [pc, #48]	; (8000be4 <read_CAN+0x64>)
 8000bb4:	f002 fa9f 	bl	80030f6 <HAL_CAN_GetRxFifoFillLevel>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d00c      	beq.n	8000bd8 <read_CAN+0x58>
	  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8000bbe:	f107 020c 	add.w	r2, r7, #12
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	4807      	ldr	r0, [pc, #28]	; (8000be4 <read_CAN+0x64>)
 8000bc8:	f002 f983 	bl	8002ed2 <HAL_CAN_GetRxMessage>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d102      	bne.n	8000bd8 <read_CAN+0x58>
		// Process the received message
	    return (uint16_t)(RxHeader.ExtId);
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	e000      	b.n	8000bda <read_CAN+0x5a>
	  }
	}
	return 0;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3728      	adds	r7, #40	; 0x28
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	200001c8 	.word	0x200001c8

08000be8 <FIFO_ovf>:

uint8_t FIFO_ovf(){
 8000be8:	b580      	push	{r7, lr}
 8000bea:	af00      	add	r7, sp, #0
	// check if FIFO is full
	if ((HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) >= 3) || (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO1) >= 3)) {
 8000bec:	2100      	movs	r1, #0
 8000bee:	4809      	ldr	r0, [pc, #36]	; (8000c14 <FIFO_ovf+0x2c>)
 8000bf0:	f002 fa81 	bl	80030f6 <HAL_CAN_GetRxFifoFillLevel>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d806      	bhi.n	8000c08 <FIFO_ovf+0x20>
 8000bfa:	2101      	movs	r1, #1
 8000bfc:	4805      	ldr	r0, [pc, #20]	; (8000c14 <FIFO_ovf+0x2c>)
 8000bfe:	f002 fa7a 	bl	80030f6 <HAL_CAN_GetRxFifoFillLevel>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b02      	cmp	r3, #2
 8000c06:	d901      	bls.n	8000c0c <FIFO_ovf+0x24>
		return 1;
 8000c08:	2301      	movs	r3, #1
 8000c0a:	e000      	b.n	8000c0e <FIFO_ovf+0x26>
	}else{
		return 0;
 8000c0c:	2300      	movs	r3, #0
	}
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	200001c8 	.word	0x200001c8

08000c18 <send_data2ECU>:

HAL_StatusTypeDef send_data2ECU(uint16_t GPIO_Input){		// 8 Bytes for TxData, LSB first
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b086      	sub	sp, #24
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	80fb      	strh	r3, [r7, #6]
	uint8_t can_data[] = {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};		// LSB first
 8000c22:	4a22      	ldr	r2, [pc, #136]	; (8000cac <send_data2ECU+0x94>)
 8000c24:	f107 030c 	add.w	r3, r7, #12
 8000c28:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000c2c:	e883 0003 	stmia.w	r3, {r0, r1}
	can_data[0] |= get_battery_status_code(GPIO_Input);
 8000c30:	88fb      	ldrh	r3, [r7, #6]
 8000c32:	4618      	mov	r0, r3
 8000c34:	f000 fe54 	bl	80018e0 <get_battery_status_code>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	7b3b      	ldrb	r3, [r7, #12]
 8000c3e:	4313      	orrs	r3, r2
 8000c40:	b2db      	uxtb	r3, r3
 8000c42:	733b      	strb	r3, [r7, #12]
	can_data[1] |= get_battery_error_code();
 8000c44:	f000 feaa 	bl	800199c <get_battery_error_code>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	461a      	mov	r2, r3
 8000c4c:	7b7b      	ldrb	r3, [r7, #13]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	737b      	strb	r3, [r7, #13]
	uint16_t total_volt = battery_values.totalVoltage;
 8000c54:	4b16      	ldr	r3, [pc, #88]	; (8000cb0 <send_data2ECU+0x98>)
 8000c56:	881b      	ldrh	r3, [r3, #0]
 8000c58:	82fb      	strh	r3, [r7, #22]
	can_data[2] = total_volt&0xFF;
 8000c5a:	8afb      	ldrh	r3, [r7, #22]
 8000c5c:	b2db      	uxtb	r3, r3
 8000c5e:	73bb      	strb	r3, [r7, #14]
	can_data[3] = total_volt>>8;
 8000c60:	8afb      	ldrh	r3, [r7, #22]
 8000c62:	0a1b      	lsrs	r3, r3, #8
 8000c64:	b29b      	uxth	r3, r3
 8000c66:	b2db      	uxtb	r3, r3
 8000c68:	73fb      	strb	r3, [r7, #15]
	uint16_t actualCurrent = battery_values.actualCurrent;
 8000c6a:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <send_data2ECU+0x98>)
 8000c6c:	691b      	ldr	r3, [r3, #16]
 8000c6e:	82bb      	strh	r3, [r7, #20]
	can_data[4] = (uint8_t)(actualCurrent/1000);
 8000c70:	8abb      	ldrh	r3, [r7, #20]
 8000c72:	4a10      	ldr	r2, [pc, #64]	; (8000cb4 <send_data2ECU+0x9c>)
 8000c74:	fba2 2303 	umull	r2, r3, r2, r3
 8000c78:	099b      	lsrs	r3, r3, #6
 8000c7a:	b29b      	uxth	r3, r3
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	743b      	strb	r3, [r7, #16]
	can_data[5] = volt2celsius(battery_values.highestCellTemp);
 8000c80:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <send_data2ECU+0x98>)
 8000c82:	891b      	ldrh	r3, [r3, #8]
 8000c84:	4618      	mov	r0, r3
 8000c86:	f000 ff55 	bl	8001b34 <volt2celsius>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	747b      	strb	r3, [r7, #17]
	can_data[6] = 100;		// SoC TBD
 8000c8e:	2364      	movs	r3, #100	; 0x64
 8000c90:	74bb      	strb	r3, [r7, #18]

	return send_CAN(ADDR_ECU_TX, can_data);
 8000c92:	f107 030c 	add.w	r3, r7, #12
 8000c96:	4619      	mov	r1, r3
 8000c98:	f44f 7044 	mov.w	r0, #784	; 0x310
 8000c9c:	f7ff ff1e 	bl	8000adc <send_CAN>
 8000ca0:	4603      	mov	r3, r0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	3718      	adds	r7, #24
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	080061a0 	.word	0x080061a0
 8000cb0:	200000fc 	.word	0x200000fc
 8000cb4:	10624dd3 	.word	0x10624dd3

08000cb8 <ISA_IVT_Init>:

HAL_StatusTypeDef ISA_IVT_Init(){
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	; 0x28
 8000cbc:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = HAL_OK;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// set sensor mode to STOP
	uint8_t can_data0[] = {SET_MODE, 0x00, 0x01, 0x00, 0x00};
 8000cc4:	4a4d      	ldr	r2, [pc, #308]	; (8000dfc <ISA_IVT_Init+0x144>)
 8000cc6:	f107 0320 	add.w	r3, r7, #32
 8000cca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cce:	6018      	str	r0, [r3, #0]
 8000cd0:	3304      	adds	r3, #4
 8000cd2:	7019      	strb	r1, [r3, #0]
	status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_data0, 5);
 8000cd4:	f107 0320 	add.w	r3, r7, #32
 8000cd8:	2205      	movs	r2, #5
 8000cda:	4619      	mov	r1, r3
 8000cdc:	f240 4011 	movw	r0, #1041	; 0x411
 8000ce0:	f7ff ff24 	bl	8000b2c <send_CAN_IVT_nbytes>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000cec:	4313      	orrs	r3, r2
 8000cee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_Delay(5);
 8000cf2:	2005      	movs	r0, #5
 8000cf4:	f001 fdf0 	bl	80028d8 <HAL_Delay>

	// set current measurement to CYCLIC 100 Hz
	uint8_t can_data1[] = {(MUX_SETCONFIG|IVT_NCURRENT), CYCLIC, (CYCLETIME>>8)&0xFF, CYCLETIME&0xFF};
 8000cf8:	4b41      	ldr	r3, [pc, #260]	; (8000e00 <ISA_IVT_Init+0x148>)
 8000cfa:	61fb      	str	r3, [r7, #28]
	status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_data1, 4);
 8000cfc:	f107 031c 	add.w	r3, r7, #28
 8000d00:	2204      	movs	r2, #4
 8000d02:	4619      	mov	r1, r3
 8000d04:	f240 4011 	movw	r0, #1041	; 0x411
 8000d08:	f7ff ff10 	bl	8000b2c <send_CAN_IVT_nbytes>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	461a      	mov	r2, r3
 8000d10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d14:	4313      	orrs	r3, r2
 8000d16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_Delay(5);
 8000d1a:	2005      	movs	r0, #5
 8000d1c:	f001 fddc 	bl	80028d8 <HAL_Delay>

	// disable Voltage Measurement
	uint8_t can_data2[] = {(MUX_SETCONFIG|IVT_NU1), DISABLED, 0x00, 0x00};
 8000d20:	2321      	movs	r3, #33	; 0x21
 8000d22:	61bb      	str	r3, [r7, #24]
	status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_data2, 4);
 8000d24:	f107 0318 	add.w	r3, r7, #24
 8000d28:	2204      	movs	r2, #4
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	f240 4011 	movw	r0, #1041	; 0x411
 8000d30:	f7ff fefc 	bl	8000b2c <send_CAN_IVT_nbytes>
 8000d34:	4603      	mov	r3, r0
 8000d36:	461a      	mov	r2, r3
 8000d38:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_Delay(5);
 8000d42:	2005      	movs	r0, #5
 8000d44:	f001 fdc8 	bl	80028d8 <HAL_Delay>
	uint8_t can_data3[] = {(MUX_SETCONFIG|IVT_NU2), DISABLED, 0x00, 0x00};
 8000d48:	2322      	movs	r3, #34	; 0x22
 8000d4a:	617b      	str	r3, [r7, #20]
	status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_data3, 4);
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	2204      	movs	r2, #4
 8000d52:	4619      	mov	r1, r3
 8000d54:	f240 4011 	movw	r0, #1041	; 0x411
 8000d58:	f7ff fee8 	bl	8000b2c <send_CAN_IVT_nbytes>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	461a      	mov	r2, r3
 8000d60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d64:	4313      	orrs	r3, r2
 8000d66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_Delay(5);
 8000d6a:	2005      	movs	r0, #5
 8000d6c:	f001 fdb4 	bl	80028d8 <HAL_Delay>
	uint8_t can_data4[] = {(MUX_SETCONFIG|IVT_NU3), DISABLED, 0x00, 0x00};
 8000d70:	2323      	movs	r3, #35	; 0x23
 8000d72:	613b      	str	r3, [r7, #16]
	status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_data4, 4);
 8000d74:	f107 0310 	add.w	r3, r7, #16
 8000d78:	2204      	movs	r2, #4
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f240 4011 	movw	r0, #1041	; 0x411
 8000d80:	f7ff fed4 	bl	8000b2c <send_CAN_IVT_nbytes>
 8000d84:	4603      	mov	r3, r0
 8000d86:	461a      	mov	r2, r3
 8000d88:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_Delay(5);
 8000d92:	2005      	movs	r0, #5
 8000d94:	f001 fda0 	bl	80028d8 <HAL_Delay>

	// set current counter
	uint8_t can_data5[] = {(MUX_SETCONFIG|IVT_NQ), CYCLIC, (CYCLETIME>>8)&0xFF, CYCLETIME&0xFF};
 8000d98:	4b1a      	ldr	r3, [pc, #104]	; (8000e04 <ISA_IVT_Init+0x14c>)
 8000d9a:	60fb      	str	r3, [r7, #12]
	status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_data5, 4);
 8000d9c:	f107 030c 	add.w	r3, r7, #12
 8000da0:	2204      	movs	r2, #4
 8000da2:	4619      	mov	r1, r3
 8000da4:	f240 4011 	movw	r0, #1041	; 0x411
 8000da8:	f7ff fec0 	bl	8000b2c <send_CAN_IVT_nbytes>
 8000dac:	4603      	mov	r3, r0
 8000dae:	461a      	mov	r2, r3
 8000db0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000db4:	4313      	orrs	r3, r2
 8000db6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_Delay(5);
 8000dba:	2005      	movs	r0, #5
 8000dbc:	f001 fd8c 	bl	80028d8 <HAL_Delay>
	//uint8_t can_data6[] = {0x32};
	//status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_data6, 1);
	//HAL_Delay(1000);

	// set sensor mode to RUN
	HAL_Delay(100);
 8000dc0:	2064      	movs	r0, #100	; 0x64
 8000dc2:	f001 fd89 	bl	80028d8 <HAL_Delay>
	uint8_t can_datan[] = {SET_MODE, 0x01, 0x01, 0x00, 0x00};
 8000dc6:	4a10      	ldr	r2, [pc, #64]	; (8000e08 <ISA_IVT_Init+0x150>)
 8000dc8:	1d3b      	adds	r3, r7, #4
 8000dca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000dce:	6018      	str	r0, [r3, #0]
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	7019      	strb	r1, [r3, #0]
	status |= send_CAN_IVT_nbytes(IVT_MSG_COMMAND, can_datan, 5);
 8000dd4:	1d3b      	adds	r3, r7, #4
 8000dd6:	2205      	movs	r2, #5
 8000dd8:	4619      	mov	r1, r3
 8000dda:	f240 4011 	movw	r0, #1041	; 0x411
 8000dde:	f7ff fea5 	bl	8000b2c <send_CAN_IVT_nbytes>
 8000de2:	4603      	mov	r3, r0
 8000de4:	461a      	mov	r2, r3
 8000de6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000dea:	4313      	orrs	r3, r2
 8000dec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	return status;
 8000df0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3728      	adds	r7, #40	; 0x28
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	080061a8 	.word	0x080061a8
 8000e00:	e8030220 	.word	0xe8030220
 8000e04:	e8030226 	.word	0xe8030226
 8000e08:	080061b0 	.word	0x080061b0

08000e0c <CAN_receive_packet>:

void CAN_receive_packet(){
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b084      	sub	sp, #16
 8000e10:	af00      	add	r7, sp, #0
	uint8_t RxData[8];
	uint32_t addres = 0;
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
	addres = read_CAN(RxData);
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff feb1 	bl	8000b80 <read_CAN>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	60fb      	str	r3, [r7, #12]
	if(addres == ADDR_ECU_TX){
 8000e22:	68fb      	ldr	r3, [r7, #12]
 8000e24:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 8000e28:	d10b      	bne.n	8000e42 <CAN_receive_packet+0x36>
		set_relays(RxData[0]);
 8000e2a:	793b      	ldrb	r3, [r7, #4]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f000 ff97 	bl	8001d60 <set_relays>
		if(RxData[0] & BATTERY_SW_RESET){
 8000e32:	793b      	ldrb	r3, [r7, #4]
 8000e34:	f003 0308 	and.w	r3, r3, #8
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d03b      	beq.n	8000eb4 <CAN_receive_packet+0xa8>
			SDC_reset();
 8000e3c:	f000 fefe 	bl	8001c3c <SDC_reset>
 8000e40:	e038      	b.n	8000eb4 <CAN_receive_packet+0xa8>
		}
	}else if(addres == IVT_MSG_RESPONSE){
 8000e42:	68fb      	ldr	r3, [r7, #12]
 8000e44:	f240 5211 	movw	r2, #1297	; 0x511
 8000e48:	4293      	cmp	r3, r2
 8000e4a:	d030      	beq.n	8000eae <CAN_receive_packet+0xa2>
		return;
	}else if(addres == IVT_MSG_RESULT_I){
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	f240 5221 	movw	r2, #1313	; 0x521
 8000e52:	4293      	cmp	r3, r2
 8000e54:	d110      	bne.n	8000e78 <CAN_receive_packet+0x6c>
		if(RxData[0] == IVT_NCURRENT){
 8000e56:	793b      	ldrb	r3, [r7, #4]
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d12b      	bne.n	8000eb4 <CAN_receive_packet+0xa8>
			battery_values.actualCurrent = RxData[5] | RxData[4]<<8 | RxData[3]<<16 | RxData[2]<<24;
 8000e5c:	7a7b      	ldrb	r3, [r7, #9]
 8000e5e:	461a      	mov	r2, r3
 8000e60:	7a3b      	ldrb	r3, [r7, #8]
 8000e62:	021b      	lsls	r3, r3, #8
 8000e64:	431a      	orrs	r2, r3
 8000e66:	79fb      	ldrb	r3, [r7, #7]
 8000e68:	041b      	lsls	r3, r3, #16
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	79bb      	ldrb	r3, [r7, #6]
 8000e6e:	061b      	lsls	r3, r3, #24
 8000e70:	4313      	orrs	r3, r2
 8000e72:	4a12      	ldr	r2, [pc, #72]	; (8000ebc <CAN_receive_packet+0xb0>)
 8000e74:	6113      	str	r3, [r2, #16]
 8000e76:	e01d      	b.n	8000eb4 <CAN_receive_packet+0xa8>
		}
	}else if(addres == IVT_MSG_RESULT_T){
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f240 5225 	movw	r2, #1317	; 0x525
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	d017      	beq.n	8000eb2 <CAN_receive_packet+0xa6>
		return;
	}else if(addres == IVT_MSG_RESULT_AS){
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f240 5227 	movw	r2, #1319	; 0x527
 8000e88:	4293      	cmp	r3, r2
 8000e8a:	d113      	bne.n	8000eb4 <CAN_receive_packet+0xa8>
		if(RxData[0] == IVT_NQ){
 8000e8c:	793b      	ldrb	r3, [r7, #4]
 8000e8e:	2b06      	cmp	r3, #6
 8000e90:	d110      	bne.n	8000eb4 <CAN_receive_packet+0xa8>
			battery_values.CurrentCounter = RxData[5] | RxData[4]<<8 | RxData[3]<<16 | RxData[2]<<24;
 8000e92:	7a7b      	ldrb	r3, [r7, #9]
 8000e94:	461a      	mov	r2, r3
 8000e96:	7a3b      	ldrb	r3, [r7, #8]
 8000e98:	021b      	lsls	r3, r3, #8
 8000e9a:	431a      	orrs	r2, r3
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	041b      	lsls	r3, r3, #16
 8000ea0:	431a      	orrs	r2, r3
 8000ea2:	79bb      	ldrb	r3, [r7, #6]
 8000ea4:	061b      	lsls	r3, r3, #24
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	4a04      	ldr	r2, [pc, #16]	; (8000ebc <CAN_receive_packet+0xb0>)
 8000eaa:	6153      	str	r3, [r2, #20]
 8000eac:	e002      	b.n	8000eb4 <CAN_receive_packet+0xa8>
		return;
 8000eae:	bf00      	nop
 8000eb0:	e000      	b.n	8000eb4 <CAN_receive_packet+0xa8>
		return;
 8000eb2:	bf00      	nop
		}
	}
}
 8000eb4:	3710      	adds	r7, #16
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	200000fc 	.word	0x200000fc

08000ec0 <delay_1us>:
static const uint8_t CFGAR[] = {0xF9, 0x00, 0xF0, 0xFF, 0x00, 0x00};		// data for CRFA, ADCOPT = 1, REFON = 1, GPIOx = 1
static const uint8_t CFGBR[] = {0x0F, 0x80, 0x00, 0x00, 0x00, 0x00};		// data for CRFB, MUTE = 1, GPIOx = 1
static const uint8_t RDCV[] = {RDCVA, RDCVB, RDCVC, RDCVD, RDCVE, RDCVF};	// Read Voltages Register
static const uint8_t RDAUX[] = {RDAUXA, RDAUXB, RDAUXC, RDAUXD};			// Read Temp Register

void delay_1us(){	// delay 960ns + pin delay 45ns = 1050ns
 8000ec0:	b480      	push	{r7}
 8000ec2:	b083      	sub	sp, #12
 8000ec4:	af00      	add	r7, sp, #0
	for(volatile uint32_t i=0; i<5; i++);	// 100ns per cycle
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	607b      	str	r3, [r7, #4]
 8000eca:	e002      	b.n	8000ed2 <delay_1us+0x12>
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	607b      	str	r3, [r7, #4]
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	2b04      	cmp	r3, #4
 8000ed6:	d9f9      	bls.n	8000ecc <delay_1us+0xc>
}
 8000ed8:	bf00      	nop
 8000eda:	bf00      	nop
 8000edc:	370c      	adds	r7, #12
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee4:	4770      	bx	lr
	...

08000ee8 <wake_up>:

void wake_up(){
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0
	for(uint8_t i=0; i<NUM_OF_CLIENTS+2; i++){
 8000eee:	2300      	movs	r3, #0
 8000ef0:	71fb      	strb	r3, [r7, #7]
 8000ef2:	e017      	b.n	8000f24 <wake_up+0x3c>
		GPIOB->BSRR = ISO_SPI_CS1_Pin<<16;	// CS low
 8000ef4:	4b14      	ldr	r3, [pc, #80]	; (8000f48 <wake_up+0x60>)
 8000ef6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000efa:	619a      	str	r2, [r3, #24]
		delay_1us();
 8000efc:	f7ff ffe0 	bl	8000ec0 <delay_1us>
		GPIOB->BSRR = ISO_SPI_CS1_Pin;	// CS high
 8000f00:	4b11      	ldr	r3, [pc, #68]	; (8000f48 <wake_up+0x60>)
 8000f02:	2202      	movs	r2, #2
 8000f04:	619a      	str	r2, [r3, #24]
		for(uint16_t i=0; i<400;i++){
 8000f06:	2300      	movs	r3, #0
 8000f08:	80bb      	strh	r3, [r7, #4]
 8000f0a:	e004      	b.n	8000f16 <wake_up+0x2e>
			delay_1us();
 8000f0c:	f7ff ffd8 	bl	8000ec0 <delay_1us>
		for(uint16_t i=0; i<400;i++){
 8000f10:	88bb      	ldrh	r3, [r7, #4]
 8000f12:	3301      	adds	r3, #1
 8000f14:	80bb      	strh	r3, [r7, #4]
 8000f16:	88bb      	ldrh	r3, [r7, #4]
 8000f18:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8000f1c:	d3f6      	bcc.n	8000f0c <wake_up+0x24>
	for(uint8_t i=0; i<NUM_OF_CLIENTS+2; i++){
 8000f1e:	79fb      	ldrb	r3, [r7, #7]
 8000f20:	3301      	adds	r3, #1
 8000f22:	71fb      	strb	r3, [r7, #7]
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	2b04      	cmp	r3, #4
 8000f28:	d9e4      	bls.n	8000ef4 <wake_up+0xc>
		}
	}
	for(volatile uint32_t i=0; i<100; i++);	// 100ns per cycle, 10us, communication ready time
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	603b      	str	r3, [r7, #0]
 8000f2e:	e002      	b.n	8000f36 <wake_up+0x4e>
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	3301      	adds	r3, #1
 8000f34:	603b      	str	r3, [r7, #0]
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	2b63      	cmp	r3, #99	; 0x63
 8000f3a:	d9f9      	bls.n	8000f30 <wake_up+0x48>
}
 8000f3c:	bf00      	nop
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	48000400 	.word	0x48000400

08000f4c <SPI_Transceive>:

HAL_StatusTypeDef SPI_Transceive(uint8_t *tx_data, uint8_t *rx_data, uint16_t size) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b088      	sub	sp, #32
 8000f50:	af02      	add	r7, sp, #8
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	4613      	mov	r3, r2
 8000f58:	80fb      	strh	r3, [r7, #6]
	GPIOB->BSRR = ISO_SPI_CS1_Pin<<16;	// CS low
 8000f5a:	4b0c      	ldr	r3, [pc, #48]	; (8000f8c <SPI_Transceive+0x40>)
 8000f5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000f60:	619a      	str	r2, [r3, #24]
	delay_1us();
 8000f62:	f7ff ffad 	bl	8000ec0 <delay_1us>
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, size, 200);
 8000f66:	88fb      	ldrh	r3, [r7, #6]
 8000f68:	22c8      	movs	r2, #200	; 0xc8
 8000f6a:	9200      	str	r2, [sp, #0]
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	68f9      	ldr	r1, [r7, #12]
 8000f70:	4807      	ldr	r0, [pc, #28]	; (8000f90 <SPI_Transceive+0x44>)
 8000f72:	f003 fdc4 	bl	8004afe <HAL_SPI_TransmitReceive>
 8000f76:	4603      	mov	r3, r0
 8000f78:	75fb      	strb	r3, [r7, #23]
	GPIOB->BSRR = ISO_SPI_CS1_Pin;	// CS high
 8000f7a:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <SPI_Transceive+0x40>)
 8000f7c:	2202      	movs	r2, #2
 8000f7e:	619a      	str	r2, [r3, #24]
	return status;
 8000f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3718      	adds	r7, #24
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	48000400 	.word	0x48000400
 8000f90:	200001f0 	.word	0x200001f0

08000f94 <generatePEC>:
	uint16_t dat[] = {0x0001};
    return (uint16_t)(HAL_CRC_Calculate(&hcrc, (uint32_t *)dat, 1)) & 0xFE;
}
*/
// Function to generate 15-bit packet error code
uint16_t generatePEC(uint8_t data[], size_t length) {
 8000f94:	b480      	push	{r7}
 8000f96:	b08b      	sub	sp, #44	; 0x2c
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
    // Initial value of PEC
    uint16_t pec = 0x0010;
 8000f9e:	2310      	movs	r3, #16
 8000fa0:	84fb      	strh	r3, [r7, #38]	; 0x26
    // Characteristic polynomial: x^15 + x^14 + x^10 + x^8 + x^7 + x^4 + x^3 + 1
    for (size_t i = 0; i < length; ++i) {
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	623b      	str	r3, [r7, #32]
 8000fa6:	e0b6      	b.n	8001116 <generatePEC+0x182>
            for (int bit = 7; bit >= 0; --bit) {
 8000fa8:	2307      	movs	r3, #7
 8000faa:	61fb      	str	r3, [r7, #28]
 8000fac:	e0ac      	b.n	8001108 <generatePEC+0x174>
                uint16_t in0 = ((data[i] >> bit) & 0x01) ^ ((pec >> 14) & 0x01);
 8000fae:	687a      	ldr	r2, [r7, #4]
 8000fb0:	6a3b      	ldr	r3, [r7, #32]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	fa42 f303 	asr.w	r3, r2, r3
 8000fbe:	b21a      	sxth	r2, r3
 8000fc0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fc2:	0b9b      	lsrs	r3, r3, #14
 8000fc4:	b29b      	uxth	r3, r3
 8000fc6:	b21b      	sxth	r3, r3
 8000fc8:	4053      	eors	r3, r2
 8000fca:	b21b      	sxth	r3, r3
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	837b      	strh	r3, [r7, #26]
                uint16_t in3 = in0 ^ ((pec >> 2) & 0x01);
 8000fd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fd6:	089b      	lsrs	r3, r3, #2
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	b21b      	sxth	r3, r3
 8000fdc:	f003 0301 	and.w	r3, r3, #1
 8000fe0:	b21a      	sxth	r2, r3
 8000fe2:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000fe6:	4053      	eors	r3, r2
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	833b      	strh	r3, [r7, #24]
                uint16_t in4 = in0 ^ ((pec >> 3) & 0x01);
 8000fec:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8000fee:	08db      	lsrs	r3, r3, #3
 8000ff0:	b29b      	uxth	r3, r3
 8000ff2:	b21b      	sxth	r3, r3
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000ffe:	4053      	eors	r3, r2
 8001000:	b21b      	sxth	r3, r3
 8001002:	82fb      	strh	r3, [r7, #22]
                uint16_t in7 = in0 ^ ((pec >> 6) & 0x01);
 8001004:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001006:	099b      	lsrs	r3, r3, #6
 8001008:	b29b      	uxth	r3, r3
 800100a:	b21b      	sxth	r3, r3
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	b21a      	sxth	r2, r3
 8001012:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001016:	4053      	eors	r3, r2
 8001018:	b21b      	sxth	r3, r3
 800101a:	82bb      	strh	r3, [r7, #20]
                uint16_t in8 = in0 ^ ((pec >> 7) & 0x01);
 800101c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800101e:	09db      	lsrs	r3, r3, #7
 8001020:	b29b      	uxth	r3, r3
 8001022:	b21b      	sxth	r3, r3
 8001024:	f003 0301 	and.w	r3, r3, #1
 8001028:	b21a      	sxth	r2, r3
 800102a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800102e:	4053      	eors	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	827b      	strh	r3, [r7, #18]
                uint16_t in10 = in0 ^ ((pec >> 9) & 0x01);
 8001034:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001036:	0a5b      	lsrs	r3, r3, #9
 8001038:	b29b      	uxth	r3, r3
 800103a:	b21b      	sxth	r3, r3
 800103c:	f003 0301 	and.w	r3, r3, #1
 8001040:	b21a      	sxth	r2, r3
 8001042:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001046:	4053      	eors	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	823b      	strh	r3, [r7, #16]
                uint16_t in14 = in0 ^ ((pec >> 13) & 0x01);
 800104c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800104e:	0b5b      	lsrs	r3, r3, #13
 8001050:	b29b      	uxth	r3, r3
 8001052:	b21b      	sxth	r3, r3
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	b21a      	sxth	r2, r3
 800105a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800105e:	4053      	eors	r3, r2
 8001060:	b21b      	sxth	r3, r3
 8001062:	81fb      	strh	r3, [r7, #14]
                pec <<= 1;
 8001064:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	84fb      	strh	r3, [r7, #38]	; 0x26
                pec = (pec & 0x3FFF) | (in14 << 14);
 800106a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800106e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8001072:	b21a      	sxth	r2, r3
 8001074:	89fb      	ldrh	r3, [r7, #14]
 8001076:	039b      	lsls	r3, r3, #14
 8001078:	b21b      	sxth	r3, r3
 800107a:	4313      	orrs	r3, r2
 800107c:	b21b      	sxth	r3, r3
 800107e:	84fb      	strh	r3, [r7, #38]	; 0x26
                pec = (pec & 0xFBFF) | (in10 << 10);
 8001080:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001084:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001088:	b21a      	sxth	r2, r3
 800108a:	8a3b      	ldrh	r3, [r7, #16]
 800108c:	029b      	lsls	r3, r3, #10
 800108e:	b21b      	sxth	r3, r3
 8001090:	4313      	orrs	r3, r2
 8001092:	b21b      	sxth	r3, r3
 8001094:	84fb      	strh	r3, [r7, #38]	; 0x26
                pec = (pec & 0xFEFF) | (in8 << 8);
 8001096:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 800109a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800109e:	b21a      	sxth	r2, r3
 80010a0:	8a7b      	ldrh	r3, [r7, #18]
 80010a2:	021b      	lsls	r3, r3, #8
 80010a4:	b21b      	sxth	r3, r3
 80010a6:	4313      	orrs	r3, r2
 80010a8:	b21b      	sxth	r3, r3
 80010aa:	84fb      	strh	r3, [r7, #38]	; 0x26
                pec = (pec & 0xFF7F) | (in7 << 7);
 80010ac:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80010b4:	b21a      	sxth	r2, r3
 80010b6:	8abb      	ldrh	r3, [r7, #20]
 80010b8:	01db      	lsls	r3, r3, #7
 80010ba:	b21b      	sxth	r3, r3
 80010bc:	4313      	orrs	r3, r2
 80010be:	b21b      	sxth	r3, r3
 80010c0:	84fb      	strh	r3, [r7, #38]	; 0x26
                pec = (pec & 0xFFEF) | (in4 << 4);
 80010c2:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010c6:	f023 0310 	bic.w	r3, r3, #16
 80010ca:	b21a      	sxth	r2, r3
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	011b      	lsls	r3, r3, #4
 80010d0:	b21b      	sxth	r3, r3
 80010d2:	4313      	orrs	r3, r2
 80010d4:	b21b      	sxth	r3, r3
 80010d6:	84fb      	strh	r3, [r7, #38]	; 0x26
                pec = (pec & 0xFFF7) | (in3 << 3);
 80010d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010dc:	f023 0308 	bic.w	r3, r3, #8
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	8b3b      	ldrh	r3, [r7, #24]
 80010e4:	00db      	lsls	r3, r3, #3
 80010e6:	b21b      	sxth	r3, r3
 80010e8:	4313      	orrs	r3, r2
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	84fb      	strh	r3, [r7, #38]	; 0x26
                pec = (pec & 0xFFFE) | (in0 << 0);
 80010ee:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 80010f2:	f023 0301 	bic.w	r3, r3, #1
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	b21b      	sxth	r3, r3
 8001100:	84fb      	strh	r3, [r7, #38]	; 0x26
            for (int bit = 7; bit >= 0; --bit) {
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	3b01      	subs	r3, #1
 8001106:	61fb      	str	r3, [r7, #28]
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	2b00      	cmp	r3, #0
 800110c:	f6bf af4f 	bge.w	8000fae <generatePEC+0x1a>
    for (size_t i = 0; i < length; ++i) {
 8001110:	6a3b      	ldr	r3, [r7, #32]
 8001112:	3301      	adds	r3, #1
 8001114:	623b      	str	r3, [r7, #32]
 8001116:	6a3a      	ldr	r2, [r7, #32]
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	429a      	cmp	r2, r3
 800111c:	f4ff af44 	bcc.w	8000fa8 <generatePEC+0x14>
            }
        }
    pec <<=1;
 8001120:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	84fb      	strh	r3, [r7, #38]	; 0x26
    return pec;
 8001126:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8001128:	4618      	mov	r0, r3
 800112a:	372c      	adds	r7, #44	; 0x2c
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <Command>:


HAL_StatusTypeDef Command(uint16_t command){	// checked
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	4603      	mov	r3, r0
 800113c:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4];
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 800113e:	88fb      	ldrh	r3, [r7, #6]
 8001140:	0a1b      	lsrs	r3, r3, #8
 8001142:	b29b      	uxth	r3, r3
 8001144:	b2db      	uxtb	r3, r3
 8001146:	733b      	strb	r3, [r7, #12]
	crc_data[1] = command&0xFF;
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	b2db      	uxtb	r3, r3
 800114c:	737b      	strb	r3, [r7, #13]
	uint16_t crc = generatePEC(crc_data, 2);
 800114e:	f107 030c 	add.w	r3, r7, #12
 8001152:	2102      	movs	r1, #2
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff ff1d 	bl	8000f94 <generatePEC>
 800115a:	4603      	mov	r3, r0
 800115c:	82fb      	strh	r3, [r7, #22]
	tx_data[0] = command>>8;
 800115e:	88fb      	ldrh	r3, [r7, #6]
 8001160:	0a1b      	lsrs	r3, r3, #8
 8001162:	b29b      	uxth	r3, r3
 8001164:	b2db      	uxtb	r3, r3
 8001166:	743b      	strb	r3, [r7, #16]
	tx_data[1] = command&0xFF;
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	b2db      	uxtb	r3, r3
 800116c:	747b      	strb	r3, [r7, #17]
	tx_data[2] = crc>>8;
 800116e:	8afb      	ldrh	r3, [r7, #22]
 8001170:	0a1b      	lsrs	r3, r3, #8
 8001172:	b29b      	uxth	r3, r3
 8001174:	b2db      	uxtb	r3, r3
 8001176:	74bb      	strb	r3, [r7, #18]
	tx_data[3] = crc&0xFF;
 8001178:	8afb      	ldrh	r3, [r7, #22]
 800117a:	b2db      	uxtb	r3, r3
 800117c:	74fb      	strb	r3, [r7, #19]
	uint8_t rx_data[4];
	return SPI_Transceive(tx_data, rx_data, 4);
 800117e:	f107 0108 	add.w	r1, r7, #8
 8001182:	f107 0310 	add.w	r3, r7, #16
 8001186:	2204      	movs	r2, #4
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff fedf 	bl	8000f4c <SPI_Transceive>
 800118e:	4603      	mov	r3, r0
}
 8001190:	4618      	mov	r0, r3
 8001192:	3718      	adds	r7, #24
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}

08001198 <Write_Registergroup>:

HAL_StatusTypeDef Write_Registergroup(uint16_t command, uint8_t *data){		// write data to every single client, data length: 6*NUM_OF_CLIENTS
 8001198:	b580      	push	{r7, lr}
 800119a:	b094      	sub	sp, #80	; 0x50
 800119c:	af00      	add	r7, sp, #0
 800119e:	4603      	mov	r3, r0
 80011a0:	6039      	str	r1, [r7, #0]
 80011a2:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4+NUM_OF_CLIENTS*8];
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 80011a4:	88fb      	ldrh	r3, [r7, #6]
 80011a6:	0a1b      	lsrs	r3, r3, #8
 80011a8:	b29b      	uxth	r3, r3
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	crc_data[1] = command&0xFF;
 80011b0:	88fb      	ldrh	r3, [r7, #6]
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint16_t crc = generatePEC(crc_data, 2);
 80011b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011bc:	2102      	movs	r1, #2
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fee8 	bl	8000f94 <generatePEC>
 80011c4:	4603      	mov	r3, r0
 80011c6:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	tx_data[0] = command>>8;
 80011ca:	88fb      	ldrh	r3, [r7, #6]
 80011cc:	0a1b      	lsrs	r3, r3, #8
 80011ce:	b29b      	uxth	r3, r3
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	tx_data[1] = command&0xFF;
 80011d6:	88fb      	ldrh	r3, [r7, #6]
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
	tx_data[2] = crc>>8;
 80011de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80011e2:	0a1b      	lsrs	r3, r3, #8
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	tx_data[3] = crc&0xFF;
 80011ec:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 80011f6:	2300      	movs	r3, #0
 80011f8:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80011fc:	e052      	b.n	80012a4 <Write_Registergroup+0x10c>
		for(uint16_t j=0; j<6; j++){
 80011fe:	2300      	movs	r3, #0
 8001200:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001204:	e01d      	b.n	8001242 <Write_Registergroup+0xaa>
			tx_data[4+i*8+j] = data[i*6+j];
 8001206:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800120a:	4613      	mov	r3, r2
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	4413      	add	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	461a      	mov	r2, r3
 8001214:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001218:	4413      	add	r3, r2
 800121a:	461a      	mov	r2, r3
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	441a      	add	r2, r3
 8001220:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001224:	00db      	lsls	r3, r3, #3
 8001226:	1d19      	adds	r1, r3, #4
 8001228:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800122c:	440b      	add	r3, r1
 800122e:	7812      	ldrb	r2, [r2, #0]
 8001230:	3350      	adds	r3, #80	; 0x50
 8001232:	443b      	add	r3, r7
 8001234:	f803 2c24 	strb.w	r2, [r3, #-36]
		for(uint16_t j=0; j<6; j++){
 8001238:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800123c:	3301      	adds	r3, #1
 800123e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001242:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001246:	2b05      	cmp	r3, #5
 8001248:	d9dd      	bls.n	8001206 <Write_Registergroup+0x6e>
		}
		uint16_t crc = generatePEC(&data[i*6], 6);
 800124a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 800124e:	4613      	mov	r3, r2
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	4413      	add	r3, r2
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	461a      	mov	r2, r3
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	4413      	add	r3, r2
 800125c:	2106      	movs	r1, #6
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff fe98 	bl	8000f94 <generatePEC>
 8001264:	4603      	mov	r3, r0
 8001266:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		tx_data[4+i*8+6] = crc>>8;
 800126a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800126e:	0a1b      	lsrs	r3, r3, #8
 8001270:	b29a      	uxth	r2, r3
 8001272:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001276:	00db      	lsls	r3, r3, #3
 8001278:	330a      	adds	r3, #10
 800127a:	b2d2      	uxtb	r2, r2
 800127c:	3350      	adds	r3, #80	; 0x50
 800127e:	443b      	add	r3, r7
 8001280:	f803 2c24 	strb.w	r2, [r3, #-36]
		tx_data[4+i*8+7] = crc&0xFF;
 8001284:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8001288:	00db      	lsls	r3, r3, #3
 800128a:	330b      	adds	r3, #11
 800128c:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 8001290:	b2d2      	uxtb	r2, r2
 8001292:	3350      	adds	r3, #80	; 0x50
 8001294:	443b      	add	r3, r7
 8001296:	f803 2c24 	strb.w	r2, [r3, #-36]
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 800129a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800129e:	3301      	adds	r3, #1
 80012a0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80012a4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d9a8      	bls.n	80011fe <Write_Registergroup+0x66>
	}
	uint8_t rx_data[sizeof(tx_data)];
	return SPI_Transceive(tx_data, rx_data, sizeof(tx_data));
 80012ac:	f107 010c 	add.w	r1, r7, #12
 80012b0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012b4:	221c      	movs	r2, #28
 80012b6:	4618      	mov	r0, r3
 80012b8:	f7ff fe48 	bl	8000f4c <SPI_Transceive>
 80012bc:	4603      	mov	r3, r0
}
 80012be:	4618      	mov	r0, r3
 80012c0:	3750      	adds	r7, #80	; 0x50
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}

080012c6 <Read_Registergroup>:

HAL_StatusTypeDef Read_Registergroup(uint16_t command, uint8_t *buffer){		// checked, read data for every single client, data length: 6*NUM_OF_CLIENTS
 80012c6:	b580      	push	{r7, lr}
 80012c8:	b094      	sub	sp, #80	; 0x50
 80012ca:	af00      	add	r7, sp, #0
 80012cc:	4603      	mov	r3, r0
 80012ce:	6039      	str	r1, [r7, #0]
 80012d0:	80fb      	strh	r3, [r7, #6]
	uint8_t tx_data[4+NUM_OF_CLIENTS*8];
	for(uint16_t i=0; i<sizeof(tx_data)-4; i++){
 80012d2:	2300      	movs	r3, #0
 80012d4:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80012d8:	e00c      	b.n	80012f4 <Read_Registergroup+0x2e>
		tx_data[i+4] = DUMMY;
 80012da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80012de:	3304      	adds	r3, #4
 80012e0:	3350      	adds	r3, #80	; 0x50
 80012e2:	443b      	add	r3, r7
 80012e4:	22aa      	movs	r2, #170	; 0xaa
 80012e6:	f803 2c28 	strb.w	r2, [r3, #-40]
	for(uint16_t i=0; i<sizeof(tx_data)-4; i++){
 80012ea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80012ee:	3301      	adds	r3, #1
 80012f0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80012f4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80012f8:	2b17      	cmp	r3, #23
 80012fa:	d9ee      	bls.n	80012da <Read_Registergroup+0x14>
	}
	uint8_t crc_data[2];
	crc_data[0] = command>>8;
 80012fc:	88fb      	ldrh	r3, [r7, #6]
 80012fe:	0a1b      	lsrs	r3, r3, #8
 8001300:	b29b      	uxth	r3, r3
 8001302:	b2db      	uxtb	r3, r3
 8001304:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	crc_data[1] = command&0xFF;
 8001308:	88fb      	ldrh	r3, [r7, #6]
 800130a:	b2db      	uxtb	r3, r3
 800130c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint16_t crc = generatePEC(crc_data, 2);
 8001310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001314:	2102      	movs	r1, #2
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff fe3c 	bl	8000f94 <generatePEC>
 800131c:	4603      	mov	r3, r0
 800131e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
	tx_data[0] = command>>8;
 8001322:	88fb      	ldrh	r3, [r7, #6]
 8001324:	0a1b      	lsrs	r3, r3, #8
 8001326:	b29b      	uxth	r3, r3
 8001328:	b2db      	uxtb	r3, r3
 800132a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	tx_data[1] = command&0xFF;
 800132e:	88fb      	ldrh	r3, [r7, #6]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	tx_data[2] = crc>>8;
 8001336:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800133a:	0a1b      	lsrs	r3, r3, #8
 800133c:	b29b      	uxth	r3, r3
 800133e:	b2db      	uxtb	r3, r3
 8001340:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	tx_data[3] = crc&0xFF;
 8001344:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8001348:	b2db      	uxtb	r3, r3
 800134a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t rx_data[sizeof(tx_data)];
	HAL_StatusTypeDef status = SPI_Transceive(tx_data, rx_data, sizeof(tx_data));		// read data
 800134e:	f107 0108 	add.w	r1, r7, #8
 8001352:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001356:	221c      	movs	r2, #28
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff fdf7 	bl	8000f4c <SPI_Transceive>
 800135e:	4603      	mov	r3, r0
 8001360:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint16_t not_valid;
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 8001364:	2300      	movs	r3, #0
 8001366:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800136a:	e05a      	b.n	8001422 <Read_Registergroup+0x15c>
		crc = generatePEC(&rx_data[4+i*8], 6);
 800136c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001370:	00db      	lsls	r3, r3, #3
 8001372:	3304      	adds	r3, #4
 8001374:	f107 0208 	add.w	r2, r7, #8
 8001378:	4413      	add	r3, r2
 800137a:	2106      	movs	r1, #6
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fe09 	bl	8000f94 <generatePEC>
 8001382:	4603      	mov	r3, r0
 8001384:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
		not_valid = (rx_data[10+i*8]<<8 | rx_data[11+i*8])-crc;		// check crc
 8001388:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800138c:	00db      	lsls	r3, r3, #3
 800138e:	330a      	adds	r3, #10
 8001390:	3350      	adds	r3, #80	; 0x50
 8001392:	443b      	add	r3, r7
 8001394:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001398:	021b      	lsls	r3, r3, #8
 800139a:	b21a      	sxth	r2, r3
 800139c:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80013a0:	00db      	lsls	r3, r3, #3
 80013a2:	330b      	adds	r3, #11
 80013a4:	3350      	adds	r3, #80	; 0x50
 80013a6:	443b      	add	r3, r7
 80013a8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80013ac:	b21b      	sxth	r3, r3
 80013ae:	4313      	orrs	r3, r2
 80013b0:	b21b      	sxth	r3, r3
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80013b8:	1ad3      	subs	r3, r2, r3
 80013ba:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
		for(uint16_t j=0; j<6; j++){			// write to buffer
 80013be:	2300      	movs	r3, #0
 80013c0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80013c4:	e01e      	b.n	8001404 <Read_Registergroup+0x13e>
			buffer[i*6+j] = rx_data[4+i*8+j];
 80013c6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80013ca:	00db      	lsls	r3, r3, #3
 80013cc:	1d1a      	adds	r2, r3, #4
 80013ce:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80013d2:	18d1      	adds	r1, r2, r3
 80013d4:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 80013d8:	4613      	mov	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	005b      	lsls	r3, r3, #1
 80013e0:	461a      	mov	r2, r3
 80013e2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80013e6:	4413      	add	r3, r2
 80013e8:	461a      	mov	r2, r3
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	4413      	add	r3, r2
 80013ee:	f101 0250 	add.w	r2, r1, #80	; 0x50
 80013f2:	443a      	add	r2, r7
 80013f4:	f812 2c48 	ldrb.w	r2, [r2, #-72]
 80013f8:	701a      	strb	r2, [r3, #0]
		for(uint16_t j=0; j<6; j++){			// write to buffer
 80013fa:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80013fe:	3301      	adds	r3, #1
 8001400:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8001404:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8001408:	2b05      	cmp	r3, #5
 800140a:	d9dc      	bls.n	80013c6 <Read_Registergroup+0x100>
		}
		if(not_valid){
 800140c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <Read_Registergroup+0x152>
			return HAL_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e00a      	b.n	800142e <Read_Registergroup+0x168>
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 8001418:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800141c:	3301      	adds	r3, #1
 800141e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001422:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001426:	2b02      	cmp	r3, #2
 8001428:	d9a0      	bls.n	800136c <Read_Registergroup+0xa6>
		}
	}
	return status;
 800142a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800142e:	4618      	mov	r0, r3
 8001430:	3750      	adds	r7, #80	; 0x50
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
	...

08001438 <Read_Voltages>:

HAL_StatusTypeDef Read_Voltages(uint8_t *buffer){		// checked, NUM_OF_CLIENTS * 36
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	; 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status = HAL_TIMEOUT;
 8001440:	2303      	movs	r3, #3
 8001442:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t sbuffer[NUM_OF_CLIENTS*6];		// short buffer for a single transmission
	wake_up();
 8001446:	f7ff fd4f 	bl	8000ee8 <wake_up>
	Command(ADCV);
 800144a:	f44f 7058 	mov.w	r0, #864	; 0x360
 800144e:	f7ff fe71 	bl	8001134 <Command>
	HAL_Delay(3);
 8001452:	2003      	movs	r0, #3
 8001454:	f001 fa40 	bl	80028d8 <HAL_Delay>
	for(uint16_t i=0; i<6; i++){
 8001458:	2300      	movs	r3, #0
 800145a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800145c:	e056      	b.n	800150c <Read_Voltages+0xd4>
		//wake_up();		// used for debug
		status = Read_Registergroup(RDCV[i], sbuffer);
 800145e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001460:	4a2f      	ldr	r2, [pc, #188]	; (8001520 <Read_Voltages+0xe8>)
 8001462:	5cd3      	ldrb	r3, [r2, r3]
 8001464:	b29b      	uxth	r3, r3
 8001466:	f107 020c 	add.w	r2, r7, #12
 800146a:	4611      	mov	r1, r2
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff ff2a 	bl	80012c6 <Read_Registergroup>
 8001472:	4603      	mov	r3, r0
 8001474:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if(status==HAL_OK){
 8001478:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800147c:	2b00      	cmp	r3, #0
 800147e:	d131      	bne.n	80014e4 <Read_Voltages+0xac>
			for(uint16_t j=0; j<NUM_OF_CLIENTS; j++){
 8001480:	2300      	movs	r3, #0
 8001482:	847b      	strh	r3, [r7, #34]	; 0x22
 8001484:	e02a      	b.n	80014dc <Read_Voltages+0xa4>
				for(uint16_t k=0;k<6; k++){
 8001486:	2300      	movs	r3, #0
 8001488:	843b      	strh	r3, [r7, #32]
 800148a:	e021      	b.n	80014d0 <Read_Voltages+0x98>
					buffer[j*36+i*6+k] = sbuffer[j*6+k];
 800148c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800148e:	4613      	mov	r3, r2
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	4413      	add	r3, r2
 8001494:	005b      	lsls	r3, r3, #1
 8001496:	461a      	mov	r2, r3
 8001498:	8c3b      	ldrh	r3, [r7, #32]
 800149a:	18d1      	adds	r1, r2, r3
 800149c:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800149e:	4613      	mov	r3, r2
 80014a0:	00db      	lsls	r3, r3, #3
 80014a2:	4413      	add	r3, r2
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	4618      	mov	r0, r3
 80014a8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80014aa:	4613      	mov	r3, r2
 80014ac:	005b      	lsls	r3, r3, #1
 80014ae:	4413      	add	r3, r2
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	18c2      	adds	r2, r0, r3
 80014b4:	8c3b      	ldrh	r3, [r7, #32]
 80014b6:	4413      	add	r3, r2
 80014b8:	461a      	mov	r2, r3
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	f101 0228 	add.w	r2, r1, #40	; 0x28
 80014c2:	443a      	add	r2, r7
 80014c4:	f812 2c1c 	ldrb.w	r2, [r2, #-28]
 80014c8:	701a      	strb	r2, [r3, #0]
				for(uint16_t k=0;k<6; k++){
 80014ca:	8c3b      	ldrh	r3, [r7, #32]
 80014cc:	3301      	adds	r3, #1
 80014ce:	843b      	strh	r3, [r7, #32]
 80014d0:	8c3b      	ldrh	r3, [r7, #32]
 80014d2:	2b05      	cmp	r3, #5
 80014d4:	d9da      	bls.n	800148c <Read_Voltages+0x54>
			for(uint16_t j=0; j<NUM_OF_CLIENTS; j++){
 80014d6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80014d8:	3301      	adds	r3, #1
 80014da:	847b      	strh	r3, [r7, #34]	; 0x22
 80014dc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d9d1      	bls.n	8001486 <Read_Voltages+0x4e>
 80014e2:	e010      	b.n	8001506 <Read_Voltages+0xce>
				}
			}
		}else{
			for(uint16_t j=0; j<(NUM_OF_CLIENTS*36); j++){
 80014e4:	2300      	movs	r3, #0
 80014e6:	83fb      	strh	r3, [r7, #30]
 80014e8:	e007      	b.n	80014fa <Read_Voltages+0xc2>
				buffer[j] = 0;
 80014ea:	8bfb      	ldrh	r3, [r7, #30]
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	4413      	add	r3, r2
 80014f0:	2200      	movs	r2, #0
 80014f2:	701a      	strb	r2, [r3, #0]
			for(uint16_t j=0; j<(NUM_OF_CLIENTS*36); j++){
 80014f4:	8bfb      	ldrh	r3, [r7, #30]
 80014f6:	3301      	adds	r3, #1
 80014f8:	83fb      	strh	r3, [r7, #30]
 80014fa:	8bfb      	ldrh	r3, [r7, #30]
 80014fc:	2b6b      	cmp	r3, #107	; 0x6b
 80014fe:	d9f4      	bls.n	80014ea <Read_Voltages+0xb2>
			}
			return status;
 8001500:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001504:	e007      	b.n	8001516 <Read_Voltages+0xde>
	for(uint16_t i=0; i<6; i++){
 8001506:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001508:	3301      	adds	r3, #1
 800150a:	84bb      	strh	r3, [r7, #36]	; 0x24
 800150c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800150e:	2b05      	cmp	r3, #5
 8001510:	d9a5      	bls.n	800145e <Read_Voltages+0x26>
		}
	}
	return status;
 8001512:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001516:	4618      	mov	r0, r3
 8001518:	3728      	adds	r7, #40	; 0x28
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	08006220 	.word	0x08006220

08001524 <Read_Temp>:

HAL_StatusTypeDef Read_Temp(uint8_t *buffer){		// buffer NUM_OF_CLIENTS * 20
 8001524:	b580      	push	{r7, lr}
 8001526:	b08c      	sub	sp, #48	; 0x30
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	uint8_t sbuffer[NUM_OF_CLIENTS*6];		// short buffer for a single transmission
	wake_up();
 800152c:	f7ff fcdc 	bl	8000ee8 <wake_up>
	Command(ADAX);
 8001530:	f44f 609c 	mov.w	r0, #1248	; 0x4e0
 8001534:	f7ff fdfe 	bl	8001134 <Command>
	HAL_Delay(3);
 8001538:	2003      	movs	r0, #3
 800153a:	f001 f9cd 	bl	80028d8 <HAL_Delay>
	for(uint16_t i=0; i<4; i++){
 800153e:	2300      	movs	r3, #0
 8001540:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001542:	e08b      	b.n	800165c <Read_Temp+0x138>
		//wake_up();		// used for debug
		status = Read_Registergroup(RDAUX[i], sbuffer);
 8001544:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001546:	4a64      	ldr	r2, [pc, #400]	; (80016d8 <Read_Temp+0x1b4>)
 8001548:	5cd3      	ldrb	r3, [r2, r3]
 800154a:	b29b      	uxth	r3, r3
 800154c:	f107 020c 	add.w	r2, r7, #12
 8001550:	4611      	mov	r1, r2
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff feb7 	bl	80012c6 <Read_Registergroup>
 8001558:	4603      	mov	r3, r0
 800155a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if(status==HAL_OK){
 800155e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001562:	2b00      	cmp	r3, #0
 8001564:	d166      	bne.n	8001634 <Read_Temp+0x110>
			if(i<3){		// Register AUXA - AUXC
 8001566:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001568:	2b02      	cmp	r3, #2
 800156a:	d831      	bhi.n	80015d0 <Read_Temp+0xac>
				for(uint16_t j=0; j<NUM_OF_CLIENTS; j++){		// read 6 Bytes
 800156c:	2300      	movs	r3, #0
 800156e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001570:	e02a      	b.n	80015c8 <Read_Temp+0xa4>
					for(uint16_t k=0;k<6; k++){
 8001572:	2300      	movs	r3, #0
 8001574:	853b      	strh	r3, [r7, #40]	; 0x28
 8001576:	e021      	b.n	80015bc <Read_Temp+0x98>
						buffer[j*20+i*6+k] = sbuffer[j*6+k];
 8001578:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800157a:	4613      	mov	r3, r2
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	4413      	add	r3, r2
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	461a      	mov	r2, r3
 8001584:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001586:	18d1      	adds	r1, r2, r3
 8001588:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800158a:	4613      	mov	r3, r2
 800158c:	009b      	lsls	r3, r3, #2
 800158e:	4413      	add	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4618      	mov	r0, r3
 8001594:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	18c2      	adds	r2, r0, r3
 80015a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80015a2:	4413      	add	r3, r2
 80015a4:	461a      	mov	r2, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	4413      	add	r3, r2
 80015aa:	f101 0230 	add.w	r2, r1, #48	; 0x30
 80015ae:	443a      	add	r2, r7
 80015b0:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 80015b4:	701a      	strb	r2, [r3, #0]
					for(uint16_t k=0;k<6; k++){
 80015b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80015b8:	3301      	adds	r3, #1
 80015ba:	853b      	strh	r3, [r7, #40]	; 0x28
 80015bc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80015be:	2b05      	cmp	r3, #5
 80015c0:	d9da      	bls.n	8001578 <Read_Temp+0x54>
				for(uint16_t j=0; j<NUM_OF_CLIENTS; j++){		// read 6 Bytes
 80015c2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80015c4:	3301      	adds	r3, #1
 80015c6:	857b      	strh	r3, [r7, #42]	; 0x2a
 80015c8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80015ca:	2b02      	cmp	r3, #2
 80015cc:	d9d1      	bls.n	8001572 <Read_Temp+0x4e>
 80015ce:	e042      	b.n	8001656 <Read_Temp+0x132>
					}
				}
			}else{			// Register AUXD
				for(uint16_t j=0; j<NUM_OF_CLIENTS; j++){		// read 2 Bytes
 80015d0:	2300      	movs	r3, #0
 80015d2:	84fb      	strh	r3, [r7, #38]	; 0x26
 80015d4:	e02a      	b.n	800162c <Read_Temp+0x108>
					for(uint16_t k=0;k<2; k++){
 80015d6:	2300      	movs	r3, #0
 80015d8:	84bb      	strh	r3, [r7, #36]	; 0x24
 80015da:	e021      	b.n	8001620 <Read_Temp+0xfc>
						buffer[j*20+i*6+k] = sbuffer[j*6+k];
 80015dc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015de:	4613      	mov	r3, r2
 80015e0:	005b      	lsls	r3, r3, #1
 80015e2:	4413      	add	r3, r2
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	461a      	mov	r2, r3
 80015e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80015ea:	18d1      	adds	r1, r2, r3
 80015ec:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80015ee:	4613      	mov	r3, r2
 80015f0:	009b      	lsls	r3, r3, #2
 80015f2:	4413      	add	r3, r2
 80015f4:	009b      	lsls	r3, r3, #2
 80015f6:	4618      	mov	r0, r3
 80015f8:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80015fa:	4613      	mov	r3, r2
 80015fc:	005b      	lsls	r3, r3, #1
 80015fe:	4413      	add	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	18c2      	adds	r2, r0, r3
 8001604:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001606:	4413      	add	r3, r2
 8001608:	461a      	mov	r2, r3
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4413      	add	r3, r2
 800160e:	f101 0230 	add.w	r2, r1, #48	; 0x30
 8001612:	443a      	add	r2, r7
 8001614:	f812 2c24 	ldrb.w	r2, [r2, #-36]
 8001618:	701a      	strb	r2, [r3, #0]
					for(uint16_t k=0;k<2; k++){
 800161a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800161c:	3301      	adds	r3, #1
 800161e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001620:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001622:	2b01      	cmp	r3, #1
 8001624:	d9da      	bls.n	80015dc <Read_Temp+0xb8>
				for(uint16_t j=0; j<NUM_OF_CLIENTS; j++){		// read 2 Bytes
 8001626:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001628:	3301      	adds	r3, #1
 800162a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800162c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800162e:	2b02      	cmp	r3, #2
 8001630:	d9d1      	bls.n	80015d6 <Read_Temp+0xb2>
 8001632:	e010      	b.n	8001656 <Read_Temp+0x132>
					}
				}
			}
		}else{
			for(uint16_t j=0; j<(NUM_OF_CLIENTS*20); j++){
 8001634:	2300      	movs	r3, #0
 8001636:	847b      	strh	r3, [r7, #34]	; 0x22
 8001638:	e007      	b.n	800164a <Read_Temp+0x126>
				buffer[j] = 0;
 800163a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	4413      	add	r3, r2
 8001640:	2200      	movs	r2, #0
 8001642:	701a      	strb	r2, [r3, #0]
			for(uint16_t j=0; j<(NUM_OF_CLIENTS*20); j++){
 8001644:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001646:	3301      	adds	r3, #1
 8001648:	847b      	strh	r3, [r7, #34]	; 0x22
 800164a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800164c:	2b3b      	cmp	r3, #59	; 0x3b
 800164e:	d9f4      	bls.n	800163a <Read_Temp+0x116>
			}
			return status;
 8001650:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001654:	e03c      	b.n	80016d0 <Read_Temp+0x1ac>
	for(uint16_t i=0; i<4; i++){
 8001656:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001658:	3301      	adds	r3, #1
 800165a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800165c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800165e:	2b03      	cmp	r3, #3
 8001660:	f67f af70 	bls.w	8001544 <Read_Temp+0x20>
		}
	}
	// delete reference voltage and gpio9 => values 5 and 9
	uint16_t j=12;
 8001664:	230c      	movs	r3, #12
 8001666:	843b      	strh	r3, [r7, #32]
	for(uint16_t i=10; i<16*NUM_OF_CLIENTS; i++){
 8001668:	230a      	movs	r3, #10
 800166a:	83fb      	strh	r3, [r7, #30]
 800166c:	e02b      	b.n	80016c6 <Read_Temp+0x1a2>
		buffer[i] = buffer[j];
 800166e:	8c3b      	ldrh	r3, [r7, #32]
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	441a      	add	r2, r3
 8001674:	8bfb      	ldrh	r3, [r7, #30]
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	440b      	add	r3, r1
 800167a:	7812      	ldrb	r2, [r2, #0]
 800167c:	701a      	strb	r2, [r3, #0]
		if((j%20==9) || (j%20==17)){
 800167e:	8c3a      	ldrh	r2, [r7, #32]
 8001680:	4b16      	ldr	r3, [pc, #88]	; (80016dc <Read_Temp+0x1b8>)
 8001682:	fba3 1302 	umull	r1, r3, r3, r2
 8001686:	0919      	lsrs	r1, r3, #4
 8001688:	460b      	mov	r3, r1
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	440b      	add	r3, r1
 800168e:	009b      	lsls	r3, r3, #2
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	b29b      	uxth	r3, r3
 8001694:	2b09      	cmp	r3, #9
 8001696:	d00c      	beq.n	80016b2 <Read_Temp+0x18e>
 8001698:	8c3a      	ldrh	r2, [r7, #32]
 800169a:	4b10      	ldr	r3, [pc, #64]	; (80016dc <Read_Temp+0x1b8>)
 800169c:	fba3 1302 	umull	r1, r3, r3, r2
 80016a0:	0919      	lsrs	r1, r3, #4
 80016a2:	460b      	mov	r3, r1
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	440b      	add	r3, r1
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	2b11      	cmp	r3, #17
 80016b0:	d103      	bne.n	80016ba <Read_Temp+0x196>
			j+=3;
 80016b2:	8c3b      	ldrh	r3, [r7, #32]
 80016b4:	3303      	adds	r3, #3
 80016b6:	843b      	strh	r3, [r7, #32]
 80016b8:	e002      	b.n	80016c0 <Read_Temp+0x19c>
		}else{
			j++;
 80016ba:	8c3b      	ldrh	r3, [r7, #32]
 80016bc:	3301      	adds	r3, #1
 80016be:	843b      	strh	r3, [r7, #32]
	for(uint16_t i=10; i<16*NUM_OF_CLIENTS; i++){
 80016c0:	8bfb      	ldrh	r3, [r7, #30]
 80016c2:	3301      	adds	r3, #1
 80016c4:	83fb      	strh	r3, [r7, #30]
 80016c6:	8bfb      	ldrh	r3, [r7, #30]
 80016c8:	2b2f      	cmp	r3, #47	; 0x2f
 80016ca:	d9d0      	bls.n	800166e <Read_Temp+0x14a>
		}
	}
	return status;
 80016cc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3730      	adds	r7, #48	; 0x30
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	08006228 	.word	0x08006228
 80016dc:	cccccccd 	.word	0xcccccccd

080016e0 <ADBMS_HW_Init>:
		status|= Command(MUTE);
	}
	return status;
}

HAL_StatusTypeDef ADBMS_HW_Init(){
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b098      	sub	sp, #96	; 0x60
 80016e4:	af00      	add	r7, sp, #0
	uint8_t config_data_A[NUM_OF_CLIENTS*6];
	uint8_t config_data_B[NUM_OF_CLIENTS*6];
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 80016e6:	2300      	movs	r3, #0
 80016e8:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80016ec:	e035      	b.n	800175a <ADBMS_HW_Init+0x7a>
		for(uint16_t j=0; j<6; j++){
 80016ee:	2300      	movs	r3, #0
 80016f0:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80016f4:	e028      	b.n	8001748 <ADBMS_HW_Init+0x68>
			config_data_A[i*6+j] = CFGAR[j];
 80016f6:	f8b7 105c 	ldrh.w	r1, [r7, #92]	; 0x5c
 80016fa:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 80016fe:	4613      	mov	r3, r2
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	4413      	add	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	461a      	mov	r2, r3
 8001708:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800170c:	4413      	add	r3, r2
 800170e:	4a72      	ldr	r2, [pc, #456]	; (80018d8 <ADBMS_HW_Init+0x1f8>)
 8001710:	5c52      	ldrb	r2, [r2, r1]
 8001712:	3360      	adds	r3, #96	; 0x60
 8001714:	443b      	add	r3, r7
 8001716:	f803 2c20 	strb.w	r2, [r3, #-32]
			config_data_B[i*6+j] = CFGBR[j];
 800171a:	f8b7 105c 	ldrh.w	r1, [r7, #92]	; 0x5c
 800171e:	f8b7 205e 	ldrh.w	r2, [r7, #94]	; 0x5e
 8001722:	4613      	mov	r3, r2
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	4413      	add	r3, r2
 8001728:	005b      	lsls	r3, r3, #1
 800172a:	461a      	mov	r2, r3
 800172c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001730:	4413      	add	r3, r2
 8001732:	4a6a      	ldr	r2, [pc, #424]	; (80018dc <ADBMS_HW_Init+0x1fc>)
 8001734:	5c52      	ldrb	r2, [r2, r1]
 8001736:	3360      	adds	r3, #96	; 0x60
 8001738:	443b      	add	r3, r7
 800173a:	f803 2c34 	strb.w	r2, [r3, #-52]
		for(uint16_t j=0; j<6; j++){
 800173e:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8001742:	3301      	adds	r3, #1
 8001744:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8001748:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800174c:	2b05      	cmp	r3, #5
 800174e:	d9d2      	bls.n	80016f6 <ADBMS_HW_Init+0x16>
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 8001750:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001754:	3301      	adds	r3, #1
 8001756:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800175a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800175e:	2b02      	cmp	r3, #2
 8001760:	d9c5      	bls.n	80016ee <ADBMS_HW_Init+0xe>
		}
	}
	wake_up();
 8001762:	f7ff fbc1 	bl	8000ee8 <wake_up>
	HAL_Delay(1);		// timeout for stability
 8001766:	2001      	movs	r0, #1
 8001768:	f001 f8b6 	bl	80028d8 <HAL_Delay>
	HAL_StatusTypeDef status = HAL_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	status |= Command(MUTE);
 8001772:	2028      	movs	r0, #40	; 0x28
 8001774:	f7ff fcde 	bl	8001134 <Command>
 8001778:	4603      	mov	r3, r0
 800177a:	461a      	mov	r2, r3
 800177c:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8001780:	4313      	orrs	r3, r2
 8001782:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	status |= Write_Registergroup(WRCFGA, config_data_A);
 8001786:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800178a:	4619      	mov	r1, r3
 800178c:	2001      	movs	r0, #1
 800178e:	f7ff fd03 	bl	8001198 <Write_Registergroup>
 8001792:	4603      	mov	r3, r0
 8001794:	461a      	mov	r2, r3
 8001796:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 800179a:	4313      	orrs	r3, r2
 800179c:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	status |= Write_Registergroup(WRCFGB, config_data_B);
 80017a0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80017a4:	4619      	mov	r1, r3
 80017a6:	2024      	movs	r0, #36	; 0x24
 80017a8:	f7ff fcf6 	bl	8001198 <Write_Registergroup>
 80017ac:	4603      	mov	r3, r0
 80017ae:	461a      	mov	r2, r3
 80017b0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80017b4:	4313      	orrs	r3, r2
 80017b6:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	uint8_t read_data_A[NUM_OF_CLIENTS*6];
	uint8_t read_data_B[NUM_OF_CLIENTS*6];
	status |= Read_Registergroup(RDCFGA, read_data_A);
 80017ba:	f107 0318 	add.w	r3, r7, #24
 80017be:	4619      	mov	r1, r3
 80017c0:	2002      	movs	r0, #2
 80017c2:	f7ff fd80 	bl	80012c6 <Read_Registergroup>
 80017c6:	4603      	mov	r3, r0
 80017c8:	461a      	mov	r2, r3
 80017ca:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80017ce:	4313      	orrs	r3, r2
 80017d0:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
	status |= Read_Registergroup(RDCFGB, read_data_B);
 80017d4:	1d3b      	adds	r3, r7, #4
 80017d6:	4619      	mov	r1, r3
 80017d8:	2026      	movs	r0, #38	; 0x26
 80017da:	f7ff fd74 	bl	80012c6 <Read_Registergroup>
 80017de:	4603      	mov	r3, r0
 80017e0:	461a      	mov	r2, r3
 80017e2:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80017e6:	4313      	orrs	r3, r2
 80017e8:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	if(status != HAL_OK){
 80017ec:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d002      	beq.n	80017fa <ADBMS_HW_Init+0x11a>
		return status;
 80017f4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80017f8:	e069      	b.n	80018ce <ADBMS_HW_Init+0x1ee>
	}
	uint8_t not_valid = 0;
 80017fa:	2300      	movs	r3, #0
 80017fc:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 8001800:	2300      	movs	r3, #0
 8001802:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8001806:	e057      	b.n	80018b8 <ADBMS_HW_Init+0x1d8>
		for(uint16_t j=1; j<6; j++){
 8001808:	2301      	movs	r3, #1
 800180a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800180e:	e04a      	b.n	80018a6 <ADBMS_HW_Init+0x1c6>
			not_valid += (config_data_A[i*6+j] - read_data_A[i*6+j]);
 8001810:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 8001814:	4613      	mov	r3, r2
 8001816:	005b      	lsls	r3, r3, #1
 8001818:	4413      	add	r3, r2
 800181a:	005b      	lsls	r3, r3, #1
 800181c:	461a      	mov	r2, r3
 800181e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001822:	4413      	add	r3, r2
 8001824:	3360      	adds	r3, #96	; 0x60
 8001826:	443b      	add	r3, r7
 8001828:	f813 1c20 	ldrb.w	r1, [r3, #-32]
 800182c:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 8001830:	4613      	mov	r3, r2
 8001832:	005b      	lsls	r3, r3, #1
 8001834:	4413      	add	r3, r2
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	461a      	mov	r2, r3
 800183a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800183e:	4413      	add	r3, r2
 8001840:	3360      	adds	r3, #96	; 0x60
 8001842:	443b      	add	r3, r7
 8001844:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001848:	1acb      	subs	r3, r1, r3
 800184a:	b2da      	uxtb	r2, r3
 800184c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001850:	4413      	add	r3, r2
 8001852:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			not_valid += (config_data_B[i*6+j] - read_data_B[i*6+j]);
 8001856:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 800185a:	4613      	mov	r3, r2
 800185c:	005b      	lsls	r3, r3, #1
 800185e:	4413      	add	r3, r2
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	461a      	mov	r2, r3
 8001864:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001868:	4413      	add	r3, r2
 800186a:	3360      	adds	r3, #96	; 0x60
 800186c:	443b      	add	r3, r7
 800186e:	f813 1c34 	ldrb.w	r1, [r3, #-52]
 8001872:	f8b7 2058 	ldrh.w	r2, [r7, #88]	; 0x58
 8001876:	4613      	mov	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	4413      	add	r3, r2
 800187c:	005b      	lsls	r3, r3, #1
 800187e:	461a      	mov	r2, r3
 8001880:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 8001884:	4413      	add	r3, r2
 8001886:	3360      	adds	r3, #96	; 0x60
 8001888:	443b      	add	r3, r7
 800188a:	f813 3c5c 	ldrb.w	r3, [r3, #-92]
 800188e:	1acb      	subs	r3, r1, r3
 8001890:	b2da      	uxtb	r2, r3
 8001892:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 8001896:	4413      	add	r3, r2
 8001898:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
		for(uint16_t j=1; j<6; j++){
 800189c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80018a0:	3301      	adds	r3, #1
 80018a2:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80018a6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 80018aa:	2b05      	cmp	r3, #5
 80018ac:	d9b0      	bls.n	8001810 <ADBMS_HW_Init+0x130>
	for(uint16_t i=0; i<NUM_OF_CLIENTS; i++){
 80018ae:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80018b2:	3301      	adds	r3, #1
 80018b4:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 80018b8:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80018bc:	2b02      	cmp	r3, #2
 80018be:	d9a3      	bls.n	8001808 <ADBMS_HW_Init+0x128>
		}
	}
	if(not_valid){
 80018c0:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <ADBMS_HW_Init+0x1ec>
		return HAL_ERROR;
 80018c8:	2301      	movs	r3, #1
 80018ca:	e000      	b.n	80018ce <ADBMS_HW_Init+0x1ee>
	}else{
		return HAL_OK;
 80018cc:	2300      	movs	r3, #0
	}
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3760      	adds	r7, #96	; 0x60
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	08006210 	.word	0x08006210
 80018dc:	08006218 	.word	0x08006218

080018e0 <get_battery_status_code>:

	battery_values.status = 0;
	battery_values.error = 0;
}

uint8_t get_battery_status_code(uint16_t GPIO_Input){
 80018e0:	b480      	push	{r7}
 80018e2:	b085      	sub	sp, #20
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4603      	mov	r3, r0
 80018e8:	80fb      	strh	r3, [r7, #6]
	uint8_t status_code = 0;
 80018ea:	2300      	movs	r3, #0
 80018ec:	73fb      	strb	r3, [r7, #15]
	status_code |= (battery_values.error&0x1F)==0 ? STATUS_BATTERY_OK : 0;
 80018ee:	4b24      	ldr	r3, [pc, #144]	; (8001980 <get_battery_status_code+0xa0>)
 80018f0:	7bdb      	ldrb	r3, [r3, #15]
 80018f2:	f003 031f 	and.w	r3, r3, #31
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	bf0c      	ite	eq
 80018fa:	2301      	moveq	r3, #1
 80018fc:	2300      	movne	r3, #0
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	b25a      	sxtb	r2, r3
 8001902:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001906:	4313      	orrs	r3, r2
 8001908:	b25b      	sxtb	r3, r3
 800190a:	73fb      	strb	r3, [r7, #15]
	status_code |= (GPIO_Input&Charger_Con_Pin)==Charger_Con_Pin ? STATUS_CHARGING : 0;
 800190c:	88fb      	ldrh	r3, [r7, #6]
 800190e:	125b      	asrs	r3, r3, #9
 8001910:	b25b      	sxtb	r3, r3
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	b25a      	sxtb	r2, r3
 8001918:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800191c:	4313      	orrs	r3, r2
 800191e:	b25b      	sxtb	r3, r3
 8001920:	73fb      	strb	r3, [r7, #15]
	// status MB temp
	status_code |= (GPIO_Input&V_FB_AIR_positive_Pin)==V_FB_AIR_positive_Pin ? STATUS_AIR_POSITIVE : 0;
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	b25b      	sxtb	r3, r3
 8001926:	f003 0308 	and.w	r3, r3, #8
 800192a:	b25a      	sxtb	r2, r3
 800192c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001930:	4313      	orrs	r3, r2
 8001932:	b25b      	sxtb	r3, r3
 8001934:	73fb      	strb	r3, [r7, #15]
	status_code |= (GPIO_Input&V_FB_AIR_negative_Pin)==V_FB_AIR_negative_Pin ? STATUS_AIR_NEGATIVE : 0;
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	00db      	lsls	r3, r3, #3
 800193a:	b25b      	sxtb	r3, r3
 800193c:	f003 0310 	and.w	r3, r3, #16
 8001940:	b25a      	sxtb	r2, r3
 8001942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001946:	4313      	orrs	r3, r2
 8001948:	b25b      	sxtb	r3, r3
 800194a:	73fb      	strb	r3, [r7, #15]
	status_code |= (GPIO_Input&V_FB_PC_Relay_Pin)==V_FB_PC_Relay_Pin ? STATUS_PRECHARGE : 0;
 800194c:	88fb      	ldrh	r3, [r7, #6]
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	b25b      	sxtb	r3, r3
 8001952:	f003 0320 	and.w	r3, r3, #32
 8001956:	b25a      	sxtb	r2, r3
 8001958:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800195c:	4313      	orrs	r3, r2
 800195e:	b25b      	sxtb	r3, r3
 8001960:	73fb      	strb	r3, [r7, #15]
	battery_values.status |= status_code;
 8001962:	4b07      	ldr	r3, [pc, #28]	; (8001980 <get_battery_status_code+0xa0>)
 8001964:	7b9a      	ldrb	r2, [r3, #14]
 8001966:	7bfb      	ldrb	r3, [r7, #15]
 8001968:	4313      	orrs	r3, r2
 800196a:	b2da      	uxtb	r2, r3
 800196c:	4b04      	ldr	r3, [pc, #16]	; (8001980 <get_battery_status_code+0xa0>)
 800196e:	739a      	strb	r2, [r3, #14]
	return status_code;
 8001970:	7bfb      	ldrb	r3, [r7, #15]
}
 8001972:	4618      	mov	r0, r3
 8001974:	3714      	adds	r7, #20
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	200000fc 	.word	0x200000fc

08001984 <battery_reset_error_flags>:

void battery_reset_error_flags(){
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
	battery_values.error = 0;
 8001988:	4b03      	ldr	r3, [pc, #12]	; (8001998 <battery_reset_error_flags+0x14>)
 800198a:	2200      	movs	r2, #0
 800198c:	73da      	strb	r2, [r3, #15]
}
 800198e:	bf00      	nop
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr
 8001998:	200000fc 	.word	0x200000fc

0800199c <get_battery_error_code>:

uint8_t get_battery_error_code(){
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
	return battery_values.error;
 80019a0:	4b03      	ldr	r3, [pc, #12]	; (80019b0 <get_battery_error_code+0x14>)
 80019a2:	7bdb      	ldrb	r3, [r3, #15]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	200000fc 	.word	0x200000fc

080019b4 <set_battery_error_flag>:

void set_battery_error_flag(uint8_t mask){
 80019b4:	b480      	push	{r7}
 80019b6:	b083      	sub	sp, #12
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
	battery_values.error |= mask;
 80019be:	4b06      	ldr	r3, [pc, #24]	; (80019d8 <set_battery_error_flag+0x24>)
 80019c0:	7bda      	ldrb	r2, [r3, #15]
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b2da      	uxtb	r2, r3
 80019c8:	4b03      	ldr	r3, [pc, #12]	; (80019d8 <set_battery_error_flag+0x24>)
 80019ca:	73da      	strb	r2, [r3, #15]
}
 80019cc:	bf00      	nop
 80019ce:	370c      	adds	r7, #12
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	200000fc 	.word	0x200000fc

080019dc <calc_Battery_values>:
	}else{
		battery_values.status &= ~mask;
	}
}

BatterySystemTypeDef* calc_Battery_values(uint8_t *volt_buffer, uint8_t *temp_buffer){
 80019dc:	b480      	push	{r7}
 80019de:	b089      	sub	sp, #36	; 0x24
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
 80019e4:	6039      	str	r1, [r7, #0]
	uint16_t *volt_data = (uint16_t*)(volt_buffer);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	613b      	str	r3, [r7, #16]
	uint16_t *temp_data = (uint16_t*)(temp_buffer);
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	60fb      	str	r3, [r7, #12]

	// get total, mean, min, max
	uint32_t total = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61fb      	str	r3, [r7, #28]
	uint16_t min = 50000;
 80019f2:	f24c 3350 	movw	r3, #50000	; 0xc350
 80019f6:	837b      	strh	r3, [r7, #26]
	uint16_t max = 0;
 80019f8:	2300      	movs	r3, #0
 80019fa:	833b      	strh	r3, [r7, #24]
	for(uint16_t i = 0; i<(18*NUM_OF_CLIENTS); i++){
 80019fc:	2300      	movs	r3, #0
 80019fe:	82fb      	strh	r3, [r7, #22]
 8001a00:	e027      	b.n	8001a52 <calc_Battery_values+0x76>
		total += volt_data[i];
 8001a02:	8afb      	ldrh	r3, [r7, #22]
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	693a      	ldr	r2, [r7, #16]
 8001a08:	4413      	add	r3, r2
 8001a0a:	881b      	ldrh	r3, [r3, #0]
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	4413      	add	r3, r2
 8001a12:	61fb      	str	r3, [r7, #28]
		if(volt_data[i] < min){
 8001a14:	8afb      	ldrh	r3, [r7, #22]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	693a      	ldr	r2, [r7, #16]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	881b      	ldrh	r3, [r3, #0]
 8001a1e:	8b7a      	ldrh	r2, [r7, #26]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d905      	bls.n	8001a30 <calc_Battery_values+0x54>
			min = volt_data[i];
 8001a24:	8afb      	ldrh	r3, [r7, #22]
 8001a26:	005b      	lsls	r3, r3, #1
 8001a28:	693a      	ldr	r2, [r7, #16]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	881b      	ldrh	r3, [r3, #0]
 8001a2e:	837b      	strh	r3, [r7, #26]
		}
		if(volt_data[i] > max){
 8001a30:	8afb      	ldrh	r3, [r7, #22]
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	693a      	ldr	r2, [r7, #16]
 8001a36:	4413      	add	r3, r2
 8001a38:	881b      	ldrh	r3, [r3, #0]
 8001a3a:	8b3a      	ldrh	r2, [r7, #24]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d205      	bcs.n	8001a4c <calc_Battery_values+0x70>
			max = volt_data[i];
 8001a40:	8afb      	ldrh	r3, [r7, #22]
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4413      	add	r3, r2
 8001a48:	881b      	ldrh	r3, [r3, #0]
 8001a4a:	833b      	strh	r3, [r7, #24]
	for(uint16_t i = 0; i<(18*NUM_OF_CLIENTS); i++){
 8001a4c:	8afb      	ldrh	r3, [r7, #22]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	82fb      	strh	r3, [r7, #22]
 8001a52:	8afb      	ldrh	r3, [r7, #22]
 8001a54:	2b35      	cmp	r3, #53	; 0x35
 8001a56:	d9d4      	bls.n	8001a02 <calc_Battery_values+0x26>
		}
	}
	battery_values.meanCellVoltage = (uint16_t)(total / (18*NUM_OF_CLIENTS));
 8001a58:	69fb      	ldr	r3, [r7, #28]
 8001a5a:	085b      	lsrs	r3, r3, #1
 8001a5c:	4a31      	ldr	r2, [pc, #196]	; (8001b24 <calc_Battery_values+0x148>)
 8001a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a62:	08db      	lsrs	r3, r3, #3
 8001a64:	b29a      	uxth	r2, r3
 8001a66:	4b30      	ldr	r3, [pc, #192]	; (8001b28 <calc_Battery_values+0x14c>)
 8001a68:	80da      	strh	r2, [r3, #6]
	battery_values.totalVoltage = (uint16_t)(total /= 1000); 		// total voltage in 0.1V/bit
 8001a6a:	69fb      	ldr	r3, [r7, #28]
 8001a6c:	4a2f      	ldr	r2, [pc, #188]	; (8001b2c <calc_Battery_values+0x150>)
 8001a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a72:	099b      	lsrs	r3, r3, #6
 8001a74:	61fb      	str	r3, [r7, #28]
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	b29a      	uxth	r2, r3
 8001a7a:	4b2b      	ldr	r3, [pc, #172]	; (8001b28 <calc_Battery_values+0x14c>)
 8001a7c:	801a      	strh	r2, [r3, #0]
	battery_values.lowestCellVoltage = min;
 8001a7e:	4a2a      	ldr	r2, [pc, #168]	; (8001b28 <calc_Battery_values+0x14c>)
 8001a80:	8b7b      	ldrh	r3, [r7, #26]
 8001a82:	8093      	strh	r3, [r2, #4]
	battery_values.highestCellVoltage = max;
 8001a84:	4a28      	ldr	r2, [pc, #160]	; (8001b28 <calc_Battery_values+0x14c>)
 8001a86:	8b3b      	ldrh	r3, [r7, #24]
 8001a88:	8053      	strh	r3, [r2, #2]

	total = 0;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	61fb      	str	r3, [r7, #28]
	min = 50000;
 8001a8e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8001a92:	837b      	strh	r3, [r7, #26]
	max = 0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	833b      	strh	r3, [r7, #24]
	for(uint16_t i = 0; i<(8*NUM_OF_CLIENTS); i++){
 8001a98:	2300      	movs	r3, #0
 8001a9a:	82bb      	strh	r3, [r7, #20]
 8001a9c:	e02a      	b.n	8001af4 <calc_Battery_values+0x118>
		if(i != 1){		// temp sensor 1 defekt
 8001a9e:	8abb      	ldrh	r3, [r7, #20]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d024      	beq.n	8001aee <calc_Battery_values+0x112>
			total += temp_data[i];
 8001aa4:	8abb      	ldrh	r3, [r7, #20]
 8001aa6:	005b      	lsls	r3, r3, #1
 8001aa8:	68fa      	ldr	r2, [r7, #12]
 8001aaa:	4413      	add	r3, r2
 8001aac:	881b      	ldrh	r3, [r3, #0]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	69fb      	ldr	r3, [r7, #28]
 8001ab2:	4413      	add	r3, r2
 8001ab4:	61fb      	str	r3, [r7, #28]
			if(temp_data[i] < min){
 8001ab6:	8abb      	ldrh	r3, [r7, #20]
 8001ab8:	005b      	lsls	r3, r3, #1
 8001aba:	68fa      	ldr	r2, [r7, #12]
 8001abc:	4413      	add	r3, r2
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	8b7a      	ldrh	r2, [r7, #26]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d905      	bls.n	8001ad2 <calc_Battery_values+0xf6>
				min = temp_data[i];
 8001ac6:	8abb      	ldrh	r3, [r7, #20]
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	68fa      	ldr	r2, [r7, #12]
 8001acc:	4413      	add	r3, r2
 8001ace:	881b      	ldrh	r3, [r3, #0]
 8001ad0:	837b      	strh	r3, [r7, #26]
			}
			if(temp_data[i] > max){
 8001ad2:	8abb      	ldrh	r3, [r7, #20]
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	4413      	add	r3, r2
 8001ada:	881b      	ldrh	r3, [r3, #0]
 8001adc:	8b3a      	ldrh	r2, [r7, #24]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d205      	bcs.n	8001aee <calc_Battery_values+0x112>
				max = temp_data[i];
 8001ae2:	8abb      	ldrh	r3, [r7, #20]
 8001ae4:	005b      	lsls	r3, r3, #1
 8001ae6:	68fa      	ldr	r2, [r7, #12]
 8001ae8:	4413      	add	r3, r2
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	833b      	strh	r3, [r7, #24]
	for(uint16_t i = 0; i<(8*NUM_OF_CLIENTS); i++){
 8001aee:	8abb      	ldrh	r3, [r7, #20]
 8001af0:	3301      	adds	r3, #1
 8001af2:	82bb      	strh	r3, [r7, #20]
 8001af4:	8abb      	ldrh	r3, [r7, #20]
 8001af6:	2b17      	cmp	r3, #23
 8001af8:	d9d1      	bls.n	8001a9e <calc_Battery_values+0xc2>
			}
		}
	}
	battery_values.meanCellTemp = (uint16_t)(total / (8*NUM_OF_CLIENTS-1));		// 1 sensor defekt
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	4a0c      	ldr	r2, [pc, #48]	; (8001b30 <calc_Battery_values+0x154>)
 8001afe:	fba2 2303 	umull	r2, r3, r2, r3
 8001b02:	091b      	lsrs	r3, r3, #4
 8001b04:	b29a      	uxth	r2, r3
 8001b06:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <calc_Battery_values+0x14c>)
 8001b08:	819a      	strh	r2, [r3, #12]
	battery_values.highestCellTemp = min;
 8001b0a:	4a07      	ldr	r2, [pc, #28]	; (8001b28 <calc_Battery_values+0x14c>)
 8001b0c:	8b7b      	ldrh	r3, [r7, #26]
 8001b0e:	8113      	strh	r3, [r2, #8]
	battery_values.lowestCellTemp = max;
 8001b10:	4a05      	ldr	r2, [pc, #20]	; (8001b28 <calc_Battery_values+0x14c>)
 8001b12:	8b3b      	ldrh	r3, [r7, #24]
 8001b14:	8153      	strh	r3, [r2, #10]
	return &battery_values;
 8001b16:	4b04      	ldr	r3, [pc, #16]	; (8001b28 <calc_Battery_values+0x14c>)
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3724      	adds	r7, #36	; 0x24
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr
 8001b24:	4bda12f7 	.word	0x4bda12f7
 8001b28:	200000fc 	.word	0x200000fc
 8001b2c:	10624dd3 	.word	0x10624dd3
 8001b30:	b21642c9 	.word	0xb21642c9

08001b34 <volt2celsius>:

uint8_t volt2celsius(uint16_t volt_100uV){		// convert volt to celsius with polynom
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b09c      	sub	sp, #112	; 0x70
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	80fb      	strh	r3, [r7, #6]
	if(volt_100uV > 23000){
 8001b3e:	88fb      	ldrh	r3, [r7, #6]
 8001b40:	f645 12d8 	movw	r2, #23000	; 0x59d8
 8001b44:	4293      	cmp	r3, r2
 8001b46:	d901      	bls.n	8001b4c <volt2celsius+0x18>
		return 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	e041      	b.n	8001bd0 <volt2celsius+0x9c>
	}else if(volt_100uV < 2000){
 8001b4c:	88fb      	ldrh	r3, [r7, #6]
 8001b4e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001b52:	d201      	bcs.n	8001b58 <volt2celsius+0x24>
		return 100;
 8001b54:	2364      	movs	r3, #100	; 0x64
 8001b56:	e03b      	b.n	8001bd0 <volt2celsius+0x9c>
	}
	// Coefficients of the polynomial: a0, a1, ..., a10
    double coefficients[11] = {1.65728946e+02, -5.76649020e-02, 1.80075051e-05, -3.95278974e-09, 5.86752736e-13, -5.93033515e-17, 4.07565006e-21, -1.87118391e-25, 5.48516319e-30, -9.27411410e-35, 6.87565181e-40};
 8001b58:	4a1f      	ldr	r2, [pc, #124]	; (8001bd8 <volt2celsius+0xa4>)
 8001b5a:	f107 0308 	add.w	r3, r7, #8
 8001b5e:	4611      	mov	r1, r2
 8001b60:	2258      	movs	r2, #88	; 0x58
 8001b62:	4618      	mov	r0, r3
 8001b64:	f004 faf8 	bl	8006158 <memcpy>

    // Calculate the polynomial value
    double result = coefficients[10];
 8001b68:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001b6c:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    for (int8_t i = 9; i >= 0; i--) {
 8001b70:	2309      	movs	r3, #9
 8001b72:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001b76:	e020      	b.n	8001bba <volt2celsius+0x86>
        result = result * volt_100uV + coefficients[i];
 8001b78:	88fb      	ldrh	r3, [r7, #6]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f7fe fda2 	bl	80006c4 <__aeabi_i2d>
 8001b80:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8001b84:	f7fe fb22 	bl	80001cc <__aeabi_dmul>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4610      	mov	r0, r2
 8001b8e:	4619      	mov	r1, r3
 8001b90:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	3370      	adds	r3, #112	; 0x70
 8001b98:	443b      	add	r3, r7
 8001b9a:	3b68      	subs	r3, #104	; 0x68
 8001b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ba0:	f7fe fc44 	bl	800042c <__adddf3>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    for (int8_t i = 9; i >= 0; i--) {
 8001bac:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	3b01      	subs	r3, #1
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8001bba:	f997 3067 	ldrsb.w	r3, [r7, #103]	; 0x67
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	dada      	bge.n	8001b78 <volt2celsius+0x44>
    }
    return (uint16_t)(result);		// in C
 8001bc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001bc6:	f7fe fde7 	bl	8000798 <__aeabi_d2uiz>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	b2db      	uxtb	r3, r3
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	3770      	adds	r7, #112	; 0x70
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	080061b8 	.word	0x080061b8

08001bdc <refresh_SDC>:

Battery_StatusTypeDef refresh_SDC(){
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
	if(SDC_IN_GPIO_Port->IDR & SDC_IN_Pin){
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
		set_battery_error_flag(ERROR_SDC);
		return BATTERY_ERROR;
	*/
	if ((battery_values.error&0x1F) == 0){
 8001be0:	4b13      	ldr	r3, [pc, #76]	; (8001c30 <refresh_SDC+0x54>)
 8001be2:	7bdb      	ldrb	r3, [r3, #15]
 8001be4:	f003 031f 	and.w	r3, r3, #31
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d106      	bne.n	8001bfa <refresh_SDC+0x1e>
		// SDC OK
		// reset tim7 timeout counter
		TIM7->CNT = 0;
 8001bec:	4b11      	ldr	r3, [pc, #68]	; (8001c34 <refresh_SDC+0x58>)
 8001bee:	2200      	movs	r2, #0
 8001bf0:	625a      	str	r2, [r3, #36]	; 0x24
		error_counter = 0;
 8001bf2:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <refresh_SDC+0x5c>)
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
 8001bf8:	e016      	b.n	8001c28 <refresh_SDC+0x4c>
	}else{
		// SDC error
		error_counter++;
 8001bfa:	4b0f      	ldr	r3, [pc, #60]	; (8001c38 <refresh_SDC+0x5c>)
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	3301      	adds	r3, #1
 8001c00:	b2da      	uxtb	r2, r3
 8001c02:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <refresh_SDC+0x5c>)
 8001c04:	701a      	strb	r2, [r3, #0]
		if(error_counter >= 3){
 8001c06:	4b0c      	ldr	r3, [pc, #48]	; (8001c38 <refresh_SDC+0x5c>)
 8001c08:	781b      	ldrb	r3, [r3, #0]
 8001c0a:	2b02      	cmp	r3, #2
 8001c0c:	d90c      	bls.n	8001c28 <refresh_SDC+0x4c>
			SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8001c0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001c12:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001c16:	619a      	str	r2, [r3, #24]
			set_battery_error_flag(ERROR_SDC);
 8001c18:	2008      	movs	r0, #8
 8001c1a:	f7ff fecb 	bl	80019b4 <set_battery_error_flag>
			set_relays(0);								// open AIR relais
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f000 f89e 	bl	8001d60 <set_relays>
			return BATTERY_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <refresh_SDC+0x4e>
		}
	}
	return BATTERY_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200000fc 	.word	0x200000fc
 8001c34:	40001400 	.word	0x40001400
 8001c38:	20000000 	.word	0x20000000

08001c3c <SDC_reset>:

Battery_StatusTypeDef SDC_reset(){
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b0ac      	sub	sp, #176	; 0xb0
 8001c40:	af00      	add	r7, sp, #0
	if(SDC_IN_GPIO_Port->IDR & SDC_IN_Pin){
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
		return BATTERY_ERROR;
	}
	*/
	error_counter = 2;
 8001c42:	4b22      	ldr	r3, [pc, #136]	; (8001ccc <SDC_reset+0x90>)
 8001c44:	2202      	movs	r2, #2
 8001c46:	701a      	strb	r2, [r3, #0]
	uint8_t volt_buffer[36*NUM_OF_CLIENTS];
	uint8_t temp_buffer[20*NUM_OF_CLIENTS];
	HAL_StatusTypeDef status_hw;
	status_hw = ADBMS_HW_Init();
 8001c48:	f7ff fd4a 	bl	80016e0 <ADBMS_HW_Init>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	status_hw |= Read_Voltages(volt_buffer);
 8001c52:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7ff fbee 	bl	8001438 <Read_Voltages>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	461a      	mov	r2, r3
 8001c60:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001c64:	4313      	orrs	r3, r2
 8001c66:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	status_hw |= Read_Temp(temp_buffer);
 8001c6a:	1d3b      	adds	r3, r7, #4
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fc59 	bl	8001524 <Read_Temp>
 8001c72:	4603      	mov	r3, r0
 8001c74:	461a      	mov	r2, r3
 8001c76:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	status_hw |= check_battery(volt_buffer, temp_buffer);
 8001c80:	1d3a      	adds	r2, r7, #4
 8001c82:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c86:	4611      	mov	r1, r2
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f823 	bl	8001cd4 <check_battery>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	461a      	mov	r2, r3
 8001c92:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001c96:	4313      	orrs	r3, r2
 8001c98:	f887 30af 	strb.w	r3, [r7, #175]	; 0xaf
	// SDC on / off
	if(status_hw == HAL_OK){
 8001c9c:	f897 30af 	ldrb.w	r3, [r7, #175]	; 0xaf
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d109      	bne.n	8001cb8 <SDC_reset+0x7c>
		TIM7->CNT = 0;
 8001ca4:	4b0a      	ldr	r3, [pc, #40]	; (8001cd0 <SDC_reset+0x94>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	625a      	str	r2, [r3, #36]	; 0x24
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin;	// SDC high
 8001caa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001cae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001cb2:	619a      	str	r2, [r3, #24]
		// reset tim7 timeout counter
		return BATTERY_OK;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	e005      	b.n	8001cc4 <SDC_reset+0x88>
	}else{
		SDC_Out_GPIO_Port->BSRR = SDC_Out_Pin<<16;	// SDC low
 8001cb8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001cbc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001cc0:	619a      	str	r2, [r3, #24]
		return BATTERY_ERROR;
 8001cc2:	2301      	movs	r3, #1
	}
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	37b0      	adds	r7, #176	; 0xb0
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	20000000 	.word	0x20000000
 8001cd0:	40001400 	.word	0x40001400

08001cd4 <check_battery>:

Battery_StatusTypeDef check_battery(){
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status = Read_Voltages(battery_values.volt_buffer);
 8001cda:	481e      	ldr	r0, [pc, #120]	; (8001d54 <check_battery+0x80>)
 8001cdc:	f7ff fbac 	bl	8001438 <Read_Voltages>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	71fb      	strb	r3, [r7, #7]
	status |= Read_Temp(battery_values.temp_buffer);
 8001ce4:	481c      	ldr	r0, [pc, #112]	; (8001d58 <check_battery+0x84>)
 8001ce6:	f7ff fc1d 	bl	8001524 <Read_Temp>
 8001cea:	4603      	mov	r3, r0
 8001cec:	461a      	mov	r2, r3
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	71fb      	strb	r3, [r7, #7]

	if(status){
 8001cf4:	79fb      	ldrb	r3, [r7, #7]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d003      	beq.n	8001d02 <check_battery+0x2e>
		set_battery_error_flag(ERROR_SPI|ERROR_BATTERY);
 8001cfa:	2011      	movs	r0, #17
 8001cfc:	f7ff fe5a 	bl	80019b4 <set_battery_error_flag>
 8001d00:	e021      	b.n	8001d46 <check_battery+0x72>
	}else{
		calc_Battery_values(battery_values.volt_buffer, battery_values.temp_buffer);
 8001d02:	4915      	ldr	r1, [pc, #84]	; (8001d58 <check_battery+0x84>)
 8001d04:	4813      	ldr	r0, [pc, #76]	; (8001d54 <check_battery+0x80>)
 8001d06:	f7ff fe69 	bl	80019dc <calc_Battery_values>
		// check limits
		if((battery_values.highestCellVoltage > MAX_VOLT) || (battery_values.lowestCellVoltage < MIN_VOLT)){
 8001d0a:	4b14      	ldr	r3, [pc, #80]	; (8001d5c <check_battery+0x88>)
 8001d0c:	885b      	ldrh	r3, [r3, #2]
 8001d0e:	f24a 4210 	movw	r2, #42000	; 0xa410
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d805      	bhi.n	8001d22 <check_battery+0x4e>
 8001d16:	4b11      	ldr	r3, [pc, #68]	; (8001d5c <check_battery+0x88>)
 8001d18:	889b      	ldrh	r3, [r3, #4]
 8001d1a:	f247 522f 	movw	r2, #29999	; 0x752f
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d802      	bhi.n	8001d28 <check_battery+0x54>
			set_battery_error_flag(ERROR_VOLT|ERROR_BATTERY);
 8001d22:	2005      	movs	r0, #5
 8001d24:	f7ff fe46 	bl	80019b4 <set_battery_error_flag>
		}
		if((battery_values.highestCellTemp < MAX_TEMP) || (battery_values.lowestCellTemp > MIN_TEMP)){
 8001d28:	4b0c      	ldr	r3, [pc, #48]	; (8001d5c <check_battery+0x88>)
 8001d2a:	891b      	ldrh	r3, [r3, #8]
 8001d2c:	f241 72e2 	movw	r2, #6114	; 0x17e2
 8001d30:	4293      	cmp	r3, r2
 8001d32:	d905      	bls.n	8001d40 <check_battery+0x6c>
 8001d34:	4b09      	ldr	r3, [pc, #36]	; (8001d5c <check_battery+0x88>)
 8001d36:	895b      	ldrh	r3, [r3, #10]
 8001d38:	f244 1255 	movw	r2, #16725	; 0x4155
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d902      	bls.n	8001d46 <check_battery+0x72>
			set_battery_error_flag(ERROR_TEMP|ERROR_BATTERY);
 8001d40:	2003      	movs	r0, #3
 8001d42:	f7ff fe37 	bl	80019b4 <set_battery_error_flag>
		}
	}
	return refresh_SDC();;
 8001d46:	f7ff ff49 	bl	8001bdc <refresh_SDC>
 8001d4a:	4603      	mov	r3, r0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}
 8001d54:	20000114 	.word	0x20000114
 8001d58:	20000180 	.word	0x20000180
 8001d5c:	200000fc 	.word	0x200000fc

08001d60 <set_relays>:

void set_relays(uint8_t CAN_Data){
 8001d60:	b4b0      	push	{r4, r5, r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	4601      	mov	r1, r0
 8001d68:	71f9      	strb	r1, [r7, #7]
	static uint64_t last_value = 0;
	if(last_value != CAN_Data){
 8001d6a:	79f9      	ldrb	r1, [r7, #7]
 8001d6c:	2000      	movs	r0, #0
 8001d6e:	460a      	mov	r2, r1
 8001d70:	4603      	mov	r3, r0
 8001d72:	491d      	ldr	r1, [pc, #116]	; (8001de8 <set_relays+0x88>)
 8001d74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001d78:	428b      	cmp	r3, r1
 8001d7a:	bf08      	it	eq
 8001d7c:	4282      	cmpeq	r2, r0
 8001d7e:	d026      	beq.n	8001dce <set_relays+0x6e>
		if(CAN_Data & AIR_POSITIVE){
 8001d80:	79fb      	ldrb	r3, [r7, #7]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d003      	beq.n	8001d92 <set_relays+0x32>
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin;	// high
 8001d8a:	4b18      	ldr	r3, [pc, #96]	; (8001dec <set_relays+0x8c>)
 8001d8c:	2210      	movs	r2, #16
 8001d8e:	619a      	str	r2, [r3, #24]
 8001d90:	e003      	b.n	8001d9a <set_relays+0x3a>
		}else{
			Drive_AIR_positive_GPIO_Port->BSRR = Drive_AIR_positive_Pin<<16;	// low
 8001d92:	4b16      	ldr	r3, [pc, #88]	; (8001dec <set_relays+0x8c>)
 8001d94:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d98:	619a      	str	r2, [r3, #24]
		}
		if(CAN_Data & AIR_NEGATIVE){
 8001d9a:	79fb      	ldrb	r3, [r7, #7]
 8001d9c:	f003 0302 	and.w	r3, r3, #2
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d003      	beq.n	8001dac <set_relays+0x4c>
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin;	// high
 8001da4:	4b11      	ldr	r3, [pc, #68]	; (8001dec <set_relays+0x8c>)
 8001da6:	2220      	movs	r2, #32
 8001da8:	619a      	str	r2, [r3, #24]
 8001daa:	e003      	b.n	8001db4 <set_relays+0x54>
		}else{
			Drive_AIR_negative_GPIO_Port->BSRR = Drive_AIR_negative_Pin<<16;	// low
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <set_relays+0x8c>)
 8001dae:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001db2:	619a      	str	r2, [r3, #24]
		}
		if(CAN_Data & PRECHARGE_RELAY){
 8001db4:	79fb      	ldrb	r3, [r7, #7]
 8001db6:	f003 0304 	and.w	r3, r3, #4
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <set_relays+0x66>
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin;	// high
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <set_relays+0x8c>)
 8001dc0:	2240      	movs	r2, #64	; 0x40
 8001dc2:	619a      	str	r2, [r3, #24]
 8001dc4:	e003      	b.n	8001dce <set_relays+0x6e>
		}else{
			Drive_Precharge_Relay_GPIO_Port->BSRR = Drive_Precharge_Relay_Pin<<16;	// low
 8001dc6:	4b09      	ldr	r3, [pc, #36]	; (8001dec <set_relays+0x8c>)
 8001dc8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001dcc:	619a      	str	r2, [r3, #24]
		}
	}
	last_value = CAN_Data;
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	461c      	mov	r4, r3
 8001dd4:	4615      	mov	r5, r2
 8001dd6:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <set_relays+0x88>)
 8001dd8:	e9c3 4500 	strd	r4, r5, [r3]
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bcb0      	pop	{r4, r5, r7}
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	200001c0 	.word	0x200001c0
 8001dec:	48000400 	.word	0x48000400

08001df0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b082      	sub	sp, #8
 8001df4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001df6:	f000 fcfa 	bl	80027ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dfa:	f000 f871 	bl	8001ee0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dfe:	f000 fa35 	bl	800226c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001e02:	f000 fa03 	bl	800220c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8001e06:	f000 f8cd 	bl	8001fa4 <MX_CAN1_Init>
  MX_SPI1_Init();
 8001e0a:	f000 f94f 	bl	80020ac <MX_SPI1_Init>
  MX_TIM6_Init();
 8001e0e:	f000 f98b 	bl	8002128 <MX_TIM6_Init>
  MX_TIM7_Init();
 8001e12:	f000 f9c3 	bl	800219c <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  // User Variables
  uint16_t GPIOA_Input = 0x0000;
 8001e16:	2300      	movs	r3, #0
 8001e18:	80fb      	strh	r3, [r7, #6]
	  HAL_Delay(10);
	  GPIOA_Input = GPIOA->IDR;
  }
  */
  //>> Current measurement init
  ISA_IVT_Init();
 8001e1a:	f7fe ff4d 	bl	8000cb8 <ISA_IVT_Init>

  //>> SDC reset
  set_relays(0);
 8001e1e:	2000      	movs	r0, #0
 8001e20:	f7ff ff9e 	bl	8001d60 <set_relays>
  SDC_reset();
 8001e24:	f7ff ff0a 	bl	8001c3c <SDC_reset>
    /* USER CODE BEGIN 3 */
	//>> Performance Monitor
	//HAL_IWDG_Refresh(&hiwdg);

	//>> GPIOs lesen
	GPIOA_Input = GPIOA->IDR;
 8001e28:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001e2c:	691b      	ldr	r3, [r3, #16]
 8001e2e:	80fb      	strh	r3, [r7, #6]

	//>> check 10 Hz Flag, timer 6
    if ((TIM6->SR & TIM_SR_UIF) != 0) {
 8001e30:	4b28      	ldr	r3, [pc, #160]	; (8001ed4 <main+0xe4>)
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d047      	beq.n	8001ecc <main+0xdc>
        TIM6->SR &= ~TIM_SR_UIF;	// Clear the overflow flag
 8001e3c:	4b25      	ldr	r3, [pc, #148]	; (8001ed4 <main+0xe4>)
 8001e3e:	691b      	ldr	r3, [r3, #16]
 8001e40:	4a24      	ldr	r2, [pc, #144]	; (8001ed4 <main+0xe4>)
 8001e42:	f023 0301 	bic.w	r3, r3, #1
 8001e46:	6113      	str	r3, [r2, #16]
    	// This code runs every 100ms
        battery_reset_error_flags();
 8001e48:	f7ff fd9c 	bl	8001984 <battery_reset_error_flags>

    	//>> Check-Batterie
    	if(!check_battery()){
 8001e4c:	f7ff ff42 	bl	8001cd4 <check_battery>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d105      	bne.n	8001e62 <main+0x72>
    		User_LED_GPIO_Port->ODR ^= User_LED_Pin; // Toggle user LED if battery is ok
 8001e56:	4b20      	ldr	r3, [pc, #128]	; (8001ed8 <main+0xe8>)
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	4a1f      	ldr	r2, [pc, #124]	; (8001ed8 <main+0xe8>)
 8001e5c:	f083 0308 	eor.w	r3, r3, #8
 8001e60:	6153      	str	r3, [r2, #20]
    	}

    	//>> charging logic
    	if(GPIOA_Input & Charger_Con_Pin){		// charger connected
 8001e62:	88fb      	ldrh	r3, [r7, #6]
 8001e64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00f      	beq.n	8001e8c <main+0x9c>
    		if((battery_values.status&STATUS_CHARGING) == 0){
 8001e6c:	4b1b      	ldr	r3, [pc, #108]	; (8001edc <main+0xec>)
 8001e6e:	7b9b      	ldrb	r3, [r3, #14]
 8001e70:	f003 0302 	and.w	r3, r3, #2
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d103      	bne.n	8001e80 <main+0x90>
    			set_relays(AIR_POSITIVE | AIR_NEGATIVE);	// close AIR relais
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f7ff ff71 	bl	8001d60 <set_relays>
 8001e7e:	e013      	b.n	8001ea8 <main+0xb8>
    		}else{
    			//if(balancing((uint16_t*)(volt_buffer))){
    				Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin;	// high
 8001e80:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001e84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e88:	619a      	str	r2, [r3, #24]
 8001e8a:	e00d      	b.n	8001ea8 <main+0xb8>
    			//}else{
    			//	Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin<<16;	// low
    			//}
    		}
    	}else{
    		if((battery_values.status&STATUS_CHARGING) == STATUS_CHARGING){
 8001e8c:	4b13      	ldr	r3, [pc, #76]	; (8001edc <main+0xec>)
 8001e8e:	7b9b      	ldrb	r3, [r3, #14]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d007      	beq.n	8001ea8 <main+0xb8>
				Charge_EN_GPIO_Port->BSRR = Charge_EN_Pin<<16;	// low
 8001e98:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001e9c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ea0:	619a      	str	r2, [r3, #24]
				set_relays(0);		// open AIR relais
 8001ea2:	2000      	movs	r0, #0
 8001ea4:	f7ff ff5c 	bl	8001d60 <set_relays>
			}
    	}

    	//>> send CAN information
    	send_data2ECU(GPIOA_Input);
 8001ea8:	88fb      	ldrh	r3, [r7, #6]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe feb4 	bl	8000c18 <send_data2ECU>

    	//>> Serial Monitor
    	SerialMonitor(all_values, (uint8_t*)(&battery_values), sizeof(battery_values));
 8001eb0:	22c0      	movs	r2, #192	; 0xc0
 8001eb2:	490a      	ldr	r1, [pc, #40]	; (8001edc <main+0xec>)
 8001eb4:	20a3      	movs	r0, #163	; 0xa3
 8001eb6:	f000 fa61 	bl	800237c <SerialMonitor>

    	//>> check can overflow
    	if(FIFO_ovf()){
 8001eba:	f7fe fe95 	bl	8000be8 <FIFO_ovf>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d0b1      	beq.n	8001e28 <main+0x38>
    		set_battery_error_flag(ERROR_CAN);
 8001ec4:	2020      	movs	r0, #32
 8001ec6:	f7ff fd75 	bl	80019b4 <set_battery_error_flag>
 8001eca:	e7ad      	b.n	8001e28 <main+0x38>
    	}

    }else{		// outside 10Hz timer 6
    	//>> receive one CAN command
    	CAN_receive_packet();
 8001ecc:	f7fe ff9e 	bl	8000e0c <CAN_receive_packet>
	GPIOA_Input = GPIOA->IDR;
 8001ed0:	e7aa      	b.n	8001e28 <main+0x38>
 8001ed2:	bf00      	nop
 8001ed4:	40001000 	.word	0x40001000
 8001ed8:	48000400 	.word	0x48000400
 8001edc:	200000fc 	.word	0x200000fc

08001ee0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b096      	sub	sp, #88	; 0x58
 8001ee4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ee6:	f107 0314 	add.w	r3, r7, #20
 8001eea:	2244      	movs	r2, #68	; 0x44
 8001eec:	2100      	movs	r1, #0
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f004 f940 	bl	8006174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ef4:	463b      	mov	r3, r7
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	601a      	str	r2, [r3, #0]
 8001efa:	605a      	str	r2, [r3, #4]
 8001efc:	609a      	str	r2, [r3, #8]
 8001efe:	60da      	str	r2, [r3, #12]
 8001f00:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001f02:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001f06:	f001 fbd1 	bl	80036ac <HAL_PWREx_ControlVoltageScaling>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001f10:	f000 fa2a 	bl	8002368 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001f14:	f001 fbac 	bl	8003670 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001f18:	4b21      	ldr	r3, [pc, #132]	; (8001fa0 <SystemClock_Config+0xc0>)
 8001f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001f1e:	4a20      	ldr	r2, [pc, #128]	; (8001fa0 <SystemClock_Config+0xc0>)
 8001f20:	f023 0318 	bic.w	r3, r3, #24
 8001f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001f28:	2314      	movs	r3, #20
 8001f2a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001f30:	2301      	movs	r3, #1
 8001f32:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001f38:	2360      	movs	r3, #96	; 0x60
 8001f3a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001f40:	2301      	movs	r3, #1
 8001f42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001f44:	2301      	movs	r3, #1
 8001f46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 8001f48:	2320      	movs	r3, #32
 8001f4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001f4c:	2307      	movs	r3, #7
 8001f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001f50:	2302      	movs	r3, #2
 8001f52:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001f54:	2302      	movs	r3, #2
 8001f56:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f58:	f107 0314 	add.w	r3, r7, #20
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f001 fbfb 	bl	8003758 <HAL_RCC_OscConfig>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d001      	beq.n	8001f6c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001f68:	f000 f9fe 	bl	8002368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f6c:	230f      	movs	r3, #15
 8001f6e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f70:	2303      	movs	r3, #3
 8001f72:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001f80:	463b      	mov	r3, r7
 8001f82:	2103      	movs	r1, #3
 8001f84:	4618      	mov	r0, r3
 8001f86:	f001 fffb 	bl	8003f80 <HAL_RCC_ClockConfig>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001f90:	f000 f9ea 	bl	8002368 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001f94:	f002 fc0e 	bl	80047b4 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001f98:	bf00      	nop
 8001f9a:	3758      	adds	r7, #88	; 0x58
 8001f9c:	46bd      	mov	sp, r7
 8001f9e:	bd80      	pop	{r7, pc}
 8001fa0:	40021000 	.word	0x40021000

08001fa4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08c      	sub	sp, #48	; 0x30
 8001fa8:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001faa:	4b3e      	ldr	r3, [pc, #248]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fac:	4a3e      	ldr	r2, [pc, #248]	; (80020a8 <MX_CAN1_Init+0x104>)
 8001fae:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 32;
 8001fb0:	4b3c      	ldr	r3, [pc, #240]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fb2:	2220      	movs	r2, #32
 8001fb4:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001fb6:	4b3b      	ldr	r3, [pc, #236]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001fbc:	4b39      	ldr	r3, [pc, #228]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001fc2:	4b38      	ldr	r3, [pc, #224]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fc4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001fc8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001fca:	4b36      	ldr	r3, [pc, #216]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001fd0:	4b34      	ldr	r3, [pc, #208]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001fd6:	4b33      	ldr	r3, [pc, #204]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = ENABLE;
 8001fdc:	4b31      	ldr	r3, [pc, #196]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fde:	2201      	movs	r2, #1
 8001fe0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8001fe2:	4b30      	ldr	r3, [pc, #192]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fe4:	2201      	movs	r2, #1
 8001fe6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001fe8:	4b2e      	ldr	r3, [pc, #184]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001fea:	2200      	movs	r2, #0
 8001fec:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001fee:	4b2d      	ldr	r3, [pc, #180]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001ff4:	482b      	ldr	r0, [pc, #172]	; (80020a4 <MX_CAN1_Init+0x100>)
 8001ff6:	f000 fc93 	bl	8002920 <HAL_CAN_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002000:	f000 f9b2 	bl	8002368 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef sFilterConfig;
  // Configure Filter for ECU on FIFO 0
  sFilterConfig.FilterBank = 0; // Use first filter bank
 8002004:	2300      	movs	r3, #0
 8002006:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8002008:	2300      	movs	r3, #0
 800200a:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800200c:	2301      	movs	r3, #1
 800200e:	623b      	str	r3, [r7, #32]
  sFilterConfig.FilterIdHigh = ((ADDR_ECU_RX >> 13)& 0xFFFF);
 8002010:	2300      	movs	r3, #0
 8002012:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterIdLow =  ((ADDR_ECU_RX << 3) & 0xFFF8);
 8002014:	f44f 5302 	mov.w	r3, #8320	; 0x2080
 8002018:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdHigh = 0xFFFF;
 800201a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800201e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterMaskIdLow = 0xFFF8;
 8002020:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8002024:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002026:	2300      	movs	r3, #0
 8002028:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterActivation = ENABLE;
 800202a:	2301      	movs	r3, #1
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
  sFilterConfig.SlaveStartFilterBank = 14; // Only necessary for dual CAN setups
 800202e:	230e      	movs	r3, #14
 8002030:	62bb      	str	r3, [r7, #40]	; 0x28

  HAL_StatusTypeDef init_status = HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8002032:	1d3b      	adds	r3, r7, #4
 8002034:	4619      	mov	r1, r3
 8002036:	481b      	ldr	r0, [pc, #108]	; (80020a4 <MX_CAN1_Init+0x100>)
 8002038:	f000 fd6d 	bl	8002b16 <HAL_CAN_ConfigFilter>
 800203c:	4603      	mov	r3, r0
 800203e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  // Configure Filter for IVS on FIFO 1
  sFilterConfig.FilterBank = 1; // Use second filter bank
 8002042:	2301      	movs	r3, #1
 8002044:	61bb      	str	r3, [r7, #24]
  sFilterConfig.FilterMode = 	CAN_FILTERMODE_IDLIST;
 8002046:	2301      	movs	r3, #1
 8002048:	61fb      	str	r3, [r7, #28]
  sFilterConfig.FilterScale = 	CAN_FILTERSCALE_16BIT;
 800204a:	2300      	movs	r3, #0
 800204c:	623b      	str	r3, [r7, #32]
  sFilterConfig.FilterIdHigh = 		IVT_MSG_RESPONSE << 5;
 800204e:	f24a 2320 	movw	r3, #41504	; 0xa220
 8002052:	607b      	str	r3, [r7, #4]
  sFilterConfig.FilterIdLow =  		IVT_MSG_RESULT_I << 5;
 8002054:	f24a 4320 	movw	r3, #42016	; 0xa420
 8002058:	60bb      	str	r3, [r7, #8]
  sFilterConfig.FilterMaskIdHigh = 	IVT_MSG_RESULT_T << 5;
 800205a:	f24a 43a0 	movw	r3, #42144	; 0xa4a0
 800205e:	60fb      	str	r3, [r7, #12]
  sFilterConfig.FilterMaskIdLow = 	IVT_MSG_RESULT_AS << 5;
 8002060:	f24a 43e0 	movw	r3, #42208	; 0xa4e0
 8002064:	613b      	str	r3, [r7, #16]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO1;
 8002066:	2301      	movs	r3, #1
 8002068:	617b      	str	r3, [r7, #20]
  sFilterConfig.FilterActivation = ENABLE;
 800206a:	2301      	movs	r3, #1
 800206c:	627b      	str	r3, [r7, #36]	; 0x24

  init_status |= HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	4619      	mov	r1, r3
 8002072:	480c      	ldr	r0, [pc, #48]	; (80020a4 <MX_CAN1_Init+0x100>)
 8002074:	f000 fd4f 	bl	8002b16 <HAL_CAN_ConfigFilter>
 8002078:	4603      	mov	r3, r0
 800207a:	461a      	mov	r2, r3
 800207c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002080:	4313      	orrs	r3, r2
 8002082:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  init_status |= HAL_CAN_Start(&hcan1); //start CAN
 8002086:	4807      	ldr	r0, [pc, #28]	; (80020a4 <MX_CAN1_Init+0x100>)
 8002088:	f000 fe0f 	bl	8002caa <HAL_CAN_Start>
 800208c:	4603      	mov	r3, r0
 800208e:	461a      	mov	r2, r3
 8002090:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002094:	4313      	orrs	r3, r2
 8002096:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* USER CODE END CAN1_Init 2 */

}
 800209a:	bf00      	nop
 800209c:	3730      	adds	r7, #48	; 0x30
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	200001c8 	.word	0x200001c8
 80020a8:	40006400 	.word	0x40006400

080020ac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80020b0:	4b1b      	ldr	r3, [pc, #108]	; (8002120 <MX_SPI1_Init+0x74>)
 80020b2:	4a1c      	ldr	r2, [pc, #112]	; (8002124 <MX_SPI1_Init+0x78>)
 80020b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <MX_SPI1_Init+0x74>)
 80020b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020be:	4b18      	ldr	r3, [pc, #96]	; (8002120 <MX_SPI1_Init+0x74>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020c4:	4b16      	ldr	r3, [pc, #88]	; (8002120 <MX_SPI1_Init+0x74>)
 80020c6:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80020ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020cc:	4b14      	ldr	r3, [pc, #80]	; (8002120 <MX_SPI1_Init+0x74>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020d2:	4b13      	ldr	r3, [pc, #76]	; (8002120 <MX_SPI1_Init+0x74>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020d8:	4b11      	ldr	r3, [pc, #68]	; (8002120 <MX_SPI1_Init+0x74>)
 80020da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <MX_SPI1_Init+0x74>)
 80020e2:	2230      	movs	r2, #48	; 0x30
 80020e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <MX_SPI1_Init+0x74>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <MX_SPI1_Init+0x74>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020f2:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <MX_SPI1_Init+0x74>)
 80020f4:	2200      	movs	r2, #0
 80020f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80020f8:	4b09      	ldr	r3, [pc, #36]	; (8002120 <MX_SPI1_Init+0x74>)
 80020fa:	2207      	movs	r2, #7
 80020fc:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <MX_SPI1_Init+0x74>)
 8002100:	2200      	movs	r2, #0
 8002102:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002104:	4b06      	ldr	r3, [pc, #24]	; (8002120 <MX_SPI1_Init+0x74>)
 8002106:	2200      	movs	r2, #0
 8002108:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800210a:	4805      	ldr	r0, [pc, #20]	; (8002120 <MX_SPI1_Init+0x74>)
 800210c:	f002 fc54 	bl	80049b8 <HAL_SPI_Init>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002116:	f000 f927 	bl	8002368 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	200001f0 	.word	0x200001f0
 8002124:	40013000 	.word	0x40013000

08002128 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800212e:	1d3b      	adds	r3, r7, #4
 8002130:	2200      	movs	r2, #0
 8002132:	601a      	str	r2, [r3, #0]
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002138:	4b16      	ldr	r3, [pc, #88]	; (8002194 <MX_TIM6_Init+0x6c>)
 800213a:	4a17      	ldr	r2, [pc, #92]	; (8002198 <MX_TIM6_Init+0x70>)
 800213c:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 64000;
 800213e:	4b15      	ldr	r3, [pc, #84]	; (8002194 <MX_TIM6_Init+0x6c>)
 8002140:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 8002144:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002146:	4b13      	ldr	r3, [pc, #76]	; (8002194 <MX_TIM6_Init+0x6c>)
 8002148:	2200      	movs	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 800214c:	4b11      	ldr	r3, [pc, #68]	; (8002194 <MX_TIM6_Init+0x6c>)
 800214e:	2264      	movs	r2, #100	; 0x64
 8002150:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002152:	4b10      	ldr	r3, [pc, #64]	; (8002194 <MX_TIM6_Init+0x6c>)
 8002154:	2280      	movs	r2, #128	; 0x80
 8002156:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002158:	480e      	ldr	r0, [pc, #56]	; (8002194 <MX_TIM6_Init+0x6c>)
 800215a:	f003 f847 	bl	80051ec <HAL_TIM_Base_Init>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002164:	f000 f900 	bl	8002368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002168:	2300      	movs	r3, #0
 800216a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216c:	2300      	movs	r3, #0
 800216e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002170:	1d3b      	adds	r3, r7, #4
 8002172:	4619      	mov	r1, r3
 8002174:	4807      	ldr	r0, [pc, #28]	; (8002194 <MX_TIM6_Init+0x6c>)
 8002176:	f003 fa89 	bl	800568c <HAL_TIMEx_MasterConfigSynchronization>
 800217a:	4603      	mov	r3, r0
 800217c:	2b00      	cmp	r3, #0
 800217e:	d001      	beq.n	8002184 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002180:	f000 f8f2 	bl	8002368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  HAL_TIM_Base_Start(&htim6);		// start timer6 for 10Hz flag
 8002184:	4803      	ldr	r0, [pc, #12]	; (8002194 <MX_TIM6_Init+0x6c>)
 8002186:	f003 f889 	bl	800529c <HAL_TIM_Base_Start>

  /* USER CODE END TIM6_Init 2 */

}
 800218a:	bf00      	nop
 800218c:	3710      	adds	r7, #16
 800218e:	46bd      	mov	sp, r7
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000254 	.word	0x20000254
 8002198:	40001000 	.word	0x40001000

0800219c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a2:	1d3b      	adds	r3, r7, #4
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80021ac:	4b15      	ldr	r3, [pc, #84]	; (8002204 <MX_TIM7_Init+0x68>)
 80021ae:	4a16      	ldr	r2, [pc, #88]	; (8002208 <MX_TIM7_Init+0x6c>)
 80021b0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 64000;
 80021b2:	4b14      	ldr	r3, [pc, #80]	; (8002204 <MX_TIM7_Init+0x68>)
 80021b4:	f44f 427a 	mov.w	r2, #64000	; 0xfa00
 80021b8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021ba:	4b12      	ldr	r3, [pc, #72]	; (8002204 <MX_TIM7_Init+0x68>)
 80021bc:	2200      	movs	r2, #0
 80021be:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 500;
 80021c0:	4b10      	ldr	r3, [pc, #64]	; (8002204 <MX_TIM7_Init+0x68>)
 80021c2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80021c6:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021c8:	4b0e      	ldr	r3, [pc, #56]	; (8002204 <MX_TIM7_Init+0x68>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80021ce:	480d      	ldr	r0, [pc, #52]	; (8002204 <MX_TIM7_Init+0x68>)
 80021d0:	f003 f80c 	bl	80051ec <HAL_TIM_Base_Init>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80021da:	f000 f8c5 	bl	8002368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	4619      	mov	r1, r3
 80021ea:	4806      	ldr	r0, [pc, #24]	; (8002204 <MX_TIM7_Init+0x68>)
 80021ec:	f003 fa4e 	bl	800568c <HAL_TIMEx_MasterConfigSynchronization>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80021f6:	f000 f8b7 	bl	8002368 <Error_Handler>

  //HAL_TIM_Base_Start_IT(&htim7);		// start timer7 for 500ms timeout

  /* USER CODE END TIM7_Init 2 */

}
 80021fa:	bf00      	nop
 80021fc:	3710      	adds	r7, #16
 80021fe:	46bd      	mov	sp, r7
 8002200:	bd80      	pop	{r7, pc}
 8002202:	bf00      	nop
 8002204:	200002a0 	.word	0x200002a0
 8002208:	40001400 	.word	0x40001400

0800220c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002210:	4b14      	ldr	r3, [pc, #80]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002212:	4a15      	ldr	r2, [pc, #84]	; (8002268 <MX_USART2_UART_Init+0x5c>)
 8002214:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002216:	4b13      	ldr	r3, [pc, #76]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002218:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800221c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800221e:	4b11      	ldr	r3, [pc, #68]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002220:	2200      	movs	r2, #0
 8002222:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002224:	4b0f      	ldr	r3, [pc, #60]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002226:	2200      	movs	r2, #0
 8002228:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800222a:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <MX_USART2_UART_Init+0x58>)
 800222c:	2200      	movs	r2, #0
 800222e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002230:	4b0c      	ldr	r3, [pc, #48]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002232:	220c      	movs	r2, #12
 8002234:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002236:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002238:	2200      	movs	r2, #0
 800223a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800223c:	4b09      	ldr	r3, [pc, #36]	; (8002264 <MX_USART2_UART_Init+0x58>)
 800223e:	2200      	movs	r2, #0
 8002240:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002242:	4b08      	ldr	r3, [pc, #32]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002244:	2200      	movs	r2, #0
 8002246:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002248:	4b06      	ldr	r3, [pc, #24]	; (8002264 <MX_USART2_UART_Init+0x58>)
 800224a:	2200      	movs	r2, #0
 800224c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800224e:	4805      	ldr	r0, [pc, #20]	; (8002264 <MX_USART2_UART_Init+0x58>)
 8002250:	f003 faa0 	bl	8005794 <HAL_UART_Init>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800225a:	f000 f885 	bl	8002368 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	200002ec 	.word	0x200002ec
 8002268:	40004400 	.word	0x40004400

0800226c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b088      	sub	sp, #32
 8002270:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002272:	f107 030c 	add.w	r3, r7, #12
 8002276:	2200      	movs	r2, #0
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	605a      	str	r2, [r3, #4]
 800227c:	609a      	str	r2, [r3, #8]
 800227e:	60da      	str	r2, [r3, #12]
 8002280:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002282:	4b32      	ldr	r3, [pc, #200]	; (800234c <MX_GPIO_Init+0xe0>)
 8002284:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002286:	4a31      	ldr	r2, [pc, #196]	; (800234c <MX_GPIO_Init+0xe0>)
 8002288:	f043 0304 	orr.w	r3, r3, #4
 800228c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800228e:	4b2f      	ldr	r3, [pc, #188]	; (800234c <MX_GPIO_Init+0xe0>)
 8002290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002292:	f003 0304 	and.w	r3, r3, #4
 8002296:	60bb      	str	r3, [r7, #8]
 8002298:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800229a:	4b2c      	ldr	r3, [pc, #176]	; (800234c <MX_GPIO_Init+0xe0>)
 800229c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800229e:	4a2b      	ldr	r2, [pc, #172]	; (800234c <MX_GPIO_Init+0xe0>)
 80022a0:	f043 0301 	orr.w	r3, r3, #1
 80022a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022a6:	4b29      	ldr	r3, [pc, #164]	; (800234c <MX_GPIO_Init+0xe0>)
 80022a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022aa:	f003 0301 	and.w	r3, r3, #1
 80022ae:	607b      	str	r3, [r7, #4]
 80022b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022b2:	4b26      	ldr	r3, [pc, #152]	; (800234c <MX_GPIO_Init+0xe0>)
 80022b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022b6:	4a25      	ldr	r2, [pc, #148]	; (800234c <MX_GPIO_Init+0xe0>)
 80022b8:	f043 0302 	orr.w	r3, r3, #2
 80022bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80022be:	4b23      	ldr	r3, [pc, #140]	; (800234c <MX_GPIO_Init+0xe0>)
 80022c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022c2:	f003 0302 	and.w	r3, r3, #2
 80022c6:	603b      	str	r3, [r7, #0]
 80022c8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ISO_SPI_CS2_Pin|ISO_SPI_CS1_Pin, GPIO_PIN_SET);
 80022ca:	2201      	movs	r2, #1
 80022cc:	2103      	movs	r1, #3
 80022ce:	4820      	ldr	r0, [pc, #128]	; (8002350 <MX_GPIO_Init+0xe4>)
 80022d0:	f001 f9b6 	bl	8003640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SDC_Out_Pin|Charge_EN_Pin, GPIO_PIN_RESET);
 80022d4:	2200      	movs	r2, #0
 80022d6:	f44f 7140 	mov.w	r1, #768	; 0x300
 80022da:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022de:	f001 f9af 	bl	8003640 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, User_LED_Pin|Drive_AIR_positive_Pin|Drive_AIR_negative_Pin|Drive_Precharge_Relay_Pin
 80022e2:	2200      	movs	r2, #0
 80022e4:	21f8      	movs	r1, #248	; 0xf8
 80022e6:	481a      	ldr	r0, [pc, #104]	; (8002350 <MX_GPIO_Init+0xe4>)
 80022e8:	f001 f9aa 	bl	8003640 <HAL_GPIO_WritePin>
                          |Reserve_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SDC_IN_Pin V_FB_AIR_negative_Pin V_FB_AIR_positive_Pin V_FB_PC_Relay_Pin
                           Charger_Con_Pin */
  GPIO_InitStruct.Pin = SDC_IN_Pin|V_FB_AIR_negative_Pin|V_FB_AIR_positive_Pin|V_FB_PC_Relay_Pin
 80022ec:	f240 431b 	movw	r3, #1051	; 0x41b
 80022f0:	60fb      	str	r3, [r7, #12]
                          |Charger_Con_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022f2:	2300      	movs	r3, #0
 80022f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fa:	f107 030c 	add.w	r3, r7, #12
 80022fe:	4619      	mov	r1, r3
 8002300:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002304:	f001 f832 	bl	800336c <HAL_GPIO_Init>

  /*Configure GPIO pins : ISO_SPI_CS2_Pin ISO_SPI_CS1_Pin User_LED_Pin Drive_AIR_positive_Pin
                           Drive_AIR_negative_Pin Drive_Precharge_Relay_Pin Reserve_Pin */
  GPIO_InitStruct.Pin = ISO_SPI_CS2_Pin|ISO_SPI_CS1_Pin|User_LED_Pin|Drive_AIR_positive_Pin
 8002308:	23fb      	movs	r3, #251	; 0xfb
 800230a:	60fb      	str	r3, [r7, #12]
                          |Drive_AIR_negative_Pin|Drive_Precharge_Relay_Pin|Reserve_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800230c:	2301      	movs	r3, #1
 800230e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002310:	2300      	movs	r3, #0
 8002312:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002314:	2300      	movs	r3, #0
 8002316:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002318:	f107 030c 	add.w	r3, r7, #12
 800231c:	4619      	mov	r1, r3
 800231e:	480c      	ldr	r0, [pc, #48]	; (8002350 <MX_GPIO_Init+0xe4>)
 8002320:	f001 f824 	bl	800336c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDC_Out_Pin Charge_EN_Pin */
  GPIO_InitStruct.Pin = SDC_Out_Pin|Charge_EN_Pin;
 8002324:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002328:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800232a:	2301      	movs	r3, #1
 800232c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232e:	2300      	movs	r3, #0
 8002330:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002332:	2300      	movs	r3, #0
 8002334:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002336:	f107 030c 	add.w	r3, r7, #12
 800233a:	4619      	mov	r1, r3
 800233c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002340:	f001 f814 	bl	800336c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002344:	bf00      	nop
 8002346:	3720      	adds	r7, #32
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40021000 	.word	0x40021000
 8002350:	48000400 	.word	0x48000400

08002354 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  {
    // TIM7 overflow callback
	//GPIOA->BSRR = SDC_Out_Pin<<16;	// SDC low
	//set_battery_error_flag(ERROR_SDC);
  }
}
 800235c:	bf00      	nop
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  //__disable_irq();
  while (1)
  {
	  send_data2ECU(0);
 800236c:	2000      	movs	r0, #0
 800236e:	f7fe fc53 	bl	8000c18 <send_data2ECU>
	  // watchdog occurs after 100 ms
	  HAL_Delay(1000);
 8002372:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002376:	f000 faaf 	bl	80028d8 <HAL_Delay>
	  send_data2ECU(0);
 800237a:	e7f7      	b.n	800236c <Error_Handler+0x4>

0800237c <SerialMonitor>:
		buffer[i*2] = buffer[i*2+1];
		buffer[i*2+1] = low_byte;
	}
}

void SerialMonitor(Serial_Commmand_type command, uint8_t* data, uint16_t size){
 800237c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002380:	b089      	sub	sp, #36	; 0x24
 8002382:	af00      	add	r7, sp, #0
 8002384:	4603      	mov	r3, r0
 8002386:	6039      	str	r1, [r7, #0]
 8002388:	71fb      	strb	r3, [r7, #7]
 800238a:	4613      	mov	r3, r2
 800238c:	80bb      	strh	r3, [r7, #4]
	if((command&0xF0)==0xA0){
 800238e:	79fb      	ldrb	r3, [r7, #7]
 8002390:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002394:	2ba0      	cmp	r3, #160	; 0xa0
 8002396:	d149      	bne.n	800242c <SerialMonitor+0xb0>
 8002398:	466b      	mov	r3, sp
 800239a:	461e      	mov	r6, r3
		uint8_t send_buffer[size];
 800239c:	88b9      	ldrh	r1, [r7, #4]
 800239e:	460b      	mov	r3, r1
 80023a0:	3b01      	subs	r3, #1
 80023a2:	61fb      	str	r3, [r7, #28]
 80023a4:	b28b      	uxth	r3, r1
 80023a6:	2200      	movs	r2, #0
 80023a8:	4698      	mov	r8, r3
 80023aa:	4691      	mov	r9, r2
 80023ac:	f04f 0200 	mov.w	r2, #0
 80023b0:	f04f 0300 	mov.w	r3, #0
 80023b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80023b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80023bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80023c0:	b28b      	uxth	r3, r1
 80023c2:	2200      	movs	r2, #0
 80023c4:	461c      	mov	r4, r3
 80023c6:	4615      	mov	r5, r2
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	f04f 0300 	mov.w	r3, #0
 80023d0:	00eb      	lsls	r3, r5, #3
 80023d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023d6:	00e2      	lsls	r2, r4, #3
 80023d8:	460b      	mov	r3, r1
 80023da:	3307      	adds	r3, #7
 80023dc:	08db      	lsrs	r3, r3, #3
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	ebad 0d03 	sub.w	sp, sp, r3
 80023e4:	466b      	mov	r3, sp
 80023e6:	3300      	adds	r3, #0
 80023e8:	61bb      	str	r3, [r7, #24]
		for(uint16_t i=0; i<size>>1; i++){	// switch high and low byte per 16 bit value
			send_buffer[i*2] = data[i*2+1];
			send_buffer[i*2+1] = data[i*2];
		}
		*/
		uint8_t start[] = {0xFF, command};
 80023ea:	23ff      	movs	r3, #255	; 0xff
 80023ec:	753b      	strb	r3, [r7, #20]
 80023ee:	79fb      	ldrb	r3, [r7, #7]
 80023f0:	757b      	strb	r3, [r7, #21]
		uint8_t stop[] = {0xFF, command|0xB0};
 80023f2:	23ff      	movs	r3, #255	; 0xff
 80023f4:	743b      	strb	r3, [r7, #16]
 80023f6:	79fb      	ldrb	r3, [r7, #7]
 80023f8:	f063 034f 	orn	r3, r3, #79	; 0x4f
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	747b      	strb	r3, [r7, #17]
		HAL_UART_Transmit(&huart2, start, 2, 100);
 8002400:	f107 0114 	add.w	r1, r7, #20
 8002404:	2364      	movs	r3, #100	; 0x64
 8002406:	2202      	movs	r2, #2
 8002408:	4810      	ldr	r0, [pc, #64]	; (800244c <SerialMonitor+0xd0>)
 800240a:	f003 fa11 	bl	8005830 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, data, size, 100);
 800240e:	88ba      	ldrh	r2, [r7, #4]
 8002410:	2364      	movs	r3, #100	; 0x64
 8002412:	6839      	ldr	r1, [r7, #0]
 8002414:	480d      	ldr	r0, [pc, #52]	; (800244c <SerialMonitor+0xd0>)
 8002416:	f003 fa0b 	bl	8005830 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart2, stop, 2, 100);
 800241a:	f107 0110 	add.w	r1, r7, #16
 800241e:	2364      	movs	r3, #100	; 0x64
 8002420:	2202      	movs	r2, #2
 8002422:	480a      	ldr	r0, [pc, #40]	; (800244c <SerialMonitor+0xd0>)
 8002424:	f003 fa04 	bl	8005830 <HAL_UART_Transmit>
 8002428:	46b5      	mov	sp, r6
	}else{
		uint8_t code[] = {0xFF, command};
		HAL_UART_Transmit(&huart2, code, 2, 100);
	}
}
 800242a:	e00a      	b.n	8002442 <SerialMonitor+0xc6>
		uint8_t code[] = {0xFF, command};
 800242c:	23ff      	movs	r3, #255	; 0xff
 800242e:	733b      	strb	r3, [r7, #12]
 8002430:	79fb      	ldrb	r3, [r7, #7]
 8002432:	737b      	strb	r3, [r7, #13]
		HAL_UART_Transmit(&huart2, code, 2, 100);
 8002434:	f107 010c 	add.w	r1, r7, #12
 8002438:	2364      	movs	r3, #100	; 0x64
 800243a:	2202      	movs	r2, #2
 800243c:	4803      	ldr	r0, [pc, #12]	; (800244c <SerialMonitor+0xd0>)
 800243e:	f003 f9f7 	bl	8005830 <HAL_UART_Transmit>
}
 8002442:	bf00      	nop
 8002444:	3724      	adds	r7, #36	; 0x24
 8002446:	46bd      	mov	sp, r7
 8002448:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800244c:	200002ec 	.word	0x200002ec

08002450 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002456:	4b0f      	ldr	r3, [pc, #60]	; (8002494 <HAL_MspInit+0x44>)
 8002458:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800245a:	4a0e      	ldr	r2, [pc, #56]	; (8002494 <HAL_MspInit+0x44>)
 800245c:	f043 0301 	orr.w	r3, r3, #1
 8002460:	6613      	str	r3, [r2, #96]	; 0x60
 8002462:	4b0c      	ldr	r3, [pc, #48]	; (8002494 <HAL_MspInit+0x44>)
 8002464:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	607b      	str	r3, [r7, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800246e:	4b09      	ldr	r3, [pc, #36]	; (8002494 <HAL_MspInit+0x44>)
 8002470:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002472:	4a08      	ldr	r2, [pc, #32]	; (8002494 <HAL_MspInit+0x44>)
 8002474:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002478:	6593      	str	r3, [r2, #88]	; 0x58
 800247a:	4b06      	ldr	r3, [pc, #24]	; (8002494 <HAL_MspInit+0x44>)
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002482:	603b      	str	r3, [r7, #0]
 8002484:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40021000 	.word	0x40021000

08002498 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b08a      	sub	sp, #40	; 0x28
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 0314 	add.w	r3, r7, #20
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a18      	ldr	r2, [pc, #96]	; (8002518 <HAL_CAN_MspInit+0x80>)
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d129      	bne.n	800250e <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80024ba:	4b18      	ldr	r3, [pc, #96]	; (800251c <HAL_CAN_MspInit+0x84>)
 80024bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024be:	4a17      	ldr	r2, [pc, #92]	; (800251c <HAL_CAN_MspInit+0x84>)
 80024c0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80024c4:	6593      	str	r3, [r2, #88]	; 0x58
 80024c6:	4b15      	ldr	r3, [pc, #84]	; (800251c <HAL_CAN_MspInit+0x84>)
 80024c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d2:	4b12      	ldr	r3, [pc, #72]	; (800251c <HAL_CAN_MspInit+0x84>)
 80024d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024d6:	4a11      	ldr	r2, [pc, #68]	; (800251c <HAL_CAN_MspInit+0x84>)
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80024de:	4b0f      	ldr	r3, [pc, #60]	; (800251c <HAL_CAN_MspInit+0x84>)
 80024e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = RXCAN_Pin|TXCAN_Pin;
 80024ea:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80024ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f0:	2302      	movs	r3, #2
 80024f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024f8:	2303      	movs	r3, #3
 80024fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80024fc:	2309      	movs	r3, #9
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002500:	f107 0314 	add.w	r3, r7, #20
 8002504:	4619      	mov	r1, r3
 8002506:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800250a:	f000 ff2f 	bl	800336c <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800250e:	bf00      	nop
 8002510:	3728      	adds	r7, #40	; 0x28
 8002512:	46bd      	mov	sp, r7
 8002514:	bd80      	pop	{r7, pc}
 8002516:	bf00      	nop
 8002518:	40006400 	.word	0x40006400
 800251c:	40021000 	.word	0x40021000

08002520 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08a      	sub	sp, #40	; 0x28
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002528:	f107 0314 	add.w	r3, r7, #20
 800252c:	2200      	movs	r2, #0
 800252e:	601a      	str	r2, [r3, #0]
 8002530:	605a      	str	r2, [r3, #4]
 8002532:	609a      	str	r2, [r3, #8]
 8002534:	60da      	str	r2, [r3, #12]
 8002536:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a20      	ldr	r2, [pc, #128]	; (80025c0 <HAL_SPI_MspInit+0xa0>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d139      	bne.n	80025b6 <HAL_SPI_MspInit+0x96>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002542:	4b20      	ldr	r3, [pc, #128]	; (80025c4 <HAL_SPI_MspInit+0xa4>)
 8002544:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002546:	4a1f      	ldr	r2, [pc, #124]	; (80025c4 <HAL_SPI_MspInit+0xa4>)
 8002548:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800254c:	6613      	str	r3, [r2, #96]	; 0x60
 800254e:	4b1d      	ldr	r3, [pc, #116]	; (80025c4 <HAL_SPI_MspInit+0xa4>)
 8002550:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002552:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002556:	613b      	str	r3, [r7, #16]
 8002558:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800255a:	4b1a      	ldr	r3, [pc, #104]	; (80025c4 <HAL_SPI_MspInit+0xa4>)
 800255c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800255e:	4a19      	ldr	r2, [pc, #100]	; (80025c4 <HAL_SPI_MspInit+0xa4>)
 8002560:	f043 0301 	orr.w	r3, r3, #1
 8002564:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002566:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <HAL_SPI_MspInit+0xa4>)
 8002568:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	60fb      	str	r3, [r7, #12]
 8002570:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ISO_SPI_SCLK_Pin|ISO_SPI_MOSI_Pin;
 8002572:	23a0      	movs	r3, #160	; 0xa0
 8002574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002576:	2302      	movs	r3, #2
 8002578:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257a:	2300      	movs	r3, #0
 800257c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800257e:	2303      	movs	r3, #3
 8002580:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002582:	2305      	movs	r3, #5
 8002584:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4619      	mov	r1, r3
 800258c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002590:	f000 feec 	bl	800336c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ISO_SPI_MISO_Pin;
 8002594:	2340      	movs	r3, #64	; 0x40
 8002596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002598:	2302      	movs	r3, #2
 800259a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800259c:	2301      	movs	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a0:	2303      	movs	r3, #3
 80025a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025a4:	2305      	movs	r3, #5
 80025a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ISO_SPI_MISO_GPIO_Port, &GPIO_InitStruct);
 80025a8:	f107 0314 	add.w	r3, r7, #20
 80025ac:	4619      	mov	r1, r3
 80025ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80025b2:	f000 fedb 	bl	800336c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80025b6:	bf00      	nop
 80025b8:	3728      	adds	r7, #40	; 0x28
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	40013000 	.word	0x40013000
 80025c4:	40021000 	.word	0x40021000

080025c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b084      	sub	sp, #16
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a16      	ldr	r2, [pc, #88]	; (8002630 <HAL_TIM_Base_MspInit+0x68>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d10c      	bne.n	80025f4 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80025da:	4b16      	ldr	r3, [pc, #88]	; (8002634 <HAL_TIM_Base_MspInit+0x6c>)
 80025dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025de:	4a15      	ldr	r2, [pc, #84]	; (8002634 <HAL_TIM_Base_MspInit+0x6c>)
 80025e0:	f043 0310 	orr.w	r3, r3, #16
 80025e4:	6593      	str	r3, [r2, #88]	; 0x58
 80025e6:	4b13      	ldr	r3, [pc, #76]	; (8002634 <HAL_TIM_Base_MspInit+0x6c>)
 80025e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80025ea:	f003 0310 	and.w	r3, r3, #16
 80025ee:	60fb      	str	r3, [r7, #12]
 80025f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80025f2:	e018      	b.n	8002626 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM7)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4a0f      	ldr	r2, [pc, #60]	; (8002638 <HAL_TIM_Base_MspInit+0x70>)
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d113      	bne.n	8002626 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80025fe:	4b0d      	ldr	r3, [pc, #52]	; (8002634 <HAL_TIM_Base_MspInit+0x6c>)
 8002600:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002602:	4a0c      	ldr	r2, [pc, #48]	; (8002634 <HAL_TIM_Base_MspInit+0x6c>)
 8002604:	f043 0320 	orr.w	r3, r3, #32
 8002608:	6593      	str	r3, [r2, #88]	; 0x58
 800260a:	4b0a      	ldr	r3, [pc, #40]	; (8002634 <HAL_TIM_Base_MspInit+0x6c>)
 800260c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800260e:	f003 0320 	and.w	r3, r3, #32
 8002612:	60bb      	str	r3, [r7, #8]
 8002614:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002616:	2200      	movs	r2, #0
 8002618:	2100      	movs	r1, #0
 800261a:	2037      	movs	r0, #55	; 0x37
 800261c:	f000 fe6f 	bl	80032fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002620:	2037      	movs	r0, #55	; 0x37
 8002622:	f000 fe88 	bl	8003336 <HAL_NVIC_EnableIRQ>
}
 8002626:	bf00      	nop
 8002628:	3710      	adds	r7, #16
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	40001000 	.word	0x40001000
 8002634:	40021000 	.word	0x40021000
 8002638:	40001400 	.word	0x40001400

0800263c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b09e      	sub	sp, #120	; 0x78
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002644:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	60da      	str	r2, [r3, #12]
 8002652:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002654:	f107 0310 	add.w	r3, r7, #16
 8002658:	2254      	movs	r2, #84	; 0x54
 800265a:	2100      	movs	r1, #0
 800265c:	4618      	mov	r0, r3
 800265e:	f003 fd89 	bl	8006174 <memset>
  if(huart->Instance==USART2)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a28      	ldr	r2, [pc, #160]	; (8002708 <HAL_UART_MspInit+0xcc>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d148      	bne.n	80026fe <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800266c:	2302      	movs	r3, #2
 800266e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002670:	2300      	movs	r3, #0
 8002672:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002674:	f107 0310 	add.w	r3, r7, #16
 8002678:	4618      	mov	r0, r3
 800267a:	f001 fea5 	bl	80043c8 <HAL_RCCEx_PeriphCLKConfig>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002684:	f7ff fe70 	bl	8002368 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002688:	4b20      	ldr	r3, [pc, #128]	; (800270c <HAL_UART_MspInit+0xd0>)
 800268a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268c:	4a1f      	ldr	r2, [pc, #124]	; (800270c <HAL_UART_MspInit+0xd0>)
 800268e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002692:	6593      	str	r3, [r2, #88]	; 0x58
 8002694:	4b1d      	ldr	r3, [pc, #116]	; (800270c <HAL_UART_MspInit+0xd0>)
 8002696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002698:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a0:	4b1a      	ldr	r3, [pc, #104]	; (800270c <HAL_UART_MspInit+0xd0>)
 80026a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026a4:	4a19      	ldr	r2, [pc, #100]	; (800270c <HAL_UART_MspInit+0xd0>)
 80026a6:	f043 0301 	orr.w	r3, r3, #1
 80026aa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026ac:	4b17      	ldr	r3, [pc, #92]	; (800270c <HAL_UART_MspInit+0xd0>)
 80026ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	60bb      	str	r3, [r7, #8]
 80026b6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80026b8:	2304      	movs	r3, #4
 80026ba:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c4:	2303      	movs	r3, #3
 80026c6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026c8:	2307      	movs	r3, #7
 80026ca:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80026cc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80026d0:	4619      	mov	r1, r3
 80026d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026d6:	f000 fe49 	bl	800336c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80026da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026de:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026e0:	2302      	movs	r3, #2
 80026e2:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e4:	2300      	movs	r3, #0
 80026e6:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e8:	2303      	movs	r3, #3
 80026ea:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80026ec:	2303      	movs	r3, #3
 80026ee:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80026f0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80026f4:	4619      	mov	r1, r3
 80026f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026fa:	f000 fe37 	bl	800336c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80026fe:	bf00      	nop
 8002700:	3778      	adds	r7, #120	; 0x78
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40004400 	.word	0x40004400
 800270c:	40021000 	.word	0x40021000

08002710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002714:	e7fe      	b.n	8002714 <NMI_Handler+0x4>

08002716 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002716:	b480      	push	{r7}
 8002718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800271a:	e7fe      	b.n	800271a <HardFault_Handler+0x4>

0800271c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002720:	e7fe      	b.n	8002720 <MemManage_Handler+0x4>

08002722 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002722:	b480      	push	{r7}
 8002724:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002726:	e7fe      	b.n	8002726 <BusFault_Handler+0x4>

08002728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002728:	b480      	push	{r7}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800272c:	e7fe      	b.n	800272c <UsageFault_Handler+0x4>

0800272e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800272e:	b480      	push	{r7}
 8002730:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr

0800273c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002740:	bf00      	nop
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800274a:	b480      	push	{r7}
 800274c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800274e:	bf00      	nop
 8002750:	46bd      	mov	sp, r7
 8002752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002756:	4770      	bx	lr

08002758 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800275c:	f000 f89c 	bl	8002898 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002760:	bf00      	nop
 8002762:	bd80      	pop	{r7, pc}

08002764 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002768:	4802      	ldr	r0, [pc, #8]	; (8002774 <TIM7_IRQHandler+0x10>)
 800276a:	f002 fde3 	bl	8005334 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200002a0 	.word	0x200002a0

08002778 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800277c:	4b06      	ldr	r3, [pc, #24]	; (8002798 <SystemInit+0x20>)
 800277e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002782:	4a05      	ldr	r2, [pc, #20]	; (8002798 <SystemInit+0x20>)
 8002784:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002788:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800278c:	bf00      	nop
 800278e:	46bd      	mov	sp, r7
 8002790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	e000ed00 	.word	0xe000ed00

0800279c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800279c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80027d4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80027a0:	f7ff ffea 	bl	8002778 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80027a4:	480c      	ldr	r0, [pc, #48]	; (80027d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80027a6:	490d      	ldr	r1, [pc, #52]	; (80027dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80027a8:	4a0d      	ldr	r2, [pc, #52]	; (80027e0 <LoopForever+0xe>)
  movs r3, #0
 80027aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027ac:	e002      	b.n	80027b4 <LoopCopyDataInit>

080027ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027b2:	3304      	adds	r3, #4

080027b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027b8:	d3f9      	bcc.n	80027ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ba:	4a0a      	ldr	r2, [pc, #40]	; (80027e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80027bc:	4c0a      	ldr	r4, [pc, #40]	; (80027e8 <LoopForever+0x16>)
  movs r3, #0
 80027be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027c0:	e001      	b.n	80027c6 <LoopFillZerobss>

080027c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027c4:	3204      	adds	r2, #4

080027c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027c8:	d3fb      	bcc.n	80027c2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027ca:	f003 fca1 	bl	8006110 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027ce:	f7ff fb0f 	bl	8001df0 <main>

080027d2 <LoopForever>:

LoopForever:
    b LoopForever
 80027d2:	e7fe      	b.n	80027d2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80027d4:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80027d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027dc:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80027e0:	08006284 	.word	0x08006284
  ldr r2, =_sbss
 80027e4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80027e8:	20000374 	.word	0x20000374

080027ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027ec:	e7fe      	b.n	80027ec <ADC1_IRQHandler>

080027ee <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b082      	sub	sp, #8
 80027f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027f4:	2300      	movs	r3, #0
 80027f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f8:	2003      	movs	r0, #3
 80027fa:	f000 fd75 	bl	80032e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027fe:	2000      	movs	r0, #0
 8002800:	f000 f80e 	bl	8002820 <HAL_InitTick>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d002      	beq.n	8002810 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	71fb      	strb	r3, [r7, #7]
 800280e:	e001      	b.n	8002814 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002810:	f7ff fe1e 	bl	8002450 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002814:	79fb      	ldrb	r3, [r7, #7]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3708      	adds	r7, #8
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
	...

08002820 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002828:	2300      	movs	r3, #0
 800282a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800282c:	4b17      	ldr	r3, [pc, #92]	; (800288c <HAL_InitTick+0x6c>)
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d023      	beq.n	800287c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002834:	4b16      	ldr	r3, [pc, #88]	; (8002890 <HAL_InitTick+0x70>)
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	4b14      	ldr	r3, [pc, #80]	; (800288c <HAL_InitTick+0x6c>)
 800283a:	781b      	ldrb	r3, [r3, #0]
 800283c:	4619      	mov	r1, r3
 800283e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002842:	fbb3 f3f1 	udiv	r3, r3, r1
 8002846:	fbb2 f3f3 	udiv	r3, r2, r3
 800284a:	4618      	mov	r0, r3
 800284c:	f000 fd81 	bl	8003352 <HAL_SYSTICK_Config>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d10f      	bne.n	8002876 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b0f      	cmp	r3, #15
 800285a:	d809      	bhi.n	8002870 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800285c:	2200      	movs	r2, #0
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	f04f 30ff 	mov.w	r0, #4294967295
 8002864:	f000 fd4b 	bl	80032fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002868:	4a0a      	ldr	r2, [pc, #40]	; (8002894 <HAL_InitTick+0x74>)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6013      	str	r3, [r2, #0]
 800286e:	e007      	b.n	8002880 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	73fb      	strb	r3, [r7, #15]
 8002874:	e004      	b.n	8002880 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	73fb      	strb	r3, [r7, #15]
 800287a:	e001      	b.n	8002880 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800287c:	2301      	movs	r3, #1
 800287e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002880:	7bfb      	ldrb	r3, [r7, #15]
}
 8002882:	4618      	mov	r0, r3
 8002884:	3710      	adds	r7, #16
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	2000000c 	.word	0x2000000c
 8002890:	20000004 	.word	0x20000004
 8002894:	20000008 	.word	0x20000008

08002898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800289c:	4b06      	ldr	r3, [pc, #24]	; (80028b8 <HAL_IncTick+0x20>)
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	4b06      	ldr	r3, [pc, #24]	; (80028bc <HAL_IncTick+0x24>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4413      	add	r3, r2
 80028a8:	4a04      	ldr	r2, [pc, #16]	; (80028bc <HAL_IncTick+0x24>)
 80028aa:	6013      	str	r3, [r2, #0]
}
 80028ac:	bf00      	nop
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	2000000c 	.word	0x2000000c
 80028bc:	20000370 	.word	0x20000370

080028c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  return uwTick;
 80028c4:	4b03      	ldr	r3, [pc, #12]	; (80028d4 <HAL_GetTick+0x14>)
 80028c6:	681b      	ldr	r3, [r3, #0]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	20000370 	.word	0x20000370

080028d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028e0:	f7ff ffee 	bl	80028c0 <HAL_GetTick>
 80028e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028f0:	d005      	beq.n	80028fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80028f2:	4b0a      	ldr	r3, [pc, #40]	; (800291c <HAL_Delay+0x44>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	461a      	mov	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4413      	add	r3, r2
 80028fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028fe:	bf00      	nop
 8002900:	f7ff ffde 	bl	80028c0 <HAL_GetTick>
 8002904:	4602      	mov	r2, r0
 8002906:	68bb      	ldr	r3, [r7, #8]
 8002908:	1ad3      	subs	r3, r2, r3
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	429a      	cmp	r2, r3
 800290e:	d8f7      	bhi.n	8002900 <HAL_Delay+0x28>
  {
  }
}
 8002910:	bf00      	nop
 8002912:	bf00      	nop
 8002914:	3710      	adds	r7, #16
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}
 800291a:	bf00      	nop
 800291c:	2000000c 	.word	0x2000000c

08002920 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b084      	sub	sp, #16
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2b00      	cmp	r3, #0
 800292c:	d101      	bne.n	8002932 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800292e:	2301      	movs	r3, #1
 8002930:	e0ed      	b.n	8002b0e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	2b00      	cmp	r3, #0
 800293c:	d102      	bne.n	8002944 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff fdaa 	bl	8002498 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f042 0201 	orr.w	r2, r2, #1
 8002952:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002954:	f7ff ffb4 	bl	80028c0 <HAL_GetTick>
 8002958:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800295a:	e012      	b.n	8002982 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800295c:	f7ff ffb0 	bl	80028c0 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b0a      	cmp	r3, #10
 8002968:	d90b      	bls.n	8002982 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2205      	movs	r2, #5
 800297a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e0c5      	b.n	8002b0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f003 0301 	and.w	r3, r3, #1
 800298c:	2b00      	cmp	r3, #0
 800298e:	d0e5      	beq.n	800295c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0202 	bic.w	r2, r2, #2
 800299e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80029a0:	f7ff ff8e 	bl	80028c0 <HAL_GetTick>
 80029a4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029a6:	e012      	b.n	80029ce <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80029a8:	f7ff ff8a 	bl	80028c0 <HAL_GetTick>
 80029ac:	4602      	mov	r2, r0
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	1ad3      	subs	r3, r2, r3
 80029b2:	2b0a      	cmp	r3, #10
 80029b4:	d90b      	bls.n	80029ce <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2205      	movs	r2, #5
 80029c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e09f      	b.n	8002b0e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d1e5      	bne.n	80029a8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	7e1b      	ldrb	r3, [r3, #24]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d108      	bne.n	80029f6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029f2:	601a      	str	r2, [r3, #0]
 80029f4:	e007      	b.n	8002a06 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a04:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	7e5b      	ldrb	r3, [r3, #25]
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d108      	bne.n	8002a20 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	e007      	b.n	8002a30 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002a2e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	7e9b      	ldrb	r3, [r3, #26]
 8002a34:	2b01      	cmp	r3, #1
 8002a36:	d108      	bne.n	8002a4a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f042 0220 	orr.w	r2, r2, #32
 8002a46:	601a      	str	r2, [r3, #0]
 8002a48:	e007      	b.n	8002a5a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f022 0220 	bic.w	r2, r2, #32
 8002a58:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	7edb      	ldrb	r3, [r3, #27]
 8002a5e:	2b01      	cmp	r3, #1
 8002a60:	d108      	bne.n	8002a74 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	681a      	ldr	r2, [r3, #0]
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f022 0210 	bic.w	r2, r2, #16
 8002a70:	601a      	str	r2, [r3, #0]
 8002a72:	e007      	b.n	8002a84 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f042 0210 	orr.w	r2, r2, #16
 8002a82:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	7f1b      	ldrb	r3, [r3, #28]
 8002a88:	2b01      	cmp	r3, #1
 8002a8a:	d108      	bne.n	8002a9e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	681a      	ldr	r2, [r3, #0]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f042 0208 	orr.w	r2, r2, #8
 8002a9a:	601a      	str	r2, [r3, #0]
 8002a9c:	e007      	b.n	8002aae <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0208 	bic.w	r2, r2, #8
 8002aac:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	7f5b      	ldrb	r3, [r3, #29]
 8002ab2:	2b01      	cmp	r3, #1
 8002ab4:	d108      	bne.n	8002ac8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f042 0204 	orr.w	r2, r2, #4
 8002ac4:	601a      	str	r2, [r3, #0]
 8002ac6:	e007      	b.n	8002ad8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	681a      	ldr	r2, [r3, #0]
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f022 0204 	bic.w	r2, r2, #4
 8002ad6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689a      	ldr	r2, [r3, #8]
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68db      	ldr	r3, [r3, #12]
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	691b      	ldr	r3, [r3, #16]
 8002ae6:	431a      	orrs	r2, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	695b      	ldr	r3, [r3, #20]
 8002aec:	ea42 0103 	orr.w	r1, r2, r3
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	1e5a      	subs	r2, r3, #1
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	430a      	orrs	r2, r1
 8002afc:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}

08002b16 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8002b16:	b480      	push	{r7}
 8002b18:	b087      	sub	sp, #28
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
 8002b1e:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b2c:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002b2e:	7cfb      	ldrb	r3, [r7, #19]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d003      	beq.n	8002b3c <HAL_CAN_ConfigFilter+0x26>
 8002b34:	7cfb      	ldrb	r3, [r7, #19]
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	f040 80aa 	bne.w	8002c90 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002b42:	f043 0201 	orr.w	r2, r3, #1
 8002b46:	697b      	ldr	r3, [r7, #20]
 8002b48:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	2201      	movs	r2, #1
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	43db      	mvns	r3, r3
 8002b66:	401a      	ands	r2, r3
 8002b68:	697b      	ldr	r3, [r7, #20]
 8002b6a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	69db      	ldr	r3, [r3, #28]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d123      	bne.n	8002bbe <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002b76:	697b      	ldr	r3, [r7, #20]
 8002b78:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	43db      	mvns	r3, r3
 8002b80:	401a      	ands	r2, r3
 8002b82:	697b      	ldr	r3, [r7, #20]
 8002b84:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	68db      	ldr	r3, [r3, #12]
 8002b8c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002b98:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	3248      	adds	r2, #72	; 0x48
 8002b9e:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bb2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bb4:	6979      	ldr	r1, [r7, #20]
 8002bb6:	3348      	adds	r3, #72	; 0x48
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	440b      	add	r3, r1
 8002bbc:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	69db      	ldr	r3, [r3, #28]
 8002bc2:	2b01      	cmp	r3, #1
 8002bc4:	d122      	bne.n	8002c0c <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	431a      	orrs	r2, r3
 8002bd0:	697b      	ldr	r3, [r7, #20]
 8002bd2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002be6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	3248      	adds	r2, #72	; 0x48
 8002bec:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	689b      	ldr	r3, [r3, #8]
 8002bf4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	68db      	ldr	r3, [r3, #12]
 8002bfa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002c00:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002c02:	6979      	ldr	r1, [r7, #20]
 8002c04:	3348      	adds	r3, #72	; 0x48
 8002c06:	00db      	lsls	r3, r3, #3
 8002c08:	440b      	add	r3, r1
 8002c0a:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d109      	bne.n	8002c28 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	43db      	mvns	r3, r3
 8002c1e:	401a      	ands	r2, r3
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002c26:	e007      	b.n	8002c38 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	431a      	orrs	r2, r3
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	691b      	ldr	r3, [r3, #16]
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d109      	bne.n	8002c54 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002c52:	e007      	b.n	8002c64 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	431a      	orrs	r2, r3
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	6a1b      	ldr	r3, [r3, #32]
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d107      	bne.n	8002c7c <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002c6c:	697b      	ldr	r3, [r7, #20]
 8002c6e:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	431a      	orrs	r2, r3
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002c82:	f023 0201 	bic.w	r2, r3, #1
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	e006      	b.n	8002c9e <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c94:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
  }
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	371c      	adds	r7, #28
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr

08002caa <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d12e      	bne.n	8002d1c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f022 0201 	bic.w	r2, r2, #1
 8002cd4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002cd6:	f7ff fdf3 	bl	80028c0 <HAL_GetTick>
 8002cda:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002cdc:	e012      	b.n	8002d04 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002cde:	f7ff fdef 	bl	80028c0 <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	2b0a      	cmp	r3, #10
 8002cea:	d90b      	bls.n	8002d04 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf0:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2205      	movs	r2, #5
 8002cfc:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e012      	b.n	8002d2a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1e5      	bne.n	8002cde <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	e006      	b.n	8002d2a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d20:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
  }
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8002d32:	b480      	push	{r7}
 8002d34:	b089      	sub	sp, #36	; 0x24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	60f8      	str	r0, [r7, #12]
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d46:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d50:	7ffb      	ldrb	r3, [r7, #31]
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d003      	beq.n	8002d5e <HAL_CAN_AddTxMessage+0x2c>
 8002d56:	7ffb      	ldrb	r3, [r7, #31]
 8002d58:	2b02      	cmp	r3, #2
 8002d5a:	f040 80ad 	bne.w	8002eb8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10a      	bne.n	8002d7e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d68:	69bb      	ldr	r3, [r7, #24]
 8002d6a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d105      	bne.n	8002d7e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	f000 8095 	beq.w	8002ea8 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	0e1b      	lsrs	r3, r3, #24
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002d88:	2201      	movs	r2, #1
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	409a      	lsls	r2, r3
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d10d      	bne.n	8002db6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002d9a:	68bb      	ldr	r3, [r7, #8]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002da4:	68f9      	ldr	r1, [r7, #12]
 8002da6:	6809      	ldr	r1, [r1, #0]
 8002da8:	431a      	orrs	r2, r3
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	3318      	adds	r3, #24
 8002dae:	011b      	lsls	r3, r3, #4
 8002db0:	440b      	add	r3, r1
 8002db2:	601a      	str	r2, [r3, #0]
 8002db4:	e00f      	b.n	8002dd6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dc0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dc6:	68f9      	ldr	r1, [r7, #12]
 8002dc8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002dca:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	3318      	adds	r3, #24
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	440b      	add	r3, r1
 8002dd4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6819      	ldr	r1, [r3, #0]
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	691a      	ldr	r2, [r3, #16]
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	3318      	adds	r3, #24
 8002de2:	011b      	lsls	r3, r3, #4
 8002de4:	440b      	add	r3, r1
 8002de6:	3304      	adds	r3, #4
 8002de8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002dea:	68bb      	ldr	r3, [r7, #8]
 8002dec:	7d1b      	ldrb	r3, [r3, #20]
 8002dee:	2b01      	cmp	r3, #1
 8002df0:	d111      	bne.n	8002e16 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	3318      	adds	r3, #24
 8002dfa:	011b      	lsls	r3, r3, #4
 8002dfc:	4413      	add	r3, r2
 8002dfe:	3304      	adds	r3, #4
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	6811      	ldr	r1, [r2, #0]
 8002e06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	3318      	adds	r3, #24
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	440b      	add	r3, r1
 8002e12:	3304      	adds	r3, #4
 8002e14:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	3307      	adds	r3, #7
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	061a      	lsls	r2, r3, #24
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	3306      	adds	r3, #6
 8002e22:	781b      	ldrb	r3, [r3, #0]
 8002e24:	041b      	lsls	r3, r3, #16
 8002e26:	431a      	orrs	r2, r3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	3305      	adds	r3, #5
 8002e2c:	781b      	ldrb	r3, [r3, #0]
 8002e2e:	021b      	lsls	r3, r3, #8
 8002e30:	4313      	orrs	r3, r2
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	3204      	adds	r2, #4
 8002e36:	7812      	ldrb	r2, [r2, #0]
 8002e38:	4610      	mov	r0, r2
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	6811      	ldr	r1, [r2, #0]
 8002e3e:	ea43 0200 	orr.w	r2, r3, r0
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	011b      	lsls	r3, r3, #4
 8002e46:	440b      	add	r3, r1
 8002e48:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002e4c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3303      	adds	r3, #3
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	061a      	lsls	r2, r3, #24
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	3302      	adds	r3, #2
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	041b      	lsls	r3, r3, #16
 8002e5e:	431a      	orrs	r2, r3
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	3301      	adds	r3, #1
 8002e64:	781b      	ldrb	r3, [r3, #0]
 8002e66:	021b      	lsls	r3, r3, #8
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	7812      	ldrb	r2, [r2, #0]
 8002e6e:	4610      	mov	r0, r2
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	6811      	ldr	r1, [r2, #0]
 8002e74:	ea43 0200 	orr.w	r2, r3, r0
 8002e78:	697b      	ldr	r3, [r7, #20]
 8002e7a:	011b      	lsls	r3, r3, #4
 8002e7c:	440b      	add	r3, r1
 8002e7e:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002e82:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	697b      	ldr	r3, [r7, #20]
 8002e8a:	3318      	adds	r3, #24
 8002e8c:	011b      	lsls	r3, r3, #4
 8002e8e:	4413      	add	r3, r2
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	6811      	ldr	r1, [r2, #0]
 8002e96:	f043 0201 	orr.w	r2, r3, #1
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	3318      	adds	r3, #24
 8002e9e:	011b      	lsls	r3, r3, #4
 8002ea0:	440b      	add	r3, r1
 8002ea2:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	e00e      	b.n	8002ec6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eac:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002eb4:	2301      	movs	r3, #1
 8002eb6:	e006      	b.n	8002ec6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
  }
}
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	3724      	adds	r7, #36	; 0x24
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr

08002ed2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b087      	sub	sp, #28
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	60f8      	str	r0, [r7, #12]
 8002eda:	60b9      	str	r1, [r7, #8]
 8002edc:	607a      	str	r2, [r7, #4]
 8002ede:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ee6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002ee8:	7dfb      	ldrb	r3, [r7, #23]
 8002eea:	2b01      	cmp	r3, #1
 8002eec:	d003      	beq.n	8002ef6 <HAL_CAN_GetRxMessage+0x24>
 8002eee:	7dfb      	ldrb	r3, [r7, #23]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	f040 80f3 	bne.w	80030dc <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d10e      	bne.n	8002f1a <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	f003 0303 	and.w	r3, r3, #3
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d116      	bne.n	8002f38 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	e0e7      	b.n	80030ea <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	691b      	ldr	r3, [r3, #16]
 8002f20:	f003 0303 	and.w	r3, r3, #3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d107      	bne.n	8002f38 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e0d8      	b.n	80030ea <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	331b      	adds	r3, #27
 8002f40:	011b      	lsls	r3, r3, #4
 8002f42:	4413      	add	r3, r2
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0204 	and.w	r2, r3, #4
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10c      	bne.n	8002f70 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
 8002f5c:	331b      	adds	r3, #27
 8002f5e:	011b      	lsls	r3, r3, #4
 8002f60:	4413      	add	r3, r2
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	0d5b      	lsrs	r3, r3, #21
 8002f66:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	601a      	str	r2, [r3, #0]
 8002f6e:	e00b      	b.n	8002f88 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	68bb      	ldr	r3, [r7, #8]
 8002f76:	331b      	adds	r3, #27
 8002f78:	011b      	lsls	r3, r3, #4
 8002f7a:	4413      	add	r3, r2
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	08db      	lsrs	r3, r3, #3
 8002f80:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68bb      	ldr	r3, [r7, #8]
 8002f8e:	331b      	adds	r3, #27
 8002f90:	011b      	lsls	r3, r3, #4
 8002f92:	4413      	add	r3, r2
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0202 	and.w	r2, r3, #2
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	331b      	adds	r3, #27
 8002fa6:	011b      	lsls	r3, r3, #4
 8002fa8:	4413      	add	r3, r2
 8002faa:	3304      	adds	r3, #4
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 020f 	and.w	r2, r3, #15
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681a      	ldr	r2, [r3, #0]
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	331b      	adds	r3, #27
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	4413      	add	r3, r2
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	0a1b      	lsrs	r3, r3, #8
 8002fc8:	b2da      	uxtb	r2, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	331b      	adds	r3, #27
 8002fd6:	011b      	lsls	r3, r3, #4
 8002fd8:	4413      	add	r3, r2
 8002fda:	3304      	adds	r3, #4
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	0c1b      	lsrs	r3, r3, #16
 8002fe0:	b29a      	uxth	r2, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68bb      	ldr	r3, [r7, #8]
 8002fec:	011b      	lsls	r3, r3, #4
 8002fee:	4413      	add	r3, r2
 8002ff0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	b2da      	uxtb	r2, r3
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68bb      	ldr	r3, [r7, #8]
 8003002:	011b      	lsls	r3, r3, #4
 8003004:	4413      	add	r3, r2
 8003006:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	0a1a      	lsrs	r2, r3, #8
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	3301      	adds	r3, #1
 8003012:	b2d2      	uxtb	r2, r2
 8003014:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	011b      	lsls	r3, r3, #4
 800301e:	4413      	add	r3, r2
 8003020:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	0c1a      	lsrs	r2, r3, #16
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	3302      	adds	r3, #2
 800302c:	b2d2      	uxtb	r2, r2
 800302e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	68bb      	ldr	r3, [r7, #8]
 8003036:	011b      	lsls	r3, r3, #4
 8003038:	4413      	add	r3, r2
 800303a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	0e1a      	lsrs	r2, r3, #24
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	3303      	adds	r3, #3
 8003046:	b2d2      	uxtb	r2, r2
 8003048:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	011b      	lsls	r3, r3, #4
 8003052:	4413      	add	r3, r2
 8003054:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	3304      	adds	r3, #4
 800305e:	b2d2      	uxtb	r2, r2
 8003060:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	011b      	lsls	r3, r3, #4
 800306a:	4413      	add	r3, r2
 800306c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	0a1a      	lsrs	r2, r3, #8
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	3305      	adds	r3, #5
 8003078:	b2d2      	uxtb	r2, r2
 800307a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681a      	ldr	r2, [r3, #0]
 8003080:	68bb      	ldr	r3, [r7, #8]
 8003082:	011b      	lsls	r3, r3, #4
 8003084:	4413      	add	r3, r2
 8003086:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	0c1a      	lsrs	r2, r3, #16
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	3306      	adds	r3, #6
 8003092:	b2d2      	uxtb	r2, r2
 8003094:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68bb      	ldr	r3, [r7, #8]
 800309c:	011b      	lsls	r3, r3, #4
 800309e:	4413      	add	r3, r2
 80030a0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	0e1a      	lsrs	r2, r3, #24
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	3307      	adds	r3, #7
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80030b0:	68bb      	ldr	r3, [r7, #8]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d108      	bne.n	80030c8 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	68da      	ldr	r2, [r3, #12]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f042 0220 	orr.w	r2, r2, #32
 80030c4:	60da      	str	r2, [r3, #12]
 80030c6:	e007      	b.n	80030d8 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	691a      	ldr	r2, [r3, #16]
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f042 0220 	orr.w	r2, r2, #32
 80030d6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80030d8:	2300      	movs	r3, #0
 80030da:	e006      	b.n	80030ea <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
  }
}
 80030ea:	4618      	mov	r0, r3
 80030ec:	371c      	adds	r7, #28
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr

080030f6 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80030f6:	b480      	push	{r7}
 80030f8:	b085      	sub	sp, #20
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
 80030fe:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	f893 3020 	ldrb.w	r3, [r3, #32]
 800310a:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800310c:	7afb      	ldrb	r3, [r7, #11]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d002      	beq.n	8003118 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8003112:	7afb      	ldrb	r3, [r7, #11]
 8003114:	2b02      	cmp	r3, #2
 8003116:	d10f      	bne.n	8003138 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d106      	bne.n	800312c <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	f003 0303 	and.w	r3, r3, #3
 8003128:	60fb      	str	r3, [r7, #12]
 800312a:	e005      	b.n	8003138 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	691b      	ldr	r3, [r3, #16]
 8003132:	f003 0303 	and.w	r3, r3, #3
 8003136:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8003138:	68fb      	ldr	r3, [r7, #12]
}
 800313a:	4618      	mov	r0, r3
 800313c:	3714      	adds	r7, #20
 800313e:	46bd      	mov	sp, r7
 8003140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003144:	4770      	bx	lr
	...

08003148 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003148:	b480      	push	{r7}
 800314a:	b085      	sub	sp, #20
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f003 0307 	and.w	r3, r3, #7
 8003156:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003158:	4b0c      	ldr	r3, [pc, #48]	; (800318c <__NVIC_SetPriorityGrouping+0x44>)
 800315a:	68db      	ldr	r3, [r3, #12]
 800315c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800315e:	68ba      	ldr	r2, [r7, #8]
 8003160:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003164:	4013      	ands	r3, r2
 8003166:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003170:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003174:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003178:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800317a:	4a04      	ldr	r2, [pc, #16]	; (800318c <__NVIC_SetPriorityGrouping+0x44>)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	60d3      	str	r3, [r2, #12]
}
 8003180:	bf00      	nop
 8003182:	3714      	adds	r7, #20
 8003184:	46bd      	mov	sp, r7
 8003186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318a:	4770      	bx	lr
 800318c:	e000ed00 	.word	0xe000ed00

08003190 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003194:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	0a1b      	lsrs	r3, r3, #8
 800319a:	f003 0307 	and.w	r3, r3, #7
}
 800319e:	4618      	mov	r0, r3
 80031a0:	46bd      	mov	sp, r7
 80031a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a6:	4770      	bx	lr
 80031a8:	e000ed00 	.word	0xe000ed00

080031ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b083      	sub	sp, #12
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	4603      	mov	r3, r0
 80031b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	db0b      	blt.n	80031d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	f003 021f 	and.w	r2, r3, #31
 80031c4:	4907      	ldr	r1, [pc, #28]	; (80031e4 <__NVIC_EnableIRQ+0x38>)
 80031c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031ca:	095b      	lsrs	r3, r3, #5
 80031cc:	2001      	movs	r0, #1
 80031ce:	fa00 f202 	lsl.w	r2, r0, r2
 80031d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80031d6:	bf00      	nop
 80031d8:	370c      	adds	r7, #12
 80031da:	46bd      	mov	sp, r7
 80031dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e0:	4770      	bx	lr
 80031e2:	bf00      	nop
 80031e4:	e000e100 	.word	0xe000e100

080031e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	4603      	mov	r3, r0
 80031f0:	6039      	str	r1, [r7, #0]
 80031f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	db0a      	blt.n	8003212 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	490c      	ldr	r1, [pc, #48]	; (8003234 <__NVIC_SetPriority+0x4c>)
 8003202:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003206:	0112      	lsls	r2, r2, #4
 8003208:	b2d2      	uxtb	r2, r2
 800320a:	440b      	add	r3, r1
 800320c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003210:	e00a      	b.n	8003228 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	b2da      	uxtb	r2, r3
 8003216:	4908      	ldr	r1, [pc, #32]	; (8003238 <__NVIC_SetPriority+0x50>)
 8003218:	79fb      	ldrb	r3, [r7, #7]
 800321a:	f003 030f 	and.w	r3, r3, #15
 800321e:	3b04      	subs	r3, #4
 8003220:	0112      	lsls	r2, r2, #4
 8003222:	b2d2      	uxtb	r2, r2
 8003224:	440b      	add	r3, r1
 8003226:	761a      	strb	r2, [r3, #24]
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr
 8003234:	e000e100 	.word	0xe000e100
 8003238:	e000ed00 	.word	0xe000ed00

0800323c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800323c:	b480      	push	{r7}
 800323e:	b089      	sub	sp, #36	; 0x24
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003250:	69fb      	ldr	r3, [r7, #28]
 8003252:	f1c3 0307 	rsb	r3, r3, #7
 8003256:	2b04      	cmp	r3, #4
 8003258:	bf28      	it	cs
 800325a:	2304      	movcs	r3, #4
 800325c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	3304      	adds	r3, #4
 8003262:	2b06      	cmp	r3, #6
 8003264:	d902      	bls.n	800326c <NVIC_EncodePriority+0x30>
 8003266:	69fb      	ldr	r3, [r7, #28]
 8003268:	3b03      	subs	r3, #3
 800326a:	e000      	b.n	800326e <NVIC_EncodePriority+0x32>
 800326c:	2300      	movs	r3, #0
 800326e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003270:	f04f 32ff 	mov.w	r2, #4294967295
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	43da      	mvns	r2, r3
 800327c:	68bb      	ldr	r3, [r7, #8]
 800327e:	401a      	ands	r2, r3
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003284:	f04f 31ff 	mov.w	r1, #4294967295
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	fa01 f303 	lsl.w	r3, r1, r3
 800328e:	43d9      	mvns	r1, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003294:	4313      	orrs	r3, r2
         );
}
 8003296:	4618      	mov	r0, r3
 8003298:	3724      	adds	r7, #36	; 0x24
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
	...

080032a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b082      	sub	sp, #8
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	3b01      	subs	r3, #1
 80032b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032b4:	d301      	bcc.n	80032ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032b6:	2301      	movs	r3, #1
 80032b8:	e00f      	b.n	80032da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032ba:	4a0a      	ldr	r2, [pc, #40]	; (80032e4 <SysTick_Config+0x40>)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	3b01      	subs	r3, #1
 80032c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032c2:	210f      	movs	r1, #15
 80032c4:	f04f 30ff 	mov.w	r0, #4294967295
 80032c8:	f7ff ff8e 	bl	80031e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80032cc:	4b05      	ldr	r3, [pc, #20]	; (80032e4 <SysTick_Config+0x40>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80032d2:	4b04      	ldr	r3, [pc, #16]	; (80032e4 <SysTick_Config+0x40>)
 80032d4:	2207      	movs	r2, #7
 80032d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80032d8:	2300      	movs	r3, #0
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	e000e010 	.word	0xe000e010

080032e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7ff ff29 	bl	8003148 <__NVIC_SetPriorityGrouping>
}
 80032f6:	bf00      	nop
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b086      	sub	sp, #24
 8003302:	af00      	add	r7, sp, #0
 8003304:	4603      	mov	r3, r0
 8003306:	60b9      	str	r1, [r7, #8]
 8003308:	607a      	str	r2, [r7, #4]
 800330a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800330c:	2300      	movs	r3, #0
 800330e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003310:	f7ff ff3e 	bl	8003190 <__NVIC_GetPriorityGrouping>
 8003314:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	68b9      	ldr	r1, [r7, #8]
 800331a:	6978      	ldr	r0, [r7, #20]
 800331c:	f7ff ff8e 	bl	800323c <NVIC_EncodePriority>
 8003320:	4602      	mov	r2, r0
 8003322:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003326:	4611      	mov	r1, r2
 8003328:	4618      	mov	r0, r3
 800332a:	f7ff ff5d 	bl	80031e8 <__NVIC_SetPriority>
}
 800332e:	bf00      	nop
 8003330:	3718      	adds	r7, #24
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}

08003336 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003336:	b580      	push	{r7, lr}
 8003338:	b082      	sub	sp, #8
 800333a:	af00      	add	r7, sp, #0
 800333c:	4603      	mov	r3, r0
 800333e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003344:	4618      	mov	r0, r3
 8003346:	f7ff ff31 	bl	80031ac <__NVIC_EnableIRQ>
}
 800334a:	bf00      	nop
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}

08003352 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003352:	b580      	push	{r7, lr}
 8003354:	b082      	sub	sp, #8
 8003356:	af00      	add	r7, sp, #0
 8003358:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f7ff ffa2 	bl	80032a4 <SysTick_Config>
 8003360:	4603      	mov	r3, r0
}
 8003362:	4618      	mov	r0, r3
 8003364:	3708      	adds	r7, #8
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
	...

0800336c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800336c:	b480      	push	{r7}
 800336e:	b087      	sub	sp, #28
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
 8003374:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003376:	2300      	movs	r3, #0
 8003378:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800337a:	e148      	b.n	800360e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	2101      	movs	r1, #1
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	fa01 f303 	lsl.w	r3, r1, r3
 8003388:	4013      	ands	r3, r2
 800338a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2b00      	cmp	r3, #0
 8003390:	f000 813a 	beq.w	8003608 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	f003 0303 	and.w	r3, r3, #3
 800339c:	2b01      	cmp	r3, #1
 800339e:	d005      	beq.n	80033ac <HAL_GPIO_Init+0x40>
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	f003 0303 	and.w	r3, r3, #3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d130      	bne.n	800340e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	2203      	movs	r2, #3
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	43db      	mvns	r3, r3
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	4013      	ands	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80033c4:	683b      	ldr	r3, [r7, #0]
 80033c6:	68da      	ldr	r2, [r3, #12]
 80033c8:	697b      	ldr	r3, [r7, #20]
 80033ca:	005b      	lsls	r3, r3, #1
 80033cc:	fa02 f303 	lsl.w	r3, r2, r3
 80033d0:	693a      	ldr	r2, [r7, #16]
 80033d2:	4313      	orrs	r3, r2
 80033d4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	693a      	ldr	r2, [r7, #16]
 80033da:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80033e2:	2201      	movs	r2, #1
 80033e4:	697b      	ldr	r3, [r7, #20]
 80033e6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ea:	43db      	mvns	r3, r3
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	4013      	ands	r3, r2
 80033f0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	091b      	lsrs	r3, r3, #4
 80033f8:	f003 0201 	and.w	r2, r3, #1
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	4313      	orrs	r3, r2
 8003406:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	693a      	ldr	r2, [r7, #16]
 800340c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	685b      	ldr	r3, [r3, #4]
 8003412:	f003 0303 	and.w	r3, r3, #3
 8003416:	2b03      	cmp	r3, #3
 8003418:	d017      	beq.n	800344a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	005b      	lsls	r3, r3, #1
 8003424:	2203      	movs	r2, #3
 8003426:	fa02 f303 	lsl.w	r3, r2, r3
 800342a:	43db      	mvns	r3, r3
 800342c:	693a      	ldr	r2, [r7, #16]
 800342e:	4013      	ands	r3, r2
 8003430:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	689a      	ldr	r2, [r3, #8]
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	005b      	lsls	r3, r3, #1
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	4313      	orrs	r3, r2
 8003442:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	693a      	ldr	r2, [r7, #16]
 8003448:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d123      	bne.n	800349e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003456:	697b      	ldr	r3, [r7, #20]
 8003458:	08da      	lsrs	r2, r3, #3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	3208      	adds	r2, #8
 800345e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003462:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f003 0307 	and.w	r3, r3, #7
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	220f      	movs	r2, #15
 800346e:	fa02 f303 	lsl.w	r3, r2, r3
 8003472:	43db      	mvns	r3, r3
 8003474:	693a      	ldr	r2, [r7, #16]
 8003476:	4013      	ands	r3, r2
 8003478:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	691a      	ldr	r2, [r3, #16]
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	693a      	ldr	r2, [r7, #16]
 800348c:	4313      	orrs	r3, r2
 800348e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	08da      	lsrs	r2, r3, #3
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	3208      	adds	r2, #8
 8003498:	6939      	ldr	r1, [r7, #16]
 800349a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	005b      	lsls	r3, r3, #1
 80034a8:	2203      	movs	r2, #3
 80034aa:	fa02 f303 	lsl.w	r3, r2, r3
 80034ae:	43db      	mvns	r3, r3
 80034b0:	693a      	ldr	r2, [r7, #16]
 80034b2:	4013      	ands	r3, r2
 80034b4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f003 0203 	and.w	r2, r3, #3
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	fa02 f303 	lsl.w	r3, r2, r3
 80034c6:	693a      	ldr	r2, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	693a      	ldr	r2, [r7, #16]
 80034d0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80034da:	2b00      	cmp	r3, #0
 80034dc:	f000 8094 	beq.w	8003608 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80034e0:	4b52      	ldr	r3, [pc, #328]	; (800362c <HAL_GPIO_Init+0x2c0>)
 80034e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034e4:	4a51      	ldr	r2, [pc, #324]	; (800362c <HAL_GPIO_Init+0x2c0>)
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	6613      	str	r3, [r2, #96]	; 0x60
 80034ec:	4b4f      	ldr	r3, [pc, #316]	; (800362c <HAL_GPIO_Init+0x2c0>)
 80034ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	60bb      	str	r3, [r7, #8]
 80034f6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80034f8:	4a4d      	ldr	r2, [pc, #308]	; (8003630 <HAL_GPIO_Init+0x2c4>)
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	089b      	lsrs	r3, r3, #2
 80034fe:	3302      	adds	r3, #2
 8003500:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003504:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	f003 0303 	and.w	r3, r3, #3
 800350c:	009b      	lsls	r3, r3, #2
 800350e:	220f      	movs	r2, #15
 8003510:	fa02 f303 	lsl.w	r3, r2, r3
 8003514:	43db      	mvns	r3, r3
 8003516:	693a      	ldr	r2, [r7, #16]
 8003518:	4013      	ands	r3, r2
 800351a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003522:	d00d      	beq.n	8003540 <HAL_GPIO_Init+0x1d4>
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	4a43      	ldr	r2, [pc, #268]	; (8003634 <HAL_GPIO_Init+0x2c8>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d007      	beq.n	800353c <HAL_GPIO_Init+0x1d0>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	4a42      	ldr	r2, [pc, #264]	; (8003638 <HAL_GPIO_Init+0x2cc>)
 8003530:	4293      	cmp	r3, r2
 8003532:	d101      	bne.n	8003538 <HAL_GPIO_Init+0x1cc>
 8003534:	2302      	movs	r3, #2
 8003536:	e004      	b.n	8003542 <HAL_GPIO_Init+0x1d6>
 8003538:	2307      	movs	r3, #7
 800353a:	e002      	b.n	8003542 <HAL_GPIO_Init+0x1d6>
 800353c:	2301      	movs	r3, #1
 800353e:	e000      	b.n	8003542 <HAL_GPIO_Init+0x1d6>
 8003540:	2300      	movs	r3, #0
 8003542:	697a      	ldr	r2, [r7, #20]
 8003544:	f002 0203 	and.w	r2, r2, #3
 8003548:	0092      	lsls	r2, r2, #2
 800354a:	4093      	lsls	r3, r2
 800354c:	693a      	ldr	r2, [r7, #16]
 800354e:	4313      	orrs	r3, r2
 8003550:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003552:	4937      	ldr	r1, [pc, #220]	; (8003630 <HAL_GPIO_Init+0x2c4>)
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	089b      	lsrs	r3, r3, #2
 8003558:	3302      	adds	r3, #2
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003560:	4b36      	ldr	r3, [pc, #216]	; (800363c <HAL_GPIO_Init+0x2d0>)
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	43db      	mvns	r3, r3
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4013      	ands	r3, r2
 800356e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003570:	683b      	ldr	r3, [r7, #0]
 8003572:	685b      	ldr	r3, [r3, #4]
 8003574:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003578:	2b00      	cmp	r3, #0
 800357a:	d003      	beq.n	8003584 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800357c:	693a      	ldr	r2, [r7, #16]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	4313      	orrs	r3, r2
 8003582:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003584:	4a2d      	ldr	r2, [pc, #180]	; (800363c <HAL_GPIO_Init+0x2d0>)
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800358a:	4b2c      	ldr	r3, [pc, #176]	; (800363c <HAL_GPIO_Init+0x2d0>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	43db      	mvns	r3, r3
 8003594:	693a      	ldr	r2, [r7, #16]
 8003596:	4013      	ands	r3, r2
 8003598:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80035a6:	693a      	ldr	r2, [r7, #16]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80035ae:	4a23      	ldr	r2, [pc, #140]	; (800363c <HAL_GPIO_Init+0x2d0>)
 80035b0:	693b      	ldr	r3, [r7, #16]
 80035b2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80035b4:	4b21      	ldr	r3, [pc, #132]	; (800363c <HAL_GPIO_Init+0x2d0>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	43db      	mvns	r3, r3
 80035be:	693a      	ldr	r2, [r7, #16]
 80035c0:	4013      	ands	r3, r2
 80035c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d003      	beq.n	80035d8 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80035d0:	693a      	ldr	r2, [r7, #16]
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	4313      	orrs	r3, r2
 80035d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035d8:	4a18      	ldr	r2, [pc, #96]	; (800363c <HAL_GPIO_Init+0x2d0>)
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80035de:	4b17      	ldr	r3, [pc, #92]	; (800363c <HAL_GPIO_Init+0x2d0>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	43db      	mvns	r3, r3
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	4013      	ands	r3, r2
 80035ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035ee:	683b      	ldr	r3, [r7, #0]
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d003      	beq.n	8003602 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	4313      	orrs	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003602:	4a0e      	ldr	r2, [pc, #56]	; (800363c <HAL_GPIO_Init+0x2d0>)
 8003604:	693b      	ldr	r3, [r7, #16]
 8003606:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	3301      	adds	r3, #1
 800360c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	fa22 f303 	lsr.w	r3, r2, r3
 8003618:	2b00      	cmp	r3, #0
 800361a:	f47f aeaf 	bne.w	800337c <HAL_GPIO_Init+0x10>
  }
}
 800361e:	bf00      	nop
 8003620:	bf00      	nop
 8003622:	371c      	adds	r7, #28
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	40021000 	.word	0x40021000
 8003630:	40010000 	.word	0x40010000
 8003634:	48000400 	.word	0x48000400
 8003638:	48000800 	.word	0x48000800
 800363c:	40010400 	.word	0x40010400

08003640 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	460b      	mov	r3, r1
 800364a:	807b      	strh	r3, [r7, #2]
 800364c:	4613      	mov	r3, r2
 800364e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003650:	787b      	ldrb	r3, [r7, #1]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003656:	887a      	ldrh	r2, [r7, #2]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800365c:	e002      	b.n	8003664 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800365e:	887a      	ldrh	r2, [r7, #2]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003664:	bf00      	nop
 8003666:	370c      	adds	r7, #12
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003674:	4b05      	ldr	r3, [pc, #20]	; (800368c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	4a04      	ldr	r2, [pc, #16]	; (800368c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800367a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800367e:	6013      	str	r3, [r2, #0]
}
 8003680:	bf00      	nop
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	40007000 	.word	0x40007000

08003690 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003690:	b480      	push	{r7}
 8003692:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003694:	4b04      	ldr	r3, [pc, #16]	; (80036a8 <HAL_PWREx_GetVoltageRange+0x18>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800369c:	4618      	mov	r0, r3
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	40007000 	.word	0x40007000

080036ac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b085      	sub	sp, #20
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036ba:	d130      	bne.n	800371e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80036bc:	4b23      	ldr	r3, [pc, #140]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80036c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036c8:	d038      	beq.n	800373c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80036ca:	4b20      	ldr	r3, [pc, #128]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80036d2:	4a1e      	ldr	r2, [pc, #120]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036d4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036d8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80036da:	4b1d      	ldr	r3, [pc, #116]	; (8003750 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2232      	movs	r2, #50	; 0x32
 80036e0:	fb02 f303 	mul.w	r3, r2, r3
 80036e4:	4a1b      	ldr	r2, [pc, #108]	; (8003754 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80036e6:	fba2 2303 	umull	r2, r3, r2, r3
 80036ea:	0c9b      	lsrs	r3, r3, #18
 80036ec:	3301      	adds	r3, #1
 80036ee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036f0:	e002      	b.n	80036f8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	3b01      	subs	r3, #1
 80036f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80036f8:	4b14      	ldr	r3, [pc, #80]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80036fa:	695b      	ldr	r3, [r3, #20]
 80036fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003700:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003704:	d102      	bne.n	800370c <HAL_PWREx_ControlVoltageScaling+0x60>
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d1f2      	bne.n	80036f2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800370c:	4b0f      	ldr	r3, [pc, #60]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800370e:	695b      	ldr	r3, [r3, #20]
 8003710:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003714:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003718:	d110      	bne.n	800373c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800371a:	2303      	movs	r3, #3
 800371c:	e00f      	b.n	800373e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800371e:	4b0b      	ldr	r3, [pc, #44]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003726:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800372a:	d007      	beq.n	800373c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800372c:	4b07      	ldr	r3, [pc, #28]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003734:	4a05      	ldr	r2, [pc, #20]	; (800374c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003736:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800373a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800373c:	2300      	movs	r3, #0
}
 800373e:	4618      	mov	r0, r3
 8003740:	3714      	adds	r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop
 800374c:	40007000 	.word	0x40007000
 8003750:	20000004 	.word	0x20000004
 8003754:	431bde83 	.word	0x431bde83

08003758 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b088      	sub	sp, #32
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d102      	bne.n	800376c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	f000 bc02 	b.w	8003f70 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800376c:	4b96      	ldr	r3, [pc, #600]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800376e:	689b      	ldr	r3, [r3, #8]
 8003770:	f003 030c 	and.w	r3, r3, #12
 8003774:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003776:	4b94      	ldr	r3, [pc, #592]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	f003 0303 	and.w	r3, r3, #3
 800377e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0310 	and.w	r3, r3, #16
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80e4 	beq.w	8003956 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800378e:	69bb      	ldr	r3, [r7, #24]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d007      	beq.n	80037a4 <HAL_RCC_OscConfig+0x4c>
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	2b0c      	cmp	r3, #12
 8003798:	f040 808b 	bne.w	80038b2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	f040 8087 	bne.w	80038b2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80037a4:	4b88      	ldr	r3, [pc, #544]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f003 0302 	and.w	r3, r3, #2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d005      	beq.n	80037bc <HAL_RCC_OscConfig+0x64>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	699b      	ldr	r3, [r3, #24]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d101      	bne.n	80037bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e3d9      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a1a      	ldr	r2, [r3, #32]
 80037c0:	4b81      	ldr	r3, [pc, #516]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0308 	and.w	r3, r3, #8
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d004      	beq.n	80037d6 <HAL_RCC_OscConfig+0x7e>
 80037cc:	4b7e      	ldr	r3, [pc, #504]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037d4:	e005      	b.n	80037e2 <HAL_RCC_OscConfig+0x8a>
 80037d6:	4b7c      	ldr	r3, [pc, #496]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80037d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80037dc:	091b      	lsrs	r3, r3, #4
 80037de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d223      	bcs.n	800382e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 fd8c 	bl	8004308 <RCC_SetFlashLatencyFromMSIRange>
 80037f0:	4603      	mov	r3, r0
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d001      	beq.n	80037fa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e3ba      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80037fa:	4b73      	ldr	r3, [pc, #460]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a72      	ldr	r2, [pc, #456]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003800:	f043 0308 	orr.w	r3, r3, #8
 8003804:	6013      	str	r3, [r2, #0]
 8003806:	4b70      	ldr	r3, [pc, #448]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a1b      	ldr	r3, [r3, #32]
 8003812:	496d      	ldr	r1, [pc, #436]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003814:	4313      	orrs	r3, r2
 8003816:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003818:	4b6b      	ldr	r3, [pc, #428]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	69db      	ldr	r3, [r3, #28]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	4968      	ldr	r1, [pc, #416]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003828:	4313      	orrs	r3, r2
 800382a:	604b      	str	r3, [r1, #4]
 800382c:	e025      	b.n	800387a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800382e:	4b66      	ldr	r3, [pc, #408]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a65      	ldr	r2, [pc, #404]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003834:	f043 0308 	orr.w	r3, r3, #8
 8003838:	6013      	str	r3, [r2, #0]
 800383a:	4b63      	ldr	r3, [pc, #396]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	4960      	ldr	r1, [pc, #384]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003848:	4313      	orrs	r3, r2
 800384a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800384c:	4b5e      	ldr	r3, [pc, #376]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	69db      	ldr	r3, [r3, #28]
 8003858:	021b      	lsls	r3, r3, #8
 800385a:	495b      	ldr	r1, [pc, #364]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800385c:	4313      	orrs	r3, r2
 800385e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d109      	bne.n	800387a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6a1b      	ldr	r3, [r3, #32]
 800386a:	4618      	mov	r0, r3
 800386c:	f000 fd4c 	bl	8004308 <RCC_SetFlashLatencyFromMSIRange>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d001      	beq.n	800387a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e37a      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800387a:	f000 fc81 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 800387e:	4602      	mov	r2, r0
 8003880:	4b51      	ldr	r3, [pc, #324]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003882:	689b      	ldr	r3, [r3, #8]
 8003884:	091b      	lsrs	r3, r3, #4
 8003886:	f003 030f 	and.w	r3, r3, #15
 800388a:	4950      	ldr	r1, [pc, #320]	; (80039cc <HAL_RCC_OscConfig+0x274>)
 800388c:	5ccb      	ldrb	r3, [r1, r3]
 800388e:	f003 031f 	and.w	r3, r3, #31
 8003892:	fa22 f303 	lsr.w	r3, r2, r3
 8003896:	4a4e      	ldr	r2, [pc, #312]	; (80039d0 <HAL_RCC_OscConfig+0x278>)
 8003898:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800389a:	4b4e      	ldr	r3, [pc, #312]	; (80039d4 <HAL_RCC_OscConfig+0x27c>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7fe ffbe 	bl	8002820 <HAL_InitTick>
 80038a4:	4603      	mov	r3, r0
 80038a6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80038a8:	7bfb      	ldrb	r3, [r7, #15]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d052      	beq.n	8003954 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80038ae:	7bfb      	ldrb	r3, [r7, #15]
 80038b0:	e35e      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	699b      	ldr	r3, [r3, #24]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d032      	beq.n	8003920 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80038ba:	4b43      	ldr	r3, [pc, #268]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4a42      	ldr	r2, [pc, #264]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80038c0:	f043 0301 	orr.w	r3, r3, #1
 80038c4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80038c6:	f7fe fffb 	bl	80028c0 <HAL_GetTick>
 80038ca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038cc:	e008      	b.n	80038e0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80038ce:	f7fe fff7 	bl	80028c0 <HAL_GetTick>
 80038d2:	4602      	mov	r2, r0
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	2b02      	cmp	r3, #2
 80038da:	d901      	bls.n	80038e0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e347      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80038e0:	4b39      	ldr	r3, [pc, #228]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f003 0302 	and.w	r3, r3, #2
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d0f0      	beq.n	80038ce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038ec:	4b36      	ldr	r3, [pc, #216]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a35      	ldr	r2, [pc, #212]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80038f2:	f043 0308 	orr.w	r3, r3, #8
 80038f6:	6013      	str	r3, [r2, #0]
 80038f8:	4b33      	ldr	r3, [pc, #204]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	4930      	ldr	r1, [pc, #192]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003906:	4313      	orrs	r3, r2
 8003908:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800390a:	4b2f      	ldr	r3, [pc, #188]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	69db      	ldr	r3, [r3, #28]
 8003916:	021b      	lsls	r3, r3, #8
 8003918:	492b      	ldr	r1, [pc, #172]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800391a:	4313      	orrs	r3, r2
 800391c:	604b      	str	r3, [r1, #4]
 800391e:	e01a      	b.n	8003956 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003920:	4b29      	ldr	r3, [pc, #164]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a28      	ldr	r2, [pc, #160]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003926:	f023 0301 	bic.w	r3, r3, #1
 800392a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800392c:	f7fe ffc8 	bl	80028c0 <HAL_GetTick>
 8003930:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003932:	e008      	b.n	8003946 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003934:	f7fe ffc4 	bl	80028c0 <HAL_GetTick>
 8003938:	4602      	mov	r2, r0
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	2b02      	cmp	r3, #2
 8003940:	d901      	bls.n	8003946 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003942:	2303      	movs	r3, #3
 8003944:	e314      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003946:	4b20      	ldr	r3, [pc, #128]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f003 0302 	and.w	r3, r3, #2
 800394e:	2b00      	cmp	r3, #0
 8003950:	d1f0      	bne.n	8003934 <HAL_RCC_OscConfig+0x1dc>
 8003952:	e000      	b.n	8003956 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003954:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d073      	beq.n	8003a4a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b08      	cmp	r3, #8
 8003966:	d005      	beq.n	8003974 <HAL_RCC_OscConfig+0x21c>
 8003968:	69bb      	ldr	r3, [r7, #24]
 800396a:	2b0c      	cmp	r3, #12
 800396c:	d10e      	bne.n	800398c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800396e:	697b      	ldr	r3, [r7, #20]
 8003970:	2b03      	cmp	r3, #3
 8003972:	d10b      	bne.n	800398c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003974:	4b14      	ldr	r3, [pc, #80]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800397c:	2b00      	cmp	r3, #0
 800397e:	d063      	beq.n	8003a48 <HAL_RCC_OscConfig+0x2f0>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d15f      	bne.n	8003a48 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e2f1      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003994:	d106      	bne.n	80039a4 <HAL_RCC_OscConfig+0x24c>
 8003996:	4b0c      	ldr	r3, [pc, #48]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a0b      	ldr	r2, [pc, #44]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 800399c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039a0:	6013      	str	r3, [r2, #0]
 80039a2:	e025      	b.n	80039f0 <HAL_RCC_OscConfig+0x298>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039ac:	d114      	bne.n	80039d8 <HAL_RCC_OscConfig+0x280>
 80039ae:	4b06      	ldr	r3, [pc, #24]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a05      	ldr	r2, [pc, #20]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80039b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039b8:	6013      	str	r3, [r2, #0]
 80039ba:	4b03      	ldr	r3, [pc, #12]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a02      	ldr	r2, [pc, #8]	; (80039c8 <HAL_RCC_OscConfig+0x270>)
 80039c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039c4:	6013      	str	r3, [r2, #0]
 80039c6:	e013      	b.n	80039f0 <HAL_RCC_OscConfig+0x298>
 80039c8:	40021000 	.word	0x40021000
 80039cc:	0800622c 	.word	0x0800622c
 80039d0:	20000004 	.word	0x20000004
 80039d4:	20000008 	.word	0x20000008
 80039d8:	4ba0      	ldr	r3, [pc, #640]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a9f      	ldr	r2, [pc, #636]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 80039de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039e2:	6013      	str	r3, [r2, #0]
 80039e4:	4b9d      	ldr	r3, [pc, #628]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a9c      	ldr	r2, [pc, #624]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 80039ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d013      	beq.n	8003a20 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039f8:	f7fe ff62 	bl	80028c0 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a00:	f7fe ff5e 	bl	80028c0 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b64      	cmp	r3, #100	; 0x64
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e2ae      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003a12:	4b92      	ldr	r3, [pc, #584]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d0f0      	beq.n	8003a00 <HAL_RCC_OscConfig+0x2a8>
 8003a1e:	e014      	b.n	8003a4a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a20:	f7fe ff4e 	bl	80028c0 <HAL_GetTick>
 8003a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a26:	e008      	b.n	8003a3a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a28:	f7fe ff4a 	bl	80028c0 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b64      	cmp	r3, #100	; 0x64
 8003a34:	d901      	bls.n	8003a3a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003a36:	2303      	movs	r3, #3
 8003a38:	e29a      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003a3a:	4b88      	ldr	r3, [pc, #544]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d1f0      	bne.n	8003a28 <HAL_RCC_OscConfig+0x2d0>
 8003a46:	e000      	b.n	8003a4a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f003 0302 	and.w	r3, r3, #2
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d060      	beq.n	8003b18 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003a56:	69bb      	ldr	r3, [r7, #24]
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d005      	beq.n	8003a68 <HAL_RCC_OscConfig+0x310>
 8003a5c:	69bb      	ldr	r3, [r7, #24]
 8003a5e:	2b0c      	cmp	r3, #12
 8003a60:	d119      	bne.n	8003a96 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d116      	bne.n	8003a96 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a68:	4b7c      	ldr	r3, [pc, #496]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d005      	beq.n	8003a80 <HAL_RCC_OscConfig+0x328>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e277      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a80:	4b76      	ldr	r3, [pc, #472]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	061b      	lsls	r3, r3, #24
 8003a8e:	4973      	ldr	r1, [pc, #460]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003a90:	4313      	orrs	r3, r2
 8003a92:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003a94:	e040      	b.n	8003b18 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d023      	beq.n	8003ae6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a9e:	4b6f      	ldr	r3, [pc, #444]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a6e      	ldr	r2, [pc, #440]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003aa4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aa8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aaa:	f7fe ff09 	bl	80028c0 <HAL_GetTick>
 8003aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ab0:	e008      	b.n	8003ac4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ab2:	f7fe ff05 	bl	80028c0 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d901      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e255      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ac4:	4b65      	ldr	r3, [pc, #404]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0f0      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad0:	4b62      	ldr	r3, [pc, #392]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	691b      	ldr	r3, [r3, #16]
 8003adc:	061b      	lsls	r3, r3, #24
 8003ade:	495f      	ldr	r1, [pc, #380]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003ae0:	4313      	orrs	r3, r2
 8003ae2:	604b      	str	r3, [r1, #4]
 8003ae4:	e018      	b.n	8003b18 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ae6:	4b5d      	ldr	r3, [pc, #372]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a5c      	ldr	r2, [pc, #368]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003aec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003af0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af2:	f7fe fee5 	bl	80028c0 <HAL_GetTick>
 8003af6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003af8:	e008      	b.n	8003b0c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003afa:	f7fe fee1 	bl	80028c0 <HAL_GetTick>
 8003afe:	4602      	mov	r2, r0
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	1ad3      	subs	r3, r2, r3
 8003b04:	2b02      	cmp	r3, #2
 8003b06:	d901      	bls.n	8003b0c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e231      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003b0c:	4b53      	ldr	r3, [pc, #332]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d1f0      	bne.n	8003afa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0308 	and.w	r3, r3, #8
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d03c      	beq.n	8003b9e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	695b      	ldr	r3, [r3, #20]
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d01c      	beq.n	8003b66 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b2c:	4b4b      	ldr	r3, [pc, #300]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b32:	4a4a      	ldr	r2, [pc, #296]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003b34:	f043 0301 	orr.w	r3, r3, #1
 8003b38:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b3c:	f7fe fec0 	bl	80028c0 <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b44:	f7fe febc 	bl	80028c0 <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b02      	cmp	r3, #2
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e20c      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003b56:	4b41      	ldr	r3, [pc, #260]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003b58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b5c:	f003 0302 	and.w	r3, r3, #2
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d0ef      	beq.n	8003b44 <HAL_RCC_OscConfig+0x3ec>
 8003b64:	e01b      	b.n	8003b9e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b66:	4b3d      	ldr	r3, [pc, #244]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003b68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b6c:	4a3b      	ldr	r2, [pc, #236]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003b6e:	f023 0301 	bic.w	r3, r3, #1
 8003b72:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b76:	f7fe fea3 	bl	80028c0 <HAL_GetTick>
 8003b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b7c:	e008      	b.n	8003b90 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b7e:	f7fe fe9f 	bl	80028c0 <HAL_GetTick>
 8003b82:	4602      	mov	r2, r0
 8003b84:	693b      	ldr	r3, [r7, #16]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	2b02      	cmp	r3, #2
 8003b8a:	d901      	bls.n	8003b90 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e1ef      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003b90:	4b32      	ldr	r3, [pc, #200]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003b92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d1ef      	bne.n	8003b7e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	f000 80a6 	beq.w	8003cf8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bac:	2300      	movs	r3, #0
 8003bae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003bb0:	4b2a      	ldr	r3, [pc, #168]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003bb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d10d      	bne.n	8003bd8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bbc:	4b27      	ldr	r3, [pc, #156]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bc0:	4a26      	ldr	r2, [pc, #152]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bc6:	6593      	str	r3, [r2, #88]	; 0x58
 8003bc8:	4b24      	ldr	r3, [pc, #144]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bd0:	60bb      	str	r3, [r7, #8]
 8003bd2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bd8:	4b21      	ldr	r3, [pc, #132]	; (8003c60 <HAL_RCC_OscConfig+0x508>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d118      	bne.n	8003c16 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003be4:	4b1e      	ldr	r3, [pc, #120]	; (8003c60 <HAL_RCC_OscConfig+0x508>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4a1d      	ldr	r2, [pc, #116]	; (8003c60 <HAL_RCC_OscConfig+0x508>)
 8003bea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bf0:	f7fe fe66 	bl	80028c0 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bf6:	e008      	b.n	8003c0a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bf8:	f7fe fe62 	bl	80028c0 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d901      	bls.n	8003c0a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e1b2      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003c0a:	4b15      	ldr	r3, [pc, #84]	; (8003c60 <HAL_RCC_OscConfig+0x508>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0f0      	beq.n	8003bf8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	689b      	ldr	r3, [r3, #8]
 8003c1a:	2b01      	cmp	r3, #1
 8003c1c:	d108      	bne.n	8003c30 <HAL_RCC_OscConfig+0x4d8>
 8003c1e:	4b0f      	ldr	r3, [pc, #60]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003c20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c24:	4a0d      	ldr	r2, [pc, #52]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003c26:	f043 0301 	orr.w	r3, r3, #1
 8003c2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c2e:	e029      	b.n	8003c84 <HAL_RCC_OscConfig+0x52c>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	2b05      	cmp	r3, #5
 8003c36:	d115      	bne.n	8003c64 <HAL_RCC_OscConfig+0x50c>
 8003c38:	4b08      	ldr	r3, [pc, #32]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c3e:	4a07      	ldr	r2, [pc, #28]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003c40:	f043 0304 	orr.w	r3, r3, #4
 8003c44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c48:	4b04      	ldr	r3, [pc, #16]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c4e:	4a03      	ldr	r2, [pc, #12]	; (8003c5c <HAL_RCC_OscConfig+0x504>)
 8003c50:	f043 0301 	orr.w	r3, r3, #1
 8003c54:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c58:	e014      	b.n	8003c84 <HAL_RCC_OscConfig+0x52c>
 8003c5a:	bf00      	nop
 8003c5c:	40021000 	.word	0x40021000
 8003c60:	40007000 	.word	0x40007000
 8003c64:	4b9a      	ldr	r3, [pc, #616]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c6a:	4a99      	ldr	r2, [pc, #612]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003c6c:	f023 0301 	bic.w	r3, r3, #1
 8003c70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003c74:	4b96      	ldr	r3, [pc, #600]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003c76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c7a:	4a95      	ldr	r2, [pc, #596]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003c7c:	f023 0304 	bic.w	r3, r3, #4
 8003c80:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d016      	beq.n	8003cba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c8c:	f7fe fe18 	bl	80028c0 <HAL_GetTick>
 8003c90:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c92:	e00a      	b.n	8003caa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c94:	f7fe fe14 	bl	80028c0 <HAL_GetTick>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	1ad3      	subs	r3, r2, r3
 8003c9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e162      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003caa:	4b89      	ldr	r3, [pc, #548]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cb0:	f003 0302 	and.w	r3, r3, #2
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d0ed      	beq.n	8003c94 <HAL_RCC_OscConfig+0x53c>
 8003cb8:	e015      	b.n	8003ce6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cba:	f7fe fe01 	bl	80028c0 <HAL_GetTick>
 8003cbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cc0:	e00a      	b.n	8003cd8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cc2:	f7fe fdfd 	bl	80028c0 <HAL_GetTick>
 8003cc6:	4602      	mov	r2, r0
 8003cc8:	693b      	ldr	r3, [r7, #16]
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e14b      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003cd8:	4b7d      	ldr	r3, [pc, #500]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003cda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1ed      	bne.n	8003cc2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ce6:	7ffb      	ldrb	r3, [r7, #31]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d105      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cec:	4b78      	ldr	r3, [pc, #480]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003cee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cf0:	4a77      	ldr	r2, [pc, #476]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003cf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cf6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f003 0320 	and.w	r3, r3, #32
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d03c      	beq.n	8003d7e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d01c      	beq.n	8003d46 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003d0c:	4b70      	ldr	r3, [pc, #448]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003d0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d12:	4a6f      	ldr	r2, [pc, #444]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003d14:	f043 0301 	orr.w	r3, r3, #1
 8003d18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d1c:	f7fe fdd0 	bl	80028c0 <HAL_GetTick>
 8003d20:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d22:	e008      	b.n	8003d36 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d24:	f7fe fdcc 	bl	80028c0 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	2b02      	cmp	r3, #2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e11c      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003d36:	4b66      	ldr	r3, [pc, #408]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003d38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d0ef      	beq.n	8003d24 <HAL_RCC_OscConfig+0x5cc>
 8003d44:	e01b      	b.n	8003d7e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003d46:	4b62      	ldr	r3, [pc, #392]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003d48:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d4c:	4a60      	ldr	r2, [pc, #384]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003d4e:	f023 0301 	bic.w	r3, r3, #1
 8003d52:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d56:	f7fe fdb3 	bl	80028c0 <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d5c:	e008      	b.n	8003d70 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003d5e:	f7fe fdaf 	bl	80028c0 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e0ff      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003d70:	4b57      	ldr	r3, [pc, #348]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003d72:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003d76:	f003 0302 	and.w	r3, r3, #2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d1ef      	bne.n	8003d5e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	f000 80f3 	beq.w	8003f6e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8c:	2b02      	cmp	r3, #2
 8003d8e:	f040 80c9 	bne.w	8003f24 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003d92:	4b4f      	ldr	r3, [pc, #316]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	f003 0203 	and.w	r2, r3, #3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d12c      	bne.n	8003e00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db0:	3b01      	subs	r3, #1
 8003db2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d123      	bne.n	8003e00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003db8:	697b      	ldr	r3, [r7, #20]
 8003dba:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d11b      	bne.n	8003e00 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d113      	bne.n	8003e00 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dd8:	697b      	ldr	r3, [r7, #20]
 8003dda:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003de2:	085b      	lsrs	r3, r3, #1
 8003de4:	3b01      	subs	r3, #1
 8003de6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d109      	bne.n	8003e00 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	085b      	lsrs	r3, r3, #1
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003dfc:	429a      	cmp	r2, r3
 8003dfe:	d06b      	beq.n	8003ed8 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	2b0c      	cmp	r3, #12
 8003e04:	d062      	beq.n	8003ecc <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003e06:	4b32      	ldr	r3, [pc, #200]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e0ac      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003e16:	4b2e      	ldr	r3, [pc, #184]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a2d      	ldr	r2, [pc, #180]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e1c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003e20:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003e22:	f7fe fd4d 	bl	80028c0 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e2a:	f7fe fd49 	bl	80028c0 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e099      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003e3c:	4b24      	ldr	r3, [pc, #144]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d1f0      	bne.n	8003e2a <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e48:	4b21      	ldr	r3, [pc, #132]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e4a:	68da      	ldr	r2, [r3, #12]
 8003e4c:	4b21      	ldr	r3, [pc, #132]	; (8003ed4 <HAL_RCC_OscConfig+0x77c>)
 8003e4e:	4013      	ands	r3, r2
 8003e50:	687a      	ldr	r2, [r7, #4]
 8003e52:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003e54:	687a      	ldr	r2, [r7, #4]
 8003e56:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003e58:	3a01      	subs	r2, #1
 8003e5a:	0112      	lsls	r2, r2, #4
 8003e5c:	4311      	orrs	r1, r2
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003e62:	0212      	lsls	r2, r2, #8
 8003e64:	4311      	orrs	r1, r2
 8003e66:	687a      	ldr	r2, [r7, #4]
 8003e68:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003e6a:	0852      	lsrs	r2, r2, #1
 8003e6c:	3a01      	subs	r2, #1
 8003e6e:	0552      	lsls	r2, r2, #21
 8003e70:	4311      	orrs	r1, r2
 8003e72:	687a      	ldr	r2, [r7, #4]
 8003e74:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003e76:	0852      	lsrs	r2, r2, #1
 8003e78:	3a01      	subs	r2, #1
 8003e7a:	0652      	lsls	r2, r2, #25
 8003e7c:	4311      	orrs	r1, r2
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e82:	06d2      	lsls	r2, r2, #27
 8003e84:	430a      	orrs	r2, r1
 8003e86:	4912      	ldr	r1, [pc, #72]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003e8c:	4b10      	ldr	r3, [pc, #64]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	4a0f      	ldr	r2, [pc, #60]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e96:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003e98:	4b0d      	ldr	r3, [pc, #52]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	4a0c      	ldr	r2, [pc, #48]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003e9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ea2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ea4:	f7fe fd0c 	bl	80028c0 <HAL_GetTick>
 8003ea8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eaa:	e008      	b.n	8003ebe <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003eac:	f7fe fd08 	bl	80028c0 <HAL_GetTick>
 8003eb0:	4602      	mov	r2, r0
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	2b02      	cmp	r3, #2
 8003eb8:	d901      	bls.n	8003ebe <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003eba:	2303      	movs	r3, #3
 8003ebc:	e058      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ebe:	4b04      	ldr	r3, [pc, #16]	; (8003ed0 <HAL_RCC_OscConfig+0x778>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d0f0      	beq.n	8003eac <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003eca:	e050      	b.n	8003f6e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e04f      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
 8003ed0:	40021000 	.word	0x40021000
 8003ed4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ed8:	4b27      	ldr	r3, [pc, #156]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d144      	bne.n	8003f6e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003ee4:	4b24      	ldr	r3, [pc, #144]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a23      	ldr	r2, [pc, #140]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003eea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003eee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ef0:	4b21      	ldr	r3, [pc, #132]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	4a20      	ldr	r2, [pc, #128]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003ef6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003efa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003efc:	f7fe fce0 	bl	80028c0 <HAL_GetTick>
 8003f00:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f02:	e008      	b.n	8003f16 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f04:	f7fe fcdc 	bl	80028c0 <HAL_GetTick>
 8003f08:	4602      	mov	r2, r0
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	1ad3      	subs	r3, r2, r3
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d901      	bls.n	8003f16 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e02c      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003f16:	4b18      	ldr	r3, [pc, #96]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d0f0      	beq.n	8003f04 <HAL_RCC_OscConfig+0x7ac>
 8003f22:	e024      	b.n	8003f6e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f24:	69bb      	ldr	r3, [r7, #24]
 8003f26:	2b0c      	cmp	r3, #12
 8003f28:	d01f      	beq.n	8003f6a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f2a:	4b13      	ldr	r3, [pc, #76]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a12      	ldr	r2, [pc, #72]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003f30:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003f34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f36:	f7fe fcc3 	bl	80028c0 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f3e:	f7fe fcbf 	bl	80028c0 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e00f      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f50:	4b09      	ldr	r3, [pc, #36]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1f0      	bne.n	8003f3e <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003f5c:	4b06      	ldr	r3, [pc, #24]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003f5e:	68da      	ldr	r2, [r3, #12]
 8003f60:	4905      	ldr	r1, [pc, #20]	; (8003f78 <HAL_RCC_OscConfig+0x820>)
 8003f62:	4b06      	ldr	r3, [pc, #24]	; (8003f7c <HAL_RCC_OscConfig+0x824>)
 8003f64:	4013      	ands	r3, r2
 8003f66:	60cb      	str	r3, [r1, #12]
 8003f68:	e001      	b.n	8003f6e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e000      	b.n	8003f70 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3720      	adds	r7, #32
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}
 8003f78:	40021000 	.word	0x40021000
 8003f7c:	feeefffc 	.word	0xfeeefffc

08003f80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d101      	bne.n	8003f94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e0e7      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f94:	4b75      	ldr	r3, [pc, #468]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0307 	and.w	r3, r3, #7
 8003f9c:	683a      	ldr	r2, [r7, #0]
 8003f9e:	429a      	cmp	r2, r3
 8003fa0:	d910      	bls.n	8003fc4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fa2:	4b72      	ldr	r3, [pc, #456]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f023 0207 	bic.w	r2, r3, #7
 8003faa:	4970      	ldr	r1, [pc, #448]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb2:	4b6e      	ldr	r3, [pc, #440]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0307 	and.w	r3, r3, #7
 8003fba:	683a      	ldr	r2, [r7, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d001      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e0cf      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 0302 	and.w	r3, r3, #2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d010      	beq.n	8003ff2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689a      	ldr	r2, [r3, #8]
 8003fd4:	4b66      	ldr	r3, [pc, #408]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fdc:	429a      	cmp	r2, r3
 8003fde:	d908      	bls.n	8003ff2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fe0:	4b63      	ldr	r3, [pc, #396]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	4960      	ldr	r1, [pc, #384]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8003fee:	4313      	orrs	r3, r2
 8003ff0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d04c      	beq.n	8004098 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	2b03      	cmp	r3, #3
 8004004:	d107      	bne.n	8004016 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004006:	4b5a      	ldr	r3, [pc, #360]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d121      	bne.n	8004056 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e0a6      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	2b02      	cmp	r3, #2
 800401c:	d107      	bne.n	800402e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800401e:	4b54      	ldr	r3, [pc, #336]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d115      	bne.n	8004056 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800402a:	2301      	movs	r3, #1
 800402c:	e09a      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d107      	bne.n	8004046 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004036:	4b4e      	ldr	r3, [pc, #312]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f003 0302 	and.w	r3, r3, #2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d109      	bne.n	8004056 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e08e      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004046:	4b4a      	ldr	r3, [pc, #296]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800404e:	2b00      	cmp	r3, #0
 8004050:	d101      	bne.n	8004056 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	e086      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004056:	4b46      	ldr	r3, [pc, #280]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	f023 0203 	bic.w	r2, r3, #3
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	4943      	ldr	r1, [pc, #268]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004064:	4313      	orrs	r3, r2
 8004066:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004068:	f7fe fc2a 	bl	80028c0 <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800406e:	e00a      	b.n	8004086 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004070:	f7fe fc26 	bl	80028c0 <HAL_GetTick>
 8004074:	4602      	mov	r2, r0
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	f241 3288 	movw	r2, #5000	; 0x1388
 800407e:	4293      	cmp	r3, r2
 8004080:	d901      	bls.n	8004086 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004082:	2303      	movs	r3, #3
 8004084:	e06e      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004086:	4b3a      	ldr	r3, [pc, #232]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004088:	689b      	ldr	r3, [r3, #8]
 800408a:	f003 020c 	and.w	r2, r3, #12
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	429a      	cmp	r2, r3
 8004096:	d1eb      	bne.n	8004070 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f003 0302 	and.w	r3, r3, #2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d010      	beq.n	80040c6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	4b31      	ldr	r3, [pc, #196]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 80040aa:	689b      	ldr	r3, [r3, #8]
 80040ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d208      	bcs.n	80040c6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040b4:	4b2e      	ldr	r3, [pc, #184]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	492b      	ldr	r1, [pc, #172]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 80040c2:	4313      	orrs	r3, r2
 80040c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040c6:	4b29      	ldr	r3, [pc, #164]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f003 0307 	and.w	r3, r3, #7
 80040ce:	683a      	ldr	r2, [r7, #0]
 80040d0:	429a      	cmp	r2, r3
 80040d2:	d210      	bcs.n	80040f6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040d4:	4b25      	ldr	r3, [pc, #148]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f023 0207 	bic.w	r2, r3, #7
 80040dc:	4923      	ldr	r1, [pc, #140]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040e4:	4b21      	ldr	r3, [pc, #132]	; (800416c <HAL_RCC_ClockConfig+0x1ec>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0307 	and.w	r3, r3, #7
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d001      	beq.n	80040f6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e036      	b.n	8004164 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0304 	and.w	r3, r3, #4
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d008      	beq.n	8004114 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004102:	4b1b      	ldr	r3, [pc, #108]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	4918      	ldr	r1, [pc, #96]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004110:	4313      	orrs	r3, r2
 8004112:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f003 0308 	and.w	r3, r3, #8
 800411c:	2b00      	cmp	r3, #0
 800411e:	d009      	beq.n	8004134 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004120:	4b13      	ldr	r3, [pc, #76]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004122:	689b      	ldr	r3, [r3, #8]
 8004124:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	691b      	ldr	r3, [r3, #16]
 800412c:	00db      	lsls	r3, r3, #3
 800412e:	4910      	ldr	r1, [pc, #64]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 8004130:	4313      	orrs	r3, r2
 8004132:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004134:	f000 f824 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8004138:	4602      	mov	r2, r0
 800413a:	4b0d      	ldr	r3, [pc, #52]	; (8004170 <HAL_RCC_ClockConfig+0x1f0>)
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	091b      	lsrs	r3, r3, #4
 8004140:	f003 030f 	and.w	r3, r3, #15
 8004144:	490b      	ldr	r1, [pc, #44]	; (8004174 <HAL_RCC_ClockConfig+0x1f4>)
 8004146:	5ccb      	ldrb	r3, [r1, r3]
 8004148:	f003 031f 	and.w	r3, r3, #31
 800414c:	fa22 f303 	lsr.w	r3, r2, r3
 8004150:	4a09      	ldr	r2, [pc, #36]	; (8004178 <HAL_RCC_ClockConfig+0x1f8>)
 8004152:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004154:	4b09      	ldr	r3, [pc, #36]	; (800417c <HAL_RCC_ClockConfig+0x1fc>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f7fe fb61 	bl	8002820 <HAL_InitTick>
 800415e:	4603      	mov	r3, r0
 8004160:	72fb      	strb	r3, [r7, #11]

  return status;
 8004162:	7afb      	ldrb	r3, [r7, #11]
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	40022000 	.word	0x40022000
 8004170:	40021000 	.word	0x40021000
 8004174:	0800622c 	.word	0x0800622c
 8004178:	20000004 	.word	0x20000004
 800417c:	20000008 	.word	0x20000008

08004180 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004180:	b480      	push	{r7}
 8004182:	b089      	sub	sp, #36	; 0x24
 8004184:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004186:	2300      	movs	r3, #0
 8004188:	61fb      	str	r3, [r7, #28]
 800418a:	2300      	movs	r3, #0
 800418c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800418e:	4b3e      	ldr	r3, [pc, #248]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
 8004196:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004198:	4b3b      	ldr	r3, [pc, #236]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	f003 0303 	and.w	r3, r3, #3
 80041a0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d005      	beq.n	80041b4 <HAL_RCC_GetSysClockFreq+0x34>
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	2b0c      	cmp	r3, #12
 80041ac:	d121      	bne.n	80041f2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d11e      	bne.n	80041f2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80041b4:	4b34      	ldr	r3, [pc, #208]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0308 	and.w	r3, r3, #8
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d107      	bne.n	80041d0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80041c0:	4b31      	ldr	r3, [pc, #196]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 80041c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80041c6:	0a1b      	lsrs	r3, r3, #8
 80041c8:	f003 030f 	and.w	r3, r3, #15
 80041cc:	61fb      	str	r3, [r7, #28]
 80041ce:	e005      	b.n	80041dc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80041d0:	4b2d      	ldr	r3, [pc, #180]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	091b      	lsrs	r3, r3, #4
 80041d6:	f003 030f 	and.w	r3, r3, #15
 80041da:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80041dc:	4a2b      	ldr	r2, [pc, #172]	; (800428c <HAL_RCC_GetSysClockFreq+0x10c>)
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041e4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d10d      	bne.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041f0:	e00a      	b.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80041f2:	693b      	ldr	r3, [r7, #16]
 80041f4:	2b04      	cmp	r3, #4
 80041f6:	d102      	bne.n	80041fe <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80041f8:	4b25      	ldr	r3, [pc, #148]	; (8004290 <HAL_RCC_GetSysClockFreq+0x110>)
 80041fa:	61bb      	str	r3, [r7, #24]
 80041fc:	e004      	b.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	2b08      	cmp	r3, #8
 8004202:	d101      	bne.n	8004208 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004204:	4b23      	ldr	r3, [pc, #140]	; (8004294 <HAL_RCC_GetSysClockFreq+0x114>)
 8004206:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	2b0c      	cmp	r3, #12
 800420c:	d134      	bne.n	8004278 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800420e:	4b1e      	ldr	r3, [pc, #120]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004210:	68db      	ldr	r3, [r3, #12]
 8004212:	f003 0303 	and.w	r3, r3, #3
 8004216:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	2b02      	cmp	r3, #2
 800421c:	d003      	beq.n	8004226 <HAL_RCC_GetSysClockFreq+0xa6>
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	2b03      	cmp	r3, #3
 8004222:	d003      	beq.n	800422c <HAL_RCC_GetSysClockFreq+0xac>
 8004224:	e005      	b.n	8004232 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004226:	4b1a      	ldr	r3, [pc, #104]	; (8004290 <HAL_RCC_GetSysClockFreq+0x110>)
 8004228:	617b      	str	r3, [r7, #20]
      break;
 800422a:	e005      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800422c:	4b19      	ldr	r3, [pc, #100]	; (8004294 <HAL_RCC_GetSysClockFreq+0x114>)
 800422e:	617b      	str	r3, [r7, #20]
      break;
 8004230:	e002      	b.n	8004238 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	617b      	str	r3, [r7, #20]
      break;
 8004236:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004238:	4b13      	ldr	r3, [pc, #76]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 800423a:	68db      	ldr	r3, [r3, #12]
 800423c:	091b      	lsrs	r3, r3, #4
 800423e:	f003 0307 	and.w	r3, r3, #7
 8004242:	3301      	adds	r3, #1
 8004244:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004246:	4b10      	ldr	r3, [pc, #64]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004248:	68db      	ldr	r3, [r3, #12]
 800424a:	0a1b      	lsrs	r3, r3, #8
 800424c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	fb03 f202 	mul.w	r2, r3, r2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	fbb2 f3f3 	udiv	r3, r2, r3
 800425c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800425e:	4b0a      	ldr	r3, [pc, #40]	; (8004288 <HAL_RCC_GetSysClockFreq+0x108>)
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	0e5b      	lsrs	r3, r3, #25
 8004264:	f003 0303 	and.w	r3, r3, #3
 8004268:	3301      	adds	r3, #1
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800426e:	697a      	ldr	r2, [r7, #20]
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	fbb2 f3f3 	udiv	r3, r2, r3
 8004276:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004278:	69bb      	ldr	r3, [r7, #24]
}
 800427a:	4618      	mov	r0, r3
 800427c:	3724      	adds	r7, #36	; 0x24
 800427e:	46bd      	mov	sp, r7
 8004280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	40021000 	.word	0x40021000
 800428c:	08006244 	.word	0x08006244
 8004290:	00f42400 	.word	0x00f42400
 8004294:	007a1200 	.word	0x007a1200

08004298 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800429c:	4b03      	ldr	r3, [pc, #12]	; (80042ac <HAL_RCC_GetHCLKFreq+0x14>)
 800429e:	681b      	ldr	r3, [r3, #0]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	20000004 	.word	0x20000004

080042b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80042b4:	f7ff fff0 	bl	8004298 <HAL_RCC_GetHCLKFreq>
 80042b8:	4602      	mov	r2, r0
 80042ba:	4b06      	ldr	r3, [pc, #24]	; (80042d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	0a1b      	lsrs	r3, r3, #8
 80042c0:	f003 0307 	and.w	r3, r3, #7
 80042c4:	4904      	ldr	r1, [pc, #16]	; (80042d8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80042c6:	5ccb      	ldrb	r3, [r1, r3]
 80042c8:	f003 031f 	and.w	r3, r3, #31
 80042cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	bd80      	pop	{r7, pc}
 80042d4:	40021000 	.word	0x40021000
 80042d8:	0800623c 	.word	0x0800623c

080042dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80042e0:	f7ff ffda 	bl	8004298 <HAL_RCC_GetHCLKFreq>
 80042e4:	4602      	mov	r2, r0
 80042e6:	4b06      	ldr	r3, [pc, #24]	; (8004300 <HAL_RCC_GetPCLK2Freq+0x24>)
 80042e8:	689b      	ldr	r3, [r3, #8]
 80042ea:	0adb      	lsrs	r3, r3, #11
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	4904      	ldr	r1, [pc, #16]	; (8004304 <HAL_RCC_GetPCLK2Freq+0x28>)
 80042f2:	5ccb      	ldrb	r3, [r1, r3]
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	40021000 	.word	0x40021000
 8004304:	0800623c 	.word	0x0800623c

08004308 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004310:	2300      	movs	r3, #0
 8004312:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004314:	4b2a      	ldr	r3, [pc, #168]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004318:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d003      	beq.n	8004328 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004320:	f7ff f9b6 	bl	8003690 <HAL_PWREx_GetVoltageRange>
 8004324:	6178      	str	r0, [r7, #20]
 8004326:	e014      	b.n	8004352 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004328:	4b25      	ldr	r3, [pc, #148]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800432a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800432c:	4a24      	ldr	r2, [pc, #144]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800432e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004332:	6593      	str	r3, [r2, #88]	; 0x58
 8004334:	4b22      	ldr	r3, [pc, #136]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004336:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004338:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800433c:	60fb      	str	r3, [r7, #12]
 800433e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004340:	f7ff f9a6 	bl	8003690 <HAL_PWREx_GetVoltageRange>
 8004344:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004346:	4b1e      	ldr	r3, [pc, #120]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800434a:	4a1d      	ldr	r2, [pc, #116]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800434c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004350:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004358:	d10b      	bne.n	8004372 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2b80      	cmp	r3, #128	; 0x80
 800435e:	d919      	bls.n	8004394 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2ba0      	cmp	r3, #160	; 0xa0
 8004364:	d902      	bls.n	800436c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004366:	2302      	movs	r3, #2
 8004368:	613b      	str	r3, [r7, #16]
 800436a:	e013      	b.n	8004394 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800436c:	2301      	movs	r3, #1
 800436e:	613b      	str	r3, [r7, #16]
 8004370:	e010      	b.n	8004394 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2b80      	cmp	r3, #128	; 0x80
 8004376:	d902      	bls.n	800437e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004378:	2303      	movs	r3, #3
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	e00a      	b.n	8004394 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2b80      	cmp	r3, #128	; 0x80
 8004382:	d102      	bne.n	800438a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004384:	2302      	movs	r3, #2
 8004386:	613b      	str	r3, [r7, #16]
 8004388:	e004      	b.n	8004394 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b70      	cmp	r3, #112	; 0x70
 800438e:	d101      	bne.n	8004394 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004390:	2301      	movs	r3, #1
 8004392:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004394:	4b0b      	ldr	r3, [pc, #44]	; (80043c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f023 0207 	bic.w	r2, r3, #7
 800439c:	4909      	ldr	r1, [pc, #36]	; (80043c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80043a4:	4b07      	ldr	r3, [pc, #28]	; (80043c4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0307 	and.w	r3, r3, #7
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d001      	beq.n	80043b6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e000      	b.n	80043b8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3718      	adds	r7, #24
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	40021000 	.word	0x40021000
 80043c4:	40022000 	.word	0x40022000

080043c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80043d0:	2300      	movs	r3, #0
 80043d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80043d4:	2300      	movs	r3, #0
 80043d6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d031      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80043ec:	d01a      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80043ee:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80043f2:	d814      	bhi.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x56>
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d009      	beq.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x44>
 80043f8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80043fc:	d10f      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80043fe:	4b5d      	ldr	r3, [pc, #372]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	4a5c      	ldr	r2, [pc, #368]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004408:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800440a:	e00c      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	3304      	adds	r3, #4
 8004410:	2100      	movs	r1, #0
 8004412:	4618      	mov	r0, r3
 8004414:	f000 f9de 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004418:	4603      	mov	r3, r0
 800441a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800441c:	e003      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	74fb      	strb	r3, [r7, #19]
      break;
 8004422:	e000      	b.n	8004426 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004424:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004426:	7cfb      	ldrb	r3, [r7, #19]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10b      	bne.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800442c:	4b51      	ldr	r3, [pc, #324]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800442e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004432:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800443a:	494e      	ldr	r1, [pc, #312]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800443c:	4313      	orrs	r3, r2
 800443e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004442:	e001      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004444:	7cfb      	ldrb	r3, [r7, #19]
 8004446:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 809e 	beq.w	8004592 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004456:	2300      	movs	r3, #0
 8004458:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800445a:	4b46      	ldr	r3, [pc, #280]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800445c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800445e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004462:	2b00      	cmp	r3, #0
 8004464:	d101      	bne.n	800446a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004466:	2301      	movs	r3, #1
 8004468:	e000      	b.n	800446c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 800446a:	2300      	movs	r3, #0
 800446c:	2b00      	cmp	r3, #0
 800446e:	d00d      	beq.n	800448c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004470:	4b40      	ldr	r3, [pc, #256]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004472:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004474:	4a3f      	ldr	r2, [pc, #252]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004476:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800447a:	6593      	str	r3, [r2, #88]	; 0x58
 800447c:	4b3d      	ldr	r3, [pc, #244]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800447e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004480:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004484:	60bb      	str	r3, [r7, #8]
 8004486:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004488:	2301      	movs	r3, #1
 800448a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800448c:	4b3a      	ldr	r3, [pc, #232]	; (8004578 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	4a39      	ldr	r2, [pc, #228]	; (8004578 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004496:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004498:	f7fe fa12 	bl	80028c0 <HAL_GetTick>
 800449c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800449e:	e009      	b.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044a0:	f7fe fa0e 	bl	80028c0 <HAL_GetTick>
 80044a4:	4602      	mov	r2, r0
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	1ad3      	subs	r3, r2, r3
 80044aa:	2b02      	cmp	r3, #2
 80044ac:	d902      	bls.n	80044b4 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	74fb      	strb	r3, [r7, #19]
        break;
 80044b2:	e005      	b.n	80044c0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80044b4:	4b30      	ldr	r3, [pc, #192]	; (8004578 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d0ef      	beq.n	80044a0 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 80044c0:	7cfb      	ldrb	r3, [r7, #19]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d15a      	bne.n	800457c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80044c6:	4b2b      	ldr	r3, [pc, #172]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044cc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044d0:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d01e      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	429a      	cmp	r2, r3
 80044e0:	d019      	beq.n	8004516 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80044e2:	4b24      	ldr	r3, [pc, #144]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044ec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044ee:	4b21      	ldr	r3, [pc, #132]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80044f4:	4a1f      	ldr	r2, [pc, #124]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80044f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044fe:	4b1d      	ldr	r3, [pc, #116]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004500:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004504:	4a1b      	ldr	r2, [pc, #108]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004506:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800450a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800450e:	4a19      	ldr	r2, [pc, #100]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004510:	697b      	ldr	r3, [r7, #20]
 8004512:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	2b00      	cmp	r3, #0
 800451e:	d016      	beq.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7fe f9ce 	bl	80028c0 <HAL_GetTick>
 8004524:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004526:	e00b      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004528:	f7fe f9ca 	bl	80028c0 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	f241 3288 	movw	r2, #5000	; 0x1388
 8004536:	4293      	cmp	r3, r2
 8004538:	d902      	bls.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 800453a:	2303      	movs	r3, #3
 800453c:	74fb      	strb	r3, [r7, #19]
            break;
 800453e:	e006      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004540:	4b0c      	ldr	r3, [pc, #48]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004542:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004546:	f003 0302 	and.w	r3, r3, #2
 800454a:	2b00      	cmp	r3, #0
 800454c:	d0ec      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800454e:	7cfb      	ldrb	r3, [r7, #19]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d10b      	bne.n	800456c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004554:	4b07      	ldr	r3, [pc, #28]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004556:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800455a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004562:	4904      	ldr	r1, [pc, #16]	; (8004574 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004564:	4313      	orrs	r3, r2
 8004566:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800456a:	e009      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800456c:	7cfb      	ldrb	r3, [r7, #19]
 800456e:	74bb      	strb	r3, [r7, #18]
 8004570:	e006      	b.n	8004580 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004572:	bf00      	nop
 8004574:	40021000 	.word	0x40021000
 8004578:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800457c:	7cfb      	ldrb	r3, [r7, #19]
 800457e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004580:	7c7b      	ldrb	r3, [r7, #17]
 8004582:	2b01      	cmp	r3, #1
 8004584:	d105      	bne.n	8004592 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004586:	4b8a      	ldr	r3, [pc, #552]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800458a:	4a89      	ldr	r2, [pc, #548]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800458c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004590:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d00a      	beq.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800459e:	4b84      	ldr	r3, [pc, #528]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045a4:	f023 0203 	bic.w	r2, r3, #3
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a1b      	ldr	r3, [r3, #32]
 80045ac:	4980      	ldr	r1, [pc, #512]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0302 	and.w	r3, r3, #2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00a      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80045c0:	4b7b      	ldr	r3, [pc, #492]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045c6:	f023 020c 	bic.w	r2, r3, #12
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ce:	4978      	ldr	r1, [pc, #480]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0320 	and.w	r3, r3, #32
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80045e2:	4b73      	ldr	r3, [pc, #460]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80045e8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045f0:	496f      	ldr	r1, [pc, #444]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80045f2:	4313      	orrs	r3, r2
 80045f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00a      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004604:	4b6a      	ldr	r3, [pc, #424]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004606:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800460a:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004612:	4967      	ldr	r1, [pc, #412]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004614:	4313      	orrs	r3, r2
 8004616:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004622:	2b00      	cmp	r3, #0
 8004624:	d00a      	beq.n	800463c <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004626:	4b62      	ldr	r3, [pc, #392]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004628:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800462c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004634:	495e      	ldr	r1, [pc, #376]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004636:	4313      	orrs	r3, r2
 8004638:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004644:	2b00      	cmp	r3, #0
 8004646:	d00a      	beq.n	800465e <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004648:	4b59      	ldr	r3, [pc, #356]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800464a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800464e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004656:	4956      	ldr	r1, [pc, #344]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004658:	4313      	orrs	r3, r2
 800465a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00a      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800466a:	4b51      	ldr	r3, [pc, #324]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800466c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004670:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004678:	494d      	ldr	r1, [pc, #308]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800467a:	4313      	orrs	r3, r2
 800467c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d028      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800468c:	4b48      	ldr	r3, [pc, #288]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800468e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004692:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	4945      	ldr	r1, [pc, #276]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800469c:	4313      	orrs	r3, r2
 800469e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80046aa:	d106      	bne.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046ac:	4b40      	ldr	r3, [pc, #256]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	4a3f      	ldr	r2, [pc, #252]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80046b6:	60d3      	str	r3, [r2, #12]
 80046b8:	e011      	b.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80046c2:	d10c      	bne.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	3304      	adds	r3, #4
 80046c8:	2101      	movs	r1, #1
 80046ca:	4618      	mov	r0, r3
 80046cc:	f000 f882 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 80046d0:	4603      	mov	r3, r0
 80046d2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80046d4:	7cfb      	ldrb	r3, [r7, #19]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d001      	beq.n	80046de <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80046da:	7cfb      	ldrb	r3, [r7, #19]
 80046dc:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d028      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046ea:	4b31      	ldr	r3, [pc, #196]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80046f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f8:	492d      	ldr	r1, [pc, #180]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80046fa:	4313      	orrs	r3, r2
 80046fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004704:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004708:	d106      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800470a:	4b29      	ldr	r3, [pc, #164]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	4a28      	ldr	r2, [pc, #160]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004710:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004714:	60d3      	str	r3, [r2, #12]
 8004716:	e011      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004720:	d10c      	bne.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	3304      	adds	r3, #4
 8004726:	2101      	movs	r1, #1
 8004728:	4618      	mov	r0, r3
 800472a:	f000 f853 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 800472e:	4603      	mov	r3, r0
 8004730:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004732:	7cfb      	ldrb	r3, [r7, #19]
 8004734:	2b00      	cmp	r3, #0
 8004736:	d001      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8004738:	7cfb      	ldrb	r3, [r7, #19]
 800473a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d01c      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004748:	4b19      	ldr	r3, [pc, #100]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800474a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800474e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004756:	4916      	ldr	r1, [pc, #88]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004758:	4313      	orrs	r3, r2
 800475a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004762:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004766:	d10c      	bne.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3304      	adds	r3, #4
 800476c:	2102      	movs	r1, #2
 800476e:	4618      	mov	r0, r3
 8004770:	f000 f830 	bl	80047d4 <RCCEx_PLLSAI1_Config>
 8004774:	4603      	mov	r3, r0
 8004776:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004778:	7cfb      	ldrb	r3, [r7, #19]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800477e:	7cfb      	ldrb	r3, [r7, #19]
 8004780:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00a      	beq.n	80047a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800478e:	4b08      	ldr	r3, [pc, #32]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004790:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004794:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800479c:	4904      	ldr	r1, [pc, #16]	; (80047b0 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800479e:	4313      	orrs	r3, r2
 80047a0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80047a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80047a6:	4618      	mov	r0, r3
 80047a8:	3718      	adds	r7, #24
 80047aa:	46bd      	mov	sp, r7
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	40021000 	.word	0x40021000

080047b4 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 80047b4:	b480      	push	{r7}
 80047b6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 80047b8:	4b05      	ldr	r3, [pc, #20]	; (80047d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a04      	ldr	r2, [pc, #16]	; (80047d0 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 80047be:	f043 0304 	orr.w	r3, r3, #4
 80047c2:	6013      	str	r3, [r2, #0]
}
 80047c4:	bf00      	nop
 80047c6:	46bd      	mov	sp, r7
 80047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047cc:	4770      	bx	lr
 80047ce:	bf00      	nop
 80047d0:	40021000 	.word	0x40021000

080047d4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
 80047dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80047de:	2300      	movs	r3, #0
 80047e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047e2:	4b74      	ldr	r3, [pc, #464]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d018      	beq.n	8004820 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80047ee:	4b71      	ldr	r3, [pc, #452]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80047f0:	68db      	ldr	r3, [r3, #12]
 80047f2:	f003 0203 	and.w	r2, r3, #3
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d10d      	bne.n	800481a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
       ||
 8004802:	2b00      	cmp	r3, #0
 8004804:	d009      	beq.n	800481a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004806:	4b6b      	ldr	r3, [pc, #428]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	091b      	lsrs	r3, r3, #4
 800480c:	f003 0307 	and.w	r3, r3, #7
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
       ||
 8004816:	429a      	cmp	r2, r3
 8004818:	d047      	beq.n	80048aa <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	73fb      	strb	r3, [r7, #15]
 800481e:	e044      	b.n	80048aa <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b03      	cmp	r3, #3
 8004826:	d018      	beq.n	800485a <RCCEx_PLLSAI1_Config+0x86>
 8004828:	2b03      	cmp	r3, #3
 800482a:	d825      	bhi.n	8004878 <RCCEx_PLLSAI1_Config+0xa4>
 800482c:	2b01      	cmp	r3, #1
 800482e:	d002      	beq.n	8004836 <RCCEx_PLLSAI1_Config+0x62>
 8004830:	2b02      	cmp	r3, #2
 8004832:	d009      	beq.n	8004848 <RCCEx_PLLSAI1_Config+0x74>
 8004834:	e020      	b.n	8004878 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004836:	4b5f      	ldr	r3, [pc, #380]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d11d      	bne.n	800487e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004846:	e01a      	b.n	800487e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004848:	4b5a      	ldr	r3, [pc, #360]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004850:	2b00      	cmp	r3, #0
 8004852:	d116      	bne.n	8004882 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004858:	e013      	b.n	8004882 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800485a:	4b56      	ldr	r3, [pc, #344]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d10f      	bne.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004866:	4b53      	ldr	r3, [pc, #332]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800486e:	2b00      	cmp	r3, #0
 8004870:	d109      	bne.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004876:	e006      	b.n	8004886 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	73fb      	strb	r3, [r7, #15]
      break;
 800487c:	e004      	b.n	8004888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800487e:	bf00      	nop
 8004880:	e002      	b.n	8004888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004882:	bf00      	nop
 8004884:	e000      	b.n	8004888 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004886:	bf00      	nop
    }

    if(status == HAL_OK)
 8004888:	7bfb      	ldrb	r3, [r7, #15]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d10d      	bne.n	80048aa <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800488e:	4b49      	ldr	r3, [pc, #292]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004890:	68db      	ldr	r3, [r3, #12]
 8004892:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6819      	ldr	r1, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	3b01      	subs	r3, #1
 80048a0:	011b      	lsls	r3, r3, #4
 80048a2:	430b      	orrs	r3, r1
 80048a4:	4943      	ldr	r1, [pc, #268]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048a6:	4313      	orrs	r3, r2
 80048a8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80048aa:	7bfb      	ldrb	r3, [r7, #15]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d17c      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80048b0:	4b40      	ldr	r3, [pc, #256]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a3f      	ldr	r2, [pc, #252]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048b6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80048ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048bc:	f7fe f800 	bl	80028c0 <HAL_GetTick>
 80048c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048c2:	e009      	b.n	80048d8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048c4:	f7fd fffc 	bl	80028c0 <HAL_GetTick>
 80048c8:	4602      	mov	r2, r0
 80048ca:	68bb      	ldr	r3, [r7, #8]
 80048cc:	1ad3      	subs	r3, r2, r3
 80048ce:	2b02      	cmp	r3, #2
 80048d0:	d902      	bls.n	80048d8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80048d2:	2303      	movs	r3, #3
 80048d4:	73fb      	strb	r3, [r7, #15]
        break;
 80048d6:	e005      	b.n	80048e4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80048d8:	4b36      	ldr	r3, [pc, #216]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d1ef      	bne.n	80048c4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048e4:	7bfb      	ldrb	r3, [r7, #15]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d15f      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d110      	bne.n	8004912 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80048f0:	4b30      	ldr	r3, [pc, #192]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80048f2:	691b      	ldr	r3, [r3, #16]
 80048f4:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 80048f8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80048fc:	687a      	ldr	r2, [r7, #4]
 80048fe:	6892      	ldr	r2, [r2, #8]
 8004900:	0211      	lsls	r1, r2, #8
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	68d2      	ldr	r2, [r2, #12]
 8004906:	06d2      	lsls	r2, r2, #27
 8004908:	430a      	orrs	r2, r1
 800490a:	492a      	ldr	r1, [pc, #168]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800490c:	4313      	orrs	r3, r2
 800490e:	610b      	str	r3, [r1, #16]
 8004910:	e027      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004912:	683b      	ldr	r3, [r7, #0]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d112      	bne.n	800493e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004918:	4b26      	ldr	r3, [pc, #152]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800491a:	691b      	ldr	r3, [r3, #16]
 800491c:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004920:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004924:	687a      	ldr	r2, [r7, #4]
 8004926:	6892      	ldr	r2, [r2, #8]
 8004928:	0211      	lsls	r1, r2, #8
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	6912      	ldr	r2, [r2, #16]
 800492e:	0852      	lsrs	r2, r2, #1
 8004930:	3a01      	subs	r2, #1
 8004932:	0552      	lsls	r2, r2, #21
 8004934:	430a      	orrs	r2, r1
 8004936:	491f      	ldr	r1, [pc, #124]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004938:	4313      	orrs	r3, r2
 800493a:	610b      	str	r3, [r1, #16]
 800493c:	e011      	b.n	8004962 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800493e:	4b1d      	ldr	r3, [pc, #116]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004940:	691b      	ldr	r3, [r3, #16]
 8004942:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004946:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6892      	ldr	r2, [r2, #8]
 800494e:	0211      	lsls	r1, r2, #8
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	6952      	ldr	r2, [r2, #20]
 8004954:	0852      	lsrs	r2, r2, #1
 8004956:	3a01      	subs	r2, #1
 8004958:	0652      	lsls	r2, r2, #25
 800495a:	430a      	orrs	r2, r1
 800495c:	4915      	ldr	r1, [pc, #84]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800495e:	4313      	orrs	r3, r2
 8004960:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004962:	4b14      	ldr	r3, [pc, #80]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	4a13      	ldr	r2, [pc, #76]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004968:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800496c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496e:	f7fd ffa7 	bl	80028c0 <HAL_GetTick>
 8004972:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004974:	e009      	b.n	800498a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004976:	f7fd ffa3 	bl	80028c0 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	2b02      	cmp	r3, #2
 8004982:	d902      	bls.n	800498a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	73fb      	strb	r3, [r7, #15]
          break;
 8004988:	e005      	b.n	8004996 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800498a:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004992:	2b00      	cmp	r3, #0
 8004994:	d0ef      	beq.n	8004976 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004996:	7bfb      	ldrb	r3, [r7, #15]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d106      	bne.n	80049aa <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800499c:	4b05      	ldr	r3, [pc, #20]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	4903      	ldr	r1, [pc, #12]	; (80049b4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80049a6:	4313      	orrs	r3, r2
 80049a8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80049aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	3710      	adds	r7, #16
 80049b0:	46bd      	mov	sp, r7
 80049b2:	bd80      	pop	{r7, pc}
 80049b4:	40021000 	.word	0x40021000

080049b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e095      	b.n	8004af6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d108      	bne.n	80049e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049da:	d009      	beq.n	80049f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2200      	movs	r2, #0
 80049e0:	61da      	str	r2, [r3, #28]
 80049e2:	e005      	b.n	80049f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2200      	movs	r2, #0
 80049e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d106      	bne.n	8004a10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2200      	movs	r2, #0
 8004a06:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	f7fd fd88 	bl	8002520 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	68db      	ldr	r3, [r3, #12]
 8004a2c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a30:	d902      	bls.n	8004a38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004a32:	2300      	movs	r3, #0
 8004a34:	60fb      	str	r3, [r7, #12]
 8004a36:	e002      	b.n	8004a3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004a38:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004a46:	d007      	beq.n	8004a58 <HAL_SPI_Init+0xa0>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	68db      	ldr	r3, [r3, #12]
 8004a4c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004a50:	d002      	beq.n	8004a58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2200      	movs	r2, #0
 8004a56:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004a68:	431a      	orrs	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	691b      	ldr	r3, [r3, #16]
 8004a6e:	f003 0302 	and.w	r3, r3, #2
 8004a72:	431a      	orrs	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	f003 0301 	and.w	r3, r3, #1
 8004a7c:	431a      	orrs	r2, r3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a86:	431a      	orrs	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	69db      	ldr	r3, [r3, #28]
 8004a8c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a90:	431a      	orrs	r2, r3
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6a1b      	ldr	r3, [r3, #32]
 8004a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a9a:	ea42 0103 	orr.w	r1, r2, r3
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	430a      	orrs	r2, r1
 8004aac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	699b      	ldr	r3, [r3, #24]
 8004ab2:	0c1b      	lsrs	r3, r3, #16
 8004ab4:	f003 0204 	and.w	r2, r3, #4
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004abc:	f003 0310 	and.w	r3, r3, #16
 8004ac0:	431a      	orrs	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ac6:	f003 0308 	and.w	r3, r3, #8
 8004aca:	431a      	orrs	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	68db      	ldr	r3, [r3, #12]
 8004ad0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8004ad4:	ea42 0103 	orr.w	r1, r2, r3
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2201      	movs	r2, #1
 8004af0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004af4:	2300      	movs	r3, #0
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	3710      	adds	r7, #16
 8004afa:	46bd      	mov	sp, r7
 8004afc:	bd80      	pop	{r7, pc}

08004afe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004afe:	b580      	push	{r7, lr}
 8004b00:	b08a      	sub	sp, #40	; 0x28
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	60f8      	str	r0, [r7, #12]
 8004b06:	60b9      	str	r1, [r7, #8]
 8004b08:	607a      	str	r2, [r7, #4]
 8004b0a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004b10:	2300      	movs	r3, #0
 8004b12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004b1c:	2b01      	cmp	r3, #1
 8004b1e:	d101      	bne.n	8004b24 <HAL_SPI_TransmitReceive+0x26>
 8004b20:	2302      	movs	r3, #2
 8004b22:	e1fb      	b.n	8004f1c <HAL_SPI_TransmitReceive+0x41e>
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b2c:	f7fd fec8 	bl	80028c0 <HAL_GetTick>
 8004b30:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b38:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8004b40:	887b      	ldrh	r3, [r7, #2]
 8004b42:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8004b44:	887b      	ldrh	r3, [r7, #2]
 8004b46:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004b48:	7efb      	ldrb	r3, [r7, #27]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d00e      	beq.n	8004b6c <HAL_SPI_TransmitReceive+0x6e>
 8004b4e:	697b      	ldr	r3, [r7, #20]
 8004b50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b54:	d106      	bne.n	8004b64 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d102      	bne.n	8004b64 <HAL_SPI_TransmitReceive+0x66>
 8004b5e:	7efb      	ldrb	r3, [r7, #27]
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d003      	beq.n	8004b6c <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8004b64:	2302      	movs	r3, #2
 8004b66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004b6a:	e1cd      	b.n	8004f08 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d005      	beq.n	8004b7e <HAL_SPI_TransmitReceive+0x80>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d002      	beq.n	8004b7e <HAL_SPI_TransmitReceive+0x80>
 8004b78:	887b      	ldrh	r3, [r7, #2]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d103      	bne.n	8004b86 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8004b84:	e1c0      	b.n	8004f08 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004b8c:	b2db      	uxtb	r3, r3
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	d003      	beq.n	8004b9a <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2205      	movs	r2, #5
 8004b96:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	687a      	ldr	r2, [r7, #4]
 8004ba4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	887a      	ldrh	r2, [r7, #2]
 8004baa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	887a      	ldrh	r2, [r7, #2]
 8004bb2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	68ba      	ldr	r2, [r7, #8]
 8004bba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	887a      	ldrh	r2, [r7, #2]
 8004bc0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	887a      	ldrh	r2, [r7, #2]
 8004bc6:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004bdc:	d802      	bhi.n	8004be4 <HAL_SPI_TransmitReceive+0xe6>
 8004bde:	8a3b      	ldrh	r3, [r7, #16]
 8004be0:	2b01      	cmp	r3, #1
 8004be2:	d908      	bls.n	8004bf6 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	685a      	ldr	r2, [r3, #4]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004bf2:	605a      	str	r2, [r3, #4]
 8004bf4:	e007      	b.n	8004c06 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	685a      	ldr	r2, [r3, #4]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c04:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c10:	2b40      	cmp	r3, #64	; 0x40
 8004c12:	d007      	beq.n	8004c24 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004c22:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004c2c:	d97c      	bls.n	8004d28 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d002      	beq.n	8004c3c <HAL_SPI_TransmitReceive+0x13e>
 8004c36:	8a7b      	ldrh	r3, [r7, #18]
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d169      	bne.n	8004d10 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c40:	881a      	ldrh	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c4c:	1c9a      	adds	r2, r3, #2
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c56:	b29b      	uxth	r3, r3
 8004c58:	3b01      	subs	r3, #1
 8004c5a:	b29a      	uxth	r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c60:	e056      	b.n	8004d10 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	f003 0302 	and.w	r3, r3, #2
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d11b      	bne.n	8004ca8 <HAL_SPI_TransmitReceive+0x1aa>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c74:	b29b      	uxth	r3, r3
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d016      	beq.n	8004ca8 <HAL_SPI_TransmitReceive+0x1aa>
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	2b01      	cmp	r3, #1
 8004c7e:	d113      	bne.n	8004ca8 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c84:	881a      	ldrh	r2, [r3, #0]
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c90:	1c9a      	adds	r2, r3, #2
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	689b      	ldr	r3, [r3, #8]
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b01      	cmp	r3, #1
 8004cb4:	d11c      	bne.n	8004cf0 <HAL_SPI_TransmitReceive+0x1f2>
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004cbc:	b29b      	uxth	r3, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d016      	beq.n	8004cf0 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68da      	ldr	r2, [r3, #12]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ccc:	b292      	uxth	r2, r2
 8004cce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd4:	1c9a      	adds	r2, r3, #2
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ce0:	b29b      	uxth	r3, r3
 8004ce2:	3b01      	subs	r3, #1
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004cec:	2301      	movs	r3, #1
 8004cee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004cf0:	f7fd fde6 	bl	80028c0 <HAL_GetTick>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	1ad3      	subs	r3, r2, r3
 8004cfa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d807      	bhi.n	8004d10 <HAL_SPI_TransmitReceive+0x212>
 8004d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d06:	d003      	beq.n	8004d10 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004d0e:	e0fb      	b.n	8004f08 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d1a3      	bne.n	8004c62 <HAL_SPI_TransmitReceive+0x164>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d19d      	bne.n	8004c62 <HAL_SPI_TransmitReceive+0x164>
 8004d26:	e0df      	b.n	8004ee8 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d003      	beq.n	8004d38 <HAL_SPI_TransmitReceive+0x23a>
 8004d30:	8a7b      	ldrh	r3, [r7, #18]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	f040 80cb 	bne.w	8004ece <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d912      	bls.n	8004d68 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d46:	881a      	ldrh	r2, [r3, #0]
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d52:	1c9a      	adds	r2, r3, #2
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d5c:	b29b      	uxth	r3, r3
 8004d5e:	3b02      	subs	r3, #2
 8004d60:	b29a      	uxth	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004d66:	e0b2      	b.n	8004ece <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	330c      	adds	r3, #12
 8004d72:	7812      	ldrb	r2, [r2, #0]
 8004d74:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d7a:	1c5a      	adds	r2, r3, #1
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	3b01      	subs	r3, #1
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d8e:	e09e      	b.n	8004ece <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b02      	cmp	r3, #2
 8004d9c:	d134      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x30a>
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d02f      	beq.n	8004e08 <HAL_SPI_TransmitReceive+0x30a>
 8004da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004daa:	2b01      	cmp	r3, #1
 8004dac:	d12c      	bne.n	8004e08 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d912      	bls.n	8004dde <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbc:	881a      	ldrh	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dc8:	1c9a      	adds	r2, r3, #2
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	3b02      	subs	r3, #2
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004ddc:	e012      	b.n	8004e04 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	330c      	adds	r3, #12
 8004de8:	7812      	ldrb	r2, [r2, #0]
 8004dea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e04:	2300      	movs	r3, #0
 8004e06:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d148      	bne.n	8004ea8 <HAL_SPI_TransmitReceive+0x3aa>
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d042      	beq.n	8004ea8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d923      	bls.n	8004e76 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	68da      	ldr	r2, [r3, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e38:	b292      	uxth	r2, r2
 8004e3a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e40:	1c9a      	adds	r2, r3, #2
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	3b02      	subs	r3, #2
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d81f      	bhi.n	8004ea4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	685a      	ldr	r2, [r3, #4]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004e72:	605a      	str	r2, [r3, #4]
 8004e74:	e016      	b.n	8004ea4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f103 020c 	add.w	r2, r3, #12
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e82:	7812      	ldrb	r2, [r2, #0]
 8004e84:	b2d2      	uxtb	r2, r2
 8004e86:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ea8:	f7fd fd0a 	bl	80028c0 <HAL_GetTick>
 8004eac:	4602      	mov	r2, r0
 8004eae:	69fb      	ldr	r3, [r7, #28]
 8004eb0:	1ad3      	subs	r3, r2, r3
 8004eb2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d803      	bhi.n	8004ec0 <HAL_SPI_TransmitReceive+0x3c2>
 8004eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ebe:	d102      	bne.n	8004ec6 <HAL_SPI_TransmitReceive+0x3c8>
 8004ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d103      	bne.n	8004ece <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8004ecc:	e01c      	b.n	8004f08 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ed2:	b29b      	uxth	r3, r3
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	f47f af5b 	bne.w	8004d90 <HAL_SPI_TransmitReceive+0x292>
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f47f af54 	bne.w	8004d90 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ee8:	69fa      	ldr	r2, [r7, #28]
 8004eea:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004eec:	68f8      	ldr	r0, [r7, #12]
 8004eee:	f000 f937 	bl	8005160 <SPI_EndRxTxTransaction>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d006      	beq.n	8004f06 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2220      	movs	r2, #32
 8004f02:	661a      	str	r2, [r3, #96]	; 0x60
 8004f04:	e000      	b.n	8004f08 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8004f06:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004f18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3728      	adds	r7, #40	; 0x28
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}

08004f24 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b088      	sub	sp, #32
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	60f8      	str	r0, [r7, #12]
 8004f2c:	60b9      	str	r1, [r7, #8]
 8004f2e:	603b      	str	r3, [r7, #0]
 8004f30:	4613      	mov	r3, r2
 8004f32:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f34:	f7fd fcc4 	bl	80028c0 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f3c:	1a9b      	subs	r3, r3, r2
 8004f3e:	683a      	ldr	r2, [r7, #0]
 8004f40:	4413      	add	r3, r2
 8004f42:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f44:	f7fd fcbc 	bl	80028c0 <HAL_GetTick>
 8004f48:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f4a:	4b39      	ldr	r3, [pc, #228]	; (8005030 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	015b      	lsls	r3, r3, #5
 8004f50:	0d1b      	lsrs	r3, r3, #20
 8004f52:	69fa      	ldr	r2, [r7, #28]
 8004f54:	fb02 f303 	mul.w	r3, r2, r3
 8004f58:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f5a:	e054      	b.n	8005006 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f62:	d050      	beq.n	8005006 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f64:	f7fd fcac 	bl	80028c0 <HAL_GetTick>
 8004f68:	4602      	mov	r2, r0
 8004f6a:	69bb      	ldr	r3, [r7, #24]
 8004f6c:	1ad3      	subs	r3, r2, r3
 8004f6e:	69fa      	ldr	r2, [r7, #28]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d902      	bls.n	8004f7a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d13d      	bne.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f88:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	685b      	ldr	r3, [r3, #4]
 8004f8e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f92:	d111      	bne.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f9c:	d004      	beq.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fa6:	d107      	bne.n	8004fb8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fb6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fbc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fc0:	d10f      	bne.n	8004fe2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fd0:	601a      	str	r2, [r3, #0]
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fe0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2201      	movs	r2, #1
 8004fe6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e017      	b.n	8005026 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d101      	bne.n	8005000 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	3b01      	subs	r3, #1
 8005004:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	4013      	ands	r3, r2
 8005010:	68ba      	ldr	r2, [r7, #8]
 8005012:	429a      	cmp	r2, r3
 8005014:	bf0c      	ite	eq
 8005016:	2301      	moveq	r3, #1
 8005018:	2300      	movne	r3, #0
 800501a:	b2db      	uxtb	r3, r3
 800501c:	461a      	mov	r2, r3
 800501e:	79fb      	ldrb	r3, [r7, #7]
 8005020:	429a      	cmp	r2, r3
 8005022:	d19b      	bne.n	8004f5c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005024:	2300      	movs	r3, #0
}
 8005026:	4618      	mov	r0, r3
 8005028:	3720      	adds	r7, #32
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20000004 	.word	0x20000004

08005034 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b08a      	sub	sp, #40	; 0x28
 8005038:	af00      	add	r7, sp, #0
 800503a:	60f8      	str	r0, [r7, #12]
 800503c:	60b9      	str	r1, [r7, #8]
 800503e:	607a      	str	r2, [r7, #4]
 8005040:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005042:	2300      	movs	r3, #0
 8005044:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005046:	f7fd fc3b 	bl	80028c0 <HAL_GetTick>
 800504a:	4602      	mov	r2, r0
 800504c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504e:	1a9b      	subs	r3, r3, r2
 8005050:	683a      	ldr	r2, [r7, #0]
 8005052:	4413      	add	r3, r2
 8005054:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005056:	f7fd fc33 	bl	80028c0 <HAL_GetTick>
 800505a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	330c      	adds	r3, #12
 8005062:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005064:	4b3d      	ldr	r3, [pc, #244]	; (800515c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005066:	681a      	ldr	r2, [r3, #0]
 8005068:	4613      	mov	r3, r2
 800506a:	009b      	lsls	r3, r3, #2
 800506c:	4413      	add	r3, r2
 800506e:	00da      	lsls	r2, r3, #3
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	0d1b      	lsrs	r3, r3, #20
 8005074:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005076:	fb02 f303 	mul.w	r3, r2, r3
 800507a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800507c:	e060      	b.n	8005140 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005084:	d107      	bne.n	8005096 <SPI_WaitFifoStateUntilTimeout+0x62>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d104      	bne.n	8005096 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	781b      	ldrb	r3, [r3, #0]
 8005090:	b2db      	uxtb	r3, r3
 8005092:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005094:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	f1b3 3fff 	cmp.w	r3, #4294967295
 800509c:	d050      	beq.n	8005140 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800509e:	f7fd fc0f 	bl	80028c0 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	6a3b      	ldr	r3, [r7, #32]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050aa:	429a      	cmp	r2, r3
 80050ac:	d902      	bls.n	80050b4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d13d      	bne.n	8005130 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	685a      	ldr	r2, [r3, #4]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050c2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050cc:	d111      	bne.n	80050f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	689b      	ldr	r3, [r3, #8]
 80050d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050d6:	d004      	beq.n	80050e2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050e0:	d107      	bne.n	80050f2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681a      	ldr	r2, [r3, #0]
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050f0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050fa:	d10f      	bne.n	800511c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	681a      	ldr	r2, [r3, #0]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800510a:	601a      	str	r2, [r3, #0]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681a      	ldr	r2, [r3, #0]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800511a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	2201      	movs	r2, #1
 8005120:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e010      	b.n	8005152 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005136:	2300      	movs	r3, #0
 8005138:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800513a:	69bb      	ldr	r3, [r7, #24]
 800513c:	3b01      	subs	r3, #1
 800513e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	689a      	ldr	r2, [r3, #8]
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	4013      	ands	r3, r2
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	429a      	cmp	r2, r3
 800514e:	d196      	bne.n	800507e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3728      	adds	r7, #40	; 0x28
 8005156:	46bd      	mov	sp, r7
 8005158:	bd80      	pop	{r7, pc}
 800515a:	bf00      	nop
 800515c:	20000004 	.word	0x20000004

08005160 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af02      	add	r7, sp, #8
 8005166:	60f8      	str	r0, [r7, #12]
 8005168:	60b9      	str	r1, [r7, #8]
 800516a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	9300      	str	r3, [sp, #0]
 8005170:	68bb      	ldr	r3, [r7, #8]
 8005172:	2200      	movs	r2, #0
 8005174:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f7ff ff5b 	bl	8005034 <SPI_WaitFifoStateUntilTimeout>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d007      	beq.n	8005194 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005188:	f043 0220 	orr.w	r2, r3, #32
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005190:	2303      	movs	r3, #3
 8005192:	e027      	b.n	80051e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	9300      	str	r3, [sp, #0]
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2200      	movs	r2, #0
 800519c:	2180      	movs	r1, #128	; 0x80
 800519e:	68f8      	ldr	r0, [r7, #12]
 80051a0:	f7ff fec0 	bl	8004f24 <SPI_WaitFlagStateUntilTimeout>
 80051a4:	4603      	mov	r3, r0
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d007      	beq.n	80051ba <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051ae:	f043 0220 	orr.w	r2, r3, #32
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	e014      	b.n	80051e4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	9300      	str	r3, [sp, #0]
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	2200      	movs	r2, #0
 80051c2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80051c6:	68f8      	ldr	r0, [r7, #12]
 80051c8:	f7ff ff34 	bl	8005034 <SPI_WaitFifoStateUntilTimeout>
 80051cc:	4603      	mov	r3, r0
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d007      	beq.n	80051e2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051d6:	f043 0220 	orr.w	r2, r3, #32
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e000      	b.n	80051e4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80051e2:	2300      	movs	r3, #0
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3710      	adds	r7, #16
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}

080051ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b082      	sub	sp, #8
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d101      	bne.n	80051fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051fa:	2301      	movs	r3, #1
 80051fc:	e049      	b.n	8005292 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d106      	bne.n	8005218 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2200      	movs	r2, #0
 800520e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7fd f9d8 	bl	80025c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2202      	movs	r2, #2
 800521c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681a      	ldr	r2, [r3, #0]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	3304      	adds	r3, #4
 8005228:	4619      	mov	r1, r3
 800522a:	4610      	mov	r0, r2
 800522c:	f000 f9ca 	bl	80055c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	2201      	movs	r2, #1
 8005254:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2201      	movs	r2, #1
 800525c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2201      	movs	r2, #1
 8005264:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2201      	movs	r2, #1
 8005274:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2201      	movs	r2, #1
 800527c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2201      	movs	r2, #1
 8005284:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005290:	2300      	movs	r3, #0
}
 8005292:	4618      	mov	r0, r3
 8005294:	3708      	adds	r7, #8
 8005296:	46bd      	mov	sp, r7
 8005298:	bd80      	pop	{r7, pc}
	...

0800529c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d001      	beq.n	80052b4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052b0:	2301      	movs	r3, #1
 80052b2:	e033      	b.n	800531c <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	4a19      	ldr	r2, [pc, #100]	; (8005328 <HAL_TIM_Base_Start+0x8c>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d009      	beq.n	80052da <HAL_TIM_Base_Start+0x3e>
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ce:	d004      	beq.n	80052da <HAL_TIM_Base_Start+0x3e>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a15      	ldr	r2, [pc, #84]	; (800532c <HAL_TIM_Base_Start+0x90>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d115      	bne.n	8005306 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	4b13      	ldr	r3, [pc, #76]	; (8005330 <HAL_TIM_Base_Start+0x94>)
 80052e2:	4013      	ands	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2b06      	cmp	r3, #6
 80052ea:	d015      	beq.n	8005318 <HAL_TIM_Base_Start+0x7c>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052f2:	d011      	beq.n	8005318 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f042 0201 	orr.w	r2, r2, #1
 8005302:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005304:	e008      	b.n	8005318 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f042 0201 	orr.w	r2, r2, #1
 8005314:	601a      	str	r2, [r3, #0]
 8005316:	e000      	b.n	800531a <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005318:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800531a:	2300      	movs	r3, #0
}
 800531c:	4618      	mov	r0, r3
 800531e:	3714      	adds	r7, #20
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr
 8005328:	40012c00 	.word	0x40012c00
 800532c:	40014000 	.word	0x40014000
 8005330:	00010007 	.word	0x00010007

08005334 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b082      	sub	sp, #8
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	691b      	ldr	r3, [r3, #16]
 8005342:	f003 0302 	and.w	r3, r3, #2
 8005346:	2b02      	cmp	r3, #2
 8005348:	d122      	bne.n	8005390 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	f003 0302 	and.w	r3, r3, #2
 8005354:	2b02      	cmp	r3, #2
 8005356:	d11b      	bne.n	8005390 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f06f 0202 	mvn.w	r2, #2
 8005360:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2201      	movs	r2, #1
 8005366:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	699b      	ldr	r3, [r3, #24]
 800536e:	f003 0303 	and.w	r3, r3, #3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d003      	beq.n	800537e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005376:	6878      	ldr	r0, [r7, #4]
 8005378:	f000 f905 	bl	8005586 <HAL_TIM_IC_CaptureCallback>
 800537c:	e005      	b.n	800538a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f8f7 	bl	8005572 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f000 f908 	bl	800559a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2200      	movs	r2, #0
 800538e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	691b      	ldr	r3, [r3, #16]
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b04      	cmp	r3, #4
 800539c:	d122      	bne.n	80053e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	68db      	ldr	r3, [r3, #12]
 80053a4:	f003 0304 	and.w	r3, r3, #4
 80053a8:	2b04      	cmp	r3, #4
 80053aa:	d11b      	bne.n	80053e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0204 	mvn.w	r2, #4
 80053b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2202      	movs	r2, #2
 80053ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	699b      	ldr	r3, [r3, #24]
 80053c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f8db 	bl	8005586 <HAL_TIM_IC_CaptureCallback>
 80053d0:	e005      	b.n	80053de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f8cd 	bl	8005572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f8de 	bl	800559a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	691b      	ldr	r3, [r3, #16]
 80053ea:	f003 0308 	and.w	r3, r3, #8
 80053ee:	2b08      	cmp	r3, #8
 80053f0:	d122      	bne.n	8005438 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	f003 0308 	and.w	r3, r3, #8
 80053fc:	2b08      	cmp	r3, #8
 80053fe:	d11b      	bne.n	8005438 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f06f 0208 	mvn.w	r2, #8
 8005408:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2204      	movs	r2, #4
 800540e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	69db      	ldr	r3, [r3, #28]
 8005416:	f003 0303 	and.w	r3, r3, #3
 800541a:	2b00      	cmp	r3, #0
 800541c:	d003      	beq.n	8005426 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f8b1 	bl	8005586 <HAL_TIM_IC_CaptureCallback>
 8005424:	e005      	b.n	8005432 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 f8a3 	bl	8005572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f8b4 	bl	800559a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	691b      	ldr	r3, [r3, #16]
 800543e:	f003 0310 	and.w	r3, r3, #16
 8005442:	2b10      	cmp	r3, #16
 8005444:	d122      	bne.n	800548c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68db      	ldr	r3, [r3, #12]
 800544c:	f003 0310 	and.w	r3, r3, #16
 8005450:	2b10      	cmp	r3, #16
 8005452:	d11b      	bne.n	800548c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f06f 0210 	mvn.w	r2, #16
 800545c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2208      	movs	r2, #8
 8005462:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	69db      	ldr	r3, [r3, #28]
 800546a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800546e:	2b00      	cmp	r3, #0
 8005470:	d003      	beq.n	800547a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f887 	bl	8005586 <HAL_TIM_IC_CaptureCallback>
 8005478:	e005      	b.n	8005486 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800547a:	6878      	ldr	r0, [r7, #4]
 800547c:	f000 f879 	bl	8005572 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f000 f88a 	bl	800559a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2200      	movs	r2, #0
 800548a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b01      	cmp	r3, #1
 8005498:	d10e      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	f003 0301 	and.w	r3, r3, #1
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d107      	bne.n	80054b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f06f 0201 	mvn.w	r2, #1
 80054b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f7fc ff4e 	bl	8002354 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	691b      	ldr	r3, [r3, #16]
 80054be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054c2:	2b80      	cmp	r3, #128	; 0x80
 80054c4:	d10e      	bne.n	80054e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054d0:	2b80      	cmp	r3, #128	; 0x80
 80054d2:	d107      	bne.n	80054e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80054dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80054de:	6878      	ldr	r0, [r7, #4]
 80054e0:	f000 f944 	bl	800576c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	691b      	ldr	r3, [r3, #16]
 80054ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054f2:	d10e      	bne.n	8005512 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054fe:	2b80      	cmp	r3, #128	; 0x80
 8005500:	d107      	bne.n	8005512 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800550a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 f937 	bl	8005780 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800551c:	2b40      	cmp	r3, #64	; 0x40
 800551e:	d10e      	bne.n	800553e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800552a:	2b40      	cmp	r3, #64	; 0x40
 800552c:	d107      	bne.n	800553e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005536:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 f838 	bl	80055ae <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	691b      	ldr	r3, [r3, #16]
 8005544:	f003 0320 	and.w	r3, r3, #32
 8005548:	2b20      	cmp	r3, #32
 800554a:	d10e      	bne.n	800556a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f003 0320 	and.w	r3, r3, #32
 8005556:	2b20      	cmp	r3, #32
 8005558:	d107      	bne.n	800556a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f06f 0220 	mvn.w	r2, #32
 8005562:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005564:	6878      	ldr	r0, [r7, #4]
 8005566:	f000 f8f7 	bl	8005758 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800556a:	bf00      	nop
 800556c:	3708      	adds	r7, #8
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005572:	b480      	push	{r7}
 8005574:	b083      	sub	sp, #12
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800557a:	bf00      	nop
 800557c:	370c      	adds	r7, #12
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005586:	b480      	push	{r7}
 8005588:	b083      	sub	sp, #12
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800558e:	bf00      	nop
 8005590:	370c      	adds	r7, #12
 8005592:	46bd      	mov	sp, r7
 8005594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005598:	4770      	bx	lr

0800559a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800559a:	b480      	push	{r7}
 800559c:	b083      	sub	sp, #12
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055a2:	bf00      	nop
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055b6:	bf00      	nop
 80055b8:	370c      	adds	r7, #12
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr
	...

080055c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
 80055cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	4a2a      	ldr	r2, [pc, #168]	; (8005680 <TIM_Base_SetConfig+0xbc>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d003      	beq.n	80055e4 <TIM_Base_SetConfig+0x20>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055e2:	d108      	bne.n	80055f6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	68fa      	ldr	r2, [r7, #12]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a21      	ldr	r2, [pc, #132]	; (8005680 <TIM_Base_SetConfig+0xbc>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d00b      	beq.n	8005616 <TIM_Base_SetConfig+0x52>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005604:	d007      	beq.n	8005616 <TIM_Base_SetConfig+0x52>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a1e      	ldr	r2, [pc, #120]	; (8005684 <TIM_Base_SetConfig+0xc0>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d003      	beq.n	8005616 <TIM_Base_SetConfig+0x52>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a1d      	ldr	r2, [pc, #116]	; (8005688 <TIM_Base_SetConfig+0xc4>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d108      	bne.n	8005628 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800561c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	68db      	ldr	r3, [r3, #12]
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	4313      	orrs	r3, r2
 8005626:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800562e:	683b      	ldr	r3, [r7, #0]
 8005630:	695b      	ldr	r3, [r3, #20]
 8005632:	4313      	orrs	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	68fa      	ldr	r2, [r7, #12]
 800563a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	689a      	ldr	r2, [r3, #8]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a0c      	ldr	r2, [pc, #48]	; (8005680 <TIM_Base_SetConfig+0xbc>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d007      	beq.n	8005664 <TIM_Base_SetConfig+0xa0>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	4a0b      	ldr	r2, [pc, #44]	; (8005684 <TIM_Base_SetConfig+0xc0>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d003      	beq.n	8005664 <TIM_Base_SetConfig+0xa0>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	4a0a      	ldr	r2, [pc, #40]	; (8005688 <TIM_Base_SetConfig+0xc4>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d103      	bne.n	800566c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	691a      	ldr	r2, [r3, #16]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	2201      	movs	r2, #1
 8005670:	615a      	str	r2, [r3, #20]
}
 8005672:	bf00      	nop
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	40012c00 	.word	0x40012c00
 8005684:	40014000 	.word	0x40014000
 8005688:	40014400 	.word	0x40014400

0800568c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800568c:	b480      	push	{r7}
 800568e:	b085      	sub	sp, #20
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800569c:	2b01      	cmp	r3, #1
 800569e:	d101      	bne.n	80056a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e04f      	b.n	8005744 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2202      	movs	r2, #2
 80056b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a21      	ldr	r2, [pc, #132]	; (8005750 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d108      	bne.n	80056e0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80056d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	68fa      	ldr	r2, [r7, #12]
 80056dc:	4313      	orrs	r3, r2
 80056de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	68fa      	ldr	r2, [r7, #12]
 80056ee:	4313      	orrs	r3, r2
 80056f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4a14      	ldr	r2, [pc, #80]	; (8005750 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d009      	beq.n	8005718 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800570c:	d004      	beq.n	8005718 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a10      	ldr	r2, [pc, #64]	; (8005754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d10c      	bne.n	8005732 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800571e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	4313      	orrs	r3, r2
 8005728:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	68ba      	ldr	r2, [r7, #8]
 8005730:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2201      	movs	r2, #1
 8005736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2200      	movs	r2, #0
 800573e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005742:	2300      	movs	r3, #0
}
 8005744:	4618      	mov	r0, r3
 8005746:	3714      	adds	r7, #20
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr
 8005750:	40012c00 	.word	0x40012c00
 8005754:	40014000 	.word	0x40014000

08005758 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005760:	bf00      	nop
 8005762:	370c      	adds	r7, #12
 8005764:	46bd      	mov	sp, r7
 8005766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576a:	4770      	bx	lr

0800576c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005774:	bf00      	nop
 8005776:	370c      	adds	r7, #12
 8005778:	46bd      	mov	sp, r7
 800577a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577e:	4770      	bx	lr

08005780 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005780:	b480      	push	{r7}
 8005782:	b083      	sub	sp, #12
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005788:	bf00      	nop
 800578a:	370c      	adds	r7, #12
 800578c:	46bd      	mov	sp, r7
 800578e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005792:	4770      	bx	lr

08005794 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b082      	sub	sp, #8
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e040      	b.n	8005828 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d106      	bne.n	80057bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	2200      	movs	r2, #0
 80057b2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f7fc ff40 	bl	800263c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	2224      	movs	r2, #36	; 0x24
 80057c0:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f022 0201 	bic.w	r2, r2, #1
 80057d0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f000 f8c0 	bl	8005958 <UART_SetConfig>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d101      	bne.n	80057e2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80057de:	2301      	movs	r3, #1
 80057e0:	e022      	b.n	8005828 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d002      	beq.n	80057f0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 fae0 	bl	8005db0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	685a      	ldr	r2, [r3, #4]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689a      	ldr	r2, [r3, #8]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800580e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	681a      	ldr	r2, [r3, #0]
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f042 0201 	orr.w	r2, r2, #1
 800581e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 fb67 	bl	8005ef4 <UART_CheckIdleState>
 8005826:	4603      	mov	r3, r0
}
 8005828:	4618      	mov	r0, r3
 800582a:	3708      	adds	r7, #8
 800582c:	46bd      	mov	sp, r7
 800582e:	bd80      	pop	{r7, pc}

08005830 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b08a      	sub	sp, #40	; 0x28
 8005834:	af02      	add	r7, sp, #8
 8005836:	60f8      	str	r0, [r7, #12]
 8005838:	60b9      	str	r1, [r7, #8]
 800583a:	603b      	str	r3, [r7, #0]
 800583c:	4613      	mov	r3, r2
 800583e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005844:	2b20      	cmp	r3, #32
 8005846:	f040 8082 	bne.w	800594e <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2b00      	cmp	r3, #0
 800584e:	d002      	beq.n	8005856 <HAL_UART_Transmit+0x26>
 8005850:	88fb      	ldrh	r3, [r7, #6]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d101      	bne.n	800585a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005856:	2301      	movs	r3, #1
 8005858:	e07a      	b.n	8005950 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005860:	2b01      	cmp	r3, #1
 8005862:	d101      	bne.n	8005868 <HAL_UART_Transmit+0x38>
 8005864:	2302      	movs	r3, #2
 8005866:	e073      	b.n	8005950 <HAL_UART_Transmit+0x120>
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2221      	movs	r2, #33	; 0x21
 800587c:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800587e:	f7fd f81f 	bl	80028c0 <HAL_GetTick>
 8005882:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	88fa      	ldrh	r2, [r7, #6]
 8005888:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	88fa      	ldrh	r2, [r7, #6]
 8005890:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	689b      	ldr	r3, [r3, #8]
 8005898:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800589c:	d108      	bne.n	80058b0 <HAL_UART_Transmit+0x80>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	691b      	ldr	r3, [r3, #16]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d104      	bne.n	80058b0 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80058a6:	2300      	movs	r3, #0
 80058a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	61bb      	str	r3, [r7, #24]
 80058ae:	e003      	b.n	80058b8 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80058b4:	2300      	movs	r3, #0
 80058b6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80058c0:	e02d      	b.n	800591e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	9300      	str	r3, [sp, #0]
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	2200      	movs	r2, #0
 80058ca:	2180      	movs	r1, #128	; 0x80
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f000 fb5a 	bl	8005f86 <UART_WaitOnFlagUntilTimeout>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d001      	beq.n	80058dc <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80058d8:	2303      	movs	r3, #3
 80058da:	e039      	b.n	8005950 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80058dc:	69fb      	ldr	r3, [r7, #28]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d10b      	bne.n	80058fa <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058e2:	69bb      	ldr	r3, [r7, #24]
 80058e4:	881a      	ldrh	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058ee:	b292      	uxth	r2, r2
 80058f0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	3302      	adds	r3, #2
 80058f6:	61bb      	str	r3, [r7, #24]
 80058f8:	e008      	b.n	800590c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058fa:	69fb      	ldr	r3, [r7, #28]
 80058fc:	781a      	ldrb	r2, [r3, #0]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	b292      	uxth	r2, r2
 8005904:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	3301      	adds	r3, #1
 800590a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005912:	b29b      	uxth	r3, r3
 8005914:	3b01      	subs	r3, #1
 8005916:	b29a      	uxth	r2, r3
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005924:	b29b      	uxth	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1cb      	bne.n	80058c2 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	2200      	movs	r2, #0
 8005932:	2140      	movs	r1, #64	; 0x40
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 fb26 	bl	8005f86 <UART_WaitOnFlagUntilTimeout>
 800593a:	4603      	mov	r3, r0
 800593c:	2b00      	cmp	r3, #0
 800593e:	d001      	beq.n	8005944 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e005      	b.n	8005950 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	2220      	movs	r2, #32
 8005948:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800594a:	2300      	movs	r3, #0
 800594c:	e000      	b.n	8005950 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800594e:	2302      	movs	r3, #2
  }
}
 8005950:	4618      	mov	r0, r3
 8005952:	3720      	adds	r7, #32
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800595c:	b08a      	sub	sp, #40	; 0x28
 800595e:	af00      	add	r7, sp, #0
 8005960:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005962:	2300      	movs	r3, #0
 8005964:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	689a      	ldr	r2, [r3, #8]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	431a      	orrs	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	695b      	ldr	r3, [r3, #20]
 8005976:	431a      	orrs	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	4313      	orrs	r3, r2
 800597e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	4bb4      	ldr	r3, [pc, #720]	; (8005c58 <UART_SetConfig+0x300>)
 8005988:	4013      	ands	r3, r2
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	6812      	ldr	r2, [r2, #0]
 800598e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005990:	430b      	orrs	r3, r1
 8005992:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	685b      	ldr	r3, [r3, #4]
 800599a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	68da      	ldr	r2, [r3, #12]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	699b      	ldr	r3, [r3, #24]
 80059ae:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	4aa9      	ldr	r2, [pc, #676]	; (8005c5c <UART_SetConfig+0x304>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d004      	beq.n	80059c4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6a1b      	ldr	r3, [r3, #32]
 80059be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c0:	4313      	orrs	r3, r2
 80059c2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	689b      	ldr	r3, [r3, #8]
 80059ca:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059d4:	430a      	orrs	r2, r1
 80059d6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4aa0      	ldr	r2, [pc, #640]	; (8005c60 <UART_SetConfig+0x308>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d126      	bne.n	8005a30 <UART_SetConfig+0xd8>
 80059e2:	4ba0      	ldr	r3, [pc, #640]	; (8005c64 <UART_SetConfig+0x30c>)
 80059e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e8:	f003 0303 	and.w	r3, r3, #3
 80059ec:	2b03      	cmp	r3, #3
 80059ee:	d81b      	bhi.n	8005a28 <UART_SetConfig+0xd0>
 80059f0:	a201      	add	r2, pc, #4	; (adr r2, 80059f8 <UART_SetConfig+0xa0>)
 80059f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f6:	bf00      	nop
 80059f8:	08005a09 	.word	0x08005a09
 80059fc:	08005a19 	.word	0x08005a19
 8005a00:	08005a11 	.word	0x08005a11
 8005a04:	08005a21 	.word	0x08005a21
 8005a08:	2301      	movs	r3, #1
 8005a0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a0e:	e080      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a10:	2302      	movs	r3, #2
 8005a12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a16:	e07c      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a18:	2304      	movs	r3, #4
 8005a1a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a1e:	e078      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a20:	2308      	movs	r3, #8
 8005a22:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a26:	e074      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a28:	2310      	movs	r3, #16
 8005a2a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a2e:	e070      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a8c      	ldr	r2, [pc, #560]	; (8005c68 <UART_SetConfig+0x310>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d138      	bne.n	8005aac <UART_SetConfig+0x154>
 8005a3a:	4b8a      	ldr	r3, [pc, #552]	; (8005c64 <UART_SetConfig+0x30c>)
 8005a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a40:	f003 030c 	and.w	r3, r3, #12
 8005a44:	2b0c      	cmp	r3, #12
 8005a46:	d82d      	bhi.n	8005aa4 <UART_SetConfig+0x14c>
 8005a48:	a201      	add	r2, pc, #4	; (adr r2, 8005a50 <UART_SetConfig+0xf8>)
 8005a4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4e:	bf00      	nop
 8005a50:	08005a85 	.word	0x08005a85
 8005a54:	08005aa5 	.word	0x08005aa5
 8005a58:	08005aa5 	.word	0x08005aa5
 8005a5c:	08005aa5 	.word	0x08005aa5
 8005a60:	08005a95 	.word	0x08005a95
 8005a64:	08005aa5 	.word	0x08005aa5
 8005a68:	08005aa5 	.word	0x08005aa5
 8005a6c:	08005aa5 	.word	0x08005aa5
 8005a70:	08005a8d 	.word	0x08005a8d
 8005a74:	08005aa5 	.word	0x08005aa5
 8005a78:	08005aa5 	.word	0x08005aa5
 8005a7c:	08005aa5 	.word	0x08005aa5
 8005a80:	08005a9d 	.word	0x08005a9d
 8005a84:	2300      	movs	r3, #0
 8005a86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a8a:	e042      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a92:	e03e      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a94:	2304      	movs	r3, #4
 8005a96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005a9a:	e03a      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005a9c:	2308      	movs	r3, #8
 8005a9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005aa2:	e036      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005aa4:	2310      	movs	r3, #16
 8005aa6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005aaa:	e032      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a6a      	ldr	r2, [pc, #424]	; (8005c5c <UART_SetConfig+0x304>)
 8005ab2:	4293      	cmp	r3, r2
 8005ab4:	d12a      	bne.n	8005b0c <UART_SetConfig+0x1b4>
 8005ab6:	4b6b      	ldr	r3, [pc, #428]	; (8005c64 <UART_SetConfig+0x30c>)
 8005ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005abc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005ac0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ac4:	d01a      	beq.n	8005afc <UART_SetConfig+0x1a4>
 8005ac6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005aca:	d81b      	bhi.n	8005b04 <UART_SetConfig+0x1ac>
 8005acc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ad0:	d00c      	beq.n	8005aec <UART_SetConfig+0x194>
 8005ad2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ad6:	d815      	bhi.n	8005b04 <UART_SetConfig+0x1ac>
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d003      	beq.n	8005ae4 <UART_SetConfig+0x18c>
 8005adc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ae0:	d008      	beq.n	8005af4 <UART_SetConfig+0x19c>
 8005ae2:	e00f      	b.n	8005b04 <UART_SetConfig+0x1ac>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005aea:	e012      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005aec:	2302      	movs	r3, #2
 8005aee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005af2:	e00e      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005af4:	2304      	movs	r3, #4
 8005af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005afa:	e00a      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005afc:	2308      	movs	r3, #8
 8005afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b02:	e006      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005b04:	2310      	movs	r3, #16
 8005b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005b0a:	e002      	b.n	8005b12 <UART_SetConfig+0x1ba>
 8005b0c:	2310      	movs	r3, #16
 8005b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a51      	ldr	r2, [pc, #324]	; (8005c5c <UART_SetConfig+0x304>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d17a      	bne.n	8005c12 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005b20:	2b08      	cmp	r3, #8
 8005b22:	d824      	bhi.n	8005b6e <UART_SetConfig+0x216>
 8005b24:	a201      	add	r2, pc, #4	; (adr r2, 8005b2c <UART_SetConfig+0x1d4>)
 8005b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b2a:	bf00      	nop
 8005b2c:	08005b51 	.word	0x08005b51
 8005b30:	08005b6f 	.word	0x08005b6f
 8005b34:	08005b59 	.word	0x08005b59
 8005b38:	08005b6f 	.word	0x08005b6f
 8005b3c:	08005b5f 	.word	0x08005b5f
 8005b40:	08005b6f 	.word	0x08005b6f
 8005b44:	08005b6f 	.word	0x08005b6f
 8005b48:	08005b6f 	.word	0x08005b6f
 8005b4c:	08005b67 	.word	0x08005b67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b50:	f7fe fbae 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8005b54:	61f8      	str	r0, [r7, #28]
        break;
 8005b56:	e010      	b.n	8005b7a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b58:	4b44      	ldr	r3, [pc, #272]	; (8005c6c <UART_SetConfig+0x314>)
 8005b5a:	61fb      	str	r3, [r7, #28]
        break;
 8005b5c:	e00d      	b.n	8005b7a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b5e:	f7fe fb0f 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8005b62:	61f8      	str	r0, [r7, #28]
        break;
 8005b64:	e009      	b.n	8005b7a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b66:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b6a:	61fb      	str	r3, [r7, #28]
        break;
 8005b6c:	e005      	b.n	8005b7a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005b72:	2301      	movs	r3, #1
 8005b74:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005b78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	f000 8107 	beq.w	8005d90 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	4613      	mov	r3, r2
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	4413      	add	r3, r2
 8005b8c:	69fa      	ldr	r2, [r7, #28]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d305      	bcc.n	8005b9e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005b98:	69fa      	ldr	r2, [r7, #28]
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d903      	bls.n	8005ba6 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005ba4:	e0f4      	b.n	8005d90 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	461c      	mov	r4, r3
 8005bac:	4615      	mov	r5, r2
 8005bae:	f04f 0200 	mov.w	r2, #0
 8005bb2:	f04f 0300 	mov.w	r3, #0
 8005bb6:	022b      	lsls	r3, r5, #8
 8005bb8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005bbc:	0222      	lsls	r2, r4, #8
 8005bbe:	68f9      	ldr	r1, [r7, #12]
 8005bc0:	6849      	ldr	r1, [r1, #4]
 8005bc2:	0849      	lsrs	r1, r1, #1
 8005bc4:	2000      	movs	r0, #0
 8005bc6:	4688      	mov	r8, r1
 8005bc8:	4681      	mov	r9, r0
 8005bca:	eb12 0a08 	adds.w	sl, r2, r8
 8005bce:	eb43 0b09 	adc.w	fp, r3, r9
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	603b      	str	r3, [r7, #0]
 8005bda:	607a      	str	r2, [r7, #4]
 8005bdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005be0:	4650      	mov	r0, sl
 8005be2:	4659      	mov	r1, fp
 8005be4:	f7fa fdf8 	bl	80007d8 <__aeabi_uldivmod>
 8005be8:	4602      	mov	r2, r0
 8005bea:	460b      	mov	r3, r1
 8005bec:	4613      	mov	r3, r2
 8005bee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005bf6:	d308      	bcc.n	8005c0a <UART_SetConfig+0x2b2>
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005bfe:	d204      	bcs.n	8005c0a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	69ba      	ldr	r2, [r7, #24]
 8005c06:	60da      	str	r2, [r3, #12]
 8005c08:	e0c2      	b.n	8005d90 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005c10:	e0be      	b.n	8005d90 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	69db      	ldr	r3, [r3, #28]
 8005c16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c1a:	d16a      	bne.n	8005cf2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005c1c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005c20:	2b08      	cmp	r3, #8
 8005c22:	d834      	bhi.n	8005c8e <UART_SetConfig+0x336>
 8005c24:	a201      	add	r2, pc, #4	; (adr r2, 8005c2c <UART_SetConfig+0x2d4>)
 8005c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c2a:	bf00      	nop
 8005c2c:	08005c51 	.word	0x08005c51
 8005c30:	08005c71 	.word	0x08005c71
 8005c34:	08005c79 	.word	0x08005c79
 8005c38:	08005c8f 	.word	0x08005c8f
 8005c3c:	08005c7f 	.word	0x08005c7f
 8005c40:	08005c8f 	.word	0x08005c8f
 8005c44:	08005c8f 	.word	0x08005c8f
 8005c48:	08005c8f 	.word	0x08005c8f
 8005c4c:	08005c87 	.word	0x08005c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c50:	f7fe fb2e 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8005c54:	61f8      	str	r0, [r7, #28]
        break;
 8005c56:	e020      	b.n	8005c9a <UART_SetConfig+0x342>
 8005c58:	efff69f3 	.word	0xefff69f3
 8005c5c:	40008000 	.word	0x40008000
 8005c60:	40013800 	.word	0x40013800
 8005c64:	40021000 	.word	0x40021000
 8005c68:	40004400 	.word	0x40004400
 8005c6c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005c70:	f7fe fb34 	bl	80042dc <HAL_RCC_GetPCLK2Freq>
 8005c74:	61f8      	str	r0, [r7, #28]
        break;
 8005c76:	e010      	b.n	8005c9a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c78:	4b4c      	ldr	r3, [pc, #304]	; (8005dac <UART_SetConfig+0x454>)
 8005c7a:	61fb      	str	r3, [r7, #28]
        break;
 8005c7c:	e00d      	b.n	8005c9a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c7e:	f7fe fa7f 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8005c82:	61f8      	str	r0, [r7, #28]
        break;
 8005c84:	e009      	b.n	8005c9a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c8a:	61fb      	str	r3, [r7, #28]
        break;
 8005c8c:	e005      	b.n	8005c9a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005c98:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d077      	beq.n	8005d90 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	005a      	lsls	r2, r3, #1
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	685b      	ldr	r3, [r3, #4]
 8005ca8:	085b      	lsrs	r3, r3, #1
 8005caa:	441a      	add	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cb6:	69bb      	ldr	r3, [r7, #24]
 8005cb8:	2b0f      	cmp	r3, #15
 8005cba:	d916      	bls.n	8005cea <UART_SetConfig+0x392>
 8005cbc:	69bb      	ldr	r3, [r7, #24]
 8005cbe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005cc2:	d212      	bcs.n	8005cea <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	f023 030f 	bic.w	r3, r3, #15
 8005ccc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005cce:	69bb      	ldr	r3, [r7, #24]
 8005cd0:	085b      	lsrs	r3, r3, #1
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	f003 0307 	and.w	r3, r3, #7
 8005cd8:	b29a      	uxth	r2, r3
 8005cda:	8afb      	ldrh	r3, [r7, #22]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	8afa      	ldrh	r2, [r7, #22]
 8005ce6:	60da      	str	r2, [r3, #12]
 8005ce8:	e052      	b.n	8005d90 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005cea:	2301      	movs	r3, #1
 8005cec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8005cf0:	e04e      	b.n	8005d90 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005cf2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005cf6:	2b08      	cmp	r3, #8
 8005cf8:	d827      	bhi.n	8005d4a <UART_SetConfig+0x3f2>
 8005cfa:	a201      	add	r2, pc, #4	; (adr r2, 8005d00 <UART_SetConfig+0x3a8>)
 8005cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d00:	08005d25 	.word	0x08005d25
 8005d04:	08005d2d 	.word	0x08005d2d
 8005d08:	08005d35 	.word	0x08005d35
 8005d0c:	08005d4b 	.word	0x08005d4b
 8005d10:	08005d3b 	.word	0x08005d3b
 8005d14:	08005d4b 	.word	0x08005d4b
 8005d18:	08005d4b 	.word	0x08005d4b
 8005d1c:	08005d4b 	.word	0x08005d4b
 8005d20:	08005d43 	.word	0x08005d43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d24:	f7fe fac4 	bl	80042b0 <HAL_RCC_GetPCLK1Freq>
 8005d28:	61f8      	str	r0, [r7, #28]
        break;
 8005d2a:	e014      	b.n	8005d56 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d2c:	f7fe fad6 	bl	80042dc <HAL_RCC_GetPCLK2Freq>
 8005d30:	61f8      	str	r0, [r7, #28]
        break;
 8005d32:	e010      	b.n	8005d56 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d34:	4b1d      	ldr	r3, [pc, #116]	; (8005dac <UART_SetConfig+0x454>)
 8005d36:	61fb      	str	r3, [r7, #28]
        break;
 8005d38:	e00d      	b.n	8005d56 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d3a:	f7fe fa21 	bl	8004180 <HAL_RCC_GetSysClockFreq>
 8005d3e:	61f8      	str	r0, [r7, #28]
        break;
 8005d40:	e009      	b.n	8005d56 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d46:	61fb      	str	r3, [r7, #28]
        break;
 8005d48:	e005      	b.n	8005d56 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005d4e:	2301      	movs	r3, #1
 8005d50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8005d54:	bf00      	nop
    }

    if (pclk != 0U)
 8005d56:	69fb      	ldr	r3, [r7, #28]
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d019      	beq.n	8005d90 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	085a      	lsrs	r2, r3, #1
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	441a      	add	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	685b      	ldr	r3, [r3, #4]
 8005d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	2b0f      	cmp	r3, #15
 8005d74:	d909      	bls.n	8005d8a <UART_SetConfig+0x432>
 8005d76:	69bb      	ldr	r3, [r7, #24]
 8005d78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d7c:	d205      	bcs.n	8005d8a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005d7e:	69bb      	ldr	r3, [r7, #24]
 8005d80:	b29a      	uxth	r2, r3
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	60da      	str	r2, [r3, #12]
 8005d88:	e002      	b.n	8005d90 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2200      	movs	r2, #0
 8005d94:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005d9c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3728      	adds	r7, #40	; 0x28
 8005da4:	46bd      	mov	sp, r7
 8005da6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005daa:	bf00      	nop
 8005dac:	00f42400 	.word	0x00f42400

08005db0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbc:	f003 0301 	and.w	r3, r3, #1
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00a      	beq.n	8005dda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dde:	f003 0302 	and.w	r3, r3, #2
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00a      	beq.n	8005dfc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	430a      	orrs	r2, r1
 8005dfa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e00:	f003 0304 	and.w	r3, r3, #4
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d00a      	beq.n	8005e1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e22:	f003 0308 	and.w	r3, r3, #8
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d00a      	beq.n	8005e40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e44:	f003 0310 	and.w	r3, r3, #16
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00a      	beq.n	8005e62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e66:	f003 0320 	and.w	r3, r3, #32
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d00a      	beq.n	8005e84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	430a      	orrs	r2, r1
 8005e82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d01a      	beq.n	8005ec6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005eae:	d10a      	bne.n	8005ec6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	685b      	ldr	r3, [r3, #4]
 8005eb6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	430a      	orrs	r2, r1
 8005ec4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d00a      	beq.n	8005ee8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	430a      	orrs	r2, r1
 8005ee6:	605a      	str	r2, [r3, #4]
  }
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b086      	sub	sp, #24
 8005ef8:	af02      	add	r7, sp, #8
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2200      	movs	r2, #0
 8005f00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005f04:	f7fc fcdc 	bl	80028c0 <HAL_GetTick>
 8005f08:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0308 	and.w	r3, r3, #8
 8005f14:	2b08      	cmp	r3, #8
 8005f16:	d10e      	bne.n	8005f36 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f82d 	bl	8005f86 <UART_WaitOnFlagUntilTimeout>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d001      	beq.n	8005f36 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f32:	2303      	movs	r3, #3
 8005f34:	e023      	b.n	8005f7e <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f003 0304 	and.w	r3, r3, #4
 8005f40:	2b04      	cmp	r3, #4
 8005f42:	d10e      	bne.n	8005f62 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005f44:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005f48:	9300      	str	r3, [sp, #0]
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005f52:	6878      	ldr	r0, [r7, #4]
 8005f54:	f000 f817 	bl	8005f86 <UART_WaitOnFlagUntilTimeout>
 8005f58:	4603      	mov	r3, r0
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d001      	beq.n	8005f62 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e00d      	b.n	8005f7e <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2220      	movs	r2, #32
 8005f66:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2220      	movs	r2, #32
 8005f6c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2200      	movs	r2, #0
 8005f78:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3710      	adds	r7, #16
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005f86:	b580      	push	{r7, lr}
 8005f88:	b09c      	sub	sp, #112	; 0x70
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	60f8      	str	r0, [r7, #12]
 8005f8e:	60b9      	str	r1, [r7, #8]
 8005f90:	603b      	str	r3, [r7, #0]
 8005f92:	4613      	mov	r3, r2
 8005f94:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f96:	e0a5      	b.n	80060e4 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f9e:	f000 80a1 	beq.w	80060e4 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fa2:	f7fc fc8d 	bl	80028c0 <HAL_GetTick>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	1ad3      	subs	r3, r2, r3
 8005fac:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d302      	bcc.n	8005fb8 <UART_WaitOnFlagUntilTimeout+0x32>
 8005fb2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d13e      	bne.n	8006036 <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fbe:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fc0:	e853 3f00 	ldrex	r3, [r3]
 8005fc4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8005fc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005fc8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005fcc:	667b      	str	r3, [r7, #100]	; 0x64
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	461a      	mov	r2, r3
 8005fd4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005fd6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005fd8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fda:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005fdc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8005fde:	e841 2300 	strex	r3, r2, [r1]
 8005fe2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8005fe4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1e6      	bne.n	8005fb8 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	3308      	adds	r3, #8
 8005ff0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ff4:	e853 3f00 	ldrex	r3, [r3]
 8005ff8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ffc:	f023 0301 	bic.w	r3, r3, #1
 8006000:	663b      	str	r3, [r7, #96]	; 0x60
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3308      	adds	r3, #8
 8006008:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800600a:	64ba      	str	r2, [r7, #72]	; 0x48
 800600c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800600e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006010:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006012:	e841 2300 	strex	r3, r2, [r1]
 8006016:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006018:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800601a:	2b00      	cmp	r3, #0
 800601c:	d1e5      	bne.n	8005fea <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2220      	movs	r2, #32
 8006022:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	2220      	movs	r2, #32
 8006028:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	e067      	b.n	8006106 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 0304 	and.w	r3, r3, #4
 8006040:	2b00      	cmp	r3, #0
 8006042:	d04f      	beq.n	80060e4 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	69db      	ldr	r3, [r3, #28]
 800604a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800604e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006052:	d147      	bne.n	80060e4 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800605c:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006066:	e853 3f00 	ldrex	r3, [r3]
 800606a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800606c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800606e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006072:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	461a      	mov	r2, r3
 800607a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800607c:	637b      	str	r3, [r7, #52]	; 0x34
 800607e:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006080:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006082:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006084:	e841 2300 	strex	r3, r2, [r1]
 8006088:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800608a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800608c:	2b00      	cmp	r3, #0
 800608e:	d1e6      	bne.n	800605e <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	3308      	adds	r3, #8
 8006096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	e853 3f00 	ldrex	r3, [r3]
 800609e:	613b      	str	r3, [r7, #16]
   return(result);
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	f023 0301 	bic.w	r3, r3, #1
 80060a6:	66bb      	str	r3, [r7, #104]	; 0x68
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	3308      	adds	r3, #8
 80060ae:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80060b0:	623a      	str	r2, [r7, #32]
 80060b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060b4:	69f9      	ldr	r1, [r7, #28]
 80060b6:	6a3a      	ldr	r2, [r7, #32]
 80060b8:	e841 2300 	strex	r3, r2, [r1]
 80060bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80060be:	69bb      	ldr	r3, [r7, #24]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d1e5      	bne.n	8006090 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2220      	movs	r2, #32
 80060c8:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2220      	movs	r2, #32
 80060ce:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80060e0:	2303      	movs	r3, #3
 80060e2:	e010      	b.n	8006106 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	69da      	ldr	r2, [r3, #28]
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	4013      	ands	r3, r2
 80060ee:	68ba      	ldr	r2, [r7, #8]
 80060f0:	429a      	cmp	r2, r3
 80060f2:	bf0c      	ite	eq
 80060f4:	2301      	moveq	r3, #1
 80060f6:	2300      	movne	r3, #0
 80060f8:	b2db      	uxtb	r3, r3
 80060fa:	461a      	mov	r2, r3
 80060fc:	79fb      	ldrb	r3, [r7, #7]
 80060fe:	429a      	cmp	r2, r3
 8006100:	f43f af4a 	beq.w	8005f98 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3770      	adds	r7, #112	; 0x70
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}
	...

08006110 <__libc_init_array>:
 8006110:	b570      	push	{r4, r5, r6, lr}
 8006112:	4d0d      	ldr	r5, [pc, #52]	; (8006148 <__libc_init_array+0x38>)
 8006114:	4c0d      	ldr	r4, [pc, #52]	; (800614c <__libc_init_array+0x3c>)
 8006116:	1b64      	subs	r4, r4, r5
 8006118:	10a4      	asrs	r4, r4, #2
 800611a:	2600      	movs	r6, #0
 800611c:	42a6      	cmp	r6, r4
 800611e:	d109      	bne.n	8006134 <__libc_init_array+0x24>
 8006120:	4d0b      	ldr	r5, [pc, #44]	; (8006150 <__libc_init_array+0x40>)
 8006122:	4c0c      	ldr	r4, [pc, #48]	; (8006154 <__libc_init_array+0x44>)
 8006124:	f000 f82e 	bl	8006184 <_init>
 8006128:	1b64      	subs	r4, r4, r5
 800612a:	10a4      	asrs	r4, r4, #2
 800612c:	2600      	movs	r6, #0
 800612e:	42a6      	cmp	r6, r4
 8006130:	d105      	bne.n	800613e <__libc_init_array+0x2e>
 8006132:	bd70      	pop	{r4, r5, r6, pc}
 8006134:	f855 3b04 	ldr.w	r3, [r5], #4
 8006138:	4798      	blx	r3
 800613a:	3601      	adds	r6, #1
 800613c:	e7ee      	b.n	800611c <__libc_init_array+0xc>
 800613e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006142:	4798      	blx	r3
 8006144:	3601      	adds	r6, #1
 8006146:	e7f2      	b.n	800612e <__libc_init_array+0x1e>
 8006148:	0800627c 	.word	0x0800627c
 800614c:	0800627c 	.word	0x0800627c
 8006150:	0800627c 	.word	0x0800627c
 8006154:	08006280 	.word	0x08006280

08006158 <memcpy>:
 8006158:	440a      	add	r2, r1
 800615a:	4291      	cmp	r1, r2
 800615c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006160:	d100      	bne.n	8006164 <memcpy+0xc>
 8006162:	4770      	bx	lr
 8006164:	b510      	push	{r4, lr}
 8006166:	f811 4b01 	ldrb.w	r4, [r1], #1
 800616a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800616e:	4291      	cmp	r1, r2
 8006170:	d1f9      	bne.n	8006166 <memcpy+0xe>
 8006172:	bd10      	pop	{r4, pc}

08006174 <memset>:
 8006174:	4402      	add	r2, r0
 8006176:	4603      	mov	r3, r0
 8006178:	4293      	cmp	r3, r2
 800617a:	d100      	bne.n	800617e <memset+0xa>
 800617c:	4770      	bx	lr
 800617e:	f803 1b01 	strb.w	r1, [r3], #1
 8006182:	e7f9      	b.n	8006178 <memset+0x4>

08006184 <_init>:
 8006184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006186:	bf00      	nop
 8006188:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800618a:	bc08      	pop	{r3}
 800618c:	469e      	mov	lr, r3
 800618e:	4770      	bx	lr

08006190 <_fini>:
 8006190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006192:	bf00      	nop
 8006194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006196:	bc08      	pop	{r3}
 8006198:	469e      	mov	lr, r3
 800619a:	4770      	bx	lr
