<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Single_cycle_core_TB_VHDL_behav.wdb" id="1">
         <top_modules>
            <top_module name="Single_cycle_core_TB_VHDL" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="3400fs"></ZoomStartTime>
      <ZoomEndTime time="35321fs"></ZoomEndTime>
      <Cursor1Time time="30000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="156"></NameColumnWidth>
      <ValueColumnWidth column_width="122"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="7" />
   <wave_markers>
      <marker time="8000" label="" />
   </wave_markers>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/c_CLOCK_PERIOD" type="other">
      <obj_property name="ElementShortName">c_CLOCK_PERIOD</obj_property>
      <obj_property name="ObjectShortName">c_CLOCK_PERIOD</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_reset" type="logic">
      <obj_property name="ElementShortName">r_reset</obj_property>
      <obj_property name="ObjectShortName">r_reset</obj_property>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/r_CLOCK" type="logic">
      <obj_property name="ElementShortName">r_CLOCK</obj_property>
      <obj_property name="ObjectShortName">r_CLOCK</obj_property>
   </wvobject>
   <wvobject fp_name="group71" type="group">
      <obj_property name="label">PC</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/pc/addr_out" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">addr_out[3:0]</obj_property>
         <obj_property name="ObjectShortName">addr_out[3:0]</obj_property>
         <obj_property name="label">Current PC</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/next_pc/data_a" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">data_a[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_a[3:0]</obj_property>
         <obj_property name="label">PC+4</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/next_pc/data_b" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">data_b[3:0]</obj_property>
         <obj_property name="ObjectShortName">data_b[3:0]</obj_property>
         <obj_property name="label">PC Jump</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_regfile[0:15][15:0]</obj_property>
      <obj_property name="label">Registers</obj_property>
      <obj_property name="CustomSignalColor">#FFD700</obj_property>
      <obj_property name="UseCustomSignalColor">true</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[0]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[0][15:0]</obj_property>
         <obj_property name="ObjectShortName">[0][15:0]</obj_property>
         <obj_property name="label">$0</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[1]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[1][15:0]</obj_property>
         <obj_property name="ObjectShortName">[1][15:0]</obj_property>
         <obj_property name="label">$1</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[2]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[2][15:0]</obj_property>
         <obj_property name="ObjectShortName">[2][15:0]</obj_property>
         <obj_property name="label">$2</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[3]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[3][15:0]</obj_property>
         <obj_property name="ObjectShortName">[3][15:0]</obj_property>
         <obj_property name="label">$3</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[4]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[4][15:0]</obj_property>
         <obj_property name="ObjectShortName">[4][15:0]</obj_property>
         <obj_property name="label">$4</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[5]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[5][15:0]</obj_property>
         <obj_property name="ObjectShortName">[5][15:0]</obj_property>
         <obj_property name="label">$5</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[6]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[6][15:0]</obj_property>
         <obj_property name="ObjectShortName">[6][15:0]</obj_property>
         <obj_property name="label">$6</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[7]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[7][15:0]</obj_property>
         <obj_property name="ObjectShortName">[7][15:0]</obj_property>
         <obj_property name="label">$7</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[8]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[8][15:0]</obj_property>
         <obj_property name="ObjectShortName">[8][15:0]</obj_property>
         <obj_property name="label">$8</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[9]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[9][15:0]</obj_property>
         <obj_property name="ObjectShortName">[9][15:0]</obj_property>
         <obj_property name="label">$9</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[10]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[10][15:0]</obj_property>
         <obj_property name="ObjectShortName">[10][15:0]</obj_property>
         <obj_property name="label">$10</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[11]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[11][15:0]</obj_property>
         <obj_property name="ObjectShortName">[11][15:0]</obj_property>
         <obj_property name="label">$11</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[12]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[12][15:0]</obj_property>
         <obj_property name="ObjectShortName">[12][15:0]</obj_property>
         <obj_property name="label">$12</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[13]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[13][15:0]</obj_property>
         <obj_property name="ObjectShortName">[13][15:0]</obj_property>
         <obj_property name="label">$13</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[14]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[14][15:0]</obj_property>
         <obj_property name="ObjectShortName">[14][15:0]</obj_property>
         <obj_property name="label">$14</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/reg_file/sig_regfile[15]" type="array">
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="ElementShortName">[15][15:0]</obj_property>
         <obj_property name="ObjectShortName">[15][15:0]</obj_property>
         <obj_property name="label">$15</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/data_mem/sig_data_mem" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">sig_data_mem[0:15][15:0]</obj_property>
      <obj_property name="ObjectShortName">sig_data_mem[0:15][15:0]</obj_property>
      <obj_property name="label">Memory</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject fp_name="group62" type="group">
      <obj_property name="label">Control Signals</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/reg_dst" type="logic">
         <obj_property name="ElementShortName">reg_dst</obj_property>
         <obj_property name="ObjectShortName">reg_dst</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/reg_write" type="logic">
         <obj_property name="ElementShortName">reg_write</obj_property>
         <obj_property name="ObjectShortName">reg_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/alu_src" type="logic">
         <obj_property name="ElementShortName">alu_src</obj_property>
         <obj_property name="ObjectShortName">alu_src</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_write" type="logic">
         <obj_property name="ElementShortName">mem_write</obj_property>
         <obj_property name="ObjectShortName">mem_write</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/mem_to_reg" type="logic">
         <obj_property name="ElementShortName">mem_to_reg</obj_property>
         <obj_property name="ObjectShortName">mem_to_reg</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/alu_operation" type="logic">
         <obj_property name="ElementShortName">alu_operation</obj_property>
         <obj_property name="ObjectShortName">alu_operation</obj_property>
      </wvobject>
      <wvobject fp_name="/Single_cycle_core_TB_VHDL/UUT/ctrl_unit/enable_jump_pc" type="logic">
         <obj_property name="ElementShortName">enable_jump_pc</obj_property>
         <obj_property name="ObjectShortName">enable_jump_pc</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
