// Seed: 1418023891
module module_0 (
    id_1,
    id_2
);
  inout tri1 id_2;
  assign module_1.id_5 = 0;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd70,
    parameter id_9 = 32'd13
) (
    output supply1 id_0,
    input wire id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4[1  -  id_9 : id_8],
    input wor id_5,
    input wire id_6,
    input uwire id_7,
    input uwire _id_8,
    input tri _id_9,
    input tri id_10
);
  logic id_12;
  nor primCall (id_0, id_6, id_12, id_5, id_7, id_1, id_3);
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
