// Seed: 2568065079
module module_0 (
    output uwire   id_0,
    input  uwire   id_1,
    output supply0 id_2
);
  assign id_2 = id_1;
  wand id_4;
  wire id_5;
  if ("") assign id_0 = 1;
  else begin
    uwire id_6 = 1;
    logic [7:0] id_7;
    `undef pp_8
    assign id_2 = id_7[1];
  end
  wire id_9 = id_5;
  assign id_4 = 1'h0;
  id_10(
      .id_0(1), .id_1(1)
  );
  wire id_11;
  assign id_11 = 1'b0;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1,
    inout  uwire id_2,
    output tri   id_3,
    output logic id_4
);
  initial begin
    id_4 <= {1'b0{1}};
  end
  module_0(
      id_3, id_2, id_2
  );
endmodule
