`timescale 1 ns/ 1 ps
module FSM_Behavior_OneHot_vlg_tst();
	reg CLK;
	reg RST;
	reg W;
	wire S;

	FSM_Behavior_OneHot i1 ( 
		.CLK(CLK),
		.RST(RST),
		.S(S),
		.W(W)
	);

	initial
	begin
		CLK = 0; W = 0; RST = 1;
		#5;	RST = 0;
		#5;	RST = 1;
		#10;  W = 1;
		#20;  W = 0;
		#100; RST = 0;
		#20;  RST = 1; W = 1;
		#100; W = 0;
		#20;  W = 1;
		$display("Running testbench at CIC");
	end

	always
	begin
		#10; CLK = ~CLK;
	end

endmodule 