INFO-FLOW: Workspace E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1 opened at Sat Jan 24 12:35:46 +0700 2026
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
Execute       create_platform xc7z020clg484-1 -board  
Command       create_platform done; 0.142 sec.
Execute       source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.315 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 191.314 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 192.831 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:03:12; Allocated memory: 0.164 MB.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 242.121 MB.
Execute         set_directive_top latency_encoding -name=latency_encoding 
INFO: [HLS 200-10] Analyzing design file '../src/encoding.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling ../src/encoding.cpp as C++
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang ../src/encoding.cpp -foptimization-record-file=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.cpp.clang.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/clang.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/.systemc_flag -fix-errors E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/all.directive.json -fix-errors E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.172 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 0.12 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.clang.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.658 seconds; current allocated memory: 242.121 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/encoding.g.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.783 sec.
Execute         run_link_or_opt -opt -out E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=latency_encoding -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=latency_encoding -reflow-float-conversion -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.846 sec.
Execute         run_link_or_opt -out E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=latency_encoding 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=latency_encoding -mllvm -hls-db-dir -mllvm E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,029 Compile/Link E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,029 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 966 Unroll/Inline (step 1) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 966 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 524 Unroll/Inline (step 2) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 524 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 481 Unroll/Inline (step 3) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 481 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 315 Unroll/Inline (step 4) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 358 Array/Struct (step 1) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 358 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 304 Array/Struct (step 2) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 304 Array/Struct (step 3) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 304 Array/Struct (step 4) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 304 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 310 Array/Struct (step 5) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 309 Performance (step 1) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 309 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 308 Performance (step 2) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 308 Performance (step 3) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 308 Performance (step 4) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 308 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 326 HW Transforms (step 1) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 341 HW Transforms (step 2) E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 341 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((23) + (1))) + (29)) + (3)> table_lookup_4oPi_hotbm<23, 29>(int, float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<29, 58, 0>(ap_ufixed<58, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.62.71.82.91)' into 'fp_struct<float>::to_float() const (.59.68.79.88)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.59.68.79.88)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'clz(int)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::set_mantissa(ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0> hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>(bool, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<8>&)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float hotbm_::sin_or_cos<float>(float, bool, bool)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:210:0)
INFO: [HLS 214-178] Inlining function 'hotbm_::cos(float)' into 'cosf' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:11:0)
INFO: [HLS 214-178] Inlining function 'lfsr_rand_float()' into 'gaussian_rand(float)' (../src/encoding.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'cosf' into 'gaussian_rand(float)' (../src/encoding.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'gaussian_rand(float)' into 'latency_encoding(float*, signed char (*) [784], unsigned short)' (../src/encoding.cpp:74:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'latency_encoding(float*, signed char (*) [784], unsigned short)' (../src/encoding.cpp:74:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10value_listIfE24sin_or_cos_approximationILi29ELi29EEE9ap_ufixedIXT_ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbR7ap_uintILi3EERS3_IXT_ELi0ELS4_5ELS5_3ELi0EERS3_IXT0_ELi0ELS4_5ELS5_3ELi0EER6ap_intILi8EEE10swap_table': Complete partitioning on dimension 1. (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:14:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIfEET_S1_bbE13neg_cos_table': Complete partitioning on dimension 1. (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:217:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIfEET_S1_bbE13neg_sin_table': Complete partitioning on dimension 1. (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:216:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_10sin_or_cosIfEET_S1_bbE10swap_table': Complete partitioning on dimension 1. (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:215:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:242:30)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:25:43)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:267:8)
INFO: [HLS 214-115] Multiple burst reads of length 784 and bit width 32 in loop 'PIXEL_LOOP'(../src/encoding.cpp:90:17) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (../src/encoding.cpp:90:17)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.169 seconds; current allocated memory: 242.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 242.121 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top latency_encoding -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.0.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 243.258 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.1.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 247.746 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.g.1.bc to E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.1.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.114 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288:31) to (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:287:5) in function 'hotbm_::sin_or_cos<float>'... converting 12 basic blocks.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin_or_cos<float>' into 'latency_encoding' (C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:127->C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\c\sincosfloat.cpp:12->../src/encoding.cpp:34->../src/encoding.cpp:99) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'latency_encoding' (../src/encoding.cpp:15:17)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 270.840 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.2.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'INIT_T'(../src/encoding.cpp:81:10) and 'INIT_I'(../src/encoding.cpp:82:17) in function 'latency_encoding' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'INIT_T' (../src/encoding.cpp:81:10) in function 'latency_encoding'.
Execute             auto_get_db
Command           transform done; 0.12 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.3.bc -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 285.551 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.552 sec.
Command       elaborate done; 11.413 sec.
Execute       ap_eval exec zip -j E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'latency_encoding' ...
Execute         ap_set_top_model latency_encoding 
Execute         get_model_list latency_encoding -filter all-wo-channel -topdown 
Execute         preproc_iomode -model latency_encoding 
Execute         preproc_iomode -model latency_encoding_Pipeline_PIXEL_LOOP 
Execute         preproc_iomode -model latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         get_model_list latency_encoding -filter all-wo-channel 
INFO-FLOW: Model list for configure: latency_encoding_Pipeline_INIT_T_INIT_I latency_encoding_Pipeline_PIXEL_LOOP latency_encoding
INFO-FLOW: Configuring Module : latency_encoding_Pipeline_INIT_T_INIT_I ...
Execute         set_default_model latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         apply_spec_resource_limit latency_encoding_Pipeline_INIT_T_INIT_I 
INFO-FLOW: Configuring Module : latency_encoding_Pipeline_PIXEL_LOOP ...
Execute         set_default_model latency_encoding_Pipeline_PIXEL_LOOP 
Execute         apply_spec_resource_limit latency_encoding_Pipeline_PIXEL_LOOP 
INFO-FLOW: Configuring Module : latency_encoding ...
Execute         set_default_model latency_encoding 
Execute         apply_spec_resource_limit latency_encoding 
INFO-FLOW: Model list for preprocess: latency_encoding_Pipeline_INIT_T_INIT_I latency_encoding_Pipeline_PIXEL_LOOP latency_encoding
INFO-FLOW: Preprocessing Module: latency_encoding_Pipeline_INIT_T_INIT_I ...
Execute         set_default_model latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         cdfg_preprocess -model latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         rtl_gen_preprocess latency_encoding_Pipeline_INIT_T_INIT_I 
INFO-FLOW: Preprocessing Module: latency_encoding_Pipeline_PIXEL_LOOP ...
Execute         set_default_model latency_encoding_Pipeline_PIXEL_LOOP 
Execute         cdfg_preprocess -model latency_encoding_Pipeline_PIXEL_LOOP 
Execute         rtl_gen_preprocess latency_encoding_Pipeline_PIXEL_LOOP 
INFO-FLOW: Preprocessing Module: latency_encoding ...
Execute         set_default_model latency_encoding 
Execute         cdfg_preprocess -model latency_encoding 
Execute         rtl_gen_preprocess latency_encoding 
INFO-FLOW: Model list for synthesis: latency_encoding_Pipeline_INIT_T_INIT_I latency_encoding_Pipeline_PIXEL_LOOP latency_encoding
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latency_encoding_Pipeline_INIT_T_INIT_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         schedule -model latency_encoding_Pipeline_INIT_T_INIT_I 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'INIT_T_INIT_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop 'INIT_T_INIT_I'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.101 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 285.699 MB.
Execute         syn_report -verbosereport -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.sched.adb -f 
INFO-FLOW: Finish scheduling latency_encoding_Pipeline_INIT_T_INIT_I.
Execute         set_default_model latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         bind -model latency_encoding_Pipeline_INIT_T_INIT_I 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 285.699 MB.
Execute         syn_report -verbosereport -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.bind.adb -f 
INFO-FLOW: Finish binding latency_encoding_Pipeline_INIT_T_INIT_I.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latency_encoding_Pipeline_PIXEL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model latency_encoding_Pipeline_PIXEL_LOOP 
Execute         schedule -model latency_encoding_Pipeline_PIXEL_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PIXEL_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 82, loop 'PIXEL_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.283 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 286.191 MB.
Execute         syn_report -verbosereport -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling latency_encoding_Pipeline_PIXEL_LOOP.
Execute         set_default_model latency_encoding_Pipeline_PIXEL_LOOP 
Execute         bind -model latency_encoding_Pipeline_PIXEL_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 286.617 MB.
Execute         syn_report -verbosereport -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.bind.adb -f 
INFO-FLOW: Finish binding latency_encoding_Pipeline_PIXEL_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'latency_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model latency_encoding 
Execute         schedule -model latency_encoding 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 286.977 MB.
Execute         syn_report -verbosereport -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.verbose.sched.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.sched.adb -f 
INFO-FLOW: Finish scheduling latency_encoding.
Execute         set_default_model latency_encoding 
Execute         bind -model latency_encoding 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 287.227 MB.
Execute         syn_report -verbosereport -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.verbose.bind.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.bind.adb -f 
INFO-FLOW: Finish binding latency_encoding.
Execute         get_model_list latency_encoding -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         rtl_gen_preprocess latency_encoding_Pipeline_PIXEL_LOOP 
Execute         rtl_gen_preprocess latency_encoding 
INFO-FLOW: Model list for RTL generation: latency_encoding_Pipeline_INIT_T_INIT_I latency_encoding_Pipeline_PIXEL_LOOP latency_encoding
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latency_encoding_Pipeline_INIT_T_INIT_I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model latency_encoding_Pipeline_INIT_T_INIT_I -top_prefix latency_encoding_ -sub_prefix latency_encoding_ -mg_file E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'latency_encoding_Pipeline_INIT_T_INIT_I' pipeline 'INIT_T_INIT_I' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latency_encoding_Pipeline_INIT_T_INIT_I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 287.730 MB.
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.rtl_wrap.cfg.tcl 
Execute         gen_rtl latency_encoding_Pipeline_INIT_T_INIT_I -style xilinx -f -lang vhdl -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/vhdl/latency_encoding_latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         gen_rtl latency_encoding_Pipeline_INIT_T_INIT_I -style xilinx -f -lang vlog -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/verilog/latency_encoding_latency_encoding_Pipeline_INIT_T_INIT_I 
Execute         syn_report -csynth -model latency_encoding_Pipeline_INIT_T_INIT_I -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/latency_encoding_Pipeline_INIT_T_INIT_I_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model latency_encoding_Pipeline_INIT_T_INIT_I -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/latency_encoding_Pipeline_INIT_T_INIT_I_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model latency_encoding_Pipeline_INIT_T_INIT_I -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model latency_encoding_Pipeline_INIT_T_INIT_I -f -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.adb 
Execute         db_write -model latency_encoding_Pipeline_INIT_T_INIT_I -bindview -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info latency_encoding_Pipeline_INIT_T_INIT_I -p E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latency_encoding_Pipeline_PIXEL_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model latency_encoding_Pipeline_PIXEL_LOOP -top_prefix latency_encoding_ -sub_prefix latency_encoding_ -mg_file E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTRAM_1R' to 'latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTRAM_1R' to 'latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTRAM_1R' to 'latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'latency_encoding_Pipeline_PIXEL_LOOP' pipeline 'PIXEL_LOOP' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'latency_encoding_Pipeline_PIXEL_LOOP/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'flog_32ns_32ns_32_13_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15s_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23s_22ns_45_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_30s_29ns_58_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_11ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'latency_encoding_Pipeline_PIXEL_LOOP'.
INFO: [RTMG 210-279] Implementing memory 'latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe' using distributed ROMs.
Command         create_rtl_model done; 0.624 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.773 seconds; current allocated memory: 292.117 MB.
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.rtl_wrap.cfg.tcl 
Execute         gen_rtl latency_encoding_Pipeline_PIXEL_LOOP -style xilinx -f -lang vhdl -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/vhdl/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP 
Execute         gen_rtl latency_encoding_Pipeline_PIXEL_LOOP -style xilinx -f -lang vlog -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/verilog/latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP 
Execute         syn_report -csynth -model latency_encoding_Pipeline_PIXEL_LOOP -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/latency_encoding_Pipeline_PIXEL_LOOP_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model latency_encoding_Pipeline_PIXEL_LOOP -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/latency_encoding_Pipeline_PIXEL_LOOP_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model latency_encoding_Pipeline_PIXEL_LOOP -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model latency_encoding_Pipeline_PIXEL_LOOP -f -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.adb 
Execute         db_write -model latency_encoding_Pipeline_PIXEL_LOOP -bindview -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info latency_encoding_Pipeline_PIXEL_LOOP -p E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'latency_encoding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model latency_encoding -top_prefix  -sub_prefix latency_encoding_ -mg_file E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'latency_encoding/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latency_encoding/img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latency_encoding/spikes' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'latency_encoding/seed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'latency_encoding' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img', 'spikes', 'seed' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'latency_encoding'.
Command         create_rtl_model done; 0.128 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.499 seconds; current allocated memory: 298.477 MB.
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.rtl_wrap.cfg.tcl 
Execute         gen_rtl latency_encoding -istop -style xilinx -f -lang vhdl -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/vhdl/latency_encoding 
Execute         gen_rtl latency_encoding -istop -style xilinx -f -lang vlog -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/verilog/latency_encoding 
Execute         syn_report -csynth -model latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/latency_encoding_csynth.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -rtlxml -model latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/latency_encoding_csynth.xml 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -verbosereport -model latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.verbose.rpt 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         db_write -model latency_encoding -f -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.adb 
Execute         db_write -model latency_encoding -bindview -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info latency_encoding -p E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding 
Execute         export_constraint_db -f -tool general -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.constraint.tcl 
Execute         syn_report -designview -model latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.design.xml 
Execute         syn_report -csynthDesign -model latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth.rpt -MHOut E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7z020-clg484-1 
Execute             ap_family_info -name xc7z020-clg484-1 -data names 
Execute             ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute         syn_report -wcfg -model latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model latency_encoding -o E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.protoinst 
Execute         sc_get_clocks latency_encoding 
Execute         sc_get_portdomain latency_encoding 
INFO-FLOW: Model list for RTL component generation: latency_encoding_Pipeline_INIT_T_INIT_I latency_encoding_Pipeline_PIXEL_LOOP latency_encoding
INFO-FLOW: Handling components in module [latency_encoding_Pipeline_INIT_T_INIT_I] ... 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.compgen.tcl 
INFO-FLOW: Found component latency_encoding_mul_5ns_11ns_15_1_1.
INFO-FLOW: Append model latency_encoding_mul_5ns_11ns_15_1_1
INFO-FLOW: Found component latency_encoding_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model latency_encoding_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [latency_encoding_Pipeline_PIXEL_LOOP] ... 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.compgen.tcl 
INFO-FLOW: Found component latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1.
INFO-FLOW: Append model latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: Found component latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component latency_encoding_uitofp_32ns_32_6_no_dsp_1.
INFO-FLOW: Append model latency_encoding_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: Found component latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1.
INFO-FLOW: Append model latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: Found component latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1.
INFO-FLOW: Append model latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: Found component latency_encoding_flog_32ns_32ns_32_13_full_dsp_1.
INFO-FLOW: Append model latency_encoding_flog_32ns_32ns_32_13_full_dsp_1
INFO-FLOW: Found component latency_encoding_mul_23s_22ns_45_1_1.
INFO-FLOW: Append model latency_encoding_mul_23s_22ns_45_1_1
INFO-FLOW: Found component latency_encoding_mul_30s_29ns_58_2_1.
INFO-FLOW: Append model latency_encoding_mul_30s_29ns_58_2_1
INFO-FLOW: Found component latency_encoding_mul_80s_24ns_80_5_1.
INFO-FLOW: Append model latency_encoding_mul_80s_24ns_80_5_1
INFO-FLOW: Found component latency_encoding_sparsemux_17_3_1_1_1.
INFO-FLOW: Append model latency_encoding_sparsemux_17_3_1_1_1
INFO-FLOW: Found component latency_encoding_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model latency_encoding_sparsemux_33_4_1_1_1
INFO-FLOW: Found component latency_encoding_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model latency_encoding_sparsemux_33_4_1_1_1
INFO-FLOW: Found component latency_encoding_mul_15ns_15ns_30_1_1.
INFO-FLOW: Append model latency_encoding_mul_15ns_15ns_30_1_1
INFO-FLOW: Found component latency_encoding_mul_15ns_15s_30_1_1.
INFO-FLOW: Append model latency_encoding_mul_15ns_15s_30_1_1
INFO-FLOW: Found component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb.
INFO-FLOW: Append model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb
INFO-FLOW: Found component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud.
INFO-FLOW: Append model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud
INFO-FLOW: Found component latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe.
INFO-FLOW: Append model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe
INFO-FLOW: Found component latency_encoding_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model latency_encoding_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [latency_encoding] ... 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.compgen.tcl 
INFO-FLOW: Found component latency_encoding_gmem_m_axi.
INFO-FLOW: Append model latency_encoding_gmem_m_axi
INFO-FLOW: Found component latency_encoding_control_s_axi.
INFO-FLOW: Append model latency_encoding_control_s_axi
INFO-FLOW: Append model latency_encoding_Pipeline_INIT_T_INIT_I
INFO-FLOW: Append model latency_encoding_Pipeline_PIXEL_LOOP
INFO-FLOW: Append model latency_encoding
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: latency_encoding_mul_5ns_11ns_15_1_1 latency_encoding_flow_control_loop_pipe_sequential_init latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1 latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1 latency_encoding_uitofp_32ns_32_6_no_dsp_1 latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1 latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1 latency_encoding_flog_32ns_32ns_32_13_full_dsp_1 latency_encoding_mul_23s_22ns_45_1_1 latency_encoding_mul_30s_29ns_58_2_1 latency_encoding_mul_80s_24ns_80_5_1 latency_encoding_sparsemux_17_3_1_1_1 latency_encoding_sparsemux_33_4_1_1_1 latency_encoding_sparsemux_33_4_1_1_1 latency_encoding_mul_15ns_15ns_30_1_1 latency_encoding_mul_15ns_15s_30_1_1 latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe latency_encoding_flow_control_loop_pipe_sequential_init latency_encoding_gmem_m_axi latency_encoding_control_s_axi latency_encoding_Pipeline_INIT_T_INIT_I latency_encoding_Pipeline_PIXEL_LOOP latency_encoding
INFO-FLOW: Generating E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model latency_encoding_mul_5ns_11ns_15_1_1
INFO-FLOW: To file: write model latency_encoding_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1
INFO-FLOW: To file: write model latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model latency_encoding_uitofp_32ns_32_6_no_dsp_1
INFO-FLOW: To file: write model latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1
INFO-FLOW: To file: write model latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1
INFO-FLOW: To file: write model latency_encoding_flog_32ns_32ns_32_13_full_dsp_1
INFO-FLOW: To file: write model latency_encoding_mul_23s_22ns_45_1_1
INFO-FLOW: To file: write model latency_encoding_mul_30s_29ns_58_2_1
INFO-FLOW: To file: write model latency_encoding_mul_80s_24ns_80_5_1
INFO-FLOW: To file: write model latency_encoding_sparsemux_17_3_1_1_1
INFO-FLOW: To file: write model latency_encoding_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model latency_encoding_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model latency_encoding_mul_15ns_15ns_30_1_1
INFO-FLOW: To file: write model latency_encoding_mul_15ns_15s_30_1_1
INFO-FLOW: To file: write model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb
INFO-FLOW: To file: write model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud
INFO-FLOW: To file: write model latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe
INFO-FLOW: To file: write model latency_encoding_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model latency_encoding_gmem_m_axi
INFO-FLOW: To file: write model latency_encoding_control_s_axi
INFO-FLOW: To file: write model latency_encoding_Pipeline_INIT_T_INIT_I
INFO-FLOW: To file: write model latency_encoding_Pipeline_PIXEL_LOOP
INFO-FLOW: To file: write model latency_encoding
INFO-FLOW: Generating E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='1' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/vhdl' dstVlogDir='E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/vlog' tclDir='E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db' modelList='latency_encoding_mul_5ns_11ns_15_1_1
latency_encoding_flow_control_loop_pipe_sequential_init
latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1
latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1
latency_encoding_uitofp_32ns_32_6_no_dsp_1
latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1
latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1
latency_encoding_flog_32ns_32ns_32_13_full_dsp_1
latency_encoding_mul_23s_22ns_45_1_1
latency_encoding_mul_30s_29ns_58_2_1
latency_encoding_mul_80s_24ns_80_5_1
latency_encoding_sparsemux_17_3_1_1_1
latency_encoding_sparsemux_33_4_1_1_1
latency_encoding_sparsemux_33_4_1_1_1
latency_encoding_mul_15ns_15ns_30_1_1
latency_encoding_mul_15ns_15s_30_1_1
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe
latency_encoding_flow_control_loop_pipe_sequential_init
latency_encoding_gmem_m_axi
latency_encoding_control_s_axi
latency_encoding_Pipeline_INIT_T_INIT_I
latency_encoding_Pipeline_PIXEL_LOOP
latency_encoding
' expOnly='0'
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.compgen.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.compgen.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.compgen.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.717 seconds; current allocated memory: 300.855 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='latency_encoding_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name latency_encoding
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='latency_encoding_mul_5ns_11ns_15_1_1
latency_encoding_flow_control_loop_pipe_sequential_init
latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1
latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1
latency_encoding_uitofp_32ns_32_6_no_dsp_1
latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1
latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1
latency_encoding_flog_32ns_32ns_32_13_full_dsp_1
latency_encoding_mul_23s_22ns_45_1_1
latency_encoding_mul_30s_29ns_58_2_1
latency_encoding_mul_80s_24ns_80_5_1
latency_encoding_sparsemux_17_3_1_1_1
latency_encoding_sparsemux_33_4_1_1_1
latency_encoding_sparsemux_33_4_1_1_1
latency_encoding_mul_15ns_15ns_30_1_1
latency_encoding_mul_15ns_15s_30_1_1
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K0_ROM_1P_LUTbkb
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K1_ROM_1P_LUTcud
latency_encoding_latency_encoding_Pipeline_PIXEL_LOOP_second_order_float_sin_cos_K2_ROM_1P_LUTdEe
latency_encoding_flow_control_loop_pipe_sequential_init
latency_encoding_gmem_m_axi
latency_encoding_control_s_axi
latency_encoding_Pipeline_INIT_T_INIT_I
latency_encoding_Pipeline_PIXEL_LOOP
latency_encoding
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/top-io-be.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.tbgen.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.compgen.dataonly.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.compgen.dataonly.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.rtl_wrap.cfg.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.compgen.dataonly.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_INIT_T_INIT_I.tbgen.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding_Pipeline_PIXEL_LOOP.tbgen.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.tbgen.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/latency_encoding.constraint.tcl 
Execute         sc_get_clocks latency_encoding 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/.autopilot/db/global.setting.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/impl/misc/latency_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1_ip.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/impl/misc/latency_encoding_fcmp_32ns_32ns_1_2_no_dsp_1_ip.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/impl/misc/latency_encoding_flog_32ns_32ns_32_13_full_dsp_1_ip.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/impl/misc/latency_encoding_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/impl/misc/latency_encoding_fsqrt_32ns_32ns_32_16_no_dsp_1_ip.tcl 
Execute         source E:/1_Research/Neuromorphic/NEUROMORPHIC/First_research/fpga_snn_encoding/scripts/snn_latency_encoding/solution1/impl/misc/latency_encoding_uitofp_32ns_32_6_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 4 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST latency_encoding MODULE2INSTS {latency_encoding latency_encoding latency_encoding_Pipeline_INIT_T_INIT_I grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99 latency_encoding_Pipeline_PIXEL_LOOP grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107} INST2MODULE {latency_encoding latency_encoding grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99 latency_encoding_Pipeline_INIT_T_INIT_I grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107 latency_encoding_Pipeline_PIXEL_LOOP} INSTDATA {latency_encoding {DEPTH 1 CHILDREN {grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99 grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107}} grp_latency_encoding_Pipeline_INIT_T_INIT_I_fu_99 {DEPTH 2 CHILDREN {}} grp_latency_encoding_Pipeline_PIXEL_LOOP_fu_107 {DEPTH 2 CHILDREN {}}} MODULEDATA {latency_encoding_Pipeline_INIT_T_INIT_I {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln81_fu_124_p2 SOURCE ../src/encoding.cpp:81 VARIABLE icmp_ln81 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_130_p2 SOURCE ../src/encoding.cpp:81 VARIABLE add_ln81 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_147_p2 SOURCE ../src/encoding.cpp:82 VARIABLE icmp_ln82 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_fu_153_p3 SOURCE ../src/encoding.cpp:81 VARIABLE select_ln81 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_161_p2 SOURCE ../src/encoding.cpp:81 VARIABLE add_ln81_1 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln81_1_fu_167_p3 SOURCE ../src/encoding.cpp:81 VARIABLE select_ln81_1 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_11ns_15_1_1_U1 SOURCE ../src/encoding.cpp:82 VARIABLE mul_ln82 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln84_fu_244_p2 SOURCE ../src/encoding.cpp:84 VARIABLE shl_ln84 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_175_p2 SOURCE ../src/encoding.cpp:82 VARIABLE add_ln82 LOOP INIT_T_INIT_I BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} latency_encoding_Pipeline_PIXEL_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_505_p2 SOURCE ../src/encoding.cpp:90 VARIABLE icmp_ln90 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln90_fu_511_p2 SOURCE ../src/encoding.cpp:90 VARIABLE add_ln90 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5 SOURCE ../src/encoding.cpp:96 VARIABLE sub LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE ../src/encoding.cpp:96 VARIABLE mu LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_3_fu_558_p2 SOURCE ../src/encoding.cpp:18 VARIABLE xor_ln18_3 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_2_fu_564_p2 SOURCE ../src/encoding.cpp:18 VARIABLE xor_ln18_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_fu_570_p2 SOURCE ../src/encoding.cpp:18 VARIABLE xor_ln18 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_6_no_dsp_1_U9 SOURCE ../src/encoding.cpp:21 VARIABLE conv_i_i LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U7 SOURCE ../src/encoding.cpp:21 VARIABLE u1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_4_fu_610_p2 SOURCE ../src/encoding.cpp:18 VARIABLE xor_ln18_4 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_5_fu_616_p2 SOURCE ../src/encoding.cpp:18 VARIABLE xor_ln18_5 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln18_1_fu_622_p2 SOURCE ../src/encoding.cpp:18 VARIABLE xor_ln18_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 5 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_6_no_dsp_1_U9 SOURCE ../src/encoding.cpp:21 VARIABLE conv_i11_i LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE ../src/encoding.cpp:21 VARIABLE u2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln31_fu_680_p2 SOURCE ../src/encoding.cpp:31 VARIABLE icmp_ln31 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln31_1_fu_686_p2 SOURCE ../src/encoding.cpp:31 VARIABLE icmp_ln31_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln31_fu_692_p2 SOURCE ../src/encoding.cpp:31 VARIABLE or_ln31 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_2_no_dsp_1_U10 SOURCE ../src/encoding.cpp:31 VARIABLE tmp_3 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln31_fu_698_p2 SOURCE ../src/encoding.cpp:31 VARIABLE and_ln31 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME u1_1_fu_704_p3 SOURCE ../src/encoding.cpp:31 VARIABLE u1_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fulldsp LATENCY 12 OPTYPE flog PRAGMA {} RTLNAME flog_32ns_32ns_32_13_full_dsp_1_U12 SOURCE ../src/encoding.cpp:34 VARIABLE tmp LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 13 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op flog} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U7 SOURCE ../src/encoding.cpp:34 VARIABLE mul_i LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 15 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_16_no_dsp_1_U11 SOURCE ../src/encoding.cpp:34 VARIABLE tmp_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U6 SOURCE ../src/encoding.cpp:34 VARIABLE x_assign LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME closepath_fu_736_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE closepath LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_1148_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454} VARIABLE Ex LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln453_fu_1153_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453} VARIABLE select_ln453 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_742_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE add_ln376 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME addr_fu_748_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE addr LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln379_fu_778_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379} VARIABLE shl_ln379 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_80s_24ns_80_5_1_U15 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:468} VARIABLE h LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 5 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_1_fu_831_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE k_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_1_fu_841_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492} VARIABLE Mx_bits_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Mx_bits_2_fu_846_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491} VARIABLE Mx_bits_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE cttz PRAGMA {} RTLNAME tmp_6_i_fu_893_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75} VARIABLE tmp_6_i LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op cttz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln504_fu_1163_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504} VARIABLE shl_ln504 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_1_fu_1181_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505} VARIABLE Ex_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_1195_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE sub_ln506 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_fu_1201_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln506_fu_1213_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE lshr_ln506 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln506_fu_1219_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE shl_ln506 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_1_fu_1225_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_1_1_1_U16 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:242} VARIABLE sin_basis LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Mx_1_fu_1236_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:243} VARIABLE Mx_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Ex_2_fu_1483_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:243} VARIABLE Ex_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15ns_30_1_1_U19 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:23} VARIABLE mul_ln23 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23s_22ns_45_1_1_U13 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:29} VARIABLE mul_ln29 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15s_30_1_1_U20 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:30} VARIABLE mul_ln30 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_30s_29ns_58_2_1_U14 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:32} VARIABLE mul_ln32 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE cttz PRAGMA {} RTLNAME c_fu_1427_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op cttz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE cttz PRAGMA {} RTLNAME c_1_fu_1445_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op cttz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_fu_1456_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_fu_1466_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_1_fu_1472_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_1_fu_1496_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_1501_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_1506_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300} VARIABLE add_ln300 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME newexp_fu_1516_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300} VARIABLE newexp LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln306_fu_1478_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE icmp_ln306 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln306_fu_1530_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE or_ln306 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_37_fu_1558_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE empty_37 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U17 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:267} VARIABLE tmp_11_i LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U18 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:267} VARIABLE tmp_12_i LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME results_sign_fu_1096_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:242} VARIABLE results_sign LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln271_fu_1104_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271} VARIABLE icmp_ln271 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln271_1_fu_806_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271} VARIABLE icmp_ln271_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln271_fu_1109_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271} VARIABLE and_ln271 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln282_fu_1114_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE icmp_ln282 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln282_fu_1119_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE xor_ln282 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME results_sign_1_fu_1125_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE results_sign_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln282_fu_1565_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE select_ln282 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln282_fu_1572_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE or_ln282 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME results_exp_fu_1577_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE results_exp LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln282_2_fu_1585_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE select_ln282_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME results_sig_fu_1592_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE results_sig LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME not_and_ln271_i_demorgan_fu_1131_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271} VARIABLE not_and_ln271_i_demorgan LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_and_ln271_i_fu_1136_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271} VARIABLE not_and_ln271_i LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME results_sign_2_fu_1142_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:282} VARIABLE results_sign_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME results_exp_1_fu_1600_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271} VARIABLE results_exp_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME results_sig_1_fu_1607_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:271} VARIABLE results_sig_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U8 SOURCE ../src/encoding.cpp:34 VARIABLE z0 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U8 SOURCE ../src/encoding.cpp:36 VARIABLE noise LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5 SOURCE ../src/encoding.cpp:101 VARIABLE latency_float LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 4 OPTYPE fsub PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_5_full_dsp_1_U5 SOURCE ../src/encoding.cpp:104 VARIABLE dc LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_1656_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE add_ln317 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_1670_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln18_fu_1680_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE select_ln18 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln18_fu_1708_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE lshr_ln18 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln18_fu_1714_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE shl_ln18 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_fu_1740_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE val LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_4_fu_1747_p2 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_4 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_5_fu_1752_p3 SOURCE {C:\scratch\2024.1\hls_product\545\2024.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_5 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME spike_time_1_fu_1770_p3 SOURCE ../src/encoding.cpp:105 VARIABLE spike_time_1 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln106_fu_1782_p2 SOURCE ../src/encoding.cpp:106 VARIABLE icmp_ln106 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME spike_time_2_fu_1788_p3 SOURCE ../src/encoding.cpp:106 VARIABLE spike_time_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_11ns_15_1_1_U21 SOURCE ../src/encoding.cpp:108 VARIABLE mul_ln108 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln108_fu_1828_p2 SOURCE ../src/encoding.cpp:108 VARIABLE shl_ln108 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln108_2_fu_1865_p2 SOURCE ../src/encoding.cpp:108 VARIABLE shl_ln108_2 LOOP PIXEL_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME ref_4oPi_table_100_U SOURCE {} VARIABLE ref_4oPi_table_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {100 13 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_cos_K0_U SOURCE {} VARIABLE second_order_float_sin_cos_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {30 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_cos_K1_U SOURCE {} VARIABLE second_order_float_sin_cos_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {23 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_cos_K2_U SOURCE {} VARIABLE second_order_float_sin_cos_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {15 256 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 38 BRAM 0 URAM 0}} latency_encoding {AREA {DSP 39 BRAM 4 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.278 seconds; current allocated memory: 304.137 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for latency_encoding.
INFO: [VLOG 209-307] Generating Verilog RTL for latency_encoding.
Execute         syn_report -model latency_encoding -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command       autosyn done; 4.521 sec.
Command     csynth_design done; 16.094 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:16; Allocated memory: 62.016 MB.
Execute     close_project 
INFO: [HLS 200-1510] Running: close_project 
Execute       close_solution 
Execute         cleanup_all 
Execute         cleanup_all 
