Model Technology ModelSim SE vlog 10.4c Compiler 2015.07 Jul 19 2015
Start time: 02:48:04 on Dec 02,2017
vlog "+acc" layer_16_8_1_16.sv tb_layer_16_8_1_16.sv 
-- Compiling module layer_16_8_1_16
-- Compiling module layer_16_8_1_16_W_rom_0
-- Compiling module layer_16_8_1_16_B_rom_0
-- Compiling module part3_mac
-- Compiling module memory
-- Compiling module tb_layer_16_8_1_16

Top level modules:
	tb_layer_16_8_1_16
End time: 02:48:04 on Dec 02,2017, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
Reading pref.tcl

# 10.4c

# vsim -c tb_layer_16_8_1_16 -do "run -all; quit" 
# Start time: 02:48:05 on Dec 02,2017
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "layer_16_8_1_16(fast)".
# //  ModelSim SE 10.4c Jul 19 2015 Linux 3.10.0-693.5.2.el7.x86_64
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading sv_std.std
# Loading work.tb_layer_16_8_1_16(fast)
# Loading work.layer_16_8_1_16(fast)
# Loading work.memory(fast)
# Loading work.layer_16_8_1_16_W_rom_0(fast)
# Loading work.layer_16_8_1_16_B_rom_0(fast)
# Loading work.part3_mac(fast)
# run -all
# Simulated       20000 outputs. Found           0 errors.
# ** Note: $finish    : tb_layer_16_8_1_16.sv(88)
#    Time: 3028735 ns  Iteration: 2  Instance: /tb_layer_16_8_1_16
# End time: 02:48:06 on Dec 02,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
