Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 01:29:30 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[5]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[5]/Q (DFFR_X2)                             0.6928     0.6928 f
  U908/ZN (XNOR2_X2)                                    0.2318     0.9246 r
  U898/ZN (XNOR2_X2)                                    0.3181     1.2427 r
  U897/ZN (XNOR2_X2)                                    0.3192     1.5619 r
  U709/ZN (NAND3_X2)                                    0.1154     1.6773 f
  U707/ZN (NAND3_X2)                                    0.1133     1.7906 r
  U706/ZN (NAND2_X2)                                    0.0869     1.8775 f
  U705/ZN (INV_X4)                                      0.0576     1.9351 r
  U904/ZN (AOI21_X2)                                    0.0518     1.9868 f
  dut_sram_write_data_reg[12]/D (DFF_X2)                0.0000     1.9868 f
  data arrival time                                                1.9868

  clock clk (rise edge)                                 2.1300     2.1300
  clock network delay (ideal)                           0.0000     2.1300
  clock uncertainty                                    -0.0500     2.0800
  dut_sram_write_data_reg[12]/CK (DFF_X2)               0.0000     2.0800 r
  library setup time                                   -0.3136     1.7664
  data required time                                               1.7664
  --------------------------------------------------------------------------
  data required time                                               1.7664
  data arrival time                                               -1.9868
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2205


1
