// Seed: 3506621638
module module_0;
  wire id_2;
  supply1 id_3;
  assign id_3 = module_0 == 1'h0 - id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output logic id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5,
    output logic id_6,
    input supply0 id_7,
    output logic id_8
);
  always @(posedge id_1) begin
    id_2 <= 1;
    id_8 <= 1'b0;
    id_6 <= 1 - -id_7 * 1;
  end
  module_0();
  wire id_10;
  assign id_8 = 1;
endmodule
