
---------- Begin Simulation Statistics ----------
final_tick                               137250622500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    415                       # Simulator instruction rate (inst/s)
host_mem_usage                               31234332                       # Number of bytes of host memory used
host_op_rate                                      426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                172847.47                       # Real time elapsed on the host
host_tick_rate                                 457989                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71796446                       # Number of instructions simulated
sim_ops                                      73693536                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079162                       # Number of seconds simulated
sim_ticks                                 79162293125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.283443                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386041                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               469160                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3710                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31188                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            491138                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53315                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7956                       # Number of indirect misses.
system.cpu.branchPred.lookups                  847188                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  141638                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6240                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5267536                       # Number of instructions committed
system.cpu.committedOps                       5651959                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.576351                       # CPI: cycles per instruction
system.cpu.discardedOps                         84341                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3678111                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            862713                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           388306                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7184798                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388146                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3546                       # number of quiesce instructions executed
system.cpu.numCycles                         13571021                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3546                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4110832     72.73%     72.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12167      0.22%     72.95% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.95% # Class of committed instruction
system.cpu.op_class_0::MemRead                 940323     16.64%     89.59% # Class of committed instruction
system.cpu.op_class_0::MemWrite                588637     10.41%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5651959                       # Class of committed instruction
system.cpu.quiesceCycles                    113088648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6386223                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1189                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39200                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1405099                       # Transaction distribution
system.membus.trans_dist::ReadResp            1422901                       # Transaction distribution
system.membus.trans_dist::WriteReq             553489                       # Transaction distribution
system.membus.trans_dist::WriteResp            553489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4307                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15193                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1876                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1876                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4278                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        40408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        40408                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18225                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        93928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3841703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3841703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3976039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       865984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       865984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       663936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       779732                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    122931808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    122931808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124577524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1981469                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000616                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024806                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1980249     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1220      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1981469                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4601631550                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            77156499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            39337686                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14458875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76584218                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8345591557                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           68504000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4139344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1034836                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5174181                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1034836                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4139344                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5174181                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5174181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5174181                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10348361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066190                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066190                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10102                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10102                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8675996                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       161380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       161380                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137922072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14641153000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9356155                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          724                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12147944729                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6888526000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12418033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9934427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5588115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7450820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35391395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7450820                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5588115                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13038935                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12418033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9934427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13038935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13038935                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48430330                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       161380                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       603748                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5051                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447419                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5588115                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13038935                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18627050                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5588115                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2038597                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7626712                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5588115                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18627050                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2038597                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26253762                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1401431                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1401424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       519424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       519424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       139472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5069                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3841703                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4461480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       161444                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    122931808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2283200                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2283200    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2283200                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4925992925                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7526444000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158776472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165330072                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737140                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543260                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39694118                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39898918                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934285                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053277                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005708346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33114756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49672134                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088495235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47208587                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48079961                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95288548                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052916933                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81194717                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49672134                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2183783784                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202899476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43886597                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12418033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2168188884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    378336084                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4139344                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2563082346                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1260844324                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1167295392                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2428139717                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12418033                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3429033209                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1545631476                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4139344                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4991222063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       865984                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       871552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       865984                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       865984                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13531                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13618                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10939350                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70337                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11009686                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10939350                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10939350                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10939350                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70337                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11009686                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       161636                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90077152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       275648                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33518784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6067                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1407494                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4307                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523731                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23243895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1107688832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2041831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4904961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1137879519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3482062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33114756                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    378336084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7450820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1034836                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423418558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3482062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     56358650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1486024916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7450820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1034836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2041831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4904961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1561298077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     69736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2538.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003455214250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2517867                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             555178                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1407498                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523731                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1407498                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523731                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87813                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32705                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47402802735                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7026650000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84292715235                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33730.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59980.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3181                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1309855                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  485214                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    14                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1407484                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523731                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1207529                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9887                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       133997                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.357463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.559376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.333607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4596      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3847      2.87%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2309      1.72%      8.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2625      1.96%      9.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2642      1.97%     11.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2301      1.72%     13.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1745      1.30%     14.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1896      1.41%     16.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112036     83.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       133997                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     624.286984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1459.507707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1834     81.47%     81.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.36%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     81.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.18%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.22%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39      1.73%     84.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     84.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     84.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33      1.47%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.09%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          151      6.71%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.09%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.09%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.31%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.18%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           63      2.80%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           77      3.42%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     232.666371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.121204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    409.859415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1696     75.34%     75.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            37      1.64%     76.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      0.36%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.13%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.31%     77.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.44%     78.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     78.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.18%     78.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     78.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     78.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     78.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     79.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.09%     79.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     79.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            3      0.13%     79.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     79.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.09%     79.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     79.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     79.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.09%     79.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.67%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          441     19.59%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1120-1151            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               89941120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  138688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33518848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90077408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33518784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1136.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1137.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79162283625                       # Total gap between requests
system.mem_ctrls.avgGap                      40990.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87548692                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       161828                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       277376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23243894.629157762975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1105939312.063100337982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2044256.092284592800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4902536.102474734187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3503890.413609086536                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33114755.731755461544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378315064.126687347889                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7450820.039644978940                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1034836.116617358173                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2538                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4307                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2491828270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81185216865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    370508695                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    245161405                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 118913329780                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 100168695575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1136142357415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91989532810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5517973175                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86593.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59254.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    145984.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40409.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27609317.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2445524.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2427820.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9981503.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4310916.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66123884.250001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46151666.399998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2555980312.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          727878783                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     757842170.400162                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     754679796.187031                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971585220.900057                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5880241833.638245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.280843                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50659580880                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4282320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24222127620                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7092                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19932823.463057                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    117584654.860482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3546    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66568830500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70681792000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1681656                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1681656                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1681656                       # number of overall hits
system.cpu.icache.overall_hits::total         1681656                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13531                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13531                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13531                       # number of overall misses
system.cpu.icache.overall_misses::total         13531                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    587786875                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    587786875                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    587786875                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    587786875                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695187                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695187                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695187                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695187                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007982                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007982                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007982                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007982                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.017368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.017368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.017368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.017368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13531                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13531                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13531                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13531                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    566724875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    566724875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    566724875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    566724875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007982                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007982                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007982                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007982                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41883.443574                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41883.443574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41883.443574                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41883.443574                       # average overall mshr miss latency
system.cpu.icache.replacements                  13346                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1681656                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1681656                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13531                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13531                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    587786875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    587786875                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695187                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007982                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.017368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.017368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13531                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    566724875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    566724875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007982                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41883.443574                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41883.443574                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.412770                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6511164                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13346                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            487.873820                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.412770                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.905103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3403905                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3403905                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1491107                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1491107                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1491107                       # number of overall hits
system.cpu.dcache.overall_hits::total         1491107                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7959                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7959                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7959                       # number of overall misses
system.cpu.dcache.overall_misses::total          7959                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    587367625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    587367625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    587367625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    587367625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1499066                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1499066                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1499066                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1499066                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73799.173891                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73799.173891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73799.173891                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73799.173891                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4307                       # number of writebacks
system.cpu.dcache.writebacks::total              4307                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1805                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6154                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6154                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    447631125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    447631125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    447631125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    447631125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79819625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79819625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004105                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004105                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72738.239357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72738.239357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72738.239357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72738.239357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.379774                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.379774                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6154                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       942736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          942736                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4647                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    348103750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    348103750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       947383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       947383                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74909.350118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74909.350118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    316501875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    316501875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79819625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79819625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004523                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004523                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73862.747958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73862.747958                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.075518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.075518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       548371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548371                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    239263875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    239263875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       551683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       551683                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72241.508152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72241.508152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131129250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131129250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003388                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70160.112360                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70160.112360                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              202422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6154                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.892753                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6002418                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6002418                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137250622500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               137252302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    415                       # Simulator instruction rate (inst/s)
host_mem_usage                               31234332                       # Number of bytes of host memory used
host_op_rate                                      426                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                172849.03                       # Real time elapsed on the host
host_tick_rate                                 457995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    71798513                       # Number of instructions simulated
sim_ops                                      73696089                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079164                       # Number of seconds simulated
sim_ticks                                 79163973125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             82.275738                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  386162                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               469351                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3710                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             31206                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            491186                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53315                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           61271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7956                       # Number of indirect misses.
system.cpu.branchPred.lookups                  847490                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  141737                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6240                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5269603                       # Number of instructions committed
system.cpu.committedOps                       5654512                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.575850                       # CPI: cycles per instruction
system.cpu.discardedOps                         84386                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3679332                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            863215                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           388508                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7185078                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.388221                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     3546                       # number of quiesce instructions executed
system.cpu.numCycles                         13573709                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      3546                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4112307     72.73%     72.73% # Class of committed instruction
system.cpu.op_class_0::IntMult                  12167      0.22%     72.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                 940914     16.64%     89.58% # Class of committed instruction
system.cpu.op_class_0::MemWrite                589123     10.42%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  5654512                       # Class of committed instruction
system.cpu.quiesceCycles                    113088648                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6388631                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1189                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1405211                       # Transaction distribution
system.membus.trans_dist::ReadResp            1423023                       # Transaction distribution
system.membus.trans_dist::WriteReq             553489                       # Transaction distribution
system.membus.trans_dist::WriteResp            553489                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4308                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15195                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1876                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1876                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          13533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4279                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        40414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        40414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          237                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        14670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        18228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        60796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        93931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3841934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      3841934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3976279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       866112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       866112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         5568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        29340                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       664064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        80888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       779860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    122939364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    122939364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124585336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1981584                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000616                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.024815                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1980363     99.94%     99.94% # Request fanout histogram
system.membus.snoop_fanout::1                    1221      0.06%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1981584                       # Request fanout histogram
system.membus.reqLayer6.occupancy          4601750550                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               5.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            77156499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            39342686                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            14458875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           76589968                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         8346234337                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             10.5                       # Layer utilization (%)
system.membus.respLayer3.occupancy           68514750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0       327680                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total       409600                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma       327680                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total       409600                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma         2560                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        84480                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        81920                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma        10240                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        92160                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      4139257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1034814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      5174071                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1034814                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      4139257                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      5174071                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      5174071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      5174071                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     10348142                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1271808                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3066429                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3066429                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1156                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        30460                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        26208                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           90                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          140                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          108                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          138                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        60796                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       401824                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        61440                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       524704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       245760                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      7647242                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      7942154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        64512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        27648                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        92160                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        25600                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total        46080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        10580                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      8676474                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1622                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         3432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        33506                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        41184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           99                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          396                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           75                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          219                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        80888                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      6427560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       983040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      8393640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      3932160                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    122355732                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       786432                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    127074324                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1032192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       442368                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1474560                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       737280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    137929692                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        14641989000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             18.5                       # Network utilization (%)
system.acctest.local_bus.numRequests          9356633                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          724                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.09                       # Average queue length
system.acctest.local_bus.maxQueueLength             7                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  12148660729                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         15.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   6888765000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          8.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       589824                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2801664                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       589824                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       442368                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1032192                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       442368                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       516096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       147456                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        13824                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       161280                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     12417770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      9934216                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5587996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7450662                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     35390644                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7450662                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5587996                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13038658                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     12417770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      9934216                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13038658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13038658                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     48429302                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       442368                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1032192                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1474560                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       442368                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       169000                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       611368                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        13824                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1032192                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1046016                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       442368                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5290                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       447658                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5587996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13038658                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       18626655                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5587996                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2134809                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7722806                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5587996                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     18626655                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2134809                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      26349461                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1401543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1401543                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       519424                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       519424                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       139472                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3676170                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        18432                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]         2560                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5300                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      3841934                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4461480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    117637140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       169000                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    122939364                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2283312                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2283312    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2283312                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   4926104925                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   7527036000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0    158780008                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2621440                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      3932160                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    165333608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      3737212                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      3806120                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      7543332                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     39695002                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        81920                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma       122880                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     39899802                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       934303                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma       118992                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total      1053295                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   2005710448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     33114053                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     49671079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088495580                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     47208495                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     48078941                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     95287436                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2052918943                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     81192994                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     49671079                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2183783016                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       983040                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    171638804                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     29949952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma       327680                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    202899476                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     99811328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     92405780                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    192217108                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        30720                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     42909701                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       935936                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     43886597                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     24952832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      2887685                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     27840517                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     12417770                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2168142871                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    378328055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      4139257                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2563027953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1260817567                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1167270620                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2428088187                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     12417770                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3428960438                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1545598675                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      4139257                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4991116140                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       866112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         5568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       871680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       866112                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       866112                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        13533                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           87                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        13620                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     10940734                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        70335                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       11011069                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     10940734                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     10940734                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     10940734                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        70335                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      11011069                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1840040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     87687188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       169000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           90084580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       275712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2621440                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     29949952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       589824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        81920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        33518848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        28776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1370117                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2650                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1407611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4308                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        40960                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       467968                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         9216                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma         1280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             523732                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     23243401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1107665325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2134809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4905666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1137949201                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3482796                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     33114053                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    378328055                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7450662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1034814                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            423410381                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3482796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     56357454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1485993380                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7450662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1034814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2134809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4905666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1561359582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     69736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   1835921.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      9216.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples      1280.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2650.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003455214250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2251                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2251                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2518063                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             555178                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1407611                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     523732                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1407611                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   523732                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             87842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             87869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             87851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             87893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             87932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87828                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             87809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             87792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            87844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            87824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            87825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32697                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32705                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  47406176365                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7027220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             84299081365                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33730.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59980.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3181                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1309961                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  485214                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    15                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1407596                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               523732                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1207621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   49669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   48641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   49158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    3207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  10993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  82211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  78339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  13165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   4676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   4708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   4971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   4432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9887                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       134010                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    921.336855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.523077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.356040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4597      3.43%      3.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3849      2.87%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2309      1.72%      8.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2625      1.96%      9.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2644      1.97%     11.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2302      1.72%     13.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1745      1.30%     14.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1896      1.41%     16.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       112043     83.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       134010                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     624.286984                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1459.507707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1834     81.47%     81.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            8      0.36%     81.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.09%     81.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.04%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.04%     82.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.13%     82.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            4      0.18%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.22%     82.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           39      1.73%     84.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.09%     84.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     84.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            2      0.09%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      0.09%     84.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           33      1.47%     86.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.09%     86.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.04%     86.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     86.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     86.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.04%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          151      6.71%     93.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            2      0.09%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            2      0.09%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            7      0.31%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            4      0.18%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.04%     93.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119           63      2.80%     96.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           77      3.42%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2251                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2251                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     232.666371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.121204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    409.859415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           1696     75.34%     75.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            37      1.64%     76.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             8      0.36%     77.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      0.13%     77.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            7      0.31%     77.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           10      0.44%     78.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            8      0.36%     78.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            4      0.18%     78.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            1      0.04%     78.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.04%     78.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.04%     78.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            1      0.04%     78.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.04%     78.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     79.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-575            1      0.04%     79.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            2      0.09%     79.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            1      0.04%     79.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            3      0.13%     79.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     79.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            2      0.09%     79.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     79.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            1      0.04%     79.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            2      0.09%     79.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           15      0.67%     80.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          441     19.59%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1120-1151            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1440-1471            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2251                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               89948416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  138688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33518848                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                90084580                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             33518848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1136.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       423.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1137.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    423.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   79163538125                       # Total gap between requests
system.mem_ctrls.avgGap                      40988.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1840040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     87548692                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       169000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       388160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       277376                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2621440                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     29948288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       589824                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        81920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 23243401.352463386953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1105915842.068216085434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2134809.476188730914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4903240.510517264716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 3503816.054836244788                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 33114052.977870926261                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 378307035.609640538692                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7450661.920020958409                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1034814.155558466446                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        28776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1370117                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2650                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4308                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        40960                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       467968                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         9216                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma         1280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   2491828270                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  81185216865                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    376812575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    245223655                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 118913329780                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma 100168695575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 1136142357415                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  91989532810                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   5517973175                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     86593.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59254.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    142193.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40412.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27602908.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   2445524.79                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2427820.61                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   9981503.13                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4310916.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         66128325.075001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         46156143.599998                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        2556189468.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          727878783                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     757879334.100162                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     754721996.774531                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     971587472.400057                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5880541523.700745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         74.283052                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  50659663380                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4282530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  24223515120                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                7092                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     19932823.463057                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    117584654.860482                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         3546    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value         9125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545314750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            3546                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     66570510500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  70681792000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1682324                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1682324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1682324                       # number of overall hits
system.cpu.icache.overall_hits::total         1682324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        13533                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        13533                       # number of overall misses
system.cpu.icache.overall_misses::total         13533                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    587874375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    587874375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    587874375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    587874375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695857                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695857                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695857                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695857                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43440.063179                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43440.063179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43440.063179                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43440.063179                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst        13533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        13533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        13533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        13533                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    566809375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    566809375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    566809375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    566809375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007980                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007980                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007980                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007980                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41883.497746                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41883.497746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41883.497746                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41883.497746                       # average overall mshr miss latency
system.cpu.icache.replacements                  13348                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1682324                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1682324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        13533                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13533                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    587874375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    587874375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695857                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43440.063179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43440.063179                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        13533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        13533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    566809375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    566809375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007980                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41883.497746                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41883.497746                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.412803                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            22855343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             13813                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1654.625570                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.412803                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.905103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.905103                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3405247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3405247                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1492200                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1492200                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1492200                       # number of overall hits
system.cpu.dcache.overall_hits::total         1492200                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7960                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7960                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7960                       # number of overall misses
system.cpu.dcache.overall_misses::total          7960                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    587463875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    587463875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    587463875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    587463875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1500160                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1500160                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1500160                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1500160                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005306                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005306                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005306                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005306                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73801.994347                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73801.994347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73801.994347                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73801.994347                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4308                       # number of writebacks
system.cpu.dcache.writebacks::total              4308                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1805                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1805                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1805                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6155                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6155                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        37733                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    447725875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    447725875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    447725875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    447725875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     79819625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     79819625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004103                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004103                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72741.815597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72741.815597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72741.815597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72741.815597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2115.379774                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2115.379774                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6155                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       943343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          943343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4648                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    348200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    348200000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       947991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       947991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004903                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74913.941480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74913.941480                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         3668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    316596625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    316596625                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     79819625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     79819625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73867.621325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73867.621325                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21761.075518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21761.075518                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       548857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         548857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3312                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    239263875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    239263875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       552169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       552169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005998                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72241.508152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72241.508152                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1869                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        34065                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131129250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131129250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003385                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70160.112360                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70160.112360                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1501158                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6667                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            225.162442                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6006795                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6006795                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 137252302500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
