Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar  4 15:16:49 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_timing_summary_routed.rpt -pb calculator_timing_summary_routed.pb -rpx calculator_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.963        0.000                      0                   20        0.538        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.963        0.000                      0                   20        0.538        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.996ns  (logic 1.916ns (47.944%)  route 2.080ns (52.056%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.963     6.558    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.153 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.396    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    U_fnd_controller/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.732 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           1.109     8.841    U_fnd_controller/U_Clk_Divider/data0[17]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.295     9.136 r  U_fnd_controller/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.136    U_fnd_controller/U_Clk_Divider/r_counter_0[17]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.031    15.099    U_fnd_controller/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             6.161ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.843ns  (logic 2.059ns (53.580%)  route 1.784ns (46.420%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.963     6.558    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.153 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.396    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.513 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.513    U_fnd_controller/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.836 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.812     8.648    U_fnd_controller/U_Clk_Divider/data0[18]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.334     8.982 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.982    U_fnd_controller/U_Clk_Divider/r_counter_0[18]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.075    15.143    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.982    
  -------------------------------------------------------------------
                         slack                                  6.161    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.090ns (29.152%)  route 2.649ns (70.848%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.825     6.383    U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.682 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.363     7.045    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.317     7.486    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.610 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          1.144     8.754    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.878 r  U_fnd_controller/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     8.878    U_fnd_controller/U_Clk_Divider/r_counter_0[11]
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.029    15.133    U_fnd_controller/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.118ns (29.679%)  route 2.649ns (70.321%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.825     6.383    U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.682 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.363     7.045    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.317     7.486    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.610 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          1.144     8.754    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.152     8.906 r  U_fnd_controller/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.906    U_fnd_controller/U_Clk_Divider/r_counter_0[9]
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism              0.296    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y24         FDCE (Setup_fdce_C_D)        0.075    15.179    U_fnd_controller/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.394ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.799ns (50.487%)  route 1.764ns (49.513%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.963     6.558    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.153 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.396    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.615 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.793     8.408    U_fnd_controller/U_Clk_Divider/data0[13]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.295     8.703 r  U_fnd_controller/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.703    U_fnd_controller/U_Clk_Divider/r_counter_0[13]
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.029    15.097    U_fnd_controller/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                  6.394    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.090ns (30.670%)  route 2.464ns (69.330%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.825     6.383    U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.682 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.363     7.045    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.317     7.486    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.610 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.959     8.569    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.693 r  U_fnd_controller/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     8.693    U_fnd_controller/U_Clk_Divider/r_counter_0[10]
    SLICE_X65Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.029    15.111    U_fnd_controller/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.935ns (54.260%)  route 1.631ns (45.740%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.963     6.558    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.153 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.396    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.711 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[3]
                         net (fo=1, routed)           0.659     8.370    U_fnd_controller/U_Clk_Divider/data0[16]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.335     8.705 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.705    U_fnd_controller/U_Clk_Divider/r_counter_0[16]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.075    15.143    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.705    
  -------------------------------------------------------------------
                         slack                                  6.437    

Slack (MET) :             6.438ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 1.116ns (31.173%)  route 2.464ns (68.827%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.825     6.383    U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.682 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.363     7.045    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.169 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.317     7.486    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.610 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.959     8.569    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.719 r  U_fnd_controller/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.719    U_fnd_controller/U_Clk_Divider/r_counter_0[12]
    SLICE_X65Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X65Y24         FDCE (Setup_fdce_C_D)        0.075    15.157    U_fnd_controller/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                  6.438    

Slack (MET) :             6.491ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.966ns (28.973%)  route 2.368ns (71.027%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.825     6.383    U_fnd_controller/U_Clk_Divider/r_counter[9]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.299     6.682 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=1, routed)           0.363     7.045    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I4_O)        0.124     7.169 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=1, routed)           0.317     7.486    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.610 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.864     8.473    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X61Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.501    14.842    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X61Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_clk_reg/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDCE (Setup_fdce_C_D)       -0.103    14.964    U_fnd_controller/U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                          -8.473    
  -------------------------------------------------------------------
                         slack                                  6.491    

Slack (MET) :             6.493ns  (required time - arrival time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.914ns (55.240%)  route 1.551ns (44.760%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.618     5.139    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.963     6.558    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X64Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.153 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.153    U_fnd_controller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.270 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.270    U_fnd_controller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.387 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.009     7.396    U_fnd_controller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.719 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[1]
                         net (fo=1, routed)           0.579     8.298    U_fnd_controller/U_Clk_Divider/data0[14]
    SLICE_X65Y25         LUT2 (Prop_lut2_I1_O)        0.306     8.604 r  U_fnd_controller/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.604    U_fnd_controller/U_Clk_Divider/r_counter_0[14]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.502    14.843    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X65Y25         FDCE (Setup_fdce_C_D)        0.029    15.097    U_fnd_controller/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  6.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.276ns (41.590%)  route 0.388ns (58.410%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.107     1.713    U_fnd_controller/U_Clk_Divider/r_counter[13]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4/O
                         net (fo=1, routed)           0.082     1.840    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.198     2.084    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X63Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.129 r  U_fnd_controller/U_Clk_Divider/r_counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.129    U_fnd_controller/U_Clk_Divider/r_counter_0[1]
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[1]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X63Y23         FDCE (Hold_fdce_C_D)         0.091     1.591    U_fnd_controller/U_Clk_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.359ns (55.076%)  route 0.293ns (44.924%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.109     1.715    U_fnd_controller/U_Clk_Divider/r_counter[11]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.184     2.009    U_fnd_controller/U_Clk_Divider/data0[11]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.108     2.117 r  U_fnd_controller/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.117    U_fnd_controller/U_Clk_Divider/r_counter_0[11]
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDCE (Hold_fdce_C_D)         0.091     1.556    U_fnd_controller/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.279ns (40.291%)  route 0.413ns (59.709%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.107     1.713    U_fnd_controller/U_Clk_Divider/r_counter[13]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4/O
                         net (fo=1, routed)           0.082     1.840    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.224     2.110    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.048     2.158 r  U_fnd_controller/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.158    U_fnd_controller/U_Clk_Divider/r_counter_0[16]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.107     1.585    U_fnd_controller/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.572    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.280ns (40.319%)  route 0.414ns (59.681%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.107     1.713    U_fnd_controller/U_Clk_Divider/r_counter[13]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4/O
                         net (fo=1, routed)           0.082     1.840    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.225     2.111    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.049     2.160 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     2.160    U_fnd_controller/U_Clk_Divider/r_counter_0[18]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.107     1.585    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.576ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.276ns (39.267%)  route 0.427ns (60.733%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.107     1.713    U_fnd_controller/U_Clk_Divider/r_counter[13]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4/O
                         net (fo=1, routed)           0.082     1.840    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.238     2.123    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X65Y23         LUT2 (Prop_lut2_I0_O)        0.045     2.168 r  U_fnd_controller/U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.168    U_fnd_controller/U_Clk_Divider/r_counter_0[3]
    SLICE_X65Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.851     1.978    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y23         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.092     1.592    U_fnd_controller/U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.276ns (40.031%)  route 0.413ns (59.969%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.107     1.713    U_fnd_controller/U_Clk_Divider/r_counter[13]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4/O
                         net (fo=1, routed)           0.082     1.840    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.224     2.110    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.155 r  U_fnd_controller/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     2.155    U_fnd_controller/U_Clk_Divider/r_counter_0[14]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.091     1.569    U_fnd_controller/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.276ns (39.973%)  route 0.414ns (60.027%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.107     1.713    U_fnd_controller/U_Clk_Divider/r_counter[13]
    SLICE_X65Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.758 r  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4/O
                         net (fo=1, routed)           0.082     1.840    U_fnd_controller/U_Clk_Divider/r_counter[18]_i_4_n_0
    SLICE_X65Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.885 f  U_fnd_controller/U_Clk_Divider/r_counter[18]_i_2/O
                         net (fo=19, routed)          0.225     2.111    U_fnd_controller/U_Clk_Divider/r_clk
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.156 r  U_fnd_controller/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     2.156    U_fnd_controller/U_Clk_Divider/r_counter_0[17]
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y25         FDCE (Hold_fdce_C_D)         0.092     1.570    U_fnd_controller/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.186ns (26.815%)  route 0.508ns (73.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.508     2.114    U_fnd_controller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.159 r  U_fnd_controller/U_Clk_Divider/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.159    U_fnd_controller/U_Clk_Divider/r_counter_0[0]
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.091     1.556    U_fnd_controller/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.609ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.397ns (54.483%)  route 0.332ns (45.517%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.109     1.715    U_fnd_controller/U_Clk_Divider/r_counter[11]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.861 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.222     2.084    U_fnd_controller/U_Clk_Divider/data0[12]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.110     2.194 r  U_fnd_controller/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.194    U_fnd_controller/U_Clk_Divider/r_counter_0[12]
    SLICE_X65Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X65Y24         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X65Y24         FDCE (Hold_fdce_C_D)         0.107     1.585    U_fnd_controller/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.440ns (59.878%)  route 0.295ns (40.122%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.582     1.465    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.111     1.717    U_fnd_controller/U_Clk_Divider/r_counter[13]
    SLICE_X64Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     1.907 r  U_fnd_controller/U_Clk_Divider/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.184     2.091    U_fnd_controller/U_Clk_Divider/data0[15]
    SLICE_X63Y25         LUT2 (Prop_lut2_I1_O)        0.109     2.200 r  U_fnd_controller/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.200    U_fnd_controller/U_Clk_Divider/r_counter_0[15]
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.850     1.977    U_fnd_controller/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X63Y25         FDCE                                         r  U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDCE (Hold_fdce_C_D)         0.107     1.572    U_fnd_controller/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           2.200    
  -------------------------------------------------------------------
                         slack                                  0.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y25   U_fnd_controller/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_fnd_controller/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y25   U_fnd_controller/U_Clk_Divider/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y24   U_fnd_controller/U_Clk_Divider/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   U_fnd_controller/U_Clk_Divider/r_counter_reg[16]/C



