-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXI4Interconnect2x4TestModule_TopLevel_registers1_axiSlave, clock frequency is 1Hz, Embedded
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXI4Interconnect2x4TestModule_TopLevel_registers1_axiSlave is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		BoardSignals : in BoardSignalsType;
		inARREADY : in std_logic;
		inAWREADY : in std_logic;
		inBVALID : in std_logic;
		inRDATA0 : in unsigned (7 downto 0);
		inRDATA1 : in unsigned (7 downto 0);
		inRDATA2 : in unsigned (7 downto 0);
		inRDATA3 : in unsigned (7 downto 0);
		inRVALID : in std_logic;
		inWREADY : in std_logic;
		M2S : in unsigned (221 downto 0);
		outARADDR : out unsigned (31 downto 0);
		outARREADYConfirming : out std_logic;
		outARVALID : out std_logic;
		outAWADDR : out unsigned (31 downto 0);
		outAWREADYConfirming : out std_logic;
		outAWVALID : out std_logic;
		outReadTXCompleting : out std_logic;
		outWDATA0 : out unsigned (7 downto 0);
		outWDATA1 : out unsigned (7 downto 0);
		outWDATA2 : out unsigned (7 downto 0);
		outWDATA3 : out unsigned (7 downto 0);
		outWREADYConfirming : out std_logic;
		outWriteTXCompleting : out std_logic;
		outWSTRB : out unsigned (3 downto 0);
		outWVALID : out std_logic;
		S2M : out unsigned (73 downto 0)
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXI4Interconnect2x4TestModule_TopLevel_registers1_axiSlave is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant size : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L81F50T70_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L85F53T74_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L87F52T72_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L87F95T115_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L82F49T68_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L86F51T72_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F22T43_Expr : std_logic := '0';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L115F41T61_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F22T42_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L119F45T64_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F22T41_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L123F45T65_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F22T44_Expr : std_logic := '0';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L130F44T65_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F22T43_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L134F48T68_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F22T42_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L138F48T69_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F22T44_Expr : std_logic := '0';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L145F43T64_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F22T43_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L149F47T67_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F22T42_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L153F47T68_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L94F62T82_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L94F107T126_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L99F65T86_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L99F114T134_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L103F63T84_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L103F111T131_Expr : unsigned(1 downto 0) := "10";
	constant AXI4NonBufferedSlaveModule_L58F25T37_Expr : std_logic := '0';
	constant AXI4_S_R_L26F29T33_Expr : std_logic := '1';
	constant AXI4NonBufferedSlaveModule_L71F25T37_Expr : std_logic := '0';
	signal Inputs_inARREADY : std_logic := '0';
	signal Inputs_inAWREADY : std_logic := '0';
	signal Inputs_inBVALID : std_logic := '0';
	signal Inputs_inRVALID : std_logic := '0';
	signal Inputs_inWREADY : std_logic := '0';
	signal Inputs_M2S_AR_ARID : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARADDR : unsigned(31 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARLEN : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARSIZE : unsigned(2 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARBURST : unsigned(1 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARLOCK : unsigned(1 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARCACHE : unsigned(3 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARPROT : unsigned(2 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARQOS : unsigned(3 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARREGION : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARUSER : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AR_ARVALID : std_logic := '0';
	signal Inputs_M2S_R_RREADY : std_logic := '0';
	signal Inputs_M2S_AW_AWID : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWADDR : unsigned(31 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWLEN : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWSIZE : unsigned(2 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWBURST : unsigned(1 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWLOCK : unsigned(1 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWCACHE : unsigned(3 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWPROT : unsigned(2 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWQOS : unsigned(3 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWREGION : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWUSER : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_AW_AWVALID : std_logic := '0';
	signal Inputs_M2S_W_WID : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_W_WSTRB : unsigned(3 downto 0) := (others => '0');
	signal Inputs_M2S_W_WLAST : std_logic := '0';
	signal Inputs_M2S_W_WUSER : unsigned(7 downto 0) := (others => '0');
	signal Inputs_M2S_W_WVALID : std_logic := '0';
	signal Inputs_M2S_B_BREADY : std_logic := '0';
	signal NextState_readFSM : unsigned(1 downto 0) := (others => '0');
	signal NextState_writeAWFSM : unsigned(1 downto 0) := (others => '0');
	signal NextState_writeWFSM : unsigned(1 downto 0) := (others => '0');
	signal internalARREADY : std_logic := '0';
	signal internalAWREADY : std_logic := '0';
	signal internalBVALID : std_logic := '0';
	signal internalRVALID : std_logic := '0';
	signal internalWREADY : std_logic := '0';
	signal readTXCompleting : std_logic := '0';
	signal writeTXCompleting : std_logic := '0';
	signal State_readFSM : unsigned(1 downto 0) := "00";
	constant State_readFSMDefault : unsigned(1 downto 0) := "00";
	signal State_writeAWFSM : unsigned(1 downto 0) := "00";
	constant State_writeAWFSMDefault : unsigned(1 downto 0) := "00";
	signal State_writeWFSM : unsigned(1 downto 0) := "00";
	constant State_writeWFSMDefault : unsigned(1 downto 0) := "00";
	signal AXI4NonBufferedSlaveModule_L81F33T90_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L81F33T90_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L81F33T90_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L85F33T94_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L85F33T94_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L85F33T94_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F32T134_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F32T134_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F32T134_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F32T115_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F32T115_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F32T115_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L82F32T87_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L82F32T87_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L82F32T87_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L86F32T91_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L86F32T91_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L86F32T91_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L78F34T71_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L78F34T71_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L78F34T71_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L79F35T72_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L79F35T72_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L79F35T72_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L94F45T126_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L94F45T126_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L94F45T126_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L99F45T134_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L99F45T134_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L99F45T134_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L103F44T131_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L103F44T131_Expr_1 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L103F44T131_Expr_2 : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L81F33T70_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L81F33T70_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L81F33T70_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L85F33T74_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L85F33T74_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L85F33T74_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L87F32T72_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F32T72_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L87F32T72_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L87F76T115_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L87F76T115_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L87F76T115_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L82F32T68_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L82F32T68_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L82F32T68_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L86F32T72_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L86F32T72_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L86F32T72_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_Case : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L94F45T82_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L94F45T82_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L94F45T82_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L94F86T126_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L94F86T126_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L94F86T126_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L99F45T86_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L99F45T86_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L99F45T86_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L99F90T134_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L99F90T134_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L99F90T134_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L103F44T84_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L103F44T84_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L103F44T84_ExprRhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L103F88T131_Expr : std_logic := '0';
	signal AXI4NonBufferedSlaveModule_L103F88T131_ExprLhs : signed(2 downto 0) := "000";
	signal AXI4NonBufferedSlaveModule_L103F88T131_ExprRhs : signed(2 downto 0) := "000";
	type Inputs_inRDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal Inputs_inRDATA : Inputs_inRDATAArray := (others => (others => '0'));
	type Inputs_M2S_W_WDATAArray is array (0 to 3) of unsigned (7 downto 0);
	signal Inputs_M2S_W_WDATA : Inputs_M2S_W_WDATAArray := (others => (others => '0'));
begin
	process (BoardSignals, NextState_readFSM, NextState_writeAWFSM, NextState_writeWFSM)
	begin
		if rising_edge(BoardSignals.Clock) then
			if BoardSignals.Reset = '1' then
				State_readFSM <= State_readFSMDefault;
				State_writeAWFSM <= State_writeAWFSMDefault;
				State_writeWFSM <= State_writeWFSMDefault;
			else
				State_readFSM <= NextState_readFSM;
				State_writeAWFSM <= NextState_writeAWFSM;
				State_writeWFSM <= NextState_writeWFSM;
			end if;
		end if;
	end process;
	AXI4NonBufferedSlaveModule_L81F33T70_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L81F33T70_ExprLhs, AXI4NonBufferedSlaveModule_L81F33T70_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L81F33T70_ExprRhs, AXI4NonBufferedSlaveModule_L81F33T70_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L85F33T74_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L85F33T74_ExprLhs, AXI4NonBufferedSlaveModule_L85F33T74_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L85F33T74_ExprRhs, AXI4NonBufferedSlaveModule_L85F33T74_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L87F32T72_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L87F32T72_ExprLhs, AXI4NonBufferedSlaveModule_L87F32T72_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L87F32T72_ExprRhs, AXI4NonBufferedSlaveModule_L87F32T72_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L87F76T115_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L87F76T115_ExprLhs, AXI4NonBufferedSlaveModule_L87F76T115_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L87F76T115_ExprRhs, AXI4NonBufferedSlaveModule_L87F76T115_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L82F32T68_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L82F32T68_ExprLhs, AXI4NonBufferedSlaveModule_L82F32T68_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L82F32T68_ExprRhs, AXI4NonBufferedSlaveModule_L82F32T68_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L86F32T72_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L86F32T72_ExprLhs, AXI4NonBufferedSlaveModule_L86F32T72_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L86F32T72_ExprRhs, AXI4NonBufferedSlaveModule_L86F32T72_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_Case <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseLhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseRhs, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L94F45T82_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L94F45T82_ExprLhs, AXI4NonBufferedSlaveModule_L94F45T82_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L94F45T82_ExprRhs, AXI4NonBufferedSlaveModule_L94F45T82_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L94F86T126_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L94F86T126_ExprLhs, AXI4NonBufferedSlaveModule_L94F86T126_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L94F86T126_ExprRhs, AXI4NonBufferedSlaveModule_L94F86T126_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L99F45T86_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L99F45T86_ExprLhs, AXI4NonBufferedSlaveModule_L99F45T86_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L99F45T86_ExprRhs, AXI4NonBufferedSlaveModule_L99F45T86_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L99F90T134_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L99F90T134_ExprLhs, AXI4NonBufferedSlaveModule_L99F90T134_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L99F90T134_ExprRhs, AXI4NonBufferedSlaveModule_L99F90T134_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L103F44T84_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L103F44T84_ExprLhs, AXI4NonBufferedSlaveModule_L103F44T84_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L103F44T84_ExprRhs, AXI4NonBufferedSlaveModule_L103F44T84_ExprRhs'length + 1))) else '0';
	AXI4NonBufferedSlaveModule_L103F88T131_Expr <= '1' when (signed(resize(AXI4NonBufferedSlaveModule_L103F88T131_ExprLhs, AXI4NonBufferedSlaveModule_L103F88T131_ExprLhs'length + 1)) = signed(resize(AXI4NonBufferedSlaveModule_L103F88T131_ExprRhs, AXI4NonBufferedSlaveModule_L103F88T131_ExprRhs'length + 1))) else '0';
	process (AXI4NonBufferedSlaveModule_L81F33T90_Expr_1, AXI4NonBufferedSlaveModule_L81F33T90_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L81F33T90_Expr <= AXI4NonBufferedSlaveModule_L81F33T90_Expr_1 AND AXI4NonBufferedSlaveModule_L81F33T90_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L85F33T94_Expr_1, AXI4NonBufferedSlaveModule_L85F33T94_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L85F33T94_Expr <= AXI4NonBufferedSlaveModule_L85F33T94_Expr_1 AND AXI4NonBufferedSlaveModule_L85F33T94_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L87F32T134_Expr_1, AXI4NonBufferedSlaveModule_L87F32T134_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L87F32T134_Expr <= AXI4NonBufferedSlaveModule_L87F32T134_Expr_1 AND AXI4NonBufferedSlaveModule_L87F32T134_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L87F32T115_Expr_1, AXI4NonBufferedSlaveModule_L87F32T115_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L87F32T115_Expr <= AXI4NonBufferedSlaveModule_L87F32T115_Expr_1 AND AXI4NonBufferedSlaveModule_L87F32T115_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L82F32T87_Expr_1, AXI4NonBufferedSlaveModule_L82F32T87_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L82F32T87_Expr <= AXI4NonBufferedSlaveModule_L82F32T87_Expr_1 AND AXI4NonBufferedSlaveModule_L82F32T87_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L86F32T91_Expr_1, AXI4NonBufferedSlaveModule_L86F32T91_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L86F32T91_Expr <= AXI4NonBufferedSlaveModule_L86F32T91_Expr_1 AND AXI4NonBufferedSlaveModule_L86F32T91_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L78F34T71_Expr_1, AXI4NonBufferedSlaveModule_L78F34T71_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L78F34T71_Expr <= AXI4NonBufferedSlaveModule_L78F34T71_Expr_1 AND AXI4NonBufferedSlaveModule_L78F34T71_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L79F35T72_Expr_1, AXI4NonBufferedSlaveModule_L79F35T72_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L79F35T72_Expr <= AXI4NonBufferedSlaveModule_L79F35T72_Expr_1 AND AXI4NonBufferedSlaveModule_L79F35T72_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_1, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_1 AND AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_1, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_1 AND AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_1, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_1 AND AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L94F45T126_Expr_1, AXI4NonBufferedSlaveModule_L94F45T126_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L94F45T126_Expr <= AXI4NonBufferedSlaveModule_L94F45T126_Expr_1 AND AXI4NonBufferedSlaveModule_L94F45T126_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L99F45T134_Expr_1, AXI4NonBufferedSlaveModule_L99F45T134_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L99F45T134_Expr <= AXI4NonBufferedSlaveModule_L99F45T134_Expr_1 AND AXI4NonBufferedSlaveModule_L99F45T134_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L103F44T131_Expr_1, AXI4NonBufferedSlaveModule_L103F44T131_Expr_2)
	begin
		AXI4NonBufferedSlaveModule_L103F44T131_Expr <= AXI4NonBufferedSlaveModule_L103F44T131_Expr_1 AND AXI4NonBufferedSlaveModule_L103F44T131_Expr_2;
	end process;
	process (AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_Case, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr, AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_Case, readTXCompleting, State_readFSM, State_writeAWFSM, State_writeWFSM, writeTXCompleting)
	begin
		NextState_readFSM <= State_readFSM;
		NextState_writeAWFSM <= State_writeAWFSM;
		NextState_writeWFSM <= State_writeWFSM;
		if AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_Case = '1' then
			NextState_readFSM(1) <= '0';
			NextState_readFSM(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L115F41T61_Expr;
		elsif AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_Case = '1' then
			if AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr = '1' then
				NextState_readFSM <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L119F45T64_Expr;
			end if;
		elsif AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_Case = '1' then
			if readTXCompleting = '1' then
				NextState_readFSM(1) <= '0';
				NextState_readFSM(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L123F45T65_Expr;
			end if;
		end if;
		if AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_Case = '1' then
			NextState_writeAWFSM(1) <= '0';
			NextState_writeAWFSM(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L130F44T65_Expr;
		elsif AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_Case = '1' then
			if AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr = '1' then
				NextState_writeAWFSM <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L134F48T68_Expr;
			end if;
		elsif AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_Case = '1' then
			if writeTXCompleting = '1' then
				NextState_writeAWFSM(1) <= '0';
				NextState_writeAWFSM(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L138F48T69_Expr;
			end if;
		end if;
		if AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_Case = '1' then
			NextState_writeWFSM(1) <= '0';
			NextState_writeWFSM(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L145F43T64_Expr;
		elsif AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_Case = '1' then
			if AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr = '1' then
				NextState_writeWFSM <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L149F47T67_Expr;
			end if;
		elsif AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_Case = '1' then
			if writeTXCompleting = '1' then
				NextState_writeWFSM(1) <= '0';
				NextState_writeWFSM(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L153F47T68_Expr;
			end if;
		end if;
	end process;
	process (AXI4NonBufferedSlaveModule_L103F44T131_Expr, AXI4NonBufferedSlaveModule_L103F44T84_Expr, AXI4NonBufferedSlaveModule_L103F88T131_Expr, AXI4NonBufferedSlaveModule_L78F34T71_Expr, AXI4NonBufferedSlaveModule_L79F35T72_Expr, AXI4NonBufferedSlaveModule_L81F33T70_Expr, AXI4NonBufferedSlaveModule_L81F33T90_Expr, AXI4NonBufferedSlaveModule_L82F32T68_Expr, AXI4NonBufferedSlaveModule_L82F32T87_Expr, AXI4NonBufferedSlaveModule_L85F33T74_Expr, AXI4NonBufferedSlaveModule_L85F33T94_Expr, AXI4NonBufferedSlaveModule_L86F32T72_Expr, AXI4NonBufferedSlaveModule_L86F32T91_Expr, AXI4NonBufferedSlaveModule_L87F32T115_Expr, AXI4NonBufferedSlaveModule_L87F32T134_Expr, AXI4NonBufferedSlaveModule_L87F32T72_Expr, AXI4NonBufferedSlaveModule_L87F76T115_Expr, AXI4NonBufferedSlaveModule_L94F45T126_Expr, AXI4NonBufferedSlaveModule_L94F45T82_Expr, AXI4NonBufferedSlaveModule_L94F86T126_Expr, AXI4NonBufferedSlaveModule_L99F45T134_Expr, AXI4NonBufferedSlaveModule_L99F45T86_Expr, AXI4NonBufferedSlaveModule_L99F90T134_Expr, inARREADY, inAWREADY, inBVALID, Inputs_inARREADY, Inputs_inAWREADY, Inputs_inBVALID, Inputs_inRDATA, Inputs_inRVALID, Inputs_inWREADY, Inputs_M2S_AR_ARADDR, Inputs_M2S_AR_ARID, Inputs_M2S_AR_ARUSER, Inputs_M2S_AR_ARVALID, Inputs_M2S_AW_AWADDR, Inputs_M2S_AW_AWVALID, Inputs_M2S_B_BREADY, Inputs_M2S_R_RREADY, Inputs_M2S_W_WDATA, Inputs_M2S_W_WID, Inputs_M2S_W_WSTRB, Inputs_M2S_W_WUSER, Inputs_M2S_W_WVALID, inRDATA0, inRDATA1, inRDATA2, inRDATA3, inRVALID, internalARREADY, internalAWREADY, internalBVALID, internalRVALID, internalWREADY, inWREADY, M2S, NextState_readFSM, NextState_writeAWFSM, NextState_writeWFSM, readTXCompleting, State_readFSM, State_writeAWFSM, State_writeWFSM, writeTXCompleting)
	begin
		AXI4NonBufferedSlaveModule_L81F33T70_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L81F33T70_ExprLhs(1 downto 0) <= signed(State_readFSM);
		AXI4NonBufferedSlaveModule_L81F33T70_ExprRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L81F33T70_ExprRhs(0) <= AXI4NonBufferedSlaveModule_L81F50T70_Expr;
		AXI4NonBufferedSlaveModule_L85F33T74_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L85F33T74_ExprLhs(1 downto 0) <= signed(State_writeAWFSM);
		AXI4NonBufferedSlaveModule_L85F33T74_ExprRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L85F33T74_ExprRhs(0) <= AXI4NonBufferedSlaveModule_L85F53T74_Expr;
		AXI4NonBufferedSlaveModule_L87F32T72_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L87F32T72_ExprLhs(1 downto 0) <= signed(State_writeAWFSM);
		AXI4NonBufferedSlaveModule_L87F32T72_ExprRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L87F32T72_ExprRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L87F52T72_Expr);
		AXI4NonBufferedSlaveModule_L87F76T115_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L87F76T115_ExprLhs(1 downto 0) <= signed(State_writeWFSM);
		AXI4NonBufferedSlaveModule_L87F76T115_ExprRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L87F76T115_ExprRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L87F95T115_Expr);
		AXI4NonBufferedSlaveModule_L82F32T68_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L82F32T68_ExprLhs(1 downto 0) <= signed(State_readFSM);
		AXI4NonBufferedSlaveModule_L82F32T68_ExprRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L82F32T68_ExprRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L82F49T68_Expr);
		AXI4NonBufferedSlaveModule_L86F32T72_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L86F32T72_ExprLhs(1 downto 0) <= signed(State_writeWFSM);
		AXI4NonBufferedSlaveModule_L86F32T72_ExprRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L86F32T72_ExprRhs(0) <= AXI4NonBufferedSlaveModule_L86F51T72_Expr;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseLhs(1 downto 0) <= signed(State_readFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F17L116T27_CaseRhs(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L114F22T43_Expr;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseLhs(1 downto 0) <= signed(State_readFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F17L120T27_CaseRhs(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L117F22T42_Expr;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseLhs(1 downto 0) <= signed(State_readFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F17L124T27_CaseRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L121F22T41_Expr);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseLhs(1 downto 0) <= signed(State_writeAWFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F17L131T27_CaseRhs(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L129F22T44_Expr;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseLhs(1 downto 0) <= signed(State_writeAWFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F17L135T27_CaseRhs(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L132F22T43_Expr;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseLhs(1 downto 0) <= signed(State_writeAWFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F17L139T27_CaseRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L136F22T42_Expr);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseLhs(1 downto 0) <= signed(State_writeWFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F17L146T27_CaseRhs(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L144F22T44_Expr;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseLhs(1 downto 0) <= signed(State_writeWFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F17L150T27_CaseRhs(0) <= AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L147F22T43_Expr;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseLhs(1 downto 0) <= signed(State_writeWFSM);
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F17L154T27_CaseRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L151F22T42_Expr);
		AXI4NonBufferedSlaveModule_L94F45T82_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L94F45T82_ExprLhs(1 downto 0) <= signed(State_readFSM);
		AXI4NonBufferedSlaveModule_L94F45T82_ExprRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L94F45T82_ExprRhs(0) <= AXI4NonBufferedSlaveModule_L94F62T82_Expr;
		AXI4NonBufferedSlaveModule_L94F86T126_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L94F86T126_ExprLhs(1 downto 0) <= signed(NextState_readFSM);
		AXI4NonBufferedSlaveModule_L94F86T126_ExprRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L94F86T126_ExprRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L94F107T126_Expr);
		AXI4NonBufferedSlaveModule_L99F45T86_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L99F45T86_ExprLhs(1 downto 0) <= signed(State_writeAWFSM);
		AXI4NonBufferedSlaveModule_L99F45T86_ExprRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L99F45T86_ExprRhs(0) <= AXI4NonBufferedSlaveModule_L99F65T86_Expr;
		AXI4NonBufferedSlaveModule_L99F90T134_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L99F90T134_ExprLhs(1 downto 0) <= signed(NextState_writeAWFSM);
		AXI4NonBufferedSlaveModule_L99F90T134_ExprRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L99F90T134_ExprRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L99F114T134_Expr);
		AXI4NonBufferedSlaveModule_L103F44T84_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L103F44T84_ExprLhs(1 downto 0) <= signed(State_writeWFSM);
		AXI4NonBufferedSlaveModule_L103F44T84_ExprRhs(2 downto 1) <= (others => '0');
		AXI4NonBufferedSlaveModule_L103F44T84_ExprRhs(0) <= AXI4NonBufferedSlaveModule_L103F63T84_Expr;
		AXI4NonBufferedSlaveModule_L103F88T131_ExprLhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L103F88T131_ExprLhs(1 downto 0) <= signed(NextState_writeWFSM);
		AXI4NonBufferedSlaveModule_L103F88T131_ExprRhs(2) <= '0';
		AXI4NonBufferedSlaveModule_L103F88T131_ExprRhs(1 downto 0) <= signed(AXI4NonBufferedSlaveModule_L103F111T131_Expr);
		AXI4NonBufferedSlaveModule_L81F33T90_Expr_1 <= AXI4NonBufferedSlaveModule_L81F33T70_Expr;
		AXI4NonBufferedSlaveModule_L81F33T90_Expr_2 <= Inputs_inARREADY;
		AXI4NonBufferedSlaveModule_L85F33T94_Expr_1 <= AXI4NonBufferedSlaveModule_L85F33T74_Expr;
		AXI4NonBufferedSlaveModule_L85F33T94_Expr_2 <= Inputs_inAWREADY;
		AXI4NonBufferedSlaveModule_L87F32T134_Expr_1 <= AXI4NonBufferedSlaveModule_L87F32T115_Expr;
		AXI4NonBufferedSlaveModule_L87F32T134_Expr_2 <= Inputs_inBVALID;
		AXI4NonBufferedSlaveModule_L87F32T115_Expr_1 <= AXI4NonBufferedSlaveModule_L87F32T72_Expr;
		AXI4NonBufferedSlaveModule_L87F32T115_Expr_2 <= AXI4NonBufferedSlaveModule_L87F76T115_Expr;
		AXI4NonBufferedSlaveModule_L82F32T87_Expr_1 <= AXI4NonBufferedSlaveModule_L82F32T68_Expr;
		AXI4NonBufferedSlaveModule_L82F32T87_Expr_2 <= Inputs_inRVALID;
		AXI4NonBufferedSlaveModule_L86F32T91_Expr_1 <= AXI4NonBufferedSlaveModule_L86F32T72_Expr;
		AXI4NonBufferedSlaveModule_L86F32T91_Expr_2 <= Inputs_inWREADY;
		AXI4NonBufferedSlaveModule_L78F34T71_Expr_1 <= internalRVALID;
		AXI4NonBufferedSlaveModule_L78F34T71_Expr_2 <= Inputs_M2S_R_RREADY;
		AXI4NonBufferedSlaveModule_L79F35T72_Expr_1 <= internalBVALID;
		AXI4NonBufferedSlaveModule_L79F35T72_Expr_2 <= Inputs_M2S_B_BREADY;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_1 <= internalARREADY;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L112F13L125T14_AXI4NonBufferedSlaveModule_L118F25T65_Expr_2 <= Inputs_M2S_AR_ARVALID;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_1 <= internalAWREADY;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L127F13L140T14_AXI4NonBufferedSlaveModule_L133F25T65_Expr_2 <= Inputs_M2S_AW_AWVALID;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_1 <= internalWREADY;
		AXI4NonBufferedSlaveModule_L109F9L156T10_AXI4NonBufferedSlaveModule_L142F13L155T14_AXI4NonBufferedSlaveModule_L148F25T62_Expr_2 <= Inputs_M2S_W_WVALID;
		AXI4NonBufferedSlaveModule_L94F45T126_Expr_1 <= AXI4NonBufferedSlaveModule_L94F45T82_Expr;
		AXI4NonBufferedSlaveModule_L94F45T126_Expr_2 <= AXI4NonBufferedSlaveModule_L94F86T126_Expr;
		AXI4NonBufferedSlaveModule_L99F45T134_Expr_1 <= AXI4NonBufferedSlaveModule_L99F45T86_Expr;
		AXI4NonBufferedSlaveModule_L99F45T134_Expr_2 <= AXI4NonBufferedSlaveModule_L99F90T134_Expr;
		AXI4NonBufferedSlaveModule_L103F44T131_Expr_1 <= AXI4NonBufferedSlaveModule_L103F44T84_Expr;
		AXI4NonBufferedSlaveModule_L103F44T131_Expr_2 <= AXI4NonBufferedSlaveModule_L103F88T131_Expr;
		Inputs_inARREADY <= inARREADY;
		Inputs_inAWREADY <= inAWREADY;
		Inputs_inBVALID <= inBVALID;
		Inputs_inRDATA(0) <= inRDATA0;
		Inputs_inRDATA(1) <= inRDATA1;
		Inputs_inRDATA(2) <= inRDATA2;
		Inputs_inRDATA(3) <= inRDATA3;
		Inputs_inRVALID <= inRVALID;
		Inputs_inWREADY <= inWREADY;
		Inputs_M2S_B_BREADY <= M2S(221);
		Inputs_M2S_W_WVALID <= M2S(220);
		Inputs_M2S_W_WUSER <= M2S(219 downto 212);
		Inputs_M2S_W_WLAST <= M2S(211);
		Inputs_M2S_W_WSTRB <= M2S(210 downto 207);
		Inputs_M2S_W_WDATA(3) <= M2S(206 downto 199);
		Inputs_M2S_W_WDATA(2) <= M2S(198 downto 191);
		Inputs_M2S_W_WDATA(1) <= M2S(190 downto 183);
		Inputs_M2S_W_WDATA(0) <= M2S(182 downto 175);
		Inputs_M2S_W_WID <= M2S(174 downto 167);
		Inputs_M2S_AW_AWVALID <= M2S(166);
		Inputs_M2S_AW_AWUSER <= M2S(165 downto 158);
		Inputs_M2S_AW_AWREGION <= M2S(157 downto 150);
		Inputs_M2S_AW_AWQOS <= M2S(149 downto 146);
		Inputs_M2S_AW_AWPROT <= M2S(145 downto 143);
		Inputs_M2S_AW_AWCACHE <= M2S(142 downto 139);
		Inputs_M2S_AW_AWLOCK <= M2S(138 downto 137);
		Inputs_M2S_AW_AWBURST <= M2S(136 downto 135);
		Inputs_M2S_AW_AWSIZE <= M2S(134 downto 132);
		Inputs_M2S_AW_AWLEN <= M2S(131 downto 124);
		Inputs_M2S_AW_AWADDR <= M2S(123 downto 92);
		Inputs_M2S_AW_AWID <= M2S(91 downto 84);
		Inputs_M2S_R_RREADY <= M2S(83);
		Inputs_M2S_AR_ARVALID <= M2S(82);
		Inputs_M2S_AR_ARUSER <= M2S(81 downto 74);
		Inputs_M2S_AR_ARREGION <= M2S(73 downto 66);
		Inputs_M2S_AR_ARQOS <= M2S(65 downto 62);
		Inputs_M2S_AR_ARPROT <= M2S(61 downto 59);
		Inputs_M2S_AR_ARCACHE <= M2S(58 downto 55);
		Inputs_M2S_AR_ARLOCK <= M2S(54 downto 53);
		Inputs_M2S_AR_ARBURST <= M2S(52 downto 51);
		Inputs_M2S_AR_ARSIZE <= M2S(50 downto 48);
		Inputs_M2S_AR_ARLEN <= M2S(47 downto 40);
		Inputs_M2S_AR_ARADDR <= M2S(39 downto 8);
		Inputs_M2S_AR_ARID <= M2S(7 downto 0);
		internalARREADY <= AXI4NonBufferedSlaveModule_L81F33T90_Expr;
		internalAWREADY <= AXI4NonBufferedSlaveModule_L85F33T94_Expr;
		internalBVALID <= AXI4NonBufferedSlaveModule_L87F32T134_Expr;
		internalRVALID <= AXI4NonBufferedSlaveModule_L82F32T87_Expr;
		internalWREADY <= AXI4NonBufferedSlaveModule_L86F32T91_Expr;
		readTXCompleting <= AXI4NonBufferedSlaveModule_L78F34T71_Expr;
		writeTXCompleting <= AXI4NonBufferedSlaveModule_L79F35T72_Expr;
		outARADDR <= Inputs_M2S_AR_ARADDR;
		outARREADYConfirming <= AXI4NonBufferedSlaveModule_L94F45T126_Expr;
		outARVALID <= Inputs_M2S_AR_ARVALID;
		outAWADDR <= Inputs_M2S_AW_AWADDR;
		outAWREADYConfirming <= AXI4NonBufferedSlaveModule_L99F45T134_Expr;
		outAWVALID <= Inputs_M2S_AW_AWVALID;
		outReadTXCompleting <= readTXCompleting;
		outWDATA0 <= Inputs_M2S_W_WDATA(0);
		outWDATA1 <= Inputs_M2S_W_WDATA(1);
		outWDATA2 <= Inputs_M2S_W_WDATA(2);
		outWDATA3 <= Inputs_M2S_W_WDATA(3);
		outWREADYConfirming <= AXI4NonBufferedSlaveModule_L103F44T131_Expr;
		outWriteTXCompleting <= writeTXCompleting;
		outWSTRB <= Inputs_M2S_W_WSTRB;
		outWVALID <= Inputs_M2S_W_WVALID;
		S2M(73) <= internalWREADY;
		S2M(72) <= internalBVALID;
		S2M(71 downto 64) <= Inputs_M2S_W_WUSER;
		S2M(63) <= '0';
		S2M(62) <= AXI4NonBufferedSlaveModule_L71F25T37_Expr;
		S2M(61 downto 54) <= Inputs_M2S_W_WID;
		S2M(53) <= internalAWREADY;
		S2M(52) <= internalRVALID;
		S2M(51 downto 44) <= Inputs_M2S_AR_ARUSER;
		S2M(43) <= AXI4_S_R_L26F29T33_Expr;
		S2M(42) <= '0';
		S2M(41) <= AXI4NonBufferedSlaveModule_L58F25T37_Expr;
		S2M(40 downto 33) <= Inputs_inRDATA(3);
		S2M(32 downto 25) <= Inputs_inRDATA(2);
		S2M(24 downto 17) <= Inputs_inRDATA(1);
		S2M(16 downto 9) <= Inputs_inRDATA(0);
		S2M(8 downto 1) <= Inputs_M2S_AR_ARID;
		S2M(0) <= internalARREADY;
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
