
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3572 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 468.039 ; gain = 99.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bus_bridge' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/bus_bridge.v:23]
INFO: [Synth 8-6157] synthesizing module 'digit_driver' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/digit_driver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/digit_driver.v:64]
INFO: [Synth 8-6155] done synthesizing module 'digit_driver' (1#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/digit_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'LED_driver' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LED_driver' (2#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/LED_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'switch_driver' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/switch_driver.v:23]
INFO: [Synth 8-6155] done synthesizing module 'switch_driver' (3#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/switch_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'dram' [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/.Xil/Vivado-3664-507-19/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dram' (4#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/.Xil/Vivado-3664-507-19/realtime/dram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bus_bridge' (5#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/bus_bridge.v:23]
INFO: [Synth 8-6157] synthesizing module 'miniRV' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWB' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEMWB' (6#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/MEMWB.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEM' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXMEM' (7#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/EXMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'execute' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_adder' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_adder' (8#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_logicunit' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_logicunit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_logicunit' (9#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_logicunit.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_bucket_shifter' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_bucket_shifter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_bucket_shifter' (10#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_bucket_shifter.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_opdecode' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_opdecode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu_opdecode' (11#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_opdecode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'execute' (13#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/execute.v:23]
INFO: [Synth 8-6157] synthesizing module 'IDEX' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IDEX' (14#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/IDEX.v:23]
INFO: [Synth 8-6157] synthesizing module 'idecode' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/idecode.v:23]
INFO: [Synth 8-6157] synthesizing module 'sext' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/sext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sext' (15#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/sext.v:23]
INFO: [Synth 8-6157] synthesizing module 'rsfile' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/rsfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rsfile' (16#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/rsfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'branchcomp' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/branchcomp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branchcomp' (17#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/branchcomp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'idecode' (18#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/idecode.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (19#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'IFID' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IFID' (20#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/IFID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ifetch' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/ifetch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ifetch' (21#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/ifetch.v:23]
INFO: [Synth 8-6155] done synthesizing module 'miniRV' (22#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/miniRV.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/.Xil/Vivado-3664-507-19/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (23#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/.Xil/Vivado-3664-507-19/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cpuclk' [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/.Xil/Vivado-3664-507-19/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpuclk' (24#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/.Xil/Vivado-3664-507-19/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design branchcomp has unconnected port op
WARNING: [Synth 8-3331] design idecode has unconnected port inst[6]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[5]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[4]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[3]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[2]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[1]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[0]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[31]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[30]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[29]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[28]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[27]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[26]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[25]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[24]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[23]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[22]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[21]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[20]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[19]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[18]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[17]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[16]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[15]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[14]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[13]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[12]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[11]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[10]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[9]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[8]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[7]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[6]
WARNING: [Synth 8-3331] design alu_bucket_shifter has unconnected port b[5]
WARNING: [Synth 8-3331] design switch_driver has unconnected port clk_i
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[31]
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[30]
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[29]
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[28]
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[27]
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[26]
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[25]
WARNING: [Synth 8-3331] design LED_driver has unconnected port wD[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.621 ; gain = 156.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.621 ; gain = 156.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 524.621 ; gain = 156.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/clkcup_in_context.xdc] for cell 'u_cpuclk'
Finished Parsing XDC File [d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/clkcup_in_context.xdc] for cell 'u_cpuclk'
Parsing XDC File [d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_irom'
Finished Parsing XDC File [d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'u_irom'
Parsing XDC File [d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'u_bus_bridge/u_dram'
Finished Parsing XDC File [d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/dram/dram/dram_in_context.xdc] for cell 'u_bus_bridge/u_dram'
Parsing XDC File [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/constrs_1/new/clock.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/constrs_1/new/clock.xdc:1]
Finished Parsing XDC File [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/constrs_1/new/clock.xdc]
Parsing XDC File [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/constrs_1/new/pin.xdc]
Finished Parsing XDC File [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/constrs_1/new/pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/constrs_1/new/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.043 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 888.043 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 888.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.043 ; gain = 519.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 888.043 ; gain = 519.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/clkcup_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/ip/cpuclk/cpuclk/clkcup_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for u_cpuclk. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_irom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_bus_bridge/u_dram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.043 ; gain = 519.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "led_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rD" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/alu_adder.v:34]
INFO: [Synth 8-5546] ROM "REGS_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "REGS_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alua_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alub_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wd_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wd_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcbja_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alua_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alub_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wd_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wd_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcbja_sel" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'rD_reg' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/switch_driver.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'sext_op_reg' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/control.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'pcbja_sel_reg' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/control.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/control.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'wd_sel_reg' [D:/200210231/miniRV_pipeline/miniRV_pipeline.srcs/sources_1/new/control.v:50]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 888.043 ; gain = 519.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 46    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 33    
	   3 Input     32 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 39    
	   9 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module digit_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module LED_driver 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module switch_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module bus_bridge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MEMWB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module EXMEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module alu_adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu_logicunit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu_bucket_shifter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   3 Input     32 Bit        Muxes := 1     
Module alu_opdecode 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
Module alu 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module execute 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module IDEX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module sext 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module rsfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module branchcomp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module idecode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module IFID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module ifetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module miniRV 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "alua_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alub_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "dmem_we" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pcbja_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wd_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "u_bus_bridge/u_digit_driver/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "u_bus_bridge/u_digit_driver/led_en" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u_bus_bridge/u_digit_driver/digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "u_bus_bridge/u_switch_driver/rD" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design top has port digit_led_cx_o[0] driven by constant 1
WARNING: [Synth 8-3331] design idecode has unconnected port inst[6]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[5]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[4]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[3]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[2]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[1]
WARNING: [Synth 8-3331] design idecode has unconnected port inst[0]
WARNING: [Synth 8-3331] design idecode has unconnected port br_op
INFO: [Synth 8-3886] merging instance 'u_miniRV/u_ifid/id_pc4_reg[0]' (FDC) to 'u_miniRV/u_ifid/id_pc_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 888.043 ; gain = 519.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_cpuclk/clk_out1' to pin 'u_cpuclk/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 888.043 ; gain = 519.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 922.734 ; gain = 554.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_miniRV/u_idecode/u_rsfile/REGS_reg[0][23] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |prgrom        |         1|
|2     |cpuclk        |         1|
|3     |dram          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |cpuclk |     1|
|2     |dram   |     1|
|3     |prgrom |     1|
|4     |BUFG   |     1|
|5     |CARRY4 |    40|
|6     |LUT1   |     3|
|7     |LUT2   |    65|
|8     |LUT3   |   136|
|9     |LUT4   |    54|
|10    |LUT5   |   243|
|11    |LUT6   |   902|
|12    |MUXF7  |   261|
|13    |FDCE   |  1500|
|14    |FDPE   |     7|
|15    |LD     |    30|
|16    |LDC    |     2|
|17    |LDCP   |     1|
|18    |IBUF   |    25|
|19    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+--------------+------+
|      |Instance            |Module        |Cells |
+------+--------------------+--------------+------+
|1     |top                 |              |  3376|
|2     |  u_bus_bridge      |bus_bridge    |   231|
|3     |    u_LED_driver    |LED_driver    |    24|
|4     |    u_digit_driver  |digit_driver  |   150|
|5     |    u_switch_driver |switch_driver |    25|
|6     |  u_miniRV          |miniRV        |  3045|
|7     |    u_execute       |execute       |     8|
|8     |      u_alu         |alu           |     8|
|9     |        u_alu_adder |alu_adder     |     8|
|10    |    u_control       |control       |    36|
|11    |    u_exmem         |EXMEM         |   117|
|12    |    u_idecode       |idecode       |  1874|
|13    |      u_branchcomp  |branchcomp    |    18|
|14    |      u_rsfile      |rsfile        |  1856|
|15    |    u_idex          |IDEX          |   600|
|16    |    u_ifetch        |ifetch        |    73|
|17    |    u_ifid          |IFID          |   210|
|18    |    u_memwb         |MEMWB         |    69|
+------+--------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 925.480 ; gain = 557.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 925.480 ; gain = 193.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 925.480 ; gain = 557.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 24 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 6 instances
  LD => LDCE (inverted pins: G): 24 instances
  LDC => LDCE: 2 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
156 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 925.480 ; gain = 568.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 925.480 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/200210231/miniRV_pipeline/miniRV_pipeline.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  7 16:27:29 2022...
