[{"id":0,"href":"/docs/ComputerArchitecture/Lab-Week-2/","title":"Lab Week 2","section":"Docs","content":" Lab 2 # IF: Instruction Fetch ID: Instruction Decode EX: Execution MEM: Memory access (optional stage) WB: register Write Back "}]