Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Feb  4 16:00:03 2026
| Host         : work-dev running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cyan_top_control_sets_placed.rpt
| Design       : cyan_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   786 |
|    Minimum number of control sets                        |   786 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   882 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   786 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |    28 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     6 |
| >= 16              |   606 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             930 |          289 |
| No           | No                    | Yes                    |            1010 |          312 |
| No           | Yes                   | No                     |            1294 |          492 |
| Yes          | No                    | No                     |            5020 |         1974 |
| Yes          | No                    | Yes                    |            4258 |         1461 |
| Yes          | Yes                   | No                     |            1422 |          437 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                                                               Clock Signal                                                                                                                              |                                                                                                                                                  Enable Signal                                                                                                                                                 |                                                                                                                                           Set/Reset Signal                                                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                   |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                   |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/sync_blk/u_packet_tranfr_dn_ppi_clk_sensr_clk_i_1_n_0                                                                                                                             |                1 |              1 |         1.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1__2_n_0                                  | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1__0_n_0                                  | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1_n_0                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | ti_roic_integration_inst/roic_tg_gen_int/fifo_sync_inst/AR[0]                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_stopstate_i_1__1_n_0                                  | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | sequencer_wrapper_inst/seq_fsm_inst/reset_state_o_reg_0                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                    |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                            |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                             |                1 |              1 |         1.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/rst_sync_blk/u_reset_sych_ppi_clk/reset_pol                                                                                                                                       |                1 |              2 |         2.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/rst_sync_blk/u_reset_sych_esc_clk/reset_pol                                                                                                                                       |                1 |              2 |         2.00 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/rst_sync_blk/u_reset_sych_axis/reset_pol                                                                                                                                          |                1 |              2 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__0_n_0                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                2 |              3 |         1.50 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__1_n_0                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                2 |              3 |         1.50 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1__2_n_0                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              3 |         1.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                              |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                            |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                              |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                           |                2 |              3 |         1.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                     |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                       |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                        |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                              |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                              |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                               |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | clock_gen_inst/reset_sync_100mhz/nRST                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | clock_gen_inst/reset_sync_100mhz/nRST                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/esc_ctrl_axi_if_i_1_n_0                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              3 |         3.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_rst_clk_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                        |                3 |              4 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                          |                1 |              4 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                4 |              4 |         1.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                2 |              4 |         2.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | sequencer_wrapper_inst/seq_fsm_inst/current_state_reg[3]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                    |                2 |              4 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/arststages_ff_reg[1]                                                                                           |                1 |              4 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/first_transfr_pulse_c                                                                                                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/byte_en_r[0]                                                                                                                        |                1 |              4 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/core_config0                                                                                                                                                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                1 |              4 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/byte_en_r0                                                                                                                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/byte_en_r[0]                                                                                                                        |                1 |              4 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[6].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[7].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/dl3_txrequesths_r                                                                                                                              | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/dl0_txrequesths_r_i_1_n_0                                                                                                           |                1 |              4 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              4 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3                                                                   |                1 |              4 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              4 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/E[0]                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                3 |              4 |         1.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/txlpdtesc_r_reg[0]                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/dl_forcetxstopmode_sync_i/s_level_out_d3_reg_0 |                1 |              4 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/isr_i[4]_i_1_n_0                                                                                                                                                          |                2 |              5 |         2.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/rd_req0                                                                                                                                                                              | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                2 |              5 |         2.50 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | clock_gen_inst/reset_sync_20mhz/Q[0]                                                                                                                                                                                                                                                                |                3 |              5 |         1.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/rd_req0                                                                      | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |                1 |              5 |         5.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk90_sync_i/s_level_out_d3                                                                 |                3 |              5 |         1.67 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                               |                3 |              5 |         1.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_rst_clk_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_rst_clk_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/host_if_inst/bitcnt[5]_i_1_n_0                                                                                                                                                                                                                                                                    | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/wr_req_i_1_n_0                                                               | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |                3 |              6 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/core_rst_sync_i/s_level_out_d3                                                                                           |                4 |              6 |         1.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/wr_addr[6]_i_1_n_0                                                                                                                                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                2 |              6 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/ier0                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                1 |              6 |         6.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | clock_gen_inst/reset_sync_100mhz/nRST                                                                                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                              |                1 |              6 |         6.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                4 |              6 |         1.50 |
|  roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__0_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                 | roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__10_n_0                                                                                                                                                                                                     | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__1_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__2_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__4_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__3_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__8_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  roic_channel_array_inst/gen_ti_roic_channel[6].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[6].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__5_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                2 |              7 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                            |                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[7].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[7].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__6_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__7_n_0                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                         |                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0                                             |                                                                                                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0                                             |                                                                                                                                                                                                                                                                                                     |                1 |              7 |         7.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/u_tx_support_rst_logic/core_rst_sync_i/s_level_out_d3                                                                   |                3 |              7 |         2.33 |
|  roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                 | roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1__9_n_0                                                                                                                                                                                                      | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                | clock_gen_inst/reset_sync_20mhz/Q[0]                                                                                                                                                                                                                                                                |                1 |              7 |         7.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                3 |              8 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/en_cl_init_to_blk.init_to_cnt_level1[7]_i_1_n_0                           |                2 |              8 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/rst_assert_cntr_r[0]                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_bvalid_r_i_1_n_0                                                                                                                                                    |                2 |              8 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/bit_clock_gen/bit_clk                                                                                                                                                                                  | roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/deserializer/temp_word_d1[23]_i_1_n_0                                                                                                                                                                                                          | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                            |                3 |              8 |         2.67 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                5 |              8 |         1.60 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                3 |              8 |         2.67 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                3 |              8 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                            |                3 |              8 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | sequencer_wrapper_inst/seq_fsm_inst/read_addr_reg_0[0]                                                                                                                                                                                                                                                         | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_esc_datapath.u_tx_esc_datapath/init_done_sync_i/FSM_sequential_dl_tx_state_reg[2][0]     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_escclk_sync_i/s_level_out_d3                                                                    |                3 |              8 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_done                                                                                                                                                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |                3 |              8 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                4 |              8 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__1_n_0                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__1_n_0                                        |                4 |              9 |         2.25 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__0_n_0                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__0_n_0                                        |                3 |              9 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/frm_blkng_en_r0                                                                                                                              | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/frm_blkng_cntr[8]_i_1_n_0                                                                                                         |                3 |              9 |         3.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/cl_tst_clk_out                                             |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                2 |              9 |         4.50 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2_n_0                                                      | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1_n_0                                           |                4 |              9 |         2.25 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__0_n_0 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                3 |              9 |         3.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_2__2_n_0                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/prepare_count[8]_i_1__2_n_0                                        |                3 |              9 |         3.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1_n_0    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                3 |              9 |         3.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__1_n_0 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                4 |              9 |         2.25 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/HS_BYTE_XFER_BLK2.dl_tx_hs_dp[7]_i_1__2_n_0 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                4 |              9 |         2.25 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/control_sync/s_level_out_bus_d3_reg[1]_0                          |                8 |             10 |         1.25 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | sequencer_wrapper_inst/seq_fsm_inst/s_iterate_exit_flag1                                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/sel                                                                                  | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/time_out_post_coreclk_sync_i/SR[0]                                        |                3 |             10 |         3.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__0_n_0        |                2 |             10 |         5.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__1_n_0        |                2 |             10 |         5.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__2_n_0        |                3 |             10 |         3.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count__0[0]                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/trail_count[9]_i_1__3_n_0        |                2 |             10 |         5.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |                4 |             11 |         2.75 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                3 |             11 |         3.67 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/p_0_in                                                                                                                              |                7 |             11 |         1.57 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |                4 |             11 |         2.75 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                               |                3 |             11 |         3.67 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/dl_tst_clk_out                                             |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                5 |             12 |         2.40 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | sequencer_wrapper_inst/seq_fsm_inst/s_iterate_count[0]_i_1_n_0                                                                                                                                                                                                                                                 | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/zero_count[0]                               | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/time_out_zero0                   |                3 |             12 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2_n_0                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1_n_0                                            |                4 |             13 |         3.25 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__0_n_0                                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__0_n_0                                         |                4 |             13 |         3.25 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_phybyteclk_sync_i/s_level_out_d3                                                                |                6 |             13 |         2.17 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__1_n_0                                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__1_n_0                                         |                4 |             13 |         3.25 |
|  ti_roic_integration_inst/roic_tg_gen_int/sig_mclk                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                | clock_gen_inst/reset_sync_20mhz/Q[0]                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_2__2_n_0                                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/u_tx_data_lane_sm/hsexit_count[0]_i_1__2_n_0                                         |                4 |             13 |         3.25 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/en_cl_init_to_blk.init_to_cnt_level20                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/en_cl_init_to_blk.init_to_cnt_level2[0]_i_1_n_0                           |                4 |             14 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/time_out_counter[0]_i_1_n_0                                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                       |                4 |             14 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                4 |             14 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                6 |             14 |         2.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/host_if_inst/s_reg_addr[13]_i_1_n_0                                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             14 |         2.80 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                             |                4 |             14 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[18][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[200][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[201][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[207][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[183][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[199][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[19][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[190][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[209][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[210][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[211][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[217][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[197][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[191][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[206][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[202][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[212][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[192][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[203][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[213][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[186][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[219][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[215][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[187][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[196][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[205][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[221][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[214][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[182][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[20][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[224][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[216][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[185][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[225][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[198][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[188][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[204][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[226][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[195][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[1][15]_i_1_n_0                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[262][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[281][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[282][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[240][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[25][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[266][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[283][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[284][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[258][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[248][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[237][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[252][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[22][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[243][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[235][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[246][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[251][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[253][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[229][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[254][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[260][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[238][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[267][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[271][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[272][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[241][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[247][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[249][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[242][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[233][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[23][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[244][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[264][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[255][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[236][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[231][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[234][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[245][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[256][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[259][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[261][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[265][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[268][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[26][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[270][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[273][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[230][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[275][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[274][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[250][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[263][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[276][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[278][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[257][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[279][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[27][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[280][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[232][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[239][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[269][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[277][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[24][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[291][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[331][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[334][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[335][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[322][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[336][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[337][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[338][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[312][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[339][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[314][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[294][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[319][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[306][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[330][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[333][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[33][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[327][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[317][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[302][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[318][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[293][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[304][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[309][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[321][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[288][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[296][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[323][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[324][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[329][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[332][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[32][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[285][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[300][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[308][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[315][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[28][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[305][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[2][15]_i_1_n_0                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[292][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[303][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[310][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[311][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[301][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[30][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[313][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[316][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[289][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[29][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[297][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[31][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[320][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[295][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[326][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[287][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[307][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[286][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[298][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[290][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[299][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[325][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[328][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[350][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[356][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[340][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[344][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[341][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[343][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[347][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[349][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[352][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[353][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[345][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[357][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[358][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[355][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[351][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[359][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[34][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[354][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[348][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[342][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[346][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               12 |             16 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[412][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[382][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[397][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[413][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[415][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[377][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[394][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[3][15]_i_1_n_0                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[395][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[392][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[414][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[378][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[403][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[387][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[406][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[372][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[393][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[408][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[367][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[379][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[374][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[370][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[37][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[360][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[366][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[385][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[363][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[386][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[218][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[383][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[375][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[39][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[400][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[371][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[38][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[399][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[404][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[35][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[376][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[381][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[396][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[365][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[402][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[398][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[405][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[407][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[409][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[388][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[368][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[390][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[391][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[40][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[36][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[410][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[362][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[401][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[380][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[364][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[369][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[373][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[361][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[384][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[411][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[448][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[469][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[470][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[430][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[471][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[472][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[432][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[41][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[464][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[450][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[463][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[417][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[420][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[427][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[42][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[433][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[452][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[457][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[424][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[442][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[444][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[446][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[43][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[437][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[451][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[421][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[443][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[453][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[454][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[422][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[459][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[436][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[418][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[428][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[416][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[429][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[439][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[447][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               13 |             16 |         1.23 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[458][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[445][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[45][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[449][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[426][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[460][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[462][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[465][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[466][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[467][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[441][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[468][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[423][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[431][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[435][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[425][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[438][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[44][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[455][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[461][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[46][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[434][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[440][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[456][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[419][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[50][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[482][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[506][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[501][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[56][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[477][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[52][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[5][15]_i_1_n_0                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[60][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[485][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[62][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[496][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[64][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[63][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[497][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[491][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[49][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[479][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               14 |             16 |         1.14 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[486][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[54][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[476][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[488][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[48][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[493][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[509][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[487][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[502][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[51][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[55][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[503][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[494][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[500][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[498][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[59][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[511][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[66][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[481][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[490][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[480][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[489][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[475][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[483][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[495][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[499][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[504][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[505][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[510][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[47][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[53][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[473][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[478][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[484][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[57][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[58][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[61][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[65][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[508][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[474][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[492][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[4][15]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[507][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[67][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[81][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[94][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[9][15]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[82][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[76][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[85][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[71][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[95][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[72][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[80][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[99][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[68][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[77][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[6][15]_i_1_n_0                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[91][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[92][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               11 |             16 |         1.45 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[89][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[78][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[96][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[97][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[73][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[83][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[86][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[74][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[87][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[90][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[93][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[79][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[88][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[69][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[84][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[98][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[75][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[7][15]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[8][15]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[70][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/host_if_inst/E[0]                                                                                                                                                                                                                                                                                 | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               12 |             16 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/host_if_inst/s_miso_0[0]                                                                                                                                                                                                                                                                          | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                        | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[127][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/sync_fifo_rd_en_r1_reg[0]                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/arststages_ff_reg[1]_0[0]                                                                                      |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                        | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[102][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[103][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[109][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[100][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[111][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[117][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[11][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[115][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[108][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[107][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[122][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[105][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[112][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[123][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[125][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[114][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[118][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[126][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[113][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[121][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[110][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/time_out_counter[0]                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_tx_rst_logic/reset_timer_r                                                                                                            |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[0][15]_i_1_n_0                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[116][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[124][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[120][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[10][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[128][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[101][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[104][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[106][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[119][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[181][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[131][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[141][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[143][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[389][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[146][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[133][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[134][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[139][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[140][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[148][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[151][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[154][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[135][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[13][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[150][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[159][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[162][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[166][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[163][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[155][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[16][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[158][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               10 |             16 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[142][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[15][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[156][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[167][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[170][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[172][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[129][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[137][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[164][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[157][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[130][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[145][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[161][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[173][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[14][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[152][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[169][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[171][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[132][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[174][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[12][15]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[144][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[175][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |               12 |             16 |         1.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[176][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[177][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[153][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[178][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[179][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                9 |             16 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[160][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[168][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[180][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[147][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[149][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[136][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                7 |             16 |         2.29 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[165][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[17][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[138][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[208][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/crc_data_vld_r                                                                                                                                             | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/rst_crc_r                                                                                                                                                                   |                4 |             16 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_4_str0                                                                                                                                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_4_str[15]_i_1_n_0                                                                                                                                             |                4 |             16 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_r0[0]_i_1_n_0                                                                                                                                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/lg_pkt_rem_wc_4_str[15]_i_1_n_0                                                                                                                                             |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[21][15]_i_1_n_0                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[0].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[223][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[193][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                6 |             16 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[227][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[1].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[228][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[220][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[222][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[2].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[184][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_data_lane[3].u_tx_data_lane/gen_tx_hs_datapath_7series.u_tx_hs_datapath_7series/pkt_cnt0                                    | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk_sync_i/s_level_out_d3_reg_0                                                             |                4 |             16 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[194][15]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/reg_map_refact_inst/register_memory[189][15]_i_1_n_0                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                 |               10 |             18 |         1.80 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | sequencer_wrapper_inst/seq_fsm_inst/data_length_timer[18]_i_1_n_0                                                                                                                                                                                                                                              | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                9 |             19 |         2.11 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                               | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                             |                6 |             20 |         3.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/line_buffer/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                             |                6 |             20 |         3.33 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | sequencer_wrapper_inst/seq_fsm_inst/data_length_reg[18]_i_1_n_0                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |               11 |             22 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/gsp_rd_en_r                                                                                                                                                                        | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/arststages_ff_reg[1]                                                                                                              |                6 |             24 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[11].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[4].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  roic_channel_array_inst/gen_ti_roic_channel[6].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  roic_channel_array_inst/gen_ti_roic_channel[9].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  roic_channel_array_inst/gen_ti_roic_channel[7].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  roic_channel_array_inst/gen_ti_roic_channel[5].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                6 |             24 |         4.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[10].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  roic_channel_array_inst/gen_ti_roic_channel[8].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  roic_channel_array_inst/gen_ti_roic_channel[3].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                7 |             24 |         3.43 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_rdata_r[23]_i_2_n_0                                                                                                                                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/s_axi_rdata_r[23]_i_1_n_0                                                                                                                                                 |                9 |             24 |         2.67 |
|  roic_channel_array_inst/gen_ti_roic_channel[1].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                4 |             24 |         6.00 |
|  roic_channel_array_inst/gen_ti_roic_channel[2].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                5 |             24 |         4.80 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/gsp_wr_data_r[0]                                                                                                                                                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/reg_blk/gsp_wr_data_r[23]_i_1_n_0                                                                                                                                                 |                6 |             24 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | init_inst/counter_ff[24]_i_1_n_0                                                                                                                                                                                                                                                                               | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |               10 |             25 |         2.50 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                 |               10 |             26 |         2.60 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/sync_blk/ulps_start_end_r_i_2_n_0                                                                                                                                                 |               10 |             26 |         2.60 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                     |                8 |             27 |         3.38 |
|  dcdc_clk_inst/s_clk_5mhz                                                                                                                                                                                                                                               | ti_roic_integration_inst/ti_roic_spi_inst/wordCounter[4]_i_1_n_0                                                                                                                                                                                                                                               | clock_gen_inst/reset_sync_20mhz/Q[0]                                                                                                                                                                                                                                                                |                5 |             29 |         5.80 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_zero_reg_axi_10[0]                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               17 |             32 |         1.88 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_rd                                                                                                                                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |               12 |             32 |         2.67 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/gen_regs.gen_timeout_debug_regs.axi_rdata[31]_i_1_n_0                        | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr0                                                                                                                                                        | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_retry_cntr[0]_i_1_n_0                                                                                                                                   |                8 |             32 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_prepare_reg_axi_1[0]                                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               18 |             32 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_trail_reg_axi_0[0]                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_exit_reg_axi_5[0]                                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               17 |             32 |         1.88 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/esc_timeout_axi_4[0]                                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_prepare_reg_axi_7[0]                                                      | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               20 |             32 |         1.60 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/zero_count[31]_i_1_n_0                                                               | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                       |               11 |             32 |         2.91 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_trail_reg_axi_8[0]                                                        | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               16 |             32 |         2.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/init_value_axi[0]                                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               18 |             32 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_tx_timeout_axi_6[0]                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               13 |             32 |         2.46 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                              | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[1].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |               10 |             32 |         3.20 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       | sequencer_wrapper_inst/seq_fsm_inst/active_repeat_count[31]_i_1_n_0                                                                                                                                                                                                                                            | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/hs_zero_reg_axi_3[0]                                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               16 |             32 |         2.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/clk_pre_cnt[0]_i_2_n_0                                                               | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/clk_pre_cnt[0]_i_1_n_0                                                    |                8 |             32 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/post_count[0]_i_2_n_0                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_rst_logic.system_rst_byteclk90_sync_i/s_level_out_d3_reg_0                                                           |                8 |             32 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                       |                                                                                                                                                                                                                                                                                                     |                4 |             32 |         8.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/oserdes_clkdiv_out                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/start_clkzero_byteclk_sync_i/prepare_zero_cnt[0]                                     | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/gen_tx_clk_lane_7series.u_tx_clk_lane_7series/start_clkzero_byteclk_sync_i/clear                                        |                8 |             32 |         4.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/load_data_10                                                                                                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/p_0_in                                                                                                                              |               11 |             32 |         2.91 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/load_data_20                                                                                                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/ldf/u_mipi_csi2_tx_ctrl_v1_0_6_four_lanes_ldf/p_0_in                                                                                                                              |                8 |             32 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/E[0]                                                                                                                      | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/SR[0]                                                                                                          |               18 |             32 |         1.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                              | mipi_integration_inst/inst_mipi_csi2_tx/gen_axis_fifo[0].inst_out_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                              |               11 |             32 |         2.91 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/max_test_time_cntr[0]_i_1_n_0                                                                                                                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |                8 |             32 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/s_sc_valid                                                                             |                                                                                                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/new_trn_addr[31]_i_1_n_0                                                                                                                                               | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |                6 |             32 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/cur_trn_addr_0[0]                                                                                                                                                      | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |                6 |             32 |         5.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_post_reg_axi_9[0]                                                        | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               15 |             32 |         2.13 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/clk_pre_reg_axi_2[0]                                                         | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |               13 |             32 |         2.46 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/cdf_rd_en_r1                                                                                                                                                                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/arststages_ff_reg[1]                                                                                                                            |               10 |             33 |         3.30 |
|  roic_channel_array_inst/gen_ti_roic_channel[0].ti_roic_top_inst/bit_clock_gen/fclk_out                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |                9 |             34 |         3.78 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/axi_crossbar_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[54]_i_1_n_0                                               |                                                                                                                                                                                                                                                                                                     |               13 |             34 |         2.62 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg[0]                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/generic_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                            |                7 |             35 |         5.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                 |               12 |             40 |         3.33 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/clock_cross_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                     |               17 |             43 |         2.53 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/SR[0]                                                                                                          |               15 |             45 |         3.00 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.ram_empty_i_reg[0]                                                                                                                   | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                               |               11 |             47 |         4.27 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/dist_fifo/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                                     |                6 |             48 |         8.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/sync_fifo_rd_en_r0                                                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktgn_blk/rgb888_p2b_blk.u_mipi_csi2_tx_ctrl_v1_0_6_rgb888_p2b_blk/SR[0]                                                                                                          |               13 |             50 |         3.85 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/ls_le_vc_cr0                                                                                                                                 | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/arststages_ff_reg[1]                                                                                                              |               15 |             50 |         3.33 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/launch_new_wr                                                                                                                                                          | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |               26 |             64 |         2.46 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/bd_26df_mipi_dphy_0_0_clock_module_tx_i/inst/mmcm_clk_out2 |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |               23 |             66 |         2.87 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/crc_data_en_r[0]                                                                                                                                           | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/arststages_ff_reg[1]                                                                                                                            |               23 |             67 |         2.91 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/img_iface/u_mipi_csi2_tx_ctrl_v1_0_6_axis_iface/arststages_ff_reg[1]                                                                                                              |               33 |             72 |         2.18 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_init_gen/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aresetn_0                                                                                                                                             |              119 |            124 |         1.04 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       | reg_map_inst/host_if_inst/wr_data[15]_i_1_n_0                                                                                                                                                                                                                                                                  | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               56 |            140 |         2.50 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_csi2_tx_ctrl_0/inst/pktzr/u_mipi_csi_tx_ctrl_v1_0_crc/arststages_ff_reg[1]                                                                                                                            |               54 |            143 |         2.65 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |               57 |            154 |         2.70 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]_rep                                                                                                                                                                                                                                        |               50 |            175 |         3.50 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | reg_map_inst/reg_map_refact_inst/reset_sync_chain_reg[2]                                                                                                                                                                                                                                            |               45 |            183 |         4.07 |
|  clock_gen_inst/clk_inst0/inst/dphy_clk                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.u_core_rst_coreclk_sync_tx_i/stg3                                                                                                       |               75 |            201 |         2.68 |
|  mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.bd_26df_mipi_dphy_0_0_tx_clock_module_support_i/txbyteclkhs_out                                            |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |               57 |            204 |         3.58 |
|  clock_gen_inst/clk_inst0/inst/c1                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |               68 |            272 |         4.00 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                | mipi_integration_inst/inst_mipi_csi2_tx/inst_mipi_csi2_tx/inst_mipi_csi2_tx_subsyst/inst/mipi_dphy_0/inst/inst/bd_26df_mipi_dphy_0_0_tx_support_i/master_tx.dphy_tx_fab_top/en_regs.gen_regs_wo_debug_wo_timeout.tx_dphy_reg_inst/mode_sync/SR[0]                                                   |              119 |            558 |         4.69 |
|  clock_gen_inst/clk_inst0/inst/c0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                     |              256 |            922 |         3.60 |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


