// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition"

// DATE "06/16/2025 19:27:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module vga (
	clk,
	enter,
	vga_hsync,
	vga_vsync,
	sync_blank,
	sync_b,
	red,
	green,
	blue,
	clk_25);
input 	clk;
input 	enter;
output 	vga_hsync;
output 	vga_vsync;
output 	sync_blank;
output 	sync_b;
output 	[7:0] red;
output 	[7:0] green;
output 	[7:0] blue;
output 	clk_25;

// Design Ports Information
// vga_hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vga_vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_blank	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sync_b	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// red[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// green[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// blue[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_25	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enter	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \painter|Mult0~27 ;
wire \painter|Mult0~28 ;
wire \painter|Mult0~29 ;
wire \painter|Mult0~30 ;
wire \painter|Mult0~31 ;
wire \painter|Mult0~32 ;
wire \painter|Mult0~33 ;
wire \painter|Mult0~34 ;
wire \painter|Mult0~35 ;
wire \painter|Mult0~36 ;
wire \painter|Mult0~37 ;
wire \painter|Mult0~38 ;
wire \painter|Mult0~39 ;
wire \painter|Mult0~40 ;
wire \painter|Mult0~41 ;
wire \painter|Mult0~42 ;
wire \painter|Mult0~43 ;
wire \painter|Mult0~44 ;
wire \painter|Mult0~45 ;
wire \painter|Mult0~46 ;
wire \painter|Mult0~47 ;
wire \painter|Mult0~48 ;
wire \painter|Mult0~49 ;
wire \painter|Mult0~50 ;
wire \painter|Mult0~51 ;
wire \painter|Mult0~52 ;
wire \painter|Mult0~53 ;
wire \painter|Mult0~54 ;
wire \painter|Mult0~55 ;
wire \painter|Mult0~56 ;
wire \painter|Mult0~57 ;
wire \painter|Mult0~58 ;
wire \painter|Mult0~59 ;
wire \painter|Mult0~60 ;
wire \painter|Mult0~61 ;
wire \painter|Mult0~62 ;
wire \painter|Mult0~63 ;
wire \painter|Mult0~64 ;
wire \painter|Mult0~65 ;
wire \painter|Mult0~66 ;
wire \painter|Mult0~67 ;
wire \painter|Mult0~68 ;
wire \painter|Mult0~69 ;
wire \painter|Mult0~70 ;
wire \painter|Mult0~71 ;
wire \clk~input_o ;
wire \div|clk_25~0_combout ;
wire \div|clk_25~feeder_combout ;
wire \div|clk_25~q ;
wire \controller|Add0~25_sumout ;
wire \controller|Equal0~0_combout ;
wire \controller|Add0~10 ;
wire \controller|Add0~13_sumout ;
wire \controller|Add0~14 ;
wire \controller|Add0~17_sumout ;
wire \controller|Add0~18 ;
wire \controller|Add0~5_sumout ;
wire \controller|Add0~6 ;
wire \controller|Add0~21_sumout ;
wire \controller|Equal0~1_combout ;
wire \controller|Add0~26 ;
wire \controller|Add0~29_sumout ;
wire \controller|Add0~30 ;
wire \controller|Add0~33_sumout ;
wire \controller|Add0~34 ;
wire \controller|Add0~37_sumout ;
wire \controller|hs[3]~feeder_combout ;
wire \controller|Add0~38 ;
wire \controller|Add0~1_sumout ;
wire \controller|Add0~2 ;
wire \controller|Add0~9_sumout ;
wire \controller|vga_hsync~1_combout ;
wire \controller|vga_hsync~0_combout ;
wire \controller|vga_hsync~2_combout ;
wire \controller|Add1~21_sumout ;
wire \controller|Add1~22 ;
wire \controller|Add1~25_sumout ;
wire \controller|Add1~26 ;
wire \controller|Add1~29_sumout ;
wire \controller|Add1~30 ;
wire \controller|Add1~33_sumout ;
wire \controller|Add1~34 ;
wire \controller|Add1~37_sumout ;
wire \controller|Add1~38 ;
wire \controller|Add1~5_sumout ;
wire \controller|Add1~6 ;
wire \controller|Add1~1_sumout ;
wire \controller|Add1~2 ;
wire \controller|Add1~9_sumout ;
wire \controller|Equal1~0_combout ;
wire \controller|Add1~10 ;
wire \controller|Add1~13_sumout ;
wire \controller|Add1~14 ;
wire \controller|Add1~17_sumout ;
wire \controller|Equal1~1_combout ;
wire \controller|vs[0]~DUPLICATE_q ;
wire \controller|vga_vsync~1_combout ;
wire \controller|vga_vsync~0_combout ;
wire \controller|vga_vsync~2_combout ;
wire \painter|LessThan0~0_combout ;
wire \controller|sync_blank~0_combout ;
wire \controller|sync_b~combout ;
wire \enter~input_o ;
wire \painter|Add1~26_cout ;
wire \painter|Add1~1_sumout ;
wire \painter|Add1~2 ;
wire \painter|Add1~5_sumout ;
wire \painter|Add1~6 ;
wire \painter|Add1~9_sumout ;
wire \painter|Add1~10 ;
wire \painter|Add1~13_sumout ;
wire \painter|Add1~14 ;
wire \painter|Add1~17_sumout ;
wire \painter|Add1~18 ;
wire \painter|Add1~21_sumout ;
wire \painter|Mult0~26 ;
wire \painter|Mult0~25 ;
wire \painter|Mult0~24 ;
wire \painter|Mult0~23 ;
wire \painter|Mult0~22 ;
wire \painter|Mult0~21 ;
wire \painter|Mult0~20 ;
wire \painter|Mult0~19 ;
wire \painter|Mult0~18 ;
wire \painter|Mult0~17 ;
wire \painter|Mult0~16 ;
wire \painter|Add3~26 ;
wire \painter|Add3~30 ;
wire \painter|Add3~34 ;
wire \painter|Add3~38 ;
wire \painter|Add3~42 ;
wire \painter|Add3~2 ;
wire \painter|Add3~22 ;
wire \painter|Add3~18 ;
wire \painter|Add3~10 ;
wire \painter|Add3~6 ;
wire \painter|Add3~13_sumout ;
wire \painter|Add3~5_sumout ;
wire \painter|Add3~9_sumout ;
wire \painter|Add3~17_sumout ;
wire \painter|Add3~21_sumout ;
wire \painter|Add3~1_sumout ;
wire \painter|Add3~41_sumout ;
wire \painter|Add3~37_sumout ;
wire \painter|Add3~33_sumout ;
wire \painter|Add3~29_sumout ;
wire \painter|Add0~2 ;
wire \painter|Add0~6 ;
wire \painter|Add0~10 ;
wire \painter|Add0~14 ;
wire \painter|Add0~18 ;
wire \painter|Add0~22 ;
wire \painter|Add0~25_sumout ;
wire \painter|Add3~25_sumout ;
wire \painter|Add0~21_sumout ;
wire \painter|Add0~17_sumout ;
wire \painter|Mult0~15 ;
wire \painter|Add0~13_sumout ;
wire \painter|Mult0~14 ;
wire \painter|Add0~9_sumout ;
wire \painter|Mult0~13 ;
wire \painter|Add0~5_sumout ;
wire \painter|Mult0~12 ;
wire \painter|Add0~1_sumout ;
wire \painter|Mult0~11 ;
wire \painter|Mult0~10 ;
wire \painter|Mult0~9 ;
wire \painter|Mult0~8_resulta ;
wire \painter|Add2~26 ;
wire \painter|Add2~30 ;
wire \painter|Add2~34 ;
wire \painter|Add2~38 ;
wire \painter|Add2~42 ;
wire \painter|Add2~46 ;
wire \painter|Add2~50 ;
wire \painter|Add2~54 ;
wire \painter|Add2~58 ;
wire \painter|Add2~62 ;
wire \painter|Add2~66 ;
wire \painter|Add2~70 ;
wire \painter|Add2~74 ;
wire \painter|Add2~2 ;
wire \painter|Add2~22 ;
wire \painter|Add2~18 ;
wire \painter|Add2~10 ;
wire \painter|Add2~6 ;
wire \painter|Add2~13_sumout ;
wire \painter|always0~1_combout ;
wire \painter|always0~0_combout ;
wire \painter|LessThan0~1_combout ;
wire \painter|always0~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ;
wire \painter|Add2~5_sumout ;
wire \painter|pixel_address[17]~feeder_combout ;
wire \painter|Add2~9_sumout ;
wire \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ;
wire \painter|Add2~21_sumout ;
wire \painter|Add2~17_sumout ;
wire \painter|Add2~1_sumout ;
wire \~GND~combout ;
wire \painter|Add2~25_sumout ;
wire \painter|Add2~29_sumout ;
wire \painter|Add2~33_sumout ;
wire \painter|Add2~37_sumout ;
wire \painter|Add2~41_sumout ;
wire \painter|Add2~45_sumout ;
wire \painter|Add2~49_sumout ;
wire \painter|Add2~53_sumout ;
wire \painter|Add2~57_sumout ;
wire \painter|pixel_address[8]~feeder_combout ;
wire \painter|Add2~61_sumout ;
wire \painter|Add2~65_sumout ;
wire \painter|Add2~69_sumout ;
wire \painter|Add2~73_sumout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a304~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a328~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout ;
wire \painter|r~10_combout ;
wire \painter|r~11_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \painter|r~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \painter|r~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \painter|r~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \painter|r~1_combout ;
wire \painter|r~4_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \painter|r~8_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \painter|r~6_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \painter|r~7_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \painter|r~5_combout ;
wire \painter|r~9_combout ;
wire \painter|r~12_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \painter|r~21_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \painter|r~19_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \painter|r~20_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \painter|r~18_combout ;
wire \painter|r~22_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a305~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a329 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout ;
wire \painter|r~23_combout ;
wire \painter|r~24_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \painter|r~13_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \painter|r~16_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \painter|r~15_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \painter|r~14_combout ;
wire \painter|r~17_combout ;
wire \painter|r~25_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \painter|r~33_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \painter|r~34_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \painter|r~31_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \painter|r~32_combout ;
wire \painter|r~35_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \painter|r~28_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \painter|r~26_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \painter|r~29_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \painter|r~27_combout ;
wire \painter|r~30_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a330 ;
wire \painter|r~36_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a306~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout ;
wire \painter|r~37_combout ;
wire \painter|r~38_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \painter|r~44_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \painter|r~47_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \painter|r~46_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \painter|r~45_combout ;
wire \painter|r~48_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \painter|r~41_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \painter|r~42_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \painter|r~39_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \painter|r~40_combout ;
wire \painter|r~43_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a331 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout ;
wire \painter|r~49_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a307~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout ;
wire \painter|r~50_combout ;
wire \painter|r~51_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a308~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a332 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout ;
wire \painter|r~62_combout ;
wire \painter|r~63_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \painter|r~53_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \painter|r~54_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \painter|r~52_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \painter|r~55_combout ;
wire \painter|r~56_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \painter|r~57_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \painter|r~58_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \painter|r~59_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \painter|r~60_combout ;
wire \painter|r~61_combout ;
wire \painter|r~64_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \painter|r~71_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \painter|r~70_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \painter|r~72_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \painter|r~73_combout ;
wire \painter|r~74_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a309~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a333 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout ;
wire \painter|r~75_combout ;
wire \painter|r~76_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \painter|r~65_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \painter|r~66_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \painter|r~67_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \painter|r~68_combout ;
wire \painter|r~69_combout ;
wire \painter|r~77_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \painter|r~86_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \painter|r~84_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \painter|r~85_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \painter|r~83_combout ;
wire \painter|r~87_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \painter|r~78_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \painter|r~79_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \painter|r~81_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \painter|r~80_combout ;
wire \painter|r~82_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a334 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout ;
wire \painter|r~88_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a310~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout ;
wire \painter|r~89_combout ;
wire \painter|r~90_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a335 ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout ;
wire \painter|r~101_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a311~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout ;
wire \painter|r~102_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \painter|r~91_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \painter|r~94_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \painter|r~93_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \painter|r~92_combout ;
wire \painter|r~95_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \painter|r~99_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \painter|r~97_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \painter|r~96_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \painter|r~98_combout ;
wire \painter|r~100_combout ;
wire \painter|r~103_combout ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w ;
wire [18:0] \painter|pixel_address ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w ;
wire [7:0] \painter|r ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w ;
wire [7:0] \painter|g ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w ;
wire [5:0] \ram_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w ;
wire [7:0] \painter|b ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w ;
wire [9:0] \controller|hs ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w ;
wire [9:0] \controller|vs ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w ;

wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [19:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ;
wire [63:0] \painter|Mult0~8_RESULTA_bus ;

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a328~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a329  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [1];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a330  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [2];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a331  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [3];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a332  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [4];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a333  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [5];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a334  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [6];
assign \ram_inst|altsyncram_component|auto_generated|ram_block1a335  = \ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus [7];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a304~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a305~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a306~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a307~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a308~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a309~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a310~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a311~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus [0];

assign \painter|Mult0~8_resulta  = \painter|Mult0~8_RESULTA_bus [0];
assign \painter|Mult0~9  = \painter|Mult0~8_RESULTA_bus [1];
assign \painter|Mult0~10  = \painter|Mult0~8_RESULTA_bus [2];
assign \painter|Mult0~11  = \painter|Mult0~8_RESULTA_bus [3];
assign \painter|Mult0~12  = \painter|Mult0~8_RESULTA_bus [4];
assign \painter|Mult0~13  = \painter|Mult0~8_RESULTA_bus [5];
assign \painter|Mult0~14  = \painter|Mult0~8_RESULTA_bus [6];
assign \painter|Mult0~15  = \painter|Mult0~8_RESULTA_bus [7];
assign \painter|Mult0~16  = \painter|Mult0~8_RESULTA_bus [8];
assign \painter|Mult0~17  = \painter|Mult0~8_RESULTA_bus [9];
assign \painter|Mult0~18  = \painter|Mult0~8_RESULTA_bus [10];
assign \painter|Mult0~19  = \painter|Mult0~8_RESULTA_bus [11];
assign \painter|Mult0~20  = \painter|Mult0~8_RESULTA_bus [12];
assign \painter|Mult0~21  = \painter|Mult0~8_RESULTA_bus [13];
assign \painter|Mult0~22  = \painter|Mult0~8_RESULTA_bus [14];
assign \painter|Mult0~23  = \painter|Mult0~8_RESULTA_bus [15];
assign \painter|Mult0~24  = \painter|Mult0~8_RESULTA_bus [16];
assign \painter|Mult0~25  = \painter|Mult0~8_RESULTA_bus [17];
assign \painter|Mult0~26  = \painter|Mult0~8_RESULTA_bus [18];
assign \painter|Mult0~27  = \painter|Mult0~8_RESULTA_bus [19];
assign \painter|Mult0~28  = \painter|Mult0~8_RESULTA_bus [20];
assign \painter|Mult0~29  = \painter|Mult0~8_RESULTA_bus [21];
assign \painter|Mult0~30  = \painter|Mult0~8_RESULTA_bus [22];
assign \painter|Mult0~31  = \painter|Mult0~8_RESULTA_bus [23];
assign \painter|Mult0~32  = \painter|Mult0~8_RESULTA_bus [24];
assign \painter|Mult0~33  = \painter|Mult0~8_RESULTA_bus [25];
assign \painter|Mult0~34  = \painter|Mult0~8_RESULTA_bus [26];
assign \painter|Mult0~35  = \painter|Mult0~8_RESULTA_bus [27];
assign \painter|Mult0~36  = \painter|Mult0~8_RESULTA_bus [28];
assign \painter|Mult0~37  = \painter|Mult0~8_RESULTA_bus [29];
assign \painter|Mult0~38  = \painter|Mult0~8_RESULTA_bus [30];
assign \painter|Mult0~39  = \painter|Mult0~8_RESULTA_bus [31];
assign \painter|Mult0~40  = \painter|Mult0~8_RESULTA_bus [32];
assign \painter|Mult0~41  = \painter|Mult0~8_RESULTA_bus [33];
assign \painter|Mult0~42  = \painter|Mult0~8_RESULTA_bus [34];
assign \painter|Mult0~43  = \painter|Mult0~8_RESULTA_bus [35];
assign \painter|Mult0~44  = \painter|Mult0~8_RESULTA_bus [36];
assign \painter|Mult0~45  = \painter|Mult0~8_RESULTA_bus [37];
assign \painter|Mult0~46  = \painter|Mult0~8_RESULTA_bus [38];
assign \painter|Mult0~47  = \painter|Mult0~8_RESULTA_bus [39];
assign \painter|Mult0~48  = \painter|Mult0~8_RESULTA_bus [40];
assign \painter|Mult0~49  = \painter|Mult0~8_RESULTA_bus [41];
assign \painter|Mult0~50  = \painter|Mult0~8_RESULTA_bus [42];
assign \painter|Mult0~51  = \painter|Mult0~8_RESULTA_bus [43];
assign \painter|Mult0~52  = \painter|Mult0~8_RESULTA_bus [44];
assign \painter|Mult0~53  = \painter|Mult0~8_RESULTA_bus [45];
assign \painter|Mult0~54  = \painter|Mult0~8_RESULTA_bus [46];
assign \painter|Mult0~55  = \painter|Mult0~8_RESULTA_bus [47];
assign \painter|Mult0~56  = \painter|Mult0~8_RESULTA_bus [48];
assign \painter|Mult0~57  = \painter|Mult0~8_RESULTA_bus [49];
assign \painter|Mult0~58  = \painter|Mult0~8_RESULTA_bus [50];
assign \painter|Mult0~59  = \painter|Mult0~8_RESULTA_bus [51];
assign \painter|Mult0~60  = \painter|Mult0~8_RESULTA_bus [52];
assign \painter|Mult0~61  = \painter|Mult0~8_RESULTA_bus [53];
assign \painter|Mult0~62  = \painter|Mult0~8_RESULTA_bus [54];
assign \painter|Mult0~63  = \painter|Mult0~8_RESULTA_bus [55];
assign \painter|Mult0~64  = \painter|Mult0~8_RESULTA_bus [56];
assign \painter|Mult0~65  = \painter|Mult0~8_RESULTA_bus [57];
assign \painter|Mult0~66  = \painter|Mult0~8_RESULTA_bus [58];
assign \painter|Mult0~67  = \painter|Mult0~8_RESULTA_bus [59];
assign \painter|Mult0~68  = \painter|Mult0~8_RESULTA_bus [60];
assign \painter|Mult0~69  = \painter|Mult0~8_RESULTA_bus [61];
assign \painter|Mult0~70  = \painter|Mult0~8_RESULTA_bus [62];
assign \painter|Mult0~71  = \painter|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \vga_hsync~output (
	.i(\controller|vga_hsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_hsync),
	.obar());
// synopsys translate_off
defparam \vga_hsync~output .bus_hold = "false";
defparam \vga_hsync~output .open_drain_output = "false";
defparam \vga_hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vga_vsync~output (
	.i(\controller|vga_vsync~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_vsync),
	.obar());
// synopsys translate_off
defparam \vga_vsync~output .bus_hold = "false";
defparam \vga_vsync~output .open_drain_output = "false";
defparam \vga_vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \sync_blank~output (
	.i(!\controller|sync_blank~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_blank),
	.obar());
// synopsys translate_off
defparam \sync_blank~output .bus_hold = "false";
defparam \sync_blank~output .open_drain_output = "false";
defparam \sync_blank~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \sync_b~output (
	.i(!\controller|sync_b~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sync_b),
	.obar());
// synopsys translate_off
defparam \sync_b~output .bus_hold = "false";
defparam \sync_b~output .open_drain_output = "false";
defparam \sync_b~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \red[0]~output (
	.i(\painter|r [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[0]),
	.obar());
// synopsys translate_off
defparam \red[0]~output .bus_hold = "false";
defparam \red[0]~output .open_drain_output = "false";
defparam \red[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \red[1]~output (
	.i(\painter|r [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[1]),
	.obar());
// synopsys translate_off
defparam \red[1]~output .bus_hold = "false";
defparam \red[1]~output .open_drain_output = "false";
defparam \red[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \red[2]~output (
	.i(\painter|r [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[2]),
	.obar());
// synopsys translate_off
defparam \red[2]~output .bus_hold = "false";
defparam \red[2]~output .open_drain_output = "false";
defparam \red[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \red[3]~output (
	.i(\painter|r [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[3]),
	.obar());
// synopsys translate_off
defparam \red[3]~output .bus_hold = "false";
defparam \red[3]~output .open_drain_output = "false";
defparam \red[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \red[4]~output (
	.i(\painter|r [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[4]),
	.obar());
// synopsys translate_off
defparam \red[4]~output .bus_hold = "false";
defparam \red[4]~output .open_drain_output = "false";
defparam \red[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \red[5]~output (
	.i(\painter|r [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[5]),
	.obar());
// synopsys translate_off
defparam \red[5]~output .bus_hold = "false";
defparam \red[5]~output .open_drain_output = "false";
defparam \red[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \red[6]~output (
	.i(\painter|r [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[6]),
	.obar());
// synopsys translate_off
defparam \red[6]~output .bus_hold = "false";
defparam \red[6]~output .open_drain_output = "false";
defparam \red[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \red[7]~output (
	.i(\painter|r [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(red[7]),
	.obar());
// synopsys translate_off
defparam \red[7]~output .bus_hold = "false";
defparam \red[7]~output .open_drain_output = "false";
defparam \red[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \green[0]~output (
	.i(\painter|g [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[0]),
	.obar());
// synopsys translate_off
defparam \green[0]~output .bus_hold = "false";
defparam \green[0]~output .open_drain_output = "false";
defparam \green[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \green[1]~output (
	.i(\painter|g [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[1]),
	.obar());
// synopsys translate_off
defparam \green[1]~output .bus_hold = "false";
defparam \green[1]~output .open_drain_output = "false";
defparam \green[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \green[2]~output (
	.i(\painter|g [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[2]),
	.obar());
// synopsys translate_off
defparam \green[2]~output .bus_hold = "false";
defparam \green[2]~output .open_drain_output = "false";
defparam \green[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \green[3]~output (
	.i(\painter|g [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[3]),
	.obar());
// synopsys translate_off
defparam \green[3]~output .bus_hold = "false";
defparam \green[3]~output .open_drain_output = "false";
defparam \green[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \green[4]~output (
	.i(\painter|g [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[4]),
	.obar());
// synopsys translate_off
defparam \green[4]~output .bus_hold = "false";
defparam \green[4]~output .open_drain_output = "false";
defparam \green[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \green[5]~output (
	.i(\painter|g [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[5]),
	.obar());
// synopsys translate_off
defparam \green[5]~output .bus_hold = "false";
defparam \green[5]~output .open_drain_output = "false";
defparam \green[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \green[6]~output (
	.i(\painter|g [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[6]),
	.obar());
// synopsys translate_off
defparam \green[6]~output .bus_hold = "false";
defparam \green[6]~output .open_drain_output = "false";
defparam \green[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \green[7]~output (
	.i(\painter|g [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(green[7]),
	.obar());
// synopsys translate_off
defparam \green[7]~output .bus_hold = "false";
defparam \green[7]~output .open_drain_output = "false";
defparam \green[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \blue[0]~output (
	.i(\painter|b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[0]),
	.obar());
// synopsys translate_off
defparam \blue[0]~output .bus_hold = "false";
defparam \blue[0]~output .open_drain_output = "false";
defparam \blue[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \blue[1]~output (
	.i(\painter|b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[1]),
	.obar());
// synopsys translate_off
defparam \blue[1]~output .bus_hold = "false";
defparam \blue[1]~output .open_drain_output = "false";
defparam \blue[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \blue[2]~output (
	.i(\painter|b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[2]),
	.obar());
// synopsys translate_off
defparam \blue[2]~output .bus_hold = "false";
defparam \blue[2]~output .open_drain_output = "false";
defparam \blue[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \blue[3]~output (
	.i(\painter|b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[3]),
	.obar());
// synopsys translate_off
defparam \blue[3]~output .bus_hold = "false";
defparam \blue[3]~output .open_drain_output = "false";
defparam \blue[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \blue[4]~output (
	.i(\painter|b [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[4]),
	.obar());
// synopsys translate_off
defparam \blue[4]~output .bus_hold = "false";
defparam \blue[4]~output .open_drain_output = "false";
defparam \blue[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \blue[5]~output (
	.i(\painter|b [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[5]),
	.obar());
// synopsys translate_off
defparam \blue[5]~output .bus_hold = "false";
defparam \blue[5]~output .open_drain_output = "false";
defparam \blue[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \blue[6]~output (
	.i(\painter|b [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[6]),
	.obar());
// synopsys translate_off
defparam \blue[6]~output .bus_hold = "false";
defparam \blue[6]~output .open_drain_output = "false";
defparam \blue[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \blue[7]~output (
	.i(\painter|b [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(blue[7]),
	.obar());
// synopsys translate_off
defparam \blue[7]~output .bus_hold = "false";
defparam \blue[7]~output .open_drain_output = "false";
defparam \blue[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \clk_25~output (
	.i(\div|clk_25~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(clk_25),
	.obar());
// synopsys translate_off
defparam \clk_25~output .bus_hold = "false";
defparam \clk_25~output .open_drain_output = "false";
defparam \clk_25~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N54
cyclonev_lcell_comb \div|clk_25~0 (
// Equation(s):
// \div|clk_25~0_combout  = ( !\div|clk_25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\div|clk_25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|clk_25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|clk_25~0 .extended_lut = "off";
defparam \div|clk_25~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \div|clk_25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \div|clk_25~feeder (
// Equation(s):
// \div|clk_25~feeder_combout  = ( \div|clk_25~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\div|clk_25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|clk_25~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|clk_25~feeder .extended_lut = "off";
defparam \div|clk_25~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \div|clk_25~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N2
dffeas \div|clk_25 (
	.clk(\clk~input_o ),
	.d(\div|clk_25~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|clk_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|clk_25 .is_wysiwyg = "true";
defparam \div|clk_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N0
cyclonev_lcell_comb \controller|Add0~25 (
// Equation(s):
// \controller|Add0~25_sumout  = SUM(( \controller|hs [0] ) + ( VCC ) + ( !VCC ))
// \controller|Add0~26  = CARRY(( \controller|hs [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~25_sumout ),
	.cout(\controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~25 .extended_lut = "off";
defparam \controller|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N51
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( !\controller|Add0~25_sumout  & ( !\controller|Add0~33_sumout  & ( (!\controller|Add0~29_sumout  & (!\controller|Add0~37_sumout  & !\controller|Add0~1_sumout )) ) ) )

	.dataa(!\controller|Add0~29_sumout ),
	.datab(!\controller|Add0~37_sumout ),
	.datac(!\controller|Add0~1_sumout ),
	.datad(gnd),
	.datae(!\controller|Add0~25_sumout ),
	.dataf(!\controller|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h8080000000000000;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N8
dffeas \controller|hs[6] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[6] .is_wysiwyg = "true";
defparam \controller|hs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N15
cyclonev_lcell_comb \controller|Add0~9 (
// Equation(s):
// \controller|Add0~9_sumout  = SUM(( \controller|hs [5] ) + ( GND ) + ( \controller|Add0~2  ))
// \controller|Add0~10  = CARRY(( \controller|hs [5] ) + ( GND ) + ( \controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~9_sumout ),
	.cout(\controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~9 .extended_lut = "off";
defparam \controller|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N18
cyclonev_lcell_comb \controller|Add0~13 (
// Equation(s):
// \controller|Add0~13_sumout  = SUM(( \controller|hs [6] ) + ( GND ) + ( \controller|Add0~10  ))
// \controller|Add0~14  = CARRY(( \controller|hs [6] ) + ( GND ) + ( \controller|Add0~10  ))

	.dataa(gnd),
	.datab(!\controller|hs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~13_sumout ),
	.cout(\controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~13 .extended_lut = "off";
defparam \controller|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N44
dffeas \controller|hs[9] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[9] .is_wysiwyg = "true";
defparam \controller|hs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N21
cyclonev_lcell_comb \controller|Add0~17 (
// Equation(s):
// \controller|Add0~17_sumout  = SUM(( \controller|hs [7] ) + ( GND ) + ( \controller|Add0~14  ))
// \controller|Add0~18  = CARRY(( \controller|hs [7] ) + ( GND ) + ( \controller|Add0~14  ))

	.dataa(!\controller|hs [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~17_sumout ),
	.cout(\controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~17 .extended_lut = "off";
defparam \controller|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N56
dffeas \controller|hs[7] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[7] .is_wysiwyg = "true";
defparam \controller|hs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N24
cyclonev_lcell_comb \controller|Add0~5 (
// Equation(s):
// \controller|Add0~5_sumout  = SUM(( \controller|hs [8] ) + ( GND ) + ( \controller|Add0~18  ))
// \controller|Add0~6  = CARRY(( \controller|hs [8] ) + ( GND ) + ( \controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~5_sumout ),
	.cout(\controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~5 .extended_lut = "off";
defparam \controller|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N58
dffeas \controller|hs[8] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[8] .is_wysiwyg = "true";
defparam \controller|hs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N27
cyclonev_lcell_comb \controller|Add0~21 (
// Equation(s):
// \controller|Add0~21_sumout  = SUM(( \controller|hs [9] ) + ( GND ) + ( \controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~21 .extended_lut = "off";
defparam \controller|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N36
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( !\controller|Add0~17_sumout  & ( \controller|Add0~9_sumout  & ( (\controller|Equal0~0_combout  & (!\controller|Add0~13_sumout  & (\controller|Add0~21_sumout  & \controller|Add0~5_sumout ))) ) ) )

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\controller|Add0~13_sumout ),
	.datac(!\controller|Add0~21_sumout ),
	.datad(!\controller|Add0~5_sumout ),
	.datae(!\controller|Add0~17_sumout ),
	.dataf(!\controller|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h0000000000040000;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \controller|hs[0] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[0] .is_wysiwyg = "true";
defparam \controller|hs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N3
cyclonev_lcell_comb \controller|Add0~29 (
// Equation(s):
// \controller|Add0~29_sumout  = SUM(( \controller|hs [1] ) + ( GND ) + ( \controller|Add0~26  ))
// \controller|Add0~30  = CARRY(( \controller|hs [1] ) + ( GND ) + ( \controller|Add0~26  ))

	.dataa(!\controller|hs [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~29_sumout ),
	.cout(\controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~29 .extended_lut = "off";
defparam \controller|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N35
dffeas \controller|hs[1] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[1] .is_wysiwyg = "true";
defparam \controller|hs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N6
cyclonev_lcell_comb \controller|Add0~33 (
// Equation(s):
// \controller|Add0~33_sumout  = SUM(( \controller|hs [2] ) + ( GND ) + ( \controller|Add0~30  ))
// \controller|Add0~34  = CARRY(( \controller|hs [2] ) + ( GND ) + ( \controller|Add0~30  ))

	.dataa(gnd),
	.datab(!\controller|hs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~33_sumout ),
	.cout(\controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~33 .extended_lut = "off";
defparam \controller|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N49
dffeas \controller|hs[2] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[2] .is_wysiwyg = "true";
defparam \controller|hs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N9
cyclonev_lcell_comb \controller|Add0~37 (
// Equation(s):
// \controller|Add0~37_sumout  = SUM(( \controller|hs [3] ) + ( GND ) + ( \controller|Add0~34  ))
// \controller|Add0~38  = CARRY(( \controller|hs [3] ) + ( GND ) + ( \controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~37_sumout ),
	.cout(\controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~37 .extended_lut = "off";
defparam \controller|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N45
cyclonev_lcell_comb \controller|hs[3]~feeder (
// Equation(s):
// \controller|hs[3]~feeder_combout  = \controller|Add0~37_sumout 

	.dataa(gnd),
	.datab(!\controller|Add0~37_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|hs[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|hs[3]~feeder .extended_lut = "off";
defparam \controller|hs[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \controller|hs[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N47
dffeas \controller|hs[3] (
	.clk(\div|clk_25~q ),
	.d(\controller|hs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[3] .is_wysiwyg = "true";
defparam \controller|hs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N12
cyclonev_lcell_comb \controller|Add0~1 (
// Equation(s):
// \controller|Add0~1_sumout  = SUM(( \controller|hs [4] ) + ( GND ) + ( \controller|Add0~38  ))
// \controller|Add0~2  = CARRY(( \controller|hs [4] ) + ( GND ) + ( \controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add0~1_sumout ),
	.cout(\controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add0~1 .extended_lut = "off";
defparam \controller|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \controller|hs[4] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[4] .is_wysiwyg = "true";
defparam \controller|hs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N41
dffeas \controller|hs[5] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|hs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|hs[5] .is_wysiwyg = "true";
defparam \controller|hs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N24
cyclonev_lcell_comb \controller|vga_hsync~1 (
// Equation(s):
// \controller|vga_hsync~1_combout  = ( \controller|hs [7] & ( !\controller|hs [8] & ( (\controller|hs [9] & ((!\controller|hs [4]) # ((!\controller|hs [6]) # (!\controller|hs [5])))) ) ) )

	.dataa(!\controller|hs [9]),
	.datab(!\controller|hs [4]),
	.datac(!\controller|hs [6]),
	.datad(!\controller|hs [5]),
	.datae(!\controller|hs [7]),
	.dataf(!\controller|hs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vga_hsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vga_hsync~1 .extended_lut = "off";
defparam \controller|vga_hsync~1 .lut_mask = 64'h0000555400000000;
defparam \controller|vga_hsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N33
cyclonev_lcell_comb \controller|vga_hsync~0 (
// Equation(s):
// \controller|vga_hsync~0_combout  = ( \controller|hs [1] & ( \controller|hs [0] & ( \controller|hs [4] ) ) ) # ( !\controller|hs [1] & ( \controller|hs [0] & ( \controller|hs [4] ) ) ) # ( \controller|hs [1] & ( !\controller|hs [0] & ( \controller|hs [4] ) 
// ) ) # ( !\controller|hs [1] & ( !\controller|hs [0] & ( (\controller|hs [4] & ((\controller|hs [3]) # (\controller|hs [2]))) ) ) )

	.dataa(!\controller|hs [4]),
	.datab(!\controller|hs [2]),
	.datac(!\controller|hs [3]),
	.datad(gnd),
	.datae(!\controller|hs [1]),
	.dataf(!\controller|hs [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vga_hsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vga_hsync~0 .extended_lut = "off";
defparam \controller|vga_hsync~0 .lut_mask = 64'h1515555555555555;
defparam \controller|vga_hsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N42
cyclonev_lcell_comb \controller|vga_hsync~2 (
// Equation(s):
// \controller|vga_hsync~2_combout  = ( \controller|hs [6] & ( \controller|vga_hsync~0_combout  & ( !\controller|vga_hsync~1_combout  ) ) ) # ( !\controller|hs [6] & ( \controller|vga_hsync~0_combout  & ( !\controller|vga_hsync~1_combout  ) ) ) # ( 
// \controller|hs [6] & ( !\controller|vga_hsync~0_combout  & ( !\controller|vga_hsync~1_combout  ) ) ) # ( !\controller|hs [6] & ( !\controller|vga_hsync~0_combout  & ( (!\controller|hs [5]) # (!\controller|vga_hsync~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\controller|hs [5]),
	.datac(!\controller|vga_hsync~1_combout ),
	.datad(gnd),
	.datae(!\controller|hs [6]),
	.dataf(!\controller|vga_hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vga_hsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vga_hsync~2 .extended_lut = "off";
defparam \controller|vga_hsync~2 .lut_mask = 64'hFCFCF0F0F0F0F0F0;
defparam \controller|vga_hsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N30
cyclonev_lcell_comb \controller|Add1~21 (
// Equation(s):
// \controller|Add1~21_sumout  = SUM(( \controller|vs[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \controller|Add1~22  = CARRY(( \controller|vs[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\controller|vs[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~21_sumout ),
	.cout(\controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~21 .extended_lut = "off";
defparam \controller|Add1~21 .lut_mask = 64'h0000000000003333;
defparam \controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N14
dffeas \controller|vs[7] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[7] .is_wysiwyg = "true";
defparam \controller|vs[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N33
cyclonev_lcell_comb \controller|Add1~25 (
// Equation(s):
// \controller|Add1~25_sumout  = SUM(( \controller|vs [1] ) + ( GND ) + ( \controller|Add1~22  ))
// \controller|Add1~26  = CARRY(( \controller|vs [1] ) + ( GND ) + ( \controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vs [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~25_sumout ),
	.cout(\controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~25 .extended_lut = "off";
defparam \controller|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N8
dffeas \controller|vs[1] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[1] .is_wysiwyg = "true";
defparam \controller|vs[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N36
cyclonev_lcell_comb \controller|Add1~29 (
// Equation(s):
// \controller|Add1~29_sumout  = SUM(( \controller|vs [2] ) + ( GND ) + ( \controller|Add1~26  ))
// \controller|Add1~30  = CARRY(( \controller|vs [2] ) + ( GND ) + ( \controller|Add1~26  ))

	.dataa(gnd),
	.datab(!\controller|vs [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~29_sumout ),
	.cout(\controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~29 .extended_lut = "off";
defparam \controller|Add1~29 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N47
dffeas \controller|vs[2] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[2] .is_wysiwyg = "true";
defparam \controller|vs[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N39
cyclonev_lcell_comb \controller|Add1~33 (
// Equation(s):
// \controller|Add1~33_sumout  = SUM(( \controller|vs [3] ) + ( GND ) + ( \controller|Add1~30  ))
// \controller|Add1~34  = CARRY(( \controller|vs [3] ) + ( GND ) + ( \controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~33_sumout ),
	.cout(\controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~33 .extended_lut = "off";
defparam \controller|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N26
dffeas \controller|vs[3] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[3] .is_wysiwyg = "true";
defparam \controller|vs[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N42
cyclonev_lcell_comb \controller|Add1~37 (
// Equation(s):
// \controller|Add1~37_sumout  = SUM(( \controller|vs [4] ) + ( GND ) + ( \controller|Add1~34  ))
// \controller|Add1~38  = CARRY(( \controller|vs [4] ) + ( GND ) + ( \controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vs [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~37_sumout ),
	.cout(\controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~37 .extended_lut = "off";
defparam \controller|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N5
dffeas \controller|vs[4] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[4] .is_wysiwyg = "true";
defparam \controller|vs[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N45
cyclonev_lcell_comb \controller|Add1~5 (
// Equation(s):
// \controller|Add1~5_sumout  = SUM(( \controller|vs [5] ) + ( GND ) + ( \controller|Add1~38  ))
// \controller|Add1~6  = CARRY(( \controller|vs [5] ) + ( GND ) + ( \controller|Add1~38  ))

	.dataa(!\controller|vs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~5_sumout ),
	.cout(\controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~5 .extended_lut = "off";
defparam \controller|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N29
dffeas \controller|vs[5] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[5] .is_wysiwyg = "true";
defparam \controller|vs[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N48
cyclonev_lcell_comb \controller|Add1~1 (
// Equation(s):
// \controller|Add1~1_sumout  = SUM(( \controller|vs [6] ) + ( GND ) + ( \controller|Add1~6  ))
// \controller|Add1~2  = CARRY(( \controller|vs [6] ) + ( GND ) + ( \controller|Add1~6  ))

	.dataa(gnd),
	.datab(!\controller|vs [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~1_sumout ),
	.cout(\controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~1 .extended_lut = "off";
defparam \controller|Add1~1 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N11
dffeas \controller|vs[6] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[6] .is_wysiwyg = "true";
defparam \controller|vs[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N51
cyclonev_lcell_comb \controller|Add1~9 (
// Equation(s):
// \controller|Add1~9_sumout  = SUM(( \controller|vs [7] ) + ( GND ) + ( \controller|Add1~2  ))
// \controller|Add1~10  = CARRY(( \controller|vs [7] ) + ( GND ) + ( \controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~9_sumout ),
	.cout(\controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~9 .extended_lut = "off";
defparam \controller|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N36
cyclonev_lcell_comb \controller|Equal1~0 (
// Equation(s):
// \controller|Equal1~0_combout  = ( \controller|Add1~29_sumout  & ( !\controller|Add1~37_sumout  & ( (!\controller|Add1~25_sumout  & (\controller|Add1~33_sumout  & \controller|Add1~21_sumout )) ) ) )

	.dataa(!\controller|Add1~25_sumout ),
	.datab(!\controller|Add1~33_sumout ),
	.datac(!\controller|Add1~21_sumout ),
	.datad(gnd),
	.datae(!\controller|Add1~29_sumout ),
	.dataf(!\controller|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal1~0 .extended_lut = "off";
defparam \controller|Equal1~0 .lut_mask = 64'h0000020200000000;
defparam \controller|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N17
dffeas \controller|vs[8] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[8] .is_wysiwyg = "true";
defparam \controller|vs[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N54
cyclonev_lcell_comb \controller|Add1~13 (
// Equation(s):
// \controller|Add1~13_sumout  = SUM(( \controller|vs [8] ) + ( GND ) + ( \controller|Add1~10  ))
// \controller|Add1~14  = CARRY(( \controller|vs [8] ) + ( GND ) + ( \controller|Add1~10  ))

	.dataa(gnd),
	.datab(!\controller|vs [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~13_sumout ),
	.cout(\controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~13 .extended_lut = "off";
defparam \controller|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N20
dffeas \controller|vs[9] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[9] .is_wysiwyg = "true";
defparam \controller|vs[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N57
cyclonev_lcell_comb \controller|Add1~17 (
// Equation(s):
// \controller|Add1~17_sumout  = SUM(( \controller|vs [9] ) + ( GND ) + ( \controller|Add1~14  ))

	.dataa(!\controller|vs [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\controller|Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Add1~17 .extended_lut = "off";
defparam \controller|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N24
cyclonev_lcell_comb \controller|Equal1~1 (
// Equation(s):
// \controller|Equal1~1_combout  = ( !\controller|Add1~5_sumout  & ( !\controller|Add1~1_sumout  & ( (!\controller|Add1~9_sumout  & (\controller|Equal1~0_combout  & (!\controller|Add1~13_sumout  & \controller|Add1~17_sumout ))) ) ) )

	.dataa(!\controller|Add1~9_sumout ),
	.datab(!\controller|Equal1~0_combout ),
	.datac(!\controller|Add1~13_sumout ),
	.datad(!\controller|Add1~17_sumout ),
	.datae(!\controller|Add1~5_sumout ),
	.dataf(!\controller|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal1~1 .extended_lut = "off";
defparam \controller|Equal1~1 .lut_mask = 64'h0020000000000000;
defparam \controller|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N22
dffeas \controller|vs[0]~DUPLICATE (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[0]~DUPLICATE .is_wysiwyg = "true";
defparam \controller|vs[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N42
cyclonev_lcell_comb \controller|vga_vsync~1 (
// Equation(s):
// \controller|vga_vsync~1_combout  = ( !\controller|vs [9] & ( !\controller|vs [1] & ( (!\controller|vs[0]~DUPLICATE_q  & (\controller|vs [2] & (!\controller|vs [4] & \controller|vs [3]))) ) ) )

	.dataa(!\controller|vs[0]~DUPLICATE_q ),
	.datab(!\controller|vs [2]),
	.datac(!\controller|vs [4]),
	.datad(!\controller|vs [3]),
	.datae(!\controller|vs [9]),
	.dataf(!\controller|vs [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vga_vsync~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vga_vsync~1 .extended_lut = "off";
defparam \controller|vga_vsync~1 .lut_mask = 64'h0020000000000000;
defparam \controller|vga_vsync~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N48
cyclonev_lcell_comb \controller|vga_vsync~0 (
// Equation(s):
// \controller|vga_vsync~0_combout  = ( \controller|vs [5] & ( \controller|vs [8] & ( (\controller|vs [6] & \controller|vs [7]) ) ) )

	.dataa(gnd),
	.datab(!\controller|vs [6]),
	.datac(!\controller|vs [7]),
	.datad(gnd),
	.datae(!\controller|vs [5]),
	.dataf(!\controller|vs [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vga_vsync~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vga_vsync~0 .extended_lut = "off";
defparam \controller|vga_vsync~0 .lut_mask = 64'h0000000000000303;
defparam \controller|vga_vsync~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N15
cyclonev_lcell_comb \controller|vga_vsync~2 (
// Equation(s):
// \controller|vga_vsync~2_combout  = ( \controller|vga_vsync~0_combout  & ( !\controller|vga_vsync~1_combout  ) ) # ( !\controller|vga_vsync~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vga_vsync~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|vga_vsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|vga_vsync~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|vga_vsync~2 .extended_lut = "off";
defparam \controller|vga_vsync~2 .lut_mask = 64'hFFFFFFFFF0F0F0F0;
defparam \controller|vga_vsync~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N0
cyclonev_lcell_comb \painter|LessThan0~0 (
// Equation(s):
// \painter|LessThan0~0_combout  = ( !\controller|hs [8] & ( !\controller|hs [7] ) )

	.dataa(gnd),
	.datab(!\controller|hs [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|hs [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|LessThan0~0 .extended_lut = "off";
defparam \painter|LessThan0~0 .lut_mask = 64'hCCCC0000CCCC0000;
defparam \painter|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N33
cyclonev_lcell_comb \controller|sync_blank~0 (
// Equation(s):
// \controller|sync_blank~0_combout  = ( \painter|LessThan0~0_combout  & ( \controller|hs [9] & ( (!\controller|vga_vsync~0_combout  & !\controller|vs [9]) ) ) ) # ( \painter|LessThan0~0_combout  & ( !\controller|hs [9] & ( (!\controller|vga_vsync~0_combout  
// & !\controller|vs [9]) ) ) ) # ( !\painter|LessThan0~0_combout  & ( !\controller|hs [9] & ( (!\controller|vga_vsync~0_combout  & !\controller|vs [9]) ) ) )

	.dataa(!\controller|vga_vsync~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [9]),
	.datae(!\painter|LessThan0~0_combout ),
	.dataf(!\controller|hs [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|sync_blank~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|sync_blank~0 .extended_lut = "off";
defparam \controller|sync_blank~0 .lut_mask = 64'hAA00AA000000AA00;
defparam \controller|sync_blank~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y37_N12
cyclonev_lcell_comb \controller|sync_b (
// Equation(s):
// \controller|sync_b~combout  = ( \controller|hs [6] & ( \controller|vga_hsync~0_combout  & ( ((\controller|vga_vsync~1_combout  & \controller|vga_vsync~0_combout )) # (\controller|vga_hsync~1_combout ) ) ) ) # ( !\controller|hs [6] & ( 
// \controller|vga_hsync~0_combout  & ( ((\controller|vga_vsync~1_combout  & \controller|vga_vsync~0_combout )) # (\controller|vga_hsync~1_combout ) ) ) ) # ( \controller|hs [6] & ( !\controller|vga_hsync~0_combout  & ( ((\controller|vga_vsync~1_combout  & 
// \controller|vga_vsync~0_combout )) # (\controller|vga_hsync~1_combout ) ) ) ) # ( !\controller|hs [6] & ( !\controller|vga_hsync~0_combout  & ( (!\controller|vga_hsync~1_combout  & (\controller|vga_vsync~1_combout  & (\controller|vga_vsync~0_combout ))) # 
// (\controller|vga_hsync~1_combout  & (((\controller|vga_vsync~1_combout  & \controller|vga_vsync~0_combout )) # (\controller|hs [5]))) ) ) )

	.dataa(!\controller|vga_hsync~1_combout ),
	.datab(!\controller|vga_vsync~1_combout ),
	.datac(!\controller|vga_vsync~0_combout ),
	.datad(!\controller|hs [5]),
	.datae(!\controller|hs [6]),
	.dataf(!\controller|vga_hsync~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|sync_b~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|sync_b .extended_lut = "off";
defparam \controller|sync_b .lut_mask = 64'h0357575757575757;
defparam \controller|sync_b .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \enter~input (
	.i(enter),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\enter~input_o ));
// synopsys translate_off
defparam \enter~input .bus_hold = "false";
defparam \enter~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y35_N23
dffeas \controller|vs[0] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\controller|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\controller|Equal1~1_combout ),
	.sload(vcc),
	.ena(\controller|Equal0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\controller|vs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \controller|vs[0] .is_wysiwyg = "true";
defparam \controller|vs[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N0
cyclonev_lcell_comb \painter|Add1~26 (
// Equation(s):
// \painter|Add1~26_cout  = CARRY(( \controller|vs [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|vs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\painter|Add1~26_cout ),
	.shareout());
// synopsys translate_off
defparam \painter|Add1~26 .extended_lut = "off";
defparam \painter|Add1~26 .lut_mask = 64'h0000000000000F0F;
defparam \painter|Add1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N3
cyclonev_lcell_comb \painter|Add1~1 (
// Equation(s):
// \painter|Add1~1_sumout  = SUM(( \controller|vs [4] ) + ( VCC ) + ( \painter|Add1~26_cout  ))
// \painter|Add1~2  = CARRY(( \controller|vs [4] ) + ( VCC ) + ( \painter|Add1~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add1~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add1~1_sumout ),
	.cout(\painter|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add1~1 .extended_lut = "off";
defparam \painter|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \painter|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N6
cyclonev_lcell_comb \painter|Add1~5 (
// Equation(s):
// \painter|Add1~5_sumout  = SUM(( \controller|vs [5] ) + ( GND ) + ( \painter|Add1~2  ))
// \painter|Add1~6  = CARRY(( \controller|vs [5] ) + ( GND ) + ( \painter|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add1~5_sumout ),
	.cout(\painter|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add1~5 .extended_lut = "off";
defparam \painter|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \painter|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N9
cyclonev_lcell_comb \painter|Add1~9 (
// Equation(s):
// \painter|Add1~9_sumout  = SUM(( \controller|vs [6] ) + ( VCC ) + ( \painter|Add1~6  ))
// \painter|Add1~10  = CARRY(( \controller|vs [6] ) + ( VCC ) + ( \painter|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add1~9_sumout ),
	.cout(\painter|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add1~9 .extended_lut = "off";
defparam \painter|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \painter|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N12
cyclonev_lcell_comb \painter|Add1~13 (
// Equation(s):
// \painter|Add1~13_sumout  = SUM(( \controller|vs [7] ) + ( VCC ) + ( \painter|Add1~10  ))
// \painter|Add1~14  = CARRY(( \controller|vs [7] ) + ( VCC ) + ( \painter|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add1~13_sumout ),
	.cout(\painter|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add1~13 .extended_lut = "off";
defparam \painter|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \painter|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N15
cyclonev_lcell_comb \painter|Add1~17 (
// Equation(s):
// \painter|Add1~17_sumout  = SUM(( \controller|vs [8] ) + ( VCC ) + ( \painter|Add1~14  ))
// \painter|Add1~18  = CARRY(( \controller|vs [8] ) + ( VCC ) + ( \painter|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add1~17_sumout ),
	.cout(\painter|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add1~17 .extended_lut = "off";
defparam \painter|Add1~17 .lut_mask = 64'h00000000000000FF;
defparam \painter|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N18
cyclonev_lcell_comb \painter|Add1~21 (
// Equation(s):
// \painter|Add1~21_sumout  = SUM(( \controller|vs [9] ) + ( VCC ) + ( \painter|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|vs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add1~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|Add1~21 .extended_lut = "off";
defparam \painter|Add1~21 .lut_mask = 64'h00000000000000FF;
defparam \painter|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y35_N0
cyclonev_mac \painter|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd}),
	.ay({\painter|Add1~21_sumout ,\painter|Add1~17_sumout ,\painter|Add1~13_sumout ,\painter|Add1~9_sumout ,\painter|Add1~5_sumout ,\painter|Add1~1_sumout ,!\controller|vs [3],\controller|vs [2],\controller|vs [1],\controller|vs [0]}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\painter|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \painter|Mult0~8 .accumulate_clock = "none";
defparam \painter|Mult0~8 .ax_clock = "none";
defparam \painter|Mult0~8 .ax_width = 9;
defparam \painter|Mult0~8 .ay_scan_in_clock = "none";
defparam \painter|Mult0~8 .ay_scan_in_width = 10;
defparam \painter|Mult0~8 .ay_use_scan_in = "false";
defparam \painter|Mult0~8 .az_clock = "none";
defparam \painter|Mult0~8 .bx_clock = "none";
defparam \painter|Mult0~8 .by_clock = "none";
defparam \painter|Mult0~8 .by_use_scan_in = "false";
defparam \painter|Mult0~8 .bz_clock = "none";
defparam \painter|Mult0~8 .coef_a_0 = 0;
defparam \painter|Mult0~8 .coef_a_1 = 0;
defparam \painter|Mult0~8 .coef_a_2 = 0;
defparam \painter|Mult0~8 .coef_a_3 = 0;
defparam \painter|Mult0~8 .coef_a_4 = 0;
defparam \painter|Mult0~8 .coef_a_5 = 0;
defparam \painter|Mult0~8 .coef_a_6 = 0;
defparam \painter|Mult0~8 .coef_a_7 = 0;
defparam \painter|Mult0~8 .coef_b_0 = 0;
defparam \painter|Mult0~8 .coef_b_1 = 0;
defparam \painter|Mult0~8 .coef_b_2 = 0;
defparam \painter|Mult0~8 .coef_b_3 = 0;
defparam \painter|Mult0~8 .coef_b_4 = 0;
defparam \painter|Mult0~8 .coef_b_5 = 0;
defparam \painter|Mult0~8 .coef_b_6 = 0;
defparam \painter|Mult0~8 .coef_b_7 = 0;
defparam \painter|Mult0~8 .coef_sel_a_clock = "none";
defparam \painter|Mult0~8 .coef_sel_b_clock = "none";
defparam \painter|Mult0~8 .delay_scan_out_ay = "false";
defparam \painter|Mult0~8 .delay_scan_out_by = "false";
defparam \painter|Mult0~8 .enable_double_accum = "false";
defparam \painter|Mult0~8 .load_const_clock = "none";
defparam \painter|Mult0~8 .load_const_value = 0;
defparam \painter|Mult0~8 .mode_sub_location = 0;
defparam \painter|Mult0~8 .negate_clock = "none";
defparam \painter|Mult0~8 .operand_source_max = "input";
defparam \painter|Mult0~8 .operand_source_may = "input";
defparam \painter|Mult0~8 .operand_source_mbx = "input";
defparam \painter|Mult0~8 .operand_source_mby = "input";
defparam \painter|Mult0~8 .operation_mode = "m18x18_full";
defparam \painter|Mult0~8 .output_clock = "none";
defparam \painter|Mult0~8 .preadder_subtract_a = "false";
defparam \painter|Mult0~8 .preadder_subtract_b = "false";
defparam \painter|Mult0~8 .result_a_width = 64;
defparam \painter|Mult0~8 .signed_max = "false";
defparam \painter|Mult0~8 .signed_may = "false";
defparam \painter|Mult0~8 .signed_mbx = "false";
defparam \painter|Mult0~8 .signed_mby = "false";
defparam \painter|Mult0~8 .sub_clock = "none";
defparam \painter|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N0
cyclonev_lcell_comb \painter|Add3~25 (
// Equation(s):
// \painter|Add3~25_sumout  = SUM(( \painter|Mult0~16  ) + ( VCC ) + ( !VCC ))
// \painter|Add3~26  = CARRY(( \painter|Mult0~16  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\painter|Mult0~16 ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~25_sumout ),
	.cout(\painter|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~25 .extended_lut = "off";
defparam \painter|Add3~25 .lut_mask = 64'h0000000000003333;
defparam \painter|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N3
cyclonev_lcell_comb \painter|Add3~29 (
// Equation(s):
// \painter|Add3~29_sumout  = SUM(( \painter|Mult0~17  ) + ( GND ) + ( \painter|Add3~26  ))
// \painter|Add3~30  = CARRY(( \painter|Mult0~17  ) + ( GND ) + ( \painter|Add3~26  ))

	.dataa(!\painter|Mult0~17 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~29_sumout ),
	.cout(\painter|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~29 .extended_lut = "off";
defparam \painter|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \painter|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N6
cyclonev_lcell_comb \painter|Add3~33 (
// Equation(s):
// \painter|Add3~33_sumout  = SUM(( \painter|Mult0~18  ) + ( GND ) + ( \painter|Add3~30  ))
// \painter|Add3~34  = CARRY(( \painter|Mult0~18  ) + ( GND ) + ( \painter|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Mult0~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~33_sumout ),
	.cout(\painter|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~33 .extended_lut = "off";
defparam \painter|Add3~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \painter|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N9
cyclonev_lcell_comb \painter|Add3~37 (
// Equation(s):
// \painter|Add3~37_sumout  = SUM(( \painter|Mult0~19  ) + ( GND ) + ( \painter|Add3~34  ))
// \painter|Add3~38  = CARRY(( \painter|Mult0~19  ) + ( GND ) + ( \painter|Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Mult0~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~37_sumout ),
	.cout(\painter|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~37 .extended_lut = "off";
defparam \painter|Add3~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \painter|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N12
cyclonev_lcell_comb \painter|Add3~41 (
// Equation(s):
// \painter|Add3~41_sumout  = SUM(( \painter|Mult0~20  ) + ( VCC ) + ( \painter|Add3~38  ))
// \painter|Add3~42  = CARRY(( \painter|Mult0~20  ) + ( VCC ) + ( \painter|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~41_sumout ),
	.cout(\painter|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~41 .extended_lut = "off";
defparam \painter|Add3~41 .lut_mask = 64'h0000000000000F0F;
defparam \painter|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N15
cyclonev_lcell_comb \painter|Add3~1 (
// Equation(s):
// \painter|Add3~1_sumout  = SUM(( \painter|Mult0~21  ) + ( VCC ) + ( \painter|Add3~42  ))
// \painter|Add3~2  = CARRY(( \painter|Mult0~21  ) + ( VCC ) + ( \painter|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\painter|Mult0~21 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~1_sumout ),
	.cout(\painter|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~1 .extended_lut = "off";
defparam \painter|Add3~1 .lut_mask = 64'h00000000000000FF;
defparam \painter|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N18
cyclonev_lcell_comb \painter|Add3~21 (
// Equation(s):
// \painter|Add3~21_sumout  = SUM(( \painter|Mult0~22  ) + ( VCC ) + ( \painter|Add3~2  ))
// \painter|Add3~22  = CARRY(( \painter|Mult0~22  ) + ( VCC ) + ( \painter|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~21_sumout ),
	.cout(\painter|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~21 .extended_lut = "off";
defparam \painter|Add3~21 .lut_mask = 64'h0000000000000F0F;
defparam \painter|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N21
cyclonev_lcell_comb \painter|Add3~17 (
// Equation(s):
// \painter|Add3~17_sumout  = SUM(( \painter|Mult0~23  ) + ( GND ) + ( \painter|Add3~22  ))
// \painter|Add3~18  = CARRY(( \painter|Mult0~23  ) + ( GND ) + ( \painter|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\painter|Mult0~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~17_sumout ),
	.cout(\painter|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~17 .extended_lut = "off";
defparam \painter|Add3~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \painter|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N24
cyclonev_lcell_comb \painter|Add3~9 (
// Equation(s):
// \painter|Add3~9_sumout  = SUM(( \painter|Mult0~24  ) + ( GND ) + ( \painter|Add3~18  ))
// \painter|Add3~10  = CARRY(( \painter|Mult0~24  ) + ( GND ) + ( \painter|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Mult0~24 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~9_sumout ),
	.cout(\painter|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~9 .extended_lut = "off";
defparam \painter|Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \painter|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N27
cyclonev_lcell_comb \painter|Add3~5 (
// Equation(s):
// \painter|Add3~5_sumout  = SUM(( \painter|Mult0~25  ) + ( VCC ) + ( \painter|Add3~10  ))
// \painter|Add3~6  = CARRY(( \painter|Mult0~25  ) + ( VCC ) + ( \painter|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Mult0~25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~5_sumout ),
	.cout(\painter|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~5 .extended_lut = "off";
defparam \painter|Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \painter|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N30
cyclonev_lcell_comb \painter|Add3~13 (
// Equation(s):
// \painter|Add3~13_sumout  = SUM(( \painter|Mult0~26  ) + ( GND ) + ( \painter|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\painter|Mult0~26 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|Add3~13 .extended_lut = "off";
defparam \painter|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \painter|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N30
cyclonev_lcell_comb \painter|Add0~1 (
// Equation(s):
// \painter|Add0~1_sumout  = SUM(( \controller|hs [3] ) + ( VCC ) + ( !VCC ))
// \painter|Add0~2  = CARRY(( \controller|hs [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add0~1_sumout ),
	.cout(\painter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add0~1 .extended_lut = "off";
defparam \painter|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \painter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N33
cyclonev_lcell_comb \painter|Add0~5 (
// Equation(s):
// \painter|Add0~5_sumout  = SUM(( \controller|hs [4] ) + ( GND ) + ( \painter|Add0~2  ))
// \painter|Add0~6  = CARRY(( \controller|hs [4] ) + ( GND ) + ( \painter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add0~5_sumout ),
	.cout(\painter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add0~5 .extended_lut = "off";
defparam \painter|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \painter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N36
cyclonev_lcell_comb \painter|Add0~9 (
// Equation(s):
// \painter|Add0~9_sumout  = SUM(( \controller|hs [5] ) + ( GND ) + ( \painter|Add0~6  ))
// \painter|Add0~10  = CARRY(( \controller|hs [5] ) + ( GND ) + ( \painter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add0~9_sumout ),
	.cout(\painter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add0~9 .extended_lut = "off";
defparam \painter|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \painter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N39
cyclonev_lcell_comb \painter|Add0~13 (
// Equation(s):
// \painter|Add0~13_sumout  = SUM(( \controller|hs [6] ) + ( GND ) + ( \painter|Add0~10  ))
// \painter|Add0~14  = CARRY(( \controller|hs [6] ) + ( GND ) + ( \painter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add0~13_sumout ),
	.cout(\painter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add0~13 .extended_lut = "off";
defparam \painter|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \painter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N42
cyclonev_lcell_comb \painter|Add0~17 (
// Equation(s):
// \painter|Add0~17_sumout  = SUM(( \controller|hs [7] ) + ( VCC ) + ( \painter|Add0~14  ))
// \painter|Add0~18  = CARRY(( \controller|hs [7] ) + ( VCC ) + ( \painter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|hs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add0~17_sumout ),
	.cout(\painter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add0~17 .extended_lut = "off";
defparam \painter|Add0~17 .lut_mask = 64'h00000000000000FF;
defparam \painter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N45
cyclonev_lcell_comb \painter|Add0~21 (
// Equation(s):
// \painter|Add0~21_sumout  = SUM(( \controller|hs [8] ) + ( VCC ) + ( \painter|Add0~18  ))
// \painter|Add0~22  = CARRY(( \controller|hs [8] ) + ( VCC ) + ( \painter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add0~21_sumout ),
	.cout(\painter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add0~21 .extended_lut = "off";
defparam \painter|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \painter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N48
cyclonev_lcell_comb \painter|Add0~25 (
// Equation(s):
// \painter|Add0~25_sumout  = SUM(( \controller|hs [9] ) + ( VCC ) + ( \painter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|hs [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|Add0~25 .extended_lut = "off";
defparam \painter|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \painter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N0
cyclonev_lcell_comb \painter|Add2~25 (
// Equation(s):
// \painter|Add2~25_sumout  = SUM(( \controller|hs [0] ) + ( \painter|Mult0~8_resulta  ) + ( !VCC ))
// \painter|Add2~26  = CARRY(( \controller|hs [0] ) + ( \painter|Mult0~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\painter|Mult0~8_resulta ),
	.datac(!\controller|hs [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~25_sumout ),
	.cout(\painter|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~25 .extended_lut = "off";
defparam \painter|Add2~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \painter|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N3
cyclonev_lcell_comb \painter|Add2~29 (
// Equation(s):
// \painter|Add2~29_sumout  = SUM(( \controller|hs [1] ) + ( \painter|Mult0~9  ) + ( \painter|Add2~26  ))
// \painter|Add2~30  = CARRY(( \controller|hs [1] ) + ( \painter|Mult0~9  ) + ( \painter|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Mult0~9 ),
	.datad(!\controller|hs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~29_sumout ),
	.cout(\painter|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~29 .extended_lut = "off";
defparam \painter|Add2~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \painter|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N6
cyclonev_lcell_comb \painter|Add2~33 (
// Equation(s):
// \painter|Add2~33_sumout  = SUM(( \painter|Mult0~10  ) + ( \controller|hs [2] ) + ( \painter|Add2~30  ))
// \painter|Add2~34  = CARRY(( \painter|Mult0~10  ) + ( \controller|hs [2] ) + ( \painter|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\painter|Mult0~10 ),
	.datae(gnd),
	.dataf(!\controller|hs [2]),
	.datag(gnd),
	.cin(\painter|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~33_sumout ),
	.cout(\painter|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~33 .extended_lut = "off";
defparam \painter|Add2~33 .lut_mask = 64'h0000FF00000000FF;
defparam \painter|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N9
cyclonev_lcell_comb \painter|Add2~37 (
// Equation(s):
// \painter|Add2~37_sumout  = SUM(( \painter|Add0~1_sumout  ) + ( \painter|Mult0~11  ) + ( \painter|Add2~34  ))
// \painter|Add2~38  = CARRY(( \painter|Add0~1_sumout  ) + ( \painter|Mult0~11  ) + ( \painter|Add2~34  ))

	.dataa(!\painter|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\painter|Mult0~11 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~37_sumout ),
	.cout(\painter|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~37 .extended_lut = "off";
defparam \painter|Add2~37 .lut_mask = 64'h0000F0F000005555;
defparam \painter|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N12
cyclonev_lcell_comb \painter|Add2~41 (
// Equation(s):
// \painter|Add2~41_sumout  = SUM(( \painter|Mult0~12  ) + ( \painter|Add0~5_sumout  ) + ( \painter|Add2~38  ))
// \painter|Add2~42  = CARRY(( \painter|Mult0~12  ) + ( \painter|Add0~5_sumout  ) + ( \painter|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\painter|Add0~5_sumout ),
	.datad(!\painter|Mult0~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~41_sumout ),
	.cout(\painter|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~41 .extended_lut = "off";
defparam \painter|Add2~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \painter|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N15
cyclonev_lcell_comb \painter|Add2~45 (
// Equation(s):
// \painter|Add2~45_sumout  = SUM(( \painter|Add0~9_sumout  ) + ( \painter|Mult0~13  ) + ( \painter|Add2~42  ))
// \painter|Add2~46  = CARRY(( \painter|Add0~9_sumout  ) + ( \painter|Mult0~13  ) + ( \painter|Add2~42  ))

	.dataa(!\painter|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\painter|Mult0~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~45_sumout ),
	.cout(\painter|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~45 .extended_lut = "off";
defparam \painter|Add2~45 .lut_mask = 64'h0000F0F000005555;
defparam \painter|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N18
cyclonev_lcell_comb \painter|Add2~49 (
// Equation(s):
// \painter|Add2~49_sumout  = SUM(( \painter|Mult0~14  ) + ( \painter|Add0~13_sumout  ) + ( \painter|Add2~46  ))
// \painter|Add2~50  = CARRY(( \painter|Mult0~14  ) + ( \painter|Add0~13_sumout  ) + ( \painter|Add2~46  ))

	.dataa(gnd),
	.datab(!\painter|Add0~13_sumout ),
	.datac(gnd),
	.datad(!\painter|Mult0~14 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~49_sumout ),
	.cout(\painter|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~49 .extended_lut = "off";
defparam \painter|Add2~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \painter|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N21
cyclonev_lcell_comb \painter|Add2~53 (
// Equation(s):
// \painter|Add2~53_sumout  = SUM(( \painter|Mult0~15  ) + ( \painter|Add0~17_sumout  ) + ( \painter|Add2~50  ))
// \painter|Add2~54  = CARRY(( \painter|Mult0~15  ) + ( \painter|Add0~17_sumout  ) + ( \painter|Add2~50  ))

	.dataa(!\painter|Add0~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\painter|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~53_sumout ),
	.cout(\painter|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~53 .extended_lut = "off";
defparam \painter|Add2~53 .lut_mask = 64'h0000AAAA000000FF;
defparam \painter|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N24
cyclonev_lcell_comb \painter|Add2~57 (
// Equation(s):
// \painter|Add2~57_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~16 )) # (\enter~input_o  & ((\painter|Add3~25_sumout ))) ) + ( \painter|Add0~21_sumout  ) + ( \painter|Add2~54  ))
// \painter|Add2~58  = CARRY(( (!\enter~input_o  & (\painter|Mult0~16 )) # (\enter~input_o  & ((\painter|Add3~25_sumout ))) ) + ( \painter|Add0~21_sumout  ) + ( \painter|Add2~54  ))

	.dataa(!\enter~input_o ),
	.datab(gnd),
	.datac(!\painter|Mult0~16 ),
	.datad(!\painter|Add3~25_sumout ),
	.datae(gnd),
	.dataf(!\painter|Add0~21_sumout ),
	.datag(gnd),
	.cin(\painter|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~57_sumout ),
	.cout(\painter|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~57 .extended_lut = "off";
defparam \painter|Add2~57 .lut_mask = 64'h0000FF0000000A5F;
defparam \painter|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N27
cyclonev_lcell_comb \painter|Add2~61 (
// Equation(s):
// \painter|Add2~61_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~17 )) # (\enter~input_o  & ((\painter|Add3~29_sumout ))) ) + ( \painter|Add0~25_sumout  ) + ( \painter|Add2~58  ))
// \painter|Add2~62  = CARRY(( (!\enter~input_o  & (\painter|Mult0~17 )) # (\enter~input_o  & ((\painter|Add3~29_sumout ))) ) + ( \painter|Add0~25_sumout  ) + ( \painter|Add2~58  ))

	.dataa(!\enter~input_o ),
	.datab(gnd),
	.datac(!\painter|Mult0~17 ),
	.datad(!\painter|Add3~29_sumout ),
	.datae(gnd),
	.dataf(!\painter|Add0~25_sumout ),
	.datag(gnd),
	.cin(\painter|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~61_sumout ),
	.cout(\painter|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~61 .extended_lut = "off";
defparam \painter|Add2~61 .lut_mask = 64'h0000FF0000000A5F;
defparam \painter|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N30
cyclonev_lcell_comb \painter|Add2~65 (
// Equation(s):
// \painter|Add2~65_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~18 )) # (\enter~input_o  & ((\painter|Add3~33_sumout ))) ) + ( GND ) + ( \painter|Add2~62  ))
// \painter|Add2~66  = CARRY(( (!\enter~input_o  & (\painter|Mult0~18 )) # (\enter~input_o  & ((\painter|Add3~33_sumout ))) ) + ( GND ) + ( \painter|Add2~62  ))

	.dataa(!\enter~input_o ),
	.datab(gnd),
	.datac(!\painter|Mult0~18 ),
	.datad(!\painter|Add3~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~65_sumout ),
	.cout(\painter|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~65 .extended_lut = "off";
defparam \painter|Add2~65 .lut_mask = 64'h0000FFFF00000A5F;
defparam \painter|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N33
cyclonev_lcell_comb \painter|Add2~69 (
// Equation(s):
// \painter|Add2~69_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~19 )) # (\enter~input_o  & ((\painter|Add3~37_sumout ))) ) + ( GND ) + ( \painter|Add2~66  ))
// \painter|Add2~70  = CARRY(( (!\enter~input_o  & (\painter|Mult0~19 )) # (\enter~input_o  & ((\painter|Add3~37_sumout ))) ) + ( GND ) + ( \painter|Add2~66  ))

	.dataa(!\enter~input_o ),
	.datab(!\painter|Mult0~19 ),
	.datac(!\painter|Add3~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~69_sumout ),
	.cout(\painter|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~69 .extended_lut = "off";
defparam \painter|Add2~69 .lut_mask = 64'h0000FFFF00002727;
defparam \painter|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N36
cyclonev_lcell_comb \painter|Add2~73 (
// Equation(s):
// \painter|Add2~73_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~20 )) # (\enter~input_o  & ((\painter|Add3~41_sumout ))) ) + ( GND ) + ( \painter|Add2~70  ))
// \painter|Add2~74  = CARRY(( (!\enter~input_o  & (\painter|Mult0~20 )) # (\enter~input_o  & ((\painter|Add3~41_sumout ))) ) + ( GND ) + ( \painter|Add2~70  ))

	.dataa(!\enter~input_o ),
	.datab(gnd),
	.datac(!\painter|Mult0~20 ),
	.datad(!\painter|Add3~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~73_sumout ),
	.cout(\painter|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~73 .extended_lut = "off";
defparam \painter|Add2~73 .lut_mask = 64'h0000FFFF00000A5F;
defparam \painter|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N39
cyclonev_lcell_comb \painter|Add2~1 (
// Equation(s):
// \painter|Add2~1_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~21 )) # (\enter~input_o  & ((\painter|Add3~1_sumout ))) ) + ( GND ) + ( \painter|Add2~74  ))
// \painter|Add2~2  = CARRY(( (!\enter~input_o  & (\painter|Mult0~21 )) # (\enter~input_o  & ((\painter|Add3~1_sumout ))) ) + ( GND ) + ( \painter|Add2~74  ))

	.dataa(!\enter~input_o ),
	.datab(!\painter|Mult0~21 ),
	.datac(!\painter|Add3~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~1_sumout ),
	.cout(\painter|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~1 .extended_lut = "off";
defparam \painter|Add2~1 .lut_mask = 64'h0000FFFF00002727;
defparam \painter|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N42
cyclonev_lcell_comb \painter|Add2~21 (
// Equation(s):
// \painter|Add2~21_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~22 )) # (\enter~input_o  & ((\painter|Add3~21_sumout ))) ) + ( GND ) + ( \painter|Add2~2  ))
// \painter|Add2~22  = CARRY(( (!\enter~input_o  & (\painter|Mult0~22 )) # (\enter~input_o  & ((\painter|Add3~21_sumout ))) ) + ( GND ) + ( \painter|Add2~2  ))

	.dataa(!\enter~input_o ),
	.datab(!\painter|Mult0~22 ),
	.datac(!\painter|Add3~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~21_sumout ),
	.cout(\painter|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~21 .extended_lut = "off";
defparam \painter|Add2~21 .lut_mask = 64'h0000FFFF00002727;
defparam \painter|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N45
cyclonev_lcell_comb \painter|Add2~17 (
// Equation(s):
// \painter|Add2~17_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~23 )) # (\enter~input_o  & ((\painter|Add3~17_sumout ))) ) + ( GND ) + ( \painter|Add2~22  ))
// \painter|Add2~18  = CARRY(( (!\enter~input_o  & (\painter|Mult0~23 )) # (\enter~input_o  & ((\painter|Add3~17_sumout ))) ) + ( GND ) + ( \painter|Add2~22  ))

	.dataa(!\enter~input_o ),
	.datab(gnd),
	.datac(!\painter|Mult0~23 ),
	.datad(!\painter|Add3~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~17_sumout ),
	.cout(\painter|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~17 .extended_lut = "off";
defparam \painter|Add2~17 .lut_mask = 64'h0000FFFF00000A5F;
defparam \painter|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N48
cyclonev_lcell_comb \painter|Add2~9 (
// Equation(s):
// \painter|Add2~9_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~24 )) # (\enter~input_o  & ((\painter|Add3~9_sumout ))) ) + ( GND ) + ( \painter|Add2~18  ))
// \painter|Add2~10  = CARRY(( (!\enter~input_o  & (\painter|Mult0~24 )) # (\enter~input_o  & ((\painter|Add3~9_sumout ))) ) + ( GND ) + ( \painter|Add2~18  ))

	.dataa(!\enter~input_o ),
	.datab(gnd),
	.datac(!\painter|Mult0~24 ),
	.datad(!\painter|Add3~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~9_sumout ),
	.cout(\painter|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~9 .extended_lut = "off";
defparam \painter|Add2~9 .lut_mask = 64'h0000FFFF00000A5F;
defparam \painter|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N51
cyclonev_lcell_comb \painter|Add2~5 (
// Equation(s):
// \painter|Add2~5_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~25 )) # (\enter~input_o  & ((\painter|Add3~5_sumout ))) ) + ( GND ) + ( \painter|Add2~10  ))
// \painter|Add2~6  = CARRY(( (!\enter~input_o  & (\painter|Mult0~25 )) # (\enter~input_o  & ((\painter|Add3~5_sumout ))) ) + ( GND ) + ( \painter|Add2~10  ))

	.dataa(!\enter~input_o ),
	.datab(gnd),
	.datac(!\painter|Mult0~25 ),
	.datad(!\painter|Add3~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~5_sumout ),
	.cout(\painter|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~5 .extended_lut = "off";
defparam \painter|Add2~5 .lut_mask = 64'h0000FFFF00000A5F;
defparam \painter|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y36_N54
cyclonev_lcell_comb \painter|Add2~13 (
// Equation(s):
// \painter|Add2~13_sumout  = SUM(( (!\enter~input_o  & (\painter|Mult0~26 )) # (\enter~input_o  & ((\painter|Add3~13_sumout ))) ) + ( GND ) + ( \painter|Add2~6  ))

	.dataa(!\enter~input_o ),
	.datab(!\painter|Mult0~26 ),
	.datac(!\painter|Add3~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\painter|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\painter|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|Add2~13 .extended_lut = "off";
defparam \painter|Add2~13 .lut_mask = 64'h0000FFFF00002727;
defparam \painter|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N6
cyclonev_lcell_comb \painter|always0~1 (
// Equation(s):
// \painter|always0~1_combout  = ( \controller|vs [5] & ( \controller|vs [6] & ( (\controller|vs [7] & \controller|vs [8]) ) ) ) # ( !\controller|vs [5] & ( \controller|vs [6] & ( (\controller|vs [7] & \controller|vs [8]) ) ) ) # ( \controller|vs [5] & ( 
// !\controller|vs [6] & ( (!\controller|vs [7] & (!\controller|vs [3] & (!\controller|vs [4] & !\controller|vs [8]))) # (\controller|vs [7] & (\controller|vs [3] & (\controller|vs [4] & \controller|vs [8]))) ) ) ) # ( !\controller|vs [5] & ( !\controller|vs 
// [6] & ( (!\controller|vs [7] & !\controller|vs [8]) ) ) )

	.dataa(!\controller|vs [7]),
	.datab(!\controller|vs [3]),
	.datac(!\controller|vs [4]),
	.datad(!\controller|vs [8]),
	.datae(!\controller|vs [5]),
	.dataf(!\controller|vs [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|always0~1 .extended_lut = "off";
defparam \painter|always0~1 .lut_mask = 64'hAA00800100550055;
defparam \painter|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y33_N54
cyclonev_lcell_comb \painter|always0~0 (
// Equation(s):
// \painter|always0~0_combout  = ( !\controller|hs [7] & ( !\controller|hs [5] & ( (!\controller|hs [4] & (!\controller|hs [6] & (!\controller|hs [8] & !\controller|hs [3]))) ) ) )

	.dataa(!\controller|hs [4]),
	.datab(!\controller|hs [6]),
	.datac(!\controller|hs [8]),
	.datad(!\controller|hs [3]),
	.datae(!\controller|hs [7]),
	.dataf(!\controller|hs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|always0~0 .extended_lut = "off";
defparam \painter|always0~0 .lut_mask = 64'h8000000000000000;
defparam \painter|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N0
cyclonev_lcell_comb \painter|LessThan0~1 (
// Equation(s):
// \painter|LessThan0~1_combout  = ( \controller|hs [4] & ( (\controller|hs [3] & (\controller|hs [6] & \controller|hs [5])) ) )

	.dataa(!\controller|hs [3]),
	.datab(!\controller|hs [6]),
	.datac(!\controller|hs [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|hs [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|LessThan0~1 .extended_lut = "off";
defparam \painter|LessThan0~1 .lut_mask = 64'h0000000001010101;
defparam \painter|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N24
cyclonev_lcell_comb \painter|always0~2 (
// Equation(s):
// \painter|always0~2_combout  = ( \painter|LessThan0~0_combout  & ( \painter|LessThan0~1_combout  & ( (((\controller|hs [9] & !\painter|always0~0_combout )) # (\painter|always0~1_combout )) # (\controller|vs [9]) ) ) ) # ( !\painter|LessThan0~0_combout  & ( 
// \painter|LessThan0~1_combout  & ( (((\controller|hs [9] & !\painter|always0~0_combout )) # (\painter|always0~1_combout )) # (\controller|vs [9]) ) ) ) # ( \painter|LessThan0~0_combout  & ( !\painter|LessThan0~1_combout  & ( (((!\controller|hs [9]) # 
// (!\painter|always0~0_combout )) # (\painter|always0~1_combout )) # (\controller|vs [9]) ) ) ) # ( !\painter|LessThan0~0_combout  & ( !\painter|LessThan0~1_combout  & ( (((\controller|hs [9] & !\painter|always0~0_combout )) # (\painter|always0~1_combout )) 
// # (\controller|vs [9]) ) ) )

	.dataa(!\controller|vs [9]),
	.datab(!\painter|always0~1_combout ),
	.datac(!\controller|hs [9]),
	.datad(!\painter|always0~0_combout ),
	.datae(!\painter|LessThan0~0_combout ),
	.dataf(!\painter|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|always0~2 .extended_lut = "off";
defparam \painter|always0~2 .lut_mask = 64'h7F77FFF77F777F77;
defparam \painter|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N35
dffeas \painter|pixel_address[18] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [18]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[18] .is_wysiwyg = "true";
defparam \painter|pixel_address[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N19
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N39
cyclonev_lcell_comb \painter|pixel_address[17]~feeder (
// Equation(s):
// \painter|pixel_address[17]~feeder_combout  = ( \painter|Add2~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\painter|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|pixel_address[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|pixel_address[17]~feeder .extended_lut = "off";
defparam \painter|pixel_address[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \painter|pixel_address[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N41
dffeas \painter|pixel_address[17] (
	.clk(\div|clk_25~q ),
	.d(\painter|pixel_address[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [17]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[17] .is_wysiwyg = "true";
defparam \painter|pixel_address[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N35
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N47
dffeas \painter|pixel_address[16] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[16] .is_wysiwyg = "true";
defparam \painter|pixel_address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N16
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N53
dffeas \painter|pixel_address[14] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[14] .is_wysiwyg = "true";
defparam \painter|pixel_address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N47
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N26
dffeas \painter|pixel_address[15] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[15] .is_wysiwyg = "true";
defparam \painter|pixel_address[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N20
dffeas \painter|pixel_address[13] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[13] .is_wysiwyg = "true";
defparam \painter|pixel_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N3
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3] = ( \painter|pixel_address [18] & ( !\painter|pixel_address [13] & ( (\painter|pixel_address [15] & (\painter|pixel_address [14] & (!\painter|pixel_address [16] & 
// !\painter|pixel_address [17]))) ) ) )

	.dataa(!\painter|pixel_address [15]),
	.datab(!\painter|pixel_address [14]),
	.datac(!\painter|pixel_address [16]),
	.datad(!\painter|pixel_address [17]),
	.datae(!\painter|pixel_address [18]),
	.dataf(!\painter|pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w[3] .lut_mask = 64'h0000100000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y46_N48
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N32
dffeas \painter|pixel_address[0] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[0] .is_wysiwyg = "true";
defparam \painter|pixel_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N5
dffeas \painter|pixel_address[1] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[1] .is_wysiwyg = "true";
defparam \painter|pixel_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N49
dffeas \painter|pixel_address[2] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[2] .is_wysiwyg = "true";
defparam \painter|pixel_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y36_N31
dffeas \painter|pixel_address[3] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[3] .is_wysiwyg = "true";
defparam \painter|pixel_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N29
dffeas \painter|pixel_address[4] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[4] .is_wysiwyg = "true";
defparam \painter|pixel_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N59
dffeas \painter|pixel_address[5] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[5] .is_wysiwyg = "true";
defparam \painter|pixel_address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N14
dffeas \painter|pixel_address[6] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[6] .is_wysiwyg = "true";
defparam \painter|pixel_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N11
dffeas \painter|pixel_address[7] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[7] .is_wysiwyg = "true";
defparam \painter|pixel_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N36
cyclonev_lcell_comb \painter|pixel_address[8]~feeder (
// Equation(s):
// \painter|pixel_address[8]~feeder_combout  = ( \painter|Add2~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\painter|Add2~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|pixel_address[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|pixel_address[8]~feeder .extended_lut = "off";
defparam \painter|pixel_address[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \painter|pixel_address[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N38
dffeas \painter|pixel_address[8] (
	.clk(\div|clk_25~q ),
	.d(\painter|pixel_address[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[8] .is_wysiwyg = "true";
defparam \painter|pixel_address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N44
dffeas \painter|pixel_address[9] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~61_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[9] .is_wysiwyg = "true";
defparam \painter|pixel_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N56
dffeas \painter|pixel_address[10] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~65_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[10] .is_wysiwyg = "true";
defparam \painter|pixel_address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N50
dffeas \painter|pixel_address[11] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~69_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[11] .is_wysiwyg = "true";
defparam \painter|pixel_address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N17
dffeas \painter|pixel_address[12] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|Add2~73_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\painter|always0~2_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|pixel_address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|pixel_address[12] .is_wysiwyg = "true";
defparam \painter|pixel_address[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a304 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a304_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a304 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X42_Y31_N11
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3] = ( \painter|pixel_address [18] & ( !\painter|pixel_address [17] & ( (!\painter|pixel_address [13] & (\painter|pixel_address [15] & (!\painter|pixel_address [16] & 
// !\painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [15]),
	.datac(!\painter|pixel_address [16]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [18]),
	.dataf(!\painter|pixel_address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3] = ( \painter|pixel_address [14] & ( \painter|pixel_address [13] & ( (\painter|pixel_address [15] & (!\painter|pixel_address [17] & (!\painter|pixel_address [16] & 
// \painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [15]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [16]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w[3] .lut_mask = 64'h0000000000000040;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a312 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a312_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a312 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3] = ( \painter|pixel_address [15] & ( !\painter|pixel_address [16] & ( (\painter|pixel_address [18] & (!\painter|pixel_address [17] & (!\painter|pixel_address [14] & 
// \painter|pixel_address [13]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [13]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w[3] .lut_mask = 64'h0000004000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a304~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a304~portadataout  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a304~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a304~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a304~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a312~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N10
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N27
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3] = ( \painter|pixel_address [14] & ( !\painter|pixel_address [13] & ( (!\painter|pixel_address [17] & (!\painter|pixel_address [16] & (!\painter|pixel_address [15] & 
// \painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [15]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w[3] .lut_mask = 64'h0000008000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3] = ( \painter|pixel_address [14] & ( !\painter|pixel_address [15] & ( (\painter|pixel_address [13] & (!\painter|pixel_address [17] & (\painter|pixel_address [18] & 
// !\painter|pixel_address [16]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [16]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w[3] .lut_mask = 64'h0000040000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3] = ( \painter|pixel_address [13] & ( !\painter|pixel_address [14] & ( (!\painter|pixel_address [17] & (!\painter|pixel_address [16] & (\painter|pixel_address [18] & 
// !\painter|pixel_address [15]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [15]),
	.datae(!\painter|pixel_address [13]),
	.dataf(!\painter|pixel_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w[3] .lut_mask = 64'h0000080000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3] = ( !\painter|pixel_address [14] & ( !\painter|pixel_address [17] & ( (!\painter|pixel_address [15] & (!\painter|pixel_address [16] & (\painter|pixel_address [18] & 
// !\painter|pixel_address [13]))) ) ) )

	.dataa(!\painter|pixel_address [15]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [13]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w[3] .lut_mask = 64'h0800000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = ( \painter|pixel_address [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N13
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\div|clk_25~q ),
	.d(\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0_combout  = ( \painter|pixel_address [16] & ( !\painter|pixel_address [15] & ( (\painter|pixel_address [18] & (!\painter|pixel_address [17] & (\painter|pixel_address [13] & 
// !\painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [16]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0 .lut_mask = 64'h0000040000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a328 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5667w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portaaddr({\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a328_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_address_width = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_data_width = 20;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_last_address = 127;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_address_width = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_data_width = 20;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_last_address = 127;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a328 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout  = ( \painter|pixel_address [18] & ( !\painter|pixel_address [14] & ( (!\painter|pixel_address [17] & (!\painter|pixel_address [15] & (!\painter|pixel_address [13] & 
// \painter|pixel_address [16]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [15]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [16]),
	.datae(!\painter|pixel_address [18]),
	.dataf(!\painter|pixel_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a320 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a320_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a320 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N36
cyclonev_lcell_comb \painter|r~10 (
// Equation(s):
// \painter|r~10_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a328~portadataout  ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout  ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a328~portadataout  ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a328~portadataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a320~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~10 .extended_lut = "off";
defparam \painter|r~10 .lut_mask = 64'h00003333FFFF3333;
defparam \painter|r~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N6
cyclonev_lcell_comb \painter|r~11 (
// Equation(s):
// \painter|r~11_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \painter|r~10_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1_combout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( \painter|r~10_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( !\painter|r~10_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1_combout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ( !\painter|r~10_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0_combout ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~1_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w0_n2_mux_dataout~0_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.dataf(!\painter|r~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~11 .extended_lut = "off";
defparam \painter|r~11 .lut_mask = 64'h00AA222250FA2222;
defparam \painter|r~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3] = ( !\painter|pixel_address [13] & ( !\painter|pixel_address [14] & ( (!\painter|pixel_address [18] & (\painter|pixel_address [15] & (!\painter|pixel_address [16] & 
// !\painter|pixel_address [17]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [15]),
	.datac(!\painter|pixel_address [16]),
	.datad(!\painter|pixel_address [17]),
	.datae(!\painter|pixel_address [13]),
	.dataf(!\painter|pixel_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w[3] .lut_mask = 64'h2000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "7225865327C694019BF0330C3F7386C0DC69C0C4F00000FE0FF8EED7A3D7EAE7477EE2400139DBFFE0000E0DDDCE1A227FA6DE479CF84D55F62C03FFC3B9B70D3800DC26E04541F000FE07E76EF4AADDEA3C4FC5C25B8059DBFFC000073EF2415FD1E4DFD28AB2BB0773B75CBBFF63B9F2995007DE26E7D559F018FE001C0EF1A3D4EADB4DC5D65FC09CDBE0C0000339F36FC421AAAAD5F296DB4C96B73BA6F03F84B7C78183DE28C7865B0018FE87F00EF337C5EA004885747FDF9CDBF0898080016DF2B08CFA448BDCD025815B70F3BA700F3F7F71A4E0DF26E38D660099FE00001E7FFF6EEA00480434B82362DBFF99E3C05B9647DAE44D7E966C1ADC5D09";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "0E7C3F18003F3E0D09808F82F83C3CC099FE0FC11E4FE372EA66480E34B8DCAADB0799E7601424E9E2A9733A58E43F2AE5184D079A180083DE541BE78FC2C7CA74441EFF0772AFFFDC2C5CFEFE84F88EE138FF2B832EC00305C4D48967FC8839850B35A6D6C9248712A0008903E01F01EB6B789116FFC022AFFFC3A15CFCF0046200FF5CFF88032EC003051DA85A50129DD1EB7BB3939CFABDC304560006CF0F380F74C9684126FFFFC84FFFC45F5CF900045188FC8AFF8E0733C00305E37D18CD4E868A6EA673241FDAC3F00439E0FDFC0FF862BA18292C26FF07904F7E8B435EF3E0E4654978CCFF26B76DC00305DFCD6806C1ECC5960F2C0D000BE7F0047D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "F0230107E3A35AFF09401EFF0711AF5A8B81DCF3E0E7E0A1313BFF09B764C003052057B9ADDED8E767844507A60900800344F025033C3CD2617F13B9E1FFFF47BD81C43D18F90003D92038E0FFEE36FCC00307D0B6815BE2BA11E5A959631AFB1800008AE0CC117C18C3073E133088FFC003B8A5C330F9FCF00000C03C0700933681C003C2AE838350D78E222C331908E3C6BDFF030600C3FCE1CC69875E1389B1FF077970A5DC8DF3FEFE00D8031F3B0002E67BC003C21AAB59B3F79CEFDEA7C346EC3C3C03F3C100BDFE870FBE7D2F12F989FE000154BC6101EEFFE10000007EB6003E9360010019D7F3B47722413D560D4A008C00D17701DF00D99C00033F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "025F120A44FE00005E1AC000EBFFE00000003CB700331C6601005BC7E1B4D01894DFEA2FACFC8C009777C03E00DBDC0000C0D3D3118D84FE0000DE8703000BFFF00001000087002433281800946F052553CD7780BB3DFB04CEFF9C47E02100A5FC0000E76920112848E40008DE858303133FF000E0008187002FB7271AFF027B0412B61EE4B37010C344DB000067C707007EFC0080F02B600E8E0EC4011EFA369907F21FFC00F800FF07012FB066DA00E9990C26407239053793CF5C74FF033FCFFF000FFE0000C0DEC02C924244031F72560007F29EFFE0FF00FF230366E11A14FF0D800FC2DC489D9D33AF46A02EFFFF8F98FC007FFF0007C7BE808404CA44";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3] = ( !\painter|pixel_address [17] & ( !\painter|pixel_address [15] & ( (!\painter|pixel_address [16] & (!\painter|pixel_address [14] & (!\painter|pixel_address [13] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [16]),
	.datab(!\painter|pixel_address [14]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w[3] .lut_mask = 64'h8000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "F1B70000032785310F38F0003FFA3CF327FE008C8D7BF86A84C001003800045000723003DA080046BEC089BE74EAE3005E88117700000346DD8407F33CF0E639C7F0CFFE000C500AFF2D66C00000CC0006C000D26103807000D6DD80BFF0708DE087C810E9778000032E0E84030C00FF1B9002F07EFF000C50C8DFEDCCC900FFFE7006C00094C9F8019000CA2D013B3071E5B2FCD616F7EFC000031F4FB04B0FE1FFFC0C753F6DFF0006D01D7BEC31C900184B9806C000A539044168006C15032510712473FC9E178F14C000815026385F1C60FF805F95A8F2FF008376F573CE98D6008029B802C000DF930D5830000FED030FF3688A6A00149431770000C377";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "0DF93E2618FFFC00EDA06D72B400811B3F49E95600E0428806C000D82C03D818070F9103878F680EE281D59030F300FF7CC546F81E3170FF7100D2A119DCB0807E2A3FC86910C0FFF37006C000B7F2723F8D0F000F01C182686CBFE7EDF170E000FF07D6753FD60FE0FFF8FF11B71209B08881A8C0C813306700E87009C00044F27DFFC5000F670000B768E01F00C3FB48C00000F87D000FD600000038FFC87F7303B19CCDE81F8093302FFF587829C00040F3FDFCD5DDF8060007B668C00F181F0F48039CFFE07B9D87D6E000000FFFE6FFF38DB19C9D48888313242FFF5C5421C0003FFF7D3CC550007E00FFC468C47F3C116648024E0001F04D0116F00000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "8000FA20338DBBDC0D483FFF128C2F07552D25C00000FF7D8F85D01FC711007C68C43C00EAD44434A6FFF8FD5E3FB480000038FF615E3E8DBFDD0D42E0F8D28D2FF04411A4C00013F37D670CD3FF3431000C68B42CC30890C4745000F3F27233E400800003FF1E51B601BEDD1D423FE0CB280AC3643A2B310010FC378E95E318EF00FE3C68C0FD7E75E052E5E71F03EC060FF6C000009CF2483F9C1BB1CEB99500008329DCEA39A66FC100FC7833FECDC01CEC007F3C681CFD990B876B5004FF03CE710FF6C0C7FF9C7248C0009B45CE3B5600FF7C3D2FB48348108000FC7833D9C0001F1700037E683FFDA5FB1F17BA65FC00FF830FF6C0D9FF9C32DFC0389B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "C3867356003F297B10A087C3008000FCFC30553C0030700300FE687FF4E7F9CFAFBAA5FF00FE000FF6C099FF9C07FF00209BAB000C3400FF8F790798033C180C00F3EE20AE3C03604203FFFE683FE5A5FC836E62A900F800070FF6C01FFF9C001F1ECC80D70021CD0000832FF18F01D3E8EE0006FE21CE3803714106E01E683FC981FF9963D3881FFEFC010FF6C0FEFF9C0193C01C199200DAF900FF138B2E0E01D39114000CFC23F000001C8206001F683F1B81FF996362647F87FC180FF6C0FFFF9C0243C09CAA638095C000F8498C35230F1FCEE50004012356F80083E184071F687F17A5FFD9A26A6C3F03F8830FF6C0FFFF9C82C2632CA6868091A0001F";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3] = ( !\painter|pixel_address [17] & ( !\painter|pixel_address [15] & ( (\painter|pixel_address [16] & (!\painter|pixel_address [14] & (!\painter|pixel_address [13] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [16]),
	.datab(!\painter|pixel_address [14]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w[3] .lut_mask = 64'h4000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "40EA5C2075C9194E1B61BF4FD960FFFF6547E79A26B24B0741488824B237BDDDAC118E9AFB9A818DAD4514B860BFB2687FEF1BAE63661AB480EDB4C330AF7C003FFF11C45765BD6E6F94D01A8F917CC87974DBA2C0076B725C67DADE22B09025825F6372D474581DA3AC34EE48D61477F9003FFF635A0C7A109651B41DD04EF57C3E42AA1FF08097EF6FA92DBB9864B87A9D417851C820F0FED2ACBCC2745821AC97F3009FFFBB462372ADE5C51EFE1440C9B15F078A2A021C0100CF088553E596EA2F35354B1E1A081AF130AD80EDBA316D54F300001FFFBA975F6724D3D6363365554E944831781CAA6CD495F06A721A13B9C911A2BC97B521D71821A8CC60";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "1B5EFF37F001810031FFF9340551BB3D88337E6F14576E4B8BBE936068A371251A61439E7D77E6D69FC5705A748419B115661BAAFF13E9F103007FFFFF394F9ACFA170863C863AD0CCA68E8122E53EC9F3F9EE178D119D3723D1A6B7C574990416410E1447FC1F608F72C00038FFEE187023BDD2A1950651162C6B3E52554EEECAA8FED0B48A53876D56679D809648C3E0842129EB7DDFF10FA2D732200007FF7AAD964E14FB306E99F502FED49D36BB5706B3E170E466392EF228267DEFA0B1F2BD32C3FED5E7A82916E32649012F803F3FFB96727D6B951C2118A0F91D9438275B85D9CFA77D25D409013AD6B6785E48F3501C8A697907F17B39F33E630F81";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "E0C03F3FEF9EBDA6F87C2A3FA4ED051D898A2F7F470AAF079DD7FB9009CF2471DCBB61ED3ABF959DE8C514917D9BFF3E35C1FFCF0CC0CB08C8ED8E6F10B1EA0C631C2EAF70F86113D2D01F220966745445DA804E2A7A5E54D112E3E9240A3559CC80D28A07CFC01FA7136EB7BC9491C1D338B7AEB1D13FEEC78F861308374B01A3CBC479F30166F465DD048FE816428274A18D80722C04CFC088146F325C62CCBD78D203BC106C1EEC6936838854E8178BD121A565AE7DB3497BFF86CCEDF23C16DE361FC97FEE64489FC03FAA8A51DA2D77120DB25DCBFA8989B1101C4ADA0EDD11ADFECA48D8F3147AA08A4FDE8B068DAF4913C607FF036433771F80E0DD42";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "1438CCBD614AD5CC54F9AF9FEF2BB58A9F57F1E87C552D7D635BAEDFC8515AF3DCEBF50F499518C30CFC4B9E0F3F803FB0259DD5AD3D23CEE602A26C446F6EEE9D7CCF5FA7042A8836CA2B3B516D1ACA401B583A60002130E0507083FCF21E6300214B87ABBF742864460BA06E617803920E24188A9AB4406B34729F8B3F34080A926CDBE1A083B5873003B0000FF0F62A27004CEB073B7F4C0F372EDEA15CCA4DAABBFAA298520760E670DCED600472286B3FCF4BABAC099463B030F0B0CAF8C1076A8600DCBF9E983F3164AD8CE0C18AA86DA62EB2F45995D916709A3B8C99124BA8FD53EE38666ECF7EA38330035046F09907C6A600C0CBAA7A692111A686";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3] = ( \painter|pixel_address [15] & ( !\painter|pixel_address [17] & ( (!\painter|pixel_address [14] & (\painter|pixel_address [16] & (!\painter|pixel_address [13] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [14]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "05E58ACDAA1B109CD58DE429B899F2FF73F8E09F341790CC5A55CD762474A85A241C72054FA930B2768D57CDBA60CA209267C86BD1E064116AF3A7668CC42BDBF2FF0700E09B7C775C8E216F692E88F6965B58D2D066C73B606274FC5B01531843E2F7960AE296837D3E250347667DFD969FFFDD00E2A7E2FF6AB158D6D489EAE0A5BCDF50FC61AEF7CCF312BADE19CEDA50D7DBB3C59FF3DE4ED46EEFDFE642B47F909FFFF2109E87E230FF97B3DB084195D3302266C10758EB3E52CB536D9FA5F7F87E73809A2F22B2D5311F33D00269799B65F93F61D103778FF11055AF639727F129DBE498DF4F6520A8DB06E9B4E5BC265AA023EAF2DFC89DEED6B072E3";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "153F0380B7CAFFFFDCE106784FF5BFE0DA97CA37053A00572ECA7602AAF08FEC98D9F81D9D2A3EC5D5A0EDDA2B08EC6ABF38C5C1B216082AB80F9F4473027FE2B676444DDFA192A40240813AF6431D9F045F5E8AC1259FD01ECD92123E8D91A1451A618516DDD95D3862901F0F8BFCEE3BE207431D3CDC2137637094FAF25CDA9DAD0AFD95BCCC94CBD718C2698AEA19F0E72FCC39850ED20388FCFFD1FC396C0113B9ED307F274A30DEDBAB990C2B1C66481F3E649311935AF0D072A773624F92395138011D0201D1E2382EED7CD10B24F50021B1EE93778C55151C0A65E98E6F23CE15EABFCB51D40C89461080D5BA8D10AA13D947515334A5B2DC0A25AAF8";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "F813C4F51CB1A63D16E329684212A0B5C73390F2E87E5E334BAA29588A33F29D3F0AEAD7F9C1C7F2B042ED8688D9FCCAB8F8F3E3C41D31D124EA2A7B642825F950D3B97F5F949934F6CF2978283C12076A3572DF1680BDDE36F973E0438EC50A6202D8FE07300D0AFF6025E951E00CC476B2F6306F439277F0844B366E7E3B38E7E25F83D9BB7EFC28E36F98F830899E149D0C3686FF0CEC0972339C00AF4F8F7105D5DA319B936702EDD98DBBF2DF6DC4DE29C83A966C4FF99CED6B0AC612C8B279864B388EB7F80CC818FE0F0C08C9633B1D0548DD6A3C06AF0A25B05C52ECEF411AF926DE327C0FE01FB05D3044FF6F3DD13DA0487E4039F907F820DCF088";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "0FEF6DFEF688C51CBAE0B55E7B06AC467FF2F9DE6B55CF7E58324B22264837A520E336529E0183F16072CF7BF3C0E3CCAB5801656D6E97FF26C1D67D4D93EB71870AFDEAD5CA37E177810EC0C4553DA035407152C2D91A7194DBFADB273BF827334E33B00C8272607F963E91C555A2FB4E769359BFD2C7D95F90976D020104EA48DB8DC066D9CF13DC22DFED7E44B81B825C01008CD8B887CCF8E8B99EFEE07EB4F8C5212E4C99EDAEE5C9141F4441281FCB604E464E2401B4B39F03FF02262689ECA0BFF00006FCB863B9DD81DD920FE73E80B8DBCBC2134003C91D23B8FC8D358F9EC666A30510A0F18A4D0480C2EE92A44A6DE587DBFFBC525161EFC60736";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N24
cyclonev_lcell_comb \painter|r~0 (
// Equation(s):
// \painter|r~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~0 .extended_lut = "off";
defparam \painter|r~0 .lut_mask = 64'h02A252F207A757F7;
defparam \painter|r~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3] = ( !\painter|pixel_address [17] & ( \painter|pixel_address [15] & ( (!\painter|pixel_address [13] & (\painter|pixel_address [16] & (\painter|pixel_address [14] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w[3] .lut_mask = 64'h0000000002000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "3C16E1577DD2B7A18D0FF0B7E6EEFC07E37FECEDE384031C8D48B63E57C86D94B278318DF64A0760B055569420C0F11398F06C04CDB3B7E0B8BEBECBE7B3E4EEFCF600300DEDA5733BFB9DF6C91F44571AACF9AA762A35A084080A3BDC4E06A6BC6F593F41046F0AF7FC896B210AECB00CECFCF2E0900DED118C7B7DCFC7F2B458E2DAADC38561DB4261FDB94ABD730CF88627A01301B1C6AAE14A66432B2932CF3F7280FF976E2099C94B0FA1626507C1B11277253BC978A1D6D375B7BB19AB04F71A02825133A5484632AA32A3137A4B1860037B01FFD0843F66C310FCBD4A53F163D8631291378DCC5CA7B75489538273F62BCE9F7AB5BE6F84FFE2C8DD86";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "3E14CB6FFFDF4C03FF97BB000183540002446D22E04B1924D720ABA5DED4E95470F1D7B79DB7EBE39316478E783F5B6C9CA01AC375D3FE49C403FF3438000103E100989DA473BC44FF287CE5452B77FD6DB1E34287C5DFE0AF7CDFCB8F5D965F6E16E1A3D4A107941FC4E606FFFC81E01B01140089C089A7F6EB657A14DDCD1C02883E200D55F6F5672DB59D8DFCF9511922D6FE203BCE2938431FF47FCEFFDF29FFE0034B003E4854ABFEE0F43739F1AA577BEA80095FC4612F306EE45D758ECFC1678D03C7564E633CA7CB1CE748FC18F96FCE621F0E035F1AF8AE6F9D1B10B5F944597C4EDBCEFA8A30D6AFD1E793698D92570AAA00C21F88534248E63CCF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "C81C186A0F0472E0F30FE7CEFB9155AABF4DE4D972080B83CEDB08D5FAF3A7B4C662ED939B47515490C7E14F12B4EE2F8D967EFEF08EE5CEA35B340CEAAA283FBFDF237AAFAB5BABEF8FCF6543CE38FD680498F2999A6E19C5D651A761D338A343FD8CC67EFE132C890EA307E74D8303624A96A460AA94884C1C267C1DCB75A4F6AD6DFFB20FC8ABFD3ED6DE24A42804D4F673119E463EFE366C1BFFA3C2C38EEFDC6CBC56F1F88F0BA62D0990C0AC1F511A1458477BD683403EB928D29D0DB564CE3609006B9E449FFEC66867FFA3B25049B34F5E338CDF185C3B387C66AC0C4CC6940DFC019FF31EBA8B043FE6DD741566ECE1E7E97D740E9DCFFE8CFA5FE0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "A3075056D5B6C3FFF5D6B52C3FD54441BF8EDF60903F207526AC5C203D7AEEA77FF528EC6D3F2881A3396EB6D1FE55FA5100A30A4E8E7FD85D6F17AC267D59A5A4C461F643836C5C11E70D39CFB8D8A2B23CE4D253E83EEFD689B246EC810EFE5576841FA39F72E28E0AAE0788CE4A9B41F240BD5E8438BE5DB51CD6E93989B72E6B9E428EE2CF68DAE8DA73A46DF4CEE2FE4B7424FFA316A8D308D313FEA2705E864A8DB38E9030F69B180214FA97E478B1CBC89BC2761A3B0B1397048C189E0D0010FF35F0D9A01BABCEC2B5B04B0F0EF844B5DF98EA0C5A70EA5BCE136D8FBA6659EDE5E9885B8280FC0E845AF7342D1EECFF4EFFCDF0DCA0098B32AB1524";
// synopsys translate_on

// Location: FF_X42_Y31_N14
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE (
	.clk(\div|clk_25~q ),
	.d(\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N45
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3] = ( \painter|pixel_address [15] & ( !\painter|pixel_address [13] & ( (!\painter|pixel_address [17] & (!\painter|pixel_address [16] & (\painter|pixel_address [14] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w[3] .lut_mask = 64'h0000080000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "ED5B3DCDCF9E9A9A671AD77912F12C737FC0F4B9294ED7FFF00003C3FFED45E00059F93DD71DC7BBCB269F00261D850AB6B65EDC640C389F63DF6B12579C12D03D73FF808A003FA54F23E00001817E1EA5F000487041B00DD461B0159C45ACB36DF2C041521CD958C2E07F9A6CD3175B2D10A4324901AD48FCAB3B46C0C300817CD33FF0009F86E0A96EF2CD5BBBD72926FEB8B6BE9AF42177B3D5FFC6859BDB55DD2D19A083F9036947E3A2C438E0180000F270E8FC008FADC25EB76D080A8F3EA4FB35D6B22FFEF1D52679A8CCC2A09BDE18A61485A2CCF9075A481F1D5230FF818000D2B2F8FFFFC087EA809D019E8E144954F0089186E693CA76F230FF93";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "93B4F84E056888CC618E49FFA58E1C33F17EFF99C00096B83DFFFF411B5FC756B2DD060FA82B29857F2511366593C043469813BFBEC06F8874CF9E66FF3F50F80686FEBDFFC3E0001C5766FFFFB6F1049EC289C40A5D25D80D5485B6B6DF28A122B679C101AD82914044EDC468D47F1E009D00E97D601F7FC000546CE1DBFFE11DCA2F9EBDB7AF022B0BBFC5377F688E7CFCBFED0FEDC32E91C0C4A3D17772614FFF93B08C8AF443FFE1C00014C6308FFFE00DEB2EB46BC4FC059861B887E808BC15F563327317EC004E89C0FFA250B98D6CBEFF51ED0FFBFE443FC0C0001019B58EFFE06DD5BDC3AB2B4079107E45266103986EE5F090D53A12CCB429C09C81";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "47B0F3B4BEFF36BA0F1C60420FC0C0204B181D0EFCC063FB2E7CDC25F02E2F28427E567A5C494420E3065AB13145B8E30396CFD61F5179FF88988C002F60C7F3C074EE00D20EF080F34E41FED058DADF366FFF90822842C0DF5C6B2EEE6E004CB8FF02F703715E169700FBAC00E72EE3877FC07EEEC0D28EF000DAF2577692E816A44366B179317A3B666379188AC66E00DC003F85F1CCB858E90400AF2F01002C7D0FE3C05E0E80E88FE000CEE3CA7BB52CA4A7FC6B19E7D9EB36F6246B68A281D0FF90003FCCC6312150C9140068BDCB34A1A21FC0C05A130319DBE100CEFEF17302670C41CA61FB3656F06E2D081F8938FD8B1F300037FF01B59487EE9700";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "F85701E9F8F90EDFE05A2514B28A6800FFFF63FED6C7A857D774BA7D0F66B89CE018F9BB14E2C04C18BE3F143E9A3096970000B5060EFFF90FCFC05A211212D160007EFF9D83A174A6EAF42F51523B42D55796EA5A891AEE00DC00BEFF1BFF95AFEFD700FFF6F87BFF6103CFC07431034DDFFC003CF846C5ACDC84511A31AE5EF7EB2F07D5D0B0AA07B0F8DE393EF86C1C82DC1B72000FC7F954FF00001F002513007F00663F1808F4860F13B19573D0CDDF23EA0183AC73D05A41BDFC1EAD44E021EC6AA7C8600018DFFC6200000001000113037800668C3C69ADBF758D31E9CD1528FEA3A95E07B3FB2BF0492CF81EAA80C481F09AA7FF8000E33FFE8FF003";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3] = ( \painter|pixel_address [14] & ( !\painter|pixel_address [18] & ( (!\painter|pixel_address [17] & (!\painter|pixel_address [15] & (\painter|pixel_address [16] & 
// !\painter|pixel_address [13]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [15]),
	.datac(!\painter|pixel_address [16]),
	.datad(!\painter|pixel_address [13]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w[3] .lut_mask = 64'h0000080000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "3A676C884D96F7B887B3AFFF6EDF0D4F76C36FFA344759D84D8AF52D66450EBED63C105ADC1120FC54D1BA736D0B997EE8CFDE48AE9CA427C0D6D6DEA7F86FD442ABF9527178DBFBEAC4291C162A92A0DD3774AA151EF15F5F80640BA836AB7DF6D828F7FCC07959DE11CF3C543AF6658A39D9AB80EF71A053202A30501030B4D68C5FAF0909570F6C19BCC497310EE27B78904608CE151CF039582FA869305D37617939048B30AFE623B077CD52087E71D68AA6FC3A71E796386466A380918AF5909874348E602D2285ECAA223464D8645DE880C1B71FD930AF393906575B8111D5FCFC9C48A8446DC72998E05D3D108F2B1568F9B226CCDBD148D64872D440";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "CE09A479EAC444893CF9C0B003E1ACE7956753EDB59BFB2DB46281B3321AFEDD540B42DCEA7BBBCA9FCA48AC96D3007E9589D619D89189E3A630F8E9009C3A298C18AB861BABE68DF54B821234CFFB5332E035F5EA33710AB7D88FB1D34355DED2DA51E9D6E1064E1866BF003F4D0039FDA82C790E66871556CC9A71550AB4038F62128A6DEDF0BE8213CEAAFB95335B4DE1BBD97FDF610277535B9E810F3845C07B4BA003CF69EAD0384599A1BF8610CED83F2A567632D5745A5E37639861F0E6BFE30CAD84A6C36FB50944826D8CF749D36201C2657006966E88792F69A7084D2D541AA4215E8731ADF0AED04CAEF6104C9B1836E9D290D0DFB778E1979DED";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "B5FFC1B42D01C98F105560F01EBF7C47C05B1AF50CB6701ED400C28D2D9F1C8B2B9F9CDEA6FF61C1BE7B635137F6341C82F8FFFFE3A5D700F148FDB8EAB5B3869573001AAA5990A8055ABEC9A9747ED4CD6278D5537C76D8B9D8059E15CBEEA24ED1CF16500FE7E173FF119F4D96CD4E160E07E41CA4618EB7E4E082A7FC2CF5936A26DB7935E66214C87493C3CD411C2A09B921543D6F0FFF5775FFD47580270715846C9276B1DC9CEE44A28C095019962BBFB28AB14A9D796EB15C0106525194A42A772A8E9175EF1EF8F34BF021D0F3EA06F6107D9A81162A75C093B82233250636241AF43691021ED87BF348039F71A7F5696A6CC9301FCD5F1FE0E7BBFE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "DC4F2FF6BA7C2DD706B17DA766D9CBCD038D9C24A7B70034EFF8EC97F967E2231E3B4048A409EE36E8257222E607E0B7BD1FDDC19650566066DAB222DEFC8DD021FB90C8DAC83C72EE06113F45AC4BF4E4D65A49A702551A0E3BB03126E47600F4847F5B35C3FDDFDE6DAAFF7C0403E588E97237E27C2FCCD79BB49C289587A14C8C6286A999C9C9E904B1F2940A09FD2296F4847FC681D7E98C83D433DE80C7D37794A1840CD1C71877026BB40F597CF91A2DB40FDD4DBCB5A1AB41C432658454BD2E36F086FCD97FBE4C4885859E459E3549BF376E7678F05A9F7F94D46C8D3AC1B096788CCDFE1A05BE1486E13FBA7E57BB17ED265006FC34BF928662D2BF";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3] = ( !\painter|pixel_address [17] & ( \painter|pixel_address [14] & ( (!\painter|pixel_address [18] & (!\painter|pixel_address [16] & (!\painter|pixel_address [13] & 
// !\painter|pixel_address [15]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [15]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w[3] .lut_mask = 64'h0000000080000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y43_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "D71CC3BAE75C7044F35EFC9F0CCD2246D28FBA3DBEFCDE5CED0034F4875B37C1230047E00FA3800389C09C000000010C804BD6ABDABC952BDDBA035EF80F366D0246938F9B1BAFFFDC9BED0774F4A1DB49C8CE0047E00FA780FC8E07C00000FFF804FF6B88AC1AFD5F7220E68CC8FC8F614D0E479C888398AFFFC072ED077472F0BBF3C81E0047E00F2780F8CC03C00800FF0307FFEE29FA0CD75A4BD8D11BC1FE0608BD4C4FB08A0382AFFFF9B8DD00377CCA3B53C1120047E00F178000DB30001080FF0383E0E4779B3886926A096E3E8CFCC99881B04F300B7C03BFFFFFFFDEE0B7637B3B00C3D50057E00F5680F8F4090003C000FCC01EF1D701E18AB337";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "6A90A88FFC267824AF47712B7C6B7FF8807B272EEA187FE795187FD297602C00C37671E31FFFDB0078D1F8E00FCC6AA478D8E3278F2A03032E00E6FFFFB00E3A0F22803BAF8BFD8CB9FFF21CF0EABDC0D187589578C01C00C1003BC0FF60FF8C7DA44B78B71D2BAAE0078B8076FFFFB88B8104A6A1B789FBFF42B83FD8E000EAAA78C1866C8558001000C000B71FFC601EE65C4658E99C517BBBF887DFF076FFFFB8C22134A4A17788FFFB9B4833549FFCEAE7F813A23F81480003FFC0007762F003FE134F96715DE4957E9700C7EFF076FFFF78011BC424A05788FFFBA948A3B13FFCD3E7F8012DFEEA48000663C000E1FFE3E6DF986C79E14984A16CD60007";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "C30077FFFFB803A7A324AFD789FB4EA348A35F8C00D2AA03998D0CED480006B10000A9EDE1F44F3003081EDBBE5B2C7EFF01E90077FFFFB002613B44B9D6AF8B4C9F4C5ACB3CF02CBDF3170CDCDE48C0CEA4070030E6F0F3DE3B84F6DE754D13AEE9FF80ED0777FFFF33EEB93CC2B0F0272E3D874F5A22817F15971AE80FCE1BC8E3FE10CF0037CFF8003C60440F1BCA64F821E0FEE0120F3300FF772DD75C9AB0004D80DB00D0E30000F7AD7050FF9FEADBFF75FF7E86C088C40C4989C1C003238BEFC83F48FC0FE1FFBAF07869AF4E26C038000DC1BD00D0BFE000F541F8507FCF11DABDEFFF5A04C003100605E8C160004F123E003F6CFC039E3F83708752";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "2FB624C278000DFF0000DB42310034C2FF633FC0EE823CEB3F430CC0069AF39E7AC310008893C1E07FFDFF801FDF8010F88FF43501EF7B000D7C7400DF8360003B76FCA539E0ED2281D11FE008C00312F6969ADBD80F175087207F3DFFF88F577B5CFC8A7DA101B97B000D00D40084378000FEA2F01739FF12F2812D0FFF29C0077904793A59CC0F453BB7603FB3F80E7C577B7A035F39B06199420021C0D80000A20000CF26C0953FFFED71C3E30F4EA8C00CB3FC6A789C0C00F85A97803FC83887039EFB7CFC82B9B4ED01CCFF71E7BC000037C0007716005E7FC3ED0EFF7E014446C0073EFE6A0DBE0C00019275C70CE80C07C0FCE0FFFC0D5A272D26DDFF";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N15
cyclonev_lcell_comb \painter|r~2 (
// Equation(s):
// \painter|r~2_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~2 .extended_lut = "off";
defparam \painter|r~2 .lut_mask = 64'h030311DDCFCF11DD;
defparam \painter|r~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3] = ( !\painter|pixel_address [17] & ( \painter|pixel_address [16] & ( (!\painter|pixel_address [18] & (\painter|pixel_address [13] & (\painter|pixel_address [14] & 
// \painter|pixel_address [15]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [13]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [15]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w[3] .lut_mask = 64'h0000000000020000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "0BB917B4187EDC513B324BBD7B5B59275B54B7572ECF2B391FC2D598DBAB91F1FF671FF8069C78F0DD7FF3A89D210A942D4D4590B8DBD1F0F3128D92D87FDEA9587A5AF6D74522794136025E0F2E26FC245C88D80EE0C99CFE0FB97FF9E6DF9F860FB3BBEDD2AA38CE293BFF8833F88CE8D6EF38C86C56A888CC6F2E3B623CC6A5C01BDA3A10EA00ED88F801B0CECC32CD07DF5D73D95CECE4DAFE0A9D07D0B5757D60A8B19E73FE73659DE5E22F09814DBF2641A9058D9495E3730007E018CEC4FB12C031DC157F81719FB03B4C6228E4DBFD5E3BCC3C238EE37EF6AD45091288956852C299BC983B7407E33F00FF00AF7FC6E6FE3324F0FC85E0F4AA8B2F25";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "E5C032026CCF19F2A952A419AC4FA316F99598B7DC7427064123C567C000FF01FC00937F9A807E7BB838265E5B979432752898F0D4A3277887FB1997144527D738BE569DE237D90A3CD26343816400E3FC01F9FE13CEBDC6E4498F69F2ACDD810A1E470FC34BD26A927FBB467438F2673AD65462D78BC7FE1C06276E2B6C9C4D003FFF031E07B6F3468BDF9721460D2FB6830900E9C52C30B9174EBEF703C6F0FEC2E7B58B87D1D82BA1045140072BF89AE800FFFF010C03B430B4AB02031DD449EC35E67D67B1F52D27A7B87507B5D3B3F7F96E668269BC8C00039D59F03D7E90210C67003FFE001C03EE9386887B31822845E00EB30063EAF1981143FAE8ED";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "3DD64637A940CDF77434D81F8C4F3CF08E07F573CD220000E000F2000BC112C88CD37DC715D9FED4B1CA933E4D3FCF3CF75C7945EB5398AB97A323C7123F7689D472E3A0D0F92265001F1F006A00F1F967705D3F73EF0FE12193B76534CAB05D70074C30955AE6E26B6FC0A52F395BFCF2BA636EE8126A73539C007FFF000F01E53FF07184FF90380474C3865B88BBBC57A84196DBD78CBF264A53073AE0648C61CD373D0C1EF7C72B1B5F920007F8804203F130FFCE9BC1D0381D5B790755367E316D78C5AFDB8E6792BDDFF963C2C26A7AF8C4352FAF71BC31D2DD74950080E3C0E103F2E367819FBB26D81AC9503030CFA749205326676EB632FA6834D8D4";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "E49F7932CDC24BD094436FFC32C9CE1A7C8D3382FC037CEEF11D5FA800622D9CD6739D7C8C2D2EC66BFD367D84AA107F6CEA83636FDFE1DCB317AC83BD5E2E50C7FCF0046082FC03FFFFB414CEB8001C2A9788604FBD21D5F710B6BBF8D30EA15E26EAC58ECD11277AC9800D617F9DE9D1B0272B0026C021FC1007FFB6F2CDB8785513933C11E1F542FDB4A5B769BFDDC3BB90A3C47F72175A1807C1CF7C8652B0789365A7D3007703E4FC0FE7FFBEED7C383896B6BFFB98FB130F230D3DAFA4D5EE6AF71E746816ED81E50F9AC01CC37E51BA6114730B27E037F3EEFC07E7FFEEED723103AD045E3C7EBE7FFCD90AB94AB85C58FD87AAD5B3C3CEC6FD9321C0";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N0
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3] = ( \painter|pixel_address [13] & ( !\painter|pixel_address [18] & ( (\painter|pixel_address [15] & (\painter|pixel_address [14] & (!\painter|pixel_address [17] & 
// !\painter|pixel_address [16]))) ) ) )

	.dataa(!\painter|pixel_address [15]),
	.datab(!\painter|pixel_address [14]),
	.datac(!\painter|pixel_address [17]),
	.datad(!\painter|pixel_address [16]),
	.datae(!\painter|pixel_address [13]),
	.dataf(!\painter|pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w[3] .lut_mask = 64'h0000100000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "14D1954B14F2F459868A14D738A31BE98EDD05E71D433AC4B2A58C09E953423003D239381800A6A6007F05AD37FF14A41D4869702187204C208491A3A73C9A68A2C18D69C676E1278FEB57944642B040B13039F6E71800011E5600004A7DD78E26927D40C509FD099A77443A462C873022056061207C3B36B9089DEDC4CF3D820CB085303966F319DC07B68000006E8979061A2D8900E83C482C44CBDB9F619941B462E76C30B0BE76B86FA4363317E8BB861C967A30932E3D13DC84A9F00000F7F9A6DD8A08ED0F630C931CCC2317B8928090489D27A65204BB50DA001F4B06527981108F17058C1290F37000000FE2E3FFB403905E20CDB0232089FC6C2169";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "195044B2D416090C15AA43A3A911D41AB5AE5FBCFCE745A0041C07300C1C00000FD8C0009F215D503CBB5E081445FF5BE952108F548244A452B382A39619F8B59D6C13D1CCA610B07A9B061C9FE0331800000FFF2C00E07608C24B00515F11B81FD69CD759A9CD4A90AC4512E21CA78FBEC3C7FCAD570FB9B5D285AE03F89F80F6F100000F4CAC003B058CD4E13BB2EA2EFDF8CB29C5226BF4F56434217A549431ACFB63D3B4F418265EC927D37901F0BF081B3800000F5E4300CA277BAD148383F2E0C19BC605D481072C9A94951C1C6A95E18C0585F5467C6C31313843564E00003F00061C00000FC08300F077E6E6C6D8175755233F4EE549199F4B05BE18";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "96C472F7642101D0D45D923D0608E1BFBB0301011CC03130FF000FFF00000F448C55A474FCD56A0393F54B7E68326368C170DDB1995EA3BE46E5BB8579568DBB9593B43B03C1C4C0381CFF000F303B00AF8943DECEE353FF78F94F7517B47D5E01196A9D2675D2A79CF5433146D5CB6C361F460F5E9D000721D871C023B102AA361C47575F71C9DBC6FF74F9D005AEB172A79EDAF92AEC499F30109A02932280A811A360146B99CA00C7E3D64C1B23900A9D3CC78926F31296F91FFFEE0CB3FB528B6C8AE087AFBD3794868004D76C27463F1F907FED934E81AB00000A5073EA33DD1A84F5F18D49D568462906FFD2047E6670840D01692B8266AAAF80293B83";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "F9374AD98FC8BEB009FE80B0007F9A56019A30D59A9415E7F3BE1900706613FFD2E6FC06029482711FAC230E2599B15CE3B97E782EC63FF4CA4F58C3CE8B001FDAD800EE3FDD0AA95038BC007572189E37FFD203FF07699782A0125181A96DD892AD8FAE7024CC18F8A3B7B90BF06A970010C5DADC3FFFB1213F0FC7936840E3963D00000E01FFC399D70321C9CBFBDF1E71D659ACFE916B1A615A5329A4BDCC62B8FF089F59EA6EFFBCB866FBC739BA30BCB53D2700B6C0F8C05ED00C6151AA4A4B59090275CEADCD0AF9F3BFA0BCA04289DEC5FF63BA1E17643FD1A9A238E30B1E4223FD43F00007DBFFED46E10097552DE422AED59479995CC4540B1BFFF7";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3] = ( \painter|pixel_address [13] & ( !\painter|pixel_address [15] & ( (!\painter|pixel_address [17] & (!\painter|pixel_address [16] & (!\painter|pixel_address [18] & 
// \painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [13]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w[3] .lut_mask = 64'h0000008000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "879F364078F0FCDEFFF883007EA187F083830BFF21002E5514680C82A60090316FFFFFB7C21C008EFFFF1FE0BE004C8C9744C79F3640ECF8FDDEFF38F0003CA5C7D9BC017C003030AEB5C8B9951B1AD6E7F3D0FFDFB7ED2000AAFFFFFFFF4F00691FF63C879F3459E34DFF6CFFE3C00066B3BFA88081A00001000CC3E9026DBCFFA8DD7A1CFFFEB7C9D0005AFFEC3C5FC760983FEE66031FB75600B8FCCFFFE01F803CB12DB400C353F8000003FFEE96EE7A5C7B2A831FFFFF77C3A00066FFFC0FE01EE0E03F227E031FEF16E7156DDE3FE393E03C70CD36C00F5CCC00E000E7D1249A33A02B840307FF7F7BC44000667F1F0FFF7FC1C03F323C031FDF923067";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "2A9C0FE653607E48FB07930759C100F83FC11E64B5DA5B79B83A00000933FB0000EB3F0F1FC6310FF00F3200FC0FB3F0FF132ABCC7F4BF60FF49E7FFAEE39D2E78DC8EC8E1166B858AA2EF5A00001003C40000FF7E87F804D01FF00E2D00030E26F0FFDB6D1C03F26CE0FF488F9946E0BDACECFBE7E0BDCC266AD59F50ED00009473CE0000FCC406F008903F000CF1FFCF065B530001FC03FFFA808000409E16FEC03BA38434FFF987F21E6F8D4D892000008771E30000FF0486F01FE07F80CDDBFF0306F1031F4DFF12FFEBC0000044C817F9103A25128DE7F919E70D4DCECF18A000008771380000FC34EE3C3C017FE057ACC044CEAD5E7E47553B0FF0FF41";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFC4DFEC4CCE7CB7FFF3CF863A2D6D02093722841800EEFCE703E05E9AFCF191CAFF63EE6EE17E8D2DA6258C55041FF0034100C518FFBF807CB6FFFFFFFC903F7C5BD472B984F000DA3C634C009E7B3E481E337F6D8B6B7F0A0D7054E7F5A2B7FCE0CE4100D630845E007CA600FC3FF9373F0FA44EFB2D0CCD00D01F59E2E0156B1F75BFFF7B6A4C4A3F1E00A8349C10A3CCF0000341FF57CC9A56C07C84FFF00FE3C05BFF403D26780C4A0057CF408000D49B9FEFB1C67C7B791E3FEA0364800CE931FD00000F41FF511B547EF07C84FFF81FCF2733984205D5C64C9531C7CFEC8A6054D1DCF7B186FFFC7B253FF503E498F8A87FFC0000194100A9CC9E1E3F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "7C8D00F18FCF161118BB9A76C9EE653BFDCF5A03A05541DF8820E7C1FCF3AF3FCC0DE9303B9B7FFC0000AA410085CB21DD5E7C8DFFF3CF4F16DF8A3F49B060EE233B74C7606520D5EC9F01811FCC7B79AA7FC02D7930196738FB00805E41FFEC1A3C1D7C7C8DFFFFFF6F956DB25F05A341EE607B24C0F9CCC9DA1E1F1E72C6DF6AC0DEFF50D8CE9A8D0495FFB0E00F75801FBD5ACDD80300C78C9EEBD7CD50A222C6D344903501CF2E0F8959CDB1AAA69C1FFA23DD0FB739E21A03EC7AFF79E00F6D80FF7E3A862001FF870CC0EBF701B8A991AD077BFFDB87D8FDFCD9BF2A4FAA435C00C7DCED00B7FBFB5B3899B9004FE00FAB80F0D1F919800000FC0C1CE9";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N3
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3] = ( \painter|pixel_address [13] & ( \painter|pixel_address [14] & ( (!\painter|pixel_address [18] & (\painter|pixel_address [16] & (!\painter|pixel_address [15] & 
// !\painter|pixel_address [17]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [15]),
	.datad(!\painter|pixel_address [17]),
	.datae(!\painter|pixel_address [13]),
	.dataf(!\painter|pixel_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w[3] .lut_mask = 64'h0000000000002000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "AC2F1CB4C72563BEB93BFC72394D522359981790CD00FC3853BC5F5C17A0A1DD8FC8F9266A01C6CEFAFFF054D3BB84D0AC5BE91330019BB5924F7FBA778BB9D4F67C4F4D2BC8B036E3F233452FA140FCEA2ACAE70C4490C14CFC73FF87549FD01D6413CA2D745CA373D70C6780FE7FFB207F34E2D60B047A755F8119AA7EB3AABA212218AFE1652E2549D4FFC7FF76525E55C5BBE62079E71EBAC084354519E3ACE4474CEC7DA758C71B6EE7CE6A0DC6DA9FBAB2E4621A509A8EA4BE547EAFFF93FC7E6755FD836030FA63BCA10E898808883E9DDC96AF8161BCCFCA35B493772FA038D6BAE516482C56B19993BB4CC24F0089D8A69B68005AB8CA4FA8E154BA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "BB8BD6E43B7E21C90FED659BC74712E932DE50318E6337BFF746C81BCAE30F907C42BFF89ADCF2ED3CFDACA34FA066B48D145C4F0106B7A5463FA3F6038072BC7260DEA0FAD651C66130BF71266DA6256E9AFC3F2FFF462C368CB7980574E73CEBACC53CF97C8C1A8532F7A47E69571D21F188AB30AB38ED140EEA0869E9C4E5CEA237D53306EA7C769D5C5BA936C66630FFA60FAD58223523B8965580996B75B5E7FB96FAAB7C620EAE067623524D3C345EB6FB1CD7F3C4591C80A5C50F3E66061A984823F3F061F507830EC7EC2A233B6CB1477BA626E546F197467854BE5C23CE7DFDCB463395AB5065CE5D59C3A94DB885C876B815FBC879E0E030570DA6";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "8A7BAF11166C3646ACE517A58442781DF8E07AC6FF87B7E42F2EBBAC48E7BF2A8EE2CDAF5C3C6E23093174117BCDD6E38CCFFC2521965B2847B3AD769B4A2232900E493C004B4B9477785D9F43207BC79D3432C48C4ECB223BB525D0ADAD3E66D9C3A65FB72F329229339F3B4FDB492A21B1488BFAEC4950AF6F75F2EE0623F9190FC2E667C1D35511CB9964C2E3BECFE27CC770E910F9C0C8FB68B246F201E9B5883EFCA8100A93D21E33CDD40E315AF97F0BAA2FF655BB1DF84AD7C0E689044FE30DCCCBCF484EFFB717894FC8A2FD7452CF20A737253B1DBA1AC905F7381F967446460BFA2D34D4623A9A40939A396C0F4EEAE8396A53D36DF25031749EC5";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "11772A9511032818A1B6C1370696B3AE200F9676EA311A750FF4022A7475AB727D4E3B5F96C00F5758F15834C96BAC88D18E4CF52BA3B072204C151647389A0869CE300066E8EDAC127AD6D1EA707FD01EDB6D109796535DBF39A0EC3F398B0F7BD64076EC0E1F84A1CAE2F4ACD8B9E5B8E7E855B3C067E7BE6D333C5F831A1F916D80C5937DF2A8F76365D11F480A2C1F0EB51DE062D732AF522719E446B1F31DEB41A785C172E015D659667719406A45F66D09B124EF7BB05A50773320FE62B651DDEA32D5CDE7BA7307935C8BACA3350C73794752D082BEFF9CCE56A976DB79C8BB21B46D70835A3DCDF83CF12BA19E9FF2A9D45B26D6B60448853E517645";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N24
cyclonev_lcell_comb \painter|r~3 (
// Equation(s):
// \painter|r~3_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~3 .extended_lut = "off";
defparam \painter|r~3 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \painter|r~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3] = ( !\painter|pixel_address [17] & ( !\painter|pixel_address [15] & ( (\painter|pixel_address [13] & (!\painter|pixel_address [18] & (!\painter|pixel_address [14] & 
// !\painter|pixel_address [16]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [18]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [16]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w[3] .lut_mask = 64'h4000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "7B6716001FE72000474E00B8FFC1CDD981410044D9C0816A7FA54F72CC03E5D1DD2F80A2041F6030C0F9FCAD43D80D3652FCFFF013000ADB900006A3038EFFE2DD514500006FF4000003FFFCA64CC800B0FDA4CEACB1FC0FC04541FFC80C15F1346676F800E0FE000E00200012BE038EFF62BC7B26E1007BD30000003FFF65DAA40C747A95C48C2E310300594118C8001AF6E4667DE0000084000E3CC000DAC0030FFF62227CA30000309D0000801F1FE858420961BF0CC08CEE010000E6C03CC807EAA96CFF0DC71FE1A20004DB00005F48030FFF625B799F1B00669E000003FF7FB5DA3CC30EBDE14CC079FC0FF09A80C3C9062E4024FF8D9F0F37AAE0015A";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "F0005D4C033FFF725B9BCC0D816FFE80000C0FFE7355FC991F70963BC8AFF00FF00F00E7CB0011AC80FFC03F0F13D5F001A57000C03803711FDE5A898460C3EFF4C0000C0FF8A8E6DB35C2D36F301E310E0F00BDC181DB9E79DE91FF44C60FFC03F08DDB6000000103D11F849AA806A0C32FB5E10003FFFF4880627D21D8377012811E07003C4100FA9C94DBBB6654C41C3C74F08DBDE000183F03940F81A9B002B7C32F14E3009FCF3FFD0FEE24D1FBF7D01DA2C001C0074181FE3915C3BE66A8FFC6DB007B4C39E000E00065FFF0B9FFFF65D19210A07600361F20617B933E6703BDBCB4DD810000BF00FFFFBCDBB23F7559C438F800F90D39E000000067FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "C3AFFFFF95159331FB7600063FED2988F03908B7A1BE94860000F0D600E7FF9C4A333FE10A85220E00FC0D39C000070077FE0F403CCA9D91F33146760003FF5A780301B781E6F4494D0F000078970081FF9C07FBFFDB8986EA1800F804FCCE00C0007EE01F40662A90A2FF28617600003CA58B3B4BB485DADB7D92B400FF38AB00C37F1F7E2479A4B06DB4790001030C9FFFDF00DA800186C3AF6A6938C8237600381CE06AD94BB03A4D4825551100FFF0BE3166FC0761A3482C6B46F7810000020C1FFFB000DA0000AF000615F730403F76003B1CD099508A897A2E2435D993C3FFF07F3B3CC039D63F4817982F7799000003383FFF2700D28000483CAF67EE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "70217676002A1F44994F239EFDF781FA5FC7C3FFFF1E3BA500C60FE3B8F2511C1639000009633FFFED00C0F0004824AFA66D50A7F276006A1FC3955110F51DBA2865DE4DC3FFF85F7B24E0393EABDE08650032C3D1000C7BFFFFF8118E4800E521E69E77504DFFF6B67B3185E0FF60462F0D7FC43F18C367759E77C4001C88F5E6E534C0329901000C58FFFF3801884800C9F50665DF509F1AE6D2481874C000C0C378216EC3610FC7FCF5CF30E400C0C85460E1F3C0139978000C50FFFC188089C800F2C303A84FB0F5A90720C83944C00080E3AB714EE33D3F03FF0F7F6FE4003C778310E2FCC0030068000C50007C9800DFF8007D5F81E6493242EA03D288";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N39
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3] = ( \painter|pixel_address [15] & ( !\painter|pixel_address [16] & ( (!\painter|pixel_address [17] & (\painter|pixel_address [13] & (!\painter|pixel_address [14] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [13]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "C03F800012868FFB3F3FFF6940E769483924C6AAA047A87026AA3590D3284DB80000BA86DE84C81A98EC80003E3F7F8EE006F03FC0001284B78B069FFFA58A4C68FE65811DE00B981BFD12EF30F5A3CB4C77E000847B9EB66C9F47AD40003F1F1FB6C00470E0C08012C5AA5116213C55F1F2E0E6FA4BE0B0C00A1A8E201337A75FE269EFFE000CB0BCB0005D864E4100FFFF04C6240C290740001400D2C0B3711CF427E3EA7F4C17F9A9116D1DF0E7881C2FE5305355FC038B390D9485060FF0000039FF05824806090F9F111100D2E0BF71F1F697239EFC493542C0D0BE645BC6D31AE0893F52E9FF03043931B5830C38F80000E0FF0583B403110F303B11FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "FEF03C8ECF0327B1BBAC8D68FEB04312E0D232C5389766D99014CDC03939460033EF8CF800007900CD83B4032D1816A211FFFCF81B8E0E003FB90A8448AB1A598E44DFF674B9FD026C24110045E03C39B9B1FF2318000000C0008C80336D150380A23FFFF800138EC700E7A9071222F0103D21AA7B49D202240C47FA13245AE00039EDB48377CFF000FF53FF0E004B6D9005AB2AFFFF7000138EF301FCE310632D035E1D80065A9B1B3BD23A5D006229BAE00039D2A5EDF6FCF000FFD8001F00366AA80A3E7A91FF56E019AA70112F079A9CEBD274B32B95C4109D55837816C4C54BF5C00039F2040DF3000000FF03007F03244AB40D35FA01FF56F0382B7018";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "9007299B6A78965C448D6E08F5446429EF3993F12AC080396A07DC6007000000C8F9CCEC00498A08108D003C7E82FF5A88B67B003EEDB076AF51CBABB0E2B8A7B0A377330F2CD018395CC0C327B1370DC0FEC93B67EC0049C808718DE3078B27C68998B67B003EEDB0703F92F661B4FC3A1A477BBB8B0F4B30CF0137C000334BB60DC0FC930633EC00487B1FF38D1300E884C60019B678003EEC303104EAB172FA5B36EA5D246C92FFEBE01C1EFFC07E7848800DC004338339EC00407131FB8DE7F108BFFFAE33B66FC03FE000950FBC3386BC6054606DA53551F424FFC73CE0C0E7F0B2410DC0243239F3EC0042EE76FA8D000C08BB98BFE7B66CC03FC000F9";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "C6A408E139B947D09BAC02811540FF1F381CC0E70047410DC07A323C33EC004722517A8D1806E8C695A3CCB62B601FC1802F473148F53F64C740CBC83E651260E0C003CDC0FFFF40410DC06B133E33EC0057D25A3B8D0C138B76FF00CCB602601FC1B48046B37DB4605FFAE1936511381A0CE3FF7F45C07EF841C10DC065133C3BEC0057115EBD8D38937E77B92098B603210FCDB4C3B24086CEC1B4A14495025206199B77FF4159C018F8BC800DC0446AC000FE0703EE4CC796EA184605F2AFD896DBFEF8001801387D8CAF275E3828BB35C7A4EE76A6E07AE37F4EA3205C5A880CF90000FE000FEE4E43D6EA24470EE28F8FB5DBFCF0001C0C07A2161F7D58";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N42
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3] = ( \painter|pixel_address [13] & ( !\painter|pixel_address [17] & ( (!\painter|pixel_address [14] & (\painter|pixel_address [16] & (!\painter|pixel_address [18] & 
// \painter|pixel_address [15]))) ) ) )

	.dataa(!\painter|pixel_address [14]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [15]),
	.datae(!\painter|pixel_address [13]),
	.dataf(!\painter|pixel_address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w[3] .lut_mask = 64'h0000002000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "C881EF7E8CA51542522BE282D1331153555B19E59A2DC770D4842CD3443A6FA5FC85F51E2E7885FF3CF0DF90069A22715D4BBB602A0B83F5345241E0135D54EA1E34D45B53873B71592C456D612593048FD459529BEEECF87DFF3BE0DFD8816A93CAF5B0F596EB3D2AB2C5F0B3CF56095D2A3B1894F159F9683BFAB948EEE6F263609F367998C64E1D0725FFE7009F9FC04B1FC0A41B1CD7E1E418731CC074F688E5F21569506833ADF6D144E708AA80A68DBEEFA97319D95B85FD0057FF070000007FFFB61F38DCD2C7E4A926DD6116A908F217093A3D57C1A0735A032373DBE8F9E42DD232D58FA02EB5029DC070FF000000001EFF34B8E629C28A84EEBE9E";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "985FD8611C9EED384FFE6BFE42530589D95E5CC19A02C1A9B87063EBC7BACC600CFF3F0087C7807B26C3309F3E4F070EFA257F9A4EA017AFD93313C8F01739E439ED8FDE12AF385CC638D79793F05FE462C3ECFFA503E628C13FF0A06C3DF346AECD241ECD6725EF9EF877567BB126E7AD2E8339CDBD3E43B38F1DA3C8DE7078F9ED9E2399FFDB30C18FC0FFC2DE42ED08433B338C152CA0F0CF66C8C0227B301683E1799E832222FE7CF24A3ED2D1E37006F823E4DFC9FF3C20800C1BF0E9D499CBF417A412E3FB8F2685792A1C743D215DF7C0B33606629700CFF5EF2376C10F46E057503EE21FFEFF00EFFCF29AD49317AF9D0458F7F3F7F23A51E1292E91";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "D13DFAE1E28841904CB72917E1C28AAB62FFDA86270720A5F5FC8EFF00C310FBBA1D602CCCBDAE5E70309F48DC0F4DBDDA5CB9BE6EE2A2985EC37CA470F764C2BD6B4590BEF973B9DB65101CCFFF006CD007BA6EB04BCB90E4675EA28489D782A8353CFBFB1CB14E39D08EC99E8EA1C3845EEB7B0BC312F747BDA4E7361FF3FF006CD00339152AE12B8AEDB6BEF169525579EF6A08387ADEC26A09E14B80E490AE71CBA70D0153D71914DA659B006EFF92FF81E0C00C78FBC934873B843A98DA3825AFC9A0495A16DF924381CA29F1CAC337AE9D248F09DB76E85FEB1A6C660FB8DBF2FF7524982043A2E8FD8A12BCF640BE76E8A46630E0EA53C6F0F2E1FEE1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "02B69C8B3086F95DE15791616E509A431BF26199F2FF068C3830C3ED8BD7295E08484261EF06948D3C37E53B7BE37C289592020B64E81D4FB52AA6E1E7D00E30603C9CE9D999F2FFFF03E03FC3B0AD1720D2ECA5B85CD1D252A95084C3AA52B18432BF7A4EAE264CDCE765FDC241A50FF182943C821F8000F2FF050F001F03F947FD7F4B9C27A7D4D60798DB64C2C0B17C4AB46E5AEBEB8FBCB7A0C6F8E8B52A0B1F6F5C6CFB87C83800F2FF158EE00083E3B50A432BC8F0CD09106DD6359A77003BA9B98D6B86FC9D7547DC096B07CF9AB1F498E9A36D0544F4C299F2FFCBF1F00FA4E13DAE116D38C20DEC2763EBC1B7417740E91933DC7DABF05A97F8FF2B";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3] = ( \painter|pixel_address [16] & ( !\painter|pixel_address [15] & ( (!\painter|pixel_address [17] & (\painter|pixel_address [13] & (!\painter|pixel_address [18] & 
// !\painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [13]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [16]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "59192BD3D2908302F6738A26F7225EC0EAEE56F1ED38FA62975A4F9114B88E2180AA35523817E180400EFF376CB1BE124A10C7D89EEF6F8FEB37FB71099C3F3A78C854CA09D72CA9B508C4A8D1A921CCA1D17FCAD58F735F807FC00FFCF2D7B0314AABD2779F570EC3415AE2B12721025B1081804D74E3784B286AF2DD03E3685A0CFEA93E74AA07B2C9CCD9E01FF9CD7366DBC98A5A1F37DE3EAADB93AFFF557D05389A8E1AB5968F4988413C22BDDC40602BF00A577CE05ACCB8E932E1E01FFB4D0316723C350A1003AA4FF462AF39E7B1460D16F1666221F4CBBC0EFD993638BAAB5C35F75CA25C06655B93A18366837FCF6D11F2FAD70B182F177D728086";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "2C27EA2CAEDDB11954474C82A3E811D53506B7EF49A094FC0CF8FF4A149C1A582AC93EFF33FE0310D77F098BDE6272AC67011892CB15CB671E10E252ABCB493A804D1AEA861AB1348BBE5386FF4EBD932ECF62C01FFCFBD052670E0F0FC0B3C68EF00C10BFD5749CB468631ADA101FF3410C26F60D4743E77AFD603F00E8F07F76EA5BC0E2E0F03F74035BAC178390C634D5938688D1BB6483F3B9980A207D15A63589708E04F5C72BD7611D2F3AC031C4FFD0C4D58922A0C30F734041BA5635E274F3CE03EDB7F89D8C7A2FBA48594AFE0128F9364DFBB681B678C4EB8F1ED2E1C7F4A5A068CEFE46E0F8C73F5B3198A3A195ED7D345B121040F8F57EB24C4D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "32675AE7BAC76112A4C80F5D392617030507CCB2F5D4D3916F9E54C97CC739BDE5DF88258330438FC04483CA8686B00618341DCED79A3A4DBEB14780757C673A90EF99501BEB0AD6289FF256B4D9188C457D0AE94591CD11355681F4BBB00341E8F2DAD6E171AE59C7E1D05639BDADF93E25E7A602D936573518118762E0841F66B480A93FA185703D3CA2FA5954134E0B4838087A2124D7468F06222FC13BC21D4D9AA63EB1BA9554E4773CEC93E1DF06FF3C424F953A96C5175B25E6E18D2CC2F6AA2CA02F4888D403BAEEDA9B3FC44F6D1773F8F2CC3A3739BFF78B02CD53F5E007FF3CDC81BD082E62CDE624180C15EF94CB60AA686E1AA5505122F989E7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "C8AF01FD49EF8D720FE6566B57C1F81D59DE9DFFFFFFFF1EB9E82C3A7DC4BC088EA0126CB66FAD451BAA06CA310E27FB7A0FCC83E12B532966A63FEAC5DBF389E7B6714FDEF83FFF8165855696388720CAAFFB76C15967928AC8ECEA132A6B16A31520E0BAC7DCD898656BA1AF3344DD35FAD80F806FF3301FFF00FDEF77F655BEBB65C148F09C10476F2DB080A8EF54477BBC98C14ECA0A20E2E85F3BBFCA834E68FA37D83FAFF571303FFF006D6A03EC03F4B1BBA521086DDADD8AAC2C835A8C2DF30BF53777C4BF5BC85208D5D11F88F7D598BA04F774BB2FF1207FFF000C3B3118A5370308D46B5321E098AD926237FC789820F9085099E53DBDE0BCB215";
// synopsys translate_on

// Location: LABCELL_X27_Y35_N27
cyclonev_lcell_comb \painter|r~1 (
// Equation(s):
// \painter|r~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~1 .extended_lut = "off";
defparam \painter|r~1 .lut_mask = 64'h220A225F770A775F;
defparam \painter|r~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N0
cyclonev_lcell_comb \painter|r~4 (
// Equation(s):
// \painter|r~4_combout  = ( \painter|r~3_combout  & ( \painter|r~1_combout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\painter|r~2_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\painter|r~3_combout  & ( \painter|r~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\painter|r~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & ((\painter|r~2_combout )))) ) ) ) # ( \painter|r~3_combout  & ( !\painter|r~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\painter|r~0_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\painter|r~2_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( !\painter|r~3_combout  & ( 
// !\painter|r~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~0_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~2_combout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\painter|r~0_combout ),
	.datad(!\painter|r~2_combout ),
	.datae(!\painter|r~3_combout ),
	.dataf(!\painter|r~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~4 .extended_lut = "off";
defparam \painter|r~4 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \painter|r~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3] = ( \painter|pixel_address [17] & ( !\painter|pixel_address [15] & ( (!\painter|pixel_address [16] & (\painter|pixel_address [14] & (\painter|pixel_address [13] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [16]),
	.datab(!\painter|pixel_address [14]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w[3] .lut_mask = 64'h0000020000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000947F28ADE40F721F9A08481033352D93CA3F30A84F74A0E6F6FD0500C56E8D81";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = "F4512B1B2168B71E420158126EACC4A708CCBE191755B40461DBA97CB959F767D1BED35A7298E2FE80F255E6DA99BD4D3C0143CFF3A6B8FFDD9FD5140E3A35619098A83F3A38D58ABC76299204716F88A437FC54097C356D7CE068F50C96AF5FBC0EEC078DC57D38B60A0F580CEC087B9F186291F361B1D9947B1C79EE123BC97A102EE5EB596CCE49116BE5E982DD3E80DC9E9CA6AB2C6C73398E29DCD66FFDB2AE538A8B080CE4B160FEE6FAF380BE4CE975EF7BF9ADB3119423BE8573DB29233D7EC064580463E1F6E0C5C5F04DEE0434A58CBE1384F974B1AFDC3328523717667C519C10E75BB0352AC39B4971A5C8A0B3D36AC82501FDCD9E15765F8495";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = "013F195160F12D00BA7E661E506C0FC815966FAFF15CBC329B3391B759DACF8EDE425AE87CC5D47C02487A8A44B905F09A0CFFE8C1B24729397EC7A172E06F3B3B4F3677A96B24BBD2942B6B124A5A473C974EA41D65E2B8227F928A9B806D23F7271375C004AE8D6A57D6E60D61F21A6629CFE8854619F64FE7360EBB3A12A59FE822CE4E6A9D689CB2CEBA2DB61B4F3523EFB62EB1A087D7A34D86AE68BD9DD9486C170FE9ACD6BA77C72AFA4FD7C38DB998C84C0DBF0E05C829D0CCE2747B41EE2974482D10ED79F27A29C83605FFECBD1FEBB9D2A418B8D1699B9330831E2B02F5A40CEA6B58628577571C246F3383902A14372655B32EA7E9ABEF4D77F3";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3] = ( !\painter|pixel_address [16] & ( \painter|pixel_address [17] & ( (!\painter|pixel_address [18] & (\painter|pixel_address [13] & (\painter|pixel_address [15] & 
// \painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [13]),
	.datac(!\painter|pixel_address [15]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [16]),
	.dataf(!\painter|pixel_address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w[3] .lut_mask = 64'h0000000000020000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3] = ( !\painter|pixel_address [15] & ( \painter|pixel_address [14] & ( (\painter|pixel_address [13] & (\painter|pixel_address [17] & (!\painter|pixel_address [18] & 
// \painter|pixel_address [16]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [16]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w[3] .lut_mask = 64'h0000000000100000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3] = ( \painter|pixel_address [15] & ( \painter|pixel_address [16] & ( (\painter|pixel_address [17] & (\painter|pixel_address [13] & (!\painter|pixel_address [18] & 
// \painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [13]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w[3] .lut_mask = 64'h0000000000000010;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N36
cyclonev_lcell_comb \painter|r~8 (
// Equation(s):
// \painter|r~8_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~8 .extended_lut = "off";
defparam \painter|r~8 .lut_mask = 64'h470047CC473347FF;
defparam \painter|r~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3] = ( !\painter|pixel_address [15] & ( \painter|pixel_address [16] & ( (!\painter|pixel_address [18] & (\painter|pixel_address [17] & (!\painter|pixel_address [14] & 
// \painter|pixel_address [13]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [13]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w[3] .lut_mask = 64'h0000000000200000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N18
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3] = ( !\painter|pixel_address [16] & ( \painter|pixel_address [15] & ( (!\painter|pixel_address [18] & (\painter|pixel_address [17] & (\painter|pixel_address [13] & 
// !\painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [16]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w[3] .lut_mask = 64'h0000000002000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3] = ( !\painter|pixel_address [14] & ( \painter|pixel_address [15] & ( (\painter|pixel_address [13] & (\painter|pixel_address [17] & (\painter|pixel_address [16] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [17]),
	.datac(!\painter|pixel_address [16]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w[3] .lut_mask = 64'h0000000001000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N24
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3] = ( \painter|pixel_address [13] & ( !\painter|pixel_address [14] & ( (\painter|pixel_address [17] & (!\painter|pixel_address [16] & (!\painter|pixel_address [18] & 
// !\painter|pixel_address [15]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [15]),
	.datae(!\painter|pixel_address [13]),
	.dataf(!\painter|pixel_address [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w[3] .lut_mask = 64'h0000400000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = "4999018A17C4E46D7A751363E917D7963851241FFE0BD5E73F1A22AC83EA5BB1FD22ACDBBBEFF92986D98E1324D62A56C8B1FF51FDEE6E9081AD8583241E849D1C21936502B350A30E45B6A6FA9F00BD3B58B463B7A4ABF4B7191984C597DB04E39E7928CE1BA3B79737040108867217B197EB666B2EB9ED53ACF453870957BA724EB879B5F0B85AAB3EA870F6154414DBC34DD5E36D595233EE62FB743D20C1A94855DD9B673F99A1A27758837B813D0FF08D541BF6FC8947568555347B1A68817B1A9CE382BE155A731D94D606E33E5D047D7A15DB14196342991D132133375E84A684DD704959BE85B8B146DBAF5807179EE7541EA6EAD722C2C93C2EBFD3";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = "C48B52782937B2B73E8ABDAAD0B743834BA09DD927A0308B2737D0CC4DEE97EF7575D94CD5D2A6B4E9D7E867FD139F2282CA1BA2D14C1FBE479F002870B19C8ED3E80094E0568AE845745A6E11E048DE0BB0BA025E4BD7093D9FBEBEC3081C7D37783DA86AB4BD9E42A5F77AB3280F376E848BF14BC7208A7837FF292C5AE10C77466B56444141A20FD41EE9216AE5DD87897FE3480F2ED7F5F34FD8DED18B9F79BEEA6B05E67A88DA8093A7BAEEAF0B99C04BC67E3CD24E335BEF7776975F385B9B7A27216048B405BDC01F65F723B2535E2153F33EEFB1188E03A79493401EAFB13CE04B45EC3C29BE4D0BC95C4C143AF2F577D6ABFA56148B67FE1636A142";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = "216409565CBB797A7B65C0DB844A13201311377F3CE057256D2AA7FBB2BC0590A52ECCD6BDDBDA6FA8AD7C80A86C52A77B81B0CC9885A9A5418A9F3F3CBEA7AD96E492532002C7C057C03401475C1532A4A511ACC2774B81B93B464F02F04042F4F7D04709587399E011835BC30326FCF0D1F6DB06D5014B073F3762B5E54C0E8EF2D60ACC7DC6CBF413D25E02EF6E7BCA67EB6A38EA3729B47F629D9E30BF32F84B2E071CFBC08DC0F7F0FFB0673D5A87BA11A9CF942B6344509DD1F1AD9996EC279858F77959FA5C66FD0FBB23B18FC947E69C09C30C64983CE2A2F0FF50DA5D52C73A7399BE9DFA60D869A12EEF099A521ACDACF34F7A43CB6EF9381BF5C8";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = "83F3908C125E5BFAEE70D67C49E6C37C510751E13834D7063773EAA9C48651D61B8AF6D15A7C1ADF781D2B28C060CB8A980FEE01597C8AD4B5A9D49922DC49AB3139604253713A612D1591CE9BA80CFBFD08749EDACC2FC93D120B12A3ED6C84AAAA04E1C5A86DC97D30BF98015EED4D8FE2C0BBE025D2C3A8C24A8AB7E9AC8B3C00B5A1DBEE2B79B518713EA3F3FFC11FD613FCFED79FBA71C039D2F29DBD92E883AE2C60BBC03B31F00F92BAC91A12990D5774914C253788DAD1D3F922033A21EE541C60CA42B68CF77F1CDCFA74F37EF6075C9A23E089800359F7116FA6569D66E56828F27089566995A8E9F6769BCB039ECED0E0DCA960D5FC3DACCEA199";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N0
cyclonev_lcell_comb \painter|r~6 (
// Equation(s):
// \painter|r~6_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  & 
// ((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~6 .extended_lut = "off";
defparam \painter|r~6 .lut_mask = 64'h05220577AF22AF77;
defparam \painter|r~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N33
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3] = ( !\painter|pixel_address [15] & ( \painter|pixel_address [17] & ( (!\painter|pixel_address [13] & (\painter|pixel_address [16] & (!\painter|pixel_address [18] & 
// \painter|pixel_address [14]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [14]),
	.datae(!\painter|pixel_address [15]),
	.dataf(!\painter|pixel_address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w[3] .lut_mask = 64'h0000000000200000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N9
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3] = ( \painter|pixel_address [17] & ( \painter|pixel_address [15] & ( (!\painter|pixel_address [13] & (!\painter|pixel_address [18] & (\painter|pixel_address [14] & 
// !\painter|pixel_address [16]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [18]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [16]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w[3] .lut_mask = 64'h0000000000000800;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y35_N48
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3] = ( \painter|pixel_address [17] & ( \painter|pixel_address [15] & ( (\painter|pixel_address [16] & (\painter|pixel_address [14] & (!\painter|pixel_address [13] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [16]),
	.datab(!\painter|pixel_address [14]),
	.datac(!\painter|pixel_address [13]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w[3] .lut_mask = 64'h0000000000001000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N27
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3] = ( \painter|pixel_address [14] & ( !\painter|pixel_address [13] & ( (\painter|pixel_address [17] & (!\painter|pixel_address [16] & (!\painter|pixel_address [15] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [17]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [15]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w[3] .lut_mask = 64'h0000400000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = "3AF62E04A647D032965FB52658015FE57E942B12F9BE929C1C02CAFF10FB44263CADF04C4A56B3CAF3380A2B64D8B5D2ACC82199EC7B85BD42CEF64F809AD4AA975E0B7A236EF071E31CE58FF735DC88A480FA22CE4FBC0578D9A5A98FCCA237E5A16EC023662637E72F44F6A87730D7DD5A0BDEE87A3A61B5B796A1ED003E3251A7B39E0A633938BB56DB8ACCB6D7CA3CBA28E505177CA6789D7AD4DDEAB85C321395A7BE369F34B9967408955101AFC84279FFD42317FF6BFFEDF74BCAF7B9971BEDEA1318DB50E57B2F38EFAC8695C6CD43549A7DBE2681CCDE2DE362F8B9062E240BCFCE76595D465FBF24AB15CF5D4C0080056F085BD68024E7008816D5";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = "7B08EFB503E830021D0EEFBEBE38B46DCE378CE93F8A0B2D4DDC50F7CCADA8ECEFAD63C96C107C11AC153E9BFFED4E955EAE799816B05C676D7FAACA5962BF6BB85342DCD100419FB8910DBC70DC13385ABD4A08B8BC68206554F817BB851300F5B9AB0FB0B6E6A3AFD7D737726835F718220A5FADE697047ABDB00474A331589FE279F50B5E2F618EADEBB77943D7A969541B664AD2C6CFD4D8118C62AB5D79ACAB5F526F052C699D76223C9C54CED566F7A684B7086435659627AFE3CC739A2B6AA5855A3F2F3682F43343FBC4C39543D7F8AF75FFE2CF95D4F794CA028504199D1DF8B93CC4B4EC86FB4BD4ABF8E482D17AA7173F8CAFF918F508B77127E5";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = "EFDBA70717CA34D2FD3AD24A0438F7662EFD93C7204495694812D5AD24F2E269B633828644FF02DC09B6BD461E199ADF4DC125C5A2EBCF6426E0EB7D0F953DBF998D6E240B49C6811DE448E76F851A811E3B83C9B44EE4787EAA7BEA9D42692112744A3FCFCB4D8B5075FA628B7B514D0AFED77F6B8F7F9FE09FAD1348D6F57FD3A92A9A9CA893819CDF252BB2EA4D234433DF8D3DD210F3798486C1A3F53419CA5A4C587D4464393512874592900D4F2D03A989D3EC15284D93CAF82ECCD33FE4C3641C4EF53B75222457F0633FBCE16619F28599D668EE8BFF79919EA119FBF329DF584268F1C6187722DD38316C345F897BD96A874C8A84DD1CF0C6E8B7E1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = "E197233B003A227C645BB0D0DC9279DCE12304B4130DE48CEDDEABD7CFC6E7C0D3B6DA070A721D33203AF6CC006727CFC4B66EB8458FF754DC11DF89FC1A7CB207EF784E336AD248DDE110DD8AD9765F33477AE7C57690D165CBDF66F3E07E66F7CBD1868102945B61F2EEC2836F5D22C597B6C96A3EFCAC95E205B193A5866BC63DF9182ED4E762140BE2CBDFD6C778FD102BD4F259311C514968F405C73B9AE641E772B2F5CB10E43AE221432284052257AC3FF312E939309D4BE60518DF5EE0FFECD275A3C01B23F0076D8D86903354FACD686D7C6B2254820F8A69A4E3C7BCECC5F27E30F1F3CC0E16EFBFEE0000A09F00EE58654B925CA12AEBAA2BC7ED";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N54
cyclonev_lcell_comb \painter|r~7 (
// Equation(s):
// \painter|r~7_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~7 .extended_lut = "off";
defparam \painter|r~7 .lut_mask = 64'h042615378CAE9DBF;
defparam \painter|r~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N45
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3] = ( \painter|pixel_address [17] & ( !\painter|pixel_address [13] & ( (!\painter|pixel_address [14] & (\painter|pixel_address [16] & (\painter|pixel_address [15] & 
// !\painter|pixel_address [18]))) ) ) )

	.dataa(!\painter|pixel_address [14]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [15]),
	.datad(!\painter|pixel_address [18]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w[3] .lut_mask = 64'h0000020000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y35_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3] = ( \painter|pixel_address [17] & ( !\painter|pixel_address [15] & ( (!\painter|pixel_address [14] & (\painter|pixel_address [16] & (!\painter|pixel_address [18] & 
// !\painter|pixel_address [13]))) ) ) )

	.dataa(!\painter|pixel_address [14]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [18]),
	.datad(!\painter|pixel_address [13]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N54
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3] = ( \painter|pixel_address [17] & ( !\painter|pixel_address [18] & ( (!\painter|pixel_address [13] & (\painter|pixel_address [15] & (!\painter|pixel_address [14] & 
// !\painter|pixel_address [16]))) ) ) )

	.dataa(!\painter|pixel_address [13]),
	.datab(!\painter|pixel_address [15]),
	.datac(!\painter|pixel_address [14]),
	.datad(!\painter|pixel_address [16]),
	.datae(!\painter|pixel_address [17]),
	.dataf(!\painter|pixel_address [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w[3] .lut_mask = 64'h0000200000000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y33_N15
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3] = ( !\painter|pixel_address [14] & ( \painter|pixel_address [17] & ( (!\painter|pixel_address [18] & (!\painter|pixel_address [16] & (!\painter|pixel_address [15] & 
// !\painter|pixel_address [13]))) ) ) )

	.dataa(!\painter|pixel_address [18]),
	.datab(!\painter|pixel_address [16]),
	.datac(!\painter|pixel_address [15]),
	.datad(!\painter|pixel_address [13]),
	.datae(!\painter|pixel_address [14]),
	.dataf(!\painter|pixel_address [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w[3] .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w[3] .lut_mask = 64'h0000000080000000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = "16CFB1456F5353C5F8F883E3DC7A2EE2AE1BE955940700E294411ADB99ED32973975CF05E578A5847D8D896453CFC402506AE816094E99D7EFF7E4D8CEE0326BEBA33E831E57CFE21915600DC1F00F618B614EDD506A4C5C4D8D6DEB923FB8B385056AEBF43B3BF7AF9F77081B28F86E36E86E446278E9AD6EB5C68FA9E86BBE0BA881B412127700C71CBD3992BD06B06BC8BAF94AD863CA9524BF60383BB9D8F34FB4A93014BABBD6986C8CA9D1F59026211913A3ADADE4CFC904429493809A4430E58CC394775798756EA301E7007EF8E46BEE035A2D78C8013F5CDAAF81E0E15EEA13C13DC12B0748F753126EB6532873BD85D6D361FA6C5091BF10B29705";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = "DB39388804EE016ADF88D36C13EDA3F5B2EBACBD2676135A9AD14F8564ED83FAC9EB4776AAAC7DB3A6E56F5D41808FA2CF79E85660C818EE186A7461D3092CEEBBB6AFD61B09F678F36CB68ABD5597C3333DA1BA5364C5435C5D9D65171BEC8B2F46FD9AF698B119DBEF37E55C7896D0147BA448899E127240357E95759991F2F7EC0EEA9EC12F725A05FA027C22E944B8965AADFACFAAA69099DF09C9F3EFFFFC1894D864CF46E5F3602C66882AA7280CFE52F9352DDED00E5694B04348EAF29454B4AA27323DC92E3930393F4B9DFE2C9035775A1CC03B8693BFA9F3E84FD0E2A1CECC5DE1DE2BD26F57171B591C50282E2821D897B675877A57C63FFD00EE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = "9B07F190DAA39CE0C43C5A7BE52F22BC3C34889167573B3488C3498A308177D0791C3DB8B1EE8AED9147797B324B8015FFB4D233C4B0C4EF68F965D35DEBCCD24BB95AF941D87E361EBA5D0A5946F5252FE3AFA2D499CD849417D9DA81BA6C97F8BC7F9760D247FFEA09F02BB256FFE5C005170314F68DF917448FA96793FF6DD0541E0C388CCCABB444114EB3368439DB0800841F8270163AC0ACC8E32D2C94BFC587C76C2A3660BA706DF56A1954FB171F9081923B38B6244AB73C577E71E6D6DEF16C7CE6C0F9F89A95A606C76AAED39938EEA51A908061F616C9994356F46C7264356A8E94381C7464FD8A039AE3D4326D7C9696C4CFC01E3B6345DB7D03";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = "9A3D2BC7CC0432C640337C6D2E9CC9F2B39F012E3C70855B09343F0819AB17DB99DC8751823081929A7C80E1C343D59EAC181457DF9937EC75EE5695A0734A7A6A13B1FDF28C19DA9BA68D49F88B3A0EEB977DCCE34F1F8AA2C3831C8846C71FD51598890428CE18C876A5F4C0097673D6E7EA52AC2C8EEB582E62FA59E3E644FA9CD63C2F1F00F081A8C93B00DF80C700F745197766ED1E0C1F30D1535E93015CDD3F5DC65ED3B6F215DCB7F45129B80DC23E09F35608F0519DDC2ADC75035EC040C3DE47CA759912F5627018A00A58915F9BD973CCDCD1A6EC1C95B3F2D4DB16ED0BAA9A9938C95993D3F917ABC22581FF009C83E067CEC664AB69E37C2650";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N24
cyclonev_lcell_comb \painter|r~5 (
// Equation(s):
// \painter|r~5_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~5 .extended_lut = "off";
defparam \painter|r~5 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \painter|r~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N36
cyclonev_lcell_comb \painter|r~9 (
// Equation(s):
// \painter|r~9_combout  = ( \painter|r~7_combout  & ( \painter|r~5_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~6_combout ))) 
// # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~8_combout ))) ) ) ) # ( !\painter|r~7_combout  & ( \painter|r~5_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\painter|r~6_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (\painter|r~8_combout ))) ) ) ) # ( \painter|r~7_combout  & ( !\painter|r~5_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\painter|r~6_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\painter|r~8_combout )))) ) ) ) # ( !\painter|r~7_combout  & ( 
// !\painter|r~5_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~6_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~8_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\painter|r~8_combout ),
	.datad(!\painter|r~6_combout ),
	.datae(!\painter|r~7_combout ),
	.dataf(!\painter|r~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~9 .extended_lut = "off";
defparam \painter|r~9 .lut_mask = 64'h0123456789ABCDEF;
defparam \painter|r~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N48
cyclonev_lcell_comb \painter|r~12 (
// Equation(s):
// \painter|r~12_combout  = ( \painter|r~4_combout  & ( \painter|r~9_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a 
// [4] & \painter|r~11_combout )))) ) ) ) # ( !\painter|r~4_combout  & ( \painter|r~9_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4])) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & \painter|r~11_combout )))) ) ) ) # ( 
// \painter|r~4_combout  & ( !\painter|r~9_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ) # 
// (\painter|r~11_combout )))) ) ) ) # ( !\painter|r~4_combout  & ( !\painter|r~9_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\painter|always0~2_combout  & \painter|r~11_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(!\painter|always0~2_combout ),
	.datad(!\painter|r~11_combout ),
	.datae(!\painter|r~4_combout ),
	.dataf(!\painter|r~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~12 .extended_lut = "off";
defparam \painter|r~12 .lut_mask = 64'h004080C02060A0E0;
defparam \painter|r~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N25
dffeas \painter|r[0] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[0] .is_wysiwyg = "true";
defparam \painter|r[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E87818477773DC9549770942BBF3E7A2FAF53F7DC4087F76E71EF900F9628C81";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = "6FDC95B4F117101ABB4A57D9D52F34E509FAC0060F10B9773E80984C497B62E0C871EA0D839D8AEA7F93D70703F8C17EC001144FE444B9DFD82955F327B1845EE377699CC41B0DA5BCF9B68F02F3CEE57CF7E5D9C616BBFFA8D29FA53B145D88C0FE1E07D867FCF2D69B3DEE56AD58BDEEC645A1D648CE39CC2463E98F6025C4AA767819EED34467D5A78AAA9ED6E7446D8BDF439B03A67C2FF2C865AA06A7791F5D8A148277578ACE9840222EE000C532A75FA76F02356854F8D9C602878CBBE11EFD77B8FCB0B4996D247AB3C004F7378420AD3BC0126A8EACC0047DEB312BCC32878726B7EC612AED7B39D5F51145ECDB7F83E687C6050B6DDABC50859EFA";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = "7625F571B01182062A5FCA1A906742CBF20AC449477CF9AB4B663590D900DE7ECC5F9DF94ECFCC83FCD79E363E8F840C4583B70CB6ABE1E455AD3949959CBFE455B3406ABBE42F27A5115BE9B42725FE1D1473023FFA71C9EF008CC2432D2E7461096F5A10B7A2206C19BA5F3525E99DB81C2D2BBD9584F1ED0280669B6A2A534062C459FF24DF2EE7B05E9987C05AC2CAAC963966434FB7E7284A7008C7C4F76634400ADDD48D891AF115FB47E65CAC847B815A531D523A7CAED6CC064C6817DFDAE0971EEAC76F7BCB99D50157C045614F5241C60A663B9E89368689F638C688AC0CFD96342A3C4D0A0D094A4FB99DE358664C4F19B798F2EAE87E04592F4D";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N57
cyclonev_lcell_comb \painter|r~21 (
// Equation(s):
// \painter|r~21_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~21 .extended_lut = "off";
defparam \painter|r~21 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \painter|r~21 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y58_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = "9C9A8ADC3BCE949E86D09774137A01DB388B6D198686DFCBE3E0E8C4C1930FE79BC1DCC1CEE1F4C8EF12BBD74023204366E9C7536DEF8BF254171909A93D8933AE16F22276EAD2A739911115519F00A9DA0BA380CF1ACEF03218F6287D506B012F516306C88F45C5E4A2D1609DF141146F6D42C5008D9DC03E58B8FB800D144FFEBDE930A200C7412EFE3A891047B551940D925DD3D71236F2490A19645389CDD34E7F96A2EA8869C14BF2FA82A08FE2F005152277B61B7180B9FBDB33760BAF89D54BFAF25F8474B9365F00EF4850AE7FF20AC7E64B9E32307921FE1EBED275E55E3CA69B72EB8BBB7938F899D06009EE271416360276051DE644B7FE54CDED";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = "31E3260D054BC0EA7001EC901A8D1101C892DB5D42EBA46AC06017307D1608F029D1D66F9A118F764863698DC95E70251635A7E5D0C158DCA4BDFC654F19156A011863D447D968C3419D6106D60078C69CCF632C285066DF2AC13669F3406C84E63E86A7FE85492A501A52F7724D30EFB3E22A12A5927E4E085728695DD4360C70D99C8FC791C96EB7373719C81F35494F61D63AB089CEC47704F4B183E1CC0CBB5EB97E5F1A2491D132F4401F72C34E18C07801F9C933DD61B3B08637AD96D0DF046F26CBECADA636906A8FF94A3EC13EAA2453E766AA51A3EEF023835ECA5858953CE0788379C91E6DACA3AEB83B2E36E11B681AC416C6FF3FA0D0B7C14091";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = "DFAA175E2BEF060A88D5A376740B6B7FA1519E6C3CE070C378CA982E1E2869297BFBCAE2C89C510A963C106A5C1F7FD947051A4DD709D30AF28294E05FB4BB0274B6C98CC06E00C0703F68CB38253CDB970F1C063C5D7DBA5FE3272EE5292AF7A17771CA5BEAF999E1C20032152C5C776F33AF180B6D60C300003024E90F302FB5FB47652E69FE6AF4966A7EF976D5D62931DEF568FDF59A6FD6C396DAE3D2C585BBB9BDECAD7B0D367EF0003025E124B7135C92AFBE128A9D964C684711391E94B5ED56F9571DF6F2FAC7C0FD1CDFE9B9B31E1F468D782FD4FCDE31F000903CC1A0B714C2BD6150F28A1A61330D6D460B68D520ADB5A2F79BDF47804C267D38";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = "C4C16877337E0C62663E09F6CB92C00091F8CD3070105EA49FD5E5F4C188A391A642E750313D7A4AE2E66C7948A8F5B441FF762226EAA77DEADF74CF035370CF3000803C4DAFF377B236DF6BEDFAF9A88DC1495A0543E9D880F1845FD029707CD0BC8C2226CCF64618C657CF9DA359C6FDB400800019CCAF7051885CD84DC6E5F6A402877B283A2AB647B276EC15AC226D5FE8BF85A45F6F15745F59020E0EF10693949E80800003EE9CF00E479D2C5CDB66C9C8C5CA3BCA6E51F821EF0A8116D8E3E726E2B2538ABB59E3A662F0A1427373C333A73F00700003C69CE0619F6BE9B8BC7FE1C55A5E8C18018ED73112FD542BC8F055D94675E23248178BAB427A";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N42
cyclonev_lcell_comb \painter|r~19 (
// Equation(s):
// \painter|r~19_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~19 .extended_lut = "off";
defparam \painter|r~19 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \painter|r~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y58_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = "DADE6C22EE3AEF35BBC39C571886C63644BF885CA4FAC1982620E23D62C349BBC9B50FCB89942BCF68E308212B8678F142F89E2F33DE87B58305BB2C2F4FE317B1D7B7E570CC5C4828783FDAC3791CC76410CF38FFE06BC6A3ED8E5AAAFA4E17E40E1E48A8AC956346D678F26D2327E825F8A528777150F2460FC919D38884B587B6D3339502D96FD52D9CDFEDCA206AFB3F1E4AE09A6FCB76A925AE1E19FEE72178157CDEF79081419C018734763EF17CDC52E69FED66E2AA77A3D84B9A9D4009C45F9CE399E455437384111A650773F97862E49044DE08917727F9CA09CD21387943537DE9A969845FB26A7BAEDF6300B67F4CC52FF21FE4F318240A1B68FC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = "84040A3F4DD9A7D33F88E2C6F6DDE8C58E67416F4BE58CBA4BD8999D72E4182DB4CBF56320AAB64F6CE124F94C730E08E17F7987FBD160278E48557B049A05E95DE8107B9E77316865A863781CEEB4B3810F20648752662A4A42F7DE0BCE36528071C4A93077E4DE307B9B7F1A05BC10C2625F1436371694AB480EC9975DDE60B60B42B85E8CECE69F9B5C6C30E16358633D94FF2B3801C0E5FBAE12516B16F5B37BFA7A19B7559F15C6BC60682AB0DEBD6E55903D40E1714D3D6D8F58BD5782DE2843D25F8A1CFBFE0CD91B4A3AB1AF817D577BE31B738EFB7763A40C2A8C08DE81D8C874DB0F8B161EF845395D667EC259C280BD769D7E6A4BFCFBC56A5204";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = "66D4D5CD4E5B9D286A873480ADCCF535989165A264B3896C8B551AB68D2E86CC3EFF22DF90B19BF741590FA9E2F80315CE1CC2906306410078F65D99A42F7AC06CE1354C09D601322349C046B3835E8852A858431B60B4D1A571326C39800BE10C857925941174E651EE5675BFA380526A43E2AA6C6E630FE66FFB928A7536B10DAF020CCBAF50EBF46690BB92860F785AF03F89FE6906E8060362B0004E7D84AA081B8511C4D2ED471D9F6BFCF1F01E0B4E93C0519264ECED7E155197C2FDCB522E6503C0F9FC72CA1CD1C0E58E02AAAF7B5DB396EB08FB92EBA3E33CA57C4759FEB91937BC518DF8189672637F009B81E9701C6E7F3F7378CED0FC40CF566F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = "F094D09AA3E168FEC411D7B4F8E012AE89879544399881D27802E2FB4A0DC5DCBC3EA32DEDD81C0F1F0307DF338C61E8568108DC002653888AD042CF187923FAA84F05ABAADD15E873D2E6CB0E3CCE02FF8D069F8D97B551FCC7C0E703EF708D4E1C577E91122B9A4BBC9F89454FA35E6C3F5E1CC2ABF535ED6D445EAD28A72D944C9E5B0B49826D226186383F37F877085BA5F06A07F6EFA7EC9303411CC570ABE33C835CE084E42A8A136CDF3DA64742B8D3824D61EE6156ADA83D9B07C03FFFF01BD851A4F9F81DEBADF4BA53E5E1041244FAE0D16EBBF16FDE48DA401CA916D9702C27DB700FA9EBB5DCB7779B0060BFFFE0C87D9A8AA5A7E7F8C38FAE62";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N0
cyclonev_lcell_comb \painter|r~20 (
// Equation(s):
// \painter|r~20_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~20 .extended_lut = "off";
defparam \painter|r~20 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \painter|r~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = "5C4BB2B513C902CB07F00003C019CEE11F9CF2992C97F6D53DEE4F4841DEA3F29A0022ED8C70E319964D6908D24ECF5BC2AA8853C85B24AB69721CD0010002080FE16F1CE79A876BF1F15182A72ED38C6CF127FD1C927B2EB6D719CE4B27A759FE5C8F099BC6764CC375C93C07F0078E06880E450C600E3458D12F5FE08299734181D1308177BB6CE529845B2512D5CE761C5192732619B5684EC1D10F7DF8200F8F84890005AC20E7E9A7E6756FB7570F22517A8067091BA14FDE91C5F878F477BCD943EA828F6443B805AC2B459B2DFF58780E032E2178E2E0DE96883943EED78C428CAF86F34AB0BDE6C2886BE1AE11E1E205618279E126C08E457B7F81BD";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = "AA2000B0030E010EF008097CDDF628694A1D173E5A7B7A04673DA8D62765B911977E43D99EE063E15CFBDACFE8BBB768114663611F30070E000E7381076731F7D028A63585DFB81A55618F54101B2771E0EBA083632DFA3B8FE0DCFBB28C6BB309CFD13B1ED88FE1C40F08049C80418F116CD49FB9AA090CF5B03060E40A9F657FED9EBEEFF53A2C37074154E3865B3407A6A29EAC6077F28FE1C00F3E00CF003CB891EF549F00B4D7027E5E82467DEC585DAF61B55DFFB53DF331CB2B3C55B9B2CBC08E0413967802FB0FC1000F7E01CC8FFCD01A1274AFFFA8D87E52E9F84621FD11E5BD21FDC9FCC99E4C378AF6278EB6656A68A69B976CF662BC0001000E";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = "7C00008FD6909EF274AC44D8201DC560904AB290AE530674AC2B7EA215C20C2BE67F6EC97554A64B25986AF6C3F08009FF443C30348FADE0FA135480BED80FCD07456BF5684E37A2137D2243F964B877C8C9EB78BFE8C62B73A61D82EDB7F3E500807F60E0E868FFA6E6FFCF3683F9EC8D59E61EC5BBBD6C1513B1F8CDBD05F7BAB5C17A005CC94A0D0454517B4F7D3554A600781F60F01050C0A5271FCC24C3F9EC509D30B4F9B5180FF98EA4F46CCFDB0770C35CA50077E614F044905E39444C143D4583F80019F864D598ADD0E6CDC8CAFED699DAB65D51E5EB512953FAB68CE2F8FEA088DDE9000E596B0478FCC0B89859D67B2403F0001838FD95BCD42B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = "76DF188C3ACB71C3BCEB55E8F39CD3AFF3B480C2EA6A8BD8F3BA00057C8DEDBFFD1CB8C23A159223E68300F600FD95B89BD7F39D3F35090C505692A457E54B7423B9A59D8C7E29BA3B1D98380707418F390A7E0C5CEF3879AD63FF0308F700E195B80856FC35314BC163C02C3923FD35DEC30C2E77978BECF6B2659887521E7FC0619DBEDF1F5FFF2F8838A300C000F6001195B08F3003E20CB4F6FA6A0114758D215BDF46EC5AACE4576D413349D53DFC8C1804E1C7180F0F8E9C8B22B903C00076C31897B18DA91103FE44FEDA4238E4392A937081FEA8FAEEF979EA36EDD11A26F8D4F48BAD01D6708F9250F521398100001C830057B13ED32511012EFE9A";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N12
cyclonev_lcell_comb \painter|r~18 (
// Equation(s):
// \painter|r~18_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ))))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ))))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~18 .extended_lut = "off";
defparam \painter|r~18 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \painter|r~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N24
cyclonev_lcell_comb \painter|r~22 (
// Equation(s):
// \painter|r~22_combout  = ( \painter|r~20_combout  & ( \painter|r~18_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~19_combout 
// ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~21_combout ))) ) ) ) # ( !\painter|r~20_combout  & ( \painter|r~18_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~19_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~21_combout )))) ) ) ) # ( \painter|r~20_combout  & ( !\painter|r~18_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~19_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~21_combout )))) ) ) ) # ( !\painter|r~20_combout  & ( !\painter|r~18_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~19_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~21_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\painter|r~21_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\painter|r~19_combout ),
	.datae(!\painter|r~20_combout ),
	.dataf(!\painter|r~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~22 .extended_lut = "off";
defparam \painter|r~22 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \painter|r~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a305 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a305_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a305 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a313 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a313_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a313 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a297 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a297_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a297 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a305~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a305~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ))))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a305~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ))))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a305~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a305~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a313~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a297~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [0])))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0 .lut_mask = 64'h0344CF440377CF77;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N17
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a321 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a321_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a321 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N18
cyclonev_lcell_comb \painter|r~23 (
// Equation(s):
// \painter|r~23_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a329  ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a329  ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a329 ),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a321~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~23 .extended_lut = "off";
defparam \painter|r~23 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \painter|r~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N45
cyclonev_lcell_comb \painter|r~24 (
// Equation(s):
// \painter|r~24_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0_combout  & 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [3] & (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\painter|r~23_combout ))) ) ) 
// )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~1_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w1_n2_mux_dataout~0_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\painter|r~23_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~24 .extended_lut = "off";
defparam \painter|r~24 .lut_mask = 64'h303F303050505050;
defparam \painter|r~24 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "C75F0048AE0619731080C03006800000E3E6AFE43C02DC258DD367D8C063E8E251A0A37BEACD77E7D661C45643CCED8E5545EE811D4FEC3077F3D8FFCF20000000000FE9392CA703D9EB5A87388EEDA6A9D4B4B2E65665E804FACB84E23AB909B03F0E3E42279C804FC007F190125370010000001CED84F1752FDC2A79180E40F8B656AAB3442CBE2FBDB5B6BD88E879FFF43C8087A44D6743F323C0C3F860BBC3F00300800083599B74962DC5E9A94A0C4602760CE882324C6C71F5AB6A3A24B053B347F12FD6C0C4A576011000E17CC04C36F00000000083BAEFA473FEF63CF27897DA694DB97156437D2984F209937235F08C62EDD7C9AC35A1929B65E57F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "F23C0027D20080000E00017FBC84B25547DE3D6C5BE0F9F875EED9C523F01DB9FA1D0E56ACB364B28FEEB5338D9B08388476FD9C00E3E6000000000000CE27DEA6763CDA057B3F5C869D20BDD092DAA161C6731BC7BB115CC1F098B267209CAE44C7A7E4CBE1008000010000000001B92BFA43A08280210997D7FD9031943A75D9E6A19133C819E3AC5E4B2987759B04769AEA254203ABF200C13501C0000700866656CCC4CF206656EC0AB982E372666B477EB2A4A0F630B1C0818F9B7F0EA95CA1FB84B3AC6D27ED18DCC1300340803F00075A90355F2D72BEEC9AD20C3012FEB61ECA1BB69A115C9E1900B7B62C9467DB12F801E9C0FA9477FDFC00800F83";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "40C03F001073EAC8D5A769AD7CB8ADCD02A48DB7058CDB8AA009A2D37CF6D2DAD93A63573F361BC86EF67BF7F97C003E3BC35FC00CC033A8A3D45334C67CA3697F87B6E5C93E0C2895D8F6B64BB9C1F371BCA2041FEF70F893CD037BEAF9F93E03001E895FC00000777108FD91130B650D4D3AF4C681D67D5201BAB1C5BC74C3981CA47B2810C5F42935F1D9A0476EFE079E03FF9E0CBCC0007FE5A0C232EBC2B1DDBECE6D1DA7CA2EAA40110DEC76C25F9F2709851A2E8839ABEF6C3CC49807BFE1F80007800E04788000004BA01943A01456538B7FDF83B1D87D157917B7768EC4108A80959BE8FF2FE8AE27AA27A6FB2FCDE0380000030400700000E01ACC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "DB34CE534BA1EDED2A0AE7E9193049E14372486F38C03AFF3BCD22FA9AC83C7B4C9DCC313064FF00F0003081000000008D28492DD9E82E7B81744F75DDC7B6DAAA7A29F62A651828BCE5671F5C00CEFD15452E77F773C5C01F90FAFC00F10000001E3A3488C45160073734FCCDA626385B53D60D839FD68AA2125152C3ADF3BF435C4DA88FCF7D8872C0003000F000F12420003F39C896CA532DBC2EDE3C410C946AC8D8BDA5B371A5A5555AF3D571133CAD078212EFB09937AEF2C0F030F900000064F0003FB08726E95EFBFC9D5B1CF103B363A73E64D856064EAE1C7B7C264E4710BC6936A6EF0226E5353CC000707D0018006CD0003F53B3249E9E13D1D0";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "600D87D3D6CEF000180FFC03C08C0F00C0660003000000000FF8E0279CA00EA5388101800180200000000063DE1D48C685239E0713051188F0CC00003C3BC0FE0700C02F008380F0000007E060049CA20E663003019B80C02000000000518FEDF2DD9009761308F97B4D309C38001C3BC17E2000C02F071398F01800000300009CA30E3C3003119FC040201F00000057C9823F11B5272C63831E892830383D000003C0387780C027070298001800800F000008A30E003003B3BFC040200F0880006F3BDE8C95449DD9DEB95A6BF770F039800000800077E0C02103038100180000FF0000000A0E003003B3381CDC200018E00041AAD763D918A30EF90A427C88";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "000000E00000000CF180800100C0C30018000FFE0030001A0E183001B3383F9C200018E080059AFAE3178989AA8D19771478BEFBBCE00000C01DFC18800138F373801D00078C90001CCE9C00000307801E7900F380200000B1D0A891A1F2553A9EF07DD24B31188011C000EBFC1FE0009C7377111D0000AC900000C39C0000031C000059007000200000B1F19F856344193B217071EA7F0381C00366006D300FF80097F167813D000076300003609C0100033D0800DA008E00300000B1E303C092FF009AB03CA89B0023C3F0032F006C000FF86C1DE026C03D00F8463080077D9E03E0E3198800D80006307C0000B1C0813CAB22B9711604FC6A00F3E7F003EB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "0090010003ED420006801D00F846908407FD1C03E0E000C0011C00F0307C0000B1E0E8798913077CC6A8B4C698F10080002A009403FC3FCC67800C3900000070800E03C11801000018C000E0000EB0FC0000B1C0A2E37D4D67A5B806B5663C031800008E005C017FF83C06C10C3070000000802E0000F8000000000000FF009FB08000007491FDC4A1B0BC67497341D41C383C00030600500001C3F005610C0679000700C02E1C8CF0000000C00300380001B0000000744670F6918D2122A95A26CB03FF3CFC030100130080006A7E300C1370000001DDB68001E000010000007E300001A8F24000B57801AEC64083330C3736008CFF1F3801C00053600000C0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "01600C2138000000DDB40000E400000000003C300000ABF24000757803A6FD2931BF01A0CA008C001F38000000AE2000003F20E00EA4B8000000DD31030004000000000000000004B7CA4000FED003AE446B3EDE45A5CFF8CEFF1C380001008B0000001FF0C00E1D30180000DD3183000C000000E0000000000FCF3D4200ECC0030CB159CFB4E5058738DF0000180707000E0000800FF0800000EE380100F9B081000C000000F8000000010FCF7D8200E580031B48DFA957F84B2DC0040000000FFF00F000000000210020116E380300719000000C800000FF0000000306011988FF01800039F677E905C913CA60F100000018FC00800000000781000003EE38";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "9727729EBED5E0A8F819379180060C0003F8001F858CEAB7EED9900ACBFF7F6A1DF5F10EFF85D422F04F662AC089F3EE13968C14FE90FBD56E442A7B28A890040C000700001FCDEC33EF6C8D9A9F07B4924C69022825DF3A4B6E7CE5B250684B90D34B7F369C21901AEB2B44757B56560FE000E10001780100C1B858A4D4BF3C92C9E5C3FBA9E56B8995618EAB3F447AC7FDABE011DB3CC3F2924A395F9815B85A6A0FE0000C10617801C0429CBDD9ECFA9D7EB9CB30DD890F7287F3E7D5A9835CE2C6A1539ABFDB613FE94D7DACBF457B46815606C080CE00F87003206616472AC156D90AB764344CAE00CBE58E3E18D8D9AB9DFD0BD031E185C2668E0A6EFC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "BB44FA3065B100001CDE01F03003202893AF8596DAB1A7537E6F916193C00F2C2F34F4873A9D6A60E8502C92C7F54493FC18E3758B69926940001F3870F20001C1A9B458D562A8A1319EF4D1FD03D4F9B45AE85A483D8A66BF8B4A1E41659D9EE4D2413A11522488924160000F73FC0E0001009E2B5FDB185F0965806884E4FBDD79579DEBD265D01291D76B0E00ADCB5E620BA7689A9F300064A9002000010C001E800C0FB54E0B0C79237B9045A32D42F9DA7C5B7EC879FE55462718FBCD92CDBD543CBBD8955C32E03DC1B60020F318FCFF3C800E73BAF657880021EC9DA46C22833AB31782E30483AAA7E821AAEE8D0AF71C6C0CF5B7BE0BCCFC55343300";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00FC38FC1F312CA7F147A11353EB123153D22AB2D32A3181B31999698AC0760AF00902741D0AFD855CA3966592AE13638F00031C381C0F112E62E6F0C19826C81D519671A215738DF2B178F8FC54FEC8DA44FB57294076A75EBB600286C9A8C3CF1FDF00070FF10900802E60CB1C26F012705F6526DA2DD2FE5857797547BEE6435815C4FC8EBF45F0E0B8B9F6C51E33E9C94D54FF000FE3F1013CE00F20DA5C93D2C63A198CAF0ECB4296AFF37CABFFA87CB4B1719EC47A0A724BE366D52A349F64BE3349E130070F38E001FFF00706D55FCC097EEF3B0DFA99A2059DC817710670FD30BD1026F552BBC127615679C62B41069180CFA97DB60707F800230070";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "000726A6CFE83CEBB671FE4EABFD51BADC6281651049D20019F70B4F801616B205C487E750B98FFA57D0FF870300E033CC20000AD98CD43A2277F3BD6547E09FAE279B6A9269F4586D633CBD647FA5F1C193AB70FB79ADFCCCC12BED07C70038F031C3800C8F342AFC0D34C77132F18E2B9C33FF5F7AEBDE49F9B45E9C77E707723A55866C6E6123DDD27D33135470E71A9C000098208010DFE0152F927D3BE6107096C6E1FE9B6E73608802014B826DB9E3151A1D46C488FC1754D3FBF25DDA0DF318C00000990080706C0F87AA5D4E9B0579FCC4285D41ACFAB5D41CD97DE91829772DFB3DCA7C824F1E551420B42A09F28CF318F82300028CC07381EA3ECC";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "0D8700000077B9311400F0003F03FCF01F000083026C078903000100700003900001C00318080039DE007E557081EF00D6700E0700000036C1001C03FC0F0701C0F03F0000038F9C00CC810000003000010000218003000000B9EC007E7B708C6F00F0E0E60700000016000018F00000E38FFC00010000038F9C200C030800000080010000650800006000B1CC007ABB71E3AD0390E6F00F00000036803018F00000000389000C0000010F89000DF70800E784E00100007438F840F0000D1B007E9B71232C03A8E700E400000039403818038000809FF1671E0000008F69000DF710007FA670010000579EFEC7C0000F0C03001D6004DCFF1D640087000000B5";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "2AF8061EE0000000E19FE18C84007F830088E610001F8C70010000500DFCC7E0070F6003806D6000DC7E1C60000300FF7CB4E0F8060F8000FE00CC9EED00800001A200086616C0000D0001000078018C00710F00F001C071606080180C00000000FF0026013FC600000000FF0E88E10180088020C0080C36E0001D000600003B018100390000F800007860E000000000300000000781000FC60000003FFFC7008C03801CCC6000000C36E0FF3D002600003F00010039C207F800007860C00018000030001C00E0841C07C60000000FFFE1000C01801C9C607F000C36E0FF39382E00000000810039CFFF8000003860C4003C0E6030018E00010F8C0106000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "0000F9C00C01801C0C6000000C36E00739692E00000000818079CFE00010000060C400001CF03833C6FFFF038600060000003800039E0101801C0C62E007CC37E00038452E0000130C81E0F0CC00B330000060841000FDF0B873600003019A0C160000000000E29F8101811C1C62001F5C3EE43C18FC24B1001003C78E79E000B400FF0060C00381F9E02CE3F8000010F800060000001C01873F8303800E3831FFFF1B3ECF0C01989F0100FC87C3FE31C000B7007F0060000300F38005CFF800FF3001000600C0001C0187000083340E38700000673A1F2783C00F0000FC87C3F90000005C000300600003240300115C1903000083000600C7001C0100003F83";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "560670700000E1780F3F87C3000000FC03C0713C000FDC000000600002660100395C9900FF000000060087001C0000003F837E0003300000807800180300E00C00F001C0203C031F2F000000600003240000B8DC9D0000000000060000001C0000000C80AA001E010000602E00F001CFF00E000101C00038030E2E011FE060000B000018B5CCBC1FFFFC0000060000001C01803FE3189E003C0100FFF80ECEF001CF60E4000303C000000000AF01FFE0600019000018B5DC187F87FC1800060000001C03C03FE3397F8079C000FF130ADB1C0F0031F40003FFC0260000834D03FFE060001D24001835DC103F03F80000060000001C03411CCC3D3F807A60001F";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N12
cyclonev_lcell_comb \painter|r~13 (
// Equation(s):
// \painter|r~13_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~13 .extended_lut = "off";
defparam \painter|r~13 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \painter|r~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "50B5C477D00BB98CCFE8C12D201414CAED49879F152020ACD6E3ED8A3A8745C000F038C018002CD000006D5AA6F35F9381019949544E9489CB16EE6A52E21424174422D43CFA6B4A010BE8D9E54422FEF7C038F0E0E00001007000000676CED14D6A52227C6CC69E0770D684B490E2AC39FBEA45F6ED3F2D4CC2DC6377B61FC9635BCEC03860F0E1C007860000002B67FE900189840EB085AA15B5136ACAF69D52775F80C9E8CA07D8AAB6691A2CAE94BEBF0C5148C010203CE3C0878F00000030B9BAED282B634D03BE8F0C1D305A5C0C71932827D9E816B9E94015B5877DDBAC34F8E0FDC803F011E0F0800000003EE000B3B06D9E019AFC7629FD03E692BB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "B4B7A009BC69FFBCB376386CFFB33217BA25FA984553B35003E000C003E00000001800009D04326E64F3E6B9AE390038D680E8A3308266402CDFF96763F0BC8EB123B11733BEEDC7FC2B01E080000FE000000000CC007412909E5ACEBE7E787000CE100535AF7E56DEB1C931B1C89E4AF1B2BD9E82F0287E06B1B1A8000080000E010000003FCC008B7DBE29E70874484CEC00C7CDC7C11B209FEED1718C613FA136075703463F0C27173855A15E0000800807C00000003F80006A82A0A19A23C6E80DECE30104E019DA052A5CBC39DB75D2A98E3764388FE6183D26BF8B3EE00000000001E00000003F00007BB8DC2DDC93416624C0C0801EE8549F184AA9D9";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "5481818A0FA4C1DEBDEE22034084FC9051910100030030C00000000000007C77D3BDB57DAC88F1FF8F0E7A7B599EA1648CB162FCD68A48646ED67F8A37689EC331C4C86903C00300381F000000C00300E7895A2CA6C060000007DFF96F7803BE0F562161080125F1C871A6D059F51A39ACC83D0DD9590000C380B1001C3101C908E0266210B8401801000407CFF9877901FF4DEFB0053DD06BA9452183933AF172FB58D069980ABC0000018980E01C1009DCC3F88107B265A6F800000E038C03D7730C153E0A93B90B45330F4FA2CB51364A8970E515ED60A8D40000098F8C0E0C1C19DCC3FE336AD472361EF8001E030007F7770C78F872DB1428B42B31B816";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "0C87B20A22EAB320DE310A2C007F9989FE910F1C19DCE3F8E414BC0900DBFC001EE10007876781912436C1DF4483E1A8A4A439927665733DCF62537D601F001FD980FF0E001C09C820C0DF65FD77074408001E0000070667816FC97295CC04992601CAF6320D17BAF2A1B2098504A8EA0000C38223C0003100C0B7074C4C10EB0F0100000E000003662700C971DEF574899631F130B55C6D2808E58999C9D37584310000838009A000318018B30702F58B0C31C3C70086000700E0200C79F28ED3D1AE1827076AF1C81858ABBEC1EBD2A008C87500E386811DAEC07C919C70030C5623C34B3C00000018000C590100B8B82E55010CC4042BC6A0A6F20FB881F5";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "75DBE3E7E9CEF02EA702D24DC221CE48F3EA09B201DF93E9C9A68C658A6ED0DA2E780000011C0000C1000F98F1E1095903556E60F76928BD1BD817BFF50D93BFA5CF25F22F4D0E281B10C8C62B9D506A43D8921FF000C71C0000368007E1CE807E4D8ED96F373E1A8B35EB65C83952FBCEB4B511996EBF9A2AA0D6E08C004B911555A7DD8E20F300E3080000378003CE2107C0E3CE79E9E49510ABCBF925B5EF5F7FACF9EEC497829D1229A6681F48BB2C37956516E734DBE6E0700007E01A800307F300F11C359B9764C38BB63837F6B85675FCB901B990D4075F13096686CE3CA442E64D1D0EFE7E5B07E03F00FF008D80011EFFCFDFC3DBB90E15DD44AAB2";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "DE421D867DCA875CBD1CC5C506930A8389B334992A2476044C5E4748C000FF01FC008000197F81783804DE8B31B65A3E246B9D09E8D327CC0CBD25D17141426315CF04BB58A6D7287E3C2C013CB70003FC01F8000DB13C38FC88C0BB21BDB20C8ADA94FE9554ECFD7F7A6C027CE537263D9D52903BB959CAB72F862054CDC269003FFF030007F0F07D732218C08E422812E02B20AF61C6E92AFAFF7E1AB67D0715A8C4E713EABC38FF627AD9775D5C6C53F000FFFF010003F03FCD7301FCE3EFC06C7730287DF5BEB423D8AD0BFDF1BC67E4FEDCAF6DF9512CFF17BEBFD89EC410952107003FFE000003E01CFD707B0E7E3C36E7C09C9C7804BC0775D7598FDE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "50A6D2C6AB7B65579661E0E0DB20D7275F1D3C56C1E30000E0000C000400113001CC03F8C3BA4ECDC9A278FF1DFB0C8427F8DF41D0B6E2751D98841EFCC0C8A7E7D948EDB517C3D6000000009C000E078000810000074F4FD2797B721372E206A1FFFDCB955DCEEB51CE328A69E63C030B967C35478EBCEB5C5100000000FC001EC000000000603FB64E29FC581EF5DB54C0412D7F9AF68726933B3D9C558AD01E03321400AAB048C075CFA300000080BC000EC000319800203F0E9666DB05522D96A6D0FA056BC6E06069E5A3F521E908520703331A62D41B75EEB6FB5E008003C01D000C001F7F9D38061FA77FD5D6D04DDA162BAD4657EF63B0DA9690B004";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "A02FF02A03018735AA263C82D1D1F124808CC381000080010EE320380073689D21707624A543054792B7FBFFA2163DAD318EB97FEC930A1C7FF3425CD08B0D8748D400048081000000000FE331380004179F2FFC9A30D7828E80CD8E730E65F2A61EC8C13FB9664C93087FFCCD3A78F59E3897E800060000001000000F0133387810456FB428E07C17521ADA8BBB34E1479859E86A66B3DFBBAB97003083AF6482C55264E8F700070004000FE0000F0C0338389F5BE03D18C53DFE749853E48721FB11D254FE490514B7485C1300E000D6C339DAD972A3400007F00E0007E0001F0C013100A6738DF83B23C827AFE21F9DFBD00DA115069DDD0A171A694F0A00";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "07803180780000C0000003000080070083009CFF210020B816572FC6189BDBF0F0000030011C00000000000081008083673807803180FC0001C000C000000084072080019F00303020172B89CC9635B8C1F02000203003C00024000000003000710006008780B380E08100E30000000018803C7000819F000000033C6DD51ACAE05DA579030001303EE000740003C03FF880E0000E1803003086008000C00000000000803C7800C3CC000000000041832415F3A17B00000000703CC000900003F01FE1000000CE000300E08607BB11C000038C000000FCF8C00FC03000E000005AA372D86710D300000000783880009000E0F0008000C000DE000300C006C027";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "13800007CC800030F8F88007C13E00F8000089F9752BA360EC3900000630030000E400F0E001C000F000DE0000008C0600F21380C00760800031E0009103811F00FC81081818407B10F10199000016000700000000F80003E000F001CC00FC011906000D11000003E000003080063900819F10F8E00086D1A5F9FF9BAF4C000096000F00000038F80007E00000030000300120A600010000000380000038800FB100039C78330001827F7946CF6589C00000970003000000F8780000000000C32000030100F61FCC0011001300000038C00FB0100319FC03F8011B9075560FCAB46000009700C0000003F810C0000000007F213F80CDCCD6661C938FF0000081";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FF38C003300E0187000FF078D7942D6ED8FAF88400009E00000000800300000DF9008067631E808CCC76076B93B3E000FC81003907008000018600000000F7B9CA9E55373484F0009E001C80000003003000300083046200FC0C0024C462C13000003081003B0F78C100018600000001308577C839FD0C0CFC0096003EACE00933003980000486804300FC009004BA60C00000000381003AC37CC1C00184000FF003001EB73105AFC30C790011C03F0F00C9D380AB803803878103001C03D8804A89C00100000F81003AF83701F001840007E00FC713B1F1E25BBF0C133001C0037180C9D1C3BB8078000383190009035898BD8880000000188100923CBFE13F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "018CFF01800FE609168C8606D30E833801C09996C0C951C0B0001800000393000001513085980000000039810086381EE39E018C0003C08FE64B21BD17255D0EC03888C080F4C0C969800001000C030193000021C13066FC070000806581FFEFF900E35C018C0000008F64DAF4350AD3240E8078D8C0010308C4B9001DB3C11F13A0C30090C0D69873FC0E0080000071801F836603E003003803E10F2757745FC3DA8FEC1F33FEC0200688C0EC803927431F0380C1003001DA1800FC84000000006180FF013901C001007803000F07640551B3710918FF1878C701F64180CE303983C300075BE1003003DB183818C1003000002580F02007180000FF00031C0F";
// synopsys translate_on

// Location: M10K_X58_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "4815DD68A959AD58364B1EBE4D6476CADD431C6A0A50559A4D59FA1FED8463850C57AE754CFF39300300028E40153A68D242B51EE6F58A25C55F4B66B8016538FF36C051F30F133EDD4A968F5553AC3EF474D494967A253F330003006D8E40282C602E9285D7578EDE0611753B5CA7753892757AE39B53514353E7184BE6765782B37F054C1261293337A3000700ED8CC1D43615A21298F6D3FE8AE4640F9A69DBE7EB610A1722A9D69B3B80323F9A5521C7E9903864E3C5E996CD81A381CF008000C135FA6C2DC6A837A79E4FA7BA54101193B75525BF6F756972CF51047BA521D945FB3F1CB1578D09A8632580AB016F00962099AD9A61792410EF721F3DBE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "3D66134E8FBAE411D7FF31A5E17E59989CC76B2A044969F9F76FFD42031E50805B81DFF8891F8226D8A16FAE91C9CBAD87D5043393951ED13B3B8CBE9B0A22F4F372C6947DE33B536CA5F097EF3800067002DBC0CFFFEDCC42A7B86851A0781B8B02417CA4479CB49D3BF46D4E10AEA64F3E99317DA35B1C1E362A9FA86B0D1550500877D8F80E7F1DDC3FEB68BA050C2B46AE1DDA9A90E12AD1B7C1172737BDCCB1DA112A17E6CF55A2B7ECDAB76514FFC758783F7718F82C1F9B3C3F8B9876B44745C7F142A44A20E345ACA267BD8180DC8AA6395D052497704E69EA45B116138B6A42EC3FFC094860340F1B64C5EA413047D51A54C1FFBFEC2246731876D7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "E523C44B0423A5AD7CF54D25B19206AC254817CFB2C3C718CF1D68CC30075B39B7AFB48A72584848BB0AB38F9E9E884785CF467B682FC074437E11F78655461D459968CF3B78CC7788609C8CD0C003075A33B8B6CB7C05002B16623DFCECD845A0D0282CCA0CD2BBAC30E0B70C48870BC3365ECF6A4C5403DD8F686D010D9001020F18E19344D9AD9BB03B49D65ED21F4D68C9D16F979EDE968AFD77AD1F86282E06CC3A10B4066F0C85A54EA8610192B0BF028ED469D9119FD88F10DF8B1D49A8561DD0E4BD78218A1EA3A84BB15AA9691DEBF97D2417183BB2069A5005380006123880028ED4680415101D8B77CAEF24CC2A9A4A23E6A54FF39D0FAFF5E446";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "9EB0BF4FE5C7468BCC0DBF0AB471931BC00006101C0E0304D4E8E7DA66E751D1D39555D0222B2021A76B488E91EE2437E20F02B770B7F688E7A40DD429D9845DC78AA0006608119F03011D0E08744947772936018F90B4C3F2FC1172FB3659FFD7D3FEFA2FD1B1060444121EC86A7FC1F13E6F1FE000670789DE03039DC7E73C7DF2AEC272D9FA1923464FDEFAC9C14CCA7FA56E50F7C5F46532D9F384E1FA15A48776629303A1000726D0D8070782BE2C4F551F9C25F76C04F2A7817AED379AF55369FC533FA2565243C6CF9953F21A5A4381A773C7B53621000736D99106C7821CE6182BD1D74CADD98973744DC60E0B5C4DCF1E9405244F14D18D7BC6113D";
// synopsys translate_on

// Location: LABCELL_X43_Y34_N24
cyclonev_lcell_comb \painter|r~16 (
// Equation(s):
// \painter|r~16_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~16 .extended_lut = "off";
defparam \painter|r~16 .lut_mask = 64'h02138A9B4657CEDF;
defparam \painter|r~16 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "01C27811A340E2AAE78730009536013706CF9210148B421894E49F46C7D80672ABBCBB37BE0CBFF54E52F1122A32098BDF2D1A6D6DC7F7E33893D68F3807943D237301CF8E65C6AE89D294300056A7A4A460B41958AB438F343B2C33C0180D165FA6D90B421F85004D99FC3E8B29F89BF0703E7380DF8D1DE8AEEBB4628C871C4115FE989084B60E21215FE2AEE6A2B511EA11CB3CBCEF4425B03451273B21D8D89F8270F873F09F1BE27E6A487B6E4103A2EF2D2A43309079904A694DA91FAA150A67E39CC87EF17363F75C204EBC220B70AF1E0187E021F09F01E59D595C837B620AAB8608BECA53C7BD8E7FCB8D9ED8BB2240B3D60202D41EE2FD77998176";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "BAD7BF17535A808FC301C08F00DD03C1B7B65CCD53FFFBA272877789174EB5AB9FBD26CE4426468AC41D70390CFF0B71C70F5D4A6D772D79C000070100803912A57937A50F27890F24B8F9284DEDBB6F821D31AD3FB9E60633B5167DACE628FE86B184F026103005A2FFC0FF00810001FC6CEC0A67984BDFF2ED3CCA5A1C429724A5F8EC2C432EBF1CDC3F34738DAFD11F8BB3B8EBEFDDAB1A12229FFEFF0081C003CF5CA1E5926677FC0C4D26C656A4B61BC6E9C4C503F9863FABB68FF0EC544FD7BAD9F3EA8DEF6264F2ED630EFF0F3E906301F94732EE02EED418ED2CEEFA9923867C5A1E07E30EE0E99BA70FF83877602E1976B82303F40F87F059EC9EF4";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "7B003E332101FB3B3FAECECFD3EEDC0B7E4E388492C504F7E842E62ED1AF2E60B97E2A2C7484D555A982DB0107E6D9CC5C1000001C220F00F49FDEDC192C012B7431D68837E571E2D1A3CBB1266B4CF38EE7F1DF2C37D3D173F7B2E458680E3E945E90409000181D77000BE7E4A1478EF4AF390EB14F13764E28D0399139A26446664E7A7CCE45A827AFC759F87F579BCEFB1E5E64A5BF0000358C003583586166F69CBEA0A0327A43D44A3851280078B18CD978B0CDCC869BE8E252D18FBBB83783CEEF4AA11FEABF0100D2780FEB927F4786AB65C5BF5E502CBACD405854B8BC1F9159FD4447E7E40B31F722BB85D9095939F68EE0A2EE1F029F0000EFC401";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "CAECD06B6B6DD84941F5D2F163C58ECD0E3054C1D236D3BF293D7717CD116619E648ACF3DE960ECF1E1B734506000033C100CB6F2E344F411B7F57CDD47500D89D4CDC3492F0ABD3D5CEB52476AE391C88C20ACF70896F670E4877E7AC1E0600B00380981102A8A382F0FED27D70A4319F8E2C713E086C9E771CDBE8200B36322DFCC6D82884FEE3C4BF31F10E4EBB60CEB6B0038001AA7E3E8C7920ACB5941DCF79F44FFCF92CF5ACBC709C00D9B1A05010F67240D6114788E4C5BE00316E4B9320CEB6B00103073510E9AEEA9EBAC7DD054AD85B689A7AD12E0DA5646A7D1A1368E9237D45EB17CF46637760BEC0396FD8C4880CA69001030C4D98A9D784A7";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "271B2A4C70BB2BC30F61008000F75B391E7039C181001EDBE1003307A318B000C3003800002D8000703F1C0000FF0103000F2638E749A13A6207FF61000FF0575B391F7018E590001C98E1007307851886080E003800002D800071F8000000000003000F703CAB89963A92BF0F08000FE077D6381C70006590000019E1007303D4580C081E00380000AD800033FC00000000FC00000EF07ECE88FC45135EE3000001F0B65630307200659000005BC1003000DCD83C001E00380000BD800020CF00008000FC001F04F80E738948BFC3F0FFF300C790861E3030F300648000001BC3E0301C6CD847001B00380000FD80F804070003C0000000FF00D8F578810F7C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "D96067F00021F0830D3871F30064C007BFB8202006E0C0000E18FF1E0880166D007700E01F00180078E10700F030F674C1FA68B9DE0E0000F100E00000300DC400C1BFB82004037080000C1CF00E2000C76A601600C01CFF000000FF008000706574972D9EA15A8EE000700070000038890103C19F300604003C80002000000E2278C76A7006200010FF000078E000800107C336219195215A8FF880200070000038C12133C39F70070003BC300C24E0000E67F8034EC002300000000000C8820000011C46A634C336615EA700C01000700000B8000403C39F700700029E309C80C0001F67F8010C00E3300001800000480003E1E01F46CF60C756415EA60000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "3C0070000038039FC0C390F00600839C309CC00C001E2203998CF0E1300001C0000070E301F370C0854FD15DAB1A5E0E00001E007000003003DFC08380F020708180303CC43CF0CC2003110C20C330C001C4000000E100F0E1C001B930861912DE0C00001E0070000030E380000180F020F1B180303C2C00FFE408E3060FC002B0E001DFC00030F00000C38087B0419DF405500D00000C0030000070E1A7C0193000417F7500CFFC000044200FBB001FE402C37200BF81000815038F6B000000C578A408008E03F01E003900006660E8061BB800013E3100CFC00000466C07BB800F0E0381E0009B030000E001846B00800030AEF800008A03FC7FC0008087CC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "E0A00419B80001000000C481C1008780009BC0001F0300E4008303000183F001E900E000B0A645E0000A007FFFE000E0FF5DF3210014B80001000400C000800003300018C0001E2300CE0000070000F3F1098918E00F12EA63E0000A00077F6003E0FF5C7BC10054B8000100A4008008000000780009C0000CF3001E0000260007890380A998F00F793792E000860001036003E403C03B300074800021C0A000009C000000FC000BC000E171001C003127000FC80392EBDCF000FA67C38000D1C08000E103E600813BD00C6C00FF71E0800000080000705C0081803CE1000080003B8F00073D01926BDEF00003E7720700FFF00000030066000C9948CC6D01FF";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "F15D9B7C4C1EBCF400041DD50C5C81000000C88F1E80ED0000000000000C58000031ABEB46D10B3F32B8D602B10A8D2979754E434A00571F1CF1080C9DB00C7D810000005C00002ECBC000000000801E1800003039A9CB4883D01254EEFC8043E4A14C9433C01D44490000F40B0CDDF31EBD810186009E87032AB58100C3000080DFC00000802F01B4B9038147D834058FAD3ED5D2AC0C2A8D07BC0001EE67049F7F1EB58180B6006670002C3907000000000C00CB000080151B966108D89C214603FACFEEECF3D50FDCBB2B78C3012E67001A260F3183CCB60077781F01210F007E00000C7DDB00000005A879CD0088DCAD2F48D5104C2049888D378136D870";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "10C9878003910778018E86002E001F030381007E00000C7FDA00008118D3D33F21362ECF1D7C7004CC7CAA47FB7B3064B47810C2000010F1B378600600C08D0007B600DC003C00000E380000003099308E37A5AC540B6CE57FDF43E982987F4C6438F1C100213C1138B5BB73F62400E17D6C00110380E08000004F83182000011CBE78B2802E6D04CF17DFCDF761F7E09BE27562DDE103A3380038716E708C0030005D8083730380000000000F01197000000C0E800C11DE075A3629887A2D5A79F0252A6543EDE00083300000716F39010C81005EE100030183000000000F18987100000C9CC1AF0608F44629A3D623759B042DC4A8A520740CC3C990000370";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "80300C44810062340F001F8100000020441838F1000000B81F6B5E0E0DF54A9B97B69CB599409B08CF9F740E0F7980000766FFCFFFE0000091A80F001F80C0000070E0003AF1000000802E5A28D90DF9DE8D15E144DC89AB6D9B6BE5E09FFF7080000607FFD23FE66700E28400071F0380800070E0003A710000210C30E7A737B0B7807ED52747F55D4EB7C0A63FC09FFFE000000301CC9DC00FF700BB8401001E0100000070000011700000311CC685C121F99BDB58FF2377941EFF1FF95E18800F00E000000338001DC00FE700063B0CF31D9C000000740C03032001003101F463AA08C9D8E1693F0A465332512CD54E0BFC0400C0000800FE840FB80E6700";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "0792FE0F0001011FE0741E07B40488000000612E4895AFFFE9C0D7BA43069E666DFF46FE56EC008C1881000F010BFF666700FF33F80E0001000FC0741E03170E80000100032F1C8A72E8BA992CCD877F22A20BE675E252E0001C00810004000E900F270000F100F80001000FC0700E03FA000000030059ACAE408832134A427C84AF327705B5FDC94A30F81E01010060030C401F02000FC001D30000001F00210C00F900183F07F0E8929D9AA159F048FF23FB39C685AAF633870C3DFC1E913B0021E364580800001FC000070000000100010C00FA00180C03F0F954493390909F6C913AEDF007B569AE2CBE0CBCF81E937F0401F0F45800000003000066F000";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "C011D4C2F53C8D1026500087E10E0007E0001F0C0000000F79DDA5CB2E83D12DD238E7F6065A293575EFD6D6C73A5BAF2A008003D823C600850ED4AC0783E30E0007000FFE0C448C381F43F6AF5E9A7B1BD69EC446D2D1C066CE3ABC02FDAC58C58CAAC08103DA0CF6FF6361CA530F80030C0003008FFE0CE0FF782A86E86E559BEB52334732BFB4C3A24C7945A537ED2EB03AE46AFE31019AFFC4189761325C0F00010000670D1F6608F0F0BB4BA780C3D5D822CF1DB3EE8FC84556151D9AE655FEDE308DDB212E7881A18DFEC701086D5F80030000002084000000E00058F58F9019E29C7EDECF7E9629F0510B41F2D7767A52AE30C230D19F3C00A1CF233D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "6F2DF2B0001F3000006783000100E400DA2454338F92267429F6EDB7EF58DFBCF8C75BA61CE7573D327E6871B800F9F09CC54D2189E00188380000C700000100F0004236D0DEA6FE86A10E509C7DC9FD943DA04ABA829F48B5657A752FD4E8C025E7FFC54B9FB86300031801000000000300E400AC580D1775F0EC6584DDFF28521D33C7F2F4DBF7ECAE74541E8EA828FD6132003FC5985EEE3800F3800100CF380018000F0025AEE871DE430043D89DE03DC299C72FEF1E922E25D3F784F005AFA81A4C00D09FF4AE21D1B100E08703E0E960019AE00E03E42DE20DB94580D5FE5CC195E72929FC4A2906C2FA743BE43BF423D8038E00D75F8AA17C659E00C0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "87E3E0641E039AFF000F7CF5887284586F97C29BB81EF547C403E211F51EF1379D776FE602C791EA70D0413274FEFD980181800100E6A6C11BDC33EC7FA87F068AE10DE8439246B1392D8003F5239BE5E987F22B1731B5F671B7319061CC6DF3231D00C18001E346AE011BF8E0F3892804DAE9E531EB2FF2E613E5783A13534826D970F8A1DC784A573F7D471C9327D8E758F50100C1C001C706BC001B00C07D16340B127812F6E72CFD9D8A94DE1D1850CF236A99A68ED55951CD3017790493471A9EAE35E200C3E0010706D8001B30C03BE55076B32EB88435A1EC4F8F80A2E8362735FD3D4FDA0D8D157437F6E40E0CD2A9048F4E4D0E0083F0010004C000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "1BB0C032214D3865EE3F7D2B5AAB7E5D49B09B60E0EEF0958E2EEE6E4A64C93752F0185AB1FDCACED17B6081E0018E04C0001BB4CE5ACFBCF9F328853EFE65B08B3D51C4B0FD19BDD4221D5F11A2177BE3965DF5335A3F1251CEDEBAE080EE018E8884001BB5FE4A7E462CB78CD8A77BC3A8B006E72F407D6438A3527D07550067DDC5E9A2153FDA03EC59BCDD4BF0CE0E01858804001BBD726581E737999619573C0E0B2233D3495DF4781C64D9F2E2285071A967E9C00DC7BAF2045D3045290C00E0003300189FE395787C187C38D7516AC95F406B72F0C4E40E54C81B82CC5B4289E7FA8ED58E51BB03D58799FDC641960C00700003001C9FF1B5B42769FD";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N21
cyclonev_lcell_comb \painter|r~15 (
// Equation(s):
// \painter|r~15_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~15 .extended_lut = "off";
defparam \painter|r~15 .lut_mask = 64'h02A252F207A757F7;
defparam \painter|r~15 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "C32DB9BD5E51357BC1B282941A8D4B7A458DDE777AFFD9DE3C13FB84DFBD8FC30AE47196CE873E00C3001F8FF8B4AB73D39B64D298ADB64357C6F1E898FCB2DEF592567197B58C1597713AE2CC1F4C872F9CAB8E0B790C074E00C0001FC77EA464FDCA1ABFA99670C57A83CD981DECC9E0773E6E503072CB682E342D4B5F995A80642FA16B9537261C00AE0007001F803F84E703084C35B6872ABF3AB32DDA61D40F47AA6656881A5648FFC947D41C2F19571A68CEA094E43793FC0070000700000000003911CF3496D2CDFC38F4EA28D6756E0313DC8E601B018A4A01435611E834581794AC192FCA89C2699C0070000000000000004AB35B155966884F3163";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "0C9C0BD716FDAA6F8B5A4266A5CD9B043DAD337A1C452B9DD05F75B8CA6E0C800C0000008007800053F66E6248A0F5FBAB70FF770995B1E1DE2C28D7B31E99E419FFA4862954FD278FA8B8271A6AC0750E3C45006603E1CFC10070A06E3CDFE5FC7952204911DAE3AF7EA30914EF8EC35887CBBEA47241A294991C5ABFA38A0EB0099E1C50003C0F000FC000BC4E5AC99D9E1E9037655763FFE6703EE423368AEC0A2DE1E12879BA51024FA83E6C57BD8A6F4FCAE0C03000001F0003180FBB3585CE6EBFBFEA1283C7EC7F7120DADAC2465C9889D2EAF1D6D4D006859DB7B0B578848A2027D4EC0000000010FC0E190C94D47A2E932ABEE70A4FF1D9F1378B78";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "9303AFC1AC796D0BD455497741FFCEC9FEF5FC04B5F80831EE000000003C1007390BC7FF436FF79905208CE2A43A8D24D00325A19779668A5F9368B15A51C60A6CD18EF2D2FDDA01EC890FE00000001CE0003972814478AD40B71B5433E09DB1E7A35DCF08FE4F2936692E4F8868409709C6C3AED48E11FBD5E0C8F801E00000001CE000381091D2DE7E9A365CC2F62AF0D05797D9661E0F5030CBD8D228DC6FFE9D92BA03912F65E118CD88D3FF0D006100811F0003780A52DA1AEF5EE56C8937A1ECD9D44D1BF75DAF3E601129D5F7AD48B343A01D6312CA0F8D0C0D7FB7FF38040C0073C7781F80ECDD3C9043087DA548FBFDE78E264E6A52BBA8E51B538D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "5E69C23BF0D699996EEBD79DDE840DE3D3F341060C00010FF80F00DE5227E7E8977E874C5423A5EDDC6898960D6EADDD41078310E57715511D947FDE3632A1446DA028E261060C000003E00000B0B919FC45CE15DB5BEA82F8F4479DBFA3B98A7CFBC804F74933F2D20F36BF5C1ECA2290B4065FD405000F0C00F90000000083F705900F99DCE555D4203A19324C7E903CCAF8F71DFE2CE82914ED581C13E987DFD27FD79163D40DF80F0C00F9810000809E4B0AF22689168AF3D938B39E5AAF9D7AD613415B1192E00C947BE1A03CC08561D455008B909997A7C2060C0033F0000F859C5E797425A67559EA6234DDC21DBD7D2D949AEC1C316B882371FAAF16";
// synopsys translate_on

// Location: M10K_X76_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "3EC8C6E870E6F1BB63F025795F7AB6FA68E03B4CAA1942708ED05388785B907EFF39D1DDC78800008001000CC28BD11E38571E32AE9AB414DE685F3AAFE523AC655FC75865E9B390BC543B11BFD53FF9AE5EFF060E8FB780000000000009CD299435C7221BADF9C285755EF7D71AF575BE36BACFD7EAE80F3E54B4AEB9AAFDD6EDE2D076FE73DB07368000A6000001076BC0214FE49C201AF1F6481769FCFEFD8189A1507D796394BBEB9E7A1D5EB149237A74F024203C1F8B0F37A0CCBE0000038797677754A4E9E8EC69E4F41C2661B7F60BE2315B9E3000C56524090F63193632AE266ADD69803CF86E9C0CA0FCBF00000F35CB3F975C8C17C1C98E774682";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "40A89FF9758D4C668A1BCABAC6B88A4B3D7366EEDE862A273341FF318E230BF0DCB6C100C3BB9CE0B06459AB24516723FBDFA97AD2D03D3452268894414E8EB0866A513272606E399F1278B90031CE1C1F609CBFE003038BD24410EA9D22F6A855FC7BEC4F0CEC79E222EDD0C604423B50D78705E50F7F9888C258924EC300FF4F0C3F6F1CBF00000764CFD6351661C95F468AD4BAC95130B59244CAC84E421DA2B53702535EB2692C20C66A9916CF0A07006F08BB061CFF030003DA5061DAD7A8878B38303C288C76C9D15D418A537319B18C29350C63629720F383EDF88089F3C5F8DE3FB0B10038BF00C0C025282834EF0CDA62E12B0FBA43C7C0A15CFA02";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "B0435526392E8F85A0F9183BBDC0E31479C2178B068E1C20106038B600C0C781BE3A9FD6C1DEEDAD2934C330D36A93B8F77BEBE94368D667EB6150D937CEB6AEC61296B17553F38C30E00C2078A60083833E0D71AD9D3CDE2867C615680E2835728B0BDC66970A87E17A65E39D4849768C562A41FB1CFD87F94AE6789C8648A0188364A52497FE9E090A477593AA06B513F520C1896E169E65DD3EC78CC1643E1401F0536B184732AEA7F841F5801D3FF80000C1E196264FD636A644F0A5F0BF873BFC5E2D50DB0764A03B172F2777778AD5940FB70E55B637F722B77343F5C0091FF80000C39E129F48E69402D4341FB6082AFC293E6012096290FF90E94BD7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "76F293E6846BBF38E1B1461DDA7F0F5E9DC10100000000010147972A59597C295D85E220D9F4CA73028664C7CAC9D1531CAF480B9178D15EF386C1144ED6BCFF08C44130000000007E67D2E35F645205AFDD7C9034D973421341D0F955FA765C4515FAD9F4C92B224A74E588BED0E247831D10F5C0F00CC00000FF67563B19B032B9AEB7C1ED51B35A477B7191B6FD71303AE5DB87E175F5206001745E235A0025706618EF05C0F88EC00000FFF84F5E18F443C786104CC8CF6631060B337FE309435BE8C1DD7292767588F8ACC399CB024A74355805E7F8C4F00EC00000FF792718FCF62540E843A6966D63A00510FB9544F77476C219E406C6C06BE3728D42";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "7BE008001F00C000708C00C1003EC1067E81003B8900810980182B5E300000CDA9CF80F3F800800F0060008C806FEC6D8CFCFFF00C000E18E000012D0071001CC18E390000100F0000000000408CB0008D487931208800000039C000300F1C6FC48188F800E000000E00C00011300071009C808418E000000C0000000000013C9803FC327F3B00860100003DC01830001969048181E0000074000E000000197000F0009C1C809C0000000100000000E00502DC07FF0F563F0086010000A4C03C300009200C00F1C000017600043C00009C7800F0009C3C8180E300060300000000804F80EE00014ACD330060000FF0BC80003001CE800400718000C77E00013C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "F0009C7C00C0008C3C63C3F1000F03800003F0000A39EE18002A85000810000FF000000030001CC08000380000E324000199F0000038008EE0003C71831F000F09C00003F0008707C433FC8228001E000E0F003C0100201EFBE0800038380000000001C3E0000000000EE000BC70019F00CF09E0000000002B00017BDDCADC001E801E07003C8100011C92E580813838030373000181E0000000000FF0019D78018800CF09E0001FC0C06F000D3CF1A0B42013810001000781000138E3E58181F6003BC700034101E000E000020000800000020E0CE0C0700031E01FEB77603F90BAA8C05CAC8100008E0000003C51AD0089A603C00700010101E00000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "03900000920E0C0003700001C003AB070F3907F119C07CB6000000A60018001C31AC001D8703C1F000000101C000070010000F3FC3049A8E0C00247000000099EBFC1130FE6FE37EEDB7000080A7007E001C006C003E870109E000000000C000C00018001F3F81A4979C000F22700000033C68FC5533F93A357E60870000C093003C801F707786620F118401000100F08000C000180001B9FF20071100CF1C7000000300083E5537C3E8D6D9221F00000080301800076EF387EA9C3B4781000001F000008F0018000090FF01ED07003FC0700003033C993F1B0683A9DC36A61F00000000380000010F6F87FA1C13C781000001C00000180018800030008DFF0E";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00607870001300389930DC0001B83BFCA007000000E138990038FF6C370C5500A60100000B830000110018F00030188DBF0C2098FB70001300C39120E00901849266A0B1000007607818E0FEFEA37707D90003C3710003B8000000105E7800191DE1F99A9041610786030AB9E00080579001153800E0008003E1B03800FFF869EF03F8000381010003980000C0005E7800C70901981290806407A63002C7C00000533F21153C1E0F000304F03018003F07686F03FC000381000003900003E0005FF800F60300101230848607763002C7C00000736C71151C023F00000F806018000370EC0F0103000300300003900003E00019F800039F0018143029E7035670";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "000000000C01820000C000F0541C4F046A2C8B2A7564C0D1F54DBE251A9C0C38000083791E000FF4401F0000C0000066E001000000000C034E7001E000741C14462BDA15B1CF22D453B9504BBFE403890C70000087001E308FF1C79E8000C0000056C00380E000800C033F2011C0C0246D18F99BB915243D61EB3311B94DB1B54C892DE000000F803C30007186DC8100000003010403F007C0000E000CC08C71E007D0995D42405F888C1A4697BC889103DA0D208D7200008C010C3183F80FF00000C00003013001F00F80100E000CE080710107F059BB453A33812D3A64F58A7F8D037E23748CE600000701003181F03FF80000000003007800E00F0F380E00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00F0008E0F032059BA46D6B9ECD7B7FA2BB670CF1B3F684A0E0F03000101390000100FF800007800C3007800CC180F390E0000F8038E0F00C059B80CF856ADCD43CDAEB243FB058ABD430EFF830000019E80001FE0000000000083007B0CE4000F3900000000038E0700F849B1F39EFD61DF106378A54F371EF799680C3B99000001DE857C08F000000063FF0100330C6003243900000000038E0300F003B824FCD60F0EDF582001CBC461800E831C3039000001CC841E0700000000E0000000060E7006B07960002600018E8010F707BC03C0D638DB0AAEF820260F47238F0E3933F3000001EC041E030000000000000003042E7804B1F9F0002600008E8018";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "67079D237820977A34320B8EED4B50ABD2987B5AE60000016407CE1F00000000C001C30C004F7207008CFFC00172002EF0860C00000C303381B8FFDDDBB1CD68ABA684684257CFE001C0C0C3E037070C00FFC103E00C004F3007018C1FF870F8016CE0860C00000C30B8C1EA84A8B6FDEE9A21611B0D428C0FF001F7C000F078860C00FF8307F00C004E0000038C0FFFF07B01EDE1860F00000C303BF18883C5800276547C211425B2AC1FE01EFFC000F878800C00070383F80C00460000038CE00F1080004DC3860F0000000026B36C4893862DA84F70870E44B19800073C00C018F030C00C00070301F00C00460E06038C000310807C8007860C0000000020";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "1EDE0AADE43F1428A8C97851B13F001F38E0C0180080C00C00030300300C0046CE27038CE001F039799C0F86088000018020052C4D8E5B4C79779BC03220B41F00000031C0000080C00C00130300300C00461E2D038CF01070F900FF0F860180000184C57363AABBF2B762A21C120D15B40300000039C0000781C00C00190300380C00461C29818CC01001F83B3F1F8601C000018487614BDD8E244E24133942B0E8B60780003E3DC00007C0800C0038130000000003E03738E10E0039F901C01FA6200000000022AF68CB517974A25B7698E53EE0F13D1FFCDC80802AC0C074080301000000000FE0373CA10E1838F001C00F8420000000001DD0A1C24F3D63";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N39
cyclonev_lcell_comb \painter|r~14 (
// Equation(s):
// \painter|r~14_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~14 .extended_lut = "off";
defparam \painter|r~14 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \painter|r~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N27
cyclonev_lcell_comb \painter|r~17 (
// Equation(s):
// \painter|r~17_combout  = ( \painter|r~15_combout  & ( \painter|r~14_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\painter|r~13_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\painter|r~16_combout )))) ) ) ) # ( !\painter|r~15_combout  & ( \painter|r~14_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~13_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\painter|r~16_combout )))) ) ) ) # ( \painter|r~15_combout  & ( !\painter|r~14_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\painter|r~13_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\painter|r~16_combout )))) ) ) ) # ( !\painter|r~15_combout  & ( !\painter|r~14_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~13_combout 
// ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~16_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\painter|r~13_combout ),
	.datad(!\painter|r~16_combout ),
	.datae(!\painter|r~15_combout ),
	.dataf(!\painter|r~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~17 .extended_lut = "off";
defparam \painter|r~17 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \painter|r~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N6
cyclonev_lcell_comb \painter|r~25 (
// Equation(s):
// \painter|r~25_combout  = ( \painter|r~24_combout  & ( \painter|r~17_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & \painter|r~22_combout )))) ) ) ) # ( !\painter|r~24_combout  & ( \painter|r~17_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # (\painter|r~22_combout )))) ) ) ) # ( \painter|r~24_combout  & ( !\painter|r~17_combout  & ( (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & \painter|r~22_combout )))) ) ) ) # ( !\painter|r~24_combout  & ( !\painter|r~17_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (\painter|r~22_combout  & !\painter|always0~2_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.datac(!\painter|r~22_combout ),
	.datad(!\painter|always0~2_combout ),
	.datae(!\painter|r~24_combout ),
	.dataf(!\painter|r~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~25 .extended_lut = "off";
defparam \painter|r~25 .lut_mask = 64'h040026008C00AE00;
defparam \painter|r~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N25
dffeas \painter|r[1] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[1] .is_wysiwyg = "true";
defparam \painter|r[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = "7F28AD4454CE00338368DCDCD0C09652F90F4F9A4959E02D4B4BCCEA6C717C560642007A088FD83145C80FCD9CAAC0DAB49EBC82F996C14703FC7C44CF2BC83F278D45AF387516E730B2B54E850A1E141C3807C700421817D80CC2A86B132E929C8984FA48751CDD54077F0E11B7C7EBF5F8C8A53AA727B972A0EFCC89EAD3939C5BAA042BFCE6B24E4300114B965DA0B9BD8A6BB311D7750DA2F1C6E007FC8BC04BE5E31652A5DB29DA8CA0DB7AB68EA582F699B229B5033405628A13ED8F14E44A5F93E4D01BF51B10F6161C3007F00273814F1F23165A5BA510437927ECD3B60735C1C6EB5611F76023F3FD3B3874006DB051FBDC6DD0AC8824131646200E";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = "FFFC0CC58185C148D7A5CB5BEEA1BA22A0DF77F28A0C4B4B1E1B799E7EAF0278C70D416A96C6E47E917B7F6240DF18C2FD05867FFCE5805AF1DC1726D6A013B2D4272FC7E92FAC74298BCE3B0DF07AC402C34BB5A97B1CD9A6A0CA96155B7DB9A47FB87A300818EBC07E1D14ED2396AA29B757330A00EE6F917427AAD874C27F86F37C1C6BAA5D87397897E777FB08E2198791D413A5FFC00613C001E1FF182C6ABED6689693B6E9EE8FB58C52023DC5D09E7660390F4D1B110C128F3438531329EDF66154C56C4E01FC1D1384015E8BFDD3354130E96C5ACF618E34DAFEC026847B08D8B1180A4A53741193C511576CFE499B22BD3DA60F268FFC07F9738C04";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = "372409DCC561530993AA3D153C3B8C0BF13CC8473EAD919B0EB2B4E85ECE9CE1D1E24EBD6F36402B7ECC0D8B01F803E6301C28E4E3E1C44535FE755056D3A656C4F28640DC3B52D075B47D8B94684B8FD45D16EB6682B4C523E18AB094CEF71EFF06303C0B633B1E2B451B7FC94D817057C336483E02022B971EA0364432B268BB6FF085C8677E8A53D9D900BEB04A6B41F0008E0078080D0000EFDAB531BDDE8CC6E2866C09C38291B6D7857F384B504966EEA4DF5B64CAF006B4B24805EE4891C864FFC0FE00700316D1FFED2B5596D0A5D98E6F7185CE97800855973E1FB68370DFB0696631C69FBF42FD77F468C3D0EE1DC16E00FFFC00C016E93F0FFCB5";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = "5C62FF2485FE12268EFA746BCAAAE351A7F60705298F1847225C65BE51201944DC720B6597CE1C00FFFC07C035E6E1F0C3DAABEA0C3F2A16A76314AA4B1F6E563851B5FE2EFC1E1F7BB85E82A73491E15CC6E8030DA9F61EFCC03F1803E075193FEF3D5BC2E7CA1B3DD2B4A5D62891E613AFAA85F6DE1854E9188FB8D0D5CC256D8F3C55993EEAA6D7757EF80008007004729E18E8A55BF5C60EB2A81AD8295B90F8045351BA1F45F21227E79499293277CB9E9042BB61DA835AA7DF67FFC00000F0078D31B70AA2ABF62206D2348AA5D1585DFEAC3140ECB04935266EE8579BBE5187B03B9FB589EA804ACA30BD67FFE08000E0C7D7446D31FABE09E8720A64";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N42
cyclonev_lcell_comb \painter|r~33 (
// Equation(s):
// \painter|r~33_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~33 .extended_lut = "off";
defparam \painter|r~33 .lut_mask = 64'h014589CD2367ABEF;
defparam \painter|r~33 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF85478B905935B378C48CC1960F1AC7047AB73349BBFFFDC377ECFFFE9C737E";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = "FE23F8785E302C76C619A546B41DEA3B0825FFFD409B29A2EA57C7087338CE1FC2BA04B274ACF359FFF9D86FEE07FE80FFFEEE30186866C3A12A0841E6675A4FB3389572FFF9423429A595A8BE7B8A5CCC0819650044B5CCCF91FF33B87FEC07FF01FFF819D80134D0F677E3140D80ED406F063FF2AAFFFB434B6AB25AD77C37B132C801EC9983ABEC432DE1FF7891EFF307E03F7C1C0023C2CB09A2F43E302BD606F91B06244657FFFAC0B61BBBAA434168E49DC803C64993C0207DFA69FFF4EDCF038FC03F78E8D923C1ECF40F383CC1FD1A06E82F4205690AFFFEFE400A74697EF847458D4B82334C46D83882AB0B9FB8DCCCE1FFF8F9B06919839006EC78";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = "97AE21A43F75C400B88935B1EF9D3C9FF55576B678C3BC996F44D92164E6C9705A718FA3F9BFC3FFFF9F41450270040112DA9D74861194EF8CC16FD11D1AC01DCEA88ACACD5E7260BBB36F4D274EBD1EF4E61691AF7224871FFF7FA6C35C12F8673B4A97F0E7D7DA5D2BDE6B0241DDAEC004E140C8A016B14CA1BAAE5F4F4C90A5062E4E368DCEBD140E3F67183192A5DE209FDA60A2F1F2B7EB334CA431398F258F80063E94C754134E5B59FAAE1BCA0958DB214935EA966E45DF02003060916835BFF718DB8C4EE96B075E5FC177D7EF85D565000618AFDA5508C0D0ADBD4E4FCA76A322755FC0CC776EAD4AE23961E30CB6DF60FF2E5C2B330E5028F90AC4";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N0
cyclonev_lcell_comb \painter|r~34 (
// Equation(s):
// \painter|r~34_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~34 .extended_lut = "off";
defparam \painter|r~34 .lut_mask = 64'h0407C4C73437F4F7;
defparam \painter|r~34 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = "43B7F78F7E692D01FFFFFFFC3FE7F11F5540FC1E3C4D0D26263A9B291F32A17091A7E1DCE6D85B06DD91F1806C703C99C161EBAF43DAE27F85F0FCDFFFFFFDF7F01F3540F81CFF26F4269AF75C21529AC0300509DDD21698FE728293E5BC2FA60C9C0E5C043F0A3EDEE16F7DFFFFFFF1F977F1BB3520F03987B31A17CAF4EDAF0015675F935C79012103ABC90025E5B491A67B2381AA024104DF203852AF07FFFFF07B76FFFB8A9F07F2205DE80822D00BA0C4EE0E222625DAA88723F2AE5140724E3CBF62DB022C3DBE03803CA04E18003F87F1FCF1DE87C9A0E018F864D5B6927D10D5599C17D8FF6F5D963572E75ACA63218F22F896425D34807981F79E7D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = "0684FF7FFFF1FEF10FF7D7231E07D824D3A852B5C997661D84CA96AC3A7D49CA9E018BFB587ADDE5D0BD793BD8C339E7E13F64B9FFFFFFF1FFF18FFED0DFC1F80865885F536CCABAA8E3C719700B14BA37B782F165F327A7B2DF9142CE7BC73C4FC01E8414337FFE3FF0FFFBE3FFD04011700C456ECAD7539352F323BA0504A1D22B56E632AAA6264058C0328D3B78F3AF394280302009B57FFE3FF0FFFFF0FFEC7891F08C45D7C0DFAFCAD160AB5772A20692B333AFBFB0633B1AC71B06913D31C7AF31B80C27D80AE3FFFEFFF0FFFFF37FEC301BE18C655734D753DD50299D7584D8087AB51F7F8BF8E8BDCC3FF0F6D8C4A3182739DC08482E7BCCFFFEFFF1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = "FFFFFF7FCE709F018C66E894F050EFA50E9430FA7E1E5E83C7918AF4FB8370BFFF0EA4F2B3336170C60033D1FCA57FFE00FBFFCFFB7FE31FFBE08C4AA894DF91EC99A999FBDA75091E0CD8F6EA39CC7AC0F0770DCBF27D67F0C61E02B66E002BFF7F80FF1F07AF00611FFFF0CE4AAE815E9767BC913C4C042EF2F30B0011E97DAFA0F73EFFC664F1412C6C9FFC7FA9135E34FFFFE0FF0FEFBF3F631FFFF3DC4AAE81306995687B4E06895117D7F6B749A7D6055419D8FFF2B2E5B22C1061FE7897CDFF89FFFFFFE607FF3A7F63CF1EF33842AF9384A4976C73EA6D03C7333A3CFC8BC8D563DC9410FFFD14F2BD28FF007F236E323D38FFFFFFE7C7FE3A7F33E4";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = "0EE3F846AF9AF597AC809D218DAB60ECF9C9D3D8EEB7D570A3C1FFFCD4714357FE1C7F632DF3BD3C01FFFF0FFFFE3A7F78300FE3FF77AEA636012ED07C02FD2CF457DBFD34A2EE87BF435747FFFF2870B8A9800C3F4F2F07917C00FFF70FFFFE3A7FF83003C3FF3D6ED5A92839523A0576F785673FFBE26D2EF1F7927A73FE7FD7FEE395FF1F3F5F3088093CFF3FFF0FFFEE3A7FFF100001F389584D2C2D59A23887BFC52773EC7F7E2C24A32AD806C1FC00080100CD07FF3F2F1C740F3EFC3FFF8F3CE7387FFD99100001C9504D2C0EB622CA939B9C101DA17A5507E1CF75FF2837F80F0F7A4CFB300FBF23907E0E3E7EFFFFE37CFF387FFECF210100E7504D";
// synopsys translate_on

// Location: M10K_X76_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N48
cyclonev_lcell_comb \painter|r~31 (
// Equation(s):
// \painter|r~31_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~31 .extended_lut = "off";
defparam \painter|r~31 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \painter|r~31 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = "B233A60065C588FF2703817F081CF6FC90F8C489FB35229AA695B8A114C4C4BB67FFFCC00EE1F35CA01C396303F0CBBB6A4ED2F747F3BF5BBCF8E80F41407BA83FE681392BC41720150C6AEAE3376895A4B2BFFFFFFE0EF0314CB0307C9C070D0BD897B7255D08C84B7BBE6017F8D50A04747C3850557EFBD8877DC39C9F7BD34F087630BFFFFFBF2EFE39ACB067FB626C0AA4D4CC6EC9617D51C125198FF436AA201B3AC323D0D2FE02208483D7A5478731D289E079E7FEFFFFFFDF30DABBCF709D1803B8D687965735AF093A640221B304D791636E504C9F5C3E0ECF3DA3E3A05CF11CCAC9084147FEC7FFFFDFE0D35FC7E5A3D3034308E6FBB09C8E9E399B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = "3EE3290E22AF983787FF93131C9F31FF77F69D10DF8589D100C6EFFF82F9FFFFE1248F8FE1BAA4F77284B2E9C99FFE2E3685B0E7F8C1712B3C2D841C2F92193ACE072883F0287C591DC782B9EFFF8739FFFFE30AA79F864AE3BE3B4FA670746A58802AF481845164F90B2E57862460843CBD1B0C1C43D6A1041971B28499CFF38F3FFFFFC7DB66B138820B460DAE638B6B6238CBD223C9C5E9AEC507E1A63AAB98A538D24EFC1F4A87D09B5434781BD2E73F87FF9FF9F3CF3023C0731FDC1B1FC8AEB3ADFD4FC2A04CC9ACA6A1E8C440AAD1838BEF151CEC1C8CD75D4ECC65987622C31F87FF9FF9FFEFBC33CF8AE8A23B0008715D6C1C86B8C86711F89E9FAE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = "656EB4864724D0FED7E71CE313F9E6F7FF6E06E9C31F8FFF9FFB7FEDAE304E971759CCFEFB51DE0C6BB85C971F776F9C5EF8203354D6F7DBD3796C2A805FD71642853000FF6FFF3F8FFF9FFAFFE8AC1C276F0B5DFF9C84721319FCF77999CE7A2DB991C0E6099C35EB1400F64EDA801F355814E71089FB22FFFFCFE71EFEFFE52C0398EFE5240189F11AE37BE6DEB44EC7BB0C5E04A58DD669B42998E6EA4C1201944D7279642F0C9DA70FFFCFE61EFF78F6747CCFB1F6A61C12398C06DE3AF25534F3E5C67C9583C851AE44AB00E01E86D103707017C4EC5A0AAE730FFFEFFF3E7F78F2967E40100959E66495FBCFEF3B1EC8D9E05400BD230A982FCD8528F8";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = "E8D5F8520E0E9B394CFDCE6A37763FFFEEFF3E7FFFF28A672017E353C38555506353D24D0A3BC5318BFC008B5F30D8063100A94EFF4C9EF314AD946E6B1120C8CFFFFFFFBE70FC902AF71F8C04A604622936697574290ABBA17866CB96CEBAB59941E91E28A4077F3FBD1AF2DA13A21D7D94FF7FFFFE3F70FFB0E23F1F8E025CF26924E64D9288A0571EF3A25469A1DC52220EC6132C0F18E6733F2707CD3B0D9E7A2C6CFF7FFFFC1F63FFFE95BECF9F18223B2E19B0A631D31A33060C0DAEC9E5FAD6BD5EC44C6F50360BC221F7E2BE480D8174642EFFFFFFFC3F63FF9F2ADC0E3F3CDA1B269C25857CCE6B8ACD93B47513BC87F21AE5C7E1186FB17B36210F";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y21_N18
cyclonev_lcell_comb \painter|r~32 (
// Equation(s):
// \painter|r~32_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~32 .extended_lut = "off";
defparam \painter|r~32 .lut_mask = 64'h40704C7C43734F7F;
defparam \painter|r~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N39
cyclonev_lcell_comb \painter|r~35 (
// Equation(s):
// \painter|r~35_combout  = ( \painter|r~31_combout  & ( \painter|r~32_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~33_combout 
// )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\painter|r~34_combout )))) ) ) ) # ( !\painter|r~31_combout  & ( \painter|r~32_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~33_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\painter|r~34_combout )))) ) ) ) # ( \painter|r~31_combout  & ( !\painter|r~32_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\painter|r~33_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~34_combout )))) ) ) ) # ( !\painter|r~31_combout  & ( 
// !\painter|r~32_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~33_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\painter|r~34_combout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\painter|r~33_combout ),
	.datad(!\painter|r~34_combout ),
	.datae(!\painter|r~31_combout ),
	.dataf(!\painter|r~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~35 .extended_lut = "off";
defparam \painter|r~35 .lut_mask = 64'h02138A9B4657CEDF;
defparam \painter|r~35 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "BDB6292A1F4181FF69FA3FFFF8F9FEF8F93FFEE85012CDA1A67DC5FF15E024164B89FE6EC74A83FE8782C09F2A99FB7B65B4FB4C1092176E99D7EF6A3FFFF8FBE3FCFE3FFF9C43979226647B601A6410C56C96A038A428F9FC60771E479E98B7DD6B38C7291C4DB9B3FF14B72326FFFFFCFFFFFC7F3FFEFCA50BBA053E4A7F3645F85A3A13FFF315B8E6D6E4227FF043D61FEBCA18C0033425A97C78328286CA1FFFFCFFFFFC0F7FFC1ED514FEAFB888B7E78875CD59126BFE3E274709C567A912C5D6999C34859BE5D06A34A076C311B725CFFEFE78FFFE0F7FFE1C94E9C2D1E8BDDDEDEB72A571154B65A552E94BB5126B8534B17C10D99FBC1EC6A1C48186";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "C62F46A563BEFF70FFFE3F7FFFC377744B3FEA3F7051C2E11AD3FD83B76AEFDD2977215FA486FFBF33121FAED533F600860F638EFFA5319FFFFFFFFEFF7FC70193E6D78A3527DB3F1F78464CE689EEF283698693389D4022D1CB90E8BFB65AD9D0C086FFF9F331A93C99FFFFFFFEFFFE03ED0D0C59682E103F1091C208DA9411C4FB9699628FA7A78549DBEFEF5B57354E96D7406DF03E629643BCF9FFFFFFFE3FFC30C2013A9BFBEC8ECDBD0E5740706BA79449656B16B5DBECF822599AC6B02E1C63A102ABE9F09C17AFADBC69FFFFFFEF9CFE073CA1D72575C9E3A27B23CDC11B525994E4A659CB3B14F9AB2328FEF89AE7B8D238C62E881078FFC5D320FB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "FFFFFFCFDEFE07787A18B90687BD1FB53C985B62C08F060EF6EF66AF4DED01372CA5B86614C2C5E01920831EF8F91813601FFFFFFFDFFFFF0C47605D57240EE3989E2BD4E681C96ED89CD4824606DE5B0865312AF1CB4E2AF28B09D89FF7F1C13E20E01FEFFFFFFE8FFFF8505C3C0E782C5EB712C28E71B925FD4F255424A6493A50298FB5935BAB4F8D7E9CA75F9867F107FF3F84BDC0FFFFF603FFF3AFD8F45F26BAE5825CC57A69FD32F021B7BB13D6B0261D52578E5996E427BD3C9E5F97D87FF11F60601FF8C0FFFF3387FFE74EA3D884E7C9BF55C9FBB8FBECABDBCC053A0F577D9A95975E34153CDB9BC2E54BA5E8DEFFF11FD01E1FFFE0FFFF1FFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "C6D29CB32CD8C47927733B284E1A92D7CA3F2A04F09960275A97DA37E9461E47C9AF94161F9FF100CDFF7398F9FFFFCFFEFFC7D2FD41DD807DD32B7FF42BEA693E5C89EA81716B337FC90F500CCADBF4BB35C2D9C99A7EFFF187C5E7DF99F9FFCFFFFFE70C9D6E79778F901E0B6770C5FD5E7BB2F41A546BBE664BF4DAEDE6991DF2BDB1AABCE7E4FE7FCE0FFFCEC79FF1C9CFFFFFFF99EEF68117A8FD3F24B48BDBF05AC408945F21FEAC0F9A00A8FC6A043091B4B54B8A7820FE7FFFCF9FCFEFDFF1C9CFFFFFFF13D9F6C7EB70C187F592C453BA6B03B91A2DE32D743374DA9A1CB7A69004CA8917C21C4FFF7FFFC79FDFFFFFF3D9EFFFFFFC23DE0A404AC0";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "FFEFCC61F2FF7CAFC860FF781FF1FFF81FFFFFF3FFFFFFF1C66C35AB03368B63E5BF5F97E35ABE3078D729FA20FA0F34F7FFFFFFC43CF0FF7CA1E730F87C1FF1FFF8FFFFFFF3FBFFC7F02CDD5B107B5B5934B2F8AEB731D602A0226A5D47BF703CF7F7FFFEFFC60FF00018C0F39CF07FFFF3FFFCFF7FFFF3FFFF87E2107BB073B37E4350EB24A377452C2DF642FA74446359EF1877FFCEFF86FFC0000F3FC39FF0FFFFFFFFF8F3FFFFF7FFFF47D1D9C87BDB2C98A30DF3FDA5F62BA545723A43D3DFB8B9A3BD3FDF87FF9F8FFEFF09268E9FFFFCFFFFFFFF7BFFFFFFFFFFE460AF92ACB4D308B55CD0CCE5FF36F9EC6B0C2F1113909E32461FFFC3FF9FCFFFC3";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "18E3FC3FFFE0FFFFFFF87CFFFEFFFBFFE692497D9587BD2368D5EF76E3F83E64B135F3FD72210FB1DAD78FFFC7FFC7FF63033BE001FFFFF7FFFFFFF8FFFFFEFFFFFFE605CAA5742F395B29CFEAC9E1BEDBDB98C24BFF7ED18127A429CFDBFF3FE3F800033A803FFFFFFFFFFFFFFFFFFFFCFFFBFFB4DED58D7425C370F2B9A428E15D7DB0552829ECF19EC5F28E58C80FFE1FF1FFC00345C0B1F8FF0FFFFFFF3FC7FFFFFFF0FF3CCE7DA6F5DA36CCE9DF045788989FDEC0042655F31AA71802A1CF8FFC330030E00241615876FF1FFFFFFF199FFFFDFFF1FCFC3C5E8357EDCB08EF455F9CD45128F42DB0A1F27FDBCE7D14A1C3DFFC71003060764FC0C877FF3F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "FFFFFF9FFFFFFDFFFFF0FC76D12AD70EFDD5BC5EED6DADC49F42D102569A053C7ED866A3FCC7EEF1F0307EFEDD804871FE7FFFFFFF7F673FFCDFCFF3F83BA6896BA3E85ADC92AC5447E7C2EE85E9E86F8FB74FA37A62CEF0E3F8F17061E4CB7CB4F5FF3FFFFFFCFF6FFFFCFF1FFF8600E7436FEF66244A188182CB8A40D65C77446274DA2E21A079913FE348FC7020E472DFA709FF3FFFFFF8FF7FFFFCFF3FFC0F4398225573034CD8D12E6F553F4E0F34FBC17B4CF2071E249D05C0108EFC7087E6138F641BFF3FFFFFF8FF3FFFFCCF3FF811B5DCDBF71077429C5BE21716D53B6B79A4C7C54D42DD635C3C3006FC77FC31CEFC02CF2CFFFF7FFFFFFFFF3FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "FCCF3FF1EEF0C0EF548B3DCDC7D4C17B7964371DE813258D72C529D26FB0D8386179F839C1FC864FA0FA9F7FFFFFFFFF3FFFFCCF31C620C243C2D6204F4F03B88C8F3A133A4A761E5794EDD48059D58813276B79F339C0011F4FA1831F7FF1FFFFFF7BFFFCCE01D921167325784F700D51021BFA2C73C46640979E3B7DD890311A97524D3579FF39FC12177FA3320F31F1FFFEFFFBFFFCCE01D3A03E18FBA9725EBE7F589266D00CBF044C37A8F13E0F97429224EEB28471FF79F3FA137F2372F3FFFFFFCFFFE77FFCCE01D3400DBE6C3ED9DC1F8CC03EFC7C0F7727BB712D693B1E403DFDAF7B5484C3FF3387E7ACB8C364F3FF7FFFFFFFE37FFECE498C21BB";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "EA7B96073FE17F0FFFFFE38EFF8E7EFFFFFF3F70FFFF03FFFFFFFFFFFFF3BFFFFFFE771A3FCCC7D4B9B861B7220C977BF7BF5E7CDF593FE0FF0EF7FFE3CFFF8E7EFFFFFF3FFFFFDF87FFFFFFFFFFFFE1FFFFFFFFFF1399B5AC1C1921DA948BB9399498430BA5E81C17FFFF0FF7FFE38CFFCE7EFFFFFF7FFFFFDBCEFFFF3CFFFFFF20FFFFFF7FE9A38F072B8F51420760D77E7DF5DFB5651D41E2A3FFFF1FFFFFE380FFCE7E7FCFFF9F8FFFDFFEFFFFFFFFFFFFFFF7FFFF7FFB9A348AFBED3B2BC7A0B2CA55767F8D5462F142C73FFFDFFFFFE6D9FFCE7C33CFFF8F87E0FEFFFFFFFFFFFFFFFFE7FFFFFFFB42203E37E2399D20A805E67100E8B5236AFFBAF70F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "EFFE7FFFFFFFFF87FE71FFFFDFFFE0FCFFFFFFFFFFFFFFFFE7FFFFFEE724F04A2106EE22C37C03F77F64B5D9D9781D8BDF07EFFC7FFFFFFFCF87FFF9FFFFFEFFF879FFE3FFFFFFFFFFFFFFFFFFCF66A9C971E2AAB539E9AC810DD3684F78078119D35A3EFFDE7FEEFFFBC78FFFFBFFFFFEF3FFFEFFFFFFFFFFFFBFFFFFFFFFFEE3714792B96BA638C3E487ADC5DCB6ACB596B6B65E1EFCDC7FFFFFFF7F8FFFFFFFFFDE7F7FFCFFFFFFFFFFFFFFFFFFFFFFFFF3F13FEBF1DEF3912675F168A78B23F398313D96BE1FFFFC7FFFFFFF7FC6FEF37FFFDF1EFFFCFFFFFFFFFFFFFFE77FFFFFFFF3E3FE3CAB8EFF5D96CDDD51D0D2FECC41D807D54FFF3FFE7FFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFCFFFFB7FFFFECFF0FFFFFFFFFFFFDFBFE7FFFFFFFFFFC7FFC8C6257D78CA36AD7D5017F66BDDBF82CA8FFFFF7E7FFFFFF9003FFFFFFFFF64C7F0FFFFFF3FFFFF8F1FFFFDFFFFFFFFFFE0AA842D34BAFBFFCAC28A176C8C3138BC6B1FFFFF7F7FFFFEF80033FFF9F8FF06C3FFF8FFFC7FFFFF8F1FFFFDFFFFFFFFFFF0D271DEBA6C93E535568544E2D9C1A7A7B03FFFFFFFFFFFFFFE337E3FF0F8FF47C3FEFFFFFEFFFFFF8FFFFFFFFFFFFFFFFF3EC1C99FBB1758F8FE972BB125F8BB11C8507FFFFFFFFFFFFFFFFFFE3FF0F8FFFFC7F00FFE7FFFFFFF8FFFFCFFFFFEFFFFFF0C7EABBBB4E757C02D8F8AC1171771AF68A003FFFFFFFFFFFFFF7BFF7FF1F8FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFEEFFF0FFFEFFE01F8FFFF84FFFF7FFFFFF9F8E0AD76550E0040C73EE1A3095B883A159E91FFFF3E77FFFFFFFFBFFF9F8FFFFCFFFF1FFFEFFF03F8FFFFCEFFFFFFFFFFFFF8FE9FF1D091FB7B85AAF988C7740DDDDA9ED1FFFE3FF7FFFFFFFFF7FF0F8FFFF0FFF07FFFEFFF03F8FFFFC07FFFFFFFFFFBF73C7DCD319A6CF26DED766710CF9960745FDCF07E1FEFFFF9FFFFF3FE0FDFFF03FFE2FFFFFFFE0FFDEFFFF06FFFFC0FFFF1F61E92506533976A5CB6CAF21293866ADA3FFC203E17EFFFFDE1F9F3FF7FFFFE03FFFFFFFFFFFFEFFFEFFFFFBFFFFF3FFFF1EE3B6D336CD4869A685E43B75BC598D0C63FFC307E17CFFFBFE0F0F3FFFFFFFFCFFFFFF0FFF";
// synopsys translate_on

// Location: M10K_X41_Y57_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "F8E7740159DDAE3FFF7FFF7FFF0E3CFFE1FFC7FE7FFFE1271EFFCFF864E7CFFFFCFFFFFFFFDE7FFFFFFFE3FFFFFFFEFFFFF0F9C74000E36FAA7FFF7FFFF00F8E3CFFE0FFE7FE7FFFE3671EFF8FF866E7FFF7F1FFFFFFFFDE7FFFFFFFFFFFFFFFFFFFFFF0FFC36480DAB2BC7FF0F7FFF01F8E39FFE3FFFFFE7FFFFFE71EFF8FFC37E7FFF7E1FFFFFFFFDE7FFFFFFFFFFFFFFFFFFFFFF1FF812081609AC0DFFCFFFFFFFF4FB9FFCFFDFFFE7FFFFFE73EFFCFFF3FE7FFFFE1FFFFFFFFCE7FFFFFFFFFFF7FFFFFFFFFFBFFF19381C83A3BFFFFFFFF3F9F7FF9FFCFFCFFFE7FFFFFE73C1FCFFF9FE7C7FFE0FFFFFFFF8E7F07FBFFFFFC3FFFFFFFFFFFDFFB9F81786E";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "8BFF1FFFFFDFFF7FE8FF8EFCFFFE3FFF7FC7DFDFFEFF3FFFFFE700E1FFFFF9F3FF88FF1FE0FFE7FF87FEFFFFFFFF98049D9CFF7E61F1FFFFFFFF1FFFFFCFF3FFFFFF7FC7DFFFFFFF7FFFFFE30FF1DFFF38F17FE8FF3FE3FFFFFFFFFFFFFFFFFF9B0457FE687EE5711FFFFFFF8FFFFFC777FEFFFF7FCFFFFFFFFF7FFFFFFFFFF1DD8738F17FF8FFFFEFFFFFFFFFFFFFFFFFF83F067439EAFEE570077FFFFF8FFFFFC73FDECFFF7F8FFFFFFC7FFFFFFBFFFFF19807FCF1FFFCFFFFFFFFFFFFCFFDFFFFFFE03F86E90BCBFEE178FF3FFFFF8FFFFFC7FFFFFFFF7F8FFFFFFC7FFF7F7FFFFFE09807FEF3FF1CFFFFFFFFFFFFCFFFFC1FFFE03FCFFF498BFEE179FFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFF8FFFFFC7FC7FFFFF7F0FFFFFFC7FFF7F3FF3FFE1DDFC6673FF1EFFFFFFFFFFFFFF1FFE0F7FFF7ECFEFD2FEE4E1F1FFFFFFFF8FFFFFCFFC3FFFFF7F0FDFFFFE7FFFFF3FC30FF3DFFCEEF3FF3CFF3FFFFBFFFFFF1FFF0FFFFFFE7FCF327CEC61F3FFFFFFFF8FFFFFCF1C7FFFFF7F0FDFFFCE7FFFFFDFFF00FBFFFCFFF03FFC7F1FFFE03FFFCFFFFFFFFFFFF87FFC3069FEEFF3FFFFFFFFCFFFFF8F1E783FE7CFFFBEFF8EFF3FFFFFFF38BFFFFCFFE01FFC3C8FFFC07FFFF71BFFF0F7FFFFFFFC5D0BF7FFF1FFFFFFFFC7FFFF9F1FF7F9E7C7FFFEFFCEFF3FFFFFFF38FFFFFCFFF0FFFC7E1FFFE4FFFFFFFFFFFBF7FFFFFFFFDEAFFFFFF1FFFFFFFFFFFF783F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "1FBFFBE7C7FFFEFFFFFF3FFFFEFF7873FFFCFFFFFFFCFF1FFFFCFFFFFF7C0FFFF7FFFFFF7FDC361FFFF1FFFFFFFFFFFF003E0F3EFFE3C7FFFEFFFBFF3FFFFFFFFCC3FFFFFFFFFFDCFF3FFFFFFFFFFF0C0FFF97E7FFF0EE17741FFFF1FFFFFF7FFCFF003F87FEFFE3C7FFFEFF7BFF7FFFFFFFFFCBFFFFFFFFFF0CFFFFFFFFDFFFF806FFFFB7E7FFF0846B651FFF79FFFFFF7FFCFFFC3FC7CFFFE3FFFFDE3F7FFFFF7FFFFFFFCFFFFFFFFF1E8EFFFFFFFFDFFFF007FFFDF7E3FFFF0694A57FFF3FFF7FFFFFFCFFFF7FC70FF3F3FF008E1F7FFFFFFFFFFF8FEFFFFFFFFF1EFFFFFFFFFFFFFFF8C3FFFDF7E1FFFFFFBB15F8FF1FFFFFFFFFFFFFFFF3E79FF3F3FE00";
// synopsys translate_on

// Location: LABCELL_X42_Y43_N21
cyclonev_lcell_comb \painter|r~28 (
// Equation(s):
// \painter|r~28_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~28 .extended_lut = "off";
defparam \painter|r~28 .lut_mask = 64'h04073437C4C7F4F7;
defparam \painter|r~28 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "8B69A554A7FFE681E000FFFFFFFFFFFF1F998B8F2D2631286D1832D95B8FF8020201D4D24F42FC576A6C1CA7003F470125E299B838077BCFF8001FFFFFDFFFFFFFFFFF9F70EA21E7689787C23BB298CF3B1994400BB12ADC73AD8C6DBB5FCF33DCA6853E4DF28E70BBFFF8001FEE6F8FFEFFFFFFFF9F1E240CA49AA4E60CDE7D4E20C808B704704760560250380D4F40AED0B35817C1E3088B2AFBFF3C007FC7FF0FFCFF7FFF7CBFC2B7B6729424E49162BB5141475CFD824A49C40841A49ACE820EF30CAF5898D8922D632707FF1E00FF73F70FFFFFFFFF7C7E41428933103E9442A9C9899460638D4A3BD78ADEFA28E637F995F52CD59525577A56A6D20B80";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "0C00FF3833FF7FFFFFFFFEFD72A212B5511B46E2E9DD737854A7C9C8635616EA5A518C96E13B66E1AF5DBD2A1C7F3EF5CB860180FFFC1FFFFFFFFFFFFFFA13B16DBE5DAD41F02471CE128632F4E3026324185369C0522692D7F29F95F12C30E4A8C5F80433E1FFFFFFFFFFFFFFFFFFCC1534424D95E74D69805F87C8B36CA28B6006AC60E6D99BD32D04599DC22D9FA7BCF55B52BC0073F3FFFFF6FFFFFFF8FFFEDEEE80EA7DD3A36304021B2191D9E84F8832E87131FB93F36E90A31006F61FB47EA9F1CE73D820111F3FFFFFFF7F7FC0FFFFFC859A3FE51F8389000AFBC0435E53D1C6D4DCB5919787B339BA40DE775FFE2A3C4D344865B87001FFFFFFF07F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "7F3FC0FFFFE46D941C2E458DEEFB404FC4AC4952CD4B37891053CF019A6766D665515516A575F62CD0E623F001FFFFC1C03F603FF33FFC8666E74801DC6705DFC60A90FC6792824D62E627B62C51DA3E7EFAB2015DF21FE563062B18C3F801FFFFFFE177603FFFFFF82E65E56FFE4EAD6F32866408AD5CC6010D923C950DE7E9960FE6F942EA2977F22FE3BB580743FE077FFFFFE1F3C33FFFFFFB7E8564C7AE9F224E92DE9050DBF06CC4B49B2C849B59D0B18E470BDA8A05CEAF0F85E3E9CE13FFFFFFFFFFF1FB877FFFFFF6749178D0860AD6D182215833C99BADDFCDE93B8DB57E33B147FA300F8BC4DF3F8EB4E7FCBE59FFFFFFFFFCFBFF8FFFFF1FE53A";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "4425919B1179204BB8E20687EAF44591B4E726141C6456A4E88E38A1C5D9640B204A45E168FBFFFFFFFFFF7FFFFFFFFF4BB2345320A846B14FE27CD5B011752D0C80702FA254CF9146340C69A30D1FD5FC8C68DF31E17DFFFFEFFCFFFF0FFFFFFFFFCEAE0F8608CC0441ECF48646A06B4DC4AA1B8BAB1B43DB544B10846E65730DD9B81C6BF743FF7FFFFFCFFFFFFF0FDFDFFFFFCF611BBB5080792F64E31B55A41B7C65AE10519C73F298B48C8928D210D3E43D66215AF7B5F3FFFF0FCF07FFFFFF9F0FFFFF47DCE41DC4AA2668A53D1A0907390DAAEB33622CC31204D1C78FF97E4708FDEEA49B9A0B09DEF3FFFF8F83FFE7FF9F0FFFFF3B74A9E0560BC085";
// synopsys translate_on

// Location: M10K_X69_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FE78FFFFFFF87ECEE3FF0FFFC0FC030FFFFFFF7FFF9FFFF7FFFFFEFFFFFFFFEFFFFFFFFCE7F7FFFFE1FFFFE38F701FFFD9FFFFF8FFFFFFF93EFFE3FC03FFF8FE3F0FFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFCFFFFFF7FF3FFFFE78F739FFFFFFF1FF8FFFFFFF9FFFFE7FFFFFFFC7FFFFFFFFFFFFFFFFFFFF3FFF7FFFFFFFFFFFFFFFBF7FFFFFFFF7FF3FFFBA78E1FDFFFEFF90FF0FFFFFFF9FFCFE7FFFFFFFFFFFEFFF3FFFFFFFFFEFFF30FF7FFFFFFFFFFFFFFFBC7FFBFFFFFF3E0FFFF878EDF5FFFC7F8FFFBFFFFFFFF7FC7E7FFFFFF7FE00E1FE1FFFFFFFF9EFFF30FEFFFFFDFFFFFFFFFD861FF3FFFFFF0F3FCFFE39FFF3FFFE3FBFFF8FFFFFF7B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "3707F9FEFFFFFFFF1E7FF3FF7BFFFFFCFFF71FEFFFFFFFFFFFFFFFDFF3FF3FFFF8F0FFFC7FF39FFF3FFFE3FFFFFCFF00837BFF07F9FFFFFFFFFF3F7FF3FF7FFFFFDDFFF79FEF3FFFFEFFFFFFFFFFFFFFFFFEF0FFFFFE3FFF9F9F7FFFF3FFFFFFFF00FFF9FEC039FFFFFFFF00FF7FFFFE7FF77FDF3FF7FFCF1FFFFEFFFFFFFFFFFFFEFFFEFFFFFFFFFFFF9F1FFFFFFFFFFFFFFFFFFFFEFFF039FFFFFFC0003FFFFFFC7FE3339FFFFFFFCF1F00FEFFDFFFFFFFFFFEFFFE3FFFFFFFFFFF9F3FFFE7FFFFFFFFE3FF1FFFE3F839FFFFFFF0001FFFFFFE7FE3639FFFFFFFCF1F00FEFFDFFFFFFFFFFEFFFE3FFFFFFFFFFF9F3BFFC3FF9FFFFFF1FFFEFFF3FEF9FFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFF07FFFFFE7FE3F39FFFFFFFCF1FF8FEEEDFFFFFFFFFFE7FFE3FFFFFEFFFFF9F3BFFFFFF0FFFCFF900FFFFF9FFF9FFFFFFC7FFFFE1FFFE7FE3F39D1FFF3FCE1FFFFFC6DFFFFFECFFFE1FFF3FFFCFCFFFFF9F7BFFFFFE0F7F8F7FFF03FFFDFFF9FFFFFFFFFFFEE07FFE7FE3E39DFFFFBFC71FFFFFFFDFCEFFEFFFF871FE1FFF4FFF00FF9F3FFFFFFE1FFF1FFFFFFFFFFFFFF9FFFFFFE3FFFFC07FFC7FF1C7CEFFFFFCC73F0FFE7FFFFEFF03FFFC01FE3FFF4FFF80FF9FFFFFFFFC7FFE3FFFFF00FFFEFFF9FF3FFFE3FFFFFFFF7CFBF1C78FFFFF98C7FF387C3FFFFFFF03FFFC06FFFFFFEFFFFCFF9FFFFFDBFCFFEE3FFEFFFFFF7CFFF9FF3FFFE3FFFFFFC07C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "D9F98F8FFFFF1E87FFC0783CFFFFFF03FFFF8EC3FFFFEFFFFFFF9FFFFE99FEFFC63F7EFFFFFFFFFFF9FF7FFFE3FFFFFFC07CF1FFFFCFFFFF7F87FFE7FCFFFFF3FF0FFFFFDFC3FCFF3CFFFFFF9FFFFFDBFFFFC73F7EFFFFFFFFFFF9FFFFFFE3FFFFFFF37F71FFFFFEFFFFFFD1FFFFFE3FFFF1FFFFFFFFFFC7FCFF3CFFFFFF9FFFF7FFFFE7CE3F7FE00003FFFFF9FFFFFFE3FE7FFFFFE761FFFFFEFF00E7F1F1FFFE3FFFFBFFFFFFFFFFFFFFFFBCFFFFFF9FFFE7FFFFE7CE3FFF807803E7FFF9FFFFFFE3FC3FFFFFC7807FFE3FFF00E7F1E0FFF0FFFFFBFFFFFFFFF9FFFF7CFEFFFFFF9FFFE3DBFFE7CE3FFFC0FC07FFFFF9FFFFFFE3FC3FFFF3C3C07FFC1FFFE0";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "5B4816EA9F870FFFE7FFFFFFFFFFFFFF3F9FFFFFFFFFFFFFF0071FF87F7FF166FFFFFFFFFE7FFFFFFFFFFF9F1941AAD5793FB5401C8D39B10FF3FFFFFFC7FFFFFFFF3FDFFFFFFF0FFFFFF81F9FFB7F7FF1E7FFFFFFE47F3FFFFFFFFFFF8F384CF887D68738A0D1C3CB11CFE3C7FFFFC7FFFFFFFF3FDFF8EFE70FE7FFFFFFFFFF7F7FF1FFFFFFEFE03F3FFFFFFFFFFF8FBBF0C61765FC19906A2E5A0FCFC7C3FFFFFFFFFFF87F3FDFF8FEE7FFE7FF7FFFFFFFFF7FF1FFFFFFCFC03F3FFFFFF77FFF9F7BA42BD9B270ECBDC04889F88F0FC7FFFFFFFFFFF81F3FDFFCFFFFFFE7FFFFFFFFFFFFF6F1FFFFFFCFC7FF3FFFFFE71FFFBFFAD421A340F9DAE5FFE3976F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFF3FE7F7FFFFFFFFFFFE7FFF0FFFFFFFFE6F1FFFFFFCFC7FF7FFFFFE71FFFFBE509C8DE17D95066950A891FFFFC7FFFFFFF3FE3FFFF7FFFFFFC8FFFE3FFF8FF7FFFE3F2E3FFFFFFFF7FFF9FFFFC7FDFFFFFCE30F5697DA16AD30F1B3895C3FEFF7FEFFFFF77FFFFFFFFFF7C8FEEE3FFFFDF7FFFFFFFE3FFFFFFFFFFFFBFFFFFFFDFFFFFCE0EEA14E162C78F1C8D231DFFFC7E3FFF79FFF3FFF007FFF7FE9FFEC3FFFF8FFFFFFF7FE3FEFFFFFEF7FF3DFF71FFCFFFFFCE1C6AC881FA8DCD6752A57FFFFC3C0FFF30FFF3FFF0079FFFFFDFFFC3FFFF8FFFFFFF7EE1FC1F1FFEF7FF3FFFF9CF83FFFFCE3FEB2F59178FFBE8A5E9F7FFFC180FFFF0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "FF9FFEFFFC1EBDFFFFFFE3FFFF8F7FFFFFFEE3FC1F1FFFFFFEFFFFFFCF83FFFFCE1F97285C05EAF8861B69E07FFEFF7FFFF1FF9BFC03C03F98FFFFC6FFFFFF8F7FFFFFFEE7FEFFFFE7FFFF1FFFF1CF03FFFFCE3FD38EB394208E01068140FFFCE7FFFF71FFD3FE8007FFF9FFFFCFFFFFFFFF7FDFFFFF07FFFFFFFFFFFF00FF60CF7FFFFF8F7FFE4B0CC41A4476F421E3FFFFC3FFFCF9FFDFFFFE3FFFFB7FFFFFFEFFF8FF3FDFE3730FFFFFFF3FFCFFC7FFFFCFFFFFFF8F3EFFEE1CC864C240B73B31FFFFC3FFFCFEFF9FFF7FFFF1823FFFF2FFFFFFFE23CFFFFE1FFFFEFFFFFF81CFFFFFC7FE7FFFCE3FFFD52ABC1F6BBAEF73FF73FFE0FFFE3FFFDFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "FF7FFFE2FFFFFFFF23CFFFFF1FFFFFFFFFFFC3CFFFFFC7FE7FFF8E3FFFD25DC8FED1A16A9BFF73FFE0FFFFFFFF71FFFFFFFFFFFFFF667FFFFFFF23CEFCFFFFFFFFFFFFFFFFFFFFFBCFF67FFF0F3FFFDD6EFECEB063B2F7FF3100E3FFFFFEFF70FFFFFFFFFFFFFFFEFFFFFFFF23CE7CFFFFFFFFFF1FFFFFFFFFF0FFC37DFF1F3FFFFD66608C337D5267FF20FFFFFFF8F8FFF1FFFF7FFFFFFFFFFFF1FFFEFF07CF7EFFFFFFFFFF07FFFFFFFEF0FF83FDFF1E7FFFFECCFD359C5818463FFBFFFFFFF000FFFFFFFFFFFFFFFFDFEF71FFFCFF8FEFFFFFFF7FFFFF00FFFFFFFCF9FEE7FF00FE7FFFFF7AE37960AF15481FFFFFFFFFE703FFFFFFFFFFF87FFFFFFFF1FF";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "2E6EEA9046CCA0CF0BBE38217FFFFFFFFC07FFE07BA964469D01575E0D7A290A50175D6D1DF79DC8A6F43E27D4E1B14F0F0F5942EB9F07CC2E87D9DC30CF7FFFFFFFF8FFFFE033C96845CF937912BDB4F7F42CA03819F21020CA6250847E9A0E7379D29A11C43A9FE7E66F878CDC6798FFFFFFFEFFFFFFFFFFF5514E927206FA07D56CCB6523C9F2E7E72510A10CC1D1BDEC0DDD41257910B693BEE53F1F0C875C73FFFFFFFFEFFFFFFFFFF4896982ACB33077E0D12F21249A326313FD7DECA61765EC3C969E6C678D0F70E0839D7F8778C0DD67FFFFFF3FFFFFFFFF3FF06AA01BCD01146EEAFF04E14C4912AF1C644DC606C8BA2FE3A327FC28B17C70189EA2";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "7F78F980B9DFFFFFE33FFFFFFFFF3FB820327DA06AB1AA8C87CFF3908BE57BCB95D0FA45E00BE9EDC4A5C54E7E7370BAFFBA5F86790F23B7FFFFE0FF8FFDFFFFFFB83AE849FE00A7C1A9C4691BE38C4FC0984908BF67046F28BE6E3D1455320B8D807E7A4F9BFC10DC7FFFFFF0FC03F1FFFFFF9633FA0DBEA7061F83DE616E037BE5F8F47E83C2C8E5D5BD43BFCEC96723373C4D439A40A400B731FFFFFFFEF3FFE17FF3FFBBF4E48B49A4B7E174D63CE0715FF3D2A6EDE8C1B2CAF86406AE78B43BF3D1FA1CD4B3F34B3EB5C7FFFFFCFF03FFC37FF1F3BE8483A8F5329807CCDCB282F7EFFF72A0CF3CFF4BF67082470B76CDB4CCE74FFFE0AAFFA865823CFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "FFFFFF031FCEDFD8F0481FF1FE79FBF9B4BFAF0FFD3F057FA1686DE3FA4235E3AAF29BABE31D62DEFF57E02A63905B3770FFFCFFFFE3FFEEDF9DE180182771CB02626819493AC7F6F97FA972C09C0F3F0FCA9A767632D9D123363750A91A8EAC8B1BDFFFF8FFFEF7FFFFDF9FC77C2EFE3E2B88B92260C33D92F635FF75DF6468CF65200F3B89D4C8D17C6A296B3BA9DEA1118968FFFFF01FFEFF3FFFFFDFC643C602771529D819D4F1C485F43BFF2B77CA4080F0E61ADDEFF0DFD7147E0C3E0CA011DBFC8DFFCFFFF007FFFFFFFFFFFFCCBF4A1106C8FE3D1ECB2000DFC7DBFE65A2DE21A53824AAE3B024A303305F96095072238E30CDC3CFFFF807FFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "FFFF1DE759E0B06C9524418E323C6811DCFCF4769F832FC2E20BC86B692F03490EE6522AAFEB2103658EFFFFFCFF1FFFF0FFFFF83B6172B8D20C7565D25E1BB123529DF4F6C49CB9FC799B9FE09634988F616222E650F6C9AD3D319F07FFFFC00FFFFC7FF378F2CAD5DE17A4FED7D15D81509187F6E4F17452767BE737F418944AA878BEC0769345C5402F12E6F700FFFDE3FFFFFFFF7FF04A4F8A8C9A91A940FC362A4AA92EBC7EDC414E22FF8E9B61215CEAFDD48EA9B92E3F42845468B65CF1FFFFFFFFFFFFFF7F90914A04A1E25961EB0C69EE5D96501F97EAE1A78263423B323360534C4ACEBB4E25BD38A7C8A87264F0FFFFFFFCFFFEFF3F90DEB6AD13";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N24
cyclonev_lcell_comb \painter|r~26 (
// Equation(s):
// \painter|r~26_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~26 .extended_lut = "off";
defparam \painter|r~26 .lut_mask = 64'h04C434F407C737F7;
defparam \painter|r~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "56BEBB98D6C1797F772FBFB420B9FFA7E95940B93A8F1AB5AC134F3C135BD4A0D3BEADE670FFFFFFFCFFFEFF3FF3DC7B91B72BEB7C8116814A15BF773F82901DD902E93EF2304B66A30D0BB5D3C9DA0D6E7915FD7A2339FFFFFFFCFFF3FF3FE5D69999BD574CD1FFB4969B670CDB77A5DF33FF96210568A36FF6AF01F1983FE0B24A527D815B14723AFF7FFFF8FFF3FF3FCE27A476FFF7278AB38F0B919D94EFF66EF1C37B1C3F355E15B7155C6108BED310BF07B31FE5C68224F67F7FFFF0FF9FFF3F11E010DB2D3E7F8DAADD5DC19BDF8FFFF87913FE3A74BDAB5D9AF71EEA84A0BCC7051FD1F02262EDBDC67F77FF70FF9FFF7F669318BD5DDA598F681EE2";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "3DD28BD7FB7C41EF381CE4BEBDE7058E637EC72D851AD8E47CCE773C01A39F7F67FFE00797E0726835AC87E89F117AE04F82EA7DB4AE72DFE4ABB3A10CF187541E8F6773DFC6262AF6487A8451007F287FFDE7FFF000F3F3F2178AAAB71F9772AB4DE379D4787735B7F203C34F299C61971118E987C7A213F7E2B8328F1F091E201FFF88E7FFF180E3E3CFAC0374C9BD85770D520FC82215FD9B97FDF823CAE9153BC86E88BDA25CE2B188858E4604FE05D31F07FF88E7FFF3E067C3CFD3CC03F2475E96C2EF58EC5AAB3BACED45199F93DFC0B015B24DD279931BAF3FBEF82FE6D9D6D40FFFFFFEF77FFBF0E783F0CC32DEF57899EFB7568CABE8B1F7727EFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "D23DBF3A2C52CABDDAB179E722AEBE9F2C55A76B7BABF8FFF0FEF7F3FFF8E7C7B13488324320DB968FA5369B2BBB84C3856DA00523F7EB5A0F40AD63E6317B57451455D9FB10CF58FF9FE37EDFFFFCF8E7CFB6DCB57FC3406658DFA238B7E7CA3EFA4D61D4DE7BE4287165D5154133761BB3AA4E2C3D7AF401F09F9FFFFE9FFEFCF0E71F8E6D92C158E895BF673F587F81BEBA1C52C76B5B5402D08577268D14CEFAEC7DAA2F3258B0208ECF1F9FFEEB7FC0FC71E39FCBC942C6E3B81ABF65DF78FFA3F1F7E84ECE2F3F348F6782876F052AD624C2CB2228D77CD1669687C7FFF9EFFFFFFC71E39FD1B12EEBF5F8E2F74315AE694D92FC91A1F8AA06D0EAF12C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "1B7D9DEA40F04233D5C4D2E889D52E52FFFFF9EFFFFFFCFBE31FCC44A677AF0C383EA6F345AEB75DEF947913BCF74F9E82EBAA8A917475DEC4892E25B04D3DE486A33FFF99F7FE7FFCFFE3FF3BCCD836609CB9E9B01AA4B3A08B6DDB7DC4A6E8CE3A26CA2581EA7FECFEB8F2D51140BC8ED3A7363FFF98F8703FFCFFE3FF3386F4EC071FC1C541FFBE0319FAFF7382A44CF762C11418733E59DB628F6F0948743BA2DA5BEC2A3FFFF8F9203FF8FFFEC636C7E777E87DA3EA583065C98DCC7C2DBACBDAC9C633065A2A67872F718E2DC4390A00E33F7235FB3FFFF8F9207EF93FFEE4BDF12D65F467C3EA0F6673735A63678FE6B831FD3C9E0EDC96BC94CF073A";
// synopsys translate_on

// Location: M10K_X14_Y44_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "A3DC6C3D8AA41EB052B74A8B3E5AFAE1429EBC456FA4696914A33AE58ABDB3FFFF0FC7FFE7FFDF0FFFFFEEC1242EB8B7DC1EE750F71A630C55390160E5D01A92D1A8556E98C3E6CCAD85F6713B18100503FFC70F1FFFFFFEFF8FFFFF0C6817E2198BE82A8EA760D074AECB149CCB52F52870E94EDE57B4D6088337C8B2B4A0C0571D33FFC79F0FFE3FF879FFFFFF2B542D3D28B39CECDBEC419FD54101C0B668B556FE35018FE2EBC7F3475E20B1168A99C9CAF9B7FFEFDFC3FC3F7870FFFFFF3C34182484180DD3D33F7F06979C4ABACA0B120ECAA850D67555D9407715C97B6D672939C3C7FFFFEFFF0FFFFFFFFFC11FFF430182A1C028564642FEFFE25FDE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "A2825A35BD5E9E6461CE00FEF599CDC719A868163371E237FFFFFFFFFFFFFFFFFFE7FFFF6FB6704D31B09A8FE4FEFFF839626086205271C3E48594AB0EC5FBB07B6B0DFAAD0F2A135F5CFFFF7FFFFFFFFFFFFFFFF3FFF618624D95DC00C97FFFFF3E1D8FB990880744F5A647E1B4A25964706FF2F0F88EF97E41563FFFFF7FFFFEFEFFFFFFFFF3FF7D741FFEBDFB7CC172F3FF3FF3E7D6F5390DFE6786162082D2C307D1B5AF724B5A589DC8FAAFFFFF7FF7FFFFFFFFFFFFFFFF23A09CC4070D7FF1F3F3FCFFFBAB3BFD9E8B6E35FC6276F6BA6E8D049150DCDC45AA1129B3CFFFFFFFFFFFFFFFFFFFFFFFFFD200958CCED58E79FBFFFFFFFF29F50C96892382";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "7ADABD0D6D21ED2FCD89B0A3476AC2E7A25EFEFFFFFFCFFFFFFFFFFFFFFFD6A5796B318242FFFFFF7FFF7BB6FCE0319AD2CE5168C5477F2A14FCA39F0F50B1CE227DD036FC3FFFFFC7E0FFFFFFFFFCFF4F7FBDCC76FF7FFFFFFF3FFEFFFFFFF5618D8654365341B44EEC399E590A7FB695BA8B6878C6FFFFFFFFCEFFFFCEFFF7FFFFED12CF4CCFE7FFFFFBFF3FFE7FFEFF80AC0D6C65E3264C0A7E50F9F77634AFBDB8C6C9171EA7FFFFFFFFFFFFFFEFF7E3FFFF7B8A73CE7907FFFFF1FF7FFC2FFCF3B86519BBAA68FB87E7B108546838D2FBCB4A5467C97D6FFFFFF7FFFFF1FFE3E7E3FFFF7F5CF918F9FFFFFFE1FFFFF80FF8F346C0B8C2F8794D381DA71D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "043559DFDDCDEF0ED17543BFFF8067FFFF60FFE3E7E3FFFFA7250E96FFC3FFFFE11FFFF87FF87F97FC3742F3D29C24748BE26F0A98C67A239C50FEB0909CFFE027FFFFF1FFE3F7F7FFFFBF46A2E0FFC7FFFFE1FFFFF8FFF87F5F2A634E07FF3D11489167A2328E54D7C95BA5BA0A087DFFFF3FFDFFFFFFCEFFFF78F83FAE7077FFFEFFFFF1FFFFFCFFF8FF60B5B09F342361B71C07148E4FE95A6035425CE1553F4FFFFF7FFFF7DFFFCE7FFF7CF8FC01E393CEFFF8FF79FFFFFFFFFFF39FA5FE1CC96C8E405C2C54AECA49A6F6CF5D991997070BFF1C7EFFE3DFFF8E7E7FFFFC0FD9E3FC30FFFFFFFFE7FFF3BFFEFF7F64154B1B4F091053033E6B4FA64CE1D0";
// synopsys translate_on

// Location: M10K_X76_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "2E500B101CB0979AC17B6BFE41314CC9E7962224E03FFDE6301DBC03BBB3103C307FFFFFFFE3FFFF3EFFFF87F1E1083651C83FEAC1EEADB986402AFB79FF9BCF70711CF32A96E1E792F031BDE78330B3803F631FFFFF3FE3FFFFCFFFFFE03F7FFED92F4C37EB15C2482F97F6FA6FCF7CBD92D102267672D3E66097E0729F87B08D99C03F8CC0FCFF1FF7FFFFCFFFFFFE1EF83F2A909325E306B7365FDD9F885486F96B4AA820D4CD5B5BE4988000CA1D4C6F7386201886E0F81F8FFFF81FE6FFFFFF0CFF0E36A5120BEDF28533BF8EF406BCFBF9B1E78E94249A695BE4D8E7C18619912E3BE1D0FEFC60F81FC0FF00FF73FFFFFE000000D56F2F29126BBB1746";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "E461C7022CFFA1499C4EC1C8655BE6BB1E7089FE21130DF86E7EC6703FFF00FE03FF7FFFE7FF007838E96950BAAF377F297A50C8DBC377FF0A537529CADAC33BF3B46B78CDE70818FA0031808138FFFC03FE07FFFE7FC3FFFC08FF1248870312021EF28C978DFBC7B8FD86069A6449F058A7B1445078CC1327E07DE01E8C438EFFC000FCFFF80F0F83FCFE1FFFF890BC4CF9D27E7A2144D1D2946FFFF3D978000C35F5E7983323F85AE3AEC98F3C80B03300FF0000FEFFFC0FC003FCFFFFFFF96E2A9E91162DA5E0CD1351D827FE7D65CA20CB2BA16FF95E33FF4D7F2F3720C20F26E1F8FFC001FFFFFC1FE003FF84FFFE3959FCDE17CD454C3AA2214A96DFFC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "DA06A4518C1DE207F701FFFFBAE0E7EF9F1CEC64C1E3FFFF1FFFFFFFFFFFEFFFFE3FFFFA9CCF89D78E7344E51FA9304D4DFCCDE054E34DE92830E71FFFFFC56007378733A3E503C8FFFFFFFFFFFFFFFFFFFFFEFFFFFD93CBEBD93C3AFB710B634B4F77FC77069D498385AAA06F3FFFFFF98E7F13802E4A0E9FCEFFFFFFFFFFFFFFFFFFFFFFFFFFC5DB5A929689D541BDF4B2EFFC6EE7B53415BB9ED2D96A0E1FFFFFCEF3FF99306F8AE4906CFFFFFF7FFFFFFFFFFFFF67FFFFC5EC6FEFD8E20D5D9CDBBBB5ADDFB7FCC18457D5B42E7E089DFFFFCF061C33F7A67465A030FF7FFC3FFEFFFFFFFFFF63C7F9E5838344981C32ED7A9657ACF6B6D5297CFF6C1685";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "DFB9F6CDFFFFFFF39CE114D465A3A010FF73FC7FFFFFFFFFFFFFFFC7FF9141BD80545161E0F671B8E0F7DF9014EF293A303E2FF0E4E4F7E3FFF0DC3F4B13A64590CCFFFBFF7FFFFFFFFFFFFFFFC7FFFE36E795B6D4B01EC9EB8CDF3FFAA94673F465C9D075AE9277E7F7FFFC21FCBBF9B57DD8E7FFF9FFFFFFEFFFFFFFFFFFC787E9C7D10F77A9A373EEB6A9B16ACCDF9803FADD9CB564C03233E3FFFFFF9F783E39C6D9CFF0FFF8FFFBFFF01FFFFFF3FFC7C76E16F7FBECF85A88528804D87A4B657420F0AB4B48019E0597E7FFFFFFCE6087C334D33380FFF80FF1FFF81FFFFFF3FFCEFF51FD4381185B52461A4DF24FFF9F3EB12DA960E05DEDA1F394F7FF";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "F87FCFFF87FFFF3FFFFFFCFFFF7FF8FF7CFFFF00DEFFDFFF713A119B5C35580FFFFFFFCFFFE3FFFFFFFFFFFF7FFFFF7FF8FFF87FCFFF03FFFE3FFFFFFFFFFF7BF8FF7FFEFFFFCFCFDFF787AA17568D78AC0FFFFFFFCFFFFFFFDFFFFFFFFFFFFF7EFFF9FF787FCFFF1FFEFF1FFFFFFFFFFF7FC3FFFF7E7FFFFFFFFFFFAEE23203EAC67C87FFFFFFCFFFFFFF8FFFFFFFFFFFFFFFFFF1FFFCFFCFF9FF7FFF3FFFFFFFFFFF7FC3FFFF3C3FFFFFFFFFFFB0CF1648E808D1FFFFFFFF8FFFFFFF0FFFFFFFFFFFFFFFFFF1FFFCFF1FF9F87FFE3FFFFC7FFFFFFF03FF3FF03FFFFF1FFFFFB6B17C4C23F6B4FFFFFFFF87FFFFFF0FFFFFFFFFFFFF3FFFE1FFFCFF3FF9FFE7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FC7FFFF83FFFFFFF07FF7FF83EFFFF07FFFFFAC4C584EBE967C7FFFFFFCFFCFFFF1FFFFFFFFFFFFF0FFFE1FFFFFF7FF9FFF3FC7F3FF81FFFFFFE1FFF7FFC7EFFFF037FF7FA9A4FDBA41A57E7FFFFEFFFF8FFFFFFFFFFFFFFFFFF0FFFF3FFFFFFFFF9FFFEFEFFFFFC1FFFFFFF7FFFFFFF7E7FFF071FFF7DEA1B140C33E973FFFF6FFFF0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFEFFFFFFFC7FFFFFFF7FFF7FFFFC7FFFCFFFFE7E1C5F71DECDC3FFFFFF6EFFFCFFFFFFFFFFFFFFFFFFFF3FFFFFFCFFFFF9E033FFEFFFFCFFFFFFFF3FFF7FEFFCFEFFFFFFFEE7865E1039A82B1FFFFF6EFFFFFFFFFFFFFFFFFFFFFFFF8FDEFFFF33F3D999E3EFC7FFFFFFFE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00FF3FFFFFF1FE78FFFFFFFF0F98D3611679EB7BFFFF67FFFFFFFFFFFCFFFFFE07FFFF9F9CFFFF73F3F9E7F7EFCFFFFFFFFEFFFEFFFF7FFFFE79FFFFFFFF0FD8871E0DC3AF7B0FFF67FFFFFFFFFFFCFFFFFFCFFFFFFF9CFFFFF3FFFB27FFFFCFFFFFFFFEFFFCFFFF3FFFFE79FFFFFFFECFA3D00D754C84F303FF6FFFFFDF1FFEFCFFFE7FFFFFFEFFBCFFFFFF7FFB7CFFFFFFFFFFFCFEFFFC3FFF3F3FFE7BFFFFFFFCFFF10F026A4A30F387FFEE3FFFFFFF3E5C7F6C7FFFFFFFFEFCFFFFFC3F7FCC76FFFEFFFFF0FEFFFC07F7FF0FFE7BFFFFFFF0F8F969C27A2BBBF3EFCFFE3FFFFFFF3E5E3F7C7FFFFFFFFCFEFFFEFC3F677E77FFFFFFFFE7FEFF7C037FFFC0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FE73FFFE7FF0F9F9C68D59EA0BF1FFC7FE3FE799FF3EDE3F7FFFFFFFFFFC7CFFFFFE3ECF7E67FFFFFFFFC7FEFF7807FFFFE1FE73FFFC3FF0F9B72E3CEE4369F1FFC7FF3FFFFBFF3EF67FFFFEFFF3FCFE7CFFFFDE3ECFFF03FFFFFF7F83FE001007FFFF63FE73FFFFFFF0FBB71DB38BA704F1FF87FF3FFEFFF73FA6FFE3CC3FE0FC7F3CFFEF3F3967FF03FFFF7FFFFF8E7FE07F81FFFFFCFFFFFFFFF0F8DC130E861353F3E0CFFF3FDFFF773FF37FC7D83FE0FC7F3EFFCFFE3DE7FF03FFFFFFFFFF9E7F00FFC7FFFFFEFFFFFFFFF0F8FC600F967BE8E700E7FF3FFE0F3E7FF1FFC7FC3FFFF8271EFFCFFC3CE7C7E7FEFFFFFFFFDE7F0FFFFFE7FFFFFFFFFFE3F0";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N21
cyclonev_lcell_comb \painter|r~29 (
// Equation(s):
// \painter|r~29_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~29 .extended_lut = "off";
defparam \painter|r~29 .lut_mask = 64'h04340737C4F4C7F7;
defparam \painter|r~29 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "7D190B444CF127352057A992811162338AD22C29819F54F4D8742BB0D84C9FFFFFC7F1DFFFFFFFFFFFFFFFFC213E9AD434B738EA8B8EFB78D3EE6FAF16BE7C16E40F409F23CD2A5B35088910F08A63AE4FDFFFFE008FCFFFFFFFFFFFFFF83CDD7C90516749626F82903179CA9874A6E6098B6713C42467962A65D69318D49C3C17BC1FFFFE700407CEFFFF7FFFFFFEFC99DB0C8A2194141CCF4B05AD87A4945636081F9C5A8535DF2B9A0827AF19FDAA7E69AAB23FFFFC00040FCFDFFF7FFFFFFCFCF2231449ADADE816869AB0235C57D5A68B3B626806E43E2040F6C1822D2BB12ED9C72AA4797FFC00601FFFDFFF7FFFFFF0CC7D1C1B96524A09E13191763B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "8ABA42F9318C9D71ADB6E34CBBD1C152DC285E4E4771926F227FFF00003FFB8FFF7FFFFFFC495F1D825578A320BFCFD9F75E4894808F2EF7ACB297DE34676D7001637A769CB2B362348D9DC00000001FFF9FFF7FFFFFFC76EA1B4EDABBCB88CE9C79E54DAFD7214C2470ACE2D42EFD19DD9C502CAE55B6567DFBC38D8B83FF00800FFF9FFF7FFFFFF8ED331B41DAFBC6D2ACC60EB8C459C6AE801BC86E170406725F5E27266F7C9BEB8B59B1348F74BC07FF800F7FFFFF7FFCFFFCC8741AF60446F67A4CD76AEB357C3FA1CEE067BF839ED737011062FE6AC6659B1F3C1B2CC5448600FFC03F7FFFFF7FFF3FFF12297AE0712D346862C4B2705157C6B5DD4826";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "7D3A78BD1F306889062EC8886D884D1B018458C3F8FFE03FFFFFFF7FFF3FFF6D75EE4D9FEAD4308353648A2B9A5C307AF99AA031B28BC4616C38C109FACEBFFE8FCCF44E5E83FCFFC0FFFFFFFF7FFF7FFFECAA8649B753B9B9D938F2C3EE7B2AC441A1647F803378021BE58B0C39C8587A4EA3D5D5352107FE7B07FFFF7FCF7FFF7FFCDC7F4762E31E4418D7899EC0305680BE3C2D9D8A91228E70C60FD065AFC01DD90DC000DCF6C027FF7E067FFEFFFFFFFF3FFB0D26535C78FF4633FC2DFFD36F28BD125B43C596B780FE3ABAA9882DEA3B4AA8458B65FEC0C337FC7C063FFEFFFFFFFF3F9A9563E31B79366E903A961FA78E5A46755B1295408C2A5ACD57";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "2454A8B5FB532C30A31F146B237FF0601E3FFEFFFFFFFFFF84391700EE36814E126BA3F932283869961A819D84032539DAAD8CB274BE55FDDC90D79AFADC7FFFF0F87EFFFFFFFFFFFF984A3921826864B13B4442414B86D0984DA0FF56406B7BAED57C1C2AFEEBBF5A02ACC9EF6693D57FFFE0F9FFFFFFFFFFFFFF98CA36B7E8504CC941964553CAFC7D372E12D68FC3735628373F5B6E4520AFA895DE443587FC7FFE000FF9FFFFFFFFFFFFFF9F27C1E52E86E08AF70A98E04FA932982430F0D5F2E88597792EC145F67D205366C2DA76847031E7FBF800FFFFFFFFFFFFFF9F4DBFD3E7CFC305140190BC3FD2C133EBAB571E6CAD0F91F7263264D0D8AFD72D";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "841FFFFFE0FFFFFF8F7FFFFFFFFF3EFFFFFEFFFFF9FF7EF7FFFFF761FFFFFCB15CF07F13FFFFFFFFFFF9FF73FF9FF3F3FF03000FFFFFF1E7FFFFFFDEFFFFFFFF3EFFFEFFFFFFFFFFFFFFFFFFFFF37FFF7CA6CEFFDF1FFFFFFFFE3FFFFFF0E39FFBFFFF07FF1FFFFFF1FFFFFFEFCFFFFFFFFF7FFFFF1FFFFFFFFFFFFFFFFFFEFF7FFFFC8A48FFFF19FEFFFFFE3FE7FFFFE79FFBFFFE1FFFFFFBFFF1FFFFFFE78FFFFFFFFFFFFF7FFFFFFFFEFFFFFFFFFFFEC33FFFFF9D31FFFF19FEFFFF673FC3FFFFF7DFF3FFFE3FFFFEF9FFFBFFFFFFE387FFFFFFFFFFFE7FFCFFF9FCFFFFFFFFFFFE431FFFFF9C46FFFF9FFFF00F7F7FFFFFFFF1FFFBFFFE7FFFF8F1FFFEFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "0FFFE383FFFFFFFFFFFC3FFEFFF0FC7FFFFFFFFFFBFE1FE7FFDA56FFF7FFFFF00FFFFFFFFFFFE3FF7FFFFFFFFFFCFBFFFE7E0FFFFFC7FFFFFFFFFFFE7FFFFFF0FE3FFFFFFFFF7FF83FCFFF7846FFE1FFF1F0FFC3FEFFFFE107FF7FFFFFFFFFFFFFFFFE3C1FFFFFFFFFFFFFFF7FFFFF7FFFF0FE1FFFFFFFFFF7FFFF87FE3393FFE17FE1F8FFC3FEFFFFE36EFE7FFFFFFFFFFF8FFFFE7E1FFFFFFFFFFFFFFE7EFFFF7FFFF0FE1FFFE03FFFF3FFF3C30E104AFFE07FFFFEFFF8FEFFFFC7FFFE7FFF7FFFFC3FFFFCBEFE1FFF1FFFFFFFFF7FFFFFFFFFFFFFFF8FFFCFFFFFF78FFFC00F7241FFE3737EFFFF71FFFFFFC3DFDFFFFE7FFFFFFFFFFEFEFE1FFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FC7FFFFF6FFFFFFFFC8FFFFFFFFFB7FFFFC6FFFA8CFFE379FFFFFF79FFFFFFE3FFDFFFFE7FFFFFFFFFFFFEFE3FFFF8FFEFFFF0FFFFFF677FFFFFE78FFFFFFFE7F7FFF1CFFF69477FF278FFFFFF78FFFFFFE3FF9FFFFC7FFFF7FFFFFFFFFF3FFF3FFFE7FFE0FFFFDF6F7FFFF0E38FFFFFFFC3F7FFB1CFFEFDB67FFF78FFFFFF7CFFFFFFE08F97FFE4FFFE7BFEFFFEFFFF7FFF3FFFE7FFFE7F00DFFFFEFF30FF8FFFFFFFFFF7FFB1CFFC2FF7FEFFE0FFFFFF7FCFFFFFF89F13FFECFFFC387EFFFFFFFFFFFF7FFFE7FFFF7F00FFFDF8FFFFFF8FFFFCFFFF66FFFBFFFC6FCBC87FE0FFFFFFFFC7FFFFFEFF9FFFFCFFFC387EFFFFFFFFFFFFFFFFE77FFFFFFF73FFF1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFE07F8FFFFCFFFF66FFFFFFFE7FF0007FF8FFFFFFFFC77EFFFFFF9FCFFFB6FF79FEFFFFF7FCFFFFFEFFE70FFFFFFF73BFF3FF7FFC8FFFFCFF3C6EFFFFFEFE7FF1987FFEFFFFFF7F87FF1FFFFEDC8FFF3EFFFC3C8EFFFFC7FFFFFFEFE787FFFEFE1FFFE1EFBEFEF879FCFC7E1FFFFFD87FFEE3FFFFFFFFFFFFFFCFFFFFFFF89E1FFFFFFFFC7EFEFFFFE7FFFFFFFFE787FF3FFEFFFFE1EF7FFFF879FFFC383FFFFFDCFFDEE3FFFFF0FFFFFBFFCFFFFFFFFF9F9FFFFFFFFC7EFFFFFFEFFFFFFFFFE607FF0EFCFFFFE1CF7B7FF8F9FFFC383FFFFFFCEF8EE3FFFFC0FFFFF0FF9FFFFFFF8F1FFFFFFFFFFCFFFFFFFFEFFFFFFFFFE607FFFFE0FFFFE3CFF01FFCD9FF";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "98D754158E3B68279D42B1B8030977B69CF98AB53AF883EF1CA4B4073F940FFFA6593364F1FF3FFFFFFFE07FFFCF5D24323D09B1035663E52BBBF3FED776E3C550CCEB45470B2834EB5166B477F83FACCFE3A743B90DF3FF7FFFFFFFE03FFFDF1657D574CB1711C5ED75B25B8F0A1272F097B4BFBD1DE84E7264B135DB94003DFF33CFC0276E4D0BE3FFDFFFF8FFE07FFFFF16ABBE1FE95CB3EDB38C47EBCFEF1FA9859BC58CE300C38014378F9437CFFFC726C70FC0B3FEB59A03FF8FFFF8FFFFFFFFFFD145811FF96B0A1315B7AEBA5D5A27C71969DF11137CB9D29FB78EDFF0DCC007ED601ECF5972F5F263FF8FFFFFFFFFFFFFFF6FE66A477012E727711A";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "837D65959CD1343233FF6A6D24FAA0B6301965134087E7811F9F2C72C60CF3FFF3FFFFFF7FF87FFF60A1A2579033464F5BFB85B9EC4DC6F2BEE457FE0EEEB703FD4F18E87BAD5E47A098DFC7B6F33FF9F1FFCBFFE7FC1FF03EFF65F882167D8DB619C214FA360CF8E97BDF352FD8D63178E94959413DBA7E1D241C2B2FC3A6EF7FF161FFDFFFFFFFFFF03FFF1569AB8CCDC6EBADC1A63DF94DF791426A0782EFB60EA443889E08F667B516E23E2087C1A60FCFF31F3FFFFFFFFFFFFFE7FF6FDC1D71EBB1B22CACAEF73CADCB1678C021A95244B15C9A53A934DE664821903079AFF8A60007E71FFFFFFFFFFF03FEE7FC3B02C00C858F2CCE55D2B1CA1A39C339";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "CB84486066F67E3832FAD6C93DE6075043065FF893000FC61FFFFFFFFFFFEFFFC7F894D5B9DD78CAE7FDD901244F2D6C8B213F19754A5308B1BE10E35878153F4D3A55F35301C901F00EFFFFFFFFFFFCFFFFC7962B95907933717BF21A611DFCF1FFD4799AB16D918DA179691ECC206DAB8876345A035203CCE0F0FFFFFFFFFFFFFCFFFFC7FB5519244D26DB15844F91231F6DE010545963CF0A4F1DE44F3C8A75D16431D9994286FEE0C4E0E3FFF3FFFFFF7EFFFFFF87EEEB197898E3A0E9D82288DBDB84173B127BCB1895B03857224ED8558E694E6F0E830FB3F0049FC7FFC7FFFFFF8FF807FFFFF5F6263AA2146D5429FECC75B806AF54A4BC0AC25E498B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "C13E04D0A10388AB4FF811033EF80423E3F37EFFFFFFFFF007FFFFD50422FFC1F76B61F56F674171F1156FA36A087EE7AE3D48A1E808E93C4826BFE0CF0E6078646030E37EFFFFFFFFFC1FFFFF9A5E3BE81E722EFF9B0DD2094E7B8EB87E95FAE910A102CA9B73F5B0F4D2369FE0071E4F380DC01806FFFFFFFFFEFFFFFFFFAAE827DCE1A74531FDEFE63457EB8EFFED55001BAE2DD42D8F9A37F58AA523CE7FE7CEDF980BDC180E07FFFFFFFE7FFFFF7FAB1FDBBF1F3A9925316606B7A4270F0FE3B44510DEBFAC9434ED0F34BA8EF797FEECCCA0CC0BBE18383DFFFFFFFC0FFFF07BA9FD2626E9415680AC3B7567C7BEEC4DF9A6727770041CAB01D120FDE4";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFF83FFFFFFFFFFB7E3B8129A4BF4D04BDD0CAC286D3D4F169DFFC7FFFF7CFFE1FFF00F3FFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFBFFE3BE7DA124ECD6CD40DF20F6F410C77E47FF8FFFFF78FFE1CFF00E387FFFFFFFFFFFEF3FFFFF1FFF7FFFFFC7FFEFFFFFFB9EE73F760D50A112B2188E1A1ACD124DE6A8DE1FFFFFF07FC3CFFF8E793FFEFFFFFFFFFFFBFFFFF83FFFFFFFFF3F7F8EFFF80F663015A441F3B302317BB58ED5BB211E3DFE8FFFFF70FEF3CE7FFFF00FFFFFFFFFFFFFFFFFFFF07FEFFFFFFF1F7F8EFEF80FE673100FBC223DF96FB56A099A2BA3255AFF1FFFFFF8FEFFCE7FFFC007FFFFFFFFFFFFFFFFFFF0FFC7FFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "FF0FFF71F0FCDFE670F29CF421915C37428D42746B14156EFFFFFFFFFEFEFFFFFFFFF007FFFF87FF3FFFFFFFF3E7FFC7FFFFFF07FC71F0FFFFE671E3235AB81C9F6BF9969DE1A8A10C86FFFFFFFFFFFE7F7FFFFFFFFFFFFFFFFF7FFFFCF3FBFFFFC7FFFFFFFFFC71F8FFFFF67883F4857CC2ABB507CA1FE23E98A09EFF3FE7FFFFFE3F7BFFFFFFFFFFFF7C00FFFFFCF3FFFFDFC7FFFFFFFFFC71FCFFFFFC7FD7E84EC2D0436D1C64187C1CC55DEEFF3FC7FFFFFE3F7BFFF8FFFFFFFFFFFFFFFFF9F1FFFECF87FFFFF9FFFE71FFEFF8F87FD905833C6E0D2F9FBD75C252F41293FEFC0FFFFFFE1FFBFFFCFFFFFFFFFFFFFFFCFBF1FFFCCE07FFFFF9FFFF71FFE7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "F8F87EE87715FD479CDCE1BD2BAC48A4E14AFC3C1EFFFFFE9FF83FFFFFFFFFFF3FFE3FF3FFB0FDFFFF73FFFFFFFDFFF1FF79F0FFFFF3CF7761A7F2005AE53568B00C650A7C383FFFFE3F3F3C1FCFF8F3FF003EFC1FF3FFB0FFFFFE73FFFFFFFFFFF3FF79F0FFFFF3CF4E7DB65DF7B43538CE57B99B667C4FFFFFFE083FFF0F8779F3FF007CF80FF3FFB1FFFFFC73FFFFFFFFFFF3FE79F0FFFFF3CFF3FB85EAC8E7835B237F003CCECC6FFFFFE1003FFF07877FF3FFF8FC7C07F3FFB9FFFFFC731FFF1F7FFFF3FC79F0FFFFFFFFF3B3F6D403E21AE958C5D824CECE7FFFF8C3FF3FFF0FCF3FF3FFF8FCFE0FF3FFB9F1F9FC73FFFF1F7FFF7FF879F3FFFFFFFFFE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "46BF7DFBFBA1695F97A3CD16CEFFFFE0C7FF3FFFFFFF3FF3FFFCFCFFCFF3FFB9F1F8FC73FFFFFFFFFE7FF079F7FFFFFE7FF551064DA501AE81546DB07836CFFFFFFFFFFE3FFFFFFF3FF3FFFCFCFFCFF3FFB9E1F0FC73FFEFFFFFFFFFF079FFFFFFFE7B2C75EF8FDEFE5E01B756A65727CFFFFFFFFFFE3FFFFFFE3FF3FFFEFCFFC7F3FFB9E3F07E73FFEFFFFFC73FE079FFFFFFFE7B10BA3305B0B2C78C19DA375B6ECFFFFFFFFFFE3FFFFFFF7FF3FFFFFCFFFFFFFFFC1FF8FF7FF1FFFFFEFFFFE079FFFFFFFFFFE1B18B62136DD920046EC3B7381F0FC3FFFF3FFFFFDBFF3F8FF7FFFEFFFFFFFFF01FF8FF7FF1FFFFFFFFFFF07BFFFFFFFFFFFCE4D9935ECEF8";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N48
cyclonev_lcell_comb \painter|r~27 (
// Equation(s):
// \painter|r~27_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~27 .extended_lut = "off";
defparam \painter|r~27 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \painter|r~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N0
cyclonev_lcell_comb \painter|r~30 (
// Equation(s):
// \painter|r~30_combout  = ( \painter|r~29_combout  & ( \painter|r~27_combout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~26_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\painter|r~28_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\painter|r~29_combout  & ( \painter|r~27_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~26_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~28_combout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \painter|r~29_combout  & ( !\painter|r~27_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~26_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\painter|r~28_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\painter|r~29_combout  & ( !\painter|r~27_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~26_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\painter|r~28_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\painter|r~28_combout ),
	.datad(!\painter|r~26_combout ),
	.datae(!\painter|r~29_combout ),
	.dataf(!\painter|r~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~30 .extended_lut = "off";
defparam \painter|r~30 .lut_mask = 64'h028A139B46CE57DF;
defparam \painter|r~30 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a322 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a322_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a322 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N24
cyclonev_lcell_comb \painter|r~36 (
// Equation(s):
// \painter|r~36_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a330  ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a330  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a330  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a322~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a330 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~36 .extended_lut = "off";
defparam \painter|r~36 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \painter|r~36 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a314 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a314_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a314 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a306 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a306_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a306 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a306~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a306~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a306~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a314~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a306~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  & 
// ((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0 .lut_mask = 64'h0027AA275527FF27;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N54
cyclonev_lcell_comb \painter|r~37 (
// Equation(s):
// \painter|r~37_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout  & ( (\painter|r~36_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1_combout ) ) 
// ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout  & ( (\painter|r~36_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout  & ( (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1_combout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) 
// )

	.dataa(!\painter|r~36_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~1_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w2_n2_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~37 .extended_lut = "off";
defparam \painter|r~37 .lut_mask = 64'h00335000FF335000;
defparam \painter|r~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N15
cyclonev_lcell_comb \painter|r~38 (
// Equation(s):
// \painter|r~38_combout  = ( \painter|r~30_combout  & ( \painter|r~37_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & \painter|r~35_combout )))) ) ) ) # ( !\painter|r~30_combout  & ( \painter|r~37_combout  & ( (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (\painter|r~35_combout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a [4])) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]))))) ) ) ) # ( \painter|r~30_combout  & ( !\painter|r~37_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # (\painter|r~35_combout )))) ) ) ) # ( !\painter|r~30_combout  & ( !\painter|r~37_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// (\painter|r~35_combout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & !\painter|always0~2_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.datab(!\painter|r~35_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(!\painter|always0~2_combout ),
	.datae(!\painter|r~30_combout ),
	.dataf(!\painter|r~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~38 .extended_lut = "off";
defparam \painter|r~38 .lut_mask = 64'h0200A2005200F200;
defparam \painter|r~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N13
dffeas \painter|r[2] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[2] .is_wysiwyg = "true";
defparam \painter|r[2] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = "44BF707E5E2377000000000000000000CCC0FFE03C3CFCED6DF33FA19D69466F3F42AD3A73FF21940E9E045F803F08E7C0E7ECBF3824C1FA74F10320000000000000ECC0FFE0FF1E0CED49FA1E246C0614E35898B52E58B060FCC89C0698207F08E3F13BF8BF0600E1FC0DFC0000000000000000ECE0FFC1FF8F06CD59FA7ADAC307ECCE7F170BBE0DAC98FCDB380A78F07F7C3C0099FC8103C03FFF1C9F0000000000000000667FF803DFC3E4DA91DA8E8A87949DE06046903CE63D14A190798010FC7D9D1C011C01C000603FE7ECA80000000000000000279F001F07E3CC93B1768C71C038583C36F2ECC1E26CC8F4C1580E661E030F83830C807E000F9FFD";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = "EB44000000000000000030E01FF807E3C96531C67859D1F1E9EA8247CCE67F7D6DD535403E5B3C1930C18707C703C01FFEFF9D430000000000000000303FFE0007E39ACD308E062D54575F619218FAFFD8FD7DF859187063813F4E7CFE07DFC0703FE07FE55D0000000000000000303FEE8003C31A58309DB0E4257543078A3CBF77A5BDFD41B9A92FC7C00E5E3C780F9FC07D7FC01FF06600000000000000001C076E0003C3325230326625B786F379279B7F9765BFFCB197542CB8FB024E3E303F9FC03FFFC7C7F2ED00000000000000001C0FE40003E33292306274C2F918D820B9977F627EBFFF4ADFA6FA800FF2470720F81FC01FFF8FE183F900000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = "000000003E0F600003E225B21061A499E2BC93E49987B95215FFFE9DA1033B9000FA630330F01F8007FFBC3000C300000000000000001F00040003C665B23FE15BBE0657F87D8BD6B9ABB29EFE9EED2445C000FBB8037CE00F061FFD381E003000000000000010001F00000001C665A33FE7AF7F4CBD40B9FF9D3FE6259B7C6CD5604F41003DDC027CE3831FFF80310F5FC700000000000000001F00000003C665A30FF1CCE221961B3FBE7EB82BC72F47ADB3E6DB00000E6E06CEE3107FFF80E7C3FE0E00000000000000001FC0010007C665B1838036218D04DEB1B19FFDEFBCF279F937F7B200000333FCC318FFFFFFC38FF1FE3F00000000000000000FE0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = "010007C265B9F3B0228550593EE4C657FFFE0DF7227628F618000003CC0180CFFFE3FF83CFF07E3F000000000000000007F0000000F3659DF22F50C4781D7FD47D47FFDA73072B7E8DC56B800000E7FF3867FFF3FF8FCF007E7F000000000000000007F0000000FB25CC64FFAAB1C7146FE9C638AFFC312C5BD838C37F8C01803000FF8C00E0FF9FC077F63F000000000000000000F00000007B35C4E51ED78E37577FBF4F1D97FF4F7EAABB734FA7FE03FFF801FFC30000FFCFE3FFF03F000000000000000002791000003B35C4E50774069F12FF74B5A2D7FFBF7685EB6F02A23807FFFFFBF3F8F0007FC3EFFFF03F0000000000000000013F2101001D35C4";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \painter|r~44 (
// Equation(s):
// \painter|r~44_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~44 .extended_lut = "off";
defparam \painter|r~44 .lut_mask = 64'h051105BBAF11AFBB;
defparam \painter|r~44 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033FF20D37F38F78785BC071FF03040028C740E487FFFD314FF3FFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = "FFFFFFFFFC2EF2636EE554D71DFF9F9F571800033FE2249119CFFF7028F821FFC33C00A887CC56C7FFFF8E5FF1FFFFFFFFFFFFFFFF9FDCE9AE74860C67791EBC40DDAAC300073FC6DB6C8C67C183A63C23FFFE79FFEC3973A54FFFDAF44FF3FFFFFFFFFFE63FFE5F0C23C195919742B04C83436358A900073F8D9996C630BC07970E27FE10E2004776809ABFFFEEEC5FFFFFFFFFFFFFC01FFC9415F8B3E59EBAEF69D1145FD5A87A00063F3B0669663F7FEFD38327FC078DEF94B57C777FFFE8A8BFFFFFFFFFFF1F191FFE60E5DC35EFF05F9BE631FCEECFFC3100020072F912DB010038D38327FC3C767E6CAAFFB63FFFA595BF1FFFFFFE7F91187FEFF8E5D4";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = "DA7F40A8F2B11001EE8E8736000300ED0CCD2D807FC06B872778E1C5838A6580170FFFA36A803FFFFFE03F8701FFFBFE76687C1A7F26D98EAE2A009D4AEA0003C0CD0627A4C041E0688F2771C78B3C955107DF0FDFA1B280FFFFFFC13C7C01FF98C5E1617473C00E732DB35DCBDD736C0003E18DFB92B2718C60699E37738F1AC375435383E33FDFE681FFFFFF94E2E7C1DF601A5AC323CC9E79FEC86A34761104380001FF19FCCD493F9F38299E37F30E6D188C1A5953F19FBA6941FFFF9F8B8FF86008E715398F8E972E500EC71C24D5B37A270001FF32E633A5BF1F9C6B3E27F378CA3E782494B5709FB855A1C6FE1CA439D72000C00E9CC3CB079D7C165A";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N36
cyclonev_lcell_comb \painter|r~47 (
// Equation(s):
// \painter|r~47_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~47 .extended_lut = "off";
defparam \painter|r~47 .lut_mask = 64'h2205770522AF77AF;
defparam \painter|r~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = "E72B8F64D66C00307C72E3CD75BF19CE2B7F27E37192FFF024988AB89F9A18B1FFFFFF84F797B80081E2A0F1B0216F8296FEC21A2BD9818303FC0076F0E69A8038432C9F17866775C00291783218E0703A77FFFFFF8307E7B80C0322BC1CD3A0EB8EFAE06E8569531D867FFE01C5F81950B8F063166F103D84CAF0CF5AA58E30614EEE8FC7FF00C3C07F401F72CB69CC7CB44D8A942BC74A1674DB2FFFFFFF0DFF86AF5FE63193B719E309351FBD6C5F7E4112A60B6633FC3F06E306C3F02A49F6930C5D17DB7DED18B75AFE9021F80FFC7DFF82B55FE639C8930F82724AF33C6C20B5C01CAE4349F3803C03FE26FF87AAA62A9E0E0D7CFC67783C061DB8B41C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = "0003F0F9FE035487E79C26C9E13ECCB5413A2DD34E0C16A0B378089F81D7FC6407F1D25CD3FE88687B96164E4111279A33FD000000F9FF81AB7BE71E3269F03C994A3E3AA5C68B7C3032ACA703FF01F8FCDF73C6E5B3A807C8BDBDB671671F578325CC19300000F3FF81B44C0F1F8D96183BE5A5C0FAA313977C32BD4293C180790380FC733346D7D0F83D23EDB5574EA17A6FE5C616FFC007E3FFFFD4A71FE3E669CE735ADA34F3A2B3AC0C6EFA63D3C3FE77FFC18F895DB62C1670D95D03FDB559C4D2E27AFA5EFFFC1EE3FFFFCA27FE30F328EFF2356CFC7BA1D8F90EE764A3E8CBC7CE180C8C6458A01FEBE17895A53CBA6125EA6430877603FFFE83FFFB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = "ED53FE3C3CD730F2A933CF1B9C933C0FC575D1EEE2619E07F35BD8307DF1220E7A6E98D84FCD9C7D0E5E74460007FC07FFE3E5AC1C1FC32CEC04D39E0E1861C4BCFFEDF03B36CEB20613815BD8F0B98F92EE7F89E8C4EFC6E177553F67CFFF000007FFC3FAD70001F8D33685587188983EBE8E77BAF6DCF976BD621E80ACCEF078EFFE96F626817B6C3F388E6C64D46CBFF0008FFF87FA5B00001E4993056CE08197478623F2FC74B17258A45EA9788AAB761E67DF0C54CB87A9A3D67118461D3BE99BFFC0FFFF8FF94DD1FFE366CC7BAEC1D028BB045C0FA174A7CC98651EAFF755C4209F19F1E8CFBAEBEE1CE8138E0CE3F86B91FFFFFFFF3FEDA4FFF00D93";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = "340451C088574DCD5DFDDFF46699FC3ABEAF0CAEE2D0FFC6E360B79D3D7839BFAA91F5A3C04DE3FFFFFFF83FCCA21E00CE499FF35DC00DB02E50326DD114C1CE384512A7265734AF7C7EC4033623EC3806A559F1609F8833033FFFFFFC1F8CBB000FF3364804A7E40FB3DD19CD116D0DD06039062EB8F45F3A50087E4506F521757DD0C2DF5393B588100107FFFFFF8FFCC9801F199337F953F082629945E4C2840BEC3394C3BDC2E9D9CF48187F6A0479293BDC4059B7293ECBA03300003FFFFF0FFF44F1B8066998048BF8BDF5F9A3CCC2160ADBF185307236F3C5F84F987C84DE07CF90F868C0DD4D3478303F00001F7FFF1F3F333FF0339661F2B3FC529A";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \painter|r~46 (
// Equation(s):
// \painter|r~46_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~46 .extended_lut = "off";
defparam \painter|r~46 .lut_mask = 64'h5300530F53F053FF;
defparam \painter|r~46 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = "09E661FE9A3024FFC21F8FC1F8D1915FDFFC269603D82375C1E96383BB7140BA0000033FF11E0F3B9FE038D12004B3FCCC8DCE452272520423000BF0E9E0F8B8DF46DF3D1CFFEBDDBE291834FE0441C980F540000001F10FCF3B8FC07C4DDF09B3DFA53AE3B15A9E122420601C003E63030C9F40601900F81CFD03E28B4CE90FE740004540000000D101C79B8F87FF2E23F338DB9575381F55FE1226A1FFFC07947DE7761C5C1F1C00063B027C095E5C969730400055000000000020CFC9840FFFB338033CD9D2E2CFD3254E2C67A3DFFF07C0EC00D9707FDF9FC005EBC37C33C13C9B9E880008650000000000201FC8C007FB91CF03840FADF6AF942457D1FC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = "9F1CEF0FE0C3986EAFFFDFD3E08B25FF3FAAA5AD22DA8A00008C0000000000001EEC400FFF8963F78307960466A8547826F81F183FC1B1C33C6353FC4FD3E111140018998AB776BEC20403270000000000001CE6601FF9C6187FC38F916AD347D4D8CEF92F7BBEE0B1C3BE36AE1C40C7C06BD00003736FC301970020069C0000000000003837203FC071073FF1CE101DD8B814EB1E0D1F3B9E60B5C8BF995967D8C7C7C99400023ACB769E72506001B70000000000060C3B103C000EF043E3E038CFE8B3FBB38FE464FFEF60D3DF7BC099483FEC1F0C2FFE02513C07C3C0001879C4000000000006001B9C3C0F861861C3FFF87E4B0C1D3A2FD3B7AFFF40F216";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = "FAEE73B180C83006E00602DD542D510780800634000000000004001B9E3F8F8F0F3830FEF8214AF00E1CF7845FEF7041B3993FFF2C4FF0EC3307FC3302C170DF36840000FFC4000000000004001B9C1FC71F073C001C03FC8AFD0A4895A2BD1432EC3DA47FF79B7118E7FFF1C01302C16FE2F400800EF839000000180000001C9C03E01FE31C00080CE39B7C09801D1ABBAA1452ACE67DE1F488E79F0119C01B0341EF03D71C6F0C631A000000180000000ECC00F04FF19E1C11FB0E7F1FD3085CAE44111BAEBDC3386072C798FF0005801A013E9EEA2EB9010E7183000000000000000E4E007FEFF8C7FE638CF2760FD1BC8835A8E123111B8B38303378E407";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = "0FCCF86401301B32DDA9612A00E0000000000000000E46183FE81F303F833325BA2319C19486F705DB6E986A783F3F860B0030DE007081C1E0B2AC251F00BF28000000000000000F66081FF0039E03E664FA43A1B3098BC23B6AC8D2330ED93A23FFE4FE3063F87F007C1C81A7F3C3E6C18A000000000000000FA6001FF001C3F1E492E55C3C3ED890A5E503AA17B6EB140220F9F09C10F8078F00FF048C87FEDE7C5F1D0000000000000001B3800FE018E1F8E5B402DA52908BAF64DD8C2C43E2B1D9EFE4F9BF581FF00C01E00FE4BEC7FE20D97021000000000000000099C00FC03C39F8EDB5F60E296FA4458E39340AB1489BDF2C38F81FB78F8E0C3E1F07";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N51
cyclonev_lcell_comb \painter|r~45 (
// Equation(s):
// \painter|r~45_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~45 .extended_lut = "off";
defparam \painter|r~45 .lut_mask = 64'h04268CAE15379DBF;
defparam \painter|r~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N33
cyclonev_lcell_comb \painter|r~48 (
// Equation(s):
// \painter|r~48_combout  = ( \painter|r~46_combout  & ( \painter|r~45_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\painter|r~44_combout 
// ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\painter|r~47_combout )))) ) ) ) # ( !\painter|r~46_combout  & ( \painter|r~45_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~44_combout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\painter|r~47_combout )))) ) ) ) # ( \painter|r~46_combout  & ( !\painter|r~45_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\painter|r~44_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \painter|r~47_combout )))) ) ) ) # ( !\painter|r~46_combout  & ( !\painter|r~45_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~44_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & \painter|r~47_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\painter|r~44_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\painter|r~47_combout ),
	.datae(!\painter|r~46_combout ),
	.dataf(!\painter|r~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~48 .extended_lut = "off";
defparam \painter|r~48 .lut_mask = 64'h20252A2F70757A7F;
defparam \painter|r~48 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "D7771FDCDF45A5AE9D377F7E04B7B31B0A0F41AE15E7DBDA6A0D99400CA424DCE2FB0EB87F00000000000100000F4A31735FAF75AA215154CCA85E7E7FFE16A9F46E9C58E755BB67803A7C68164F3DBFBAD1A6065CBC3E00000000000000001CB24894644C02EAF7C1ED3A6DEE7BF82DD20C452CE89A6B93F8EB00AC84FAA84010741128E19C59BC3C00000000000000003D6D70FD1A4D9EE2F301DCDFA2784FFBEFD4DB1E9EFD31809A3A08945ECE61FD5D43D001D01438D338F80000000000600000F35517141EA6615D1CA7D238FAD0F7FBFF6D059E560C77300E190E3DC34893FB276B961F707ADCCEC1F80000008000600000E2C910D7E92E15C9EA7095";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "390653EDF1AE07BEE4F64B22B741919C4CC0A80090CD08DE958B78FFFDC3E0008000000060000DE553B3418220104F39741278D223FDFFA3C3FEB8F373023B26A874E591E893FDD7056F4554C5BFFFCF80000000000000000D8D2636A60AA769B39369F0CF64B27EF46B045F8BCECD4C83D127F93AA788CAE0AC997276200EA7FFE00000000000000000009AA74D99D70EC1EF3C7F69B001AFCEA42220FFFAF9FEFF77B43A5259B3AB6C4975E4E76ED2F964E000000000000000000000B6BB91AC553689556F7A78B707C70C936D571AB7A370565B4EB4247CD3B78F517293BE86123B67F00000000080000000000FA5082E2B1C80105B059C42E11203260C56";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "DBDFF48FEE03066D1C3C98169217377B3056AD73FCCC000000000000000000004F6D844DACB83402682F0E84DDDC3559EE5C2EA2E31F72F8359DFB27321282CA566B5D13EC9C3060000000002000000000004E4D830F2D95434BF9CB2EF57B737297BA91F2B731CBED3A2C79F78EF539C5782B465DF93B9BFE00000000006000000000007EDC5E8E35D487117BE0FD13EF6D9323449F63B74C9DD4CFC2F8EDF78A48465F46EE266BD554C0300000000400000000000038B93E9107B9C2F672C2D380E570AFFC638F6E7CCBD29B6FFA3E2310F1A1D0109418E246D9AB9C060000000000000000000033711E58E37F28C9B9E5EFA64A76BB67CACD362970D996BE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "15F5D130DB9F407BB664E14E1D46B0630000000000000000000022C0F6D36828EA2DF43FF8987245D8EE27D3757632AD962238C5F1AB644306AC9A74C03914567733C0000000000000000000E6C3572D0208D68BE6EAB75DB3338840353D9C6E74BBCB4642EAEE60EF2AAC2E4BF8807C12E657A7C0000000000000000000EE829CC25AF26ECAE87BCF3590B2BBE66A466D2670F5A80B869BA358D054A09B0A4CC063A1C1B7B3C0000000000000000101EDC26CD60FB32DA03369002E0550645A9F77BE5DB665AAECA8EB32A1D85D4F7DC1B6FFE2DDCC9E43C00000000000000001036BF4DB572C44193B1B902898168EDE0AE0D345E5A599CBC9A832B7425613";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "27BF2BE0B53685F8E4A852C245BB3DDB09045BB88FA67CBED4CF9201A76F600000000E200000000000000003E0D553AD68CAD52C97E5BCDDAEEA2631672E554461CB716E388D518D6F8B05BE784984CFF0200001FF700000000000000007FCE824CF85046D507B5E264A3AAE0EBAD0B510857C2726768DCA97BE2FAAF128D0D24AC0E000018FFFF80100000000000003F8D5DB1BBA2FF8C6924256FB5326150DC988239E0E6DDFFE256994215D6E0FB7B84ABA33C00003FFFFF00000000000000003F10D4C6986651F9BB51D9BAA38DA039A8164520B8D7D4D9E08F19808FD6AB9B44F898039860003FF9FE00000000000000003FC342BE4CAF3F9D9FFC87B60";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "B65C694005F01499A3DED151947600A3B71F9184BEAF82B5C38000FFFFC004000000000000071DCA46E98E4EF7F34BBEDFA974D69451B82057057A0469FFD4ED0801B75B9F86AA1EC8D51EFFFFFFFFE0000000000000000E0736EDBD5A46DF10B9396AAC4EDA919C149CD62DA88D17BA6898BAED5A3F6436595C52D5F303FFFFFFF0000000000000001C09B68C2B91F2D1181467DEC86DA70CD0024247473913BA33A5804002763BC08548F9CAD478C007FFFFF00000000000000039BAA9E0C24BAC5DA76E21A21D9C10F2B0D54B11FDDCC932F058691BA0792646D1A87A351678F800FFFFC000000000000000F11549D15AAD6B5B18458212F08349997FFE66";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "14428CDC8717DA5F405FFD29BC237ECE7C6860FC00FFFFC000000000000000E33FAE8E02F501A77CDCC0700D62D880F8BADCCA9DE4BD3103AD72895C335B2E8ABA1F885060FC00FFFF0000000000000000E2BAA71F39031B422FD21BF4242813892B8BE19465827EBDBADA70AF755A9FF4B37575DADDC1F8007BF800000030000000038DC3B64DDDFE92969A8E235760F6B152DCB5F871822EBF26887A836B9301898B7F173526A900D8007FF80000000000000007727B9B7D779DA983B57BF9F42751CDB1D843BF831182AEEAE53D269B996B574F72F5CC64D003C8007FF800000000000000667D464A5790F6A6405E7FF19F9EFFF7C686C830BC9E4011C269";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "54271411FB1E0E7288E689670380007FE0000000000000007CEA4E287FC0E8C559D08D348194B9B7A11646DC435F826B682D688800C37177CCA5D5D5E2DDFF0000FF800000000000000039EAD9864274EA571E42EAECD6D37C4628A3A86D234EE3FF0EA1B58618F2651D0198DF763BDB000000FE000000000000000039ECA1056E351643B680F25EFB9900D20C5CCF3AD13B7BEFEDAFEB8E4D34DC445B7938F0147FFE000FFE0000000000000000E0E2B8225319EEB0C7C5E246D62466315DEFA05066D74F75D9A51F23C01C662797C8F9F9A831FFFFFFFF0000000000000000DEA29BF4D4C23F0EF036FC22F285BC170BE3372E490D41AE84C362FFE5C139F5";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "79462576FF41F087B543C0000000000000000107C4F63B730DB1FE6A917A41B9EDEFB8DA7B59A073216C108022221ECD653FBB4C379EF76FE0AFFB33C00000001C0000000003E8F76E971C277294928312183426BA2BCF0E331A00498F32EC257E557C3F4B4224D0FFFFE1F0DB8B00000000000000000003B5607FB52A67BAA8B70D6AFB3ECFD1ADF446C3357D410C2338C609577733E1AD23B07C7FC1D4476CE00000000000000000019AD4C440CADA06A322A4D9C20ACD504409EE5ED1909D945FAE387EE5EE7638DFFF85207900A7B846F0010000000000000003E5FDB713FF31BC7167F03974A39F1A3E51DDB05F76FF8045282677A690C116B179C501F9";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "01151EC67C01000000000000003F79F789CFA28D046D3612249C4993BF5EC5CBFFF168F8211974084A8EF9A57CD8F50507F08004E7C63E0000000000000000FFF9CE116CB05809BD4A1C24B3061F2A24767993844C394508B7EC052663D2BF7515850700000EB1CE3F0000000000000000139516D881176E50BE39229E4CD71BB4F55C58352E0D6C91C04CBE8A8E49727AD73D856E00001DEF9C3F00000000000000003E99252C321173387BA7C6588904338FB85D36833CBE3A1A1A67F01398448D27F471D6EE000008E0323F9000000000000000FC98B20A52E07C5BA956C5AB710639E9BF3D414DF0A2F68BDFEF5AB37E5DD4EA516676FFE000001DE03F00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000F8013D0CBC50419DB5318E19101CF4F7D3477BD434AB94526F80FB9BB26B5E807E1776FCE000003BE07FE000000000000003C002FB45DC879738FB3A2EEB93526BD19E83A61858C17CFF6FACD74A9BECF0AB4A73AAE00000000200FFE000000000000007CFE19653E0F52ED67A3C6C561B70AD4F7323B64C5D0AE86C68C9C761D826D6BD5390D5E000000000FFFB420000000800000F9F7A9829907C65F50AAEDD8D4B01EDBACA2F49E1CE7D1F438CC775E2E0BC2FBF278465E00000009C1FE0070000000C00001F3EDE31B2797D781A83A5898C5DF51C1B0A4A3D50F68C34C058966E33B3DA61C917260DE00000000C01E000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "3E3E82976E6555EA4E737CBF9D81E84CEC3D1CD89B0A4A7C1CEBDC70451D84B08C2CCC1BE060000000008C000000000000003F3E9DD39BDC1DA2D8FD4658C4839A8B4F7AFF6C3F79C63D2D9E3B5950719C44E43CFB938000000008180000000000000000FC7C11A82ACC9E0ADA2FDA68999B4CD4E5A692D950171EF722CC43A2789E557B26380FF70000000000310000000000000000781D78D41CE6E2246C0D4BF24F962D2D5D9B26245790DEDC5621FDC83F435B64E1D3B8370000000000300000000000000000F00B7855926FDE672223672F331D618C0AE30E5D4AE55C2EA1B64F82F05CC9BD72180C680000000000200000000000000003E00ABC350168";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "BC6DBE08ABFFFFFFFFFF000000000000000043B3AA141821BBE493047AC6BD6B31203A700BC67D06C7452C82A1AC9CC0A98A3EB5260063FFFFFFE0000000000000000000D0E122A6ADC6C5B764C399C6A66E611D6D8267950A6C52FDBB5857A7B714182931DF900FE3FFFFFFE0018000000000000000BD40E7FF152803923BB6B060663908B63FB3EF91AB1875F5E2C63D5CEE4C03AAEFEB4C1DE3FFFFFF80000000000000000000B939B3454978C14072E08BAED9625A2A20BE6CD7282CB03BA88E98C6236F8D90178724E707FFFFFF008008000000000000013BE4F03E2AC2C5D4F212F0530B751980DBA0D441DA038BFA6D336BF79D067391F37A9BC00FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFF00C00C000000000000030A9FFF88615FDCE2CB7BDFD09A79190878D2C35C6BBC0E7F6B7ECA01CC5D3C5C214117FDEFF9FE7F000000000000000000060AF213B6075116DC00D84BF7F2B9F7AB19A994F4B71E14099C22051299BA7C7C2D12FC4A2FFBFC1E000000000000000000040932978DBDF759D647F443AEB96210AF6522E5A0A4F90F8B092B5A990A9F8A898F0098082FFFFC0C0000080000000000010E17DD48611813F0A937ECDB9A702788DF8B8878F81DA1578C7F2CCF30D01F5B90122C75B9EFDFFEE00000000080000000000E670AD805FD3E8FFDABA43A8F6F44DA0E946E58355AFD99250A8284A46B1EA089802E52985F8FFE0000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "800000000016F0D2AF1BFD924B6A8325E84B3CE71D3A6B539D0B4AAFFFCBCDE6FDB60B987D1C2A401A983C0FFE00000000008000000000670851B22162D7F09B096615AD9A5DE5B105A247ED623A45566DE4FCE505022D1C4A0FDBD6FC07FE00000000008000000000E7C33D9C40AE01E2DF5A711751EF1F5063F2E0FF58070BAFB74E97E933E95196D01A1C4DD67C01F800000000000000000000E70757CE1863B971731C80943923A8005675548F0602202C015638F29DFAFE5E6DF76B9B752C000000000000000000000001E913E8F0BCDC3FCE4BBA41CE1BFCE385D810E8071312A63E46F3E845C9010B1CADE7EA97D966000000000000000000000003ED";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "6C26743A1077315DD38DFA0E1BDA89C28D32988E293770A1CD6A88014AD79344F25A9CA847000000000000000000000007C29AF8A0689B71E8C55F645ABC40DE52128E2002324D7304A70579A6494EB46C0406E0566782000000000000000000000006C1DDCD7E917AEEB2756017BB95387BB222DE5F94C13935C1137812C410FB1F55C1D962AEF580000000000000000000000007870278E03F95427A403E216611B718DC9CD0F165D109F0E0663D3EC25643CC823FF6BA6C0B0000000000000000000000000FFA8E833DE279FEBEF10044E625837106BCDB8870AE4B887190315770E7CDB4CE2A67F409170000000000000000000000000BC52DFC8237037B";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N12
cyclonev_lcell_comb \painter|r~41 (
// Equation(s):
// \painter|r~41_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~41 .extended_lut = "off";
defparam \painter|r~41 .lut_mask = 64'h0123456789ABCDEF;
defparam \painter|r~41 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "6B860D60013C60F007803FC100000000000000000064C8B0F5045BAD4FBE3E5A4C2256D1EF7E0328D30FC259516423494A98343A0C60003CEEF807C03F0F00000000000000000024CFBE3402484345EBE5CDBCD089B6C9F71AAD1C947E6B213DA351595940C03C60001EEFF803C0781F0000000000000000002CDC7C6690FD8C8FFC2DE75A805E1572B12A821E79BEFAF28E474C5BBEAB7DBDE1011CFFE00380607C0000000000000000002DAC22EAA110BE7A76F0CE3C8933CBF9F8B9E9DA16635FE010FF96E483768C419E007CFFF887C0E1780000000000000000C02D31DB378FF67C77F5F75DFC46B087FFF1BAB216B7BF68D9E3886A8344729486070161";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "FF7F0780C1E00000000000000000C06540055737FB153F6CCC05D1736357A43F5F65367F87A84ACBD9D8AEE2D43074640079C007070FC3C000000000000000000065BF4EF127D95DDCAFBD3CBA77DCB91F3DC890F5CAC6DFB6E1565FE3624216B06480F93FE3FC1F1F800000000000000000004C4240301D537DC6A0DE65E4DFB32FEF1E679643C732946C251ED894B2075D054C78663FC7FF383E000000000000000000006A795C6FEBAC5F5E0B8213CC9A0BFBE860F4A1E8437AF8D51DD1C485FE537408B6ECDFF38C3F39F80000000000000000000C6B064C17E142EBE210474BE2FA3E7EC8926000D3AD335E47E5CD328433DA00C2143F1C00CF863BC000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000E00000000FE5FCF74630AC429EFD3947C2042BFFFDA56B000F12FB0F0898149D796C7A47C8AEDC9BFCDF9C44000000000000000000001FAAC395631E9F337EF68167FE2337FF7F31CF7B374908E7939FFE723C9732524B205F1370CF0C5C200000000000000000003F2915A72FF96D27AC3C3E7FB76CFEFFDF0B6206755EBF2112FD6DD20464949A6EA603E19E1E0E3F000000000000C00000003E15C55B585083DE2EFA3C7BFA919FFF51A9F0EBD2AC90F92B4498CB2E1432375F1A315C43FFF140000000000000000000003C554D59A892C979C5BE2166B29DBFFF78FAF814200C214F98FBD92539A0E650E7724C3F7400F1800000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "0000FC4D4348FAC5FD093A3F226BC7F98FFFFE572221E0268C2D88287C08C474CFF696250F18CA03860100000000000000000007F8CBA24F915ADDFA9DFF199BDB37BFFFAF8EE2FBC41F789B1584D6734D70CFCD8F575C7BC9013D00F8000000000000000007F1CEA0CCD5393E4278C8940B713FFFFFB6633950B0BE761F8756A990BB4340AEBB855321B5F3FB77FF00000000000000000FC62C94E2B9B7196038DB7869D6007FFEFC6707CFAC0DF6A8264AAE66FAECE34593F4113765632760FE00000000000000000F8B3D9044A5B4EBED5BD03FCF9C1FFFFFDE451624048DD9CA091B3511BDA889E4261DE1B7FDD35CB8FF00000000000100000FB583A0B0";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "8ED25910DD99CD18626A9B4DA0989361120B9D85FC603DE6B738C7F80073F00061C1B0F80000C00000000000000000ED0C1955D791F13551DD26670493B48F1E72D395D3B7D5CDE36043B33878000063F00060C338F10000800000000000000009CD3196E7B4C46B690C104388F3141AD611B03344C4F7B43009B2883418000000EFF000E0FF7CF300000000000000000000099968F858DB72C31C17DFB08C7649CDBDABCDA86F55F2BE69644F7F3FF00038C1DFF0007000CC63000000000000000000000F335605791B6873465EF764D63F80795D092C4DCEB9ABE89C33D1ED6AE33FF8031FE00F38030C03000000000000000000009E6EDBDF743B015FF237";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "37DBB4DF968DD19B112728A9B5594BDB45EE421C3FF81F7EE01F1C033E0F0000000000000000000091909CD09E8F8DF8EBA7DFB7EC71A06FA6B7F2CCF6FF649B03ED83792C76C0786078E0078E03FFFE000030001800000000009397A30EAB6656AA17ADBEF786FC4D7919B3DEFD602561F644CB49917B956E3CE3E430039E0FFFFE00002000000000000000F327A4151EAB92DBB757F747532EAA833B648E582E635A4EE33CA87AB1C1E4E63E1F18019E0FCFFC00000000000000000000E74C429F25CE7194F71A4BFED3A4A04501C8A5CE2C0EC58B64D991033ECC3E7030FE30009E0007F80000000000000001000388B1CF0B22ED37CB29F47E7352280C41";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "A0B61D170577C19FB05EA570FD4A023D7CF860008F000FF800000000000000000007B3B31E38E32D8D6CF6D27F7E3EE47F361E62F370813B41FF69D6C2F30C0979FE990C6C01C701FFF00000000000030000000E674CFEBC1E719BA240A807A6D9D2A2E48BA6F3D93D2CBB1BE04BC04B1BD874C59CFC6C03C3E0FF0000000000000300000008CCB71D0EA91FD3CFCC6983CF5DC55E9AB179EE459C1F5BAB3E0BDABEF402EF6383070000C3E0FC0000000000000000000019D9482D700FFAE82AF749BDFD0482EB4B50AC764F034BA5A47A719DDB434A14BCFC0F800003FFF80000000000000000000013D2906DFB3734F4757ADA75FCFCBF667F5B0946785BEF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "EE999247836CD3217007EEFF010003E3FC0C800000000000000000332D6C7F80EBCFC6E7C4D23C8A9CF9B3FA9A935E513FDD1BC6A5E5CF082916C00000FE1F8063E03F1C800000000000000000762A8A057D075D695CF48324FF73E483857D8C8D430F7CB5A8FFEDC638115BE00000FE3FC003C01FF800000000000000000066356E8B86877709E97FD246A67D82BC17F0C6685C01F12EBE95337A071E53F000003E3FE007C01FF000000000000000000066D5B3FD15F92B8B1FAD9F5B9E8A2BF21BD1DBDB4FD5CF69822FF4305337F99800033C60F007801FC000000000000000000064D668FFB4212A5D67F0AC861B396AA1EFD2B3BF7E14F533992213179B";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00003C7FF000039FF07F000000000000000000000000000B0C064FD6917FD79DDB9F23F8E9344BE41F8EAC1C05061238000000003C3FF000039FF83F000000000000000000000000000A90BB225E43772C270776FFDBD1384541A6314B520D2DD6F8000000003E0FF00007DFFC1F000000000000000000000000001BD0D43492AAF62521E9BB5FDBA440D71D757D844B5B6A9BFF800000007EFFC00000E0FC1F000000000000000000000000003520C8FAFC727AB12A46AB7F73DBF9CC9A1FBEB8B1FA5FABFEC00000007F8FFEFF06E1F01F00000000000000000000000003976A3097B085002CE78ACFFFB382D608FBCCFEDE2760623D87E00000007FCFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "07E0003F00000000000000000000000001196BECA52A20EAA7AA857FFD7FD8F62C5303FBA1E605AF5867F00000003FFFFFFF07E001FF00000000000000000000000001E4520A5B17E69E797C3AABFF9289C020776DF9B3CBCE70EBB1F02000001FFFFFFF06803FFF00000000000000000000000043C5F51B081894B54EF50F7BFF93502CD4CCCC7EC861DB84DA90F7F000000FFFFFFF3C3F3FF8000000000000000000000000C355230EFB729B360792E6EEF6E8A7277D996FFE9FD723C643C9F0700000FFF0FFFE20E19FF00000000000060000000000000393E479EAA3C1FA5502FF6782860B9E7695B29D39536E19A0C9FC200000FFF07FFE20C08FF00000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "0000000000000000000003DAA8B78D00ACEFBF3CC75DAAE5CEB7BE7C75F47FEC6B9EB1CBFF3800000FF07FFE33808FF60000000000001800002000000795C8BB0922685E81A61830C2981EB4DA48897EEA59D197DE34FF0F00000EF061FC2700C7F20000000000001000000000007F16CE63A976649E045CA31E607D1A848A50535DEBDBE1D019DDEEC000B003F020FC2E20C706000000000000000000000003FF76D30F68DC6F439ED7C7E0D4426F5E1F3A257FB2F27293E409FDFFEFF003F007FE4E704404000000000000000000000007F12BAB507601E9B7C2DB4DF75737E37C50E5101A7D5FDE30E8503006FC7803F00FFC5E304C000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "0000000FE0297B480CA87B6B8995B4D3A65DC308574EF595D2C4B08B6A93383F807E07F801FC5E30C00400000000000000000000003E1F2E1D2620ECF65B510EB1098C9BAA787ECDF3941B679F676DBC0C38707E0CF80000CF30C07C000000000000000000000038E0503EFB0B7C0A3DA2F9C6A97433DB5083E0929F6D02956D366F9B8E387E00F80001CF00C0FC0000000000000000000000309F439F5F391BB863D28F1EC741A0BD68D791693BBAA56612D1614B3CF87E00F80C01CF0040FC0000000000000000000000313FA4488A4E99278819861193B98A7CC7FA7A7177D19B4CC197FD1798F8FC00F07800638080F8000080000000000000000062E1E4";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "F793413CFBA51CCEBEFF86FFFF5B36FFFE7E7C381FFFFE1FFFFC7C007BC3EFFFC07F0000000000000000007FF1E1080D34C4F7BD9716C20D9FF8019F1FFFFF81A0D5AF4D8C181FE01C0FFFFC1F80F0C3FFFFFC1F0000000000000000001FFFFFFEC49AC4F012352270E36DB36F3BFDFFF96C30E0E3BD1B1C1E1F181FFE0000707DE1FFFF8F0000000000000000000001FFFFFFE64A48FCB5CA69F0FEE92D1EF53FFDF45EE0DF8BE1B59C1C7F0FFFC9FE8C1F0FF83FFF870000000000000001000000FFFFFFF26F49E4A3F1E33FFF4BEDEB37BFFD76C61AC27F603D9C1C3F083F8201E01E07FE1F01FF8000000000000000000001FFFFFF332564BD2BB7555651";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "C9E9350FFFFC7ECC693699B51D9C1E7C100F8400300F03FF8F81C78000000000000000000000FF87C71B2537BB864FB08FB270574EC9EFFFF5E62845F80CADBC0F787007C4181007F9FFC1FF81C00000000000000000000003F70009259194EE5F5A673CCFAF64E89FFF818FAB67178FA3380F386007C43C381FFC1FE0F3C3F00000000000000000000001E00005B5BB204633EB6E823AA9D71195FFDAA6F27D066567386783C007C61C3139FF03FF3FF3FF0000000000000000000000000004DA7777041F4969846D99B7D2BFFFD59F3DFBF9C20BB006DFC000C30030F03FC1FFC7E1FF00000000000000000000000001C4CBE3C7D9D63DB77985993AFE9FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "D73C77EA2B3EE85808FE000079E0F8E01F1C1C78C1E300000000000000000000000000064B73AD4B799AE30FA8DF4BB33FFF4BFB56CBF1DE4C9F18E000003C1FF8F0003F900603C00000000000000000000000000003485C6D03E99A6150EEEF53A7EFFF8CE1025311E0FA8F90C00000078180F00031D9F31FC00000000000000000000000000003485D689C7B59EBCECB91EF6DDFFFB2CCCB9FBEAE234FF1E0000001F00078307059F91FE000000000000000000000000000035BC0298AABBEC6FCB343C87FFFFEB2303B3CEC7A214FF7E0000000FE000FF0382DF93FF00000000000000000000000000003D7D55291B87F1024C08DB67FFDBED090324674D4";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "290E0FF00000000F80E0F3182C7D3FF0000000000000000000000000000F0ACEA7FC36C13DBC7EEA31BFFF3A83472965A78B0A931CF80000000FC0FF381C62391F3C0000000000000000000000000002A618B30948D2ACCF758F3F3FFFF2A842B1F8D446F29CF17800000003E1FF87FE73011F1F00000000000000000000000000049E95CEFAC981A7B9027FEFFFF7F414F87EF5322BBAE4ED3C000000007F7F81FE31C10F0F000000000000000000000000000555AEB3ADF9A5D22ECA92EFE933E4931745E7E5BDA8842618000000003E7F803C0C33C3FF000000000000000000000000000BBA89D1F19D9C788EB1197FFD18F56D10BDB1F6BD8BBD02180000";
// synopsys translate_on

// Location: LABCELL_X48_Y26_N12
cyclonev_lcell_comb \painter|r~42 (
// Equation(s):
// \painter|r~42_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~42 .extended_lut = "off";
defparam \painter|r~42 .lut_mask = 64'h440C770C443F773F;
defparam \painter|r~42 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "0000FFFF8F84A00000800000000000000000000000000000000000001800000000000000000000000000000000000000000000003FFF4795E00000800000000000000000000000000000000000001800000000000000000000000000000000000000000000001F7F4030A20000000000000000000000000000000000000000000800000000000000000000000000000000000000000000001F7FB0D4DE2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C7F240CFC000000000060000000000000000000000000000000000038000000000000000000000000000000000000002000007F06D7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "5400000000000000100000000000000000000000010000000000000000000000000000000000000000000000000001FB210A7000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000FBA8DA7000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000F98895700000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000079015FF0000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000003001E0F00000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000008000003000DA10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EC520000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030CB200000000000000000000000000000000000000000000000000004000000000000000000000000000E00000000000000330B000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060700000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0040000000000000000000000000000C0000000000000000000000000000000000000000002518000000000000000000000000C0000000000000000000000000000C00000000000000000000000000000000600000000100180000000000008000000000000000000000000000000000000000040000000000000000000000000000000040000000033C9800000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000000121180000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E880000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000600000000000080000003088000000C000000000006000000000000000000000000000000000000000000000000000000000000000000000000000003045000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000307D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000041800000000000018000000000000000000000000000000000000000000000000000000000000000000000000003C00000001280000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "0000000000000000000000000000000000000000040000000001B8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000035100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E30000000000000000000000200000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "0000000000000000000000000000400000000001630000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000E000090C8800000000000000000000000000000000000000000000000000000000000000000000000001C000000000000000E000000788000000000000000000000000800180000000000000000000000000000000000000000000000000000000000000E000010380000000000000000000000000C001000000000000000000000000000000000000002000000000000000000000004000010300000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "001F8000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000040000000000000000000000000000000000000000000008000000000010000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000007000000000000000000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000002000";
// synopsys translate_on

// Location: M10K_X69_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "000000000000000000000000000000000000000000000000FFFC017BE5CBDC000000000000000000000000000000000000000000000000000000000000000000000000000000000000086C0A392FA58AC8000000000000000000000000000000800000000000000000000000000000000000000000000000000000000042FCFC54FF58000000000000000000000000000000000000000000000000000000000000000000000000000000000000001042F884DC61DC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E5D80F51251F800000000000000000000000000000000000000000000000018";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "000000000000000000000000000000000000061F85BF3982480000000000000000000000000000000000000000000000000C000000000000000000000000000000000000067A0FE45C67D80000000000000000000000000000000000000000000000000000000000000000000000000000000000000003ABBFE7A510D08000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B6FF1813B4AC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003607EE2E00EC00000000000000000000000000000000000000000000200000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000071A9FC4E58C00000000000000000000000000000000000000000000001800000000000000000000000000000000000000007F9BE1BB83080000000000000000000000000000000000000000000000180000000000000000000000000000000000000000588BF33A68CB000000000000000000000000000000010000000000000000000000000000000000000000000000000000000007C4FED827BF000000000000000000200010000000000000000000000030000000000000000000000800000000000000000008C23E38113000000000000000000020000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000041B736DA3C0000000000000600000200000000000000000000000000000000000000000000000000000000000000000000002CDC34430A20000000000000000000000000000000000000000000000000000000000000000000000008000000000000000021FCF8C146A000000000000000000400000000000000000000000000000000000000000000000000000000000000000000023EDFEABE7DC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000301FF72277600000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000600000800000000000000000008000000000000000000000000000000000000000000000000000002000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "C0000001000000000000000000000000000000000000000000000020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000008000FC000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "200000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X68_Y25_N36
cyclonev_lcell_comb \painter|r~39 (
// Equation(s):
// \painter|r~39_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~39 .extended_lut = "off";
defparam \painter|r~39 .lut_mask = 64'h024613578ACE9BDF;
defparam \painter|r~39 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "81154EE924A80000000000000000000000000000000000000000000000000018000000000000000000000000250D1AD82F68B5D64E2B4C9E000000000000000000000000000000000000000000000000001800000000000000000000000006B6A017562CB4573A7661DE0000000000000000000000000000000000000000000000000000000000000000000000000000048850E53932A3FB37CD28B0000000000000000000000000000100000000000000000000000000000000000000000000000084718CE18C0D9FD947B0668000000000000000000000000000000000000000000000000100000000000000000000000000000529E0C23FF63B9EF103FD90";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "000000000000000000000000000000000000000000000001000000000000000000000000000000043F1FB9D99A858DEEED800000000000000000000000000000000000000000000000010000000000000000000000000000000F1338D43F43A0FEFFE1083C000000000000000000000000800000000000000000000000000000000000000000000000000000192DD77E2770717EF2000000000000800000000000000800000000000000000000800000000000000000000000000000000099F94806BB9D81B4CE000000000000C00000000000000000000000000000000000800000000000000000000000000000000018DE300F8B6514CBB600000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "006000000000000000000000000000000000000000000000000000000000000000000F26330E6260DE394600000000000000006000000000000000000000000000000000000000000000000000000000000000000C60000EA546F6E706800000000000000020000000000000000000000000000000000000000000000000000000000000000000200C0E3E4FF748560000000000000000200000000000800000000000000000000000000000000000000000000000000001001D1C0645C97CDFD40000000000000000600000000001C0000C000000000000000000000000000000000000000180000000000C6E3632469CF67400000000000000002000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "0080001C000000000000000000000000000000000000000180000000000EBDFE02EE4C0EBC00000000000000000000000000000000180000000000000000000000000000000000000001800000000003A0F801DCEFE26800000000000000000000000000000000000000000000000000000000000000000000000000800000000003EF808043BDF98800000000000000000000000000000000000000000000000000000000000000000000000000000000000001C487B1DCE2D70800000000000000000000000000000000008000000000000000000000000000000000000000000000000000F69BF9469B228C00000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "6B0647EB400000000000000000000000000000000000000000000000000000000000000DF9036AC24A44A5B20B665BE79596B19BFB2CB000000000000000000000000000000000000000000000000000000000000018671A9460E5825986F554CEF0FC72CEC862297000000000000000000000000000000000040000000000000000000000001028498C6B110804E2385789F796D496689CE1F4D000000000000000000000000000000000000000000000000000000000000021C95D916D9C257D083DDDC5BB35923597A88C9000000000000100000000000000000000000000000000000000000000000081DEF78E97521AC06BBCF57EEA26AA8374193C6000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000807A9D8A7BA8B7322B8EDAC9621217FBDFE0D600000000000000000000000000000000000000000000000000000000000004007E016045C192480501838234D92B6695E1DE4000000000000000000000000000000000000000000000000000000000000008062771688B850973A906D9B53F193590A3B6000000000000000800000000000200000000000000000000000000000000000C01AF748C351DA6AF7EE8E9C35D763723BE4C000000000000000800000000000200000000000000000000000000000000000007E719AB12C14CEDC51290E27F5D840C0198000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000001000000000000000000000000000000000000291B9B5B11ED44EA72B29B3933F4955B1300000080000000000000000000000300000000000000000000000000000000001FFE57244CAFA46E90364DC23EF799B2FEB20000008000000100000C000000000100000000000000000000000000000000000FDE73A54FFD4605B9D107AEF6B7A89F86E20000000000000000000000000000000000000000000000000000000000000000012C4A12C7084AB7D60FDC4A501C7697514200000000000000000000000000000000000000000000000000000000000000000381C9ED4CCB006E9BABA7DC10995C7BF1120000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00010000000000000000000000000000000000713A00EA4D11DFD33E1DA48EB5070491B200000000000000000004000000000000000000000000000000000000000000000070077114487766F34A0A7665C5BA9976E2000000000000000000000000000000000000000000000000000000000000000000000151D0402C358803BDD5969A7AF5ED460000000000000000000000000000000000000000000000000000000000000000000007C8F0BEAD0E6BA27F2977EB48B9CB04000000000000000000000000000000000000000000000000000004000000000000000E6B149D031AB946DC523CFC00AA4E840000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "0000000000007C0000000000080006B9222C4988342BB62C48385EB591E6000000000000000000000000000000000000000000000000000000000000000000000069A707300758499204E751DF217EBA0000000000000000000000000000000000000000000000000000000000000000000001DDE694CFB7CBB4F6603848174C881D0000000000000000000000000000000000000000000000000000000000000000000002A359893D2AFBB9C7457F0D8D1EDAF90000000000000000000000000000000000000000000000000000000000000000000001A373C0A09D82335952BE2AD203BB5B0000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000141A3282BA5506DBE391B3C4D9B9B4B0000000000000000000000000000000000000000000000000000000000000000000000A0C4023DFADD05C2662B603F9A54C3000000000000000000000000000000000000000000000000000000000000000000000053612ACD59C69B898C3B72C188183B00C000000000000000000000000080000000000000000000000000000000000000000028778E2BCE51D68597063C376204DB00C00000000000000000000000000000000000000001000000000000000000000000003F7E6AB9A0AE8E7A5F9EA4656259CB0000000000000000000000000000000000000000000300000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "0000001180D553FE5944CFF9CC5E480A57430000010000000000000000000000000000000000000000000000000000000000000000000027DA0DF793D4C50A174BA7B0A3800000000000000000000000000000000000000000000000000000000000000000000000002FB35E76AFD3DA3C56DA3D2DA7803000000000000000000000000000000000000000000000000000000000000000000000001DBAF088A850FDB89023352CE70010000000000000000000000000000000000000000000000000E0000000000000000000001A2F8E2B1DD63FF9322B2633270000000000000000000000000000000000000000000000000000E00000000000000000000015";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "CD821B35C50F7A68594632F70000000000000000000000000000000000000000000000000000000000000000000000000013476011047BF39AE90C3A16D7000000000000000000000000000000000000000000000000000000000000000000000000001C88CEA0971E031FE3DDC6F6D60000000000000000000000000000000000000000000000000000000000C0000000000000000FB29370694BA4DCA3074DA35F000000000000000000000000000000000000000000000000000000000000000000000000001F7837FA2E6A9CEAAC78EDF86F00000000000000000400000000000000000000000000000000000000000000000000000000033FE0C9E39907";
// synopsys translate_on

// Location: M10K_X14_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "483803252681D7EE1F4A7306544DD8EF52F808E3FE536DECA085B9BA73D60000000000000000000000001FB714222D18511E804308EDC7BCFDFEC2F2D71C5B8B475AEB062AEBA996AF6BE97ECC9E0056000000000000000000000000FFA87F907AAFA42CCFFA9968CE38FBB7C71D49ED6D7A092341D2466521A49675D7833E16B74E000000000000000000000000DBBBE90C2FFB6CFAEA12076AFB89E5C56DEFF4AEDA85E4E864B3EE9BADF757BF4CDD9019F94E000000000000000000000000CB37F7C3C3A7189F8CC000FDBD9D7FC7A4883CE3D15A2BC8C4BDD3D246B6F13C866EEC9F6628000000000000000000000000F707909AF94DC2799C00001E3B55";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "D2786307436983FCD3E57B746A96A1CBDFEEE8EDF38C5818000000000000000000000000FB0DE02F8A2CDD7018000007FFB5136326D0559D68272D9A28F821C8CC997B7E868D65AD2BD0000000000000000000000000F2A56569BFF9FF3080000001E3335277C6DAE41DEFC6CD2631F529E5C7BA93F56DBD85F40C7000000000010000000000000004C0226D7D1383308100000000A3E32725882893E2250875820EC38FADDDBD4BCFD9FE6FC7B0000000000000000000000000199FB14178848000000000000063C6A8E420C6011B8E07861B031FD29E276FA0ADBA1386E070000000000000000000000000C9128BB050E800800000000000160A2F806C65CB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "472259474446557ED53F27EDF228FC91EF60000000000000000000000000CD047FCCC600010000000000840003606368FC59011D68367CA51D44F7B2CAB241F223F8CC40000000000000000000000000DF94004EF9008000000000000000000CBB6197C539721169D6704F04EAF8BFFD6839CFEEB5E0000000000000000000000000E38CC0EE30000000000000000000001909EB4220DC77D80A22D5FDFBE2D4893F90B512A7CB40000000000000000000000000F8F10C1000000000000000000000007F09AD2F4C7E1B38086B26FBF15907B1BC58A8C280D600000000000000000000000000FF4DE1E700000000000000000000003F35E3F42F6C77799BA760";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "6EA52F829E5833AD6FE3144000000000000000000000000067E4D060003C000000000000000000089174DE91505F336448EDD8CB6DEBF6EF89A9069967600000000000000000000000007F58C0000038000000000000000000809699BB08227C412F181943249A16983CE939E8E68F00000000000000000000000000FFEF8F00000000000000000000000006029BB95CF6734B54267885F25EE9B7DDD800E81F7800000000000000000000000000FFFE1C6000000000000000000000000002F1B30BA9013F4256D84F50745D9765CB21C184B800000001000000000000000000F0201C000000000000000000000000000399A4D80D4556A86CB0111AE78FCF0D";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N18
cyclonev_lcell_comb \painter|r~40 (
// Equation(s):
// \painter|r~40_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~40 .extended_lut = "off";
defparam \painter|r~40 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \painter|r~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N54
cyclonev_lcell_comb \painter|r~43 (
// Equation(s):
// \painter|r~43_combout  = ( \painter|r~39_combout  & ( \painter|r~40_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\painter|r~41_combout 
// )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\painter|r~42_combout )))) ) ) ) # ( !\painter|r~39_combout  & ( \painter|r~40_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\painter|r~41_combout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) 
// # (\painter|r~42_combout )))) ) ) ) # ( \painter|r~39_combout  & ( !\painter|r~40_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # 
// (\painter|r~41_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & \painter|r~42_combout )))) ) ) ) # ( !\painter|r~39_combout  & ( 
// !\painter|r~40_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\painter|r~41_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\painter|r~42_combout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\painter|r~41_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\painter|r~42_combout ),
	.datae(!\painter|r~39_combout ),
	.dataf(!\painter|r~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~43 .extended_lut = "off";
defparam \painter|r~43 .lut_mask = 64'h0207A2A75257F2F7;
defparam \painter|r~43 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a323 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a323_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a323 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N24
cyclonev_lcell_comb \painter|r~49 (
// Equation(s):
// \painter|r~49_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a331  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout  ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a331  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a331  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a331 ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a323~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~49 .extended_lut = "off";
defparam \painter|r~49 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \painter|r~49 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N12
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0 .lut_mask = 64'h0A225F220A775F77;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a299 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a299_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a299 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a307 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a307_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a307 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a315 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a315_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a315 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a307~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a307~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a307~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a307~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a299~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a307~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a315~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N48
cyclonev_lcell_comb \painter|r~50 (
// Equation(s):
// \painter|r~50_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~49_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) 
// ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\painter|r~49_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// ((\painter|r~49_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\painter|r~49_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\painter|r~49_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~0_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w3_n2_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~50 .extended_lut = "off";
defparam \painter|r~50 .lut_mask = 64'h02008A884644CECC;
defparam \painter|r~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N42
cyclonev_lcell_comb \painter|r~51 (
// Equation(s):
// \painter|r~51_combout  = ( \painter|r~43_combout  & ( \painter|r~50_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & \painter|r~48_combout )))) ) ) ) # ( !\painter|r~43_combout  & ( \painter|r~50_combout  & ( (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & \painter|r~48_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4])))) ) ) ) # ( \painter|r~43_combout  & ( !\painter|r~50_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # (\painter|r~48_combout )))) ) ) ) # ( !\painter|r~43_combout  & ( !\painter|r~50_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\painter|r~48_combout  & !\painter|always0~2_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(!\painter|r~48_combout ),
	.datad(!\painter|always0~2_combout ),
	.datae(!\painter|r~43_combout ),
	.dataf(!\painter|r~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~51 .extended_lut = "off";
defparam \painter|r~51 .lut_mask = 64'h02008A004600CE00;
defparam \painter|r~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y29_N11
dffeas \painter|r[3] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[3] .is_wysiwyg = "true";
defparam \painter|r[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N51
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a316 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a316_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a316 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a308 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a308_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a308 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a308~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a308~portadataout  & 
// \ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a308~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a308~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a316~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a308~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a324 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a324_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a324 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N24
cyclonev_lcell_comb \painter|r~62 (
// Equation(s):
// \painter|r~62_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a332  ) ) ) # 
// ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout  ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a332  ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a332 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a324~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~62 .extended_lut = "off";
defparam \painter|r~62 .lut_mask = 64'h00003333FFFF3333;
defparam \painter|r~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N6
cyclonev_lcell_comb \painter|r~63 (
// Equation(s):
// \painter|r~63_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout  & ( \painter|r~62_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout  & ( \painter|r~62_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout  & ( !\painter|r~62_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # 
// ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout  & ( !\painter|r~62_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~0_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w4_n2_mux_dataout~1_combout ),
	.dataf(!\painter|r~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~63 .extended_lut = "off";
defparam \painter|r~63 .lut_mask = 64'h0C003F000C883F88;
defparam \painter|r~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "18200018D08737D6F3B781E4518CE5E48B46B65760B216F2FF9CE78F7118000000000000000000000000008F144F1B5F0C584B80001A7E8ADF1B7605C6D07193529526A797D2D7D944EE3157E66D429800000000000000000000000000980F9F3FCF46B97000001A7F335136C13A3F353A4E4544A04AC3F3DF455DDD5CEFF85F7590000000000000000000000000048846FF8CC33AC7000000140DF57E0E42CE31A040E1070002D9929619BB9D0476779DCE829000000000000000000000000007400613FD4394E0000000038667F175E42D8DA96D1E92E03A488F9B1F1449BC77AB0DF89AB00000000000000000000000000F700658B424E58000000001FCDC";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "114DD529882F72C40D4C507017AF52D86DE84E56723482A0000000000000000000000000077C66DC3C41E000000000000087044A89DD60C788909324F81CBB97DCBEEFD5EDFD5CEA4D600000000000000000000000000E7C671E79310000000000000084E014240C70B266D2497330D9D4093AD91DEC170BF4E3A940000000000000000000000000FC3C3C0E135C00000000000000640008E16204A409AC410E02C6055FDB33E03F07CCB1E3AAC0000000000000000000000000F87FA1C1F738000000000000001C001B53C0FD8D0EEB13EF14AA54B7CFB09E9BE93178426A8000000000000000000000000038F36F8020000000000000000000009558C8A119";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "1FD7426DA0416DE3EDFDC81B2E9F48B265800000000000000000000000003C167FCFF8000000000000000000000018913419B7A59770614D2947C6F9149D3FDA9EE2B9800000000000000000000000003FF1FFCF0000000000000000000000030042811FFF63BA1880CE747A26A9A269096BC76976000000000000000000000000001FFF3FF000000000000000000000000006B4765CA71B999109B23197AE3C935658614E53BC0000000000000000000000000007FFFFE000000000000000000000000006AED44070C098C22D33817FBC595AF595909D2B480000000000000000000000000000B3FE0000000000000000000000000002200B53AC0DCD460441";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "6951FC66AD2C289891644800000000000000000000000000181BE000000000000000000000000000027D2527104C3C365D3E61415C6BF633DBC6A4FDA80000000000000000000000000000BF000000000000000000000000000000F0166E2E4AE2E442D6218F7A4766361BC8FE2B20000000000000000000000000000010000000000000000000000000000000600CEAD599714D47B101A09849C0D1FCA7BFF650000000000000000000000000000000000000000000000000000000000001F80CF4CD712FDC8530872AE1CBD75683141E96D00000000000000000000000000000000000000000000000000000000000000018F9ED36A0189000381C5F8E2DED";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "4FF8753527300000000000000000000000000000000000000000000000000000000000000000000000000000034DBA625F58EED023D8F1200000000000000000000000000000000000000000000000000000000000000000000000000000018374E569F7DCAC3B055260000000000000000000000000000000000000000000000000000000000000000000000000000000702404C10336E364AB4CC00000000000000000000000000000000000000000000000000000000000000000000000000000000F70018000AD6FC5EC4B0000000000000000000000000000000000000000000000000000000000000000000000000000000000E0030030C691A06C3600";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000000000000001F1F8019CAFA9A9E2600000000000000000000000000000000000000000000000000000000000000000000000000000000000F39C43F65B46E8ED60000000000000000000000000000000000000000000000000000000000000000000000000000000000073DC77E15E9235124000000000000000000000000000000000000000000000000000000000000000000000000000000000007F9CFFEA0526CAE28000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFA87827791800000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000DFFFFFEF8FE0C6580000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFF69A40BE7F80000000000000000000000000000000000000000000000000000000000000000000000000000000000001FF3FFF17E31BF9800000000000000000000000000000000000000000000000000000000000000000000000000000000000003E3FFA9900AE4180000000000000000000000000000000000000000000000000000000000000000000000000000000000000391CFFEE673187800000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000010207FE65279D70000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F07FF098DE3D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFF7FB565E250000000000000000000000000000000000000000000000000000000000000000000000000000000000000003CF84E115513D0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000EFC0609621DD000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000153C54F346E6AC6C615E092FDA2AF2800000000000000000000000000000000000000000000000000000000000000000000010320F66C2DCAB6F4BCCDF85FFEC12C00000000000000000000000000000000000000000000000000000000000000000000009D805A2E028E058052B78E664EF02E00000000000000000000000000000000000000000000000000000000000000000000018042725C3F0667524B27C7120C3C2E0000000000000000000000000000000000000000000000000000000000000000000000804036D238B460FDF8DD87879C628C0000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "000000000000000000C0C00A951CA6644C29E46C82AFBD9C0000000000000000000000000000000000000000000000000000000000000000000000608021C1AC620D8257926EB0BC391400000000000000000000000000000000000000000000000000000000000000000000003380087F8AAB081906DDCA7F4D022C00000000000000000000000000000000000000000000000000000000000000000000001F8021CC11D669B872FE5B0F9686EC00000000000000000000000000000000000000000000000000000000000000000000000080267C6732893BE7E3CE589962EC0000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "000000000030A96CF1A3923587676EAA9A6C00000000000000000000000000000000000000000000000000000000000000000000000000129B083DFAA5B1EC75C9B326CC000000000000000000000000000000000000000000000000000000000000000000000000001A2C4E6B378743E177C433D1C8000000000000000000000000000000000000000000000000000000000000000000000000000BAEAD5D3FDF7B9D31A07E4B080000000000000000000000000000000000000000000000000000000000000000000000000009B7AA72C41837B62FD9AAB808000000000000000000000000000000000000000000000000000000000000000000000000000C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "35C698C052040224282CA018000000000000000000000000000000000000000000000000000000000000000000000000000F44BC3BF8045447AEA49206180000000000000000000000000000000000000000000000000000000000000000000000000003FC8DEBEE53A97FBF431DFE1800000000000000000000000000000000000000000000000000000000000000000000000000004E86484F82F389046019FC90000000000000000000000000000000000000000000000000000000000000000000000000000005113E0191FD12AF16249FB0000000000000000000000000000000000000000000000000000000000000000000000000000002579FC1FF5F";
// synopsys translate_on

// Location: M10K_X14_Y43_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "6A06870D9000000000000000000000000000000000000000000000000000000000000068008AABEB82B2380B584DB09B07B4F3734FF1200000000000000000000000000000000000000000000000000000000000003000C0C3CB7C36967420BB9FA63C0DB969160E6000000000000000000000000000000000000000000000000000000000000010066569594417ED03C199F7F66529331561F8E00000000000000000000000000000000000000000000000000000000000000009F37450714615BA1D93807C0F0A5EB127F0E0000000000000000000000000000000000000000000000000000000000000000880D3E134A6B7B44FF64CC8BA8045DA82C08000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000FC7BF06140C1A7F979A05C782B9950C7FF18000000000000000000000000000000000000000000000000000000000000000000FBB0C484D23A6C8AF662EE89BE01361E180000000000000000000000000000000000000000000000000000000000000000000CB13412CAC77024ED39FB5788C4221C380000000000000000000000000000000000000000000000000000000000000000006E13A8786D6FD9C36EF2F7388D90E600700000000000000000000000000000000000000000000000000000000000000000007568C7C682BE75D13BDB3FBFACF7F581E0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "000000000000000000000000000000000000000000000000001CB39F14FD96A9178BFA64FFFC33D99C1C00000000000000000000000000000000000000000000000000000000000000000014BBCE3C7719AE6848AA3FFBFF8A9CFF3C000000000000000000000000000000000000000000000000000000000000000000330F7B267CE0795D4DD432A3FFD51F873C0000000000000000000000000000000000000000000000000000000000000000001E365171800D853DE1790F3DFFC790A19C00000000000000000000000000000000000000000000000000000000000000000000166D08C9506333DBBDF63ACDEF0381DC0000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000580655C8A02B9E486B17DCF767921DC0000000000000000000000000000000000000000000000000000000000000000000000C2C7786830D0C80816DF56D3E1D8CC00000000000000000000000000000000000000000000000000000000000000000000009697708CF649A28A491DAA2A94B6680000000000000000000000000000000000000000000000000000000000000000000000F1D7FD175D573331BCA4CAE57FF2280000000000000000000000000000000000000000000000000000000000000000000001316FCBB3B2CAAE0C325D5CD0978F280000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N30
cyclonev_lcell_comb \painter|r~53 (
// Equation(s):
// \painter|r~53_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~53 .extended_lut = "off";
defparam \painter|r~53 .lut_mask = 64'h30053F0530F53FF5;
defparam \painter|r~53 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "8F79F5BB00BE0A7FC67C00000000000000000000330E07736F4651D93ABC2DBF31DF525E477CF572A77F02004AA829AB8287E1F3E4DB0890058003BC00000000000000000000270F064751FFD7E21B034BF7C629B50FA008F0FC05F68800F5BD46407BB46E21E89D0000037003CC000000000000000000006D98068552DABCE7B5B0782ABB55BB305D11B5A7B1BF5004BDC6DEBFAB62594AD43D838000B0078F0000000000000000000048B33D306D9C14CBE0DE4F3722B6B3BD137624DE36FF10102B10297C11B209BC05F9DF80006FBF870000000000000000000052A5F15FDE7F9E5532A9EABC8ABBD28179EFF252247F70DC99EB12681B3086380439FE00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "000CF90780000000000000000000D6AC074DA872EA2E283AA7FE147CEB396EB93A39AAFF1CC068D1FBB39F6DD7220CF9F80000021807C000000000000000000056A5EF5285FFE82E1FDD55AB20C9AEFC409EAC5EDFFF8F0EDF5EFB83425758E2EC79F80000014E0FC00000000000000000005275D85FF1FFA571F77A4F9108F1B338959DC5E281FE2941B77EFEE0CF515296237990000000801FC0000000000000000001565487ED4FFFEA67A6D7AC20EC5BB1CD1C2107B0B4FEA2A89DDFF6EE0535765B5F7B10000000603FC00000000000000000035776B82F1FFF019F259BD5DFF0AB6B0A05B975B022FE13391FED20EE7ABF24E056FB000000003DFFC000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "0000000000000007D784BB34E9FF6D37033D1EC583665C4508A1FC3B47FF04390F7F71119B7AAEF7C8FB0000000007FF8000000000000000003FD6B8F36910CDEAF236060B5601F9D94E06B8F4F5EBAF1524EB9EF1ED99BF6EBE54730000000001FF0000000000000000003FD40FF12C3AC5464B7016EF209476EA623F6AE4FDB7BE0AECEC79E63EEBEF9BFC2C260000000000000000000000000000007F31F620F7137EE5EAE79C51CB0ADCD773C45E69B45EF637873E7AD9F95C56A06CE406000000000000000000000000000000FE4909544C9CFFBD14151C3BB007ABAA7B40A59C2E2B7D3B42B0D4FB9E709E1282C40E0000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "01FE367042F9259FB8EDB853AF1180FD082B10CA208D37AF3350854BD15BA59576A3E01C000000000000000000000000000000FE34CFB4BFF58E11C1D38C6F9A252C8E14F2377B73A7EF13C80546F25FCDBDF4C71B9C000000000000000000000000000003FCAB9854458B3F1E7BE6958C684A14044366BF27B86E7F51E40C68F9CEE7C4C85E6FF8000000000000000000000000000007FCAAB3AB6B596FC97CB5DE93A4936DD8803D7036DAE17582310028FB9D9A841A23583800000000000000000000000000000FF8AA33D9A900BFD34B5F70027CCAF859575B255194874E0BD6000A7E7FAC475CEF207000000000000000000000000000001FF9EAF3101C";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "E2C3FFE837F412CF776DFFFF97F9ADFA89FBC592480412273DE3460398C513BC0303CF3F80000000000000000000C600D8CD1074E7F72FF040FFACAFFFFC9F99BEFF6019932C0152EFA097AB5B4B83AAC63487079F3FC00000000000000000038E305BEEAE7ED2DE2AD80DFE89CFFF7BF2A438FF6761C317D5AEC623C2FCE2AE820D40E45E1F9E3FC00000000000000000031CF83BF4C40FFB1B434C2339A8FFFC6F7B1E2DBB394B7F14A222E5A04E37A9553C0F2ACFF3FF1C3F0000000000000000000F3318DBFF3C9DFB22C8E6025EE3BFFC5D5643FFBEB5020AA0FAF41F9812DE06AD924DE58FB9C0F0FE0000000000000000001E471FDBF13324FF6FAE68";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "5B78CF7FFFF5C77CDFFD6B1C7A3F0B5950CA15A9F1F02F7DF6F3800001FC0000000000000000001CCFBF2B8C0F9BB5E71C8FD55D7D3FFB6F1265DFDC9E5D37EFCB98FEE0032A381CF90F3E1EC63FFFF00000000000000000007C9E3E6D7DB9FD25C50F292599F6D78FA8BFB13FFD9A533EFFDF25A0C9426B1C69787EFFCA0F380000000000000000000000799F7C44B1B7FA7FC5E2F4008C7F9F8FEBD6DAFF7FE111CD54382FE14C56B2D5DEA28AD7E4FE7800000000000000000000007187F062F0DB4EBFDDE3195CB3FF77E2EC7B567EBFB657F7FFD2F5A5D2C151C184C8AB59E3FC7800000000000000000000006307E1E04F073ABB51FDDF105DFEABFFEB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "494D2E67F69E7BF258A440906A9883AD94D7DC8300F00000000000000000000000E383DFE0979E4C78594D6EE0E6FD4F5FC7DE1F729EFC415FFF1CEC3FC00A0EFBADB7344F1FFF800000000000000000000001C380DFE12596EBB6BCB5AFB7FFFFAB68E10A46D25FD4C47FFFA389659430CF4C6B86DA531C00000000000000000000000001C3DE5FF135305AB646B7BFFF85FECD5B26F58E0CFFD29CBFFE24372FEB5B4084CBC32619670000000000000000000000000786FE4FE5AE0EE152E82417FBBF7C99D554785D697FCA523BDDE6DD795B225FA82D012C22CCE3F8000000000000000000000F0EFE381A786597072CDF4BF6DB7E890754C5C68E6F544F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "22FB5EB42189E1AC57F100244198C07C000000000000000000001E3F16CF10483AFADC217E9FC377E983DF1A92B9A003F404E1AE951101CFEB6C5C0100044C67783C000000000000000000001E3FB01CFEC84270562F0B17E848FD7BB08462E39D16E4B0090FE527DFAB241E1DFD000349FB7838000000000000000000001E7EF32119F1BFD03BA7D86F18CF971F5BFD9F351D3F215071C5F8519A6B21072479001C573D383C000000000000000000001C3E63C96AA3583518000A5A90B7EDEE3D3FBCCCB30FA321D09ADC11D10C6A83D63B001C34C0D87C00000000000000000000180C07376FC337D689C7B57DB970AFE016F9E2E5963F42004C51DE56AC5D";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "AB6ED8D41278829A043DF9CB35411F67574DC33070067E6B651C082DA47000000000000000000000000000001FF346830F10AE2D74C2139C033284549E43804C65F6DFEE577A800B7E1F34CFD118ECF0000000000000000000000000000003E491BFB9469ABBC2AF266B78F86A059053A599DD1405C64462000D7C4FDF54C298A8FF000000000000000000000000000007CCBABB9C3BEC4CF35A6FBD1E7DAEF48E6459454528A3566EFA03707C1FFAFB2C3240CC00000000000000000000000000000F1C3ED998E09C202EF36F3F2F93EFA694110996A33B74DD062340647D0FD668E9DFC33E0000000000000000000000000000030D7F2CC4349BA1354CC49C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "837B563C05000258880A60FFE244B25D7D3FF8D8C2825139FC00000000000000000000000000E3394715F8FBC25C9E51EEAFCD146D595BC08005834CC6D3B120843B5D4FE98DE89D9CE61F00000000000000000000000001FEF150CBE6FCB713FBCB32B7B529367881A300181812DAF9F989045B7507FCE90E19D0E603FC000000000000000000000003F88E5EF99F5DB82E8E3C68EEA8575142B8B0600700A6FE63AA6680A97E7FFA075DACF4E780FFF80000000000000000000007F667D08133921BDB084FAB8B31F3C0F1FF6348061B399242F2048181EDFFFEDBDF097BE780FFFF000000000000000000000F0B27CC7B9267EC07281A1C07D8640EA1104A";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "42650B17C8906D60375F3A1FDD6BFEA3A30F80FFFF000000000000000000001F0A7E4DC323511EFAB89498285A5400442CA0915711CAEA4378000063743FFF7D17C400DF80FFFF000000000000000000001E7F88B081A055F873136A458D58204609E005A01A10F97451BC8C19702D7FF16F2ACA23A201FFFF840000000000000000007CC7E73E41037BFA0EBA4DCB87E680053C818CB46EC96971A1FA002F99D91FF39335D5176000FFFF80000000000000000000F1060B25F11C1F59C7864DDFD6EE4C0003BE1790DEAFEF5419674C75E6285FD311FC7F473003FFFF80000000000000000001F33E9327F14145651A6A54E87CC800080B2AFF303F1A6B654B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "7B4096650C77F84C8902DF9F03FFFF80000000000000000003E63FE1DFDF9D0EA7ECA1BC6F9618B4137FE034B91611BAF8E329A13B10D469F4722FA9BD23FFFFFF00000000000000000007E6380FD6B7D3A4BFA3AE3779A27C0C0832577A93328F96B03B3FD85599397A6DD3032FBC20FFFFFF00000000000000000007E260F10A6770B7EBA4A0354926080056B9E3EC6BA42421DC7CFD6A01EC027EF602C2607B8001FFF00000000000000000001FDE61A40057226D7237F0354BF0408001DC64CE7C3F8FBB9631FDF7CC3DC1B48EA400001FCE0000000000000000000000003F9E73E571A49E533623BA1CE4E400001EB710DA1A64837A8431D89AE58A69C8";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "DD8BC0005C00000000000000000000000000239E9B6A52F104AAAB86684A3582A04C0EEC6B8FCE09EFD44203FACF35281DD94889C0009C00000000000000000000000000300139D34F2DC06EDB3C579BEC4404820C518879910118FC747BEB4C4A023DDD35CC60001C000000000000000000000000007CEE1F18289CBEB3E8EC79CEEC04000394A648F2BD3C019D88C1F2B960A4CDF7D24430001C0000000000000000000000000078B7CB7A1FD25B385E562A96460880020B9A8075031410F4A4AB48C327B9BB4811621818F800000000000000000000000000F8E24EA3BAA014096B9920BD97CA404DAAEEE4EE72518637801A99E0D8D704887E8D7C3FF000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "000000000000000000000000F9E3D30AF9E3137F3AC5792F45BA002A35CD8E7B229E41B2D30F6C0B93708582638CF0FDF000000000000000000000000001F9EF0674C898E6C756F15693347700412381681A80600516908F56240CD28BB2C06714B03000000000000000000000000003FB4DD513D58F8CFBF48DE1C58721651CE2C4A61160565143F05B603CD27F77525BFCF0703000000000000000000000000001F252BE778DDB7F266D11CE85E2447229ED2185876F1A0BB628A8F92BC5E9FF49F5038F3FF000000000000000000000000001EC97BE46560EF98E198BD31F97BE78DF900862C66FEC06274BBDBC1F76F68C2260C43CFFE000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "000000000009EB323157008B6CD766FF75818CED8A92790654DA8368B5841FB37ECF45B2369FC9217CFFC0000000000000000000000000191A309D293F072DAD9A59550C8E27DC76FF10C1AB07789AEEE4F3FB8FC658722E8877CB9F00000000000000000000000000192293A6049412706B5EE234A8BDB2C7AA80C06954866812824354F609F31FF749AD694B6780000000000000000000000000195ABA7ACF6B295C9ECC995039EDEDE885BA41884191182D4FD9A5CD827DF3FD151D9BB879C00000000000000000000000001F4F04C741A5BD8EA2377F717D258888C263F1816A619B1A2148B7A4B39D7FECBEC39587FD800000000000000000000000001F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "23B202F8C8566278AC3634CFC229E0C16D55A88E83020B7A68FE3758672722FBB5F138DD80000000000000000000000000127747B17F38FF0D0BC01A971EC18BD9FD05A795B2A75602C11859950F394DCD49BDACF39A00000000000000000000000001104541B88C81375F4140C9E201E21144A2B15B444EE374B3DAC02390161FFDABDB474634060000000000000000000000000010B8F7E9602BD35CBF01C2E2E25B62B31AB48713C0C1E011D6E0D64300A4BF57BADC09F60C0000000000000000000000000009AC8ED34E5888640801369EC6D858A28E5B85748943DA1363A7D90D40FBCDE6173B547C1800000000000000000000000004F30D810A578BC8";
// synopsys translate_on

// Location: LABCELL_X42_Y24_N45
cyclonev_lcell_comb \painter|r~54 (
// Equation(s):
// \painter|r~54_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~54 .extended_lut = "off";
defparam \painter|r~54 .lut_mask = 64'h041526378C9DAEBF;
defparam \painter|r~54 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000002200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000760000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000056000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B00000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "000000000000000000000000000000000000000000000000000120000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "0000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "0000000000000000000000000000000000000000000000000FFFFE006DAE40000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F8BFE804A0E90000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FC3FF933B3100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC3FF906E4D400000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F1FF00C1AD2000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000001F0FA43A285700000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F57000247960000000000000000000000000000000000000000000000000000000000000000000000000000000000000000064C000A58FA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000708081855B100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000707800679C1000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000707C00F0D010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FC00616010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008FC0012F5D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF80178AFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FC014919E000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000031C003559100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010E0005DD300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011E0023DBB0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE010702C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FE000F52E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000085B0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E2E80000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000021316000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000628000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000050EA00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032D";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000311200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005A200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000015D200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001920000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC200000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000002520000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000116000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000061C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006400000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000032A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026A00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008200000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y39_N24
cyclonev_lcell_comb \painter|r~52 (
// Equation(s):
// \painter|r~52_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~52 .extended_lut = "off";
defparam \painter|r~52 .lut_mask = 64'h404C434F707C737F;
defparam \painter|r~52 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "F1E87D20B11D3B47F7FFF7FFFC1B643C6B9B7FC0000000000003FC000403FFFFFF80000000000000000000000E1EF7FCF3C3F1C40A673B37DEF917CAFFFFFCB74AD79BBA0FE0001FE0000003FF800F03FFFFFFE0000000000000000000000000013C79C3F1F65BB63C7DFF9FADE5FFFFF6295618B7F863E001FFE00001FFFFF00201FFFF8FFF000000000000000000000000001E39C7FD9391666F3F9FFDDFDDFFFEF07707326FFF59E003FFF00037FFF3FF00003FFF87FF000000000000000000000000000E1CC7FC9F0D9DB9C3FFBB535BFFFEFA2C296CCFFFE9E003FFF0007E01FFFE00001FFFFFFF000000000000000000000000000F1CE3C7837FEF37FE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "FBDF7096FFFFFDA51021FE7B71E001FFE0007C003FFF00000FFFC7FF00000000000000000000000000071CF032FB3FFFDAF03DFFFE5FFFFFE7B65083EEFF7DC000FF80003C001FFFF80001FF81FF00000000000000000000000000071C71F97C3CE7727EF17BFD451FFFE83181C7B4FFE1C000FF80003C003FFFFC0000FFC3FF00000000000000000000000000038C5A096D0F5FDFD377237FFEDFFFFC4933A0F59FF5C0007C00003E003FF9FF00003FF3FF0000000000000000000000000003C61DC3A0998147B945C1FFFE1FFFF7F63E228A57D1C0002000003F003FF03FC00007E1FF0000000000000000000000000003C7E20CE7830B3AF16003F7F9FFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "F9CAE85B0BB18E600000000007E0FFE01F1C0380C1E30000000000000000000000000001C783F940EDEB3C7FCE65DBFFFFFFF9349D8F4BC7ED200000000003FFFFF0003F8FF803C00000000000000000000000000000C7AF645741BC0DFF4C11F7FFFFFFFCCCB9B8D1F3463000000000007FFFF0003FC7FC1FC00000000000000000000000000000C7B90760123D95F7442EA1FFFFFFFF29CD68D6E9DAF000000000000FFFF8307FC7FE1FE00000000000000000000000000000C7D15FE41F505E7A4B9A87FFFFFF582386917CEBC5F0000000000001FFFFF03FE3FE3FF000000000000000000000000000004F9DC231654C69FE458B31BFFFFEDC60A30787F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "C3B00000000000007F1FF01FE3FE3FF00000000000000000000000000000D9A048C4B5516DF5DE1DCDFFFFFDC030594214D3F99C0300000000003F00F81FE1FE1FFC0000000000000000000000000001936AC6BB6BAF37EDC515F9FFFFFF77B71F3F7C1003AF0F80000000001E007FFFF0FE1FFF0000000000000000000000000003B70733A0AF60AE02CF4EFFFFFEEC85066DC7F64246D71FC00000000000807FFFF03E0FFF00000000000000000000000000033B1B9FF97C4443A1B86BBFFFFD08278C3E685E354977E7E00000000001807FFFFC0C03FF00000000000000000000000000076D7DED64DE29553A5A067FFFFC49FFC63F14A9E856B103E00000";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "000003800FFFFF80007F0000000000000000000000000007A6FE81BEFAC49597C5AF3FFFBA0EB09D0DBE63FCF971E3C00000000003C00FFFFF80003F0000000000000000000000000006D47F6DD6AA1B7C4F8CDBFFFE953A34241AFDE9F4636CE7000000000001F00FFFFFC0001F0000000000000000000000000006E66F5CEED8BDCFCCDF5FFFFA5E003D248BCFF7DAD5132C000000000001003FFFFFE0001F000000000000000000000000000C3A373BEC19EBDBDDBE3FFFFEC2C70A8E39FF0E8F9D350C000000000000700100FFE0001F000000000000000000000000000DC293B93E7D7EBBBC6DFFFFF9B0DD3FF50BFFFCBEDE589FF80000000000300000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "FFE0003F000000000000000000000000000A6A1338F68AA854F95F8FFFFDAE968C9227FFFD59D29ED4780000000000000000FFE001FF0000000000000000000000000011F091C6CB4D3C2444D1FFFFF335931AF42FFFFE0FCAF1A33E0000000000000000FE803FFF0000000000000000000000000036B4739F94D34B808FCF7FFFFB832379FB97FFFFFE08FD171F0000000000000000FC003FF80000000000000000000000000036057F6E521455D0B58D1FFF17AD484638C5FFFC90BD69490E00000000000F0001E01E1FF00000000000000000000000000075FA80AD95038A465DBC2FFE55F5360A7849FFF7CDFFE0550E00000000000F8001E03F0FF00000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "000000000000000000000034AD0C0E860537B7FB10BAD70B4FEE04B485FF9B6975CEC50C00000000000F8001F07F0FF0000000000000000000000000007587E9AC45D5686A85FCC387EC0D11757629FF1ECEA4DE9C4700000000000F9E03E0FF07F000000000000000000000000000F518B42C0FE945FEB468EFE38CBCC885FF3EFFEA7BB7A1AF6E00000000000FDF03E1FF0700000000000000000000000000008B2046991E62808A986F6FB083F4703227455F879F2DC86DAE02000000000FF801C1FF84000000000000000000000000000EC1B12C0C68A2CADEDACA86A784012AE34303FF9938559E4F27CFF90380000FF003C1FF8C000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "000000001FC202CE3A27BEE1EFEED8EBD6BEBAF925C8093FEC87FA8B2CDBF83FFF800007FE03C1FF0000000000000000000000000001FFC63CE4DFF99A55BD14EEA340F528915B8D019FE6166BCA15AFFFC07F800007FFFFC0FF0000000000000000000000000007E06DAFEDA1BC19CCB0273235AD8AC9EA8994787ECFDFF82FD1FFE3F03F800007FFFFC0FF000000000000000000000000000F807F90FBF4B8C5164B39D76AC857E774841EC8EFF23AC101EF5A73C0FF800007FFFFC0FF800000000000000000000000000F0035F6C15979B2233F0FD5885EDC62CC553B5CEEEDE10EA011559BE0FF00000FFFFFE07F000000000000000000000000001E1E30";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "C7DEDB7F7DCF989FD11874E2D03C27566C7F3F9683A97D7727C0F800000FFFFFE03E300000000000000000000000001CFFD3712B9A96DB52417E5FA61799F0B3D35F785E5D50FD2EC47FC43F8000001FFFFFE03C380100000000000000000000003CF1DA1A1B92BD3A31B7CFD0EE046D2133810030E6E9315B0341CF47E00000001FFFFFE0007C03000000000000000000000078E7553CEED4032F354E1FEA7E9E4C3788417C24FE2ED20D3FA4F578000000003FFFFFF000FC030000000000000000000000F0CFAD64E8AC2CE3F5FB5DAD06D38A41664C546456ABD50CA395EDB300000000FFFFF0F803FC030000000000000000000001E1C46EFB4D08FB8ADE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "7A291A179880487B7CABBC7E5077B20273B06BE0000000FFFFE0FC03FE0F000000000000000000000F8F809F90F02C5FFFEFFF8BEF8B3F7A55993973243FBFCADEBA15BDFBF83F801FF8FFF87E03FFFF000000000000000000000F8F9C52A9A7BDE3AE49F9F6BC97186925E9E6E92437D47D416AF9F76B98FFC3FFE03FFC7E0FFFFF000000000000000000000F1F9F5D1A27D7F7E18BFFB5735E68BB8329AB6D34F3A11DD7590B478607071E3E001FFE7E0FCFFF000000000000000000001F3C3F5FC4A6FFD8001BFFF72A484524DBC6D8B369C7A643F7905905BB77C00FCF003FFF7E0007FF000000000000000000007870304E356AED6DC781BFFF6120B32F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "C50201B07C76BC5DCC40CE77748803FE7F007FFF7F000FFF000000000000000000007070EFBF3F7FFF7675714FFFEBCDE3EBF37A365C8F4B9B3FBC3A5487F8F287031E007FFE3F01FFFF00000000000000000001E0C3EF3E47E7F66873BD67FFE449E50A47EE7E62362A3136FA78406413C58EF91F007FFC3FE0FFFF00000000000000000007C38F128F5CF6FB3EB59215BFA421A42AED4C8F93D721218321497079C341D9FDFC07FFFF3FE0FFFF00000000000000000007C7380A3FF2BFB764A1800A7BE756F7BFFADCD242FD4273881CBFBA50F1F38380FFF07FFFFFFFFFFF0000000000000000000FCE7009C48C6FB151FFCE021FD149DB9FEA40EB9D3C17";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "8A21F740D0736AA280000000FFFFFFE3FFFF0000000000000000000F1CE0789A6DFA84BFBFA2A11F700EDC1DFABE385BE28A1D06251CF898545900000001FFFF9FE03FFF0000000000000000000E19847A601CFB7B1EFFA7C05A1749FD78FB6454E80FD098BCDAC4436DB0DC00000001FFFFFFC01FFF0000000000000000001E131F6004143EA3D6FFFDB41A8E52E768FC421BABB697BB0487C17DA4AA9C00000001FFFFFFC01FFF0000000000000000001E3374D17014FCE4C7FFE1DA14A093E10DFEADD5CBD958231EC0EAE5CDD6E660000003E0FFFF801FFF0000000000000000001C32E72E259AFE5E87F9FDAD572C67C71FFEC789BD6E5FFC5BB04E7BA6";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "BE09F0000003E0FFFF803FFE0000000000000000001C258F6CE10277E83FCDF7F845F4EFC7FFFFDB9CF0B55F31629AD44C2C093DF0000003EEFFFFC03FF00000000000000000001C257F8C5283BD277FD0BFF02C706CFFFF9C4CBA1263E5315BE7A9AF6BB0E7C0000001EFFFFFC07FE00000000000000000001C36C0C4880076897A41FEF237822FC9DEDE74D0CA7BB747C0A80373B0293C00000003FFFFFF807F800000000000000000001C669CCD1EB47E37FED0DFF84E1517CFFC265D986B17EB8B2D11470BC7858F80000003FFFFFFC0FE800000000000000000001CEABCE4E8854DB7FCE4C3F911767BCFFBF74C649123AC2B0136324E7BA51FF400001F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "FF7FFF80FE000000000000000000001CD578E2F232F25DF30123FE0266D7CF9B72BCC6F2D3CDB7B4692DC334805F8D400007C007FF0FFC000000000000000000001C9531EFB7347CFFDF081FF6042D6BEF9E77EFCB027C6EA66E35386097259A30A800070003FC1FE0000000000000000000003D293E3D6FB94E73CF7097FD0C5DFFFFF57DC8F68062FC96978FA7D6BB664007667801FFF8003FC000000000000000000000192B3D10F07AB1B3C72D63FE0CBAFFFFF5BFB8B610883936ECFC286BA3515015DA03E00C0FC03E000000000000000000000019523DE76CDA2B7FEC9A3FFD0DFBFFFFF3BFCAA041083AFABA720A16AF187783B3C02FFF0FF83C0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000023540DA1B7602BEF32961BFF053FFFFEFFDBC433AEE0FC5CB54E31259343B4B81CB4D3FF1FE078000000000000000000000066687381D4B899E7832E3BFD066FFFF7EFBF8D3C8C16CD9A759B2876EFA6D770002AE3FF0FF0600000000000000000000000E4AC6FCBC674A31FB8905BFF756FFFFFD27FFCB2B22255B803E15EF7B9F3E9DE801EFF801FF0400000000000000000000001CC6CCB928F4DA237610257FDCA7FFFEC327F4C265124FF06862BB51D7506615E046F9C3C0001800000000000000000000003CCE4C9EECD79304899262FFD53FFFF8FFB0357B931B18564EC61AA4D5F2C3B622C3FC0F800FE000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "000003DCE8D8EBB2037569AF4077FCD7FFFFEFFED8AD0ACB2B807D6C0E68F80775E72BD12FF80C03F8000000000000000000000007D84607C1ADECDB147092F7F7267FFF61B72E1376345DC6B70F01AB6D4A177DA52FB7780E013E00000000000000000000000FD9441BDCF3E74419540A47FC453FFFD2E3FEB5E64DE06D36674FDC6B89F0088F8C25BFC60C0388000000000000000000003E1BA438B79EE7DE8B0E205FCC9FFFFFB3A3F7BEEEC15BBC8E7510877381E3BA9A4C3027799C387F0000000000000000000078FBA401C58D7D591958003FFC7FFFFFAD27BBFAE7431F468CC3CEE35E4B667C5B5DEBB801039F3F0000000000000000000073818B8D";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N42
cyclonev_lcell_comb \painter|r~55 (
// Equation(s):
// \painter|r~55_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~55 .extended_lut = "off";
defparam \painter|r~55 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \painter|r~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N30
cyclonev_lcell_comb \painter|r~56 (
// Equation(s):
// \painter|r~56_combout  = ( \painter|r~52_combout  & ( \painter|r~55_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// (\painter|r~54_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\painter|r~53_combout ))) ) ) ) # ( !\painter|r~52_combout  & 
// ( \painter|r~55_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\painter|r~54_combout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\painter|r~53_combout ))) ) ) ) # ( \painter|r~52_combout  & ( !\painter|r~55_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # (\painter|r~54_combout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~53_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\painter|r~52_combout  & ( !\painter|r~55_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\painter|r~54_combout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~53_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\painter|r~53_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\painter|r~54_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\painter|r~52_combout ),
	.dataf(!\painter|r~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~56 .extended_lut = "off";
defparam \painter|r~56 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \painter|r~56 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = "473F0FFF9E182F0000000000000000003C3F00003C03FC1CE3FCAE99E1D800481454C4F84DA1767EF660033FFFFFF0FFC01FEF3F07FF0006D3F000000000000000001C3F0000FF01FC1CC7FC969C7F41E337AB3E23B32A0E2C96A360027FDFFFF0FFFF07FF3F01FF000324FC00000000000000001C1F0001FF80FE3CC7FC8C4600B8F3E5678506EC5CC53374DEC005FF0FFF803FFF87FF01003FC000CA7F00000000000000001E000003FFC01C398FDCF3667BB9933A38A60CFA904009E4BF800A1F03FE001FFF03FE00001FC018259800000000000000001F80001FFFE03C718F78FF73407FDEDA10D1F04C6DD8FC734F80160801FC0003FF037F8000006002";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = "192C00000000000000000FE01FFFFFE038E30FF878604FF1E0F65ED87F7FFFFDFF9881802993FC010F01FF003FFC00000000032800000000000000000FFFFFFFFFE079C30FF001CF4C7070CCD1F1FF9FFFFFFFD3F1400FB47FFF3F80FE003FFF8000000004CB00000000000000000FFFFFFFFFC0F9C60FE18FF86CB3B74AC1D9FFFEFFFFFFB797907F683FFE3FC078007FFF800000000012000000000000000003FFFFFFFFC0F1CE0FC3DE066DC11DFED9FDFF79FFFFFFDEE820DFD004FE3FC030007FFFC00007C002E4000000000000000003FFFFFFFFE0F18E0F83CC3CE4E02D467FFFFFDFFFFFFCFF4A703CD0000E3FF82007FFFFE0000FE003FB00000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = "0000000001FFFFFFFFE1E38E0F819C7E1E7814867FFF7FEBB7FEFDEBF58D7D2000061FFC300FFFFFF8003FF000FF000000000000000000FFFFFFFFC1E38E0001387FE035D8C07FFF7FD835FEFDEF95EAC880000787FC7C1FFFF9E0003FFE003F000000000000000000FFFFFFFFC1E39F000760FFC32E577FFFFF7FD3467FFDFFFE9055800003C3FC7C1FFFE000003EFF5FF8000000000000000000FFFFFFFFC1E39F000143E3E07167FFFFFF7FF82333787FFE7092000001E1F8FE1FEF800000F83FFFF00000000000000000003FFFFFFFC1E38F807F89E1FE16BFFF7FFFFFFFC2BCDDAF9E9098000000F000FF0700000003F00FFFC00000000000000000001F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = "FFFFFFC1E387F070217C6E8BFFD1E24FFFFFFD8E777B1FD4000000003C01FFC000000003F00FFFC00000000000000000000FFFFFFFF0E383F1E0711E7F0EFFF9E0BFFFFFF8772573FFFD200000001FFFC7E00000000FF0FFFF800000000000000000000FFFFFFFF8E3C3E3E0D9DF4047FFFFD857DFFFEBCA26FF7F38A00000000FFF007C0000001FFFFFFFC00000000000000000000FFFFFFFF8F3C3E300928B8BA9FFFEFF7E0FFFBA53B2E6FC8CF800000007FE003F0000000FFFFFFFC000000000000000000006EFFFFFF8F3C3E300B55B043CFFFBFB7F0FFFF792AA9FFEC45DC0000000040007F0000003FFFFFFC000000000000000000000DEFEFFFCF3C3";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y38_N24
cyclonev_lcell_comb \painter|r~57 (
// Equation(s):
// \painter|r~57_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~57 .extended_lut = "off";
defparam \painter|r~57 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \painter|r~57 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y57_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = "07C41FFF23F03CFFFE1F80C1F8104E601FFFE76003FC6B813C061C74343EBF4F00000000000000F87FFFC7CF1FF8C3FFDA0EC1991FB3E3F03FFFF7FFE94107B840791F3EFF0003FC7DB244EB0196067E7F0700000000000000F87FFF83C3C0F1C3DF933CE02138DFE3D03F9FE3FFFF4200FC407F801EFF07E0FCFFC3C2C2044B00FFFF8600000000000000787FF800E1E003C0DFB379F85F325FE3D03E0003F87F40FF0E407FE01FFFFE3C01FFF8C604FC1C0FFFFF9900000000000000387FF00070F803C0DFB1FB3FAF62AFCF903C0000F83FC0FFC7307FE01FFFFC0C00FFCE793B0291B7FFF78900000000000000383FF800703F03F80F9C049F2C63B81E08";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = "200010F01FC367E19FFFE013FF78C600FFBD22BDF89877FFFF08000000000000001C3FF000781FF7FC078E09DF38339039082000003E0EC3C3E0CFFC7013FEF7E7FFF89F9C477D0D3FFBFC37000000000000001E1FE0003E07FFFC0F8F73CF803330F1083000001F0EC3C1F661FC7F07FFE7E3FFFF73C51B0108FFDFF88C000000000000000F1FC0000F00FFFE0E0FEEC7C7F323E1F81000001F0AC0C07F381FE707FFC7E7FFFE04C809618FEF9FFD9F00000000000000070FC00001F03FFC00070FE7BFF82BF0138B00101F0EC0403F87C7C00FFF03CFFFFE3E4E383C3FFFE78007000000000000000783C00F81F81FFC000780470C1C2A3037C7C0003F0F09";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = "4011F070000FF0010007FE3E6B368FF87FFFF9C7000000000000000781C00F80FF07FF0107FE46000E28186C6040803E0F0F8000FC3FF00FF30003C3FE3E511AC97BFFFF0006000000000000000783E00700FF03FFE3FFFF06010E7466483FAFC01E0D16C000670EF807FFF03FE3FE3E40AB0BFFFFF007C3000000000000000383FC00001F03FFF7FC0306800FFB99E9C3FBE3B31C16C20003801F9FFFF83FE3FF3EF0EE330390F3FFFC0000000000000001C3FF00000F81E3EFF8F082E01CFC26B27851E7E00D32C78001C787FFFFFC7FE3FF00E11E9D9B3FF1FFFD0000000000000001C1FF800007C0019F83FC82F01D7F4D1C2F4E380E8B3AC7C000FFE3FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = "F03C0787FF00E4C1C39B20EDFFFF0000000000000001C1FFC00000F0007F0F06C6FC1D81BAE187B11F9F885A87C00079F8FFC03E007F7FC1FF407C1CFC903F880000000000000000E1FFE000007E001E1C03077E3996511A302B7373805E07C07C001C01C01FFF80FFFC1F007FF3FC723E7E000000000000000061FFE000003FF01C71191B7F3098B5200BACCD31D32D6FFC8F000F83E007F800FFFF070C7FFF1E2AC0030000000000000000707FF000181FF81C73FC59331F64625F205E0EB5E4FDDFE8870000C7E00FF0001FFFE73E3FFFC034D0200000000000000000783FF0003C07F81C73F8AD198FBFC137EB99A13B420D200F4700008FF07FF03E00FF";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N30
cyclonev_lcell_comb \painter|r~58 (
// Equation(s):
// \painter|r~58_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~58 .extended_lut = "off";
defparam \painter|r~58 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \painter|r~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = "00DD48B31ADFFFCFFF83003CCC7FE03E18FF1FFC7E1CFFABB7130327FF83A38FFFFFFFFF006787FFFE0CCF0192E92B22890101FD222B54EAFC03FF87001E467FC03F1C7F0FF87879FFA9266CE447FFC09D0FFFFFFFFC000787F3FC33301F06C2A83F3207910379EA89A18001FE0600073387001F0E1F0FC1F8F300646CCA148FFE34937FFFFFFF03C07F3FE083138E0F3D6E76CA881C38B6C814508E0000000E00019CC0060F8F8F0603F1C61F544894153FEC6A8C1FCFFFC007E3FE3C003391071C3AC13E088102E7F83C271B950000007E00018CC00607C78F0003838CFF5448B6233FE1F2CBC60FFFC003FFDE0007CCC8331FFDF772401807C3F963C7285C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = "000000FE0000CC400783E1C7E03F0F39FF56496066F3E20A743807600007FF9C07FE646F1B0169C8DE31E631BF8C97297390000000FE000067380701F1E7F03F1E73C156C97CD883C3E9989F00000000FF3F7C073623CFFFEDF420AA7080E02077DC0554300000FC0000733C0F007C71F83C79C60156CB753083C6E4CB4FC0000003FF0383C397181FF83E32B51320311F8EF23E5989FFC007FC0000339F1FE01E183E7C631C3557CBEAE3F3894615703FFE77FFFE0FF161D833E6001F8F65604286383CF6A84641FFFC1FFC0000399FFFF00F181FFC4670FDD7CAD647F10F9B6AA7C83FFFE7F0F07860C01FF0FE9D6E7560211FC2D5738A0080FFFFFFFC0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = "1CCFFFFC03CF0FFCCDC3FDB7D6AA83F011CA34A1E1E19FFFFC63E0C07C003E0F9FB247FA8C033F791C079230FFFFFFF800001C63FFFFC0E3E3F89A1FFCB7B5918300218FF88E3E73F80FFE6C1FFFF870110F9964C3FD4638FF100AC3803000FFFFF800000630FFFFF830F1F9927E7AB7ABD58180040DC078F67E1C0EFF3701FFF810016719646F12BCFF02E289544390000FFF7000000638FFFFFE3870F9B6FF7AB06B2DE000BF0F8EF1DF99BF6678131779FE1820EF9B29958BA2206AF90FE5443400003F000000073C2E001F1E3C0334FE2A98D3AC3C0F000F9FC39FE63F60F0993C3FFF000E0F1074AF6E28AC1DB51ACE47B5000000000000039C0000038F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = "0C0765FF7ACF90A3C3FEA20FDE87FFFC9F6003C8E71FFFC61C7F3870C6C5A11DDD0169183FB1000000000000039E0000C1C787FC69FFFA8F31300E115AEFDFC1C7B90F6021980CCF7FFE38FC39E7877FB58118011D147FCB0000000000000387000FF0F1C7F8CBFFFA8CE37E3CFE86FFCFE03807E178F39818600FFE39F8FBE3F48AE748C6213C527FC900000000000003C7801FF870F0019BFF771CE739E3C3F7FBE3F3ECFC7C3F181C20701FFF13F87FFA42DC60BA189CDD995FC000000000000000C3F1BFFE18780733FF750907A5C3C347FAF80E03C00E000FF827701FFF872007FEB49CD0A00032FE9FCFCC00000000000000F0FFFFCF8E1FFCC3FFC803";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N36
cyclonev_lcell_comb \painter|r~59 (
// Equation(s):
// \painter|r~59_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~59 .extended_lut = "off";
defparam \painter|r~59 .lut_mask = 64'h02A252F207A757F7;
defparam \painter|r~59 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0003FCF0F07F787FC7C00FFF03F80018F87FDC7FFFFF793FFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = "FFFFFFFFE043E28E568055E5DFFFF1F0A240FFFF0003DC70F83FFF7FE7F81FFFC3C00098F8F3CE3FFFFF903FFFFFFFFFFFFFFFFFFFFFE085EED85BB5F601DFFFD13242AEFFFF0007071C7C1FFFFC61FC1FFFFF81FFDCC180633FFFFE103FFFFFFFFFFFFFFFFFFF8FE0B43C7242A12213BAFCB666B66CFFFF000E078E3E0FC3F870FE1FFFFF03FFDF8700799FFFFCE03FFFFFFFFFFFFFFFFFFF0FE14F757B14009A903EEFC36A955DFFFE003C01E71E008010307F1FFFF80E004CC67C0EDFFFFB987FFFFFFFFFFFFFE6FFFF9F0693F0A8F2089A19860037243F88FFFE007CF8F1C7000000307F1FFFC0787E24CCFFB15FFFF0AC7FFFFFFFFFFFFEE7FFFFFF0963";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = "2C081F94A10E9000CED119DEFFFF00F1FC3CE3807FC0187F1F7F01F9FFA689FFEE9FFFF4D67FFFFFFFFFFFF8FFFFFFFF9B7716B22BD3D9417719472B1FD5FFFFC0F1FE1E63C07FE0187F1F7E07F3C3B399F8111FFFE7BE7FFFFFFFFFFF83FFFFFFFE727E1A39F43E74D277BFB0711D95FFFFE1F1078E71F1F3E0187E0F7C0FE300D38BA3FEFFFFE88A7FFFFFFFD3FD183FFFFFE46CFC0D67F140723011C80330ECCCFFFFFFE103C338FFE0F8187E0FFC0F8E185B939E40EFFFC40B3FFFFFFFD8F0001FFFFFE1D1F03FDA6BC13038E3C847B41A62FFFFFFC301F09C7FE07C18FE1FFC7F0C3E2BB718FE6FFFEA9B9FFFFFFFC3C0271FFFFFEF2FFC1CCD7BF68027";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N0
cyclonev_lcell_comb \painter|r~60 (
// Equation(s):
// \painter|r~60_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~60 .extended_lut = "off";
defparam \painter|r~60 .lut_mask = 64'h0123456789ABCDEF;
defparam \painter|r~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y34_N6
cyclonev_lcell_comb \painter|r~61 (
// Equation(s):
// \painter|r~61_combout  = ( \painter|r~59_combout  & ( \painter|r~60_combout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~57_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\painter|r~58_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\painter|r~59_combout  & ( \painter|r~60_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~57_combout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\painter|r~58_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \painter|r~59_combout  & ( !\painter|r~60_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\painter|r~57_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \painter|r~58_combout )))) ) ) ) # ( !\painter|r~59_combout  & ( !\painter|r~60_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\painter|r~57_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\painter|r~58_combout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\painter|r~57_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\painter|r~58_combout ),
	.datae(!\painter|r~59_combout ),
	.dataf(!\painter|r~60_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~61 .extended_lut = "off";
defparam \painter|r~61 .lut_mask = 64'h20702A7A25752F7F;
defparam \painter|r~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y32_N54
cyclonev_lcell_comb \painter|r~64 (
// Equation(s):
// \painter|r~64_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & ( \painter|r~61_combout  & ( (!\painter|always0~2_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & ( \painter|r~61_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & ((\painter|r~56_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (\painter|r~63_combout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & ( !\painter|r~61_combout  & ( (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & ((\painter|r~56_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (\painter|r~63_combout )))) ) ) )

	.dataa(!\painter|always0~2_combout ),
	.datab(!\painter|r~63_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.datad(!\painter|r~56_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.dataf(!\painter|r~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~64 .extended_lut = "off";
defparam \painter|r~64 .lut_mask = 64'h02A2000002A2A0A0;
defparam \painter|r~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y32_N58
dffeas \painter|r[4] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[4] .is_wysiwyg = "true";
defparam \painter|r[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N20
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|pixel_address [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y55_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = "FFF800003C0FC30001E07FC1F8103F801FFFE7FFFC03E6BEDFFFFFF89FFFFFF00000000000000007FFFFFFC0FFFF03FFC60F3FE10033FC0FC000000016C1FFB83F801F3FFFFFFC03FC97FFDFFFDEBFFFFFF80000000000000007FFFFFFC03FFE03DF8F3F1FC1071FFC0FC000000000C3FFFC3F80001FFFFFFF03FFD67DFFFE0AFFFFFFF80000000000000007FFFFFFE01FFC00DF8F7E079F0F9FFC0FC000000000C100FE3F80001FFFFE3FFFFFFAB9FB07F3FFFFFFE10000000000000007FFFFFFF007FC00DF8FFC003F1FCFF00FC00000000041003F0F80001FFFFC0FFFFFFE9EC003EF7FFFFFF10000000000000007FFFFFFF000FC000F83F8803C1FDFE007";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = "C00000000042001F80000013FFF807FFFFBF4F420767FFFFFFF00000000000000003FFFFFFF80008000781F1C0380FDFC007C00000000042001FC0038013FFF007FFF89FA7F883F3FFFFFFC70000000000000001FFFFFFFE0000000F8083C0000FDF0007C000000000420009E0038007FFE003FFFF73DBFCFEFFFFFFFF6C0000000000000000FFFFFFFF0000000E000FC0000FCC0007E000000000410000F8000007FFC007FFFE00C2FFFFFFFFFFFE600000000000000000FFFFFFFFF0000000000FE04007CC000FF0000000004180007FC0000FFF000FFFFE007C7FFFFFFFFFFFF800000000000000007FFFF07FF8000000000040F3E3CDC00FF80000000081";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = "80000FF0000FF0000007FE007E6FFFFFFFFFFFF800000000000000007FFFF07FFF000000000041FFF1CFE01C7F8000000081C00003FFF00FF3000003FE006F49FFFFFFFFFFF900000000000000007FFFF8FFFF000000000001FEF187F8183FC000000288800000FFF807FFF00003FE007F997FFFFFFFFFFC00000000000000007FFFFFFFFF00000003FC01FFF0039E1803C4000C03888000007FFF9FFFF80003FF00FFE170FFFFFFFFFF00000000000000003FFFFFFFFF80000007FF01FFE0000751806E001F028C800000387FFFFFFC0003FF00FFFE7C78FFFFFFFE00000000000000003FFFFFFFFFC000007FFF01FFE10031F3D07FC7FF0484800000001FFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = "FFFC0007FF00FFFFC078E010000000000000000000003FFFFFFFFFF00000FF0701FFE1BE7CEFF831E7FF07C48000000007FFFFFE007FFFC1FFFFFC03FFB03F8800000000000000001FFFFFFFFFFE0001FC0380FFC1BFC20A3FA478730FC08000000003FFFFFFFFFFFFFC1FFFFFF3FFD1FFFE00000000000000001FFFFFFFFFFFF003F00198FFC0B889D00FDF0BB10FE180007000007FFFFFFFFFFFFF07F3FFFFE1E63FFF00000000000000000FFFFFFFE7FFF803F00098F3E0201C700C7FCAB11CF120107800003FFFFFFFFFFFFFE7C1FFFFFFF3CFDF000000000000000007FFFFFFC3FFF803F000CCF9F0603E300831C475B901FFF0F800007FFFFFFFC1FFFF";
// synopsys translate_on

// Location: M10K_X49_Y56_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N36
cyclonev_lcell_comb \painter|r~71 (
// Equation(s):
// \painter|r~71_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~71 .extended_lut = "off";
defparam \painter|r~71 .lut_mask = 64'h04268CAE15379DBF;
defparam \painter|r~71 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = "47C0FFFFE1F8E0FF000000000000000003FFFFFFC3FFFC03E000CE79FEC7FF87E388FF46E7DE0679F80000FFFFFFFF003FFFEFC0FFFFFFFE300F000000000000000003FFFFFF00FFFC03C000E67C7F3FFFCFF7C033C27E4F4019BC0001FFFFFFFF0000FFFFC0FFFFFFFF1C03000000000000000003FFFFFE007FFE03C000F03E007FFFFC7FFACE3D6E09B36AD00003FFFFFFFFC0007FFFFEFFFFFFFFC600000000000000000001FFFFFC003FFC078020FC1E007F9F39B8EBB1E4DC7B98DA2000061FFFFFFFE000FFFFFFFFFFFFFFE3870000000000000000007FFFE0001FFC0F8080FF8F3FFFDE19D0CD8FECFFFDFFB5F0000E0FFFFFFFFC00FFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = "F8E30000000000000000001FE000001FF81F0000787F3FF1E001E133FFFFFFFFFFEB3E00181C03FEFFFE00FFFFFFFFFFFFFFFF18000000000000000000000000001FF83F0000000F3C707033EFFFFFFFFFFFFFEF418020380000FFFF01FFFFFFFFFFFFFFFBC7000000000000000000000000003FF83E000180001C303031FFFFFFFFFFFFFFFC65C020700001FFFF87FFFFFFFFFFFFFFFFF1000000000000000000000000003FF03E0003C1F81C001C01FFFFFFFFFFFFFFFF7A4040E00001FFFFCFFFFFFFFFFFF83FFD1C000000000000000000000000001FF07E0003C3FF1C000CF9FFFFFFFFFFFFFFFFB34080E00001FFFFDFFFFFFFFFFFF01FFC0700000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = "0000000000000000001FE07E000183FFFE001079FFFFFFF83BFFFFFFF5B001C00001FFFFCFFFFFFFFFFFC00FFF00000000000000000000000000003FE07E000107FFE009DF3FFFFFFFE603FFFFFFFB90310000007FFF83FFFFFFFFFFC001FFC0000000000000000000000000003FE07F00071FFFC02045FFFFFFFFFF83FEFFBFF9BDA60000003FFF83FFFFFFFFFFC000A000000000000000000000000000003FE07F00013FE3E07099FFFFFFFFFF129EFFBFFFD2FC0000001FFF01FFFFFFFFFF00000000000000000000000000000000003FE07F80007FE1FFC67FFFCFFFFFFF137B6F7FFF38C00000000FFF00FFFFFFFFFC0000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = "0000003FE07FF00FDFFC7F257FFFE3DFFFFFF6553FFFFFA0A000000003FE003FFFFFFFFC00000000000000000000000000000000000FE07FF01F8FE27FFBFFFF761FFFFFFF38FEFF7FE8400000000000001FFFFFFFF0000000000000000000000000000000000007E03FE01F07E0C01FFFFF7D7FFFFFFE650F67FFAAC000000000000003FFFFFFE0000000000000000000000000000000000007F03FE0FF118C7873FFFFFFBFFFFFFE97BE47FFF6C000000000000000FFFFFFF0000000000000000000000000000000000007F03FE0FF34C3FDF9FFF7FFFFFFFFFF6F1F77FFE940000000000000000FFFFFFC000000000000000000000000000000000003F03F";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N54
cyclonev_lcell_comb \painter|r~70 (
// Equation(s):
// \painter|r~70_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~70 .extended_lut = "off";
defparam \painter|r~70 .lut_mask = 64'h028A139B46CE57DF;
defparam \painter|r~70 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y58_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = "FFFFFD984ED0FFFFFFFC0003C3FFFFFE07FF00007FE0FF98381C069FFFD1687FFFFFFFFFFFF87FFFFFF0F001B36046FD7FFFFFFFDDE5370EFFFFFFF80001C1FFFFFF03FF00007F81FF983870ED3FFFA274FFFFFFFFFFFFF87FFFFFC3C01FFCE2D3C0CDFFFFFEDF8B29BCFFFFFFF80000F07FFFFF01FF0001FF03FFDC70F3B27FFF9276FFFFFFFFFC3F80FFFFFC1C0FF03A465D357FFFFFFFFF1C0E41FFFFFFF000007C3FF9FF807F0003FE07E0CC70E74CFFFF767AFFFFFFFFF81C01FFFFC3E1F81FC5910427FEFFFFFFF0E6E50EFFFFFF8000007C3FF9FFC07F0003FC0F00CC70C690FFFE86393FFFFFFFFC0001FFF80F0FC3E002314DBFFFFFFFFFF05FD1D3";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = "FFFFFF0000003C3FF87FE03FE03FF03E00CE718121FFFC860D07FFFFFFF80003F80078701C0012AEE0CFF9FFFFFFFC9784EFFFFFFF0000001F07F8FFF01FF03FE07C00CEF18247FFFD678580FFFFFFFF00008007C7C3F0001426377D8FFFFFFF2473FDEFCFFFFF0000000F03F0FFFC0FF83F81F800CEF38C8FFFFB83C6C03FFFFFFC000003FC181FE007C1CD7B0EFFFFFFFDF7DFA77F003FF80000000F80E01FFE07FE7F83E034CFF3199FFFF2C1F33000018800000FFE81E03FF9FFE36D5A9FFFFFFFFB81F78FBF0003E00000000780000FFF07FFFF8780FCCFF3323FFFF540199FC800000000FF807F001FFFFFE2A6DA5FDFFFFFF29FFF55FF000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = "03C00003FFC0FFFF0E03FC8FE7667FFFE4800C601FE19FFFFF83FF007C003E0FE1EB9C17F3FFFFDEE3FABFFF00000000000003E000003FE01FFF1C1FFD8FC64C7FFFCB000781FE0C000000701FFFF800100FE0BBE5B53FFFF51FFF7FDFFF00000000000001F0000007F00FFE1C7FF98FCC4C7FFFD5003FF809FFFFFEFFC7FFFFF8000007E00A27D8C5FFAE3DF7BBFFFF00000000000001F8000001F80FFE38FFF98F8C9C1FFF2A007FF0207E001F87E3FF7FFE00000FE02E45865EFF0987B9B8BFFF00000000000000FC000000FE03FC38FFF9871C9C03F02A007FC06018001F0FE1FC3FFF00000FE01F5066743C967EF773BFFE000000000000007C0000007F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = "03F879FFF9C01F9FC000D4003E800000801FFFF0E01FFFC6007FC00DF808889033FEDF97FFFE000000000000007E0000C03F800071FFF9803F0FFE018C003FC00001001FDFE0030F7FFE00FFC01F78880036E7FEFE5DFFFC000000000000007F000FF00FC000F3FFF980FF0003FF28003FE03807E0070FE007800FFE01FF001E4B90A2B73FFFFF2FFFFE000000000000003F801FF80FF001E3FFF100FF01E03CD8041FF3FCFFFC0007E01F801FFF03FF80056D03834DFFFFE6EFFFFE000000000000003FF1BFFE07F807C3FFF301FFA63FC3980507FFFFFFFE0000001F801FFF87FFF8019D630F7FFFFF61F7FFF2000000000000000FFFFFFF81FFFF03FFC603";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N24
cyclonev_lcell_comb \painter|r~72 (
// Equation(s):
// \painter|r~72_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~72 .extended_lut = "off";
defparam \painter|r~72 .lut_mask = 64'h021346578A9BCEDF;
defparam \painter|r~72 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0003FC0FF00087803FC00000FC000007007FC3FFFFFFAEFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = "FFFFFFFFFF8B99F0EF6003382000008FFDB6FFFF0003FC0FF80000801FF800003C00008700FFC1FFFFFF0FFFFFFFFFFFFFFFFFFFFFFFFF09EAE082C5D9FF20000ACFFD4AFFFF0007FF03FC0000001FFC00000001FFC301FFE0FFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFF38078BE94E7DFD0100075FEDB4FFFF000FFF81FE0000000FFE00000003FFC007FFF87FFFFE9FFFFFFFFFFFFFFFFFFFFFFFFE7009824995A5FE000003DFFB28FFFE003FFFE0FE0000000FFF0000000FFFC30783FE3FFFFEC7FFFFFFFFFFFFFFFFFFFFFFF8E00F4CA13C65FF8000017FC066FFFE007F07F03F0000000FFF0000007F81E30F004F3FFFFF03FFFFFFFFFFFFFFFFFFFFFFF180";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = "07C8A3D71FFFE80079FEFF8FFFFF00FE03FC1F807FC007FF008001FE00610E0001BFFFF641FFFFFFFFFFFFFFFFFFFFFFE3801738051026FFF0073FF6E670FFFFC0FE01FE1FC07FE007FF008007FC00701E0010BFFFF9E1FFFFFFFFFFFFFFFFFFFFFF8380134844898FFFEFFFFFEEE408FFFFE1FE007E0FF1FFE007FE00800FFC00300C03FE5FFFED21FFFFFFFFEFFFFFFFFFFFFF8F000264C0C20DFFFFFFFFEFEB78FFFFFFFE003F07FFFFF807FE00000FF018381C1FBE5FFFF158FFFFFFFFE7FFFFFFFFFFFE1E0000505F2EFFFFFFFFFCCEA9E3FFFFFFFC000F83FFFFFC07FE00007FF03E18381F02DFFFC1487FFFFFFFFFFFF8FFFFFFF03000039452C1FFFF";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y19_N24
cyclonev_lcell_comb \painter|r~73 (
// Equation(s):
// \painter|r~73_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~73 .extended_lut = "off";
defparam \painter|r~73 .lut_mask = 64'h02A207A752F257F7;
defparam \painter|r~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N15
cyclonev_lcell_comb \painter|r~74 (
// Equation(s):
// \painter|r~74_combout  = ( \painter|r~72_combout  & ( \painter|r~73_combout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\painter|r~70_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~71_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\painter|r~72_combout  & ( \painter|r~73_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~70_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  
// & (((\painter|r~71_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) ) ) ) # ( \painter|r~72_combout  & ( !\painter|r~73_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\painter|r~70_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\painter|r~71_combout ))) ) ) ) # ( !\painter|r~72_combout  & ( !\painter|r~73_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\painter|r~70_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~71_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\painter|r~71_combout ),
	.datad(!\painter|r~70_combout ),
	.datae(!\painter|r~72_combout ),
	.dataf(!\painter|r~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~74 .extended_lut = "off";
defparam \painter|r~74 .lut_mask = 64'h048C26AE159D37BF;
defparam \painter|r~74 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y30_N36
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a317 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a317_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a317 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a301 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a301_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a301 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a309 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a309_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a309 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y32_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a309~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a309~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a309~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a309~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a317~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a301~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a309~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a325 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a325_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a325 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N57
cyclonev_lcell_comb \painter|r~75 (
// Equation(s):
// \painter|r~75_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a333 ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [0] & \ram_inst|altsyncram_component|auto_generated|ram_block1a333 ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a333 ),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a325~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~75 .extended_lut = "off";
defparam \painter|r~75 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \painter|r~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N18
cyclonev_lcell_comb \painter|r~76 (
// Equation(s):
// \painter|r~76_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout  & ( \painter|r~75_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout  & ( 
// \painter|r~75_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout  & ( !\painter|r~75_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout  & ( !\painter|r~75_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~0_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w5_n2_mux_dataout~1_combout ),
	.dataf(!\painter|r~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~76 .extended_lut = "off";
defparam \painter|r~76 .lut_mask = 64'h08082A2A4C086E2A;
defparam \painter|r~76 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000007C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "0000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "000000000000000000000000000000000000000000000000000000093C306000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007400034AD12000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C00045F98A000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C000235C96000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00015279C000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "000000000000000000000000000000000000000F00012B798000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F80002F818000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F00012460C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000096202000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F8000334C2000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "000000000000000000000000000F80000670200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000410020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007000031FDE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E2FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E99C000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "0000000000000000E0003F59E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0003D5DC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E00004FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010BF2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C9F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y57_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000011FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005A9C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000114E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001A2C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CB";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000012DC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A6C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A2C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041C00000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000041C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000210000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000026800000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000016C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C00000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N51
cyclonev_lcell_comb \painter|r~65 (
// Equation(s):
// \painter|r~65_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~65 .extended_lut = "off";
defparam \painter|r~65 .lut_mask = 64'h0407C4C73437F4F7;
defparam \painter|r~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "000000000000000000000000000000E120AB9F39644446B404C3BC60C0300000000000000000000000000000000000000000000000000000000000000000000000F1002FB22EA7BD841435BF9FA08030000000000000000000000000000000000000000000000000000000000000000000000063C00BB02E18EEFE1FA1B186CF003000000000000000000000000000000000000000000000000000000000000000000000007F802CA2468D3E6D9443BBE6D0003000000000000000000000000000000000000000000000000000000000000000000000007F80162F7EA66DA02B61EBBC201C100000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "0000000000000000003F0019ED40FA694B641F3C4CC07E1000000000000000000000000000000000000000000000000000000000000000000000001F0017EC51BB927DE34F39BF3FFE1800000000000000000000000000000000000000000000000000000000000000000000000C00184C6DFA16106954DF0071FC30000000000000000000000000000000000000000000000000000000000000000000000000001F9A64CFEC7DE97AF98004F8F0000000000000000000000000000000000000000000000000000000000000000000000000001E4647A12D9FF03BF4C8027CF00000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000C355FE9A49CF9738226DB1C70000000000000000000000000000000000000000000000000000000000000000000000000000E173F3200BEF9EB9C47F038F000000000000000000000000000000000000000000000000000000000000000000000000000063378B629BE7DC48B411FE1F00000000000000000000000000000000000000000000000000000000000000000000000000007B1DAAC2C7E3FD8BAE0F78FF00000000000000000000000000000000000000000000000000000000000000000000000000007B8DFCDF5FFDFC9DDF9933FF00000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "FAF17E05BFF6E5C2B83F3FE00000000000000000000000000000000000000000000000000000000000000000000000000000BACB66087FFF040C9CD259E000000000000000000000000000000000000000000000000000000000000000000000000000000204F6F66DFFB1E2D87859E00000000000000000000000000000000000000000000000000000000000000000000000000000000E548FFDF1B811E27DDFE00000000000000000000000000000000000000000000000000000000000000000000000000000030F16BFFFF5DAAF83E6DFC0000000000000000000000000000000000000000000000000000000000000000000000000000001CFB77FFF7F";
// synopsys translate_on

// Location: M10K_X69_Y34_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FA15B51187C0000000000000000000000000000000000000000000000000000000000000000000000000000000C58D7E7F7FDBAFA707A1C000000000000000000000000000000000000000000000000000000000000000000000000000000077F8FB7FF96A6F920763800000000000000000000000000000000000000000000000000000000000000000000000000000000807FBFEFC988F1C6C8F0000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFE7FFE48A3461F8C00000000000000000000000000000000000000000000000000000000000000000000000000000000001FFCFFCF665B9F9FD800";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000E07FE617460701C8000000000000000000000000000000000000000000000000000000000000000000000000000000000000C63BC0AFE4FEF018000000000000000000000000000000000000000000000000000000000000000000000000000000000000C23881F56AA09E380000000000000000000000000000000000000000000000000000000000000000000000000000000000000630015888F7BF3000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000054DB5A062000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000010741D006000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010679C18200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000062157FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000127712C7C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001795D3FA000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000128E10020000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C9AE3E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001CB463E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000300001FC453E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001AFB21E000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "F2AF45F1E00000000000000000000000000000000000000000000000000000000000002000701434DC10002583BD797F4F3675E7B201C00000000000000000000000000000000000000000000000000000000000000000243C36A40020001611EEFF68885DBB840F8000000000000000000000000000000000000000000000000000000000000000000094269C681049557F06BBE99FD5A465FF0000000000000000000000000000000000000000000000000000000000000000060003019848C941902A57ECE91B5177DBFF00000000000000000000000000000000000000000000000000000000000000000700067C88E8184979D3325FD636E00103FF0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000076084818F8286CFE67BFECBDFF4C7FFE0000000000000000000000000000000000000000000000000000000000000000000030026CD0827D7AE867B6D3FDFD5F7FFE000000000000000000000000000000000000000000000000000000000000000000014EF89890F6D65BC14C4AEF9F3C9E3FFC000000000000000000000000000000000000000000000000000000000000000000011BDF91396AD43EE73B1BE7FEF901BFF8000000000000000000000000000000000000000000000000000000000000000000020923D113A6D8303927A36FFF493F9FE00000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "000000000000000000000000000000000000000000000000000480740C02535445806D726FFF865E1FE00000000000000000000000000000000000000000000000000000000000000000000F00129600A33FCD53646AFBFFF160FFC00000000000000000000000000000000000000000000000000000000000000000000C001DA0035A6D7D2D3E4AD1FFFB1F87C0000000000000000000000000000000000000000000000000000000000000000000000031D47F80F957F9931B79FFFA1001E0000000000000000000000000000000000000000000000000000000000000000000000018E1368F6208EDEFF646FEF17C01E00000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "0000000000000000000000000000000000000000007648A324374729BFD4A14EF881C1E00000000000000000000000000000000000000000000000000000000000000000000000367887B6CDD857FC8B45933CFE60F000000000000000000000000000000000000000000000000000000000000000000000002C308F7FB0E3900726BBF66B6B38700000000000000000000000000000000000000000000000000000000000000000000000008003F64E8FED7C50051591FFFC300000000000000000000000000000000000000000000000000000000000000000000000C02034142943824065DF807F7FF0300000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "EBC000041F789439E00056895613804C006393F18BDB7F6CFFE7DDC43DE0000000000000000000000000007F0BF0032F8327740000067F71A4E1ADB85C833E24033C034512F1FF107FF4F39BE29C3CE00000000000000000000000000078006003BF8249800000067FC124C908A4A48128290313802885F811A9EF67A7EBD1B809E00000000000000000000000000078000070FCF8F000000003FE03783186F0CB65549E3904081F952DF65CBBFFDF11FD697CE000000000000000000000000000F0060DFE016700000000007803940208F0E1007A202BF68C58BB8859D1FF267CAF9E66FCC000000000000000000000000000F00618CE1CF800000000000023";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "F4040290E463312928C1982FFD9DF687C9377CF1FC62FCC000000000000000000000000000FC6613C0210000000000000078F8006220CE0635684E1D91AD36B40753EB9F7B7220E8718000000000000000000000000001FC671000FE0000000000000078000C3260CEC58F008382BAC4B58DF493FDCFDED88C60318000000000000000000000000003FC3FF00F600000000000000018001C0E804E40D390A5BF20EBA38293D1FCFFED106E70330000000000000000000000000007FFBE3E0FC0000000000000000000060C30CDD12D107A0900639626A0F3EEFF796EB391B30000000000000000000000000007F3F07FFF000000000000000000000202105C68";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "17205A1C48C81D8BD3AC1D6DF8875D41B60000000000000000000000000003F7803000000000000000000000000503C802AB685814D0C0629362F0FC6E2EFE245A112E00000000000000000000000000000E0030000000000000000000000000007878968C99660040D8E39389B7DF3C9ED23B005800000000000000000000000000000000000000000000000000000000000198901510E22C83201A3DD4F46C7BFD61FCBC1BD000000000000000000000000000000000000000000000000000000000000004002294F15392007A3BF2620EC738BF6C3E33900000000000000000000000000000000000000000000000000000000000000800689973B3071171";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FF9BBD5CBE7D68923E47900000000000000000000000000000000000000000000000000000000000005400202851900601334D57E3CCADBB270A18DE300000000000000000000000000000000000000000000000000000000000004C00145155140A0519F512DC637724EB1BE3CC3000000000000000000000000000000000000000000000000000000000000010000E0AFC00000706BB987F597FE3318062186000000000000000000000000000000000000000000000000000000000000060000412FE6610002C0032393FB88BD11E4298E0000000000000000000000000000000000000000000000000000000000000B8000C12F82480001859EC1D0E775E";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N6
cyclonev_lcell_comb \painter|r~66 (
// Equation(s):
// \painter|r~66_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~66 .extended_lut = "off";
defparam \painter|r~66 .lut_mask = 64'h02A252F207A757F7;
defparam \painter|r~66 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "573FFFF40AB0007FF27FFFFFFEBEFFFF9A51DEB5139F3D0E0EF18C2F0CF9F07C03FC0FC0000000000000000000003E0037C1A783DFFC0580017FF03FFFFFC738FFFFFB0123B98FC73713F844DE5405B301F387F81FC0000000000000000000007E0037E0D181E7EE81F01AFFC17FFFFF7F697FFF7C836BEFF88D84D0FB1F5BEF00FE601C3FE01FC000000000000000000000FC0017F0C91FF7FDD1B0207F62FFFFFF39C6BFFF748253F6FF50C161E35BCAD440BFCC3FF0001FC000000000000000000000F0E037FF8FC3FFEDC439FAE407FFFFBEEE507FFF58617F7F3D37F7405E75E99E23C3F9FFC7C0FF0000000000000000000001C0E037FE8FD3FFFDD01F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "E67C8BFFFFF3C3939FFEE24127FFF8DF38B426D3063BCF83F703FFFFFE0000000000000000000003C040E78F9737FFDF7D01F1741FFFFFFBD5BBFFFFA90029FFDE644D278DCE3FE2010F0018C7C000000000000000000000000381C1E300C75C7FBE30901B00FFFFFFFD9C593FFFCF0F1FF99D3A51B7F576F810F87E000C0FC00000000000000000000000078083C38E2FF9F2EE7AEE00207DCFF7E45E9FBF3FDB0F7FFDEA7763050E3E39C79EF1C7F8FF8000000000000000000000000F800FE1CE3FFFFE7E9E7D684BFF6FEFD874DFFE3FFF29FFFEBC3FA832031F3E0747B3C003FF8000000000000000000000001F001FE0C027BF7BA1F73FFA1FFF6FEA75";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "33DDFF7FE0287FFE2CABF28A059E7FCE73D503FCFF0000000000000000000000001F803FE0701FA37BE0FEFF07FFFEFFFEEC6BCBFDCFF9E3FFFF2BF7EB0805CE3FCE0CF170E0000000000000000000000000003F803FE112FFCD6F4B09FFFFFFFDFF5EBEFE67FF5FE461FFFF743FFB3403CF2F8C023863E0000000000000000000000000003FDE3FF1E3F3FCF3BA633FFFFFFFFE70B7D851FBFFE9E7FFFFE30158A817BFA70C011E1E78000000000000000000000000007FFE3FE677E9F6FE3832DFFFFFFFFEDB97DFD5E6FFF009FFFE99D7EB67BF9F9FCE00E2030F00000000000000000000000000FFFE07FCD7C739F9FFCD87FFFFFFF3EDE9DD04EFB7E002";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "4DFF1DED587D76CFC806001DC1E0FF800000000000000000000001FFF6C0FF27CBC5A99D01CFFCAFF966AB0DC4AB345FE001FD7FEE470CBF3813C00600033C787FC00000000000000000000001FFF003FE27F1FC7C416F6FFEC7FC6B3DF4709BAC4BB000033FF4376396C801C1FE0000C7FC7FC00000000000000000000001FEF01F182FC896F004D3FE821FFDFBF6A4D5AD89ABE0E0034FE53AB9C51A00E07E000030FE3FC00000000000000000000003FE603F099F86EBDF8003D7A087FFE3EB7F1C679CDFC1C0C0C7FF4A2DDCB100303C00000C3F1F800000000000000000000007FC00F70D3FE4B59F3811FF901FFA0BA6B5F069447F8180064777A713E2";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "6664000000000000000000000000000000001C7E45595AD0C38BF1505595BEEC080000E80DC02E0D8BEEF017DB7B5B0009BE2582000000000000000000000000000000000FE0C7EE58321B5997ECE1726AC30000066804303A814DFFE823EE1E05801110AA000000000000000000000000000000000003E1E332A650C6AF7D4586A2971000003E5002DECC1017E8006BEBBFC33810C781900000000000000000000000000000000007B07971464F6FCA9C734A58310C000139F205ED47C4039D4065F3233DE80000AE100000000000000000000000000000000007E1F9BBD0B19147AE5FD864987B000065C00C8981A941980143CA11FEAE49C0400000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000007E1EC88C9DD504FDDEFECDC88A400045F20DD3740E0253A0592E17BAFF2B3D068000F02000000000000000000000000000007E107ED2BF7D781132DBD3FE814000A7690B31123CE173C07EAF604947EDA7500000CFFC00000000000000000000000000007009470E5257E02E917F6B1C0020013948C5D33C14C12FC063F7ABC12EFE9DF6003087FC0000000000000000000000000000E20B90CF0AD0FF7E82FC0B9568C0017CC1515345CD009300A7778429BFFFE72DB9FFFC000000000000000000000000000001C60488901B81CA1F4FFA1F50ABA0017E81493111B342338100D568C4BBFD2F5C9D07F000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "0000000000001861D03C921DFC3DFEDE83FA2B2A30078018746C819C167D54FF575547FDEB3F0C767F000000000000000000000000000000F9F88098B18CD9B445380BA1D6FE0044D89806CE1D082DE6003D90A8ADE59DCFC709FBE00000000000000000000000000000E1852804721D164543B90B7DC47560E00C305EC912D04F418CBBED25FE8BF8D115A078780000000000000000000000000000C183ECD57CC5DB899FDC2B1E534721C341A0A8C24AA51DBC059BBD9E5EBFFEC7D785387E0000000000000000000000000000C0E0F19BE67D22F96BA00D764D2841479B33D30D016BAFD479BD8C6226ADF2A3CF9F07FE0000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "E053FF0413361CE000001457082C30D942A7419449D01333CAEB42F954CFFF9357CC00FE000000000000000000000000000DF03E1E000C01F048200022FF0A5B07D25C6FA0B401170242D72D8B22EFFEFCD8B5930BFC000000000000000000000000000FC23E07030FB861FD800047FE039262370882204402C105947F3001875DF87D9CBC99C7F8000000000000000000000000000F870C079FC06128680001ADFC37962C50036660AD855601D2CFF9A8A2FFF7BF7E7F4407F00000000000000000000000000007937C117280F87FA0000269F85F869920276A74C0A3F401594BD9A98347FF9BEFDE8C31E0000000000000000000000000000F127E0364E3C7";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "AE80123C000006000780000000000000000000000FFE00F30D0FA657FED021FF8009DA76AA1CD793BC7FC700080BF9CD1D9EE380131C0000038003C0000000000000000000001FFF01C723DCA7E7F96058FF802FF797EBDE9815BCFFA2007988BDEF1DE1A7401B1E000000F003F0000000000000000000001DF801853D2DE576FF56DB9E81EF9B06B2C9A9CF7BFF8400838DAFC25CCEB6700C3E0000007007F00000000000000000000038F003002FBFFDDF59BF6EEF42FFF71061ACA382C7FF500519B26FABC05E05F803FE0000001FBFF80000000000000000000030E20F203EFEBBBCD9DA49F8563EFAA6CEDDAF7BACFF12BFB2A117956707B50E03FE0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "0003FFF80000000000000000000030E3FF33D9FFD71B75247BF8507FFF0EEFFD19853FFF8001FFF803DAFAFEC2B303FE00000001FFF80000000000000000000030E3FF3E33FFF9593DCF47E8B127F60F0CDEDB90E8FF8493BFFA6BD0FD58426303FE00000000FFF0000000000000000000003073D83F0FFFCC1F5B385BAA00F13697602BE5B013FF00B8FFF677DA23037CE3C0FE000000007FE0000000000000000000003073801F3FFFC01E7EEEE7F7814961384F1B84507FFF88A1FFFFA7CD281D33BA60FC000000001FC0000000000000000000003071879FBFFFF99DF9F1F24A80D7BC35CA950E3AB7FE8796FFFF05F2A591139199FC0000000002000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "0000000000000000300387CCDFFFFE3AB146D4E798EFEF4DB4D995C07FFF9FAEFFBF89E47BBEF98FEFFC000000000000000000000000000000003107CF440FFFF59A3F719FAE018EC9C1931E9B4D4FFE06BB1FF7A5FE2F16093C67FC0000000000000000000000000000000033FFCF3237FFE6EE642ABF8C417F5EC181430356767F0B1715BFE77CF10F082F37F800000000000000000000000000000000F7F01F9897FFCB665228CFF1C3BEEF1E519886E8417D003CD0D7E67DCE8177730FF800000000000000000000000000000001C70637CE43FFF7CBE9335B390B3A2A2D011F8DD753FC1A7D203FF33E5C24DCB60FF00000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00018E0FA321BCFFF73D341C7CC31308FB32042EF92DBB7E2F3F8077F87F1B347D3BF7E0000000000000000000000000000000018C3FF110A57FE64DE3550BDB05D91008E7745349063E08B60029F93FA52A5F07EC600000000000000000000000000000000398787092F8FFE88B07A6DEF401DFF008AB1F7028563E18AC0002F89F51EDCF7FF800000000000000000000000000000000039970385863FFF4F6255FABE032DF6002D30FBE015AFC1048002EF85F45E75FACEFC00000000000000000000000000000000799F0183419CFFD7C12B486994FFB588104A19ED1E25E90AE000EFCD79DB90DE937800000000000000000000000000000000799F0E012";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "229FF458642779F7DBF882030103EA4AE83E91A00008FC5FF8E2421B4F800000000000000000000000000000000F3180F01A80D3F9AF7E66A890C173020102C8848B0AF68030002CFE5FF5D309D77F000000000000000000000000000000001C73807E82A9F7F2FF3CE72D43D8744020000423E58FBF61A20029FDAFFC35D9587B000000000000000000000000000000003C79847FC3D703F48D59AB305BC4AC4060003EC9904EBF00DC0029FE4FE948D9B80B00000000000000000000000000000000FCFDC67F1E0547902E13F63451F12404606009A2A1EFFFE0B04049FE4FFCDB2F5C0BC0000000000000000000000000000000FCFEE33F0F00B786DDAA56";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "5356BD7890806001131CFFFFC078C050FE5FFC8792C1E43E000000000000000000000000000000F8C6F20704DB8D68B1FEB2D525417421E0001C0D12FACE486100ECFE2FF99D5F839707E00000000000000000000000000001F0C0780180EAE894F6D9D53DB82D590120002304BF7BFFC80080A8FE2FFD97C709DB07FC000000000000000000000000000781C078609D3F1896B177F93CEE10783E80002B4B0BFAB5F8000040FC07FC3C37A90707FF000000000000000000000000000E1FCF40FC58E4B959F5C13E42C662D05400000E0043FDA2E400010B7E3FF8A0FAFA4007FF00000000000000000000000000F8E03C447F9370B7111A9410B33820076A42";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "0040801FFD00F60001089A4FF85509837F0FFF00000000000000000000000000F9E1CC3C1FB9780EA24173C4DCF22002186700A1844FFF21FD0001C2E82FEF57FC879FDFFF00000000000000000000000001F99F807E1FEE3F9ED0C529F000080000C40C0800011BF68FFE000507E81FFFA6BD9F9C7FFE00000000000000000000000003C117003E34C10D38498C970AB53C0000E086B20306C3FF04FE801134FC3FFBCE14F2581FFF0000000000000000000000000F00FB020E2BF0D62D741E506699580032810BB00480CAF080FF8805F2283FF000433E780FFC0000000000000000000000000F00FB000E439FDFEDA06A9B8B0DAC00228316810D0007FC63";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "FFB40DE2D03FFF4175C4E000FC0000000000000000000000001E01E9C020FCC64213C6BFA6945C4800A2578D430D0157C88DFFD00419403FFCF002BEC000000000000000000000000000001E074FC908B62FE77398E259BABC000469604DAB3501CBD0C6FFE2038E607FF8F001C0C000000000000000000000000000001E1FB10168F97135E1D678AA28D00002D800A1777607A0D892FFF902EFC0FFBA7C01FF8000000000000000000000000000003E1F90CFA1026A25EBF51FF85E1800196F03AC5132C5FFCC07FCF6905A007FC9D300000000000000000000000000000000007E0DD2B164835871F579D196C1C0000354064786CFCCD8B804FCFB7C1001BF";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N57
cyclonev_lcell_comb \painter|r~67 (
// Equation(s):
// \painter|r~67_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~67 .extended_lut = "off";
defparam \painter|r~67 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \painter|r~67 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "000000000000007FFF8000000000000000000000000000009FFF630F28FE8BFF9CF9FFFFD0767C2A2FFC1FE0FF5FFC000000000000000000007FFFC00000000000000000000000000001B1FFC06844569FFFDA9DFFFFA104D8161FFFB7E9FC4CF8000000000000000000003FFFE00000000000000000000000000001ADFFF8A5A145D7FFFCFFFFFE8781F9320FFFE2F92E5C30000000000000000000001FFFE0000000000000000000000000000369FF43411F9AA7FFFFBFFFFD637DAC3A0FFFFD7B7FA630000000000000000000001FFFE00000000000000000000000000003597F07E59BAEFFFFFF9FFFF857234C7A0FFFF57FFF7B20000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "001FFFC00000000000000000000000000006C9BEDFFF66476FFFEFFFFFF17ABE609D07FFFEFFE0576F800000000000000000001FFE00000000000000000000000000000CADFD5FF27E777E3DBFFFFFFD0B24E87B07FFFFFFE9C123C00000000000000000017FC000000000000000000000000000000DC0BC0FEBB003F6BEEBFFFFF774DF96000BFFFFB9EB2E1BE0000000000000000003FFC007000000000000000000000000000D5A49C1AB97187AFBF27FFFF7FDFF91C403FFFFE84E9E6DF000000000000000001FFFE00F000000000000000000000000000CACCFD3754F7FBE3BFBDFFF2780EFF5CC03FFFFE8F3F619F000000000000000001FFFF00F0000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000DE22FFFF4127F9E39EB67FE51FEDDEBC402FFFFE13875F9F000000000000000000FFFF00F000000000000000000000000000FA483D8859E38E3DCD1FFFC9D3EE78F8410FFF5EF985CE07800000000000000001FFFF80F000000000000000000000000000E208EDC15FA2DB5F7FD77F1C97D0B7F9A03FFFEFC785B307000000000000000001FFFF8FF0000000000000000000000000004EC5F5E6EDD2738AECECFFE984FA60FC802FFF2FE56220D3000000000000000003FFFFBFF0000000000000000000000000005B787FEFCE7AF36B4E7FBFD71070E97F00D7FFDFF404E79B800000000000000003FFFF3FF0000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "000000000006798D190DFA63FEF45EF3F9BB459C6BB6017FF63FD884AF1C07C00000000000003FFFFFFF0000000000000000000000000001895F90FB1770EF84CE2C7EBBDB852A35E07FF5DDD3F45A4FFFFF8000000000003FFFFFFF0000000000000000000000001F8392B1C357D48D7F5F6436B84D0914D52410FFFE09E11E580003FFC000000000003FFFFFFF0000000000000000000000007F824DD4447E01573FDBA5FE6836FC8F4B1958BFFDC5F2AFF78383FF0000000000003FFFFFFF000000000000000000000000FFC025DBD77FB8B3DD6CFFE4919CF13222D5D03FFF59FC0E0E19E3FF0000000000001FFFFFFF000000000000000000000001FFC2";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "59C5BA461EEF839E67B0AF844FEC317F887FFFC9F5857D07C7FF0000000000001FFFCFFF000000000000000000000003FFE10E0360C7DCE8F6C3C7EB8C65CFD32399A03BA2AEBEFC007E07C00000000000001FFFC7FE000000000000000000000003F1E0BB8120182D63AFE3EB49D1BB8AF8586F483D73CD2FDB3F0E78000000000000001FFF83FC000000000000000000000007E063310E86EDEBDFF22D7B07969ACA52BE14587FC3E01A9EC0E640000000000000000FFF03FC00000000000000000000000FC0329C95C60746FB97BD6100DAA0BE91A73C78BFCDFABEAFCA4E3C0000000000000007FC03FC00000000000000000000001FC0700430A54102F9";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "C7FFF2EE5EFC33848E43C0DF78EB34F1D8378C0000000000000003FC01F000000000000000000000007F80E06019DFFFFFFFFFFFFC40CCA7E302EE43C8BFD4EF667CE76C0C0000000007000001FC000000000000000000000000007F8061430FDFFFFFFFFFFBEF6534FF0E06135DC85EEC3F9A2479F06C600000001FC00001F000000000000000000000000000FF8062E303FFF75EEFFFFDEF0FC5A6DE8E7DA5C89FF05FF9DE200FC3F8F801C1FFE00001F030000000000000000000000000FC0060E03BFFFF619FFFFFFB994AA93F6856079FFFEC1FE03B34054787FFFFFFFFC00001FFF8000000000000000000000007F000718A9FFFEE6675FFFFF3106BAE";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "9F6625E9964DD43FE8A754172DF3FC007FFF800000FFF000000000000000000000000FF00FC0E6EFFFD938037FFF9B06341EE660DDAD3C03788FF045CDBBFFFC01FC1FFF800000FE0000000000000000000000001FC00FC0D9FFFE72DC008FFFEF915BFCEC5B4063829738D3D431F1B0D03C00FE1FFF8000001F0000000000000000000000003F80E0F008FFFFA2020055FF641C73FDCEB14EA03D57BE92FE7EF139C07FC601FFF80000001F0000000000000000000000003F07F7401CFFF8C0F6C009FF8601B0FBFFAB5B657BED86C3FF969284D27C007F0000000000000000000000000000000000003E0FF570C27FC300FFD4007FD209FEFFFF1AABEEF050";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "D583FFBE7AA604DC000000000000001C000000000000000000000000FC1F84D493FFBF27FFFC01BFCD08F9FFFD11933A79FCFFF0FFCB94631C60000000000000001FC00000000000000000000001F87F85C81FFF30FFFFFF01DE6A06FBFFFCD1181392A3E676CFBDE0D07560000000000000003FE00000000000000000000001F0FF85B003FF36FBFFFBC21E7005FBFFFFE10415E083FABB99F5BB36A2E0000000000000003FE00000000000000000000001F0F094BC05FF03EFFFFFE22F7CD3FFFFFFF826FE31FFC8560FE2D2E88700000000001F00007FE00000000000000000000003F1E045DC04FE81FFFFFFE81EB1C7FFFFFF6A02CA393FE8AC87CE5C16";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "03F0000000001F00007FC00000000000000000000003E380780626FC03DFF3FFF80F39F7FFFFFE743F0417BFC48341A713215D40000000001100003FC00000000000000000000003E30007EB03FB0FFF97FFFE01D09FFFFFFFF9E1907B1FB8823F7668992FA8000000001000003F800000000000000000000003F23F0B7B01F85FFF7E1FFC026523FFFFBFCF680405664A00500E61AB5FF2000000000000007F800000000000000000000003E27F03EE00FA5FFE08FFFE01A2FFFFFFFFF9CB691F307F82684888C0BA06800000000000003F000000000000000000000003E67FCBF880F83FFE006FFC0006FBFFFFFFF738DECD3FC9CB24A2EAB173C958000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "0080007F000000000000000000000003CCFFF7FCC1747FFD802FFE000BFFFFFEFFDF2B9315F11A315754424EB625A98000003FF800F00000000000000000000000038CFFFBFFE33C7FF08027FE0607FFFFFF7FDC268801717926168A7361A78485300000FFFC03E000000000000000000000000318FE2799ECEE7FF7001FFE060FFFFFFFFF9F0F448BFCF01D9A5C29A34D40AE7787FFFFFFFFC000000000000000000000000718FC1B6CF58B7FE6003FFF061FFFFFFCFFDF4DE01DF27F02F2421831EF8409E30000000FFFC000000000000000000000000731FC039FFE47FFC60037FE063FFFFFECFFFD446026CB1A6F768DABD71C5B01700030000FFFC00000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "0000000000000000001F33FC03CFFF84FFE40017FC1E1FFFFFE5FFDBDA6DBFFF877F993A0F0006559002731C001FFF8000000000000000000000001E27F003EF7D831FA70037FE5ABFFFFF737CF2D4695E1267FDD2BA57E787DF660019FC000FFF8000000000000000000000001C63E007FF5FF05FE60017FF487FFFFFB7BCF201D37107FB93DEB8C8F859E55DC001FF801FFF8000000000000000000000003C23C411FE5F10AFC9007FFE99FFFFDFEFBFF6399CFDFC63A4C140F157F35A61A81FE3FFFFFE0000000000000000000000003C23C633FE5F11D7DF007FFEC8FFFFEFEFFCEC4EBDB018B79F745B63E870A35CF5FFFFFFFF00000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "0000003C27C739AFFED0EF2F082FFE48FFFFEFBDE7DDEF1933EB6BFA371F5953F6E8E9F3CFF80FFC00000000000000000000000000382E000F93FE6094DF002FFC83FFFFDFE9F3FCF84AC916FE2D034CB45D1F8A5CFFD8780FFEC0000000000000000000000000382C1813FFFFE0C0A8287FFC17FFFFFD5FF3FFCA4EF2DFF52A685412AEDAED0D83F9C007FFFC000000000000000000000001F86C38B479FFF87F3410FFFBBFFFFFE583FBFDE7532A701F5E4DF41EA0C57C3C7C0FC77E003F800000000000000000000007F86C0123FBFFFA30A800FFEB5FFFFFE5B57FFFE2D9713FFF2B5850EF40867E2862184001FC1FC0000000000000000000000F806781";
// synopsys translate_on

// Location: M10K_X76_Y32_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "F007816336797FEFFFFFFFFFFFCA59ABFFE2C00000000000000003FFFFFC000000000000000000000000000000000003F03FF003FC26C7FE3F4BCFFFFFFFFFC9C37FFFFDB000000000000000007FFFFC000000000000000000000000000000000003F83FF00E72B4FFFFFFB9AFFFFFFFFFED3864BFFE3C00000000000000000FFFFE000070000000000000000000000000000001F83FFC700D1AFF9FFFFE23EFFFFFFFD600A3FFFEDE000000000000000000FFFFC00078000000000000000000000000000001FC3FFD80FE7F5FB7FFFF3967FFFFFDA68099FFFF0E000000000001FE0001FFFFE00000000000000000000000000000000000FC1FFD7CFFFFEFF3";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "FFFFFB83FFFFFF438227FFFFE6000000000003FFC000FFFFF00038000000000000000000000000000000FC0FC87CFFFFCBF8BBFFF9B3FFFFFFD5003749FF96000000000003FFE00007FFFE007E000000000000000000000000000000FC0E0AFFFFFFFF3F5CBFFFFE7FFFF7920084D07FEA000000000003FFC00003FFFF003C0000000000000000000000000000007C041AFFFCFFFE5FDDDBFFFFBFFFE33C06BBF63FCE000000000001FFC00600FFFFC00C0000000000000000000000000000003E01D17FE67F9FD4A5F7FFFFFFFFFA93014B4D7FFA000000000000FFC00FC03FFFF81E0000000000000000000000000000003FE3DDC0196839F75B03FFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "FEF302BAFDFFEB8000000000001F001FE0E3FFFF3E1C00000000000000000000000000003FFC1B41C0024FFFE34AEBFFFFFFFF08E1BF411FE9C0000000000000000FFFC07FFFFC3F00000000000000000000000000003FF09CEF007773FFDFD8D5FFFFFFFF10E97FE8CFE4C0000000000000000FFFC03FFFE03F00000000000000000000000000003FE6FF7CF20FBFFFBEF585FFFFFFFC1089FFFC87E2800000000000000007CF803FFFE01F00000000000000000000000000003FD67FAA37405FFFEBCFE3FFFFFFFF0082FFFB37F88000000000000000000FC01FFFC00F00000000000000000000000000003FAA0A8EFFA2DFFC706FDAFFFFFF680129386F27";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "F0C000000000000000000FE01FFFC00F0000000000000000000000000000386266F2B450D3FE8A87F5FFFFFFF081CF7DCB83F0E0000000000000000007E01FFFE0030000000000000000000000000000712EF4E24C508FFFCE8FFFFFFFFFA000887FE3F7F930000000000000000000000FFFE000000000000000000000000000000072B9F8D82C47A9E7FD2BFFFFFFFD024037FBF922FB98000000000000000000000FFFF0000000000000000000000000000000F57C390C27789C7C7E63FFFFFF80D8C01F95FC7AF1581800000000000000000003FFFC000000000000000000000000000000E6FE1F824A8FFBFD3DCBBFFFFD5F19980FF97FF6381EFC000000";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N39
cyclonev_lcell_comb \painter|r~68 (
// Equation(s):
// \painter|r~68_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  & 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~68 .extended_lut = "off";
defparam \painter|r~68 .lut_mask = 64'h0344CF440377CF77;
defparam \painter|r~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N0
cyclonev_lcell_comb \painter|r~69 (
// Equation(s):
// \painter|r~69_combout  = ( \painter|r~67_combout  & ( \painter|r~68_combout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~65_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~66_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\painter|r~67_combout  & ( \painter|r~68_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~65_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~66_combout ))))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) ) ) ) # ( \painter|r~67_combout  & ( !\painter|r~68_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~65_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~66_combout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )) ) ) ) # ( !\painter|r~67_combout  & ( !\painter|r~68_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~65_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~66_combout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\painter|r~65_combout ),
	.datad(!\painter|r~66_combout ),
	.datae(!\painter|r~67_combout ),
	.dataf(!\painter|r~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~69 .extended_lut = "off";
defparam \painter|r~69 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \painter|r~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y32_N42
cyclonev_lcell_comb \painter|r~77 (
// Equation(s):
// \painter|r~77_combout  = ( \painter|r~69_combout  & ( !\painter|always0~2_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [5] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4])) # (\painter|r~74_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [5] & (((\painter|r~76_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [4])))) ) ) ) # ( !\painter|r~69_combout  & ( !\painter|always0~2_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\painter|r~74_combout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [4])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (((\painter|r~76_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [4])))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(!\painter|r~74_combout ),
	.datac(!\painter|r~76_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datae(!\painter|r~69_combout ),
	.dataf(!\painter|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~77 .extended_lut = "off";
defparam \painter|r~77 .lut_mask = 64'h0522AF2200000000;
defparam \painter|r~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y32_N37
dffeas \painter|r[5] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[5] .is_wysiwyg = "true";
defparam \painter|r[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFC03FFF0000000003FFFFFFFFFFFFFFF803FFFFFFFDFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = "FFFFFFFFFFF3FEFF05FC7FFC000000FFFFF10000FFFC03FFF80000000007FFFFFFFFFF7FFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EFFF09F9AFFC000000FFFFE10000FFF800FFFC0000000003FFFFFFFE003FFE001FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFC005FC71F1DFFF000001BFFFE30000FFF0007FFE0000000001FFFFFFFC003FF80007FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF8003FC63E1FFFF8000083FFFC70001FFC0001FFE0000000000FFFFFFF0003FF80001FFFFFCBFFFFFFFFFFFFFFFFFFFFFFFFF0003F0C3DEFFFF400010FFFE9E0001FF80000FFF0000000000FFFFFF80001FF00000FFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFE00";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = "03F3CE11FFFFD00027FFFA7E0000FF000003FF807FC00000FFFFFE00001FF000007FFFFD3FFFFFFFFFFFFFFFFFFFFFFFFC0013C3C617FFFFF800FFFFF1F000003F000001FFC07FE00000FFFFF800000FE000107FFFF49FFFFFFFFFFFFFFFFFFFFFFFFC00178F9F07FFFFFFFFFFFFEB8000001E000001FFF1FFE00001FFFFF000000FF003FE3FFFF89FFFFFFFFFFFFFFFFFFFFFFFF000078B1E5FFFFFFFFFFFFFB400000000000000FFFFFFF80001FFFFF0001807E01FFE3FFFE8C7FFFFFFFFFFFFFFFFFFFFFFE000079F941FFFFFFFFFFFFF381A0000000000007FFFFFFC0001FFFF80003E07C01FFE3FFFE0C7FFFFFFFFFFFFFFFFFFFFFFC000071B9CFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y51_N54
cyclonev_lcell_comb \painter|r~86 (
// Equation(s):
// \painter|r~86_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~86 .extended_lut = "off";
defparam \painter|r~86 .lut_mask = 64'h404C707C434F737F;
defparam \painter|r~86 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y53_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y59_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = "FFFFFFFFC00000000000003E07EFFFFFE000180000001E7FFFFFFFFE8FFFFFFF00000000000000000000003FFFFFFC003E0FFFFEFFCC000000000000003E0047FFFFE0C000000000038FFFFFFFE67FFFFFFF00000000000000000000003FFFFFFC207F3FFFFEFFE0000000000000003C0003FFFFFFE0000000000031FFFFFF89FFFFFFFF00000000000000000000001FFFFFFF207F7FFFE0FFE0000000000000003E0001FFFFFFE00001C00000067FFFF80FFFFFFFFE00000000000000000000000FFFFFFF207FFFFFC0FFF0000000000000003E0000FFFFFFE00003F0000001BFFFFC7FFFFFFFFE00000000000000000000000FFFFFFFF07FFF7FC3FFE00000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = "00000000003C00007FFFFFEC0007F8000040DFFFFFFFFFFFFFFF000000000000000000000007FFFFFFF87FFE3FC7FFE0000000000000003C00003FFFFFEC000FF80007606FFFFFFFFFFFFFF8000000000000000000000001FFFFFFF07FFC3FFFFFE0000000000000003C00001FFFFFF8001FFC00008C37FFFFFFFFFFFFF3000000000000000000000000FFFFFFF1FFF03FFFFFF0000000000000003E000007FFFFF8003FF80001FF39FFFFFFFFFFFFFF0000000000000000000000000FFFFFFFFFF01FFFFFF0000000000000003E0000003FFFF000FFF00001FF82FFFFFFFFFFFFFF00000000000000000000000007FFFFFFFFFFBFFFFFF0000000000000007E";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = "0000000FFFF00FFFFFF801FF811FFFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFBFFFFFF0000380000000007E000000000FF00CFFFFFC01FF80C7FFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFF80007C0000000007F0000000007F8000FFFFC01FF8078FFFFFFFFFFFF00000000000000000000000000FFFFFFFFFFFFFFFFFC6007FC000000007F0000000000600007FFFC00FF001F0FFFFFFFFFFF000000000000000000000000007FFFFFFFFFFFFFFFFFF80FFF800000007F0000000000000003FFFC00FF0001FC07FFFFFFFF000000000000000000000000003FFFFFFFFFFFFFFEFFFE0FFF800000007F000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = "0003FFF800FF00003FF81FFFFFFF000000000000000000000000000FFFFFFF07FFFFFE7FFF1FFFCE0000003F0000000000000001FF80003E000003FFFF8FC0770000000000000000000000000001FFFFFC03FFFFFE7FC3FA3FDF878C003F000000000000000000000003E000000C0030000100000000000000000000000000000FFFF001E7FFFF7881F00FFFF7CE001E000000000000000000000000F8000000001E0000000000000000000000000000000007FFF000E7F3FFE000700C7FF6CE030E00000000000000000000000018000000000FC000000000000000000000000000000007FFF000F3F9FFE000300831FC4E07FE000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y51_N30
cyclonev_lcell_comb \painter|r~84 (
// Equation(s):
// \painter|r~84_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~84 .extended_lut = "off";
defparam \painter|r~84 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \painter|r~84 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = "FFFFFFFDC1250000000000003FFFFFFE0000FFFF8000FF87C01FFE7FFFF0E7FFFFFFFFFFFFFFFFFFFFFF0001B73F88BFFFFFFFFFFFF708F90000000000003FFFFFFF0000FFFF8001FF87C07F1CFFFFD1F3FFFFFFFFFFFFFFFFFFFFFC001FFB3D147FFFFFFFFFFFD6F6470000000000000FFFFFFF0000FFFE0003FFC380FC71FFFFC1F1FFFFFFFFFFFFFFFFFFFFE00FFFC38988FFFFFFFFFFFE33FF8F00000000000003FFFFFF8000FFFC0007FFC380F8C3FFFFA1F9FFFFFFFFFFFFFFFFFFFC01FFE00766CDFFFFFFFFFFFA19FE9F00000000000003FFFFFFC000FFFC000FFFC380F98FFFFF21F8FFFFFFFFFFFFFFFFFFF00FFC0005C685FFFFFFFFFFE93FFE3F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = "00000000000003FFFFFFE0001FC0003FFFC181FF1FFFFF21FCFFFFFFFFFFFFFFFFFF807FE00005DF05FFFFFFFFFFE1FFFE7F00000000000000FFFFFFF0000FC0007FFFC101FE3FFFFE407C7FFFFFFFFFFFFFFFF807FC000001D7C1FFFFFFFFFFD3FFF8FF00000000000000FFFFFFFC0007C001FFFFC103FC7FFFFCC03E3FFFFFFFFFFFFFFC001FE0000002F382FFFFFFFFFF2FFFF5FF000000000000007FFFFFFE00018003FFCBC003F87FFFFC800F0FFFFFFFFFFFF00001FFC0000001F1A0FFFFFFFFF93FFFEBFF000000000000007FFFFFFF00000007FF03C003F1FFFFF980078037FFFFFFFF00007FFFE000000178E13FFFFFFFE83FFFDFFF000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = "003FFFFFFFC000000FFC038007E1FFFFF90003E0001E60000003FFFF83FFC1F000BC084FFFFFFFA5FFFF2FFF000000000000001FFFFFFFE000001FE0038007C3FFFFF200007FFE000000007FE00007FFEFF0005E110CFFFFF90FFFFDBFFF000000000000000FFFFFFFF000001F8007800FC3FFFFE6000007FFFFFFFEFFF8000007FFFFF8003FD005C3FFCE7FFFF9FFFF0000000000000007FFFFFFF800003F0007800F83FFFFCC00000FFFFFFFFFFFFC008001FFFFF00007FA780E0067FFFFE5FFFF0000000000000003FFFFFFFE00003F0007801F83FFFFCC00003FFFFFFFFFFFFE03C000FFFFF0000BFF99CABC6FFFFFCBFFFF0000000000000003FFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = "00007E0007C01F803FFF1800017FFFFF7FFFFFFF1FE00039FF800007FFF77F6FFFFFFFBFFFFF0000000000000001FFFF3FFF80007E0007803F0001FE1000003FFFFEFFFFFFFFFFF08001FF000002FFF7FFFFFFFFFF1FFFFF0000000000000000FFF00FFFC000FC000780FF0000003000001FC7F81FFFFFFFFFFFF001FE0000013FFFDFFFFFFFFBBFFFFF00000000000000007FE007FFF001FC000F00FF01E000E000000C030003FFFFFFFFFFE000FC000000DFFFFFFFFFFFEA7FFFFF00000000000000000E4001FFF807FC000F01FFA7FFC3E0000000000001FFFFFFFFFFE0007800000073FFFFFFFFFFBBFFFFFF00000000000000000000007FFFFFFC003E03";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y51_N36
cyclonev_lcell_comb \painter|r~85 (
// Equation(s):
// \painter|r~85_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~85 .extended_lut = "off";
defparam \painter|r~85 .lut_mask = 64'h404C707C434F737F;
defparam \painter|r~85 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = "B80000000007E000000000000000000000000000000003FFE000F1F9FFC000000000FC7F1BFFF98000000000000000000000100000000001F000000000000000000000000000000003FFC000F9FC7F00000000003003FE0F66E040000000000000000000000000000000FC00000000000000000000000000000001FFC000FFFE00000003800001C100712A71200000000000000000000000000000003E00000000000000000000000000000003FF8000FFFE000060C7C7104FCC6FFCFF11C00001E00000000000000000000000001F80000000000000000000000000000003FF8000FFFF000021E7EF327FFFFFFFFFDB800001F0000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = "07E0000000000000000000000000000007FF0000787F000E1FFFFFFFFFFFFFFFFFF1C00007E000000000000000000000000000F8000000000000000000000000000007FF0000000F038F8FFFFFFFFFFFFFFFFFFD7E001FC0000000000000000000000000003F000000000000000000000000000007FE0001800003CFCFFFFFFFFFFFFFFFFFFFA6001F80000000000000000000000000000F00000000000000000000000000000FFE0003C00003FFE3FFFFFFFFFFFFFFFFFF93803F00000000000000000000000000000300000000000000000000000000000FFE0003C00003FFF3FFFFFFFFFFFFFFFFFFF3807F00000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = "000000000000000000001FFE0001800001FFEFFFFFFFFFFF7FFFFFFFF9C0FE00000000000000000000000000000000000000000000000000000000001FFE000100001FFE27FFFFFFFFFDBFFFFFFFFC41FE00000000000000000000000000000000000000000000000000000000001FFF000700003FDFBBFFFFFFFFF8FFFFFFFFFF43F800000000000000000000000000000000000000000000000000000000001FFF0001001C1F8FFFFFFFFFFFFF51FFFFFFFF6EE000000000000000000000000000000000000000000000000000000000001FFF8000001E0039FFFFFFFFFFFFE61FFFFFFFE8E000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = "000000001FFFF0000003801EFFFFFDBFFFFFFB0BFFFFFFF0C000000000000000000000000000000000000000000000000000000000001FFFF00000018007FFFFBA3FFFFFFD337FFFFFA18000000000000000000000000000000000000000000000000000000000001FFFE00000003FE3FFFFBFBFFFFFFC2F7FFFFFD30000000000000000000000000000000000000000000000000000000000000FFFE000107007FFFFFFFFFFFFFFFD4E87FFFFF70000000000000000000000000000000000000000000000000000000000000FFFE000343C03FFFFFFFFFFFFFFFF09DDCFFFF18000000000000000000000000000000000000000000000000000000000000FFF";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y51_N24
cyclonev_lcell_comb \painter|r~83 (
// Equation(s):
// \painter|r~83_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~83 .extended_lut = "off";
defparam \painter|r~83 .lut_mask = 64'h018923AB45CD67EF;
defparam \painter|r~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y51_N12
cyclonev_lcell_comb \painter|r~87 (
// Equation(s):
// \painter|r~87_combout  = ( \painter|r~85_combout  & ( \painter|r~83_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~84_combout 
// ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~86_combout ))) ) ) ) # ( !\painter|r~85_combout  & ( \painter|r~83_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~84_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~86_combout )))) ) ) ) # ( \painter|r~85_combout  & ( !\painter|r~83_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~84_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~86_combout )))) ) ) ) # ( !\painter|r~85_combout  & ( !\painter|r~83_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~84_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~86_combout )))) ) ) )

	.dataa(!\painter|r~86_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\painter|r~84_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\painter|r~85_combout ),
	.dataf(!\painter|r~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~87 .extended_lut = "off";
defparam \painter|r~87 .lut_mask = 64'h031103DDCF11CFDD;
defparam \painter|r~87 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000003BC3F8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000059A1FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001879FC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000393CE800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AFFE0000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000001DFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D1FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005FFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E7FFC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C5B3C000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "000000000000000000000000000000003B8FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007CFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004D0200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020D000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020E60000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "0000000000000000000011A600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011A2000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000108000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004E00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000046000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000306000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000032300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002B100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000019000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000090000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000009000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N51
cyclonev_lcell_comb \painter|r~78 (
// Equation(s):
// \painter|r~78_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~78 .extended_lut = "off";
defparam \painter|r~78 .lut_mask = 64'h404370734C4F7C7F;
defparam \painter|r~78 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "E16D9B0E38000000000000000000000000000000000000000000000000000000000000000000000000000000003D8F818081E57F89003E000000000000000000000000000000000000000000000000000000000000000000000000000000000FFF008000F5BF9D077C0000000000000000000000000000000000000000000000000000000000000000000000000000000007F8000000F85F07EFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005EDCC7FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FBA7FFFE000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000003774FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B5D7EFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC6401FC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005F587BFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002FBC3FFC000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000001ECC1FF8000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000739FFFC000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B596FFE0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007EC347E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001EB1FFC000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000003E91FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002EE71C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E3B9C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000006076C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F3B3E0000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "AD4039FE00000000000000000000000000000000000000000000000000000000000000100000000034100020ACB1C9FECEAF880003FE0000000000000000000000000000000000000000000000000000000000000000000000000C3000199899FDFF27B1A00807F00000000000000000000000000000000000000000000000000000000000000000000000000C0000350CB1EDFFEF95A80466000000000000000000000000000000000000000000000000000000000000000000000000000440003B431DF6DDE5D42877FC000000000000000000000000000000000000000000000000000000000000000000000000401000C33987B534FB89BD187FFC000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000BC1800C378F8767F3ED3D807738000000000000000000000000000000000000000000000000000000000000000000000007CB2D100D8201C9A6FE4FFFC07608000000000000000000000000000000000000000000000000000000000000000000000003C47108119FA9437842CFFFE47E1C000000000000000000000000000000000000000000000000000000000000000000000000C2BE30018854010842DFFFF02FFC00000000000000000000000000000000000000000000000000000000000000000000001807E44004531CB2EBD4BF7FFB2FFE0000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "0000000000000000000000000000000000000000000000000003000856003D23EFF5FBEEF7FFFBDFE0000000000000000000000000000000000000000000000000000000000000000000000000016C0045287DB95C7AF7FFFDFF0000000000000000000000000000000000000000000000000000000000000000000000000003D4000783FBFB937B3FFFFDE0780000000000000000000000000000000000000000000000000000000000000000000000000C70001B079BFF9F0ADFFFFCEFFE000000000000000000000000000000000000000000000000000000000000000000000000046800108C97FF9F7BADFFFE7FFE000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "0000000000000000000000000000000000000000000FA000168571FFE9F8CFFFFF01FE0000000000000000000000000000000000000000000000000000000000000000000000000C30000481E72FC581186FFF007F0000000000000000000000000000000000000000000000000000000000000000000000000060000C8CC55DE55A5A8194003F8000000000000000000000000000000000000000000000000000000000000000000000000060000C755D62DBAABDC001FFFFC0000000000000000000000000000000000000000000000000000000000000000000000000C003EC1535E64249F3C07FFFFFC00000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "F4000003E00068000020200024C1836D021111CBAF01FFFFF3BFF7CFFE000000000000000000000000000000FFFFFCF000FF800000018000780000402002640087E4000CC86B8082FF3FFFBFEB8FFF000000000000000000000000000007FFFFFC7001F6000000018000F8000C404002780002E00033D17F6019FFBEFFFFF75BFE000000000000000000000000000007FFFFFF00070000000000000080000000000071000638087A2C6B0312FFFABFEFDD09FF00000000000000000000000000000FF9FE0000F80000000000000008000E00026319002D220894E71A7E2FFBEFFFF9D400FF00000000000000000000000000000FF9E700030000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "080204000283C6000F4608B3B289CF37FBE7DFF3FF00FF00000000000000000000000000000399E0001E00000000000000000006140000C14E400F4218C771886E9BD9E7CFF998887E00000000000000000000000000000398E00000000000000000000000020800408158C00A1400EDCDFCA7D3FBBFFFBC3F003E000000000000000000000000000003C000008000000000000000000002040080009C003482006CC7FDB7FBFF8FEF9CD7803C0000000000000000000000000000004000000000000000000000000002018040419000F7CC600709E5BF9ADD2FFFE29FE03C00000000000000000000000000000C000000000000000000000000000200B00041";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "A0082B0220C30BCCB5E8EF9FFD80BFE038000000000000000000000000000008000000000000000000000000000201A00890060114CC8087DFFFB2FD7CFDE98BFDE03000000000000000000000000000000000000000000000000000000000000110001800004759001098BF784CF47EE181FCF0600000000000000000000000000000000000000000000000000000000000000000238800381080015CDF6FFEEFFF83B3FFE3E000000000000000000000000000000000000000000000000000000000000018005A88026C02002BE49BF1BE6EFE44BBFFC3E00000000000000000000000000000000000000000000000000000000000001C0007008380800243";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "1CCB2C9F7E385059FF87E000000000000000000000000000000000000000000000000000000000000028001401A3200600407CCBA8EF3F7A71E9FF1FC000000000000000000000000000000000000000000000000000000000000050000E00A00C000088B39B7BD9BC3D39E81C0FC000000000000000000000000000000000000000000000000000000000000090000000020A04000A413B46CFFFFD02C01C1F80000000000000000000000000000000000000000000000000000000000000F0000C00006A0000820AFD6FEFFE358E503C9F0000000000000000000000000000000000000000000000000000000000000070000000001C180021E5914DDFDBA5";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000C017E01591B84967AAC3C3E0FFC0000000000000000000000000000000000000000000000000000000000000000000000000C01FC11569C34F445BFFE060FFC0000000000000000000000000000000000000000000000000000000000000000000000000003BC10492C12D86DFFFF9CFFFC0000000000000000000000000000000000000000000000000000000000000000000000000001FC14493C169E67DFFFE1FFFC00000000000000000000000000000000000000000000000000000000000000000000000000009C144BF930BEA1FEF803FFFE00000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "000000000000000000000007C37CFB939B807F3C30FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000FC47CFBF9878CAF38403FFFE00000000000000000000000000000000000000000000000000000000000000000000000000007846CFA79E7F6BBFEFF81FFC000000000000000000000000000000000000000000000000000000000000000000000000000000664DE13C1F62D3F7FF8FF0000000000000000000000000000000000000000000000000000000000000000000000000000018267BE53E0FE0087C7FC7F000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "000000000003C37FFFDAE17F5883E1041F800000000000000000000000000000000000000000000000000000000000000000000000000001E13F35FEC03F439DC0303F000000000000000000000000000000000000000000000000000000000000000000000000000001C17E35DFC07E629BC0DFFE00000000000000000000000000000000000000000000000000000000000000000000000000000041FE3FDF805E4AB4E007F000000000000000000000000000000000000000000000000000000000000000000000000000000041FE7FF6002E5CFC7983C0000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "01F07E06001F94FE383FC000000000000000000000000000000000000000000000000000000000000000000000000000000001F8660F8007FA8F83126000000000000000000000000000000000000000000000000000000000000000000000000000000001FCE6F9800FCF63C7806000000000000000000000000000000000000000000000000000000000000000000000000000000001FE44F0000BC6F1E181E000000000000000000000000000000000000000000000000000000000000000000000000000000000FF06C00003E5DF9E18E0000000000000000000000000000000000000000000000000000000000000000000000000000000003F87800082";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N48
cyclonev_lcell_comb \painter|r~79 (
// Equation(s):
// \painter|r~79_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~79 .extended_lut = "off";
defparam \painter|r~79 .lut_mask = 64'h5300530F53F053FF;
defparam \painter|r~79 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "F000011FCFFEFFFBFFFFFFFFFFD0ABFFFFFC8000000000000000000000000000000000000000000000000000000000000FFFF0000019FFFFFFDBFFFFFFFFFFC03D5FFFFEC0000000000000000000000000000000000000000000000000000000000007FFF0018C49FFFFFFC6CFFFFFFFFF9A00DB7FFF40000000000000000000000000000000000000000000000000000000000007FFFC0FFEFC7FFFFFFFE3FFFFFFFF90003B7FFF60000000000000000000000000000000000000000000000000000000000003FFFC7FFFFE3FCFFFFFEBEFFFFFFFCB0003FFFFB0000000000000000000000000000000000000000000000000000000000003FFFCFFFFFFAFE1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "FFFFFF9FFFFFFFBC0009FFFFB8000000000000000000000000000000000000000000000000000000000003FFF9FFFFFFE9FC7FFFFF3FFFFFFF200009B7FFD8000000000000000000000000000000000000000000000000000000000003FFF9FFFFFFFB7F7FFFFFFF3FFFFF280100AFFFCC000000000000000000000000000000000000000000000000000000000003FFF9FFFFFFFF4FC6D7FFFEBFFFFE96004209FFE8000000000000000000000000000000000000000000000000000000000001FE30FFFFFFFFDC29A9FFFFFFFFFE300904CBBFEC0000000000000000000000000000000000000000000000000000000000001C3C3FE6F7C7FB9AC3FFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "FFD014EE60BFFC0000000000000000000000000000000000000000000000000000000000000007400005B3FFF7ABF7FFFFFFFFC03EFFB63FFE0000000000000000000000000000000000000000000000000000000000000003FF001EBFFFBFFFAFFFFFFFFF80257FF2EFF70000000000000000000000000000000000000000000000000000000000000000FCF2317FFF8B79C3FFFFFFFC0052FFFCEFF30000000000000000000000000000000000000000000000000000000000002F806E302FBFFFF37FC1FFFFFFF80049FFFF83F1000000000000000000000000000000000000000000000000000000000000787D7F304C3FFFFC1FE3FFFFFFF80007FFFFD7";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "FD000000000000000000000000000000000000000000000000000000000007E1BF0FE2604FFFEE87FBFFFFFFF0001E3FFFD5FD00000000000000000000000000000000000000000000000000000000000F111CC70F686FFFEE47FFFFFFFF80005FFFFFC1FDC0000000000000000000000000000000000000000000000000000000000E7E0D15D39A7FFFFE07FFFFFFFD80003FFFFFC1FCE0000000000000000000000000000000000000000000000000000000000CFFC0F3FF83FFFFFF7FFFFFFF9400001FF8FFFFFE60000000000000000000000000000000000000000000000000000000001DFFEC7F7DC03FFAFFFFFFFFFF818E003FFF7FFFFF2000000000";
// synopsys translate_on

// Location: M10K_X14_Y41_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "CDE0061F4FFFE8BFFF9E2565BFF3DD8FF07FFF823FFE7D07F80000000000000000000000000000000000000000000000000001C041AD6FF423FFFB1627E43FECFEE0C07FCFE75E98007FF800000000000000000000000000000000000000000000000E01B801A0E0FF110BF3F92B95E87FCCFDF0803BAFF83F3DE00F8000000000000000000000000000000000000000000000001F80CE046F035438FFF3FEE3014BFFFDFDE3807FA7FEA73F63078000000000000000000000000000000000000000000000003FC0037641B5B2FE4E7B3C7F8607FFFFF9E3803F83F3173FEFCFC000000000000000000000000000000000000000000000003F8003F41EFFFDFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "FFFFFFA68833FFFFF0FC003FC65DCDCE3DCFF000000000000000000000000000000000000000000000007F0001C3FFFFFFFFFFFFF96B9CF1BFFFD0C4007FD65F96161FB3F000000000000000000000000000000000000000000000007F8007EFFFFFFFFFFFFDF7C3CC46FFFFF9CA00FFF41F11B704F99000000000000000000000000000000000000000000000007F8004D7FFFF97F7FFFEFE43785D3DF7F18A00FFE07FA4FBB0DF040000000000000000000000000000000000000000000003FF801F17FFFF9B67FFFFF51F77DFFDB7E898007FF07FF2E7E60CFBF80000000000000000000000000000000000000000000FFF80619FFFF3B04FFFFF9B9A74DF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "FFF9DBDE09BFF81FF97F8F98E203FFFF800000000000000000000000000000000000000FF0001E9FFF900E01FFFFD918FBFDFFFD21EA19FCF457F0BBA47C000001FFE00000000000000000000000000000000000003FF000267FFF19CC003FFFD102FFFDFFFC8DEC187FFDCAFC3FF01013FC00FFE00000000000000000000000000000000000007FFF00467FFB8C01003BFF8308FFFFFFFE90BC033FFF41FDF98A063F803FFE00000000000000000000000000000000000000FFFF804F7FEE8189EC03FFD81CFFFFFF74A4780757FB40FFA1EF8F3380000000000000000000000000000000000000000001FFFD8047FFFC0BFFE802FFA002FDFFFFFC5CF0042F";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "FFE17F6D33E1FF00000000000000000000000000000000000000000003FFFCE047FFF8EFFFFD00BFA207FFFFFFF86C6404BFFF20FF8748B8E380000000000000000000000000000000000000000007FFFC703BFFD1BFFFFF003F4001FFFFFFB3EC7C6EBF7EA11FEBD52A0D8000000000000000000000000000000000000000000FFFFC3807FEB37FFFFFC01F8003FFFFFFB7FC381BBFF6711FC7EB87DD0000000000000000000000000000000000000000000FF0EC3803FE82FFFFFF840F0105FFFFFFE7FCB0093FE7AC0FF8FD65D80000000000000000000000000000000000000000000FE07C0001FCC1FFFFFFF007810FFFFFFFFDFEB008FFC78707F8BC5D";
// synopsys translate_on

// Location: M10K_X14_Y39_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "0000000000000000000000000000000000000000000000007DFFF6F657FDFFFC9FFFFFFFFC0901101FFFFFFFFE600000000000000000000000000000000000000000000000000000000073FFFAB9A5BFFF3FFDFFFFFF988041083FFFE3FFFE730000000000000000000000000000000000000000000000000000000063FFFEC350A3EEBFFF9FFFFF800080483FFFE5FCFF9FC0000000000000000000000000000000000000000000000000000000E7FFBC3A183D2FFFFFDFFFFC1503700C0FFFFAFCFFC7C0000000000000000000000000000000000000000000000000000000C7FFFAC2A6BF1FFFFFFFFFF8FC00F2820FFFFEFFFF83C0000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "000000000000000000000000000000000001D7FFFC3FF98FFFFFFFFFFFF8C951F96007FFFFFFFFE7800000000000000000000000000000000000000000000000000000039FFF3F3AFCD3FFFDFFFFFFF0E0CFF8820FFFFFFFF7E1DC000000000000000000000000000000000000000000000000000003BE7E7FFE8FFFF979F7FFFFF0E7FFFBF40FFFFFCBF7C01C0000000000000000000000000000000000000000000000000000033C5FFF9E75EFFDFFFFFFFFFE83FFFBF003FFFFD3F3FF8E0000000000000000000000000000000000000000000000000000039F1FFF8E87679FFFFFFFFFF6BC7FFFF003FFFFEBFFF81E000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "0000000000000000000000039FDFFFEF878FCAFFFFFFFFAAF9BFFFF803FFFFFCFFE7FE0000000000000000000000000000000000000000000000000000039B7C07FB8FFDF1EFED3FFFEF3F8FFFFC03FFFFFA7FE0FF8000000000000000000000000000000000000000000000000000021F7963FBFB5B7D1FFEFFFC0E4A1FFFE003FFF1FFFFFC3F8000000000000000000000000000000000000000000000000000021FBFBFF1E3DFFF3FF7F7FB7E6001FFF202FFFFFF6E7C0DC000000000000000000000000000000000000000000000000000034FF3FF077C573FFF5FFFFFFD10F2FFF800FFEFFF0A3679C00000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000107F9D81FF907FFFE7E7FFC770060C7F900FFE97FAF702FE000000000000000000000000000000000000000000000000000007C7C92ACEFE3FFF8BED8F8670478A1FB007FF953F9FF9FF0000000000000000000000000000000000000000000000000000076E7F7C01C1EFFB47F58743F36F9B17AE0FFFE4FF2FF9FFFFC00000000000000000000000000000000000000000000000001C2F7C396FE89FFCDBC93087603F8E3A1B07FFFC7FA1FF803FC00000000000000000000000000000000000000000000000003EECC03D00FF7E61EDCC3F4FD8FF9CA31B83FFFA7FE7FFFE1FC00000000000000000000000000000000000000000000000001";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "740000000000000000000000000000000000000000001F807BFC03FD0BFFFFFFE8060037FFFFFFFFFBF801FFBC079A7EAF56418000000000000000000000000000000000000000001F0003F000FE0FFFEFFFF0026173FFFFFFF6706C11FFDF060CDFBF2F403000000000000000000000000000000000000000000E0007FE01FA1FFF9B7FFC0102F7FFFFFFF9F23068DFDF0B510F9F4E250400000000000000000000000000000000000000001E0007F741F47FFF687FF801E2F3FFFFFFFFFC20DBFFF7B5890370DF41FB00000000000000000000000000000000000000001E0007EFC874FFFFA03FFC0C23F7FFFFFFFFFB191819F7F974E0D3BAD8BE60000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "000000000000000000000000000000003C000FE7F4FC7FFF003FFF0A07FFFFFFFFFFF02C263FEB6BCC714CAC3C13CE000000000000000000000000000000000000007C0007FFF97A7FFF007FFF0E0FFFFFFEFFFFF03C09FFF35FFDBEA8470D0279C0000000000000000000000000000000000000F801C3FFFF37FFFF003FFF0E0FFFFFFEFFFFFA1813FBFF8BFDB237B5C7E06078000000000000000000000000000000000000F803E79FFEA7FFFC001FFE0E3FFFFFFFFFFFF82067E89961BFEE5DB9E9600403FFFFFFF00000000000000000000000000000F003FFFFFFB0FFF8001FFE0E3FFFFFFDFFFFF841BF9CFFBCBDFFB6F8B84200F0003FFFF000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000F003FFFFFF01FFD8803FFE0E3FFFFFFBFFFFE0165C13FFFBBFCFE3BFF4242001F01FFFE00000000000000000000000000001E00FFFFFFFC0FFD2801FFEC8FFFFFFBFFFFFE3CD98E7FF36F3CDB5D8BCCB040007FFFFF00000000000000000000000000003E01FFFFFBF80BF98003FFF0DFFFFFF3FFFFFFE94EECFF76E49E33F6FDE3A410000007FE00000000000000000000000000003E03FEFFFBFA01F81803FFF88FFFFFFF7FFFFFF5186FF97D3E0E109FFF32E8030000000000000000000000000000000000003E03FC1FFBFE0CFB9807FFF5BFFFFDFF7FFFFF78DE33E4F9918EB986DFB18C0060000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000003E03FC7DFFF20E79F103FFE97FFFFDFF3FFFED638D99BF7BF78EF88969A1D180DF007F0000000000000000000000000000007E1FFFFFFFF00537C187FFE0FFFFFFFF7FFFFCF9C23137FDE982FCC95A0877C001F87F0000000000000000000000000000007E3E7EFFFFFA0382E10FFFE8FFFFFFFEFFFFFF54027B9FBFCC7FFE67EF913F18001FFF8000000000000000000000000000007E3C74FFFFFE80730007FFD0FFFFFFFFFFFFFEA5C2DFFD9B5A6FBE19ED9FF807C00077FFFC000000000000000000000000007E3FE1FFFFFFC07B001FFF43FFFFFFFDEFFFFC430DEFF075EF2EFF0C73080187FF80001FFE00000000000000000000000007FE07E";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N3
cyclonev_lcell_comb \painter|r~81 (
// Equation(s):
// \painter|r~81_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~81 .extended_lut = "off";
defparam \painter|r~81 .lut_mask = 64'h0123456789ABCDEF;
defparam \painter|r~81 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "DDFFFFEF926A3725AF3B30008C94C2106BFE024E002BFC1FCE37F227080000000000000000000000000000000000F07FFFE27F3FFF37F75F4AF96FBE00010020127DFF3F00A40027FCEFE80CEDDF080000000000000000000000000000000003F07FFFFA760FFCF7FEB9B8C80FFC4600000E3CC2B7FF80140027FE4FF50322D80C0000000000000000000000000000000003F87FFFFC38FFF98FBD539E693F364400000F33EBA7FF0038002BFF2FFE1150380C0000000000000000000000000000000003FC3FFFFFF8FFFF1B3E33D2600F780880000D494A7FFF8070000BFF2FFE201F1C0C0000000000000000000000000000000003FE1FFFFFFC4FFFAA517C";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "FB0C0B7C4820000C81EA7FFF8071C01BFF3FFE30AB8007C000000000000000000000000000000007C60FFFFF3C03F7C171F9AE7691F87500000201127FFFF000C013FF2FFDD0E78067F80000000000000000000000000000000FC007FFFF1C076306FE68EDCA2538200000110B0CFCFFE000003FFF2FFF48F30623F80000000000000000000000000000007FC007FFE3CC07605132A3EF72A860C700000A000DF54BE00000D7FF2FFE8023A607F8000000000000000000000000000001FFC03FFFE1FF56B5002EC980E99BC065000000001FE7BBF00000D7FC0FFCAC66047FF8000000000000000000000000000007E003BFFFFBFFD0E85C9E65EDA030032821";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "0000003FFE77FC0003C7FC0FFEA8F47C40F0000000000000000000000000000007E033FFFFFEFFF07158A58E0C200000FC40000002FFFC01FC0005DFE83FF780FCB82020000000000000000000000000000007807FFFFFFFFFFC1411EFC9D2040008C804000100BFFA45FE00033FF43FEA89DCC0200000000000000000000000000000003F08FFFFCFFFFFE72C0F499991400001C1838000067FF8C1FD8000AF387FFA21497060000000000000000000000000000000FE04FFFFC7F98F0D063D4402D87000038036300100D7FA01FFF00229707FFF8182BF80000000000000000000000000000000FE04FFFFBFF883AF32EB4582C0F0004F421120088176FC03";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "FFD803E2707FF8C0030700000000000000000000000000000001FF163FFF03FFF9E01F0A084FCC00004D00D7381102EFF003FFE803DC007FFC0001BF00000000000000000000000000000001FF303FFF31E1F8057FB7CBAC840000A507B9C31401A7F441FFF80064C07FFE8000FF00000000000000000000000000000001FF8EFF9FBF0E8E9E01390C7A840003BF824F711083FFE001FFF6801C803FD9C0000000000000000000000000000000000001FF8F3FCECC046FF0C676ED80800001F00418B03C03FBE002FFFBA007007FFF00000000000000000000000000000000000001FFCF0EC4FDD78FF83E370420000004E2002301C007EDD007FFF1F300007F";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "4FFFFFFC011003FFFC7FFFFFDFEF7FFFDC619F7BE7BD5561F040EDB004FE0FFC03FFF0000000000000000000000001FFF03E2FFFFFFA004007FFF0FFFFFFC591FFFF9E2037FFF58FFA00002022A803BC000F87FFE0000000000000000000000001FFF01F0FFFFFFD00000FFFE0FFFFFFA5B7FFFF8200DFFFEFF76D001C08041401FF8003FFFFE0000000000000000000000003FFF00F33FFFFFFC0000FFFA1FFFFFFEF6FDFFF800039FB7FEBE28023880829807FF0000FFFE000000000000000000000000FFFF00073FFFFF7C00006C041FFFFF9FB569FFFD800759F32F814201E8C0F803C3FFE00003F0000000000000000000000003FFFF0007FDFFFF7E400";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00FF0FFFFFF9FFC6FFFFC800CFFFD46FC400180807F80FFFF7FC00000000000000000000000000003FFFE0706FDFFFFECA000EE81FFFFFF7DEA9FFFFFA019FFF8EE6C2001E063FFE010F001F38000000000000000000000000007FFFE0FF0FB3FFFFF02000005FFFFFF6EEBFFFFFF2017FFFCAF3CD980F81FFFFF87E000FF0000000000000000000000000007FFFC07FCFFFFFFFFCF40044FFFFFFFBF4F97FFFFE00FFFBFDFA990E01C1FE387EFFC7FF00000000000000000000000000007FFFE03FD7FFFFFFFFFFCFFFFF1FFFF9BD9FFF7FFC007FFF7FF0DF0400E0FFF83FBC3FFC0000000000000000000000000000FFFFE03FC3F7FD9FFEFFFDBFFF5FFFC6";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "B77BFFFFF840FFFF7977EE000061FFF00FD6000000000000000000000000000000007FFFE00FE3F7FCD67FFFFFFFFCFFFFD3F735FFFFE0C3FFFF0CBDF7000031FFF003F1800000000000000000000000000000007FFFE10FFFF6FC8ABFFFFFFFFFFEFD1DE487FFBFF147FFFF3E3B48080030EFF001F87C00000000000000000000000000000021FFF1EFFFFFFE26BCFFFFFFFFFEFB5F8C80FFFFF807FFFFF99ACCFB200067F000FE1F80000000000000000000000000000001FFE7EFF7FFF9E38DEFFFFFFFFBAFF3BDF1FFFFE005FFFF6EEC4ADFC1E07FF0001E03F0000000000000000000000000000001FFFFCFFFEDFA60557FFFFFFFFB6F771BB1FDFFF000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "FFFFFF463F3379F03FF80003C1FF0000000000000000000000000000093FFF1FF72B7908E57FFF3FFDFB9D7CB8D1FBEFF0000DFF8FFB2300B0003FF80000FC7F80000000000000000000000000000FFFFE1FFFCFF883A5BFFC2FF9F07EBEFCE7721FE000027FEBF3834070003E0000003FFF80000000000000000000000000010FFF181FF7FFFE03FFFFD097FEF6F4D7CCE7FFFFC000007FE3B35A00FC001F8000000FFFC0000000000000000000000000019FFF087FF9F6FD0003EF0007FF19ED67D858FCEFE000004FFB1D8000DE000FC0000003FFE000000000000000000000000003FFF70CFFF9EFFFE00AFFE007FF477F2CBB1CE0FFC0000037F90DFE0C";
// synopsys translate_on

// Location: M10K_X5_Y39_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "E880000000000000000000000000000000000001FF47A4677F7763DCAA0BB0608000069806C6EE2002DFB007FDFCFD80007F368000000000000000000000000000000000001FFFE1B67B3E8B0B04FA4F21CF00000F880C700C708DFC2047F6BFED0008C6558000000000000000000000000000000000001FFF311F3E998E6277E335270C000006C80E053CC50BDF2027F91EEFB000C0E00000000000000000000000000000000000004FFF70A35F8E3A196FF5857B1C000035E00744B44903F80083FDD67BF50001040000000000000000000000000000000000001FFFBB512FE5B80857FF80CC10000614E00919C4E08DBE0087F9DB9F7FC000440000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "000000000000000000000000001FFF88E05F9040DD479FF1FB83000038C0084F402E03380083EE9F8FF80FE0100000000000000000000000000000000000001F07E4083F100078E7FE2046B400089C801F9C41640FE90037F135FDF9E9B800000300000000000000000000000000000000FF95F004CD180297FFFA407F8C00025900282560F00FE4001EF9B191FFF7B880000780000000000000000000000000000001FFB9FC006914079FDFE842DB600001A004891743901576041F391E8CFFFCEFE0000000000000000000000000000000000003FFC8CF0184144FF13FE007E96D00073C190048098803760C3F7D67FFFFFC67300F80000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000007FFC07F80F9FC21313F400E691B0028F8102AA81180257E80CFD5A43FFFA7E76CCF8000000000000000000000000000000007FF8039B00CD9A00FFE800435BD2012800810921A800D5C844FF101F7FFECF1FEFE040000000000000000000000000000001F86A004F1E04641DF7A00281F3C20414000E9C222C00DEE0CFF9B164E07F9EFFFE1878000000000000000000000000000003F83E0C460018F403EB8009017F84087C041588000C19FC983FF9C8F8F1FFE7DCE01C78000000000000000000000000000003FE0F1FFE7FDED28F2000378119E000640C0440062911C1B065BD74263DFFF5F3FDFF8000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "1FF3FFFFECF67F1FD0000CB8100E010200910832072F06ED38FDD84359EBFCD5BBEFFF0000000000000000000000000000000FFFFFFFFFFE3FE440001300140821828066B4020D66066C8CFFF0287DF5FDFDDFDFFC0000000000000000000000000000003FFFFFFFFFC03F060000240014040CB0006506840166007B9C7F90109FFFFEF0FB07F80000000000000000000000000000007FFFFFFFFF80F83000006800080841A00804334000E600EB9FC698009FFFFFFCFF53F80000000000000000000000000000007FFFEF7DFF07FFC00001F00020004000000003C180F3802B73E70E05FFFFF7FFFF53FE000000000000000000000000000000FFFFFD781C3F";
// synopsys translate_on

// Location: M10K_X5_Y38_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "50000FC0000001FFF800000000000000000000000001FFF30CFFF9EFF9400BFF800FFF17FCA8977741FFC0000113FEAEF3107C000FE00000007FFC00000000000000000000000000FFC7000FF87FF200E9FF803FDA4A7AADDAEBBBFFC4000F01FEFFB36EBF8007E00000000FFC00000000000000000000000207FF85001FC3FFF8B5FDC7047FF7F9B2DFDCC3F3FFC8018E00FFFE6D5ECF8003C00000000FF80000000000000000000000070FFF00107FCBE67FC49D1C06FFFA65A49FC41D07FF880CF625DFFE212106000000000000004000000000000000000000000F1FFF0001FFF74F4FD087F1203FFF46DFE8A9526FFF0073DFF8EFFF3D400AF000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000F1FFF0007FFF4FE1F5FBFF1019FE6CF55D8E37E4FFF813F9FFC57F7EDE02D3C0000000000000000000000000000000000000F1FFF01CFFFD6FCFA7E83DE4077FFD4ED9F434D5DFF877DFFFE8FF99EEC9DBC0000000000000000000000000000000000000F8FD800FFFFFA7FFE1D3FD4C073FFCCEF6BB7DDDDFF82DFFFFE13F36FF40B040000000000000000000000000000000000000F8F8000FFFFF8FF9C3767F8007BBED9873915F99BFF055FFFFF91F09F8D8E038000000000000000000000000000000000000F8F80007FFFFE7F98C7EEF4807FFEEC44BF3325CFFF086FFFFFB8E38C818861E0000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000FFF80033FFFFE7F7BCF3BCC001FFF9D6F0D21AEB7FE005FFFFFD9FE4E0303F7F000000000000000000000000000000000000FFFC083FFFFFE7F7FFE6FDC337FE00E4E030AFACFFE185FFFFFEDF9AB5075C07800000000000000000000000000000000000FFFC0C1CFFFF9367FDDC19867FFC38D26D9FE7B6FFF14FFFAFFE27B53710EC03800000000000000000000000000000000000FF000606FFFFC854FFBE35042FFFE294537FFE267FE0DFFE8FFF93F9B6EE7000800000000000000000000000000000000003F0008303FFFFC3E9EA37699037DFF06A1DECB7ADDFE05BF802FF9BF3E053C8608000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00007E001C1E1BFFFFFEFF0A2C2907FB8503C91FC16013FC0CFE001FF17FCE21FC23F800000000000000000000000000000000007C000E0F1AFFFCFCEEABFED30753900DC42DC6083F7C267F0007FC7FC143DC07F0000000000000000000000000000000000078078F0F07FFF4DDB0DFFF2402F90803E74A8620CB7C031A0005F87F0591047FF00000000000000000000000000000000000780FC78787FFFF8E9739309423F80002C9653E22B77E07840029FC1F6AF0B7DFF00000000000000000000000000000000000780FE7C3E7FFFFBC3428F168C3B930029A87A32039FD01440029FE1FEF86FDC7380000000000000000000000000000000000780FFFE1";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N42
cyclonev_lcell_comb \painter|r~80 (
// Equation(s):
// \painter|r~80_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~80 .extended_lut = "off";
defparam \painter|r~80 .lut_mask = 64'h02138A9B4657CEDF;
defparam \painter|r~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N54
cyclonev_lcell_comb \painter|r~82 (
// Equation(s):
// \painter|r~82_combout  = ( \painter|r~81_combout  & ( \painter|r~80_combout  & ( ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~78_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~79_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\painter|r~81_combout  & ( \painter|r~80_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~78_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~79_combout ))))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \painter|r~81_combout  & ( !\painter|r~80_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~78_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~79_combout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( !\painter|r~81_combout  & ( !\painter|r~80_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\painter|r~78_combout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\painter|r~79_combout ))))) ) ) )

	.dataa(!\painter|r~78_combout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\painter|r~79_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datae(!\painter|r~81_combout ),
	.dataf(!\painter|r~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~82 .extended_lut = "off";
defparam \painter|r~82 .lut_mask = 64'h440C443F770C773F;
defparam \painter|r~82 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y29_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a326 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a326_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a326 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N39
cyclonev_lcell_comb \painter|r~88 (
// Equation(s):
// \painter|r~88_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a334  ) ) ) # 
// ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout  ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a334  ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a334 ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a326~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~88 .extended_lut = "off";
defparam \painter|r~88 .lut_mask = 64'h00005555FFFF5555;
defparam \painter|r~88 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N6
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a310 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a310_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a310 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y40_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a318 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a318_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a318 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N30
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a310~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a310~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a310~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a310~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a310~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a318~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1 .lut_mask = 64'h04C434F407C737F7;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y29_N12
cyclonev_lcell_comb \painter|r~89 (
// Equation(s):
// \painter|r~89_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~88_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~88_combout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & \painter|r~88_combout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~88_combout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\painter|r~88_combout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~0_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w6_n2_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~89 .extended_lut = "off";
defparam \painter|r~89 .lut_mask = 64'h0020F0200F20FF20;
defparam \painter|r~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y37_N36
cyclonev_lcell_comb \painter|r~90 (
// Equation(s):
// \painter|r~90_combout  = ( \painter|r~82_combout  & ( \painter|r~89_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & \painter|r~87_combout )))) ) ) ) # ( !\painter|r~82_combout  & ( \painter|r~89_combout  & ( (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & \painter|r~87_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4])))) ) ) ) # ( \painter|r~82_combout  & ( !\painter|r~89_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]) # (\painter|r~87_combout )))) ) ) ) # ( !\painter|r~82_combout  & ( !\painter|r~89_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\painter|always0~2_combout  & \painter|r~87_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(!\painter|always0~2_combout ),
	.datad(!\painter|r~87_combout ),
	.datae(!\painter|r~82_combout ),
	.dataf(!\painter|r~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~90 .extended_lut = "off";
defparam \painter|r~90 .lut_mask = 64'h002080A04060C0E0;
defparam \painter|r~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y37_N40
dffeas \painter|r[6] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[6] .is_wysiwyg = "true";
defparam \painter|r[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a327 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5656w[3]~0_combout ),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a327_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a327 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N30
cyclonev_lcell_comb \painter|r~101 (
// Equation(s):
// \painter|r~101_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a335 ) ) ) 
// # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a335 ) ) )

	.dataa(gnd),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a335 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a327~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~101 .extended_lut = "off";
defparam \painter|r~101 .lut_mask = 64'h03030303CFCFCFCF;
defparam \painter|r~101 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a319 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5633w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a319_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a319 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5603w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a311 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5623w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a311_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a311 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y19_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a303 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5613w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a303_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a303 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N57
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a311~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & \ram_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|ram_block1a319~portadataout ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a311~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a303~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5562w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5593w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5583w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5573w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y36_N21
cyclonev_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & \ram_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0 .extended_lut = "off";
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N12
cyclonev_lcell_comb \painter|r~102 (
// Equation(s):
// \painter|r~102_combout  = ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & \painter|r~101_combout ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout  & ( \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & \painter|r~101_combout )))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout  & ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & \painter|r~101_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & \painter|r~101_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(!\painter|r~101_combout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~1_combout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|mux4|l4_w7_n2_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~102 .extended_lut = "off";
defparam \painter|r~102 .lut_mask = 64'h0020446488A8CCEC;
defparam \painter|r~102 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5206w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5216w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000007C3C0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E5E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E060000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E030000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000780000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000078000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "000000000000000000000000000000007C000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000070000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5196w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5179w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N42
cyclonev_lcell_comb \painter|r~91 (
// Equation(s):
// \painter|r~91_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ((\ram_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~91 .extended_lut = "off";
defparam \painter|r~91 .lut_mask = 64'h00473347CC47FF47;
defparam \painter|r~91 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5331w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "3E00018FBFFFC47FFFFF189BFFFFFE00003FFFC1FE7F82F80000000000000000000000000000000000000000000000000000FE01807EFFFBFCE7FFFF181BFFFFFC00003FFFC03F7FFF8000000000000000000000000000000000000000000000000000004400407FC0F8F7E7FFF40A17FFFFFE00007FC7E61FFE1FF00000000000000000000000000000000000000000000000000000000000008FFFFFFFFDF18E37FFFFFE00003FC7FF1FFF9FF8000000000000000000000000000000000000000000000000000000083FC20DFFFFFFFBF30C7FFFFFFE00007FC7FC0FDFF0300000000000000000000000000000000000000000000000000000000BFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "FFFFF9598C7FFFFFFF00007F8FFE03FFFE000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF91887FFFFFFF38007FE83F09EF0FC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF13C8FFFFFFFE30007FF83F8FCF83FE0000000000000000000000000000000000000000000000000000033FFFFFEFFFFFFFF797CCFFFFFFFE70007FF03FC3E7C03FF80000000000000000000000000000000000000000000000000003FFFFFFE4FFFFFFF386FCFFFFFFFF6000FFF83FE1FFF803FC000000000000000000000000000000000000000000000000001FFFFFFC0003FFFFF104FFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "FFFFFE0000FFF83FF0FFFFE01FFC00000000000000000000000000000000000000000000000001FFFFE00000FFFFF001FFFFFFFFFE1000FFF80FF87FC3FFFFFFFE000000000000000000000000000000000000000000000000FFFF8600007FFFF801FFFFFFFFFE1001FFFE05F81FE00FEC03FF00000000000000000000000000000000000000000000003FFFFC7000000FFFF803FFFFFFFFFF4000FFFF81FE07FC0000000000000000000000000000000000000000000000000000003FFFF1007F0007FFE003FFFFFFFFFF8000BFFF81FF1867000C000000000000000000000000000000000000000000000002003FFFE607FFFC01FFC005FFFFFFFFFF0003FF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "FF00FF9E01C000000000000000000000000000000000000000000000000003003FFFCC1FFFFE007FC001FFFFFFFFFF80037FFF807FFF8070000000000000000000000000000000000000000000000000038007FF987FFFFF803F8007FFFFFFFFFF80017FFF403FC7EE1C02000000000000000000000000000000000000000000000003C003FF40FFFFFF803F000DFFFFFFFFFFC0047FFF000FE3F7CF00000000000000000000000000000000000000000000000F03C003FE41FFFFFFC01F800BFFFFFFFFFF0006FFFF8007F1F8F3E0000000000000000000000000000000000000000000001F83F803FF83FFFFFFC00F0093FFFFFFFFFD0007FFFF0003FC7E38";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5351w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "0FFFFEFFFFFFFFF7FFFFFFFFFFE004DFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFB7FFFFFFFFFFF000BFFFFF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF07FFFFFFFFF0003FFFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF87FFFFFFFFEC0040FFFF800000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFF79FFFFFFFFC0007FFFFC00000000000000000000000000000000000000000000000000000000000000003FFFFFFDFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "FFFFFF0FFFFFFFFE001FFFFFC00000000000000000000000000000000000000000000000000000000000000007FFFFFFF7FFFFFFFFCFFFFFFFFE0003FFFFE00000000000000000000000000000000000000000000000000000000000000007FFFFFFFCFF8FFFFFFFFFFFFFF600037FFFF00000000000000000000000000000000000000000000000000000000000000007FFFFFFFFBFE1BFFFFF7FFFFF6001007FFFF0000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFE3F0D3FFFFFFFFFF6006F037FFF00000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFCE5E1FFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "FF200FF59F7FF00000000000000000000000000000000000000000000000000000000000000000BFFFFFFFFFFFF1FFFFFFFFFF80077FF87FF0000000000000000000000000000000000000000000000000000000000000000000FFE1FFFFFFF9C3FFFFFFFE001EFFFC1FF80000000000000000000000000000000000000000000000000000000000000000030DFEFFFFFFFFC3FFFFFFFE003FFFFF1FFC000000000000000000000000000000000000000000000000000000000000000011CF9FFFFFFCFFC3FFFFFFFC0037FFFFC7FE000000000000000000000000000000000000000000000000000000000000078000CF81FFFFF98FC1FFFFFFF0001FFFFF83";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "FE0000000000000000000000000000000000000000000000000000000000001FC0004F803FFFFD0FFFFFFFFFE0003FFFFFE3FE000000000000000000000000000000000000000000000000000000000000FFE300F3901FFFFF8FFFFFFFFFC0003FFFFFE3FE000000000000000000000000000000000000000000000000000000000001FFF3E3FFFC1FFFFEC7FFFFFFFE00001FFFFFFFFF000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF3FFFFF87FFFFFFF800003FFFFFFFFF800000000000000000000000000000000000000000000000000000000003FFF3FFBFFFFFFDFFFFFFFFFE0030001FFEFFFFFFC000000000";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5341w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000003FFF9F98FFE7FFFFFFFFFFFF8003E001FFFFFFFFF80000000000000000000000000000000000000000000000000000000000FFFFDFFC3FFFFFFFFFFFFFFC0003E301FFFFFFFFF80000000000000000000000000000000000000000000000000000000001FFFFF7FE07FFF7FFFFFFFFF00007E301FFFF3FFFFE0000000000000000000000000000000000000000000000000000000001FFFFFC7E067DFFFFFFFFFFE0E00FE701FFFF1FFFFF8000000000000000000000000000000000000000000000000000000003FFFFDFF791FFFFFFFFFFFFC0FFFFC7C1FFFF9FFFFFC00000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "0000000000000000000000000000000000003FFFFFFFFC1FFFFFFFFFFFF807EFFCFE0FFFFFFFFFF8000000000000000000000000000000000000000000000000000000007FFEFFFDFFEFFFFBFFFFFFF807FFFDFC07FFFFFFFFFE000000000000000000000000000000000000000000000000000000007FFFFFFF7FFFFFFFFFFFFFF803FFF9F807FFFFF7FFFFE0000000000000000000000000000000000000000000000000000000FFBFFFFDEA73FFFFFFFFFFF843FFFFF807FFFFE7FFFFF00000000000000000000000000000000000000000000000000000007FFFFFF87EFFFFFFFFFFFFF843FFFFF807FFFFF7FFFFE0000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "0000000000000000000000007FFFFFFFCFFFFDFFFFFFFFF4007FFFF801FFFFF3FFF8000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFF0C07FFFF801FFFFF1FFFF00000000000000000000000000000000000000000000000000000001FFFF9FFFFCFCFBEFFFFFFFF187E7FFFC01FFFFFFFFFFC0000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFC7FFFFFFC019FFFFFFC01FFF9FF9FFFF2000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFEFFFFFE02FFFD3FFE00FFF0FF87F986000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "000000000000FFF3E7FFFCFFFFFBEFFFFE00FFFF3FFE00FFF0FFC7FFD000000000000000000000000000000000000000000000000000000003836DDFFFFFFFFFFF7FFC00FFFFDFFE00FFFEAFE7FFE0000000000000000000000000000000000000000000000000000000091E0C8FEFFFFFFEFFBFF800FFFFFEFF007FFF87E1FFE00000000000000000000000000000000000000000000000000000003F383FE1F9BFFFFF7FF7F009FFFFFC7E007FFF03FDFFFFFC00000000000000000000000000000000000000000000000000001F303FBFFFFF9FFFBFFF0803FFFFFD0E007FFFC3FFFFFFFE0000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5321w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "F8000000000000000000000000000000000000000000007F87F801FF87FFFFFFF0030003FFFFFFFFFC000EFFFE0001FF1F8FBE00000000000000000000000000000000000000000000FFFFFC01FC1FFFFFFFF80000E7FFFFFFFFFE000FFFE601C03FC7F0FFC0000000000000000000000000000000000000000001FFFFFC00FC3FFFFCFFF800E1FFFFFFFFFFFC001FFFE004E39FFF9C1EF8000000000000000000000000000000000000000001FFFFFF80F83FFFF07FFC0007FFFFFFFFFFFC100CFFF80270E7FFE787FC000000000000000000000000000000000000000001FFFFF7F0F87FFFC07FFE0007FFFFFFFFFFFC60CFFFFF9388713C71E07F80000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "0000000000000000000000000000000003FFFFFFF878FFFF807FFE0407FFFFFFFFFFFFC0CFDFF7DFB238BF18780FF00000000000000000000000000000000000000003FFFFFFFCF0FFFF003FFE0007FFFFFFFFFFFFC007FFFFBFFB1C778E1E01FE0000000000000000000000000000000000000007FFFFFFFCF0FFFE003FFE001FFFFFFFFFFFFDE00DFFFFFFFFCF184383801F8000000000000000000000000000000000000007FFFFFFFF74FFFE003FFF001FFFFFFFFFFFFFC09FF7FE7FDFF18E40F0F803FC0000000000000000000000000000000000000FFFFFFFFF05FFFC003FFF001FFFFFFFFFFFFF80DFE7FC73CFF04F007FBC000FFFC0000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "000000000000000000000FFFFFFFFF81FFF9003FFF007FFFFFFFFFFFFF01BFFFFFFFE7F01FC00FFBC0000FE0000000000000000000000000000000001FFFFFFFFF81FFF9003FFF047FFFFFFFFFFFFF36BF7FFFCFFFF00BE0433CF8000000000000000000000000000000000000001FFFFFFFFFC1FFF0003FFEC0FFFFFFFFFFFFFFEC87FFFF87FFFC00F021C7BE000000000000000000000000000000000000001FFFFFFFFFC1FFF0003FFE41FFFFFFFFFFFFFFACE1FFFFBF3FFE06380CF1FFC00000000000000000000000000000000000001FFFFFFFFF803FC7003FFE81FFFFFFFFFFFFFF68CDFFFFFCBFF4079E07FC3FF80000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "000000001FFFFFFFFF801FDE007FFF03FFFFFFFFFFFFFFCC0F07FFDC9FF007EF01FE07FE0000000000000000000000000000000000001FFFFFFFFF802F9E307FFF07FFFFFFFFFFFFFF2C13EFFFFE7FF003E3C07F83FFE000000000000000000000000000000000001FFFFFFFFFC007DC307FFF0FFFFFFFFFFFFFFE2C7F7E7FFF3F2001F1E7FFFE7FFE00000000000000000000000000000000001FFFFFFFFFF000C800FFFE1FFFFFFFFFFFFFF420DFFFFFFBFF00007F3E007F83FFF8800000000000000000000000000000001FFFFFFFFFFC001000FFFE3FFFFFFFEFFFFFF841BFFFCFBCFF00003FCF00078007FFFE0000000000000000000000000000001FFF";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N6
cyclonev_lcell_comb \painter|r~94 (
// Equation(s):
// \painter|r~94_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~94 .extended_lut = "off";
defparam \painter|r~94 .lut_mask = 64'h021346578A9BCEDF;
defparam \painter|r~94 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5311w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "BFFFFFFE002001FFF83FFFFFEFDCFFFFE0003FFFE7FEFA00003FF3C003000003FC0000000000000000000000000000000FFFDFFFFFFE002003FFF87FFFFFBFFFFFFFE0001FFFFBFF4C00001FFDF000400000780000000000000000000000000000000FFFFFFFFFFF000007FFF0FFFFFFBFFFFFFFF8003FFFFFC7E2000007FFF800000000000000000000000000000000000000000FFFFFFFFFFF80001FFFC1FFFFFFFFFFFFFFF800FFFFFFF7B0001C07F7FE00000000000000000000000000000000000000000FFFFFFFFFFFF800013F83FFFFFFFFFFFFFFE000FFFFFDFBF8002103F07FC0000000000000000000000000000000000000000FFFFFEFFFFFF800";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "000007FFFFFFFEFDFFFFF0007FFFBEFCFB000007F807F0000800000000000000000000000000000000001FFFFFEFFFFFF00000000FFFFFFFEFDFFFFFF0004FFFDF7FF9C00001C001FEF0FFE0000000000000000000000000000000001FFFFFFFFFFFFFC000003FFFFFFFD3FFFFFFF800FFFFFDFFFE60000000000781FFF0000000000000000000000000000000003FFFFFFFFFFFFFF80003FFFFFFFC9FFFFFFFF800FFFFFCFDEE300000000001003800000000000000000000000000000000001FFFEFFFFFFFFFFE3007FFFFFFFF9FBFFFFFF800FFFFF9FFE4000000000000400000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFEFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "FFBFFFFFFC01FFFFFDFFF7000000000000280000000000000000000000000000000000001FFFFFFFFF8FFFFFFFFFFFFFFFFFFFFBFFFFFC01FFFFFC7EF98000000000000E0000000000000000000000000000000000001EFFFFFFFE7773FFFFFFFFFFFFFEDFFBFFFFF883FFFF8E76FCC00000100000078000000000000000000000000000000000000E1FFFFFFF1119FFFFFFFFFFFDBCDFFFFFFFF003FFFFCF7FF644000018000001E00000000000000000000000000000000000181FFFF9FF101FFFFFFFFFFDFFBF9FFEFFFFF003FFFFFDFEF720000000000001FC0000000000000000000000000000000000003FFFF3FC1882FFFFFFFFFD9FBFBFFFFFFFE001";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "FFFFBEFFE7808000000000003E000000000000000000000000000000000000FFFFF7FE06023FFFFFFFF17FFFFF6FFFFFE00003FFDFFFFCC040000000000003800000000000000000000000000000000001FFFFFFFF07F3FFF37FFFF3FFDFFFFFFFFFC00001FFC7F9FC00000000000000000000000000000000000000000000000000E7FFFFFFFC0007FFE06FFFF3FFBFFF3FFC7FC00000FFF679F180000000000000000000000000000000000000000000000000F7FFFFFFFE0007FFC00FFFF7F7BFCF6FF87FC0000037F639F8E0000000000000000000000000000000000000000000000008F3FFFFFFFFC007FFC00FFFF3FF7FDEDBF87FE0000003FB9CEC60";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5280w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "FF0000000000000000000000000000000000000000BFFFF83FFFFCEFFFF76641000007D00632479C85EEC803FFFFFE0000FFFD00000000000000000000000000000000000000001FFFFC01F7FCDBFFB1F480000007F00786CFBC83CEC003FDFFFE0000FFF80000000000000000000000000000000000000000CFFFFF00719F9BFFD9F98200000FE00524133883FCC043F63FFFC000007800000000000000000000000000000000000000008F9FBFF075E69FFFF8FE0200000EC008ACD23887FD8043FB8FFFFE0000780000000000000000000000000000000000000000448FDFFA7FF4AFFFF87E0C000039C000EC803807FC0003FDE73FFF8000380000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "000000000000000000000000000000771FA0EFBF20BFFFE01E580004398001B981700DFC0007C4FFDFFFC0000000000000000000000000000000000000000000F81BF7C0EFFF81FFFFC03FC200047B000023C0F0097C001FE27B63FFF7C000000000000000000000000000000000000000006A0FFBF2E7FD03EFFC00CFE40009F6000000C3C0097C003FF11839FFFFFC00000000000000000000000000000000000000004603FFF6E3F807FFF0018FCC0003F408082087C80BFC003FFC9CFFFFFFFC00000000000000000000000000000000000000003730FE7FE3F00FFFC0021FC00003E008182097981FFE003FBE0E7FFFFFFE000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000003F807F0603C0CFFF80041FF40017000810401F381BFA003FBA033FFFDFFF90000000000000000000000000000000000000007FC64FF32643FFFF00180B7C002100007C40037833FB02FFFA103FFFF3FFFC000000000000000000000000000000000000785FFB0FFFB9BEBFFC001003F8000380001480067833DF027FF80CFFFFFFFCFE1E00000000000000000000000000000000007C1F3B9FFE303FFF6000600FB000028000858024F803DE0E7FF9067FFFFFFE3FFE00000000000000000000000000000000001F0E0018021017FC0000800E6400808001898001E803FC8FFFFC871FFFFFFFFFE000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "000C000000098027E00003000C4400818022930004F200F4C7DFE624BFF7FFEFFFF000000000000000000000000000000000000000000000003F80000C00080400010001120400F201F7D3DF20141FFBFEE7FBE00000000000000000000000000000000000000000000000F800001800080801000003300000F202C793DF30080FFFFFFFFFE00000000000000000000000000000000000000000000007C000001000000000200002200000F000871BFF100FCFFFFFFFFFA000000000000000000000000000000000000000800000000000000000000000600004220001EC01869FFF9002FFFFFFFFFFA000000000000000000000000000000000000000800000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5301w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000CF3FFFFFFFFE01FFFC01FFFE37F7DFABBF8FFE0000601FDD67E60000000000000000000000000000000000000000000000038FFFFFFFFFFC037FF001FFF779F59F77679FFC0000000FFCFD81040000000000000000000000000000000000000000000007AFFFFFFFFFFC8FFFF003FFE461F9FE67C7FFF80007C007FE7D8210000000000000000000000000000000000000000000000FFFFFFFFFFFFF803FE017FFFC27F7FECFBFFFF8003FFC03FF37E00F800000000000000000000000000000000000000000000FFFFFFFFFE9FE07FFE00FFFFC36E7F77BF9FFF800FFFF01FFFFB807F0000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "0000000000000000000000000000000000FFFFFFEFFDBF807FFE207FFFC6CEEF779EFFFF06FFFFF88FE71E401FC0000000000000000000000000000000000000000000FFFFFFEFFFFF3C3FFC007FE7CEDFE9F69EFFFF00FFFFFC47E7CF200FC0000000000000000000000000000000000000000027FFFFFFFFFFFFFFFFF8006FE7CCDFDD9C98FFFF01FFFFFF67FCC78807F800000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFF000FFE7CCF6DFB9B8F7FF03FFFFFF33FB63C201FC00000000000000000000000000000000000000007FFFFFFFFFFFFFEF9DE000FFE7D9BF7BB1F8F7FF07FFFFFF91FDF36607FE00000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "000000000000000000007FFFFFFFFFFFFFFB3FE000FFE6F99B7B3F71CFFF0FFFFFFF84FFF7F007F800000000000000000000000000000000000000003FFFFFFFFFFFFFFE7FE000FFE6F933593D719FFF0FFFFFFFC0FF77E983FF80000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFF002FFEC1A721619E19FFE0FFFFFFFF0FDBF80F1FFC00000000000000000000000000000000000000FFFFFFFFFFE7EFC7FF3B885FF4E12229FF1CF1FFE0FFFF07FF27E7FC018FFF0000000000000000000000000000000000000FFFFFFFFFFFFFDFFDFBFF081FFC41247BFF18C3FFE0FFFC07FF07F9F620379F0000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "000001FFFFFFFFFFFFFFFFB77FB0037FC004E7FC9318FFFE07FF002FF8BF9FC203DC00000000000000000000000000000000000003FFFFFFFFFFFFFFFF7EDD2002FFC801EFD89210D3FE07FE003FF8BFDBF023F800000000000000000000000000000000000007FFFFFFFFFFFFFFCFFF999207FFD801CCB19E1037FE07FC003FFC3FE838338000000000000000000000000000000000000007FFFFFFFFFFFFFF1BBF992C07FFD801849384307FFE03F80017FC3FB408000000000000000000000000000000000000000007FFFFFFFFFFFFFFFB7333CC27FFC00185536463FFFE03F80017FC3FD2600200C0000000000000000000000000000000000007FFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5291w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "FFFFFFFFFFC5E6DA47FF4001026365E7FFFF01FC0017FE3FED800DC0F000000000000000000000000000000000000FFFFFFDFFFFFFCF8F8CFD661F7E40000007EDF6FFFF01C00013FE1FF6000620F000000000000000000000000000000000000FFFFFFDFFFFFF0FCF1CDB7CFF7E0000000FC9FDFFFF00CC0013FE1FFA000727F0000000000000000000000000000000000007FFFFFFFFFFFE7FCE31FBB4FFFC0000000ED985FFFFC07C0017FE1FFC0083C7F0000000000000000000000000000000000003FFFFFFFFFFFFFFC8673F2FFFFC4040001E91A7FFFFC0788037FE1FFE40C0E3F0000000000000000000000000000000000001FFFFFFFFFFFFF7FEEF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "3C63FFF800C0001B0187FFFFC0208027FE0FFF60447FF8000000000000000000000000000000000039FFFFFFFFFFFFE6FE7C52C97FF800800013018FFFFFC0008067FE1FFE20007FF800000000000000000000000000000000003FFFFFFFFFFFFFE1FCF2C6F1DBF07D8000060103FFCFF0000047FE1FFE0000FFFC00000000000000000000000000000000003FFFFFFFFFFFFFEFFDDCD9F9DBB0390000040003FFFFF000000FFE1FFF40C05FF800000000000000000000000000000000003FFFFFFFFF8FFEFE7731FFF01020BA000000000FFF77F800003FFE1FFF4001FF80000000000000000000000000000000001FFFFFFFFCFFEFFFA46CC24CC00000F400";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "0000004FFF23F800003FFC1FFF0003FF80000000000000000000000000000000001FFFFFFFFFFFFFCFA47CC4D900000760000000001FFF0FFE00023FFC1FFF80037FC0000000000000000000000000000000007FFFFFFFFFFFFFEFE0C10CB960000460C00000063FFF03FF0000FFF83FF740033FC000000000000000000000000000000000FFFFFFFFFFFFFFF7F382406A400000C0C10000003FFE03FF00007FF03FF100838F8000000000000000000000000000000001FFFFFFFFFFFFF2F9FE82C0C6800001C1C30000007FFC03FF80001FF03FF98001C00000000000000000000000000000000001FFFFFFFFFFFFD0DDF480C59C0000338166400100FFF801";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "FFE0001FE03FFD8000F80000000000000000000000000000000000FFFFFFFFFFFFFFFFC7C18918000076826EC00A00F7FC41FFF00026E03FFB0000400000000000000000000000000000000000FFFFFFCFFFFFFEFF1F80125800005C80CF980200FFF801FFFC0001803FFF00000000000000000000000000000000000000007FFFFFC0FC7F7FFF87F18468000C7801D3822C01FFF801FFFF0003007FFD80000000000000000000000000000000000000007FFFFFF01F9FFF3F89C31840000FFA02D3434C83FDC801FFFFC00000FFFC80000000000000000000000000000000000000003FFFFB7E2FFFE7E7CFE330800003C80612761C83FFC803FFFFF80000FF";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N48
cyclonev_lcell_comb \painter|r~93 (
// Equation(s):
// \painter|r~93_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~93 .extended_lut = "off";
defparam \painter|r~93 .lut_mask = 64'h018945CD23AB67EF;
defparam \painter|r~93 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5256w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "000000000000000000400000220003FB810EE7FF9400FFFFFFFFEE30000000000000000000000000000000000000000000000000000000000000000000002400027B821A25DFDC01FFFFFFFFF47000000000000000000000000000000000000000000000000000000000000000000000240006BE061E2CCFD8C2FFFFFFDFF8E40000000000000000000000000000000000000000000000000000000000000C00000028001DA604167EDFF8EFFFFFFFFFE2F6000000000000000000000000000000000000000000000000000000000000040000406180112400367EDFEFF3FFFFFFF7E3FF00000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000C00004009000120006467DE3FF3FFFFFFFF80FF0000000000000000000000000000000000000000000000000000000000000C000000800009000060E7DFBFF7FFFFFFFFFF7780000000000000000000000000000000000000000000000000000000000004000000800019001000E3C7FFFFFFDFEFFFFFFFC000000000000000000000000000000000000000000000000000000000000000408180001B04300589C7FFFFFFDFFFFFBFFFC000000000000000000000000000000000000000000000000000000000000000008080000926204D89DFDFFFFFDFFF9DFFFFC0000000000000000000000000000000000000000000000000000000000001000090";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "000091EC400F99F7DEDFDFFFFFFFFFFFC00000000000000000000000000000000000000000000000000000000000001000100000A3084008F9B3DDCFCFFFFFF7FFFFC00000000000000000000000000000000000000000000000000000000000008000300001AC808009FDF3F7FFCEFFFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000380001CD810019A7BB377FD67EFFCFFFFC000000000000000000000000000000000000000000000000000000000000000000310001D98100113FBF3F7F7F7FFBC7FFFC0000000000000000000000000000000000000000000000000000000000000000003000005802003B";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "F9BFF36F7FFFFFE7FFF80000000000000000000000000000000000000000000000000000000000000000000800000000021B91BFF767FEFDFE77FFE00000000000000000000000000000000000000000000000000000000000000020000000002004021205FFE7EFFEFBF677FFF00000000000000000000000000000000000000000000000000000000000000060000400002408009027F7EFFFFE3AFF7FFFE00000000000000000000000000000000000000000000000000000000000000000000000000408001067F7CFDFFFFA7FEFFF600000000000000000000000000000000000000000000000000000000000000000000000004E00001006FFEBFFFCFA";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5226w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FF8260FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000270000000FB8070FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBC060F8800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FE0F810000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F603800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F6400000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FBB00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007BB81000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003BDFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003EE78400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E63C000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000000F33E000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC600000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E680000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F3C3800000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F0E000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000001F0E0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FC00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF880000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C4C00000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5246w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "5FFFFE000000000000000000000000000000000000000000000000000000000000000000000000000C00001115DBFFFF79D87FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000080000273FFFDFFFDFDE7FF7F80000000000000000000000000000000000000000000000000000000000000000000000000008200026BA9FFFFF9FFA7FFB980000000000000000000000000000000000000000000000000000000000000000000000000008200024ACB7BFFB9FBBFF88000000000000000000000000000000000000000000000000000000000000000000000000000008400026282EDFFDF7DBFF8000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000004000C000270B2CDCFDFFFFF880000000000000000000000000000000000000000000000000000000000000000000000000004C0080007F8B34DC3FFFFFF880000000000000000000000000000000000000000000000000000000000000000000000000000CE100027F0BB07B37FFFFF80000000000000000000000000000000000000000000000000000000000000000000000000000046000076B83317996FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000022001A6FE6117896FFFFFC0000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "000000000000000000000000000000000000000000000000000000002000027FFE1B3C93FFFFFC20000000000000000000000000000000000000000000000000000000000000000000000000000000000247FFFFBF977FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000800004EFFFFFF977FFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000038800004EFFFFFFF73FFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000390000847FFFFDF8F1FFFFF8000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "0000000000000000000000000000000000000000000010000843BFFFDF8F06FFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000000000008433FFFFFFCE6FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000000000000000433EEFFEFDE47FFFFFC00000000000000000000000000000000000000000000000000000000000000000000000000000000082209DE65DC23FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000C20819FFFC803F800000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5236w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000C20803FFF8D13C001F0000000000000000000000000000000000000000000000000000000000000000000000000000000000C21000FFBBE000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000400C36100DFF96000003000000000000000000000000000000000000000000000000000000000000000000000000000000000008360009FF9800001E000000000000000000000000000000000000000000000000000000000000000000000000000000000008340001FF580107FC000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "0000000000000000000000000083040007FF80C3FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000383040003FF70C7FFC0000000000000000000000000000000000000000000000000000000000000000000000000000000000393058003FF6001FFFE00000000000000000000000000000000000000000000000000000000000000000000000000000000019B218003FFC0C0FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000198418001FFCC783FFF80000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "0000000000000080000100FE8C7C1FFFE000000000000000000000000000000000000000000000000000000000000000000000000000000000C0C801007E9C623FCFC00000000000000000000000000000000000000000000000000000000000000000000000000000000081C800003F9F643FE0000000000000000000000000000000000000000000000000000000000000000000000000000000000001C000003FB74F1FF80000000000000000000000000000000000000000000000000000000000000000000000000000000000018008001FB303867C00000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "000F81F8000FFB01C7C000000000000000000000000000000000000000000000000000000000000000000000000000000000000799F0000FFF707FED80000000000000000000000000000000000000000000000000000000000000000000000000000000000319000007FE1C3FFF800000000000000000000000000000000000000000000000000000000000000000000000000000000001BB000007FF0E1FFE000000000000000000000000000000000000000000000000000000000000000000000000000000000000F9000003FF0061FF00000000000000000000000000000000000000000000000000000000000000000000000000000000000078000001";
// synopsys translate_on

// Location: LABCELL_X43_Y33_N57
cyclonev_lcell_comb \painter|r~92 (
// Equation(s):
// \painter|r~92_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~92 .extended_lut = "off";
defparam \painter|r~92 .lut_mask = 64'h018923AB45CD67EF;
defparam \painter|r~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N0
cyclonev_lcell_comb \painter|r~95 (
// Equation(s):
// \painter|r~95_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( \painter|r~92_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\painter|r~93_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\painter|r~94_combout )) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( \painter|r~92_combout  & ( 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\painter|r~91_combout ) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( !\painter|r~92_combout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\painter|r~93_combout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\painter|r~94_combout )) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( !\painter|r~92_combout  & ( (\painter|r~91_combout  & !\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\painter|r~91_combout ),
	.datab(!\painter|r~94_combout ),
	.datac(!\painter|r~93_combout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\painter|r~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~95 .extended_lut = "off";
defparam \painter|r~95 .lut_mask = 64'h55000F3355FF0F33;
defparam \painter|r~95 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5405w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = "FFFFFFFFFFFC01FFF8FF8FFE0000007FFFF800000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE11FFF1FE1FFE000001FFFFF000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF83FE3FFE000003FFFFC000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FE7FFF000007FFFF8000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07E1FFFF80000FFFFF0100000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = "FFFC07EFFFFFE0001FFFFC01000000000000007F803FFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC0FEFFFFFFFFFFFFFF80F000000000000003F801FFFFFFFFFFFFFFFFFFFFFEFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFEFF00FFFFFFFFFFFFFFFF07F000000000000000E001FFFFFFFFFFFFFFFFFFFFC01FFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FBFFFFFFFFFFFFFC3FF00000000000000000007FFFFFFFFFFFFE7FFFFE001FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFC7FD00000000000000000003FFFFFFFFFFFFC1FFFFE001FFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00F3FFFFF";
// synopsys translate_on

// Location: M10K_X76_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5499w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5539w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5445w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y23_N42
cyclonev_lcell_comb \painter|r~99 (
// Equation(s):
// \painter|r~99_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~99 .extended_lut = "off";
defparam \painter|r~99 .lut_mask = 64'h440C443F770C773F;
defparam \painter|r~99 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5385w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = "0000000000000000000000000000000000000000000001FFFFFFFFFF7FFFFFFF0000000000000000000000000000000001F000000000000000000000000000000000000000000000007FFFFFFFF9FFFFFFFF0000000000000000000000000000000000C000000000000000000000000000000000000000000000000FFFFFFFF7FFFFFFFF000000000000000000000000000000000080000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFF000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = "0000000000000000000000000000000000003FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = "00000000000000000000000000FFFFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFF000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = "00000000000000000007FFFFFFFF0000000000000000000000000000000000F800000000000000000000000000000000000000000000000000000000007FFFFF0000000000000000000000000000000003FC000000003C05C0000000000000000000000000000000000000000000000FFFFF000000000000000000000000000000000FFE000000077E0FF00000000000000000000000000000000000000000000001FFFF000000000000000000000000000000000FFF000C001FFF8FF380010000000000000000000000000000000000000000003FFF000000000000000000000000000000000FFF0006001FFFCFF7CE03800000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5425w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5479w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y20_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5519w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y20_N12
cyclonev_lcell_comb \painter|r~97 (
// Equation(s):
// \painter|r~97_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ))))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q )))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ))))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~97 .extended_lut = "off";
defparam \painter|r~97 .lut_mask = 64'h404C707C434F737F;
defparam \painter|r~97 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5509w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5415w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5374w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = "0000000000001FFF000000000000000000000000000000001FFF0006003FFFFFFFFF038000000000000000000000000000000000000000000FFF000000000000000000000000000000003FFF000380FFFFFFFFFFCFFC01F099000000000000000000000000000000000003FF000000000000000000000000000000003FFF0001FFFFFFFFFFFFFFFEFFFEDD800000000000000000000000000000000001FF000000000000000000000000000000007FFF0001FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000007F000000000000000000000000000000007FFF0000FFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = "001F00000000000000000000000000000000FFFF8780FFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000000000700000000000000000000000000000000FFFFFFF0FFFFFFFFFFFFFFFFFFFFFFFE80000000000000000000000000000000000000000000000000000000000000000001FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFD8000000000000000000000000000000000000000000000000000000000000000001FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000000000000000000000000001FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = "000000000000000000000001FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000000000000000000000000000000000001FFFEFFFFFFFFFFFFFFFFFFFB7FFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000FFF8FFFFFFFFFFFFFFFFFFFF3FFFFFFFFF800000000000000000000000000000000000000000000000000000000000000000FFFEFFFFFFFFFFFFFFFFFFFFAFFFFFFFFF8100000000000000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFC70000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = "0000000000000FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFCF00000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFDFFFFFFFECFFFFFFFDE00000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF93FFFFFFFC00000000000000000000000000000000000000000000000000000000000000001FFFEFFFFFFFFFFFFFFFFFFFFFA17FFFFFF800000000000000000000000000000000000000000000000000000000000000001FFFCBFFFFFFFFFFFFFFFFFFFFE026FFFFFE0000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5468w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N0
cyclonev_lcell_comb \painter|r~96 (
// Equation(s):
// \painter|r~96_combout  = ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # (\ram_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout )) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (\ram_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  & \ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout )) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~96 .extended_lut = "off";
defparam \painter|r~96 .lut_mask = 64'h03CF111103CFDDDD;
defparam \painter|r~96 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5489w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5435w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5395w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = "FFFFFFFE3FFB00000000000000000001FFFFFFFFFFFF007FFFE001FFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFE4FC01F7FFFFFFFFFFFF8FFF700000000000000000000FFFFFFFFFFFE007FFF8003FFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFE007C00FFFFFFFFFFFFFE1FFFF00000000000000000000FFFFFFFFFFFC003FFF000FFFFFE00FFFFFFFFFFFFFFFFFFFFFFFF00007F007FFFFFFFFFFFFCFFFFF000000000000000000007FFFFFFFFFF8003FFF003FFFFFC007FFFFFFFFFFFFFFFFFFFFFE000003F803FFFFFFFFFFFC7FFFFF000000000000000000003FFFFFFFFFF0003FFF007FFFFFC007FFFFFFFFFFFFFFFFFFFFF0000003F803FFFFFFFFFFF0FFFFFF";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = "000000000000000000001FFFFFFFFFC0003FFE00FFFFFFC003FFFFFFFFFFFFFFFFFFFF80000003F003FFFFFFFFFFC3FFFFFF000000000000000000000FFFFFFFFF80003FFE01FFFFFF8003FFFFFFFFFFFFFFFFFFF800000003F803FFFFFFFFFF8FFFFFFF0000000000000000000003FFFFFFFE00003FFC03FFFFFF0001FFFFFFFFFFFFFFFFFFE000000001FC01FFFFFFFFFF9FFFFBFF0000000000000000000001FFFFFFFC00003FFC07FFFFFF0000FFFFFFFFFFFFFFFFFE0000000000FE01FFFFFFFFFCFFFFF7FF0000000000000000000000FFFFFFF800003FFC0FFFFFFE00007FFFFFFFFFFFFFFF800000000000FF00FFFFFFFFF1FFFFEFFF000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = "00000000003FFFFFF000007FF81FFFFFFE00001FFFFFFFFFFFFC000000000000007FF03FFFFFFFC3FFFFDFFF00000000000000000000001FFFFFE000007FF83FFFFFFC00000001FFFFFFFF80000000000000003FFE03FFFFFEFFFFFE7FFF00000000000000000000000FFFFFE000007FF03FFFFFF8000000000000010000000000000000001FFFE03FFFF1FFFFFCFFFF000000000000000000000007FFFFC000007FF07FFFFFF0000000000000000000000000000000001FFFFFF1FF9FFFFFF3FFFF000000000000000000000001FFFFC000007FE07FFFFFF00000000000000000000000000000000007FFFFFF43FFFFFFE7FFFF000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = "FFFF8000003FE07FFFFFE00000000000000000000000000000000003FFFFFFFFFFFFFFCFFFFF0000000000000000000000007FFF8000007FC0FFFFFFE00000000000000000000000000000000001FFFFFFFFFFFFFFBFFFFF0000000000000000000000003FFF0000007F00FFFFFFC00000000000000000000000000000000000FFFFFFFFFFFFFC7FFFFF0000000000000000000000000FFE000000FF00FE1FFF0000000000000000000000000000000000003FFFFFFFFFFFF1FFFFFF00000000000000000000000007F8000000FE0058003C0000000000000000000000000000000000000FFFFFFFFFFFC7FFFFFF0000000000000000000000000000000001FC";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\div|clk_25~q ),
	.clk1(\div|clk_25~q ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|rden_decode_a|w_anode5529w [3]),
	.ena1(gnd),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\painter|pixel_address [12],\painter|pixel_address [11],\painter|pixel_address [10],\painter|pixel_address [9],\painter|pixel_address [8],\painter|pixel_address [7],\painter|pixel_address [6],\painter|pixel_address [5],\painter|pixel_address [4],\painter|pixel_address [3],\painter|pixel_address [2],
\painter|pixel_address [1],\painter|pixel_address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "cat.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fmp2:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "bidir_dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_in_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_first_bit_number = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_depth = 336000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_write_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M20K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N42
cyclonev_lcell_comb \painter|r~98 (
// Equation(s):
// \painter|r~98_combout  = ( \ram_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # ((\ram_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( \ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & 
// (((\ram_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ))) ) ) ) # ( \ram_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( 
// !\ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ) # 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) ) ) ) # ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  & ( !\ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  & ( 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout )))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q  & (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[3]~DUPLICATE_q ),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q ),
	.datac(!\ram_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datad(!\ram_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.datae(!\ram_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.dataf(!\ram_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~98 .extended_lut = "off";
defparam \painter|r~98 .lut_mask = 64'h04268CAE15379DBF;
defparam \painter|r~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N48
cyclonev_lcell_comb \painter|r~100 (
// Equation(s):
// \painter|r~100_combout  = ( \painter|r~96_combout  & ( \painter|r~98_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~97_combout 
// ))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~99_combout ))) ) ) ) # ( !\painter|r~96_combout  & ( \painter|r~98_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\painter|r~97_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q 
// ) # ((\painter|r~99_combout )))) ) ) ) # ( \painter|r~96_combout  & ( !\painter|r~98_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// ((\painter|r~97_combout )))) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\painter|r~99_combout ))) ) ) ) # ( !\painter|r~96_combout  & ( 
// !\painter|r~98_combout  & ( (\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\painter|r~97_combout ))) # 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\painter|r~99_combout )))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\painter|r~99_combout ),
	.datad(!\painter|r~97_combout ),
	.datae(!\painter|r~96_combout ),
	.dataf(!\painter|r~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~100 .extended_lut = "off";
defparam \painter|r~100 .lut_mask = 64'h012389AB4567CDEF;
defparam \painter|r~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y29_N36
cyclonev_lcell_comb \painter|r~103 (
// Equation(s):
// \painter|r~103_combout  = ( \painter|r~95_combout  & ( \painter|r~100_combout  & ( (!\painter|always0~2_combout  & ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ) # 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & \painter|r~102_combout )))) ) ) ) # ( !\painter|r~95_combout  & ( \painter|r~100_combout  & ( (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & \painter|r~102_combout )) # (\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q )))) ) ) ) # ( \painter|r~95_combout  & ( !\painter|r~100_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\painter|always0~2_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ) # (\painter|r~102_combout )))) ) ) ) # ( !\painter|r~95_combout  & ( !\painter|r~100_combout  & ( (!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// (\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q  & (!\painter|always0~2_combout  & \painter|r~102_combout ))) ) ) )

	.dataa(!\ram_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(!\ram_inst|altsyncram_component|auto_generated|address_reg_a[5]~DUPLICATE_q ),
	.datac(!\painter|always0~2_combout ),
	.datad(!\painter|r~102_combout ),
	.datae(!\painter|r~95_combout ),
	.dataf(!\painter|r~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\painter|r~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \painter|r~103 .extended_lut = "off";
defparam \painter|r~103 .lut_mask = 64'h002080A04060C0E0;
defparam \painter|r~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y29_N16
dffeas \painter|r[7] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|r[7] .is_wysiwyg = "true";
defparam \painter|r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N52
dffeas \painter|g[0] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[0] .is_wysiwyg = "true";
defparam \painter|g[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N32
dffeas \painter|g[1] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[1] .is_wysiwyg = "true";
defparam \painter|g[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N37
dffeas \painter|g[2] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[2] .is_wysiwyg = "true";
defparam \painter|g[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N46
dffeas \painter|g[3] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~51_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [3]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[3] .is_wysiwyg = "true";
defparam \painter|g[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N34
dffeas \painter|g[4] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~64_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [4]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[4] .is_wysiwyg = "true";
defparam \painter|g[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N46
dffeas \painter|g[5] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [5]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[5] .is_wysiwyg = "true";
defparam \painter|g[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N34
dffeas \painter|g[6] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [6]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[6] .is_wysiwyg = "true";
defparam \painter|g[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N58
dffeas \painter|g[7] (
	.clk(\div|clk_25~q ),
	.d(gnd),
	.asdata(\painter|r~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|g [7]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|g[7] .is_wysiwyg = "true";
defparam \painter|g[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N50
dffeas \painter|b[0] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[0] .is_wysiwyg = "true";
defparam \painter|b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N8
dffeas \painter|b[1] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[1] .is_wysiwyg = "true";
defparam \painter|b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N17
dffeas \painter|b[2] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[2] .is_wysiwyg = "true";
defparam \painter|b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y29_N44
dffeas \painter|b[3] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[3] .is_wysiwyg = "true";
defparam \painter|b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N55
dffeas \painter|b[4] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[4] .is_wysiwyg = "true";
defparam \painter|b[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N43
dffeas \painter|b[5] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[5] .is_wysiwyg = "true";
defparam \painter|b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y37_N38
dffeas \painter|b[6] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [6]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[6] .is_wysiwyg = "true";
defparam \painter|b[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N37
dffeas \painter|b[7] (
	.clk(\div|clk_25~q ),
	.d(\painter|r~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\painter|b [7]),
	.prn(vcc));
// synopsys translate_off
defparam \painter|b[7] .is_wysiwyg = "true";
defparam \painter|b[7] .power_up = "low";
// synopsys translate_on

endmodule
