strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5f8d096bd0>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5f8d0e3890>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f8d0e3ed0>",
		fillcolor=firebrick,
		label="19:NS
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f8d0e3ed0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "19:NS"	[cond="['q']",
		label="(q == 12)",
		lineno=18];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f8d0f1550>",
		fillcolor=firebrick,
		label="21:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f8d0f1550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "21:NS"	[cond="['q']",
		label="!((q == 12))",
		lineno=18];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f5f8d1750d0>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f5f8d096810>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "17:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"15:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f8d096910>",
		fillcolor=firebrick,
		label="15:NS
q <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f5f8d096910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:IF" -> "15:NS"	[cond="['reset']",
		label=reset,
		lineno=14];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"19:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"15:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f5f8d0e33d0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"12:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "12:AL";
	"21:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
}
