verilog work "clockDiv_1Hz.v"
verilog work "Testbench_clockDiv_1Hz.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
