#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2078c80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2078e10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x206a2d0 .functor NOT 1, L_0x20d52c0, C4<0>, C4<0>, C4<0>;
L_0x20d50a0 .functor XOR 2, L_0x20d4f40, L_0x20d5000, C4<00>, C4<00>;
L_0x20d51b0 .functor XOR 2, L_0x20d50a0, L_0x20d5110, C4<00>, C4<00>;
v0x20ccef0_0 .net *"_ivl_10", 1 0, L_0x20d5110;  1 drivers
v0x20ccff0_0 .net *"_ivl_12", 1 0, L_0x20d51b0;  1 drivers
v0x20cd0d0_0 .net *"_ivl_2", 1 0, L_0x20d0210;  1 drivers
v0x20cd190_0 .net *"_ivl_4", 1 0, L_0x20d4f40;  1 drivers
v0x20cd270_0 .net *"_ivl_6", 1 0, L_0x20d5000;  1 drivers
v0x20cd3a0_0 .net *"_ivl_8", 1 0, L_0x20d50a0;  1 drivers
v0x20cd480_0 .net "a", 0 0, v0x20c7c90_0;  1 drivers
v0x20cd520_0 .net "b", 0 0, v0x20c7d30_0;  1 drivers
v0x20cd5c0_0 .net "c", 0 0, v0x20c7dd0_0;  1 drivers
v0x20cd660_0 .var "clk", 0 0;
v0x20cd700_0 .net "d", 0 0, v0x20c7f10_0;  1 drivers
v0x20cd7a0_0 .net "out_pos_dut", 0 0, L_0x20d4de0;  1 drivers
v0x20cd840_0 .net "out_pos_ref", 0 0, L_0x20ced70;  1 drivers
v0x20cd8e0_0 .net "out_sop_dut", 0 0, L_0x20d2110;  1 drivers
v0x20cd980_0 .net "out_sop_ref", 0 0, L_0x20a2440;  1 drivers
v0x20cda20_0 .var/2u "stats1", 223 0;
v0x20cdac0_0 .var/2u "strobe", 0 0;
v0x20cdb60_0 .net "tb_match", 0 0, L_0x20d52c0;  1 drivers
v0x20cdc30_0 .net "tb_mismatch", 0 0, L_0x206a2d0;  1 drivers
v0x20cdcd0_0 .net "wavedrom_enable", 0 0, v0x20c81e0_0;  1 drivers
v0x20cdda0_0 .net "wavedrom_title", 511 0, v0x20c8280_0;  1 drivers
L_0x20d0210 .concat [ 1 1 0 0], L_0x20ced70, L_0x20a2440;
L_0x20d4f40 .concat [ 1 1 0 0], L_0x20ced70, L_0x20a2440;
L_0x20d5000 .concat [ 1 1 0 0], L_0x20d4de0, L_0x20d2110;
L_0x20d5110 .concat [ 1 1 0 0], L_0x20ced70, L_0x20a2440;
L_0x20d52c0 .cmp/eeq 2, L_0x20d0210, L_0x20d51b0;
S_0x2078fa0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x2078e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x206a6b0 .functor AND 1, v0x20c7dd0_0, v0x20c7f10_0, C4<1>, C4<1>;
L_0x206aa90 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x206ae70 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x206b0f0 .functor AND 1, L_0x206aa90, L_0x206ae70, C4<1>, C4<1>;
L_0x2083920 .functor AND 1, L_0x206b0f0, v0x20c7dd0_0, C4<1>, C4<1>;
L_0x20a2440 .functor OR 1, L_0x206a6b0, L_0x2083920, C4<0>, C4<0>;
L_0x20ce1f0 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20ce260 .functor OR 1, L_0x20ce1f0, v0x20c7f10_0, C4<0>, C4<0>;
L_0x20ce370 .functor AND 1, v0x20c7dd0_0, L_0x20ce260, C4<1>, C4<1>;
L_0x20ce430 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x20ce500 .functor OR 1, L_0x20ce430, v0x20c7d30_0, C4<0>, C4<0>;
L_0x20ce570 .functor AND 1, L_0x20ce370, L_0x20ce500, C4<1>, C4<1>;
L_0x20ce6f0 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20ce760 .functor OR 1, L_0x20ce6f0, v0x20c7f10_0, C4<0>, C4<0>;
L_0x20ce680 .functor AND 1, v0x20c7dd0_0, L_0x20ce760, C4<1>, C4<1>;
L_0x20ce8f0 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x20ce9f0 .functor OR 1, L_0x20ce8f0, v0x20c7f10_0, C4<0>, C4<0>;
L_0x20ceab0 .functor AND 1, L_0x20ce680, L_0x20ce9f0, C4<1>, C4<1>;
L_0x20cec60 .functor XNOR 1, L_0x20ce570, L_0x20ceab0, C4<0>, C4<0>;
v0x2069c00_0 .net *"_ivl_0", 0 0, L_0x206a6b0;  1 drivers
v0x206a000_0 .net *"_ivl_12", 0 0, L_0x20ce1f0;  1 drivers
v0x206a3e0_0 .net *"_ivl_14", 0 0, L_0x20ce260;  1 drivers
v0x206a7c0_0 .net *"_ivl_16", 0 0, L_0x20ce370;  1 drivers
v0x206aba0_0 .net *"_ivl_18", 0 0, L_0x20ce430;  1 drivers
v0x206af80_0 .net *"_ivl_2", 0 0, L_0x206aa90;  1 drivers
v0x206b200_0 .net *"_ivl_20", 0 0, L_0x20ce500;  1 drivers
v0x20c6200_0 .net *"_ivl_24", 0 0, L_0x20ce6f0;  1 drivers
v0x20c62e0_0 .net *"_ivl_26", 0 0, L_0x20ce760;  1 drivers
v0x20c63c0_0 .net *"_ivl_28", 0 0, L_0x20ce680;  1 drivers
v0x20c64a0_0 .net *"_ivl_30", 0 0, L_0x20ce8f0;  1 drivers
v0x20c6580_0 .net *"_ivl_32", 0 0, L_0x20ce9f0;  1 drivers
v0x20c6660_0 .net *"_ivl_36", 0 0, L_0x20cec60;  1 drivers
L_0x7faf8a689018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20c6720_0 .net *"_ivl_38", 0 0, L_0x7faf8a689018;  1 drivers
v0x20c6800_0 .net *"_ivl_4", 0 0, L_0x206ae70;  1 drivers
v0x20c68e0_0 .net *"_ivl_6", 0 0, L_0x206b0f0;  1 drivers
v0x20c69c0_0 .net *"_ivl_8", 0 0, L_0x2083920;  1 drivers
v0x20c6aa0_0 .net "a", 0 0, v0x20c7c90_0;  alias, 1 drivers
v0x20c6b60_0 .net "b", 0 0, v0x20c7d30_0;  alias, 1 drivers
v0x20c6c20_0 .net "c", 0 0, v0x20c7dd0_0;  alias, 1 drivers
v0x20c6ce0_0 .net "d", 0 0, v0x20c7f10_0;  alias, 1 drivers
v0x20c6da0_0 .net "out_pos", 0 0, L_0x20ced70;  alias, 1 drivers
v0x20c6e60_0 .net "out_sop", 0 0, L_0x20a2440;  alias, 1 drivers
v0x20c6f20_0 .net "pos0", 0 0, L_0x20ce570;  1 drivers
v0x20c6fe0_0 .net "pos1", 0 0, L_0x20ceab0;  1 drivers
L_0x20ced70 .functor MUXZ 1, L_0x7faf8a689018, L_0x20ce570, L_0x20cec60, C4<>;
S_0x20c7160 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x2078e10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20c7c90_0 .var "a", 0 0;
v0x20c7d30_0 .var "b", 0 0;
v0x20c7dd0_0 .var "c", 0 0;
v0x20c7e70_0 .net "clk", 0 0, v0x20cd660_0;  1 drivers
v0x20c7f10_0 .var "d", 0 0;
v0x20c8000_0 .var/2u "fail", 0 0;
v0x20c80a0_0 .var/2u "fail1", 0 0;
v0x20c8140_0 .net "tb_match", 0 0, L_0x20d52c0;  alias, 1 drivers
v0x20c81e0_0 .var "wavedrom_enable", 0 0;
v0x20c8280_0 .var "wavedrom_title", 511 0;
E_0x20775f0/0 .event negedge, v0x20c7e70_0;
E_0x20775f0/1 .event posedge, v0x20c7e70_0;
E_0x20775f0 .event/or E_0x20775f0/0, E_0x20775f0/1;
S_0x20c7490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20c7160;
 .timescale -12 -12;
v0x20c76d0_0 .var/2s "i", 31 0;
E_0x2077490 .event posedge, v0x20c7e70_0;
S_0x20c77d0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20c7160;
 .timescale -12 -12;
v0x20c79d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20c7ab0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20c7160;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20c8460 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x2078e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20cef20 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20cf0c0 .functor AND 1, v0x20c7c90_0, L_0x20cef20, C4<1>, C4<1>;
L_0x20cf1a0 .functor NOT 1, v0x20c7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x20cf320 .functor AND 1, L_0x20cf0c0, L_0x20cf1a0, C4<1>, C4<1>;
L_0x20cf460 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20cf5e0 .functor AND 1, L_0x20cf320, L_0x20cf460, C4<1>, C4<1>;
L_0x20cf730 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x20cf8b0 .functor AND 1, L_0x20cf730, v0x20c7d30_0, C4<1>, C4<1>;
L_0x20cf9c0 .functor NOT 1, v0x20c7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x20cfa30 .functor AND 1, L_0x20cf8b0, L_0x20cf9c0, C4<1>, C4<1>;
L_0x20cfba0 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20cfc10 .functor AND 1, L_0x20cfa30, L_0x20cfba0, C4<1>, C4<1>;
L_0x20cfd40 .functor OR 1, L_0x20cf5e0, L_0x20cfc10, C4<0>, C4<0>;
L_0x20cfe50 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x20cfcd0 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20cff40 .functor AND 1, L_0x20cfe50, L_0x20cfcd0, C4<1>, C4<1>;
L_0x20d00e0 .functor AND 1, L_0x20cff40, v0x20c7dd0_0, C4<1>, C4<1>;
L_0x20d01a0 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20d02b0 .functor AND 1, L_0x20d00e0, L_0x20d01a0, C4<1>, C4<1>;
L_0x20d03c0 .functor OR 1, L_0x20cfd40, L_0x20d02b0, C4<0>, C4<0>;
L_0x20d0580 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d05f0 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20d0720 .functor AND 1, L_0x20d0580, L_0x20d05f0, C4<1>, C4<1>;
L_0x20d0830 .functor NOT 1, v0x20c7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x20d0970 .functor AND 1, L_0x20d0720, L_0x20d0830, C4<1>, C4<1>;
L_0x20d0a80 .functor AND 1, L_0x20d0970, v0x20c7f10_0, C4<1>, C4<1>;
L_0x20d0c20 .functor OR 1, L_0x20d03c0, L_0x20d0a80, C4<0>, C4<0>;
L_0x20d0d30 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d0e90 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20d0f00 .functor AND 1, L_0x20d0d30, L_0x20d0e90, C4<1>, C4<1>;
L_0x20d1110 .functor NOT 1, v0x20c7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x20d1180 .functor AND 1, L_0x20d0f00, L_0x20d1110, C4<1>, C4<1>;
L_0x20d13a0 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20d1410 .functor AND 1, L_0x20d1180, L_0x20d13a0, C4<1>, C4<1>;
L_0x20d1640 .functor OR 1, L_0x20d0c20, L_0x20d1410, C4<0>, C4<0>;
L_0x20d1750 .functor AND 1, v0x20c7c90_0, v0x20c7d30_0, C4<1>, C4<1>;
L_0x20d18f0 .functor AND 1, L_0x20d1750, v0x20c7dd0_0, C4<1>, C4<1>;
L_0x20d19b0 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20d17c0 .functor AND 1, L_0x20d18f0, L_0x20d19b0, C4<1>, C4<1>;
L_0x20d1b60 .functor OR 1, L_0x20d1640, L_0x20d17c0, C4<0>, C4<0>;
L_0x20d1dc0 .functor AND 1, v0x20c7c90_0, v0x20c7d30_0, C4<1>, C4<1>;
L_0x20d1e30 .functor AND 1, L_0x20d1dc0, v0x20c7dd0_0, C4<1>, C4<1>;
L_0x20d2050 .functor AND 1, L_0x20d1e30, v0x20c7f10_0, C4<1>, C4<1>;
L_0x20d2110 .functor OR 1, L_0x20d1b60, L_0x20d2050, C4<0>, C4<0>;
L_0x20d23e0 .functor NOT 1, v0x20c7c90_0, C4<0>, C4<0>, C4<0>;
L_0x20d2450 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20d2640 .functor OR 1, L_0x20d23e0, L_0x20d2450, C4<0>, C4<0>;
L_0x20d2750 .functor OR 1, L_0x20d2640, v0x20c7dd0_0, C4<0>, C4<0>;
L_0x20d29a0 .functor OR 1, L_0x20d2750, v0x20c7f10_0, C4<0>, C4<0>;
L_0x20d2a60 .functor NOT 1, v0x20c7d30_0, C4<0>, C4<0>, C4<0>;
L_0x20d2c70 .functor OR 1, v0x20c7c90_0, L_0x20d2a60, C4<0>, C4<0>;
L_0x20d2d30 .functor NOT 1, v0x20c7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3160 .functor OR 1, L_0x20d2c70, L_0x20d2d30, C4<0>, C4<0>;
L_0x20d3270 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20d36b0 .functor OR 1, L_0x20d3160, L_0x20d3270, C4<0>, C4<0>;
L_0x20d37c0 .functor AND 1, L_0x20d29a0, L_0x20d36b0, C4<1>, C4<1>;
L_0x20d3aa0 .functor OR 1, v0x20c7c90_0, v0x20c7d30_0, C4<0>, C4<0>;
L_0x20d3d20 .functor NOT 1, v0x20c7dd0_0, C4<0>, C4<0>, C4<0>;
L_0x20d3f70 .functor OR 1, L_0x20d3aa0, L_0x20d3d20, C4<0>, C4<0>;
L_0x20d4080 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20d42e0 .functor OR 1, L_0x20d3f70, L_0x20d4080, C4<0>, C4<0>;
L_0x20d43f0 .functor AND 1, L_0x20d37c0, L_0x20d42e0, C4<1>, C4<1>;
L_0x20d4700 .functor OR 1, v0x20c7c90_0, v0x20c7d30_0, C4<0>, C4<0>;
L_0x20d4770 .functor OR 1, L_0x20d4700, v0x20c7dd0_0, C4<0>, C4<0>;
L_0x20d4a40 .functor NOT 1, v0x20c7f10_0, C4<0>, C4<0>, C4<0>;
L_0x20d4ab0 .functor OR 1, L_0x20d4770, L_0x20d4a40, C4<0>, C4<0>;
L_0x20d4de0 .functor AND 1, L_0x20d43f0, L_0x20d4ab0, C4<1>, C4<1>;
v0x20c8620_0 .net *"_ivl_0", 0 0, L_0x20cef20;  1 drivers
v0x20c8700_0 .net *"_ivl_10", 0 0, L_0x20cf5e0;  1 drivers
v0x20c87e0_0 .net *"_ivl_100", 0 0, L_0x20d2c70;  1 drivers
v0x20c88d0_0 .net *"_ivl_102", 0 0, L_0x20d2d30;  1 drivers
v0x20c89b0_0 .net *"_ivl_104", 0 0, L_0x20d3160;  1 drivers
v0x20c8ae0_0 .net *"_ivl_106", 0 0, L_0x20d3270;  1 drivers
v0x20c8bc0_0 .net *"_ivl_108", 0 0, L_0x20d36b0;  1 drivers
v0x20c8ca0_0 .net *"_ivl_110", 0 0, L_0x20d37c0;  1 drivers
v0x20c8d80_0 .net *"_ivl_112", 0 0, L_0x20d3aa0;  1 drivers
v0x20c8ef0_0 .net *"_ivl_114", 0 0, L_0x20d3d20;  1 drivers
v0x20c8fd0_0 .net *"_ivl_116", 0 0, L_0x20d3f70;  1 drivers
v0x20c90b0_0 .net *"_ivl_118", 0 0, L_0x20d4080;  1 drivers
v0x20c9190_0 .net *"_ivl_12", 0 0, L_0x20cf730;  1 drivers
v0x20c9270_0 .net *"_ivl_120", 0 0, L_0x20d42e0;  1 drivers
v0x20c9350_0 .net *"_ivl_122", 0 0, L_0x20d43f0;  1 drivers
v0x20c9430_0 .net *"_ivl_124", 0 0, L_0x20d4700;  1 drivers
v0x20c9510_0 .net *"_ivl_126", 0 0, L_0x20d4770;  1 drivers
v0x20c9700_0 .net *"_ivl_128", 0 0, L_0x20d4a40;  1 drivers
v0x20c97e0_0 .net *"_ivl_130", 0 0, L_0x20d4ab0;  1 drivers
v0x20c98c0_0 .net *"_ivl_14", 0 0, L_0x20cf8b0;  1 drivers
v0x20c99a0_0 .net *"_ivl_16", 0 0, L_0x20cf9c0;  1 drivers
v0x20c9a80_0 .net *"_ivl_18", 0 0, L_0x20cfa30;  1 drivers
v0x20c9b60_0 .net *"_ivl_2", 0 0, L_0x20cf0c0;  1 drivers
v0x20c9c40_0 .net *"_ivl_20", 0 0, L_0x20cfba0;  1 drivers
v0x20c9d20_0 .net *"_ivl_22", 0 0, L_0x20cfc10;  1 drivers
v0x20c9e00_0 .net *"_ivl_24", 0 0, L_0x20cfd40;  1 drivers
v0x20c9ee0_0 .net *"_ivl_26", 0 0, L_0x20cfe50;  1 drivers
v0x20c9fc0_0 .net *"_ivl_28", 0 0, L_0x20cfcd0;  1 drivers
v0x20ca0a0_0 .net *"_ivl_30", 0 0, L_0x20cff40;  1 drivers
v0x20ca180_0 .net *"_ivl_32", 0 0, L_0x20d00e0;  1 drivers
v0x20ca260_0 .net *"_ivl_34", 0 0, L_0x20d01a0;  1 drivers
v0x20ca340_0 .net *"_ivl_36", 0 0, L_0x20d02b0;  1 drivers
v0x20ca420_0 .net *"_ivl_38", 0 0, L_0x20d03c0;  1 drivers
v0x20ca710_0 .net *"_ivl_4", 0 0, L_0x20cf1a0;  1 drivers
v0x20ca7f0_0 .net *"_ivl_40", 0 0, L_0x20d0580;  1 drivers
v0x20ca8d0_0 .net *"_ivl_42", 0 0, L_0x20d05f0;  1 drivers
v0x20ca9b0_0 .net *"_ivl_44", 0 0, L_0x20d0720;  1 drivers
v0x20caa90_0 .net *"_ivl_46", 0 0, L_0x20d0830;  1 drivers
v0x20cab70_0 .net *"_ivl_48", 0 0, L_0x20d0970;  1 drivers
v0x20cac50_0 .net *"_ivl_50", 0 0, L_0x20d0a80;  1 drivers
v0x20cad30_0 .net *"_ivl_52", 0 0, L_0x20d0c20;  1 drivers
v0x20cae10_0 .net *"_ivl_54", 0 0, L_0x20d0d30;  1 drivers
v0x20caef0_0 .net *"_ivl_56", 0 0, L_0x20d0e90;  1 drivers
v0x20cafd0_0 .net *"_ivl_58", 0 0, L_0x20d0f00;  1 drivers
v0x20cb0b0_0 .net *"_ivl_6", 0 0, L_0x20cf320;  1 drivers
v0x20cb190_0 .net *"_ivl_60", 0 0, L_0x20d1110;  1 drivers
v0x20cb270_0 .net *"_ivl_62", 0 0, L_0x20d1180;  1 drivers
v0x20cb350_0 .net *"_ivl_64", 0 0, L_0x20d13a0;  1 drivers
v0x20cb430_0 .net *"_ivl_66", 0 0, L_0x20d1410;  1 drivers
v0x20cb510_0 .net *"_ivl_68", 0 0, L_0x20d1640;  1 drivers
v0x20cb5f0_0 .net *"_ivl_70", 0 0, L_0x20d1750;  1 drivers
v0x20cb6d0_0 .net *"_ivl_72", 0 0, L_0x20d18f0;  1 drivers
v0x20cb7b0_0 .net *"_ivl_74", 0 0, L_0x20d19b0;  1 drivers
v0x20cb890_0 .net *"_ivl_76", 0 0, L_0x20d17c0;  1 drivers
v0x20cb970_0 .net *"_ivl_78", 0 0, L_0x20d1b60;  1 drivers
v0x20cba50_0 .net *"_ivl_8", 0 0, L_0x20cf460;  1 drivers
v0x20cbb30_0 .net *"_ivl_80", 0 0, L_0x20d1dc0;  1 drivers
v0x20cbc10_0 .net *"_ivl_82", 0 0, L_0x20d1e30;  1 drivers
v0x20cbcf0_0 .net *"_ivl_84", 0 0, L_0x20d2050;  1 drivers
v0x20cbdd0_0 .net *"_ivl_88", 0 0, L_0x20d23e0;  1 drivers
v0x20cbeb0_0 .net *"_ivl_90", 0 0, L_0x20d2450;  1 drivers
v0x20cbf90_0 .net *"_ivl_92", 0 0, L_0x20d2640;  1 drivers
v0x20cc070_0 .net *"_ivl_94", 0 0, L_0x20d2750;  1 drivers
v0x20cc150_0 .net *"_ivl_96", 0 0, L_0x20d29a0;  1 drivers
v0x20cc230_0 .net *"_ivl_98", 0 0, L_0x20d2a60;  1 drivers
v0x20cc720_0 .net "a", 0 0, v0x20c7c90_0;  alias, 1 drivers
v0x20cc7c0_0 .net "b", 0 0, v0x20c7d30_0;  alias, 1 drivers
v0x20cc8b0_0 .net "c", 0 0, v0x20c7dd0_0;  alias, 1 drivers
v0x20cc9a0_0 .net "d", 0 0, v0x20c7f10_0;  alias, 1 drivers
v0x20cca90_0 .net "out_pos", 0 0, L_0x20d4de0;  alias, 1 drivers
v0x20ccb50_0 .net "out_sop", 0 0, L_0x20d2110;  alias, 1 drivers
S_0x20cccd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x2078e10;
 .timescale -12 -12;
E_0x205f9f0 .event anyedge, v0x20cdac0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20cdac0_0;
    %nor/r;
    %assign/vec4 v0x20cdac0_0, 0;
    %wait E_0x205f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20c7160;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c8000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20c80a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20c7160;
T_4 ;
    %wait E_0x20775f0;
    %load/vec4 v0x20c8140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20c8000_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20c7160;
T_5 ;
    %wait E_0x2077490;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %wait E_0x2077490;
    %load/vec4 v0x20c8000_0;
    %store/vec4 v0x20c80a0_0, 0, 1;
    %fork t_1, S_0x20c7490;
    %jmp t_0;
    .scope S_0x20c7490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20c76d0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20c76d0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2077490;
    %load/vec4 v0x20c76d0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20c76d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20c76d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20c7160;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20775f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20c7f10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7dd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20c7d30_0, 0;
    %assign/vec4 v0x20c7c90_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20c8000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20c80a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2078e10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cd660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20cdac0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x2078e10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20cd660_0;
    %inv;
    %store/vec4 v0x20cd660_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x2078e10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20c7e70_0, v0x20cdc30_0, v0x20cd480_0, v0x20cd520_0, v0x20cd5c0_0, v0x20cd700_0, v0x20cd980_0, v0x20cd8e0_0, v0x20cd840_0, v0x20cd7a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x2078e10;
T_9 ;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x2078e10;
T_10 ;
    %wait E_0x20775f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cda20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cda20_0, 4, 32;
    %load/vec4 v0x20cdb60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cda20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20cda20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cda20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20cd980_0;
    %load/vec4 v0x20cd980_0;
    %load/vec4 v0x20cd8e0_0;
    %xor;
    %load/vec4 v0x20cd980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cda20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cda20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20cd840_0;
    %load/vec4 v0x20cd840_0;
    %load/vec4 v0x20cd7a0_0;
    %xor;
    %load/vec4 v0x20cd840_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cda20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20cda20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20cda20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth5/human/ece241_2013_q2/iter0/response0/top_module.sv";
