Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:30:06 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postlogopt_timing_min.rpt
| Design       : paj_boundtop_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data7_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data7_reg[9]/Q
                         net (fo=1, unplaced)         0.069     0.683    st/data7[9]
                                                                      r  st/peeklatch[100]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[100]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[100]
                         FDRE                                         r  peeklatch_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[100]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[100]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data7_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data7_reg[10]/Q
                         net (fo=1, unplaced)         0.069     0.683    st/data7[10]
                                                                      r  st/peeklatch[101]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[101]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[101]
                         FDRE                                         r  peeklatch_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[101]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[101]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data7_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data7_reg[11]/Q
                         net (fo=1, unplaced)         0.069     0.683    st/data7[11]
                                                                      r  st/peeklatch[102]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[102]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[102]
                         FDRE                                         r  peeklatch_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[102]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data7_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data7_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data7_reg[12]/Q
                         net (fo=1, unplaced)         0.069     0.683    st/data7[12]
                                                                      r  st/peeklatch[103]_i_2/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[103]_i_2/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[103]
                         FDRE                                         r  peeklatch_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[103]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[103]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data0_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data0_reg[10]/Q
                         net (fo=2, unplaced)         0.069     0.683    st/data0[10]
                                                                      r  st/peeklatch[10]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[10]
                         FDRE                                         r  peeklatch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[10]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data0_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data0_reg[11]/Q
                         net (fo=2, unplaced)         0.069     0.683    st/data0[11]
                                                                      r  st/peeklatch[11]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[11]
                         FDRE                                         r  peeklatch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[11]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data0_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data0_reg[12]/Q
                         net (fo=2, unplaced)         0.069     0.683    st/data0[12]
                                                                      r  st/peeklatch[12]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[12]
                         FDRE                                         r  peeklatch_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[12]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data1_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data1_reg[3]/Q
                         net (fo=2, unplaced)         0.069     0.683    st/O15[0]
                                                                      r  st/peeklatch[16]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[16]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[16]
                         FDRE                                         r  peeklatch_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[16]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data1_reg[4]/Q
                         net (fo=2, unplaced)         0.069     0.683    st/O15[1]
                                                                      r  st/peeklatch[17]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[17]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[17]
                         FDRE                                         r  peeklatch_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[17]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 st/data1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            peeklatch_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.799ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.219     0.219 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.219    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.219 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.157     0.377    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.404 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.157     0.561    st/tm3_clk_v0_IBUF_BUFG
                                                                      r  st/data1_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.052     0.613 r  st/data1_reg[5]/Q
                         net (fo=2, unplaced)         0.069     0.683    st/O15[2]
                                                                      r  st/peeklatch[18]_i_1/I1
                         LUT2 (Prop_LUT2_I1_O)        0.015     0.698 r  st/peeklatch[18]_i_1/O
                         net (fo=1, unplaced)         0.000     0.698    peekdata[18]
                         FDRE                                         r  peeklatch_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
                                                                      r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.437     0.437 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.437    tm3_clk_v0_IBUF_inst/OUT
                                                                      r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.437 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.166     0.603    tm3_clk_v0_IBUF
                                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.634 r  tm3_clk_v0_IBUF_BUFG_inst/O
                         net (fo=1487, unplaced)      0.166     0.799    tm3_clk_v0_IBUF_BUFG
                                                                      r  peeklatch_reg[18]/C
                         clock pessimism             -0.230     0.570    
                         FDRE (Hold_FDRE_C_D)         0.056     0.626    peeklatch_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.072    




