strict digraph "compose( ,  )" {
	node [label="\N"];
	"9:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fc78a3a33d0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="9:AS
out[0] = sel & b[0] | !sel & a[0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sel', 'b', 'sel', 'a']"];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fc78a3c6510>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out[3] = sel & b[3] | !sel & a[3];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sel', 'b', 'sel', 'a']"];
	"11:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fc78a3a6f50>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="11:AS
out[2] = sel & b[2] | !sel & a[2];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sel', 'b', 'sel', 'a']"];
	"13:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fc78a258990>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="13:AS
out[4] = sel & b[4] | !sel & a[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sel', 'b', 'sel', 'a']"];
	"10:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fc78a3b1250>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="10:AS
out[1] = sel & b[1] | !sel & a[1];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['sel', 'b', 'sel', 'a']"];
}
