

================================================================
== Vitis HLS Report for 'dense_Pipeline_dense_for_flat'
================================================================
* Date:           Tue Dec 17 23:49:05 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1971|     1971|  19.710 us|  19.710 us|  1971|  1971|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_for_flat  |     1969|     1969|        20|         10|          1|   196|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 1
  Pipeline-0 : II = 10, D = 20, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [CNN/src/dense.cpp:39]   --->   Operation 23 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mul_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul"   --->   Operation 25 'read' 'mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.14ns)   --->   "%store_ln39 = store i8 0, i8 %i" [CNN/src/dense.cpp:39]   --->   Operation 26 'store' 'store_ln39' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_43_1"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [CNN/src/dense.cpp:39]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.62ns)   --->   "%icmp_ln39 = icmp_eq  i8 %i_1, i8 196" [CNN/src/dense.cpp:39]   --->   Operation 29 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.62ns)   --->   "%add_ln39 = add i8 %i_1, i8 1" [CNN/src/dense.cpp:39]   --->   Operation 30 'add' 'add_ln39' <Predicate = true> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %VITIS_LOOP_43_1.split, void %for.inc20.preheader.exitStub" [CNN/src/dense.cpp:39]   --->   Operation 31 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i8 %i_1" [CNN/src/dense.cpp:39]   --->   Operation 32 'zext' 'zext_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.62ns)   --->   "%empty = add i10 %zext_ln39, i10 %mul_read" [CNN/src/dense.cpp:39]   --->   Operation 33 'add' 'empty' <Predicate = (!icmp_ln39)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i10 %empty" [CNN/src/dense.cpp:46]   --->   Operation 34 'zext' 'zext_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_weights_0_addr = getelementptr i32 %dense_weights_0, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 35 'getelementptr' 'dense_weights_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.41ns)   --->   "%dense_weights_0_load = load i10 %dense_weights_0_addr" [CNN/src/dense.cpp:46]   --->   Operation 36 'load' 'dense_weights_0_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense_weights_1_addr = getelementptr i32 %dense_weights_1, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 37 'getelementptr' 'dense_weights_1_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.41ns)   --->   "%dense_weights_1_load = load i10 %dense_weights_1_addr" [CNN/src/dense.cpp:46]   --->   Operation 38 'load' 'dense_weights_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dense_weights_2_addr = getelementptr i32 %dense_weights_2, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 39 'getelementptr' 'dense_weights_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.41ns)   --->   "%dense_weights_2_load = load i10 %dense_weights_2_addr" [CNN/src/dense.cpp:46]   --->   Operation 40 'load' 'dense_weights_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dense_weights_3_addr = getelementptr i32 %dense_weights_3, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 41 'getelementptr' 'dense_weights_3_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.41ns)   --->   "%dense_weights_3_load = load i10 %dense_weights_3_addr" [CNN/src/dense.cpp:46]   --->   Operation 42 'load' 'dense_weights_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dense_weights_4_addr = getelementptr i32 %dense_weights_4, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 43 'getelementptr' 'dense_weights_4_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.41ns)   --->   "%dense_weights_4_load = load i10 %dense_weights_4_addr" [CNN/src/dense.cpp:46]   --->   Operation 44 'load' 'dense_weights_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_weights_5_addr = getelementptr i32 %dense_weights_5, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 45 'getelementptr' 'dense_weights_5_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (2.41ns)   --->   "%dense_weights_5_load = load i10 %dense_weights_5_addr" [CNN/src/dense.cpp:46]   --->   Operation 46 'load' 'dense_weights_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dense_weights_6_addr = getelementptr i32 %dense_weights_6, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 47 'getelementptr' 'dense_weights_6_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (2.41ns)   --->   "%dense_weights_6_load = load i10 %dense_weights_6_addr" [CNN/src/dense.cpp:46]   --->   Operation 48 'load' 'dense_weights_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dense_weights_7_addr = getelementptr i32 %dense_weights_7, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 49 'getelementptr' 'dense_weights_7_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 50 [2/2] (2.41ns)   --->   "%dense_weights_7_load = load i10 %dense_weights_7_addr" [CNN/src/dense.cpp:46]   --->   Operation 50 'load' 'dense_weights_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dense_weights_8_addr = getelementptr i32 %dense_weights_8, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 51 'getelementptr' 'dense_weights_8_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.41ns)   --->   "%dense_weights_8_load = load i10 %dense_weights_8_addr" [CNN/src/dense.cpp:46]   --->   Operation 52 'load' 'dense_weights_8_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%store_ln39 = store i8 %add_ln39, i8 %i" [CNN/src/dense.cpp:39]   --->   Operation 53 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr i32 %dense_array, i64 0, i64 0" [CNN/src/dense.cpp:46]   --->   Operation 54 'getelementptr' 'dense_array_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (3.04ns)   --->   "%flat_to_dense_streams_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %flat_to_dense_streams_0" [CNN/src/dense.cpp:41]   --->   Operation 55 'read' 'flat_to_dense_streams_0_read' <Predicate = (!icmp_ln39)> <Delay = 3.04> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_2 : Operation 56 [1/2] (2.41ns)   --->   "%dense_weights_0_load = load i10 %dense_weights_0_addr" [CNN/src/dense.cpp:46]   --->   Operation 56 'load' 'dense_weights_0_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 57 [2/2] (1.56ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN/src/dense.cpp:46]   --->   Operation 57 'load' 'dense_array_load' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 58 [1/2] (2.41ns)   --->   "%dense_weights_1_load = load i10 %dense_weights_1_addr" [CNN/src/dense.cpp:46]   --->   Operation 58 'load' 'dense_weights_1_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 59 [1/2] (2.41ns)   --->   "%dense_weights_2_load = load i10 %dense_weights_2_addr" [CNN/src/dense.cpp:46]   --->   Operation 59 'load' 'dense_weights_2_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 60 [1/2] (2.41ns)   --->   "%dense_weights_3_load = load i10 %dense_weights_3_addr" [CNN/src/dense.cpp:46]   --->   Operation 60 'load' 'dense_weights_3_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 61 [1/2] (2.41ns)   --->   "%dense_weights_4_load = load i10 %dense_weights_4_addr" [CNN/src/dense.cpp:46]   --->   Operation 61 'load' 'dense_weights_4_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 62 [1/2] (2.41ns)   --->   "%dense_weights_5_load = load i10 %dense_weights_5_addr" [CNN/src/dense.cpp:46]   --->   Operation 62 'load' 'dense_weights_5_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 63 [1/2] (2.41ns)   --->   "%dense_weights_6_load = load i10 %dense_weights_6_addr" [CNN/src/dense.cpp:46]   --->   Operation 63 'load' 'dense_weights_6_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 64 [1/2] (2.41ns)   --->   "%dense_weights_7_load = load i10 %dense_weights_7_addr" [CNN/src/dense.cpp:46]   --->   Operation 64 'load' 'dense_weights_7_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_2 : Operation 65 [1/2] (2.41ns)   --->   "%dense_weights_8_load = load i10 %dense_weights_8_addr" [CNN/src/dense.cpp:46]   --->   Operation 65 'load' 'dense_weights_8_load' <Predicate = (!icmp_ln39)> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>

State 3 <SV = 2> <Delay = 4.34>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr i32 %dense_array, i64 0, i64 1" [CNN/src/dense.cpp:46]   --->   Operation 66 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%flat_value = bitcast i32 %flat_to_dense_streams_0_read" [CNN/src/dense.cpp:41]   --->   Operation 67 'bitcast' 'flat_value' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 68 [4/4] (4.34ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 68 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/2] (1.56ns)   --->   "%dense_array_load = load i4 %dense_array_addr" [CNN/src/dense.cpp:46]   --->   Operation 69 'load' 'dense_array_load' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 70 [2/2] (1.56ns)   --->   "%dense_array_load_1 = load i4 %dense_array_addr_1" [CNN/src/dense.cpp:46]   --->   Operation 70 'load' 'dense_array_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 4 <SV = 3> <Delay = 4.34>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr i32 %dense_array, i64 0, i64 2" [CNN/src/dense.cpp:46]   --->   Operation 71 'getelementptr' 'dense_array_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 72 [3/4] (4.34ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 72 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [4/4] (4.34ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 73 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/2] (1.56ns)   --->   "%dense_array_load_1 = load i4 %dense_array_addr_1" [CNN/src/dense.cpp:46]   --->   Operation 74 'load' 'dense_array_load_1' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 75 [2/2] (1.56ns)   --->   "%dense_array_load_2 = load i4 %dense_array_addr_2" [CNN/src/dense.cpp:46]   --->   Operation 75 'load' 'dense_array_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 5 <SV = 4> <Delay = 4.34>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%dense_array_addr_3 = getelementptr i32 %dense_array, i64 0, i64 3" [CNN/src/dense.cpp:46]   --->   Operation 76 'getelementptr' 'dense_array_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 77 [2/4] (4.34ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 77 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [3/4] (4.34ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 78 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [4/4] (4.34ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 79 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (1.56ns)   --->   "%dense_array_load_2 = load i4 %dense_array_addr_2" [CNN/src/dense.cpp:46]   --->   Operation 80 'load' 'dense_array_load_2' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 81 [2/2] (1.56ns)   --->   "%dense_array_load_3 = load i4 %dense_array_addr_3" [CNN/src/dense.cpp:46]   --->   Operation 81 'load' 'dense_array_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 6 <SV = 5> <Delay = 4.34>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%dense_array_addr_4 = getelementptr i32 %dense_array, i64 0, i64 4" [CNN/src/dense.cpp:46]   --->   Operation 82 'getelementptr' 'dense_array_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 83 [1/4] (4.34ns)   --->   "%mul7 = fmul i32 %dense_weights_0_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 83 'fmul' 'mul7' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [2/4] (4.34ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 84 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [3/4] (4.34ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 85 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [4/4] (4.34ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 86 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/2] (1.56ns)   --->   "%dense_array_load_3 = load i4 %dense_array_addr_3" [CNN/src/dense.cpp:46]   --->   Operation 87 'load' 'dense_array_load_3' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 88 [2/2] (1.56ns)   --->   "%dense_array_load_4 = load i4 %dense_array_addr_4" [CNN/src/dense.cpp:46]   --->   Operation 88 'load' 'dense_array_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%dense_array_addr_5 = getelementptr i32 %dense_array, i64 0, i64 5" [CNN/src/dense.cpp:46]   --->   Operation 89 'getelementptr' 'dense_array_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 90 [4/4] (7.28ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN/src/dense.cpp:46]   --->   Operation 90 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/4] (4.34ns)   --->   "%mul7_1 = fmul i32 %dense_weights_1_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 91 'fmul' 'mul7_1' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [2/4] (4.34ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 92 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [3/4] (4.34ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 93 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [4/4] (4.34ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 94 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/2] (1.56ns)   --->   "%dense_array_load_4 = load i4 %dense_array_addr_4" [CNN/src/dense.cpp:46]   --->   Operation 95 'load' 'dense_array_load_4' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 96 [2/2] (1.56ns)   --->   "%dense_array_load_5 = load i4 %dense_array_addr_5" [CNN/src/dense.cpp:46]   --->   Operation 96 'load' 'dense_array_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%dense_array_addr_6 = getelementptr i32 %dense_array, i64 0, i64 6" [CNN/src/dense.cpp:46]   --->   Operation 97 'getelementptr' 'dense_array_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 98 [3/4] (7.28ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN/src/dense.cpp:46]   --->   Operation 98 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [4/4] (7.28ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN/src/dense.cpp:46]   --->   Operation 99 'fadd' 'add10_1' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/4] (4.34ns)   --->   "%mul7_2 = fmul i32 %dense_weights_2_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 100 'fmul' 'mul7_2' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [2/4] (4.34ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 101 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [3/4] (4.34ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 102 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [4/4] (4.34ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 103 'fmul' 'mul7_5' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/2] (1.56ns)   --->   "%dense_array_load_5 = load i4 %dense_array_addr_5" [CNN/src/dense.cpp:46]   --->   Operation 104 'load' 'dense_array_load_5' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 105 [2/2] (1.56ns)   --->   "%dense_array_load_6 = load i4 %dense_array_addr_6" [CNN/src/dense.cpp:46]   --->   Operation 105 'load' 'dense_array_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%dense_array_addr_7 = getelementptr i32 %dense_array, i64 0, i64 7" [CNN/src/dense.cpp:46]   --->   Operation 106 'getelementptr' 'dense_array_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 107 [2/4] (7.28ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN/src/dense.cpp:46]   --->   Operation 107 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [3/4] (7.28ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN/src/dense.cpp:46]   --->   Operation 108 'fadd' 'add10_1' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [4/4] (7.28ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN/src/dense.cpp:46]   --->   Operation 109 'fadd' 'add10_2' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/4] (4.34ns)   --->   "%mul7_3 = fmul i32 %dense_weights_3_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 110 'fmul' 'mul7_3' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [2/4] (4.34ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 111 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [3/4] (4.34ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 112 'fmul' 'mul7_5' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [4/4] (4.34ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 113 'fmul' 'mul7_6' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/2] (1.56ns)   --->   "%dense_array_load_6 = load i4 %dense_array_addr_6" [CNN/src/dense.cpp:46]   --->   Operation 114 'load' 'dense_array_load_6' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 115 [2/2] (1.56ns)   --->   "%dense_array_load_7 = load i4 %dense_array_addr_7" [CNN/src/dense.cpp:46]   --->   Operation 115 'load' 'dense_array_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%dense_array_addr_8 = getelementptr i32 %dense_array, i64 0, i64 8" [CNN/src/dense.cpp:46]   --->   Operation 116 'getelementptr' 'dense_array_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 117 [1/4] (7.28ns)   --->   "%add = fadd i32 %dense_array_load, i32 %mul7" [CNN/src/dense.cpp:46]   --->   Operation 117 'fadd' 'add' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [2/4] (7.28ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN/src/dense.cpp:46]   --->   Operation 118 'fadd' 'add10_1' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [3/4] (7.28ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN/src/dense.cpp:46]   --->   Operation 119 'fadd' 'add10_2' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [4/4] (7.28ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN/src/dense.cpp:46]   --->   Operation 120 'fadd' 'add10_3' <Predicate = (!icmp_ln39)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [1/4] (4.34ns)   --->   "%mul7_4 = fmul i32 %dense_weights_4_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 121 'fmul' 'mul7_4' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [2/4] (4.34ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 122 'fmul' 'mul7_5' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [3/4] (4.34ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 123 'fmul' 'mul7_6' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [4/4] (4.34ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 124 'fmul' 'mul7_7' <Predicate = (!icmp_ln39)> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/2] (1.56ns)   --->   "%dense_array_load_7 = load i4 %dense_array_addr_7" [CNN/src/dense.cpp:46]   --->   Operation 125 'load' 'dense_array_load_7' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 126 [2/2] (1.56ns)   --->   "%dense_array_load_8 = load i4 %dense_array_addr_8" [CNN/src/dense.cpp:46]   --->   Operation 126 'load' 'dense_array_load_8' <Predicate = (!icmp_ln39)> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 192 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%dense_array_addr_9 = getelementptr i32 %dense_array, i64 0, i64 9" [CNN/src/dense.cpp:46]   --->   Operation 127 'getelementptr' 'dense_array_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add, i4 %dense_array_addr" [CNN/src/dense.cpp:46]   --->   Operation 128 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 129 [1/4] (7.28ns)   --->   "%add10_1 = fadd i32 %dense_array_load_1, i32 %mul7_1" [CNN/src/dense.cpp:46]   --->   Operation 129 'fadd' 'add10_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [2/4] (7.28ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN/src/dense.cpp:46]   --->   Operation 130 'fadd' 'add10_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [3/4] (7.28ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN/src/dense.cpp:46]   --->   Operation 131 'fadd' 'add10_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 132 [4/4] (7.28ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN/src/dense.cpp:46]   --->   Operation 132 'fadd' 'add10_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 133 [1/4] (4.34ns)   --->   "%mul7_5 = fmul i32 %dense_weights_5_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 133 'fmul' 'mul7_5' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [2/4] (4.34ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 134 'fmul' 'mul7_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 135 [3/4] (4.34ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 135 'fmul' 'mul7_7' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [4/4] (4.34ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 136 'fmul' 'mul7_8' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/2] (1.56ns)   --->   "%dense_array_load_8 = load i4 %dense_array_addr_8" [CNN/src/dense.cpp:46]   --->   Operation 137 'load' 'dense_array_load_8' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%dense_weights_9_addr = getelementptr i32 %dense_weights_9, i64 0, i64 %zext_ln46" [CNN/src/dense.cpp:46]   --->   Operation 138 'getelementptr' 'dense_weights_9_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [2/2] (2.41ns)   --->   "%dense_weights_9_load = load i10 %dense_weights_9_addr" [CNN/src/dense.cpp:46]   --->   Operation 139 'load' 'dense_weights_9_load' <Predicate = true> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_11 : Operation 140 [2/2] (1.56ns)   --->   "%dense_array_load_9 = load i4 %dense_array_addr_9" [CNN/src/dense.cpp:46]   --->   Operation 140 'load' 'dense_array_load_9' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 141 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_1, i4 %dense_array_addr_1" [CNN/src/dense.cpp:46]   --->   Operation 141 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_12 : Operation 142 [1/4] (7.28ns)   --->   "%add10_2 = fadd i32 %dense_array_load_2, i32 %mul7_2" [CNN/src/dense.cpp:46]   --->   Operation 142 'fadd' 'add10_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [2/4] (7.28ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN/src/dense.cpp:46]   --->   Operation 143 'fadd' 'add10_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [3/4] (7.28ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN/src/dense.cpp:46]   --->   Operation 144 'fadd' 'add10_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [4/4] (7.28ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN/src/dense.cpp:46]   --->   Operation 145 'fadd' 'add10_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 146 [1/4] (4.34ns)   --->   "%mul7_6 = fmul i32 %dense_weights_6_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 146 'fmul' 'mul7_6' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [2/4] (4.34ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 147 'fmul' 'mul7_7' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [3/4] (4.34ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 148 'fmul' 'mul7_8' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/2] (2.41ns)   --->   "%dense_weights_9_load = load i10 %dense_weights_9_addr" [CNN/src/dense.cpp:46]   --->   Operation 149 'load' 'dense_weights_9_load' <Predicate = true> <Delay = 2.41> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 784> <ROM>
ST_12 : Operation 150 [4/4] (4.34ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 150 'fmul' 'mul7_9' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 151 [1/2] (1.56ns)   --->   "%dense_array_load_9 = load i4 %dense_array_addr_9" [CNN/src/dense.cpp:46]   --->   Operation 151 'load' 'dense_array_load_9' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 152 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_2, i4 %dense_array_addr_2" [CNN/src/dense.cpp:46]   --->   Operation 152 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 153 [1/4] (7.28ns)   --->   "%add10_3 = fadd i32 %dense_array_load_3, i32 %mul7_3" [CNN/src/dense.cpp:46]   --->   Operation 153 'fadd' 'add10_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 154 [2/4] (7.28ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN/src/dense.cpp:46]   --->   Operation 154 'fadd' 'add10_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 155 [3/4] (7.28ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN/src/dense.cpp:46]   --->   Operation 155 'fadd' 'add10_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 156 [4/4] (7.28ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN/src/dense.cpp:46]   --->   Operation 156 'fadd' 'add10_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 157 [1/4] (4.34ns)   --->   "%mul7_7 = fmul i32 %dense_weights_7_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 157 'fmul' 'mul7_7' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 158 [2/4] (4.34ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 158 'fmul' 'mul7_8' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 159 [3/4] (4.34ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 159 'fmul' 'mul7_9' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 160 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_3, i4 %dense_array_addr_3" [CNN/src/dense.cpp:46]   --->   Operation 160 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_14 : Operation 161 [1/4] (7.28ns)   --->   "%add10_4 = fadd i32 %dense_array_load_4, i32 %mul7_4" [CNN/src/dense.cpp:46]   --->   Operation 161 'fadd' 'add10_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [2/4] (7.28ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN/src/dense.cpp:46]   --->   Operation 162 'fadd' 'add10_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 163 [3/4] (7.28ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN/src/dense.cpp:46]   --->   Operation 163 'fadd' 'add10_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [4/4] (7.28ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN/src/dense.cpp:46]   --->   Operation 164 'fadd' 'add10_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 165 [1/4] (4.34ns)   --->   "%mul7_8 = fmul i32 %dense_weights_8_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 165 'fmul' 'mul7_8' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [2/4] (4.34ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 166 'fmul' 'mul7_9' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 167 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_4, i4 %dense_array_addr_4" [CNN/src/dense.cpp:46]   --->   Operation 167 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 168 [1/4] (7.28ns)   --->   "%add10_5 = fadd i32 %dense_array_load_5, i32 %mul7_5" [CNN/src/dense.cpp:46]   --->   Operation 168 'fadd' 'add10_5' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [2/4] (7.28ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN/src/dense.cpp:46]   --->   Operation 169 'fadd' 'add10_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [3/4] (7.28ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN/src/dense.cpp:46]   --->   Operation 170 'fadd' 'add10_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [4/4] (7.28ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN/src/dense.cpp:46]   --->   Operation 171 'fadd' 'add10_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/4] (4.34ns)   --->   "%mul7_9 = fmul i32 %dense_weights_9_load, i32 %flat_value" [CNN/src/dense.cpp:46]   --->   Operation 172 'fmul' 'mul7_9' <Predicate = true> <Delay = 4.34> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 173 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_5, i4 %dense_array_addr_5" [CNN/src/dense.cpp:46]   --->   Operation 173 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 174 [1/4] (7.28ns)   --->   "%add10_6 = fadd i32 %dense_array_load_6, i32 %mul7_6" [CNN/src/dense.cpp:46]   --->   Operation 174 'fadd' 'add10_6' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [2/4] (7.28ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN/src/dense.cpp:46]   --->   Operation 175 'fadd' 'add10_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [3/4] (7.28ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN/src/dense.cpp:46]   --->   Operation 176 'fadd' 'add10_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 177 [4/4] (7.28ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN/src/dense.cpp:46]   --->   Operation 177 'fadd' 'add10_9' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 178 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_6, i4 %dense_array_addr_6" [CNN/src/dense.cpp:46]   --->   Operation 178 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : Operation 179 [1/4] (7.28ns)   --->   "%add10_7 = fadd i32 %dense_array_load_7, i32 %mul7_7" [CNN/src/dense.cpp:46]   --->   Operation 179 'fadd' 'add10_7' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/4] (7.28ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN/src/dense.cpp:46]   --->   Operation 180 'fadd' 'add10_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 181 [3/4] (7.28ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN/src/dense.cpp:46]   --->   Operation 181 'fadd' 'add10_9' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 182 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_7, i4 %dense_array_addr_7" [CNN/src/dense.cpp:46]   --->   Operation 182 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_18 : Operation 183 [1/4] (7.28ns)   --->   "%add10_8 = fadd i32 %dense_array_load_8, i32 %mul7_8" [CNN/src/dense.cpp:46]   --->   Operation 183 'fadd' 'add10_8' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [2/4] (7.28ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN/src/dense.cpp:46]   --->   Operation 184 'fadd' 'add10_9' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 185 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_8, i4 %dense_array_addr_8" [CNN/src/dense.cpp:46]   --->   Operation 185 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_19 : Operation 186 [1/4] (7.28ns)   --->   "%add10_9 = fadd i32 %dense_array_load_9, i32 %mul7_9" [CNN/src/dense.cpp:46]   --->   Operation 186 'fadd' 'add10_9' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.56>
ST_20 : Operation 187 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN/src/dense.cpp:39]   --->   Operation 187 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 188 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196" [CNN/src/dense.cpp:39]   --->   Operation 188 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 189 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [CNN/src/dense.cpp:39]   --->   Operation 189 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 190 [1/1] (1.56ns)   --->   "%store_ln46 = store i32 %add10_9, i4 %dense_array_addr_9" [CNN/src/dense.cpp:46]   --->   Operation 190 'store' 'store_ln46' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln39 = br void %VITIS_LOOP_43_1" [CNN/src/dense.cpp:39]   --->   Operation 191 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.192ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln39', CNN/src/dense.cpp:39) of constant 0 on local variable 'i', CNN/src/dense.cpp:39 [17]  (1.146 ns)
	'load' operation 8 bit ('i', CNN/src/dense.cpp:39) on local variable 'i', CNN/src/dense.cpp:39 [20]  (0.000 ns)
	'add' operation 10 bit ('empty', CNN/src/dense.cpp:39) [41]  (1.629 ns)
	'getelementptr' operation 10 bit ('dense_weights_0_addr', CNN/src/dense.cpp:46) [43]  (0.000 ns)
	'load' operation 32 bit ('dense_weights_0_load', CNN/src/dense.cpp:46) on array 'dense_weights_0' [44]  (2.417 ns)

 <State 2>: 3.042ns
The critical path consists of the following:
	fifo read operation ('flat_to_dense_streams_0_read', CNN/src/dense.cpp:41) on port 'flat_to_dense_streams_0' (CNN/src/dense.cpp:41) [39]  (3.042 ns)

 <State 3>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', CNN/src/dense.cpp:46) [45]  (4.348 ns)

 <State 4>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', CNN/src/dense.cpp:46) [45]  (4.348 ns)

 <State 5>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', CNN/src/dense.cpp:46) [45]  (4.348 ns)

 <State 6>: 4.348ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul7', CNN/src/dense.cpp:46) [45]  (4.348 ns)

 <State 7>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN/src/dense.cpp:46) [47]  (7.280 ns)

 <State 8>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN/src/dense.cpp:46) [47]  (7.280 ns)

 <State 9>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN/src/dense.cpp:46) [47]  (7.280 ns)

 <State 10>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', CNN/src/dense.cpp:46) [47]  (7.280 ns)

 <State 11>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_1', CNN/src/dense.cpp:46) [53]  (7.280 ns)

 <State 12>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_2', CNN/src/dense.cpp:46) [59]  (7.280 ns)

 <State 13>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_3', CNN/src/dense.cpp:46) [65]  (7.280 ns)

 <State 14>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_4', CNN/src/dense.cpp:46) [71]  (7.280 ns)

 <State 15>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_5', CNN/src/dense.cpp:46) [77]  (7.280 ns)

 <State 16>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_6', CNN/src/dense.cpp:46) [83]  (7.280 ns)

 <State 17>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_7', CNN/src/dense.cpp:46) [89]  (7.280 ns)

 <State 18>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_8', CNN/src/dense.cpp:46) [95]  (7.280 ns)

 <State 19>: 7.280ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add10_9', CNN/src/dense.cpp:46) [101]  (7.280 ns)

 <State 20>: 1.566ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln46', CNN/src/dense.cpp:46) of variable 'add10_9', CNN/src/dense.cpp:46 on array 'dense_array' [102]  (1.566 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
