// Seed: 552440932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  id_6(
      .id_0(1),
      .id_1(id_3),
      .id_2(),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_3),
      .id_6(id_4),
      .id_7(1 <= id_4),
      .id_8(),
      .min(id_3),
      .id_9(id_2),
      .product(id_2),
      .id_10(id_4),
      .id_11(),
      .id_12(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_14 = id_5;
  nor (id_8, id_3, id_1, id_6, id_11, id_2, id_12, id_7, id_4);
  module_0(
      id_8, id_4, id_1, id_13, id_8
  );
endmodule
