// Seed: 1728701099
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wire id_5,
    input wire id_6,
    input wire id_7,
    input tri0 id_8
);
  wor id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  assign id_10 = 1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd62
) (
    input supply0 id_0,
    input supply1 _id_1,
    output wor id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    output uwire id_6,
    input uwire id_7,
    output wand id_8,
    input supply1 id_9,
    output supply0 id_10
);
  logic [1 : id_1] id_12;
  ;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_7,
      id_2,
      id_7,
      id_10,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
