module top_module (
    input a,
    input b,
    output q
);
    // Implement the AND gate using the logical AND operation in Verilog
    assign q = a & b;
endmodule
