{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649715132007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649715132007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 11 18:12:11 2022 " "Processing started: Mon Apr 11 18:12:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649715132007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715132007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715132007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1649715132730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649715132730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_rom " "Found entity 1: sprite_rom" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149776 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vgaSync.v(20) " "Verilog HDL information at vgaSync.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649715149786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 2 2 " "Found 2 design units, including 2 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgaSync " "Found entity 1: vgaSync" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149786 ""} { "Info" "ISGN_ENTITY_NAME" "2 clkdiv25 " "Found entity 2: clkdiv25" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file ssdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSDriver " "Found entity 1: SSDriver" {  } { { "SSDriver.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/SSDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "space.v 1 1 " "Found 1 design units, including 1 entities, in source file space.v" { { "Info" "ISGN_ENTITY_NAME" "1 space " "Found entity 1: space" {  } { { "space.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/space.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 renderer " "Found entity 1: renderer" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149797 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(37) " "Verilog HDL information at game.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649715149801 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(48) " "Verilog HDL information at game.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1649715149801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.v 2 2 " "Found 2 design units, including 2 entities, in source file game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149802 ""} { "Info" "ISGN_ENTITY_NAME" "2 msclock " "Found entity 2: msclock" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649715149802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649715149897 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 top.v(40) " "Verilog HDL assignment warning at top.v(40): truncated value with size 8 to match size of target (7)" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649715149901 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaSync vgaSync:vs1 " "Elaborating entity \"vgaSync\" for hierarchy \"vgaSync:vs1\"" {  } { { "top.v" "vs1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv25 vgaSync:vs1\|clkdiv25:cd0 " "Elaborating entity \"clkdiv25\" for hierarchy \"vgaSync:vs1\|clkdiv25:cd0\"" {  } { { "vgaSync.v" "cd0" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:g1 " "Elaborating entity \"game\" for hierarchy \"game:g1\"" {  } { { "top.v" "g1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149932 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "render game.v(40) " "Verilog HDL Always Construct warning at game.v(40): variable \"render\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149939 "|top|game:g1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "modes game.v(41) " "Verilog HDL Always Construct warning at game.v(41): variable \"modes\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149939 "|top|game:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_lx game.v(37) " "Verilog HDL Always Construct warning at game.v(37): inferring latch(es) for variable \"curr_lx\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649715149939 "|top|game:g1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "curr_ly game.v(37) " "Verilog HDL Always Construct warning at game.v(37): inferring latch(es) for variable \"curr_ly\", which holds its previous value in one or more paths through the always construct" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1649715149939 "|top|game:g1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game.v(73) " "Verilog HDL assignment warning at game.v(73): truncated value with size 32 to match size of target (4)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1649715149939 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[0\] game.v(37) " "Inferred latch for \"curr_ly\[0\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[1\] game.v(37) " "Inferred latch for \"curr_ly\[1\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[2\] game.v(37) " "Inferred latch for \"curr_ly\[2\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[3\] game.v(37) " "Inferred latch for \"curr_ly\[3\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[4\] game.v(37) " "Inferred latch for \"curr_ly\[4\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[5\] game.v(37) " "Inferred latch for \"curr_ly\[5\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[6\] game.v(37) " "Inferred latch for \"curr_ly\[6\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[7\] game.v(37) " "Inferred latch for \"curr_ly\[7\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[8\] game.v(37) " "Inferred latch for \"curr_ly\[8\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_ly\[9\] game.v(37) " "Inferred latch for \"curr_ly\[9\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[0\] game.v(37) " "Inferred latch for \"curr_lx\[0\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[1\] game.v(37) " "Inferred latch for \"curr_lx\[1\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[2\] game.v(37) " "Inferred latch for \"curr_lx\[2\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[3\] game.v(37) " "Inferred latch for \"curr_lx\[3\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149944 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[4\] game.v(37) " "Inferred latch for \"curr_lx\[4\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149945 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[5\] game.v(37) " "Inferred latch for \"curr_lx\[5\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149945 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[6\] game.v(37) " "Inferred latch for \"curr_lx\[6\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149945 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[7\] game.v(37) " "Inferred latch for \"curr_lx\[7\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149945 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[8\] game.v(37) " "Inferred latch for \"curr_lx\[8\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149945 "|top|game:g1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_lx\[9\] game.v(37) " "Inferred latch for \"curr_lx\[9\]\" at game.v(37)" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715149945 "|top|game:g1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "msclock game:g1\|msclock:cl1 " "Elaborating entity \"msclock\" for hierarchy \"game:g1\|msclock:cl1\"" {  } { { "game.v" "cl1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "space game:g1\|space:sq1 " "Elaborating entity \"space\" for hierarchy \"game:g1\|space:sq1\"" {  } { { "game.v" "sq1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSDriver SSDriver:ssdd0 " "Elaborating entity \"SSDriver\" for hierarchy \"SSDriver:ssdd0\"" {  } { { "top.v" "ssdd0" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "renderer renderer:r1 " "Elaborating entity \"renderer\" for hierarchy \"renderer:r1\"" {  } { { "top.v" "r1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149966 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "blanking renderer.v(8) " "Verilog HDL Always Construct warning at renderer.v(8): variable \"blanking\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149968 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "render renderer.v(9) " "Verilog HDL Always Construct warning at renderer.v(9): variable \"render\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149968 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(10) " "Verilog HDL Always Construct warning at renderer.v(10): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149968 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "x_sprite renderer.v(12) " "Verilog HDL Always Construct warning at renderer.v(12): variable \"x_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149969 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mode renderer.v(23) " "Verilog HDL Always Construct warning at renderer.v(23): variable \"mode\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149969 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o_sprite renderer.v(25) " "Verilog HDL Always Construct warning at renderer.v(25): variable \"o_sprite\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149969 "|top|renderer:r1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "highlight renderer.v(44) " "Verilog HDL Always Construct warning at renderer.v(44): variable \"highlight\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "renderer.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1649715149969 "|top|renderer:r1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom renderer:r1\|sprite_rom:sp1 " "Elaborating entity \"sprite_rom\" for hierarchy \"renderer:r1\|sprite_rom:sp1\"" {  } { { "renderer.v" "sp1" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149970 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 sprite_rom.v(7) " "Net \"memory.data_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649715149976 "|top|renderer:r1|sprite_rom:sp1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 sprite_rom.v(7) " "Net \"memory.waddr_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649715149976 "|top|renderer:r1|sprite_rom:sp1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 sprite_rom.v(7) " "Net \"memory.we_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649715149977 "|top|renderer:r1|sprite_rom:sp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_rom renderer:r1\|sprite_rom:sp2 " "Elaborating entity \"sprite_rom\" for hierarchy \"renderer:r1\|sprite_rom:sp2\"" {  } { { "renderer.v" "sp2" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/renderer.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715149993 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 sprite_rom.v(7) " "Net \"memory.data_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649715150000 "|top|renderer:r1|sprite_rom:sp2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 sprite_rom.v(7) " "Net \"memory.waddr_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649715150000 "|top|renderer:r1|sprite_rom:sp2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 sprite_rom.v(7) " "Net \"memory.we_a\" at sprite_rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "sprite_rom.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1649715150000 "|top|renderer:r1|sprite_rom:sp2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "renderer:r1\|sprite_rom:sp1\|memory " "RAM logic \"renderer:r1\|sprite_rom:sp1\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "sprite_rom.v" "memory" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1649715150522 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "renderer:r1\|sprite_rom:sp2\|memory " "RAM logic \"renderer:r1\|sprite_rom:sp2\|memory\" is uninferred because MIF is not supported for the selected family" {  } { { "sprite_rom.v" "memory" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/sprite_rom.v" 7 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1649715150522 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1649715150522 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1649715150995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[3\] " "Latch game:g1\|curr_lx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[3\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[3\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151005 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[4\] " "Latch game:g1\|curr_lx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[4\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[4\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151005 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[5\] " "Latch game:g1\|curr_lx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[5\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[5\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151005 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[6\] " "Latch game:g1\|curr_lx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[6\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[6\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151006 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[7\] " "Latch game:g1\|curr_lx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[7\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[7\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151006 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[3\] " "Latch game:g1\|curr_ly\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[3\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[3\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151006 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[8\] " "Latch game:g1\|curr_lx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|hcounter\[8\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|hcounter\[8\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151006 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[4\] " "Latch game:g1\|curr_ly\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[4\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[4\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151007 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[6\] " "Latch game:g1\|curr_ly\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[6\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[6\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151007 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_lx\[9\] " "Latch game:g1\|curr_lx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA game:g1\|space:sq9\|xyin " "Ports D and ENA on the latch are fed by the same signal game:g1\|space:sq9\|xyin" {  } { { "space.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/space.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151007 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "game:g1\|curr_ly\[5\] " "Latch game:g1\|curr_ly\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA vgaSync:vs1\|vcounter\[5\] " "Ports D and ENA on the latch are fed by the same signal vgaSync:vs1\|vcounter\[5\]" {  } { { "vgaSync.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/vgaSync.v" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1649715151007 ""}  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1649715151007 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 58 -1 0 } } { "game.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/game.v" 4 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1649715151009 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1649715151009 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[4\] VCC " "Pin \"ssd1\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd1\[6\] VCC " "Pin \"ssd1\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[0\] VCC " "Pin \"ssd2\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[3\] VCC " "Pin \"ssd2\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[4\] VCC " "Pin \"ssd2\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[5\] VCC " "Pin \"ssd2\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd2\[6\] VCC " "Pin \"ssd2\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd3\[5\] VCC " "Pin \"ssd3\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[0\] VCC " "Pin \"ssd4\[0\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[1\] VCC " "Pin \"ssd4\[1\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[2\] VCC " "Pin \"ssd4\[2\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[3\] VCC " "Pin \"ssd4\[3\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[4\] VCC " "Pin \"ssd4\[4\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[5\] VCC " "Pin \"ssd4\[5\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ssd4\[6\] VCC " "Pin \"ssd4\[6\]\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/Users/liude/projects/Git/Verilog-TicTacToe/top.v" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1649715151254 "|top|ssd4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1649715151254 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649715151390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg " "Generated suppressed messages file C:/Users/liude/projects/Git/Verilog-TicTacToe/output_files/project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715153360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649715153584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649715153584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649715153676 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649715153676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "314 " "Implemented 314 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649715153676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649715153676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649715153708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 11 18:12:33 2022 " "Processing ended: Mon Apr 11 18:12:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649715153708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649715153708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649715153708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649715153708 ""}
