Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Mar 01 15:18:33 2017
| Host         : DESKTOP-C4JKFA3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RAT_wrapper_control_sets_placed.rpt
| Design       : RAT_wrapper
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           13 |
| No           | No                    | Yes                    |               2 |            2 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              16 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              26 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|   Clock Signal  |                        Enable Signal                       |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+-----------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG  |                                                            |                                              |                2 |              2 |
|  s_clk_sig_BUFG |                                                            | RST_IBUF                                     |                2 |              2 |
|  CLK_IBUF_BUFG  | CPU/program_counter_part/prog_rom_part/E[0]                |                                              |                4 |              8 |
|  CLK_IBUF_BUFG  | CPU/program_counter_part/prog_rom_part/r_SEV_SEG_reg[0][0] |                                              |                3 |              8 |
|  s_clk_sig_BUFG | db_1shot_FSM_part/bounce_counter/s_count_inc               | db_1shot_FSM_part/bounce_counter/s_count_rst |                3 |              8 |
|  s_clk_sig_BUFG | CPU/program_counter_part/prog_rom_part/temp_reg[7]_2[0]    | CPU/control_unit_part/SR[0]                  |                3 |              8 |
|  s_clk_sig_BUFG |                                                            |                                              |                6 |             10 |
|  s_clk_sig_BUFG | CPU/control_unit_part/E[0]                                 | CPU/control_unit_part/SR[0]                  |                4 |             10 |
|  s_clk_sig_BUFG | CPU/program_counter_part/prog_rom_part/s_rf_wr             |                                              |                2 |             16 |
|  s_disp_clk_sig |                                                            |                                              |                5 |             17 |
|  CLK_IBUF_BUFG  |                                                            | clear                                        |                8 |             32 |
|  s_clk_sig_BUFG | CPU/program_counter_part/prog_rom_part/SCR_WR              |                                              |               10 |             40 |
+-----------------+------------------------------------------------------------+----------------------------------------------+------------------+----------------+


