{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 03 20:33:02 2022 " "Info: Processing started: Sat Dec 03 20:33:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off reg_group -c reg_group --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 2 -1 0 } } { "e:/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "B\[6\] rwba\[0\] clk 7.015 ns register " "Info: tsu for register \"B\[6\]\" (data pin = \"rwba\[0\]\", clock pin = \"clk\") is 7.015 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.797 ns + Longest pin register " "Info: + Longest pin to register delay is 9.797 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns rwba\[0\] 1 PIN PIN_7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_7; Fanout = 11; PIN Node = 'rwba\[0\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rwba[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.735 ns) + CELL(0.206 ns) 7.886 ns Decoder0~0 2 COMB LCCOMB_X3_Y1_N18 8 " "Info: 2: + IC(6.735 ns) + CELL(0.206 ns) = 7.886 ns; Loc. = LCCOMB_X3_Y1_N18; Fanout = 8; COMB Node = 'Decoder0~0'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.941 ns" { rwba[0] Decoder0~0 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.056 ns) + CELL(0.855 ns) 9.797 ns B\[6\] 3 REG LCFF_X4_Y2_N21 2 " "Info: 3: + IC(1.056 ns) + CELL(0.855 ns) = 9.797 ns; Loc. = LCFF_X4_Y2_N21; Fanout = 2; REG Node = 'B\[6\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { Decoder0~0 B[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.006 ns ( 20.48 % ) " "Info: Total cell delay = 2.006 ns ( 20.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.791 ns ( 79.52 % ) " "Info: Total interconnect delay = 7.791 ns ( 79.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.797 ns" { rwba[0] Decoder0~0 B[6] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.797 ns" { rwba[0] {} rwba[0]~combout {} Decoder0~0 {} B[6] {} } { 0.000ns 0.000ns 6.735ns 1.056ns } { 0.000ns 0.945ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns B\[6\] 3 REG LCFF_X4_Y2_N21 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X4_Y2_N21; Fanout = 2; REG Node = 'B\[6\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl B[6] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl B[6] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} B[6] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.797 ns" { rwba[0] Decoder0~0 B[6] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.797 ns" { rwba[0] {} rwba[0]~combout {} Decoder0~0 {} B[6] {} } { 0.000ns 0.000ns 6.735ns 1.056ns } { 0.000ns 0.945ns 0.206ns 0.855ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl B[6] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} B[6] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d\[1\] B\[1\] 12.890 ns register " "Info: tco from clock \"clk\" to destination pin \"d\[1\]\" through register \"B\[1\]\" is 12.890 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.834 ns) + CELL(0.666 ns) 2.743 ns B\[1\] 3 REG LCFF_X3_Y1_N13 2 " "Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X3_Y1_N13; Fanout = 2; REG Node = 'B\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk~clkctrl B[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.38 % ) " "Info: Total cell delay = 1.766 ns ( 64.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.977 ns ( 35.62 % ) " "Info: Total interconnect delay = 0.977 ns ( 35.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl B[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} B[1] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.843 ns + Longest register pin " "Info: + Longest register to pin delay is 9.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns B\[1\] 1 REG LCFF_X3_Y1_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y1_N13; Fanout = 2; REG Node = 'B\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.651 ns) 1.118 ns d~18 2 COMB LCCOMB_X3_Y1_N6 1 " "Info: 2: + IC(0.467 ns) + CELL(0.651 ns) = 1.118 ns; Loc. = LCCOMB_X3_Y1_N6; Fanout = 1; COMB Node = 'd~18'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { B[1] d~18 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.415 ns) + CELL(0.624 ns) 3.157 ns d~19 3 COMB LCCOMB_X4_Y2_N4 1 " "Info: 3: + IC(1.415 ns) + CELL(0.624 ns) = 3.157 ns; Loc. = LCCOMB_X4_Y2_N4; Fanout = 1; COMB Node = 'd~19'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { d~18 d~19 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.630 ns) + CELL(3.056 ns) 9.843 ns d\[1\] 4 PIN PIN_92 0 " "Info: 4: + IC(3.630 ns) + CELL(3.056 ns) = 9.843 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'd\[1\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.686 ns" { d~19 d[1] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.331 ns ( 44.00 % ) " "Info: Total cell delay = 4.331 ns ( 44.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.512 ns ( 56.00 % ) " "Info: Total interconnect delay = 5.512 ns ( 56.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { B[1] d~18 d~19 d[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { B[1] {} d~18 {} d~19 {} d[1] {} } { 0.000ns 0.467ns 1.415ns 3.630ns } { 0.000ns 0.651ns 0.624ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clk clk~clkctrl B[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clk {} clk~combout {} clk~clkctrl {} B[1] {} } { 0.000ns 0.000ns 0.143ns 0.834ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "9.843 ns" { B[1] d~18 d~19 d[1] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "9.843 ns" { B[1] {} d~18 {} d~19 {} d[1] {} } { 0.000ns 0.467ns 1.415ns 3.630ns } { 0.000ns 0.651ns 0.624ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rwba\[0\] d\[3\] 17.101 ns Longest " "Info: Longest tpd from source pin \"rwba\[0\]\" to destination pin \"d\[3\]\" is 17.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns rwba\[0\] 1 PIN PIN_7 11 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_7; Fanout = 11; PIN Node = 'rwba\[0\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { rwba[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.747 ns) + CELL(0.580 ns) 8.272 ns d~22 2 COMB LCCOMB_X3_Y1_N30 1 " "Info: 2: + IC(6.747 ns) + CELL(0.580 ns) = 8.272 ns; Loc. = LCCOMB_X3_Y1_N30; Fanout = 1; COMB Node = 'd~22'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.327 ns" { rwba[0] d~22 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.624 ns) 10.374 ns d~23 3 COMB LCCOMB_X4_Y2_N8 1 " "Info: 3: + IC(1.478 ns) + CELL(0.624 ns) = 10.374 ns; Loc. = LCCOMB_X4_Y2_N8; Fanout = 1; COMB Node = 'd~23'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { d~22 d~23 } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.671 ns) + CELL(3.056 ns) 17.101 ns d\[3\] 4 PIN PIN_94 0 " "Info: 4: + IC(3.671 ns) + CELL(3.056 ns) = 17.101 ns; Loc. = PIN_94; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.727 ns" { d~23 d[3] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.205 ns ( 30.44 % ) " "Info: Total cell delay = 5.205 ns ( 30.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.896 ns ( 69.56 % ) " "Info: Total interconnect delay = 11.896 ns ( 69.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "17.101 ns" { rwba[0] d~22 d~23 d[3] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "17.101 ns" { rwba[0] {} rwba[0]~combout {} d~22 {} d~23 {} d[3] {} } { 0.000ns 0.000ns 6.747ns 1.478ns 3.671ns } { 0.000ns 0.945ns 0.580ns 0.624ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "C\[0\] i\[0\] clk 0.131 ns register " "Info: th for register \"C\[0\]\" (data pin = \"i\[0\]\", clock pin = \"clk\") is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.742 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.742 ns C\[0\] 3 REG LCFF_X4_Y2_N17 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.742 ns; Loc. = LCFF_X4_Y2_N17; Fanout = 2; REG Node = 'C\[0\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clk~clkctrl C[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.41 % ) " "Info: Total cell delay = 1.766 ns ( 64.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.59 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl C[0] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} C[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.917 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns i\[0\] 1 PIN PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 3; PIN Node = 'i\[0\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { i[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.460 ns) 2.917 ns C\[0\] 2 REG LCFF_X4_Y2_N17 2 " "Info: 2: + IC(1.367 ns) + CELL(0.460 ns) = 2.917 ns; Loc. = LCFF_X4_Y2_N17; Fanout = 2; REG Node = 'C\[0\]'" {  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { i[0] C[0] } "NODE_NAME" } } { "reg_group.v" "" { Text "E:/Quartus II/quartus/AAAelectronic-file/reg_group/reg_group.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.550 ns ( 53.14 % ) " "Info: Total cell delay = 1.550 ns ( 53.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.367 ns ( 46.86 % ) " "Info: Total interconnect delay = 1.367 ns ( 46.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { i[0] C[0] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { i[0] {} i[0]~combout {} C[0] {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 1.090ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.742 ns" { clk clk~clkctrl C[0] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.742 ns" { clk {} clk~combout {} clk~clkctrl {} C[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { i[0] C[0] } "NODE_NAME" } } { "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { i[0] {} i[0]~combout {} C[0] {} } { 0.000ns 0.000ns 1.367ns } { 0.000ns 1.090ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 03 20:33:02 2022 " "Info: Processing ended: Sat Dec 03 20:33:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
