Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Oct 31 17:01:08 2021
| Host         : DESKTOP-98G2N7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.834        0.000                      0                  464        0.037        0.000                      0                  464        3.750        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.834        0.000                      0                  464        0.037        0.000                      0                  464        3.750        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.834ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.145ns (23.451%)  route 3.738ns (76.549%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.833    10.138    uart/r_cont_unos_next_0
    SLICE_X9Y120         FDRE                                         r  uart/r_cont_unos_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X9Y120         FDRE                                         r  uart/r_cont_unos_reg[19]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.205    14.972    uart/r_cont_unos_reg[19]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 1.145ns (23.451%)  route 3.738ns (76.549%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.833    10.138    uart/r_cont_unos_next_0
    SLICE_X9Y120         FDRE                                         r  uart/r_cont_unos_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X9Y120         FDRE                                         r  uart/r_cont_unos_reg[20]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y120         FDRE (Setup_fdre_C_CE)      -0.205    14.972    uart/r_cont_unos_reg[20]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.145ns (24.074%)  route 3.611ns (75.926%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.706    10.011    uart/r_cont_unos_next_0
    SLICE_X9Y119         FDRE                                         r  uart/r_cont_unos_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X9Y119         FDRE                                         r  uart/r_cont_unos_reg[15]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y119         FDRE (Setup_fdre_C_CE)      -0.205    14.972    uart/r_cont_unos_reg[15]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             4.961ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.756ns  (logic 1.145ns (24.074%)  route 3.611ns (75.926%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.706    10.011    uart/r_cont_unos_next_0
    SLICE_X9Y119         FDRE                                         r  uart/r_cont_unos_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X9Y119         FDRE                                         r  uart/r_cont_unos_reg[21]/C
                         clock pessimism              0.267    15.212    
                         clock uncertainty           -0.035    15.177    
    SLICE_X9Y119         FDRE (Setup_fdre_C_CE)      -0.205    14.972    uart/r_cont_unos_reg[21]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -10.011    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.145ns (24.191%)  route 3.588ns (75.809%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.683     9.988    uart/r_cont_unos_next_0
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[10]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    15.022    uart/r_cont_unos_reg[10]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.145ns (24.191%)  route 3.588ns (75.809%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.683     9.988    uart/r_cont_unos_next_0
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[17]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    15.022    uart/r_cont_unos_reg[17]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.145ns (24.191%)  route 3.588ns (75.809%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.683     9.988    uart/r_cont_unos_next_0
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[18]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    15.022    uart/r_cont_unos_reg[18]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.145ns (24.191%)  route 3.588ns (75.809%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.683     9.988    uart/r_cont_unos_next_0
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[1]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    15.022    uart/r_cont_unos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.145ns (24.191%)  route 3.588ns (75.809%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.683     9.988    uart/r_cont_unos_next_0
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[25]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    15.022    uart/r_cont_unos_reg[25]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 uart/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/r_cont_unos_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 1.145ns (24.191%)  route 3.588ns (75.809%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.734     5.255    uart/CLK
    SLICE_X10Y115        FDRE                                         r  uart/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y115        FDRE (Prop_fdre_C_Q)         0.478     5.733 f  uart/count_reg[4]/Q
                         net (fo=2, routed)           0.861     6.594    uart/count[4]
    SLICE_X10Y115        LUT4 (Prop_lut4_I1_O)        0.295     6.889 f  uart/t_state[4]_i_5/O
                         net (fo=1, routed)           0.452     7.341    uart/t_state[4]_i_5_n_0
    SLICE_X9Y115         LUT6 (Prop_lut6_I4_O)        0.124     7.465 r  uart/t_state[4]_i_3/O
                         net (fo=30, routed)          0.839     8.305    uart/t_state[4]_i_3_n_0
    SLICE_X13Y117        LUT5 (Prop_lut5_I4_O)        0.124     8.429 f  uart/r_state[4]_i_5/O
                         net (fo=10, routed)          0.752     9.181    uart/r_state[4]_i_5_n_0
    SLICE_X12Y117        LUT5 (Prop_lut5_I3_O)        0.124     9.305 r  uart/r_cont_unos[31]_i_1/O
                         net (fo=32, routed)          0.683     9.988    uart/r_cont_unos_next_0
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         1.604    14.945    uart/CLK
    SLICE_X10Y120        FDRE                                         r  uart/r_cont_unos_reg[29]/C
                         clock pessimism              0.281    15.226    
                         clock uncertainty           -0.035    15.191    
    SLICE_X10Y120        FDRE (Setup_fdre_C_CE)      -0.169    15.022    uart/r_cont_unos_reg[29]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 uart/r_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.664     1.548    uart/CLK
    SLICE_X7Y122         FDRE                                         r  uart/r_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  uart/r_data_reg[0]/Q
                         net (fo=1, routed)           0.056     1.745    fifo/r_memoria_reg_0_7_0_5/DIA0
    SLICE_X6Y122         RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.935     2.063    fifo/r_memoria_reg_0_7_0_5/WCLK
    SLICE_X6Y122         RAMD32                                       r  fifo/r_memoria_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.561    
    SLICE_X6Y122         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.708    fifo/r_memoria_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMD32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMS32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMS32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 fifo/t_write_ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/t_memoria_reg_0_7_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.086%)  route 0.229ns (61.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.670     1.554    fifo/clock_IBUF_BUFG
    SLICE_X0Y116         FDRE                                         r  fifo/t_write_ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.141     1.695 r  fifo/t_write_ptr_reg[2]/Q
                         net (fo=19, routed)          0.229     1.924    fifo/t_memoria_reg_0_7_0_5/ADDRD2
    SLICE_X2Y116         RAMS32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.943     2.071    fifo/t_memoria_reg_0_7_0_5/WCLK
    SLICE_X2Y116         RAMS32                                       r  fifo/t_memoria_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.503     1.568    
    SLICE_X2Y116         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     1.822    fifo/t_memoria_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart/r_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo/r_memoria_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.665     1.549    uart/CLK
    SLICE_X7Y120         FDRE                                         r  uart/r_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y120         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  uart/r_data_reg[6]/Q
                         net (fo=2, routed)           0.124     1.814    fifo/r_memoria_reg_0_7_6_7/DIA0
    SLICE_X6Y121         RAMD32                                       r  fifo/r_memoria_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=215, routed)         0.936     2.064    fifo/r_memoria_reg_0_7_6_7/WCLK
    SLICE_X6Y121         RAMD32                                       r  fifo/r_memoria_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.502     1.562    
    SLICE_X6Y121         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.709    fifo/r_memoria_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y115   fifo/i_reg[0]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X7Y123   fifo/r_empty_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y123   fifo/r_write_ptr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y123   fifo/r_write_ptr_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y123   fifo/r_write_ptr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X0Y116   fifo/t_empty_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y116   fifo/t_full_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y116   fifo/t_read_ptr_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y116   fifo/t_read_ptr_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y115   fifo/t_memoria_reg_0_7_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y115   fifo/t_memoria_reg_0_7_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y122   fifo/r_memoria_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y121   fifo/r_memoria_reg_0_7_6_7/RAMB_D1/CLK



