Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Tue Apr  9 13:52:54 2024
| Host         : DESKTOP-RR47J6M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AES_Testbenchsp_timing_summary_routed.rpt -pb AES_Testbenchsp_timing_summary_routed.pb -rpx AES_Testbenchsp_timing_summary_routed.rpx -warn_on_violation
| Design       : AES_Testbenchsp
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    250         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (250)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (609)
5. checking no_input_delay (3)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (250)
--------------------------
 There are 250 register/latch pins with no clock driven by root clock pin: divider_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (609)
--------------------------------------------------
 There are 609 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.797        0.000                      0                   15        0.324        0.000                      0                   15        4.500        0.000                       0                    16  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.797        0.000                      0                   15        0.324        0.000                      0                   15        4.500        0.000                       0                    16  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.797ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.797ns  (required time - arrival time)
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.924ns (28.613%)  route 2.305ns (71.387%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.584     6.127    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.223 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         1.721     7.945    CLK_OBUF_BUFG
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.372     8.317 r  divider_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.317    divider_reg[12]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.114    divider_reg[14]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  6.797    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.404ns  (logic 1.692ns (70.382%)  route 0.712ns (29.618%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    divider_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.490 r  divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.490    divider_reg[12]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[13]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    divider_reg[13]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.581ns (68.949%)  route 0.712ns (31.051%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.156 r  divider_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.156    divider_reg[8]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.379 r  divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.379    divider_reg[12]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.446    14.787    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    divider_reg[12]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 1.578ns (68.908%)  route 0.712ns (31.092%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  divider_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.376    divider_reg[8]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  divider_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.269ns  (logic 1.557ns (68.620%)  route 0.712ns (31.380%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.355 r  divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.355    divider_reg[8]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 1.483ns (67.562%)  route 0.712ns (32.438%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.281 r  divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.281    divider_reg[8]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 1.467ns (67.324%)  route 0.712ns (32.676%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  divider_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    divider_reg[4]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.265 r  divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.265    divider_reg[8]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[8]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.823    

Slack (MET) :             7.826ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 1.464ns (67.279%)  route 0.712ns (32.721%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  divider_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.262    divider_reg[4]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[5]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  7.826    

Slack (MET) :             7.847ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 1.443ns (66.960%)  route 0.712ns (33.040%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.241    divider_reg[4]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[7]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  7.847    

Slack (MET) :             7.921ns  (required time - arrival time)
  Source:                 divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 1.369ns (65.785%)  route 0.712ns (34.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  divider_reg[1]/Q
                         net (fo=1, routed)           0.712     6.254    divider_reg_n_0_[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.928 r  divider_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    divider_reg[0]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.167    divider_reg[4]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    divider_reg[6]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  7.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.875 r  divider_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    divider_reg[0]_i_1_n_7
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[11]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[11]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[8]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[3]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[3]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[0]_i_1_n_4
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.658%)  route 0.183ns (42.342%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[7]/Q
                         net (fo=1, routed)           0.183     1.770    divider_reg_n_0_[7]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    divider_reg[4]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.176     1.765    divider_reg_n_0_[12]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  divider_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    divider_reg[12]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    divider_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.911 r  divider_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.911    divider_reg[0]_i_1_n_6
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 divider_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[12]/Q
                         net (fo=1, routed)           0.176     1.765    divider_reg_n_0_[12]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.916 r  divider_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.916    divider_reg[12]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  divider_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.833     1.960    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[13]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    divider_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[4]/Q
                         net (fo=1, routed)           0.222     1.809    divider_reg_n_0_[4]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    divider_reg[4]_i_1_n_7
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  divider_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 divider_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.516%)  route 0.222ns (46.484%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  divider_reg[8]/Q
                         net (fo=1, routed)           0.222     1.809    divider_reg_n_0_[8]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.924 r  divider_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    divider_reg[8]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  divider_reg[8]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.332ns (65.795%)  route 0.173ns (34.205%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  divider_reg[0]/Q
                         net (fo=1, routed)           0.173     1.760    divider_reg_n_0_[0]
    SLICE_X36Y44         LUT1 (Prop_lut1_I0_O)        0.045     1.805 r  divider[0]_i_2/O
                         net (fo=1, routed)           0.000     1.805    divider[0]_i_2_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     1.951 r  divider_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.951    divider_reg[0]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  divider_reg[2]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   divider_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   divider_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   divider_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   divider_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           631 Endpoints
Min Delay           631 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SO
                            (input port)
  Destination:            SO_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.485ns  (logic 4.968ns (39.789%)  route 7.517ns (60.211%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  SO (IN)
                         net (fo=0)                   0.000     0.000    SO
    M19                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  SO_IBUF_inst/O
                         net (fo=129, routed)         7.517     8.981    SO_AES_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.503    12.485 r  SO_AES_OBUF_inst/O
                         net (fo=0)                   0.000    12.485    SO_AES
    J3                                                                r  SO_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BSY
                            (input port)
  Destination:            BSY_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.502ns  (logic 4.947ns (47.102%)  route 5.556ns (52.898%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  BSY (IN)
                         net (fo=0)                   0.000     0.000    BSY
    P17                  IBUF (Prop_ibuf_I_O)         1.442     1.442 r  BSY_IBUF_inst/O
                         net (fo=4, routed)           5.556     6.997    BSY_AES_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.502 r  BSY_AES_OBUF_inst/O
                         net (fo=0)                   0.000    10.502    BSY_AES
    J1                                                                r  BSY_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 testpassed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            testpassed
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.023ns (47.951%)  route 4.367ns (52.049%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y70         FDRE                         0.000     0.000 r  testpassed_reg/C
    SLICE_X10Y70         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  testpassed_reg/Q
                         net (fo=1, routed)           4.367     4.885    testpassed_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.389 r  testpassed_OBUF_inst/O
                         net (fo=0)                   0.000     8.389    testpassed
    U16                                                               r  testpassed (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.383ns  (logic 1.204ns (14.363%)  route 7.179ns (85.637%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  i_reg[4]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[4]/Q
                         net (fo=18, routed)          1.650     2.106    i_reg_n_0_[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.124     2.230 f  cntr[31]_i_11/O
                         net (fo=5, routed)           1.323     3.553    cntr[31]_i_11_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.152     3.705 r  i[31]_i_17/O
                         net (fo=2, routed)           0.815     4.520    i[31]_i_17_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.348     4.868 f  SCAN_OUT_REG[126]_i_2/O
                         net (fo=80, routed)          2.794     7.663    SCAN_OUT_REG[126]_i_2_n_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.787 r  SCAN_OUT_REG[12]_i_1/O
                         net (fo=1, routed)           0.596     8.383    p_0_in[12]
    SLICE_X10Y58         FDRE                                         r  SCAN_OUT_REG_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SI_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            SI_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 3.946ns (47.180%)  route 4.418ns (52.820%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE                         0.000     0.000 r  SI_reg_lopt_replica/C
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SI_reg_lopt_replica/Q
                         net (fo=1, routed)           4.418     4.874    SI_reg_lopt_replica_1
    G2                   OBUF (Prop_obuf_I_O)         3.490     8.363 r  SI_AES_OBUF_inst/O
                         net (fo=0)                   0.000     8.363    SI_AES
    G2                                                                r  SI_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[41]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.325ns  (logic 1.204ns (14.462%)  route 7.121ns (85.538%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  i_reg[4]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[4]/Q
                         net (fo=18, routed)          1.650     2.106    i_reg_n_0_[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.124     2.230 f  cntr[31]_i_11/O
                         net (fo=5, routed)           1.323     3.553    cntr[31]_i_11_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.152     3.705 r  i[31]_i_17/O
                         net (fo=2, routed)           0.815     4.520    i[31]_i_17_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.348     4.868 f  SCAN_OUT_REG[126]_i_2/O
                         net (fo=80, routed)          2.674     7.543    SCAN_OUT_REG[126]_i_2_n_0
    SLICE_X8Y58          LUT6 (Prop_lut6_I2_O)        0.124     7.667 r  SCAN_OUT_REG[41]_i_1/O
                         net (fo=1, routed)           0.658     8.325    p_0_in[41]
    SLICE_X8Y57          FDRE                                         r  SCAN_OUT_REG_reg[41]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SE_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE)
  Destination:            SE_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.281ns  (logic 4.025ns (48.604%)  route 4.256ns (51.396%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDSE                         0.000     0.000 r  SE_reg_lopt_replica/C
    SLICE_X2Y65          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  SE_reg_lopt_replica/Q
                         net (fo=1, routed)           4.256     4.774    SE_reg_lopt_replica_1
    G3                   OBUF (Prop_obuf_I_O)         3.507     8.281 r  SE_AES_OBUF_inst/O
                         net (fo=0)                   0.000     8.281    SE_AES
    G3                                                                r  SE_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EN_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.211ns  (logic 3.964ns (48.275%)  route 4.247ns (51.725%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE                         0.000     0.000 r  EN_reg_lopt_replica/C
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  EN_reg_lopt_replica/Q
                         net (fo=1, routed)           4.247     4.703    EN_reg_lopt_replica_1
    J2                   OBUF (Prop_obuf_I_O)         3.508     8.211 r  EN_AES_OBUF_inst/O
                         net (fo=0)                   0.000     8.211    EN_AES
    J2                                                                r  EN_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.206ns  (logic 1.204ns (14.672%)  route 7.002ns (85.328%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  i_reg[4]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[4]/Q
                         net (fo=18, routed)          1.650     2.106    i_reg_n_0_[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.124     2.230 f  cntr[31]_i_11/O
                         net (fo=5, routed)           1.323     3.553    cntr[31]_i_11_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.152     3.705 r  i[31]_i_17/O
                         net (fo=2, routed)           0.815     4.520    i[31]_i_17_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.348     4.868 f  SCAN_OUT_REG[126]_i_2/O
                         net (fo=80, routed)          2.814     7.683    SCAN_OUT_REG[126]_i_2_n_0
    SLICE_X12Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.807 r  SCAN_OUT_REG[7]_i_1/O
                         net (fo=1, routed)           0.399     8.206    p_0_in[7]
    SLICE_X12Y59         FDRE                                         r  SCAN_OUT_REG_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SCAN_OUT_REG_reg[51]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 1.204ns (14.678%)  route 6.999ns (85.322%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE                         0.000     0.000 r  i_reg[4]/C
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  i_reg[4]/Q
                         net (fo=18, routed)          1.650     2.106    i_reg_n_0_[4]
    SLICE_X2Y63          LUT4 (Prop_lut4_I1_O)        0.124     2.230 f  cntr[31]_i_11/O
                         net (fo=5, routed)           1.323     3.553    cntr[31]_i_11_n_0
    SLICE_X6Y64          LUT5 (Prop_lut5_I0_O)        0.152     3.705 r  i[31]_i_17/O
                         net (fo=2, routed)           0.815     4.520    i[31]_i_17_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I1_O)        0.348     4.868 f  SCAN_OUT_REG[126]_i_2/O
                         net (fo=80, routed)          2.887     7.756    SCAN_OUT_REG[126]_i_2_n_0
    SLICE_X13Y63         LUT6 (Prop_lut6_I2_O)        0.124     7.880 r  SCAN_OUT_REG[51]_i_1/O
                         net (fo=1, routed)           0.323     8.203    p_0_in[51]
    SLICE_X14Y63         FDRE                                         r  SCAN_OUT_REG_reg[51]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.275%)  route 0.139ns (49.725%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.139     0.280    timer0
    SLICE_X3Y68          FDRE                                         r  timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_csbutton_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.377%)  route 0.091ns (28.623%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[2]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_csbutton_reg[2]/Q
                         net (fo=36, routed)          0.091     0.219    FSM_onehot_csbutton_reg_n_0_[2]
    SLICE_X0Y68          LUT5 (Prop_lut5_I0_O)        0.099     0.318 r  FSM_onehot_csbutton[0]_i_1/O
                         net (fo=1, routed)           0.000     0.318    FSM_onehot_csbutton[0]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  FSM_onehot_csbutton_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_csbutton_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timer_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.019%)  route 0.203ns (58.981%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  FSM_onehot_csbutton_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_csbutton_reg[0]/Q
                         net (fo=35, routed)          0.203     0.344    timer0
    SLICE_X3Y69          FDRE                                         r  timer_reg[0]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 4.072ns (52.433%)  route 3.694ns (47.567%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.584     6.127    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.223 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         3.110     9.333    CLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         3.520    12.853 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.853    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.737ns  (logic 4.060ns (52.475%)  route 3.677ns (47.525%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.584     6.127    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.223 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         3.093     9.316    CLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         3.508    12.824 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.824    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.568ns  (logic 4.063ns (53.692%)  route 3.505ns (46.308%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.584     6.127    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.223 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         2.921     9.144    CLK_OBUF_BUFG
    M2                   OBUF (Prop_obuf_I_O)         3.511    12.655 r  SCLK_AES_OBUF_inst/O
                         net (fo=0)                   0.000    12.655    SCLK_AES
    M2                                                                r  SCLK_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.562ns  (logic 4.055ns (53.628%)  route 3.507ns (46.372%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          1.566     5.087    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.584     6.127    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.223 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         2.923     9.146    CLK_OBUF_BUFG
    L3                   OBUF (Prop_obuf_I_O)         3.503    12.649 r  CLK_AES_OBUF_inst/O
                         net (fo=0)                   0.000    12.649    CLK_AES
    L3                                                                r  CLK_AES (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.332ns  (logic 1.371ns (58.816%)  route 0.960ns (41.184%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.216     1.804    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         0.744     2.574    CLK_OBUF_BUFG
    L3                   OBUF (Prop_obuf_I_O)         1.204     3.779 r  CLK_AES_OBUF_inst/O
                         net (fo=0)                   0.000     3.779    CLK_AES
    L3                                                                r  CLK_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK_AES
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.379ns (59.007%)  route 0.958ns (40.993%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.216     1.804    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         0.742     2.572    CLK_OBUF_BUFG
    M2                   OBUF (Prop_obuf_I_O)         1.212     3.785 r  SCLK_AES_OBUF_inst/O
                         net (fo=0)                   0.000     3.785    SCLK_AES
    M2                                                                r  SCLK_AES (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.376ns (57.127%)  route 1.033ns (42.873%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.216     1.804    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         0.817     2.647    CLK_OBUF_BUFG
    A17                  OBUF (Prop_obuf_I_O)         1.209     3.856 r  SCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.856    SCLK
    A17                                                               r  SCLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.388ns (57.077%)  route 1.044ns (42.923%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=15, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  divider_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  divider_reg[14]/Q
                         net (fo=1, routed)           0.216     1.804    CLK_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.830 r  CLK_OBUF_BUFG_inst/O
                         net (fo=255, routed)         0.828     2.658    CLK_OBUF_BUFG
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.879 r  CLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.879    CLK
    A14                                                               r  CLK (OUT)
  -------------------------------------------------------------------    -------------------





