
Xrobot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acd4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000308  0800ae64  0800ae64  0001ae64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b16c  0800b16c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800b16c  0800b16c  0001b16c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b174  0800b174  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b174  0800b174  0001b174  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b178  0800b178  0001b178  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800b17c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          00004f38  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004fac  20004fac  00020074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002138f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000049ec  00000000  00000000  00041433  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001988  00000000  00000000  00045e20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000017a0  00000000  00000000  000477a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006cd3  00000000  00000000  00048f48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e22a  00000000  00000000  0004fc1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d11c7  00000000  00000000  0006de45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013f00c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000719c  00000000  00000000  0013f05c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ae4c 	.word	0x0800ae4c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800ae4c 	.word	0x0800ae4c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b974 	b.w	8000570 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468e      	mov	lr, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14d      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4694      	mov	ip, r2
 80002b2:	d969      	bls.n	8000388 <__udivmoddi4+0xe8>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b152      	cbz	r2, 80002d0 <__udivmoddi4+0x30>
 80002ba:	fa01 f302 	lsl.w	r3, r1, r2
 80002be:	f1c2 0120 	rsb	r1, r2, #32
 80002c2:	fa20 f101 	lsr.w	r1, r0, r1
 80002c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ca:	ea41 0e03 	orr.w	lr, r1, r3
 80002ce:	4094      	lsls	r4, r2
 80002d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002d4:	0c21      	lsrs	r1, r4, #16
 80002d6:	fbbe f6f8 	udiv	r6, lr, r8
 80002da:	fa1f f78c 	uxth.w	r7, ip
 80002de:	fb08 e316 	mls	r3, r8, r6, lr
 80002e2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002e6:	fb06 f107 	mul.w	r1, r6, r7
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f6:	f080 811f 	bcs.w	8000538 <__udivmoddi4+0x298>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 811c 	bls.w	8000538 <__udivmoddi4+0x298>
 8000300:	3e02      	subs	r6, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a5b      	subs	r3, r3, r1
 8000306:	b2a4      	uxth	r4, r4
 8000308:	fbb3 f0f8 	udiv	r0, r3, r8
 800030c:	fb08 3310 	mls	r3, r8, r0, r3
 8000310:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000314:	fb00 f707 	mul.w	r7, r0, r7
 8000318:	42a7      	cmp	r7, r4
 800031a:	d90a      	bls.n	8000332 <__udivmoddi4+0x92>
 800031c:	eb1c 0404 	adds.w	r4, ip, r4
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295
 8000324:	f080 810a 	bcs.w	800053c <__udivmoddi4+0x29c>
 8000328:	42a7      	cmp	r7, r4
 800032a:	f240 8107 	bls.w	800053c <__udivmoddi4+0x29c>
 800032e:	4464      	add	r4, ip
 8000330:	3802      	subs	r0, #2
 8000332:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000336:	1be4      	subs	r4, r4, r7
 8000338:	2600      	movs	r6, #0
 800033a:	b11d      	cbz	r5, 8000344 <__udivmoddi4+0xa4>
 800033c:	40d4      	lsrs	r4, r2
 800033e:	2300      	movs	r3, #0
 8000340:	e9c5 4300 	strd	r4, r3, [r5]
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0xc2>
 800034e:	2d00      	cmp	r5, #0
 8000350:	f000 80ef 	beq.w	8000532 <__udivmoddi4+0x292>
 8000354:	2600      	movs	r6, #0
 8000356:	e9c5 0100 	strd	r0, r1, [r5]
 800035a:	4630      	mov	r0, r6
 800035c:	4631      	mov	r1, r6
 800035e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000362:	fab3 f683 	clz	r6, r3
 8000366:	2e00      	cmp	r6, #0
 8000368:	d14a      	bne.n	8000400 <__udivmoddi4+0x160>
 800036a:	428b      	cmp	r3, r1
 800036c:	d302      	bcc.n	8000374 <__udivmoddi4+0xd4>
 800036e:	4282      	cmp	r2, r0
 8000370:	f200 80f9 	bhi.w	8000566 <__udivmoddi4+0x2c6>
 8000374:	1a84      	subs	r4, r0, r2
 8000376:	eb61 0303 	sbc.w	r3, r1, r3
 800037a:	2001      	movs	r0, #1
 800037c:	469e      	mov	lr, r3
 800037e:	2d00      	cmp	r5, #0
 8000380:	d0e0      	beq.n	8000344 <__udivmoddi4+0xa4>
 8000382:	e9c5 4e00 	strd	r4, lr, [r5]
 8000386:	e7dd      	b.n	8000344 <__udivmoddi4+0xa4>
 8000388:	b902      	cbnz	r2, 800038c <__udivmoddi4+0xec>
 800038a:	deff      	udf	#255	; 0xff
 800038c:	fab2 f282 	clz	r2, r2
 8000390:	2a00      	cmp	r2, #0
 8000392:	f040 8092 	bne.w	80004ba <__udivmoddi4+0x21a>
 8000396:	eba1 010c 	sub.w	r1, r1, ip
 800039a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800039e:	fa1f fe8c 	uxth.w	lr, ip
 80003a2:	2601      	movs	r6, #1
 80003a4:	0c20      	lsrs	r0, r4, #16
 80003a6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003aa:	fb07 1113 	mls	r1, r7, r3, r1
 80003ae:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003b2:	fb0e f003 	mul.w	r0, lr, r3
 80003b6:	4288      	cmp	r0, r1
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x12c>
 80003ba:	eb1c 0101 	adds.w	r1, ip, r1
 80003be:	f103 38ff 	add.w	r8, r3, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x12a>
 80003c4:	4288      	cmp	r0, r1
 80003c6:	f200 80cb 	bhi.w	8000560 <__udivmoddi4+0x2c0>
 80003ca:	4643      	mov	r3, r8
 80003cc:	1a09      	subs	r1, r1, r0
 80003ce:	b2a4      	uxth	r4, r4
 80003d0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003d4:	fb07 1110 	mls	r1, r7, r0, r1
 80003d8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003dc:	fb0e fe00 	mul.w	lr, lr, r0
 80003e0:	45a6      	cmp	lr, r4
 80003e2:	d908      	bls.n	80003f6 <__udivmoddi4+0x156>
 80003e4:	eb1c 0404 	adds.w	r4, ip, r4
 80003e8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003ec:	d202      	bcs.n	80003f4 <__udivmoddi4+0x154>
 80003ee:	45a6      	cmp	lr, r4
 80003f0:	f200 80bb 	bhi.w	800056a <__udivmoddi4+0x2ca>
 80003f4:	4608      	mov	r0, r1
 80003f6:	eba4 040e 	sub.w	r4, r4, lr
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	e79c      	b.n	800033a <__udivmoddi4+0x9a>
 8000400:	f1c6 0720 	rsb	r7, r6, #32
 8000404:	40b3      	lsls	r3, r6
 8000406:	fa22 fc07 	lsr.w	ip, r2, r7
 800040a:	ea4c 0c03 	orr.w	ip, ip, r3
 800040e:	fa20 f407 	lsr.w	r4, r0, r7
 8000412:	fa01 f306 	lsl.w	r3, r1, r6
 8000416:	431c      	orrs	r4, r3
 8000418:	40f9      	lsrs	r1, r7
 800041a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800041e:	fa00 f306 	lsl.w	r3, r0, r6
 8000422:	fbb1 f8f9 	udiv	r8, r1, r9
 8000426:	0c20      	lsrs	r0, r4, #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fb09 1118 	mls	r1, r9, r8, r1
 8000430:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000434:	fb08 f00e 	mul.w	r0, r8, lr
 8000438:	4288      	cmp	r0, r1
 800043a:	fa02 f206 	lsl.w	r2, r2, r6
 800043e:	d90b      	bls.n	8000458 <__udivmoddi4+0x1b8>
 8000440:	eb1c 0101 	adds.w	r1, ip, r1
 8000444:	f108 3aff 	add.w	sl, r8, #4294967295
 8000448:	f080 8088 	bcs.w	800055c <__udivmoddi4+0x2bc>
 800044c:	4288      	cmp	r0, r1
 800044e:	f240 8085 	bls.w	800055c <__udivmoddi4+0x2bc>
 8000452:	f1a8 0802 	sub.w	r8, r8, #2
 8000456:	4461      	add	r1, ip
 8000458:	1a09      	subs	r1, r1, r0
 800045a:	b2a4      	uxth	r4, r4
 800045c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000460:	fb09 1110 	mls	r1, r9, r0, r1
 8000464:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000468:	fb00 fe0e 	mul.w	lr, r0, lr
 800046c:	458e      	cmp	lr, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x1e2>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f100 34ff 	add.w	r4, r0, #4294967295
 8000478:	d26c      	bcs.n	8000554 <__udivmoddi4+0x2b4>
 800047a:	458e      	cmp	lr, r1
 800047c:	d96a      	bls.n	8000554 <__udivmoddi4+0x2b4>
 800047e:	3802      	subs	r0, #2
 8000480:	4461      	add	r1, ip
 8000482:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000486:	fba0 9402 	umull	r9, r4, r0, r2
 800048a:	eba1 010e 	sub.w	r1, r1, lr
 800048e:	42a1      	cmp	r1, r4
 8000490:	46c8      	mov	r8, r9
 8000492:	46a6      	mov	lr, r4
 8000494:	d356      	bcc.n	8000544 <__udivmoddi4+0x2a4>
 8000496:	d053      	beq.n	8000540 <__udivmoddi4+0x2a0>
 8000498:	b15d      	cbz	r5, 80004b2 <__udivmoddi4+0x212>
 800049a:	ebb3 0208 	subs.w	r2, r3, r8
 800049e:	eb61 010e 	sbc.w	r1, r1, lr
 80004a2:	fa01 f707 	lsl.w	r7, r1, r7
 80004a6:	fa22 f306 	lsr.w	r3, r2, r6
 80004aa:	40f1      	lsrs	r1, r6
 80004ac:	431f      	orrs	r7, r3
 80004ae:	e9c5 7100 	strd	r7, r1, [r5]
 80004b2:	2600      	movs	r6, #0
 80004b4:	4631      	mov	r1, r6
 80004b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	40d8      	lsrs	r0, r3
 80004c0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c4:	fa21 f303 	lsr.w	r3, r1, r3
 80004c8:	4091      	lsls	r1, r2
 80004ca:	4301      	orrs	r1, r0
 80004cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d0:	fa1f fe8c 	uxth.w	lr, ip
 80004d4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004d8:	fb07 3610 	mls	r6, r7, r0, r3
 80004dc:	0c0b      	lsrs	r3, r1, #16
 80004de:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004e2:	fb00 f60e 	mul.w	r6, r0, lr
 80004e6:	429e      	cmp	r6, r3
 80004e8:	fa04 f402 	lsl.w	r4, r4, r2
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x260>
 80004ee:	eb1c 0303 	adds.w	r3, ip, r3
 80004f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80004f6:	d22f      	bcs.n	8000558 <__udivmoddi4+0x2b8>
 80004f8:	429e      	cmp	r6, r3
 80004fa:	d92d      	bls.n	8000558 <__udivmoddi4+0x2b8>
 80004fc:	3802      	subs	r0, #2
 80004fe:	4463      	add	r3, ip
 8000500:	1b9b      	subs	r3, r3, r6
 8000502:	b289      	uxth	r1, r1
 8000504:	fbb3 f6f7 	udiv	r6, r3, r7
 8000508:	fb07 3316 	mls	r3, r7, r6, r3
 800050c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000510:	fb06 f30e 	mul.w	r3, r6, lr
 8000514:	428b      	cmp	r3, r1
 8000516:	d908      	bls.n	800052a <__udivmoddi4+0x28a>
 8000518:	eb1c 0101 	adds.w	r1, ip, r1
 800051c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000520:	d216      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 8000522:	428b      	cmp	r3, r1
 8000524:	d914      	bls.n	8000550 <__udivmoddi4+0x2b0>
 8000526:	3e02      	subs	r6, #2
 8000528:	4461      	add	r1, ip
 800052a:	1ac9      	subs	r1, r1, r3
 800052c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000530:	e738      	b.n	80003a4 <__udivmoddi4+0x104>
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e705      	b.n	8000344 <__udivmoddi4+0xa4>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e3      	b.n	8000304 <__udivmoddi4+0x64>
 800053c:	4618      	mov	r0, r3
 800053e:	e6f8      	b.n	8000332 <__udivmoddi4+0x92>
 8000540:	454b      	cmp	r3, r9
 8000542:	d2a9      	bcs.n	8000498 <__udivmoddi4+0x1f8>
 8000544:	ebb9 0802 	subs.w	r8, r9, r2
 8000548:	eb64 0e0c 	sbc.w	lr, r4, ip
 800054c:	3801      	subs	r0, #1
 800054e:	e7a3      	b.n	8000498 <__udivmoddi4+0x1f8>
 8000550:	4646      	mov	r6, r8
 8000552:	e7ea      	b.n	800052a <__udivmoddi4+0x28a>
 8000554:	4620      	mov	r0, r4
 8000556:	e794      	b.n	8000482 <__udivmoddi4+0x1e2>
 8000558:	4640      	mov	r0, r8
 800055a:	e7d1      	b.n	8000500 <__udivmoddi4+0x260>
 800055c:	46d0      	mov	r8, sl
 800055e:	e77b      	b.n	8000458 <__udivmoddi4+0x1b8>
 8000560:	3b02      	subs	r3, #2
 8000562:	4461      	add	r1, ip
 8000564:	e732      	b.n	80003cc <__udivmoddi4+0x12c>
 8000566:	4630      	mov	r0, r6
 8000568:	e709      	b.n	800037e <__udivmoddi4+0xde>
 800056a:	4464      	add	r4, ip
 800056c:	3802      	subs	r0, #2
 800056e:	e742      	b.n	80003f6 <__udivmoddi4+0x156>

08000570 <__aeabi_idiv0>:
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop

08000574 <ws2812Init>:

uint16_t g_led_data[(TOTALNUM*24)+CYCLE_RESET]={0,};//CYCLE_RESET of data = 0, not BIT_HIGH or BIT_LOW


void ws2812Init(uint32_t led_cnt)
{
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start_DMA(&htim8, TIM_CHANNEL_1, (uint16_t *)g_led_data, (TOTALNUM*24)+CYCLE_RESET);
 800057c:	23fc      	movs	r3, #252	; 0xfc
 800057e:	4a04      	ldr	r2, [pc, #16]	; (8000590 <ws2812Init+0x1c>)
 8000580:	2100      	movs	r1, #0
 8000582:	4804      	ldr	r0, [pc, #16]	; (8000594 <ws2812Init+0x20>)
 8000584:	f004 f984 	bl	8004890 <HAL_TIM_PWM_Start_DMA>
}
 8000588:	bf00      	nop
 800058a:	3708      	adds	r7, #8
 800058c:	46bd      	mov	sp, r7
 800058e:	bd80      	pop	{r7, pc}
 8000590:	20000090 	.word	0x20000090
 8000594:	20000458 	.word	0x20000458

08000598 <ws2812SetColor>:


void ws2812SetColor(uint32_t index, uint8_t red, uint8_t green, uint8_t blue)
{
 8000598:	b480      	push	{r7}
 800059a:	b08d      	sub	sp, #52	; 0x34
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	4608      	mov	r0, r1
 80005a2:	4611      	mov	r1, r2
 80005a4:	461a      	mov	r2, r3
 80005a6:	4603      	mov	r3, r0
 80005a8:	70fb      	strb	r3, [r7, #3]
 80005aa:	460b      	mov	r3, r1
 80005ac:	70bb      	strb	r3, [r7, #2]
 80005ae:	4613      	mov	r3, r2
 80005b0:	707b      	strb	r3, [r7, #1]
	uint32_t buf[TOTALNUM];

	buf[index] = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 80005b2:	78bb      	ldrb	r3, [r7, #2]
 80005b4:	021a      	lsls	r2, r3, #8
 80005b6:	78fb      	ldrb	r3, [r7, #3]
 80005b8:	4413      	add	r3, r2
 80005ba:	021a      	lsls	r2, r3, #8
 80005bc:	787b      	ldrb	r3, [r7, #1]
 80005be:	4413      	add	r3, r2
 80005c0:	461a      	mov	r2, r3
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	009b      	lsls	r3, r3, #2
 80005c6:	3330      	adds	r3, #48	; 0x30
 80005c8:	443b      	add	r3, r7
 80005ca:	f843 2c24 	str.w	r2, [r3, #-36]

	for(int i=0;i<24;i++)
 80005ce:	2300      	movs	r3, #0
 80005d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80005d2:	e02a      	b.n	800062a <ws2812SetColor+0x92>
	{
		if(buf[index]&(1<<i)) {g_led_data[(TOTALNUM-index)*24-i] = BIT_HIGH;}
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	009b      	lsls	r3, r3, #2
 80005d8:	3330      	adds	r3, #48	; 0x30
 80005da:	443b      	add	r3, r7
 80005dc:	f853 3c24 	ldr.w	r3, [r3, #-36]
 80005e0:	2101      	movs	r1, #1
 80005e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80005e4:	fa01 f202 	lsl.w	r2, r1, r2
 80005e8:	4013      	ands	r3, r2
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d00d      	beq.n	800060a <ws2812SetColor+0x72>
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	4613      	mov	r3, r2
 80005f2:	0092      	lsls	r2, r2, #2
 80005f4:	1a9b      	subs	r3, r3, r2
 80005f6:	00db      	lsls	r3, r3, #3
 80005f8:	461a      	mov	r2, r3
 80005fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80005fc:	1ad3      	subs	r3, r2, r3
 80005fe:	33c0      	adds	r3, #192	; 0xc0
 8000600:	4a0f      	ldr	r2, [pc, #60]	; (8000640 <ws2812SetColor+0xa8>)
 8000602:	2143      	movs	r1, #67	; 0x43
 8000604:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000608:	e00c      	b.n	8000624 <ws2812SetColor+0x8c>
		else {g_led_data[(TOTALNUM-index)*24-i] = BIT_LOW;}
 800060a:	687a      	ldr	r2, [r7, #4]
 800060c:	4613      	mov	r3, r2
 800060e:	0092      	lsls	r2, r2, #2
 8000610:	1a9b      	subs	r3, r3, r2
 8000612:	00db      	lsls	r3, r3, #3
 8000614:	461a      	mov	r2, r3
 8000616:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000618:	1ad3      	subs	r3, r2, r3
 800061a:	33c0      	adds	r3, #192	; 0xc0
 800061c:	4a08      	ldr	r2, [pc, #32]	; (8000640 <ws2812SetColor+0xa8>)
 800061e:	2121      	movs	r1, #33	; 0x21
 8000620:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0;i<24;i++)
 8000624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000626:	3301      	adds	r3, #1
 8000628:	62fb      	str	r3, [r7, #44]	; 0x2c
 800062a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800062c:	2b17      	cmp	r3, #23
 800062e:	ddd1      	ble.n	80005d4 <ws2812SetColor+0x3c>
	}
}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	3734      	adds	r7, #52	; 0x34
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	20000090 	.word	0x20000090

08000644 <ws2812AllColor>:


void ws2812AllColor(uint8_t red, uint8_t green, uint8_t blue)
{
 8000644:	b480      	push	{r7}
 8000646:	b087      	sub	sp, #28
 8000648:	af00      	add	r7, sp, #0
 800064a:	4603      	mov	r3, r0
 800064c:	71fb      	strb	r3, [r7, #7]
 800064e:	460b      	mov	r3, r1
 8000650:	71bb      	strb	r3, [r7, #6]
 8000652:	4613      	mov	r3, r2
 8000654:	717b      	strb	r3, [r7, #5]
	uint32_t buf;

	buf = green*0x10000 + red*0x100 + blue;	//8bit+8bit+8bit=24bit
 8000656:	79bb      	ldrb	r3, [r7, #6]
 8000658:	021a      	lsls	r2, r3, #8
 800065a:	79fb      	ldrb	r3, [r7, #7]
 800065c:	4413      	add	r3, r2
 800065e:	021a      	lsls	r2, r3, #8
 8000660:	797b      	ldrb	r3, [r7, #5]
 8000662:	4413      	add	r3, r2
 8000664:	60fb      	str	r3, [r7, #12]

	for(int j=TOTALNUM;j>0;j--)
 8000666:	2308      	movs	r3, #8
 8000668:	617b      	str	r3, [r7, #20]
 800066a:	e02d      	b.n	80006c8 <ws2812AllColor+0x84>
	{
		for(int i=0;i<24;i++)
 800066c:	2300      	movs	r3, #0
 800066e:	613b      	str	r3, [r7, #16]
 8000670:	e024      	b.n	80006bc <ws2812AllColor+0x78>
		{
			if(buf&(1<<i)) {g_led_data[(j*24)-i] = BIT_HIGH;}
 8000672:	2201      	movs	r2, #1
 8000674:	693b      	ldr	r3, [r7, #16]
 8000676:	fa02 f303 	lsl.w	r3, r2, r3
 800067a:	461a      	mov	r2, r3
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4013      	ands	r3, r2
 8000680:	2b00      	cmp	r3, #0
 8000682:	d00c      	beq.n	800069e <ws2812AllColor+0x5a>
 8000684:	697a      	ldr	r2, [r7, #20]
 8000686:	4613      	mov	r3, r2
 8000688:	005b      	lsls	r3, r3, #1
 800068a:	4413      	add	r3, r2
 800068c:	00db      	lsls	r3, r3, #3
 800068e:	461a      	mov	r2, r3
 8000690:	693b      	ldr	r3, [r7, #16]
 8000692:	1ad3      	subs	r3, r2, r3
 8000694:	4a11      	ldr	r2, [pc, #68]	; (80006dc <ws2812AllColor+0x98>)
 8000696:	2143      	movs	r1, #67	; 0x43
 8000698:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800069c:	e00b      	b.n	80006b6 <ws2812AllColor+0x72>
			else {g_led_data[(j*24)-i] = BIT_LOW;}
 800069e:	697a      	ldr	r2, [r7, #20]
 80006a0:	4613      	mov	r3, r2
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	4413      	add	r3, r2
 80006a6:	00db      	lsls	r3, r3, #3
 80006a8:	461a      	mov	r2, r3
 80006aa:	693b      	ldr	r3, [r7, #16]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	4a0b      	ldr	r2, [pc, #44]	; (80006dc <ws2812AllColor+0x98>)
 80006b0:	2121      	movs	r1, #33	; 0x21
 80006b2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for(int i=0;i<24;i++)
 80006b6:	693b      	ldr	r3, [r7, #16]
 80006b8:	3301      	adds	r3, #1
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]
 80006be:	2b17      	cmp	r3, #23
 80006c0:	ddd7      	ble.n	8000672 <ws2812AllColor+0x2e>
	for(int j=TOTALNUM;j>0;j--)
 80006c2:	697b      	ldr	r3, [r7, #20]
 80006c4:	3b01      	subs	r3, #1
 80006c6:	617b      	str	r3, [r7, #20]
 80006c8:	697b      	ldr	r3, [r7, #20]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	dcce      	bgt.n	800066c <ws2812AllColor+0x28>
		}
	}
}
 80006ce:	bf00      	nop
 80006d0:	bf00      	nop
 80006d2:	371c      	adds	r7, #28
 80006d4:	46bd      	mov	sp, r7
 80006d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006da:	4770      	bx	lr
 80006dc:	20000090 	.word	0x20000090

080006e0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80006e4:	4b17      	ldr	r3, [pc, #92]	; (8000744 <MX_CAN1_Init+0x64>)
 80006e6:	4a18      	ldr	r2, [pc, #96]	; (8000748 <MX_CAN1_Init+0x68>)
 80006e8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 80006ea:	4b16      	ldr	r3, [pc, #88]	; (8000744 <MX_CAN1_Init+0x64>)
 80006ec:	2206      	movs	r2, #6
 80006ee:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80006f0:	4b14      	ldr	r3, [pc, #80]	; (8000744 <MX_CAN1_Init+0x64>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006f6:	4b13      	ldr	r3, [pc, #76]	; (8000744 <MX_CAN1_Init+0x64>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_10TQ;
 80006fc:	4b11      	ldr	r3, [pc, #68]	; (8000744 <MX_CAN1_Init+0x64>)
 80006fe:	f44f 2210 	mov.w	r2, #589824	; 0x90000
 8000702:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000704:	4b0f      	ldr	r3, [pc, #60]	; (8000744 <MX_CAN1_Init+0x64>)
 8000706:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800070a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800070c:	4b0d      	ldr	r3, [pc, #52]	; (8000744 <MX_CAN1_Init+0x64>)
 800070e:	2200      	movs	r2, #0
 8000710:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 8000712:	4b0c      	ldr	r3, [pc, #48]	; (8000744 <MX_CAN1_Init+0x64>)
 8000714:	2201      	movs	r2, #1
 8000716:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000718:	4b0a      	ldr	r3, [pc, #40]	; (8000744 <MX_CAN1_Init+0x64>)
 800071a:	2200      	movs	r2, #0
 800071c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800071e:	4b09      	ldr	r3, [pc, #36]	; (8000744 <MX_CAN1_Init+0x64>)
 8000720:	2200      	movs	r2, #0
 8000722:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000724:	4b07      	ldr	r3, [pc, #28]	; (8000744 <MX_CAN1_Init+0x64>)
 8000726:	2200      	movs	r2, #0
 8000728:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800072a:	4b06      	ldr	r3, [pc, #24]	; (8000744 <MX_CAN1_Init+0x64>)
 800072c:	2200      	movs	r2, #0
 800072e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000730:	4804      	ldr	r0, [pc, #16]	; (8000744 <MX_CAN1_Init+0x64>)
 8000732:	f001 fbf7 	bl	8001f24 <HAL_CAN_Init>
 8000736:	4603      	mov	r3, r0
 8000738:	2b00      	cmp	r3, #0
 800073a:	d001      	beq.n	8000740 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 800073c:	f000 fdb6 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}
 8000744:	200002d8 	.word	0x200002d8
 8000748:	40006400 	.word	0x40006400

0800074c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b08a      	sub	sp, #40	; 0x28
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000754:	f107 0314 	add.w	r3, r7, #20
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a1d      	ldr	r2, [pc, #116]	; (80007e0 <HAL_CAN_MspInit+0x94>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d134      	bne.n	80007d8 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	613b      	str	r3, [r7, #16]
 8000772:	4b1c      	ldr	r3, [pc, #112]	; (80007e4 <HAL_CAN_MspInit+0x98>)
 8000774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000776:	4a1b      	ldr	r2, [pc, #108]	; (80007e4 <HAL_CAN_MspInit+0x98>)
 8000778:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800077c:	6413      	str	r3, [r2, #64]	; 0x40
 800077e:	4b19      	ldr	r3, [pc, #100]	; (80007e4 <HAL_CAN_MspInit+0x98>)
 8000780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000786:	613b      	str	r3, [r7, #16]
 8000788:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	4b15      	ldr	r3, [pc, #84]	; (80007e4 <HAL_CAN_MspInit+0x98>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a14      	ldr	r2, [pc, #80]	; (80007e4 <HAL_CAN_MspInit+0x98>)
 8000794:	f043 0302 	orr.w	r3, r3, #2
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b12      	ldr	r3, [pc, #72]	; (80007e4 <HAL_CAN_MspInit+0x98>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0302 	and.w	r3, r3, #2
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80007a6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80007aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007ac:	2302      	movs	r3, #2
 80007ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b0:	2300      	movs	r3, #0
 80007b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b4:	2303      	movs	r3, #3
 80007b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80007b8:	2309      	movs	r3, #9
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007bc:	f107 0314 	add.w	r3, r7, #20
 80007c0:	4619      	mov	r1, r3
 80007c2:	4809      	ldr	r0, [pc, #36]	; (80007e8 <HAL_CAN_MspInit+0x9c>)
 80007c4:	f002 ff5c 	bl	8003680 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80007c8:	2200      	movs	r2, #0
 80007ca:	2105      	movs	r1, #5
 80007cc:	2014      	movs	r0, #20
 80007ce:	f002 fb1d 	bl	8002e0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80007d2:	2014      	movs	r0, #20
 80007d4:	f002 fb36 	bl	8002e44 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80007d8:	bf00      	nop
 80007da:	3728      	adds	r7, #40	; 0x28
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	40006400 	.word	0x40006400
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020400 	.word	0x40020400

080007ec <CanInit>:
}

/* USER CODE BEGIN 1 */

void CanInit(uint32_t id, uint32_t mask)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b082      	sub	sp, #8
 80007f0:	af00      	add	r7, sp, #0
 80007f2:	6078      	str	r0, [r7, #4]
 80007f4:	6039      	str	r1, [r7, #0]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
    sFilterConfig.FilterActivation = ENABLE;
    sFilterConfig.SlaveStartFilterBank = 0;

	#else//example idmask mode
    sFilterConfig.FilterBank = 0;
 80007f6:	4b23      	ldr	r3, [pc, #140]	; (8000884 <CanInit+0x98>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	615a      	str	r2, [r3, #20]
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80007fc:	4b21      	ldr	r3, [pc, #132]	; (8000884 <CanInit+0x98>)
 80007fe:	2200      	movs	r2, #0
 8000800:	619a      	str	r2, [r3, #24]
    sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000802:	4b20      	ldr	r3, [pc, #128]	; (8000884 <CanInit+0x98>)
 8000804:	2201      	movs	r2, #1
 8000806:	61da      	str	r2, [r3, #28]
    sFilterConfig.FilterIdHigh = (id<<3)>>16;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	00db      	lsls	r3, r3, #3
 800080c:	0c1b      	lsrs	r3, r3, #16
 800080e:	4a1d      	ldr	r2, [pc, #116]	; (8000884 <CanInit+0x98>)
 8000810:	6013      	str	r3, [r2, #0]
    sFilterConfig.FilterIdLow = ((id<<3)&0xffff)|(0x1<<2);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	00db      	lsls	r3, r3, #3
 8000816:	b29b      	uxth	r3, r3
 8000818:	f043 0304 	orr.w	r3, r3, #4
 800081c:	4a19      	ldr	r2, [pc, #100]	; (8000884 <CanInit+0x98>)
 800081e:	6053      	str	r3, [r2, #4]
    sFilterConfig.FilterMaskIdHigh = (mask<<3)>>16;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	00db      	lsls	r3, r3, #3
 8000824:	0c1b      	lsrs	r3, r3, #16
 8000826:	4a17      	ldr	r2, [pc, #92]	; (8000884 <CanInit+0x98>)
 8000828:	6093      	str	r3, [r2, #8]
    sFilterConfig.FilterMaskIdLow = ((mask<<3)&0xffff)|(0x1<<2);
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	00db      	lsls	r3, r3, #3
 800082e:	b29b      	uxth	r3, r3
 8000830:	f043 0304 	orr.w	r3, r3, #4
 8000834:	4a13      	ldr	r2, [pc, #76]	; (8000884 <CanInit+0x98>)
 8000836:	60d3      	str	r3, [r2, #12]
    sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000838:	4b12      	ldr	r3, [pc, #72]	; (8000884 <CanInit+0x98>)
 800083a:	2200      	movs	r2, #0
 800083c:	611a      	str	r2, [r3, #16]
    sFilterConfig.FilterActivation = ENABLE;
 800083e:	4b11      	ldr	r3, [pc, #68]	; (8000884 <CanInit+0x98>)
 8000840:	2201      	movs	r2, #1
 8000842:	621a      	str	r2, [r3, #32]
    sFilterConfig.SlaveStartFilterBank = 0;
 8000844:	4b0f      	ldr	r3, [pc, #60]	; (8000884 <CanInit+0x98>)
 8000846:	2200      	movs	r2, #0
 8000848:	625a      	str	r2, [r3, #36]	; 0x24
    #endif

    if (HAL_CAN_Start(&hcan1) != HAL_OK){Error_Handler();}/* Start Error */
 800084a:	480f      	ldr	r0, [pc, #60]	; (8000888 <CanInit+0x9c>)
 800084c:	f001 fd46 	bl	80022dc <HAL_CAN_Start>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	d001      	beq.n	800085a <CanInit+0x6e>
 8000856:	f000 fd29 	bl	80012ac <Error_Handler>
    if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){while(1){;}}
 800085a:	2102      	movs	r1, #2
 800085c:	480a      	ldr	r0, [pc, #40]	; (8000888 <CanInit+0x9c>)
 800085e:	f001 ffa3 	bl	80027a8 <HAL_CAN_ActivateNotification>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d000      	beq.n	800086a <CanInit+0x7e>
 8000868:	e7fe      	b.n	8000868 <CanInit+0x7c>

    if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 800086a:	4906      	ldr	r1, [pc, #24]	; (8000884 <CanInit+0x98>)
 800086c:	4806      	ldr	r0, [pc, #24]	; (8000888 <CanInit+0x9c>)
 800086e:	f001 fc55 	bl	800211c <HAL_CAN_ConfigFilter>
 8000872:	4603      	mov	r3, r0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d001      	beq.n	800087c <CanInit+0x90>
    {
		/* Filter configuration Error */
		Error_Handler();
 8000878:	f000 fd18 	bl	80012ac <Error_Handler>
    }
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	200002b0 	.word	0x200002b0
 8000888:	200002d8 	.word	0x200002d8

0800088c <sendCan>:

void sendCan(uint32_t ID, uint8_t *buf, uint8_t len, uint8_t ext)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b08c      	sub	sp, #48	; 0x30
 8000890:	af00      	add	r7, sp, #0
 8000892:	60f8      	str	r0, [r7, #12]
 8000894:	60b9      	str	r1, [r7, #8]
 8000896:	4611      	mov	r1, r2
 8000898:	461a      	mov	r2, r3
 800089a:	460b      	mov	r3, r1
 800089c:	71fb      	strb	r3, [r7, #7]
 800089e:	4613      	mov	r3, r2
 80008a0:	71bb      	strb	r3, [r7, #6]
	CAN_TxHeaderTypeDef tCan_Tx_Header;

    uint32_t dwTxMailBox;
    uint32_t dwCheck;

    tCan_Tx_Header.StdId = ID;//for send id 3001
 80008a2:	68fb      	ldr	r3, [r7, #12]
 80008a4:	617b      	str	r3, [r7, #20]
	tCan_Tx_Header.ExtId = ID;//for send id 3001
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	61bb      	str	r3, [r7, #24]
	tCan_Tx_Header.RTR = CAN_RTR_DATA;
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
	tCan_Tx_Header.IDE = ext ? CAN_ID_EXT : CAN_ID_STD;
 80008ae:	79bb      	ldrb	r3, [r7, #6]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <sendCan+0x2c>
 80008b4:	2304      	movs	r3, #4
 80008b6:	e000      	b.n	80008ba <sendCan+0x2e>
 80008b8:	2300      	movs	r3, #0
 80008ba:	61fb      	str	r3, [r7, #28]
	tCan_Tx_Header.DLC = len;
 80008bc:	79fb      	ldrb	r3, [r7, #7]
 80008be:	627b      	str	r3, [r7, #36]	; 0x24
	tCan_Tx_Header.TransmitGlobalTime = DISABLE;
 80008c0:	2300      	movs	r3, #0
 80008c2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

    dwTxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);	//resolve the error situation
 80008c6:	480d      	ldr	r0, [pc, #52]	; (80008fc <sendCan+0x70>)
 80008c8:	f001 fe27 	bl	800251a <HAL_CAN_GetTxMailboxesFreeLevel>
 80008cc:	4603      	mov	r3, r0
 80008ce:	613b      	str	r3, [r7, #16]

    if(dwTxMailBox == 0){}
 80008d0:	693b      	ldr	r3, [r7, #16]
 80008d2:	2b00      	cmp	r3, #0
 80008d4:	d00d      	beq.n	80008f2 <sendCan+0x66>
    else
    {
        dwCheck = HAL_CAN_AddTxMessage(&hcan1, &tCan_Tx_Header, buf, &dwTxMailBox);
 80008d6:	f107 0310 	add.w	r3, r7, #16
 80008da:	f107 0114 	add.w	r1, r7, #20
 80008de:	68ba      	ldr	r2, [r7, #8]
 80008e0:	4806      	ldr	r0, [pc, #24]	; (80008fc <sendCan+0x70>)
 80008e2:	f001 fd3f 	bl	8002364 <HAL_CAN_AddTxMessage>
 80008e6:	4603      	mov	r3, r0
 80008e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        if(dwCheck != HAL_OK){while(1){;}}
 80008ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d000      	beq.n	80008f2 <sendCan+0x66>
 80008f0:	e7fe      	b.n	80008f0 <sendCan+0x64>
    }
}
 80008f2:	bf00      	nop
 80008f4:	3730      	adds	r7, #48	; 0x30
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bd80      	pop	{r7, pc}
 80008fa:	bf00      	nop
 80008fc:	200002d8 	.word	0x200002d8

08000900 <HAL_CAN_RxFifo0MsgPendingCallback>:


void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *CanHandle)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
  /* Get RX message */

	if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &g_tCan_Rx_Header, g_uCAN_Rx_Data) != HAL_OK){while(1){;}}
 8000908:	4b09      	ldr	r3, [pc, #36]	; (8000930 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 800090a:	4a0a      	ldr	r2, [pc, #40]	; (8000934 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800090c:	2100      	movs	r1, #0
 800090e:	480a      	ldr	r0, [pc, #40]	; (8000938 <HAL_CAN_RxFifo0MsgPendingCallback+0x38>)
 8000910:	f001 fe38 	bl	8002584 <HAL_CAN_GetRxMessage>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d000      	beq.n	800091c <HAL_CAN_RxFifo0MsgPendingCallback+0x1c>
 800091a:	e7fe      	b.n	800091a <HAL_CAN_RxFifo0MsgPendingCallback+0x1a>
	FLAG_RxCplt++;
 800091c:	4b07      	ldr	r3, [pc, #28]	; (800093c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	3301      	adds	r3, #1
 8000922:	4a06      	ldr	r2, [pc, #24]	; (800093c <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8000924:	6013      	str	r3, [r2, #0]

}
 8000926:	bf00      	nop
 8000928:	3708      	adds	r7, #8
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	2000028c 	.word	0x2000028c
 8000934:	20000294 	.word	0x20000294
 8000938:	200002d8 	.word	0x200002d8
 800093c:	20000288 	.word	0x20000288

08000940 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b082      	sub	sp, #8
 8000944:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_DMA_Init+0x3c>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094e:	4a0b      	ldr	r2, [pc, #44]	; (800097c <MX_DMA_Init+0x3c>)
 8000950:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000954:	6313      	str	r3, [r2, #48]	; 0x30
 8000956:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_DMA_Init+0x3c>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8000962:	2200      	movs	r2, #0
 8000964:	2105      	movs	r1, #5
 8000966:	203a      	movs	r0, #58	; 0x3a
 8000968:	f002 fa50 	bl	8002e0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800096c:	203a      	movs	r0, #58	; 0x3a
 800096e:	f002 fa69 	bl	8002e44 <HAL_NVIC_EnableIRQ>

}
 8000972:	bf00      	nop
 8000974:	3708      	adds	r7, #8
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	40023800 	.word	0x40023800

08000980 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000980:	b580      	push	{r7, lr}
 8000982:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000984:	4a14      	ldr	r2, [pc, #80]	; (80009d8 <MX_FREERTOS_Init+0x58>)
 8000986:	2100      	movs	r1, #0
 8000988:	4814      	ldr	r0, [pc, #80]	; (80009dc <MX_FREERTOS_Init+0x5c>)
 800098a:	f006 fc14 	bl	80071b6 <osThreadNew>
 800098e:	4603      	mov	r3, r0
 8000990:	4a13      	ldr	r2, [pc, #76]	; (80009e0 <MX_FREERTOS_Init+0x60>)
 8000992:	6013      	str	r3, [r2, #0]

  /* creation of canTask */
  canTaskHandle = osThreadNew(StartTask02, NULL, &canTask_attributes);
 8000994:	4a13      	ldr	r2, [pc, #76]	; (80009e4 <MX_FREERTOS_Init+0x64>)
 8000996:	2100      	movs	r1, #0
 8000998:	4813      	ldr	r0, [pc, #76]	; (80009e8 <MX_FREERTOS_Init+0x68>)
 800099a:	f006 fc0c 	bl	80071b6 <osThreadNew>
 800099e:	4603      	mov	r3, r0
 80009a0:	4a12      	ldr	r2, [pc, #72]	; (80009ec <MX_FREERTOS_Init+0x6c>)
 80009a2:	6013      	str	r3, [r2, #0]

  /* creation of UartComm */
  UartCommHandle = osThreadNew(StartTask03, NULL, &UartComm_attributes);
 80009a4:	4a12      	ldr	r2, [pc, #72]	; (80009f0 <MX_FREERTOS_Init+0x70>)
 80009a6:	2100      	movs	r1, #0
 80009a8:	4812      	ldr	r0, [pc, #72]	; (80009f4 <MX_FREERTOS_Init+0x74>)
 80009aa:	f006 fc04 	bl	80071b6 <osThreadNew>
 80009ae:	4603      	mov	r3, r0
 80009b0:	4a11      	ldr	r2, [pc, #68]	; (80009f8 <MX_FREERTOS_Init+0x78>)
 80009b2:	6013      	str	r3, [r2, #0]

  /* creation of NP_LED */
  NP_LEDHandle = osThreadNew(StartTask04, NULL, &NP_LED_attributes);
 80009b4:	4a11      	ldr	r2, [pc, #68]	; (80009fc <MX_FREERTOS_Init+0x7c>)
 80009b6:	2100      	movs	r1, #0
 80009b8:	4811      	ldr	r0, [pc, #68]	; (8000a00 <MX_FREERTOS_Init+0x80>)
 80009ba:	f006 fbfc 	bl	80071b6 <osThreadNew>
 80009be:	4603      	mov	r3, r0
 80009c0:	4a10      	ldr	r2, [pc, #64]	; (8000a04 <MX_FREERTOS_Init+0x84>)
 80009c2:	6013      	str	r3, [r2, #0]

  /* creation of fancntl */
  fancntlHandle = osThreadNew(StartTask05, NULL, &fancntl_attributes);
 80009c4:	4a10      	ldr	r2, [pc, #64]	; (8000a08 <MX_FREERTOS_Init+0x88>)
 80009c6:	2100      	movs	r1, #0
 80009c8:	4810      	ldr	r0, [pc, #64]	; (8000a0c <MX_FREERTOS_Init+0x8c>)
 80009ca:	f006 fbf4 	bl	80071b6 <osThreadNew>
 80009ce:	4603      	mov	r3, r0
 80009d0:	4a0f      	ldr	r2, [pc, #60]	; (8000a10 <MX_FREERTOS_Init+0x90>)
 80009d2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80009d4:	bf00      	nop
 80009d6:	bd80      	pop	{r7, pc}
 80009d8:	0800b000 	.word	0x0800b000
 80009dc:	08000a15 	.word	0x08000a15
 80009e0:	20000300 	.word	0x20000300
 80009e4:	0800b024 	.word	0x0800b024
 80009e8:	08000a41 	.word	0x08000a41
 80009ec:	20000304 	.word	0x20000304
 80009f0:	0800b048 	.word	0x0800b048
 80009f4:	08000a89 	.word	0x08000a89
 80009f8:	20000308 	.word	0x20000308
 80009fc:	0800b06c 	.word	0x0800b06c
 8000a00:	08000ac1 	.word	0x08000ac1
 8000a04:	2000030c 	.word	0x2000030c
 8000a08:	0800b090 	.word	0x0800b090
 8000a0c:	08000ea1 	.word	0x08000ea1
 8000a10:	20000310 	.word	0x20000310

08000a14 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b084      	sub	sp, #16
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	//StartTask01 is related gpio toggle for state check //
	uint32_t lastTime = osKernelGetTickCount();
 8000a1c:	f006 fbb6 	bl	800718c <osKernelGetTickCount>
 8000a20:	60f8      	str	r0, [r7, #12]

  /* Infinite loop */
  for(;;)
  {
	lastTime += 500U;
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000a28:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 8000a2a:	68f8      	ldr	r0, [r7, #12]
 8000a2c:	f006 fc55 	bl	80072da <osDelayUntil>
	HAL_GPIO_TogglePin(testled_GPIO_Port, testled_Pin);
 8000a30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a34:	4801      	ldr	r0, [pc, #4]	; (8000a3c <StartDefaultTask+0x28>)
 8000a36:	f002 ffd8 	bl	80039ea <HAL_GPIO_TogglePin>
	lastTime += 500U;
 8000a3a:	e7f2      	b.n	8000a22 <StartDefaultTask+0xe>
 8000a3c:	40020800 	.word	0x40020800

08000a40 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	//StartTask02 is related CAN communication. //
	uint32_t lastTime = osKernelGetTickCount();
 8000a48:	f006 fba0 	bl	800718c <osKernelGetTickCount>
 8000a4c:	6178      	str	r0, [r7, #20]

	CanInit(0,0);
 8000a4e:	2100      	movs	r1, #0
 8000a50:	2000      	movs	r0, #0
 8000a52:	f7ff fecb 	bl	80007ec <CanInit>
  /* Infinite loop */
  for(;;)
  {
	  uint8_t canbuf[8]={1, 2, 3, 4, 5, 6, 7, 8};
 8000a56:	4a0b      	ldr	r2, [pc, #44]	; (8000a84 <StartTask02+0x44>)
 8000a58:	f107 030c 	add.w	r3, r7, #12
 8000a5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a60:	e883 0003 	stmia.w	r3, {r0, r1}

	lastTime += 500U;;
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000a6a:	617b      	str	r3, [r7, #20]
	osDelayUntil(lastTime);
 8000a6c:	6978      	ldr	r0, [r7, #20]
 8000a6e:	f006 fc34 	bl	80072da <osDelayUntil>

	//for(int i=0;i<8;i++){canbuf[i]=0;}
	sendCan(0, canbuf, 8, 0);//(uint32_t ID, uint8_t data[8], uint8_t len, uint8_t ext
 8000a72:	f107 010c 	add.w	r1, r7, #12
 8000a76:	2300      	movs	r3, #0
 8000a78:	2208      	movs	r2, #8
 8000a7a:	2000      	movs	r0, #0
 8000a7c:	f7ff ff06 	bl	800088c <sendCan>
  {
 8000a80:	e7e9      	b.n	8000a56 <StartTask02+0x16>
 8000a82:	bf00      	nop
 8000a84:	0800ae94 	.word	0x0800ae94

08000a88 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b086      	sub	sp, #24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
	//StartTask03 is related 485 task for nuri motor. must change uart port //

	char testarr[10]={1, 2, 3, 4, 5, 6, 7, 8, 9, 10};
 8000a90:	4a0a      	ldr	r2, [pc, #40]	; (8000abc <StartTask03+0x34>)
 8000a92:	f107 0308 	add.w	r3, r7, #8
 8000a96:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a98:	c303      	stmia	r3!, {r0, r1}
 8000a9a:	801a      	strh	r2, [r3, #0]
	uint32_t lastTime = osKernelGetTickCount();
 8000a9c:	f006 fb76 	bl	800718c <osKernelGetTickCount>
 8000aa0:	6178      	str	r0, [r7, #20]
  /* Infinite loop */
  for(;;)
  {
	lastTime += 500U;
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000aa8:	617b      	str	r3, [r7, #20]
	osDelayUntil(lastTime);
 8000aaa:	6978      	ldr	r0, [r7, #20]
 8000aac:	f006 fc15 	bl	80072da <osDelayUntil>
	  //HAL_UART_Transmit(&huart3, "hihi\n", sizeof("hihi\n"), 10);
	//printf("hihihi\n");
	ServoMotor_write(testarr);
 8000ab0:	f107 0308 	add.w	r3, r7, #8
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f000 fc29 	bl	800130c <ServoMotor_write>
  {
 8000aba:	e7f2      	b.n	8000aa2 <StartTask03+0x1a>
 8000abc:	0800ae9c 	.word	0x0800ae9c

08000ac0 <StartTask04>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask04 */
void StartTask04(void *argument)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask04 */
	//StartTask04 is related ws2812b//
	uint32_t lastTime = osKernelGetTickCount();
 8000ac8:	f006 fb60 	bl	800718c <osKernelGetTickCount>
 8000acc:	60f8      	str	r0, [r7, #12]

	static int temp = 0;
	////////////////////////////////
	ws2812Init(24);
 8000ace:	2018      	movs	r0, #24
 8000ad0:	f7ff fd50 	bl	8000574 <ws2812Init>
	//HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);

  /* Infinite loop */
  for(;;)
  {
		lastTime += 500U;
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000ada:	60fb      	str	r3, [r7, #12]
		osDelayUntil(lastTime);
 8000adc:	68f8      	ldr	r0, [r7, #12]
 8000ade:	f006 fbfc 	bl	80072da <osDelayUntil>

		temp++;
 8000ae2:	4be5      	ldr	r3, [pc, #916]	; (8000e78 <StartTask04+0x3b8>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	4ae3      	ldr	r2, [pc, #908]	; (8000e78 <StartTask04+0x3b8>)
 8000aea:	6013      	str	r3, [r2, #0]
		switch (temp) {
 8000aec:	4be2      	ldr	r3, [pc, #904]	; (8000e78 <StartTask04+0x3b8>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	3b01      	subs	r3, #1
 8000af2:	2b07      	cmp	r3, #7
 8000af4:	f200 81b7 	bhi.w	8000e66 <StartTask04+0x3a6>
 8000af8:	a201      	add	r2, pc, #4	; (adr r2, 8000b00 <StartTask04+0x40>)
 8000afa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000afe:	bf00      	nop
 8000b00:	08000b21 	.word	0x08000b21
 8000b04:	08000b89 	.word	0x08000b89
 8000b08:	08000bf1 	.word	0x08000bf1
 8000b0c:	08000c59 	.word	0x08000c59
 8000b10:	08000cc1 	.word	0x08000cc1
 8000b14:	08000d29 	.word	0x08000d29
 8000b18:	08000d91 	.word	0x08000d91
 8000b1c:	08000df9 	.word	0x08000df9
			case 1:
				printf("case1\n");
 8000b20:	48d6      	ldr	r0, [pc, #856]	; (8000e7c <StartTask04+0x3bc>)
 8000b22:	f009 fb37 	bl	800a194 <puts>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8000b26:	2301      	movs	r3, #1
 8000b28:	2200      	movs	r2, #0
 8000b2a:	2100      	movs	r1, #0
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f7ff fd33 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8000b32:	2300      	movs	r3, #0
 8000b34:	2201      	movs	r2, #1
 8000b36:	2100      	movs	r1, #0
 8000b38:	2001      	movs	r0, #1
 8000b3a:	f7ff fd2d 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 8000b3e:	2300      	movs	r3, #0
 8000b40:	2200      	movs	r2, #0
 8000b42:	2101      	movs	r1, #1
 8000b44:	2002      	movs	r0, #2
 8000b46:	f7ff fd27 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	2100      	movs	r1, #0
 8000b50:	2003      	movs	r0, #3
 8000b52:	f7ff fd21 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8000b56:	2300      	movs	r3, #0
 8000b58:	2201      	movs	r2, #1
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	2004      	movs	r0, #4
 8000b5e:	f7ff fd1b 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 8000b62:	2300      	movs	r3, #0
 8000b64:	2200      	movs	r2, #0
 8000b66:	2101      	movs	r1, #1
 8000b68:	2005      	movs	r0, #5
 8000b6a:	f7ff fd15 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8000b6e:	2301      	movs	r3, #1
 8000b70:	2200      	movs	r2, #0
 8000b72:	2100      	movs	r1, #0
 8000b74:	2006      	movs	r0, #6
 8000b76:	f7ff fd0f 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2100      	movs	r1, #0
 8000b80:	2007      	movs	r0, #7
 8000b82:	f7ff fd09 	bl	8000598 <ws2812SetColor>
				break;
 8000b86:	e16e      	b.n	8000e66 <StartTask04+0x3a6>
			case 2:
				printf("case2\n");
 8000b88:	48bd      	ldr	r0, [pc, #756]	; (8000e80 <StartTask04+0x3c0>)
 8000b8a:	f009 fb03 	bl	800a194 <puts>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8000b8e:	2301      	movs	r3, #1
 8000b90:	2200      	movs	r2, #0
 8000b92:	2100      	movs	r1, #0
 8000b94:	2007      	movs	r0, #7
 8000b96:	f7ff fcff 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	f7ff fcf9 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2101      	movs	r1, #1
 8000bac:	2001      	movs	r0, #1
 8000bae:	f7ff fcf3 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2100      	movs	r1, #0
 8000bb8:	2002      	movs	r0, #2
 8000bba:	f7ff fced 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	2100      	movs	r1, #0
 8000bc4:	2003      	movs	r0, #3
 8000bc6:	f7ff fce7 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 8000bca:	2300      	movs	r3, #0
 8000bcc:	2200      	movs	r2, #0
 8000bce:	2101      	movs	r1, #1
 8000bd0:	2004      	movs	r0, #4
 8000bd2:	f7ff fce1 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2100      	movs	r1, #0
 8000bdc:	2005      	movs	r0, #5
 8000bde:	f7ff fcdb 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8000be2:	2300      	movs	r3, #0
 8000be4:	2201      	movs	r2, #1
 8000be6:	2100      	movs	r1, #0
 8000be8:	2006      	movs	r0, #6
 8000bea:	f7ff fcd5 	bl	8000598 <ws2812SetColor>
				break;
 8000bee:	e13a      	b.n	8000e66 <StartTask04+0x3a6>
			case 3:
				printf("case3\n");
 8000bf0:	48a4      	ldr	r0, [pc, #656]	; (8000e84 <StartTask04+0x3c4>)
 8000bf2:	f009 facf 	bl	800a194 <puts>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	2100      	movs	r1, #0
 8000bfc:	2006      	movs	r0, #6
 8000bfe:	f7ff fccb 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8000c02:	2300      	movs	r3, #0
 8000c04:	2201      	movs	r2, #1
 8000c06:	2100      	movs	r1, #0
 8000c08:	2007      	movs	r0, #7
 8000c0a:	f7ff fcc5 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 8000c0e:	2300      	movs	r3, #0
 8000c10:	2200      	movs	r2, #0
 8000c12:	2101      	movs	r1, #1
 8000c14:	2000      	movs	r0, #0
 8000c16:	f7ff fcbf 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2100      	movs	r1, #0
 8000c20:	2001      	movs	r0, #1
 8000c22:	f7ff fcb9 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8000c26:	2300      	movs	r3, #0
 8000c28:	2201      	movs	r2, #1
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	2002      	movs	r0, #2
 8000c2e:	f7ff fcb3 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 8000c32:	2300      	movs	r3, #0
 8000c34:	2200      	movs	r2, #0
 8000c36:	2101      	movs	r1, #1
 8000c38:	2003      	movs	r0, #3
 8000c3a:	f7ff fcad 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8000c3e:	2301      	movs	r3, #1
 8000c40:	2200      	movs	r2, #0
 8000c42:	2100      	movs	r1, #0
 8000c44:	2004      	movs	r0, #4
 8000c46:	f7ff fca7 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2100      	movs	r1, #0
 8000c50:	2005      	movs	r0, #5
 8000c52:	f7ff fca1 	bl	8000598 <ws2812SetColor>
				break;
 8000c56:	e106      	b.n	8000e66 <StartTask04+0x3a6>
			case 4:
				printf("case4\n");
 8000c58:	488b      	ldr	r0, [pc, #556]	; (8000e88 <StartTask04+0x3c8>)
 8000c5a:	f009 fa9b 	bl	800a194 <puts>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8000c5e:	2301      	movs	r3, #1
 8000c60:	2200      	movs	r2, #0
 8000c62:	2100      	movs	r1, #0
 8000c64:	2005      	movs	r0, #5
 8000c66:	f7ff fc97 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2006      	movs	r0, #6
 8000c72:	f7ff fc91 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 8000c76:	2300      	movs	r3, #0
 8000c78:	2200      	movs	r2, #0
 8000c7a:	2101      	movs	r1, #1
 8000c7c:	2007      	movs	r0, #7
 8000c7e:	f7ff fc8b 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8000c82:	2301      	movs	r3, #1
 8000c84:	2200      	movs	r2, #0
 8000c86:	2100      	movs	r1, #0
 8000c88:	2000      	movs	r0, #0
 8000c8a:	f7ff fc85 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8000c8e:	2300      	movs	r3, #0
 8000c90:	2201      	movs	r2, #1
 8000c92:	2100      	movs	r1, #0
 8000c94:	2001      	movs	r0, #1
 8000c96:	f7ff fc7f 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(2,1,0,0);//index, r, g, b
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	2002      	movs	r0, #2
 8000ca2:	f7ff fc79 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2100      	movs	r1, #0
 8000cac:	2003      	movs	r0, #3
 8000cae:	f7ff fc73 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	2201      	movs	r2, #1
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	2004      	movs	r0, #4
 8000cba:	f7ff fc6d 	bl	8000598 <ws2812SetColor>
				break;
 8000cbe:	e0d2      	b.n	8000e66 <StartTask04+0x3a6>
			case 5:
				printf("case5\n");
 8000cc0:	4872      	ldr	r0, [pc, #456]	; (8000e8c <StartTask04+0x3cc>)
 8000cc2:	f009 fa67 	bl	800a194 <puts>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8000cc6:	2301      	movs	r3, #1
 8000cc8:	2200      	movs	r2, #0
 8000cca:	2100      	movs	r1, #0
 8000ccc:	2004      	movs	r0, #4
 8000cce:	f7ff fc63 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	2201      	movs	r2, #1
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	2005      	movs	r0, #5
 8000cda:	f7ff fc5d 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 8000cde:	2300      	movs	r3, #0
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2101      	movs	r1, #1
 8000ce4:	2006      	movs	r0, #6
 8000ce6:	f7ff fc57 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8000cea:	2301      	movs	r3, #1
 8000cec:	2200      	movs	r2, #0
 8000cee:	2100      	movs	r1, #0
 8000cf0:	2007      	movs	r0, #7
 8000cf2:	f7ff fc51 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	2000      	movs	r0, #0
 8000cfe:	f7ff fc4b 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(1,1,0,0);//index, r, g, b
 8000d02:	2300      	movs	r3, #0
 8000d04:	2200      	movs	r2, #0
 8000d06:	2101      	movs	r1, #1
 8000d08:	2001      	movs	r0, #1
 8000d0a:	f7ff fc45 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8000d0e:	2301      	movs	r3, #1
 8000d10:	2200      	movs	r2, #0
 8000d12:	2100      	movs	r1, #0
 8000d14:	2002      	movs	r0, #2
 8000d16:	f7ff fc3f 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	2100      	movs	r1, #0
 8000d20:	2003      	movs	r0, #3
 8000d22:	f7ff fc39 	bl	8000598 <ws2812SetColor>
				break;
 8000d26:	e09e      	b.n	8000e66 <StartTask04+0x3a6>
			case 6:
				printf("case6\n");
 8000d28:	4859      	ldr	r0, [pc, #356]	; (8000e90 <StartTask04+0x3d0>)
 8000d2a:	f009 fa33 	bl	800a194 <puts>
				ws2812SetColor(3,0,0,1);//index, r, g, b
 8000d2e:	2301      	movs	r3, #1
 8000d30:	2200      	movs	r2, #0
 8000d32:	2100      	movs	r1, #0
 8000d34:	2003      	movs	r0, #3
 8000d36:	f7ff fc2f 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(4,0,1,0);//index, r, g, b
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2004      	movs	r0, #4
 8000d42:	f7ff fc29 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(5,1,0,0);//index, r, g, b
 8000d46:	2300      	movs	r3, #0
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	2005      	movs	r0, #5
 8000d4e:	f7ff fc23 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(6,0,0,1);//index, r, g, b
 8000d52:	2301      	movs	r3, #1
 8000d54:	2200      	movs	r2, #0
 8000d56:	2100      	movs	r1, #0
 8000d58:	2006      	movs	r0, #6
 8000d5a:	f7ff fc1d 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(7,0,1,0);//index, r, g, b
 8000d5e:	2300      	movs	r3, #0
 8000d60:	2201      	movs	r2, #1
 8000d62:	2100      	movs	r1, #0
 8000d64:	2007      	movs	r0, #7
 8000d66:	f7ff fc17 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(0,1,0,0);//index, r, g, b
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	2101      	movs	r1, #1
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff fc11 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8000d76:	2301      	movs	r3, #1
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	f7ff fc0b 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8000d82:	2300      	movs	r3, #0
 8000d84:	2201      	movs	r2, #1
 8000d86:	2100      	movs	r1, #0
 8000d88:	2002      	movs	r0, #2
 8000d8a:	f7ff fc05 	bl	8000598 <ws2812SetColor>
				break;
 8000d8e:	e06a      	b.n	8000e66 <StartTask04+0x3a6>
			case 7:
				printf("case7\n");
 8000d90:	4840      	ldr	r0, [pc, #256]	; (8000e94 <StartTask04+0x3d4>)
 8000d92:	f009 f9ff 	bl	800a194 <puts>
				ws2812SetColor(2,0,0,1);//index, r, g, b
 8000d96:	2301      	movs	r3, #1
 8000d98:	2200      	movs	r2, #0
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	2002      	movs	r0, #2
 8000d9e:	f7ff fbfb 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(3,0,1,0);//index, r, g, b
 8000da2:	2300      	movs	r3, #0
 8000da4:	2201      	movs	r2, #1
 8000da6:	2100      	movs	r1, #0
 8000da8:	2003      	movs	r0, #3
 8000daa:	f7ff fbf5 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(4,1,0,0);//index, r, g, b
 8000dae:	2300      	movs	r3, #0
 8000db0:	2200      	movs	r2, #0
 8000db2:	2101      	movs	r1, #1
 8000db4:	2004      	movs	r0, #4
 8000db6:	f7ff fbef 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(5,0,0,1);//index, r, g, b
 8000dba:	2301      	movs	r3, #1
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	2005      	movs	r0, #5
 8000dc2:	f7ff fbe9 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(6,0,1,0);//index, r, g, b
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2100      	movs	r1, #0
 8000dcc:	2006      	movs	r0, #6
 8000dce:	f7ff fbe3 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(7,1,0,0);//index, r, g, b
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	2007      	movs	r0, #7
 8000dda:	f7ff fbdd 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(0,0,0,1);//index, r, g, b
 8000dde:	2301      	movs	r3, #1
 8000de0:	2200      	movs	r2, #0
 8000de2:	2100      	movs	r1, #0
 8000de4:	2000      	movs	r0, #0
 8000de6:	f7ff fbd7 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(1,0,1,0);//index, r, g, b
 8000dea:	2300      	movs	r3, #0
 8000dec:	2201      	movs	r2, #1
 8000dee:	2100      	movs	r1, #0
 8000df0:	2001      	movs	r0, #1
 8000df2:	f7ff fbd1 	bl	8000598 <ws2812SetColor>
				break;
 8000df6:	e036      	b.n	8000e66 <StartTask04+0x3a6>
			case 8:
				printf("case8\n");
 8000df8:	4827      	ldr	r0, [pc, #156]	; (8000e98 <StartTask04+0x3d8>)
 8000dfa:	f009 f9cb 	bl	800a194 <puts>
				ws2812SetColor(1,0,0,1);//index, r, g, b
 8000dfe:	2301      	movs	r3, #1
 8000e00:	2200      	movs	r2, #0
 8000e02:	2100      	movs	r1, #0
 8000e04:	2001      	movs	r0, #1
 8000e06:	f7ff fbc7 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(2,0,1,0);//index, r, g, b
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	2100      	movs	r1, #0
 8000e10:	2002      	movs	r0, #2
 8000e12:	f7ff fbc1 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(3,1,0,0);//index, r, g, b
 8000e16:	2300      	movs	r3, #0
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2101      	movs	r1, #1
 8000e1c:	2003      	movs	r0, #3
 8000e1e:	f7ff fbbb 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(4,0,0,1);//index, r, g, b
 8000e22:	2301      	movs	r3, #1
 8000e24:	2200      	movs	r2, #0
 8000e26:	2100      	movs	r1, #0
 8000e28:	2004      	movs	r0, #4
 8000e2a:	f7ff fbb5 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(5,0,1,0);//index, r, g, b
 8000e2e:	2300      	movs	r3, #0
 8000e30:	2201      	movs	r2, #1
 8000e32:	2100      	movs	r1, #0
 8000e34:	2005      	movs	r0, #5
 8000e36:	f7ff fbaf 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(6,1,0,0);//index, r, g, b
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	2101      	movs	r1, #1
 8000e40:	2006      	movs	r0, #6
 8000e42:	f7ff fba9 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(7,0,0,1);//index, r, g, b
 8000e46:	2301      	movs	r3, #1
 8000e48:	2200      	movs	r2, #0
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	2007      	movs	r0, #7
 8000e4e:	f7ff fba3 	bl	8000598 <ws2812SetColor>
				ws2812SetColor(0,0,1,0);//index, r, g, b
 8000e52:	2300      	movs	r3, #0
 8000e54:	2201      	movs	r2, #1
 8000e56:	2100      	movs	r1, #0
 8000e58:	2000      	movs	r0, #0
 8000e5a:	f7ff fb9d 	bl	8000598 <ws2812SetColor>
				temp=1;
 8000e5e:	4b06      	ldr	r3, [pc, #24]	; (8000e78 <StartTask04+0x3b8>)
 8000e60:	2201      	movs	r2, #1
 8000e62:	601a      	str	r2, [r3, #0]
				break;
 8000e64:	bf00      	nop
		}

		ws2812AllColor(0,0,0);//r, g, b
 8000e66:	2200      	movs	r2, #0
 8000e68:	2100      	movs	r1, #0
 8000e6a:	2000      	movs	r0, #0
 8000e6c:	f7ff fbea 	bl	8000644 <ws2812AllColor>
		printf("task4\n");
 8000e70:	480a      	ldr	r0, [pc, #40]	; (8000e9c <StartTask04+0x3dc>)
 8000e72:	f009 f98f 	bl	800a194 <puts>
  {
 8000e76:	e62d      	b.n	8000ad4 <StartTask04+0x14>
 8000e78:	20000314 	.word	0x20000314
 8000e7c:	0800aea8 	.word	0x0800aea8
 8000e80:	0800aeb0 	.word	0x0800aeb0
 8000e84:	0800aeb8 	.word	0x0800aeb8
 8000e88:	0800aec0 	.word	0x0800aec0
 8000e8c:	0800aec8 	.word	0x0800aec8
 8000e90:	0800aed0 	.word	0x0800aed0
 8000e94:	0800aed8 	.word	0x0800aed8
 8000e98:	0800aee0 	.word	0x0800aee0
 8000e9c:	0800aee8 	.word	0x0800aee8

08000ea0 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void *argument)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
	uint32_t lastTime = osKernelGetTickCount();
 8000ea8:	f006 f970 	bl	800718c <osKernelGetTickCount>
 8000eac:	60f8      	str	r0, [r7, #12]
	//HAL_TIM_PWM_Start_DMA
	//HAL_TIMEx_OCN_Start(&htim1, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4808      	ldr	r0, [pc, #32]	; (8000ed4 <StartTask05+0x34>)
 8000eb2:	f003 fc25 	bl	8004700 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  for(;;)
  {
	lastTime += 500U;;
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8000ebc:	60fb      	str	r3, [r7, #12]
	osDelayUntil(lastTime);
 8000ebe:	68f8      	ldr	r0, [r7, #12]
 8000ec0:	f006 fa0b 	bl	80072da <osDelayUntil>

	htim1.Instance->CCR1 = 50;
 8000ec4:	4b03      	ldr	r3, [pc, #12]	; (8000ed4 <StartTask05+0x34>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	2232      	movs	r2, #50	; 0x32
 8000eca:	635a      	str	r2, [r3, #52]	; 0x34
	printf("task5\n");
 8000ecc:	4802      	ldr	r0, [pc, #8]	; (8000ed8 <StartTask05+0x38>)
 8000ece:	f009 f961 	bl	800a194 <puts>
  {
 8000ed2:	e7f0      	b.n	8000eb6 <StartTask05+0x16>
 8000ed4:	200003c8 	.word	0x200003c8
 8000ed8:	0800aef0 	.word	0x0800aef0

08000edc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b08a      	sub	sp, #40	; 0x28
 8000ee0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee2:	f107 0314 	add.w	r3, r7, #20
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	601a      	str	r2, [r3, #0]
 8000eea:	605a      	str	r2, [r3, #4]
 8000eec:	609a      	str	r2, [r3, #8]
 8000eee:	60da      	str	r2, [r3, #12]
 8000ef0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	613b      	str	r3, [r7, #16]
 8000ef6:	4b4f      	ldr	r3, [pc, #316]	; (8001034 <MX_GPIO_Init+0x158>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	4a4e      	ldr	r2, [pc, #312]	; (8001034 <MX_GPIO_Init+0x158>)
 8000efc:	f043 0304 	orr.w	r3, r3, #4
 8000f00:	6313      	str	r3, [r2, #48]	; 0x30
 8000f02:	4b4c      	ldr	r3, [pc, #304]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f06:	f003 0304 	and.w	r3, r3, #4
 8000f0a:	613b      	str	r3, [r7, #16]
 8000f0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f0e:	2300      	movs	r3, #0
 8000f10:	60fb      	str	r3, [r7, #12]
 8000f12:	4b48      	ldr	r3, [pc, #288]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f16:	4a47      	ldr	r2, [pc, #284]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f1e:	4b45      	ldr	r3, [pc, #276]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000f26:	60fb      	str	r3, [r7, #12]
 8000f28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	4b41      	ldr	r3, [pc, #260]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f32:	4a40      	ldr	r2, [pc, #256]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f34:	f043 0301 	orr.w	r3, r3, #1
 8000f38:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3a:	4b3e      	ldr	r3, [pc, #248]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	60bb      	str	r3, [r7, #8]
 8000f44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f46:	2300      	movs	r3, #0
 8000f48:	607b      	str	r3, [r7, #4]
 8000f4a:	4b3a      	ldr	r3, [pc, #232]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	4a39      	ldr	r2, [pc, #228]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f50:	f043 0302 	orr.w	r3, r3, #2
 8000f54:	6313      	str	r3, [r2, #48]	; 0x30
 8000f56:	4b37      	ldr	r3, [pc, #220]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	607b      	str	r3, [r7, #4]
 8000f60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f62:	2300      	movs	r3, #0
 8000f64:	603b      	str	r3, [r7, #0]
 8000f66:	4b33      	ldr	r3, [pc, #204]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6a:	4a32      	ldr	r2, [pc, #200]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f6c:	f043 0308 	orr.w	r3, r3, #8
 8000f70:	6313      	str	r3, [r2, #48]	; 0x30
 8000f72:	4b30      	ldr	r3, [pc, #192]	; (8001034 <MX_GPIO_Init+0x158>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f76:	f003 0308 	and.w	r3, r3, #8
 8000f7a:	603b      	str	r3, [r7, #0]
 8000f7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f64f 413e 	movw	r1, #64574	; 0xfc3e
 8000f84:	482c      	ldr	r0, [pc, #176]	; (8001038 <MX_GPIO_Init+0x15c>)
 8000f86:	f002 fd17 	bl	80039b8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS485_DE_Pin|GPIO_PIN_4, GPIO_PIN_RESET);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	f244 0110 	movw	r1, #16400	; 0x4010
 8000f90:	482a      	ldr	r0, [pc, #168]	; (800103c <MX_GPIO_Init+0x160>)
 8000f92:	f002 fd11 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2104      	movs	r1, #4
 8000f9a:	4829      	ldr	r0, [pc, #164]	; (8001040 <MX_GPIO_Init+0x164>)
 8000f9c:	f002 fd0c 	bl	80039b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PC14 PC15 PC1
                           PC2 PC3 PC4 PC5
                           PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = testled_Pin|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 8000fa0:	f64f 433e 	movw	r3, #64574	; 0xfc3e
 8000fa4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000faa:	2300      	movs	r3, #0
 8000fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fb2:	f107 0314 	add.w	r3, r7, #20
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	481f      	ldr	r0, [pc, #124]	; (8001038 <MX_GPIO_Init+0x15c>)
 8000fba:	f002 fb61 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fca:	f107 0314 	add.w	r3, r7, #20
 8000fce:	4619      	mov	r1, r3
 8000fd0:	4819      	ldr	r0, [pc, #100]	; (8001038 <MX_GPIO_Init+0x15c>)
 8000fd2:	f002 fb55 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000fd6:	23f0      	movs	r3, #240	; 0xf0
 8000fd8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fda:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000fde:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe4:	f107 0314 	add.w	r3, r7, #20
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4816      	ldr	r0, [pc, #88]	; (8001044 <MX_GPIO_Init+0x168>)
 8000fec:	f002 fb48 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PB4 */
  GPIO_InitStruct.Pin = RS485_DE_Pin|GPIO_PIN_4;
 8000ff0:	f244 0310 	movw	r3, #16400	; 0x4010
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffe:	2300      	movs	r3, #0
 8001000:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001002:	f107 0314 	add.w	r3, r7, #20
 8001006:	4619      	mov	r1, r3
 8001008:	480c      	ldr	r0, [pc, #48]	; (800103c <MX_GPIO_Init+0x160>)
 800100a:	f002 fb39 	bl	8003680 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800100e:	2304      	movs	r3, #4
 8001010:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001012:	2301      	movs	r3, #1
 8001014:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001016:	2300      	movs	r3, #0
 8001018:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2300      	movs	r3, #0
 800101c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	4806      	ldr	r0, [pc, #24]	; (8001040 <MX_GPIO_Init+0x164>)
 8001026:	f002 fb2b 	bl	8003680 <HAL_GPIO_Init>

}
 800102a:	bf00      	nop
 800102c:	3728      	adds	r7, #40	; 0x28
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}
 8001032:	bf00      	nop
 8001034:	40023800 	.word	0x40023800
 8001038:	40020800 	.word	0x40020800
 800103c:	40020400 	.word	0x40020400
 8001040:	40020c00 	.word	0x40020c00
 8001044:	40020000 	.word	0x40020000

08001048 <MX_I2C1_SMBUS_Init>:
SMBUS_HandleTypeDef hsmbus1;

/* I2C1 init function */

void MX_I2C1_SMBUS_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hsmbus1.Instance = I2C1;
 800104c:	4b18      	ldr	r3, [pc, #96]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 800104e:	4a19      	ldr	r2, [pc, #100]	; (80010b4 <MX_I2C1_SMBUS_Init+0x6c>)
 8001050:	601a      	str	r2, [r3, #0]
  hsmbus1.Init.ClockSpeed = 100000;
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 8001054:	4a18      	ldr	r2, [pc, #96]	; (80010b8 <MX_I2C1_SMBUS_Init+0x70>)
 8001056:	605a      	str	r2, [r3, #4]
  hsmbus1.Init.OwnAddress1 = 0;
 8001058:	4b15      	ldr	r3, [pc, #84]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 800105a:	2200      	movs	r2, #0
 800105c:	60da      	str	r2, [r3, #12]
  hsmbus1.Init.AddressingMode = SMBUS_ADDRESSINGMODE_7BIT;
 800105e:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 8001060:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001064:	611a      	str	r2, [r3, #16]
  hsmbus1.Init.DualAddressMode = SMBUS_DUALADDRESS_DISABLE;
 8001066:	4b12      	ldr	r3, [pc, #72]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 8001068:	2200      	movs	r2, #0
 800106a:	615a      	str	r2, [r3, #20]
  hsmbus1.Init.OwnAddress2 = 0;
 800106c:	4b10      	ldr	r3, [pc, #64]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
  hsmbus1.Init.GeneralCallMode = SMBUS_GENERALCALL_DISABLE;
 8001072:	4b0f      	ldr	r3, [pc, #60]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 8001074:	2200      	movs	r2, #0
 8001076:	61da      	str	r2, [r3, #28]
  hsmbus1.Init.NoStretchMode = SMBUS_NOSTRETCH_DISABLE;
 8001078:	4b0d      	ldr	r3, [pc, #52]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 800107a:	2200      	movs	r2, #0
 800107c:	621a      	str	r2, [r3, #32]
  hsmbus1.Init.PacketErrorCheckMode = SMBUS_PEC_DISABLE;
 800107e:	4b0c      	ldr	r3, [pc, #48]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 8001080:	2200      	movs	r2, #0
 8001082:	625a      	str	r2, [r3, #36]	; 0x24
  hsmbus1.Init.PeripheralMode = SMBUS_PERIPHERAL_MODE_SMBUS_SLAVE;
 8001084:	4b0a      	ldr	r3, [pc, #40]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 8001086:	2202      	movs	r2, #2
 8001088:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SMBUS_Init(&hsmbus1) != HAL_OK)
 800108a:	4809      	ldr	r0, [pc, #36]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 800108c:	f003 f952 	bl	8004334 <HAL_SMBUS_Init>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d001      	beq.n	800109a <MX_I2C1_SMBUS_Init+0x52>
  {
    Error_Handler();
 8001096:	f000 f909 	bl	80012ac <Error_Handler>
  }

  /** configuration Alert Mode
  */
  if (HAL_SMBUS_EnableAlert_IT(&hsmbus1) != HAL_OK)
 800109a:	4805      	ldr	r0, [pc, #20]	; (80010b0 <MX_I2C1_SMBUS_Init+0x68>)
 800109c:	f003 fa00 	bl	80044a0 <HAL_SMBUS_EnableAlert_IT>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <MX_I2C1_SMBUS_Init+0x62>
  {
    Error_Handler();
 80010a6:	f000 f901 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000318 	.word	0x20000318
 80010b4:	40005400 	.word	0x40005400
 80010b8:	000186a0 	.word	0x000186a0

080010bc <HAL_SMBUS_MspInit>:

void HAL_SMBUS_MspInit(SMBUS_HandleTypeDef* smbusHandle)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b08a      	sub	sp, #40	; 0x28
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]
 80010d2:	611a      	str	r2, [r3, #16]
  if(smbusHandle->Instance==I2C1)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a19      	ldr	r2, [pc, #100]	; (8001140 <HAL_SMBUS_MspInit+0x84>)
 80010da:	4293      	cmp	r3, r2
 80010dc:	d12b      	bne.n	8001136 <HAL_SMBUS_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
 80010e2:	4b18      	ldr	r3, [pc, #96]	; (8001144 <HAL_SMBUS_MspInit+0x88>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a17      	ldr	r2, [pc, #92]	; (8001144 <HAL_SMBUS_MspInit+0x88>)
 80010e8:	f043 0302 	orr.w	r3, r3, #2
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b15      	ldr	r3, [pc, #84]	; (8001144 <HAL_SMBUS_MspInit+0x88>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0302 	and.w	r3, r3, #2
 80010f6:	613b      	str	r3, [r7, #16]
 80010f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB5     ------> I2C1_SMBA
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80010fa:	23e0      	movs	r3, #224	; 0xe0
 80010fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010fe:	2312      	movs	r3, #18
 8001100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001106:	2303      	movs	r3, #3
 8001108:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800110a:	2304      	movs	r3, #4
 800110c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110e:	f107 0314 	add.w	r3, r7, #20
 8001112:	4619      	mov	r1, r3
 8001114:	480c      	ldr	r0, [pc, #48]	; (8001148 <HAL_SMBUS_MspInit+0x8c>)
 8001116:	f002 fab3 	bl	8003680 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	60fb      	str	r3, [r7, #12]
 800111e:	4b09      	ldr	r3, [pc, #36]	; (8001144 <HAL_SMBUS_MspInit+0x88>)
 8001120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001122:	4a08      	ldr	r2, [pc, #32]	; (8001144 <HAL_SMBUS_MspInit+0x88>)
 8001124:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001128:	6413      	str	r3, [r2, #64]	; 0x40
 800112a:	4b06      	ldr	r3, [pc, #24]	; (8001144 <HAL_SMBUS_MspInit+0x88>)
 800112c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800112e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001132:	60fb      	str	r3, [r7, #12]
 8001134:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001136:	bf00      	nop
 8001138:	3728      	adds	r7, #40	; 0x28
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	40005400 	.word	0x40005400
 8001144:	40023800 	.word	0x40023800
 8001148:	40020400 	.word	0x40020400

0800114c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)//485 task for nuri motor must change uart port
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	60f8      	str	r0, [r7, #12]
 8001154:	60b9      	str	r1, [r7, #8]
 8001156:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)ptr, (uint16_t)len, 100);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	b29a      	uxth	r2, r3
 800115c:	2364      	movs	r3, #100	; 0x64
 800115e:	68b9      	ldr	r1, [r7, #8]
 8001160:	4803      	ldr	r0, [pc, #12]	; (8001170 <_write+0x24>)
 8001162:	f004 ff5a 	bl	800601a <HAL_UART_Transmit>
	return (len);
 8001166:	687b      	ldr	r3, [r7, #4]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	20000500 	.word	0x20000500

08001174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001178:	f000 fe92 	bl	8001ea0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800117c:	f000 f81a 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001180:	f7ff feac 	bl	8000edc <MX_GPIO_Init>
  MX_CAN1_Init();
 8001184:	f7ff faac 	bl	80006e0 <MX_CAN1_Init>
  MX_USART3_UART_Init();
 8001188:	f000 fdb0 	bl	8001cec <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 800118c:	f000 fd84 	bl	8001c98 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001190:	f000 fa52 	bl	8001638 <MX_TIM1_Init>
  MX_I2C1_SMBUS_Init();
 8001194:	f7ff ff58 	bl	8001048 <MX_I2C1_SMBUS_Init>
  MX_DMA_Init();
 8001198:	f7ff fbd2 	bl	8000940 <MX_DMA_Init>
  MX_TIM8_Init();
 800119c:	f000 fb7a 	bl	8001894 <MX_TIM8_Init>
  MX_TIM3_Init();
 80011a0:	f000 fafc 	bl	800179c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80011a4:	f005 ffa8 	bl	80070f8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80011a8:	f7ff fbea 	bl	8000980 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80011ac:	f005 ffc8 	bl	8007140 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80011b0:	e7fe      	b.n	80011b0 <main+0x3c>
	...

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b094      	sub	sp, #80	; 0x50
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 0320 	add.w	r3, r7, #32
 80011be:	2230      	movs	r2, #48	; 0x30
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f008 fec3 	bl	8009f4e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	f107 030c 	add.w	r3, r7, #12
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d8:	2300      	movs	r3, #0
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	4b28      	ldr	r3, [pc, #160]	; (8001280 <SystemClock_Config+0xcc>)
 80011de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e0:	4a27      	ldr	r2, [pc, #156]	; (8001280 <SystemClock_Config+0xcc>)
 80011e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011e6:	6413      	str	r3, [r2, #64]	; 0x40
 80011e8:	4b25      	ldr	r3, [pc, #148]	; (8001280 <SystemClock_Config+0xcc>)
 80011ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f0:	60bb      	str	r3, [r7, #8]
 80011f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011f4:	2300      	movs	r3, #0
 80011f6:	607b      	str	r3, [r7, #4]
 80011f8:	4b22      	ldr	r3, [pc, #136]	; (8001284 <SystemClock_Config+0xd0>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4a21      	ldr	r2, [pc, #132]	; (8001284 <SystemClock_Config+0xd0>)
 80011fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001202:	6013      	str	r3, [r2, #0]
 8001204:	4b1f      	ldr	r3, [pc, #124]	; (8001284 <SystemClock_Config+0xd0>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800120c:	607b      	str	r3, [r7, #4]
 800120e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001210:	2301      	movs	r3, #1
 8001212:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001214:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001218:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121a:	2302      	movs	r3, #2
 800121c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800121e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001222:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001224:	2306      	movs	r3, #6
 8001226:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001228:	23a8      	movs	r3, #168	; 0xa8
 800122a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800122c:	2302      	movs	r3, #2
 800122e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001230:	2304      	movs	r3, #4
 8001232:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001234:	f107 0320 	add.w	r3, r7, #32
 8001238:	4618      	mov	r0, r3
 800123a:	f002 fbf1 	bl	8003a20 <HAL_RCC_OscConfig>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001244:	f000 f832 	bl	80012ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001248:	230f      	movs	r3, #15
 800124a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800124c:	2302      	movs	r3, #2
 800124e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001250:	2300      	movs	r3, #0
 8001252:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001254:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001258:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800125e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001260:	f107 030c 	add.w	r3, r7, #12
 8001264:	2105      	movs	r1, #5
 8001266:	4618      	mov	r0, r3
 8001268:	f002 fe52 	bl	8003f10 <HAL_RCC_ClockConfig>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001272:	f000 f81b 	bl	80012ac <Error_Handler>
  }
}
 8001276:	bf00      	nop
 8001278:	3750      	adds	r7, #80	; 0x50
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40023800 	.word	0x40023800
 8001284:	40007000 	.word	0x40007000

08001288 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a04      	ldr	r2, [pc, #16]	; (80012a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d101      	bne.n	800129e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800129a:	f000 fe23 	bl	8001ee4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800129e:	bf00      	nop
 80012a0:	3708      	adds	r7, #8
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40001000 	.word	0x40001000

080012ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b0:	b672      	cpsid	i
}
 80012b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <Error_Handler+0x8>
	...

080012b8 <HAL_UART_RxCpltCallback>:
void ServoMotor_init()
{
	HAL_UART_Receive_IT(&huart3, tmp_rx, 12);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART3) {printf("hal_rev irq: %d\n", HAL_UART_Receive_IT(&huart3, tmp_rx, 12));
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a0b      	ldr	r2, [pc, #44]	; (80012f4 <HAL_UART_RxCpltCallback+0x3c>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d109      	bne.n	80012de <HAL_UART_RxCpltCallback+0x26>
 80012ca:	220c      	movs	r2, #12
 80012cc:	490a      	ldr	r1, [pc, #40]	; (80012f8 <HAL_UART_RxCpltCallback+0x40>)
 80012ce:	480b      	ldr	r0, [pc, #44]	; (80012fc <HAL_UART_RxCpltCallback+0x44>)
 80012d0:	f004 ff35 	bl	800613e <HAL_UART_Receive_IT>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4619      	mov	r1, r3
 80012d8:	4809      	ldr	r0, [pc, #36]	; (8001300 <HAL_UART_RxCpltCallback+0x48>)
 80012da:	f008 fed5 	bl	800a088 <iprintf>
	}//SET INTERRUPT
	flag_rx = 1;
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <HAL_UART_RxCpltCallback+0x4c>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	601a      	str	r2, [r3, #0]
	printf("H_URCBf\n");
 80012e4:	4808      	ldr	r0, [pc, #32]	; (8001308 <HAL_UART_RxCpltCallback+0x50>)
 80012e6:	f008 ff55 	bl	800a194 <puts>
}
 80012ea:	bf00      	nop
 80012ec:	3708      	adds	r7, #8
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	bf00      	nop
 80012f4:	40004800 	.word	0x40004800
 80012f8:	2000036c 	.word	0x2000036c
 80012fc:	20000544 	.word	0x20000544
 8001300:	0800aef8 	.word	0x0800aef8
 8001304:	20000368 	.word	0x20000368
 8001308:	0800af0c 	.word	0x0800af0c

0800130c <ServoMotor_write>:

void ServoMotor_write(const char* str)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_SET);
 8001314:	2201      	movs	r2, #1
 8001316:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800131a:	4815      	ldr	r0, [pc, #84]	; (8001370 <ServoMotor_write+0x64>)
 800131c:	f002 fb4c 	bl	80039b8 <HAL_GPIO_WritePin>
    if(Read_flag == 1){
 8001320:	4b14      	ldr	r3, [pc, #80]	; (8001374 <ServoMotor_write+0x68>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d10c      	bne.n	8001342 <ServoMotor_write+0x36>
    	HAL_NVIC_DisableIRQ(USART3_IRQn); //Rx Callback  Disable
 8001328:	2027      	movs	r0, #39	; 0x27
 800132a:	f001 fd99 	bl	8002e60 <HAL_NVIC_DisableIRQ>
    	HAL_UART_Transmit(&huart3, str, 6, 100);
 800132e:	2364      	movs	r3, #100	; 0x64
 8001330:	2206      	movs	r2, #6
 8001332:	6879      	ldr	r1, [r7, #4]
 8001334:	4810      	ldr	r0, [pc, #64]	; (8001378 <ServoMotor_write+0x6c>)
 8001336:	f004 fe70 	bl	800601a <HAL_UART_Transmit>
    	HAL_NVIC_EnableIRQ(USART3_IRQn);  //Rx callback  enable
 800133a:	2027      	movs	r0, #39	; 0x27
 800133c:	f001 fd82 	bl	8002e44 <HAL_NVIC_EnableIRQ>
 8001340:	e00b      	b.n	800135a <ServoMotor_write+0x4e>
    }
    else {
    	HAL_NVIC_DisableIRQ(USART3_IRQn); //Rx Callback  Disable
 8001342:	2027      	movs	r0, #39	; 0x27
 8001344:	f001 fd8c 	bl	8002e60 <HAL_NVIC_DisableIRQ>
    	HAL_UART_Transmit(&huart3, str, SERVO_BUFLEN, 100);
 8001348:	2364      	movs	r3, #100	; 0x64
 800134a:	220a      	movs	r2, #10
 800134c:	6879      	ldr	r1, [r7, #4]
 800134e:	480a      	ldr	r0, [pc, #40]	; (8001378 <ServoMotor_write+0x6c>)
 8001350:	f004 fe63 	bl	800601a <HAL_UART_Transmit>
    	HAL_NVIC_EnableIRQ(USART3_IRQn);  //Rx callback  enable
 8001354:	2027      	movs	r0, #39	; 0x27
 8001356:	f001 fd75 	bl	8002e44 <HAL_NVIC_EnableIRQ>
    }

    HAL_GPIO_WritePin(RS485_DE_GPIO_Port, RS485_DE_Pin, GPIO_PIN_RESET);
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001360:	4803      	ldr	r0, [pc, #12]	; (8001370 <ServoMotor_write+0x64>)
 8001362:	f002 fb29 	bl	80039b8 <HAL_GPIO_WritePin>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	40020400 	.word	0x40020400
 8001374:	20000378 	.word	0x20000378
 8001378:	20000544 	.word	0x20000544

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b12      	ldr	r3, [pc, #72]	; (80013d0 <HAL_MspInit+0x54>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138a:	4a11      	ldr	r2, [pc, #68]	; (80013d0 <HAL_MspInit+0x54>)
 800138c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001390:	6453      	str	r3, [r2, #68]	; 0x44
 8001392:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <HAL_MspInit+0x54>)
 8001394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001396:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	603b      	str	r3, [r7, #0]
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <HAL_MspInit+0x54>)
 80013a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a6:	4a0a      	ldr	r2, [pc, #40]	; (80013d0 <HAL_MspInit+0x54>)
 80013a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ac:	6413      	str	r3, [r2, #64]	; 0x40
 80013ae:	4b08      	ldr	r3, [pc, #32]	; (80013d0 <HAL_MspInit+0x54>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b6:	603b      	str	r3, [r7, #0]
 80013b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	210f      	movs	r1, #15
 80013be:	f06f 0001 	mvn.w	r0, #1
 80013c2:	f001 fd23 	bl	8002e0c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013c6:	bf00      	nop
 80013c8:	3708      	adds	r7, #8
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	bf00      	nop
 80013d0:	40023800 	.word	0x40023800

080013d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08c      	sub	sp, #48	; 0x30
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80013e0:	2300      	movs	r3, #0
 80013e2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80013e4:	2200      	movs	r2, #0
 80013e6:	6879      	ldr	r1, [r7, #4]
 80013e8:	2036      	movs	r0, #54	; 0x36
 80013ea:	f001 fd0f 	bl	8002e0c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013ee:	2036      	movs	r0, #54	; 0x36
 80013f0:	f001 fd28 	bl	8002e44 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80013f4:	2300      	movs	r3, #0
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	4b1f      	ldr	r3, [pc, #124]	; (8001478 <HAL_InitTick+0xa4>)
 80013fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fc:	4a1e      	ldr	r2, [pc, #120]	; (8001478 <HAL_InitTick+0xa4>)
 80013fe:	f043 0310 	orr.w	r3, r3, #16
 8001402:	6413      	str	r3, [r2, #64]	; 0x40
 8001404:	4b1c      	ldr	r3, [pc, #112]	; (8001478 <HAL_InitTick+0xa4>)
 8001406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001408:	f003 0310 	and.w	r3, r3, #16
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001410:	f107 0210 	add.w	r2, r7, #16
 8001414:	f107 0314 	add.w	r3, r7, #20
 8001418:	4611      	mov	r1, r2
 800141a:	4618      	mov	r0, r3
 800141c:	f002 ff58 	bl	80042d0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001420:	f002 ff2e 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8001424:	4603      	mov	r3, r0
 8001426:	005b      	lsls	r3, r3, #1
 8001428:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800142a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800142c:	4a13      	ldr	r2, [pc, #76]	; (800147c <HAL_InitTick+0xa8>)
 800142e:	fba2 2303 	umull	r2, r3, r2, r3
 8001432:	0c9b      	lsrs	r3, r3, #18
 8001434:	3b01      	subs	r3, #1
 8001436:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001438:	4b11      	ldr	r3, [pc, #68]	; (8001480 <HAL_InitTick+0xac>)
 800143a:	4a12      	ldr	r2, [pc, #72]	; (8001484 <HAL_InitTick+0xb0>)
 800143c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <HAL_InitTick+0xac>)
 8001440:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001444:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001446:	4a0e      	ldr	r2, [pc, #56]	; (8001480 <HAL_InitTick+0xac>)
 8001448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800144a:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800144c:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <HAL_InitTick+0xac>)
 800144e:	2200      	movs	r2, #0
 8001450:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001452:	4b0b      	ldr	r3, [pc, #44]	; (8001480 <HAL_InitTick+0xac>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001458:	4809      	ldr	r0, [pc, #36]	; (8001480 <HAL_InitTick+0xac>)
 800145a:	f003 f841 	bl	80044e0 <HAL_TIM_Base_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d104      	bne.n	800146e <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001464:	4806      	ldr	r0, [pc, #24]	; (8001480 <HAL_InitTick+0xac>)
 8001466:	f003 f88b 	bl	8004580 <HAL_TIM_Base_Start_IT>
 800146a:	4603      	mov	r3, r0
 800146c:	e000      	b.n	8001470 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800146e:	2301      	movs	r3, #1
}
 8001470:	4618      	mov	r0, r3
 8001472:	3730      	adds	r7, #48	; 0x30
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}
 8001478:	40023800 	.word	0x40023800
 800147c:	431bde83 	.word	0x431bde83
 8001480:	2000037c 	.word	0x2000037c
 8001484:	40001000 	.word	0x40001000

08001488 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001488:	b480      	push	{r7}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800148c:	e7fe      	b.n	800148c <NMI_Handler+0x4>

0800148e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800148e:	b480      	push	{r7}
 8001490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001492:	e7fe      	b.n	8001492 <HardFault_Handler+0x4>

08001494 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <MemManage_Handler+0x4>

0800149a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800149e:	e7fe      	b.n	800149e <BusFault_Handler+0x4>

080014a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <UsageFault_Handler+0x4>

080014a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014aa:	bf00      	nop
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80014b8:	4802      	ldr	r0, [pc, #8]	; (80014c4 <CAN1_RX0_IRQHandler+0x10>)
 80014ba:	f001 f99b 	bl	80027f4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 80014be:	bf00      	nop
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	bf00      	nop
 80014c4:	200002d8 	.word	0x200002d8

080014c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80014cc:	4802      	ldr	r0, [pc, #8]	; (80014d8 <USART2_IRQHandler+0x10>)
 80014ce:	f004 fe67 	bl	80061a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20000500 	.word	0x20000500

080014dc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80014e0:	4802      	ldr	r0, [pc, #8]	; (80014ec <TIM6_DAC_IRQHandler+0x10>)
 80014e2:	f003 fbf6 	bl	8004cd2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80014e6:	bf00      	nop
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	2000037c 	.word	0x2000037c

080014f0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim8_ch1);
 80014f4:	4802      	ldr	r0, [pc, #8]	; (8001500 <DMA2_Stream2_IRQHandler+0x10>)
 80014f6:	f001 fe59 	bl	80031ac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	200004a0 	.word	0x200004a0

08001504 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af00      	add	r7, sp, #0
 800150a:	60f8      	str	r0, [r7, #12]
 800150c:	60b9      	str	r1, [r7, #8]
 800150e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	e00a      	b.n	800152c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001516:	f3af 8000 	nop.w
 800151a:	4601      	mov	r1, r0
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	1c5a      	adds	r2, r3, #1
 8001520:	60ba      	str	r2, [r7, #8]
 8001522:	b2ca      	uxtb	r2, r1
 8001524:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	3301      	adds	r3, #1
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697a      	ldr	r2, [r7, #20]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	429a      	cmp	r2, r3
 8001532:	dbf0      	blt.n	8001516 <_read+0x12>
	}

return len;
 8001534:	687b      	ldr	r3, [r7, #4]
}
 8001536:	4618      	mov	r0, r3
 8001538:	3718      	adds	r7, #24
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}

0800153e <_close>:
	}
	return len;
}

int _close(int file)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
	return -1;
 8001546:	f04f 33ff 	mov.w	r3, #4294967295
}
 800154a:	4618      	mov	r0, r3
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr

08001556 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001556:	b480      	push	{r7}
 8001558:	b083      	sub	sp, #12
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
 800155e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001566:	605a      	str	r2, [r3, #4]
	return 0;
 8001568:	2300      	movs	r3, #0
}
 800156a:	4618      	mov	r0, r3
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001574:	4770      	bx	lr

08001576 <_isatty>:

int _isatty(int file)
{
 8001576:	b480      	push	{r7}
 8001578:	b083      	sub	sp, #12
 800157a:	af00      	add	r7, sp, #0
 800157c:	6078      	str	r0, [r7, #4]
	return 1;
 800157e:	2301      	movs	r3, #1
}
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800158c:	b480      	push	{r7}
 800158e:	b085      	sub	sp, #20
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
	return 0;
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3714      	adds	r7, #20
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015b0:	4a14      	ldr	r2, [pc, #80]	; (8001604 <_sbrk+0x5c>)
 80015b2:	4b15      	ldr	r3, [pc, #84]	; (8001608 <_sbrk+0x60>)
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015bc:	4b13      	ldr	r3, [pc, #76]	; (800160c <_sbrk+0x64>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d102      	bne.n	80015ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015c4:	4b11      	ldr	r3, [pc, #68]	; (800160c <_sbrk+0x64>)
 80015c6:	4a12      	ldr	r2, [pc, #72]	; (8001610 <_sbrk+0x68>)
 80015c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ca:	4b10      	ldr	r3, [pc, #64]	; (800160c <_sbrk+0x64>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4413      	add	r3, r2
 80015d2:	693a      	ldr	r2, [r7, #16]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d207      	bcs.n	80015e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015d8:	f008 fb88 	bl	8009cec <__errno>
 80015dc:	4603      	mov	r3, r0
 80015de:	220c      	movs	r2, #12
 80015e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80015e2:	f04f 33ff 	mov.w	r3, #4294967295
 80015e6:	e009      	b.n	80015fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80015e8:	4b08      	ldr	r3, [pc, #32]	; (800160c <_sbrk+0x64>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80015ee:	4b07      	ldr	r3, [pc, #28]	; (800160c <_sbrk+0x64>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	4a05      	ldr	r2, [pc, #20]	; (800160c <_sbrk+0x64>)
 80015f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80015fa:	68fb      	ldr	r3, [r7, #12]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20020000 	.word	0x20020000
 8001608:	00000400 	.word	0x00000400
 800160c:	200003c4 	.word	0x200003c4
 8001610:	20004fb0 	.word	0x20004fb0

08001614 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001618:	4b06      	ldr	r3, [pc, #24]	; (8001634 <SystemInit+0x20>)
 800161a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800161e:	4a05      	ldr	r2, [pc, #20]	; (8001634 <SystemInit+0x20>)
 8001620:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001624:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001628:	bf00      	nop
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	e000ed00 	.word	0xe000ed00

08001638 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
DMA_HandleTypeDef hdma_tim8_ch1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b096      	sub	sp, #88	; 0x58
 800163c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800163e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001642:	2200      	movs	r2, #0
 8001644:	601a      	str	r2, [r3, #0]
 8001646:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001648:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]
 8001658:	615a      	str	r2, [r3, #20]
 800165a:	619a      	str	r2, [r3, #24]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800165c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001660:	2200      	movs	r2, #0
 8001662:	601a      	str	r2, [r3, #0]
 8001664:	605a      	str	r2, [r3, #4]
 8001666:	609a      	str	r2, [r3, #8]
 8001668:	60da      	str	r2, [r3, #12]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800166a:	1d3b      	adds	r3, r7, #4
 800166c:	2220      	movs	r2, #32
 800166e:	2100      	movs	r1, #0
 8001670:	4618      	mov	r0, r3
 8001672:	f008 fc6c 	bl	8009f4e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001676:	4b47      	ldr	r3, [pc, #284]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001678:	4a47      	ldr	r2, [pc, #284]	; (8001798 <MX_TIM1_Init+0x160>)
 800167a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 840-1;
 800167c:	4b45      	ldr	r3, [pc, #276]	; (8001794 <MX_TIM1_Init+0x15c>)
 800167e:	f240 3247 	movw	r2, #839	; 0x347
 8001682:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001684:	4b43      	ldr	r3, [pc, #268]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001686:	2200      	movs	r2, #0
 8001688:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 800168a:	4b42      	ldr	r3, [pc, #264]	; (8001794 <MX_TIM1_Init+0x15c>)
 800168c:	2263      	movs	r2, #99	; 0x63
 800168e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001690:	4b40      	ldr	r3, [pc, #256]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001692:	2200      	movs	r2, #0
 8001694:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001696:	4b3f      	ldr	r3, [pc, #252]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001698:	2200      	movs	r2, #0
 800169a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169c:	4b3d      	ldr	r3, [pc, #244]	; (8001794 <MX_TIM1_Init+0x15c>)
 800169e:	2200      	movs	r2, #0
 80016a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80016a2:	483c      	ldr	r0, [pc, #240]	; (8001794 <MX_TIM1_Init+0x15c>)
 80016a4:	f002 ffdc 	bl	8004660 <HAL_TIM_PWM_Init>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d001      	beq.n	80016b2 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80016ae:	f7ff fdfd 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80016b2:	4838      	ldr	r0, [pc, #224]	; (8001794 <MX_TIM1_Init+0x15c>)
 80016b4:	f003 fab4 	bl	8004c20 <HAL_TIM_IC_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80016be:	f7ff fdf5 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c2:	2300      	movs	r3, #0
 80016c4:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c6:	2300      	movs	r3, #0
 80016c8:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016ca:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016ce:	4619      	mov	r1, r3
 80016d0:	4830      	ldr	r0, [pc, #192]	; (8001794 <MX_TIM1_Init+0x15c>)
 80016d2:	f004 fb73 	bl	8005dbc <HAL_TIMEx_MasterConfigSynchronization>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80016dc:	f7ff fde6 	bl	80012ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80016e0:	2360      	movs	r3, #96	; 0x60
 80016e2:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.Pulse = 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80016e8:	2300      	movs	r3, #0
 80016ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80016ec:	2300      	movs	r3, #0
 80016ee:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80016f0:	2300      	movs	r3, #0
 80016f2:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80016f8:	2300      	movs	r3, #0
 80016fa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80016fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001700:	2200      	movs	r2, #0
 8001702:	4619      	mov	r1, r3
 8001704:	4823      	ldr	r0, [pc, #140]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001706:	f003 fc89 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 800170a:	4603      	mov	r3, r0
 800170c:	2b00      	cmp	r3, #0
 800170e:	d001      	beq.n	8001714 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001710:	f7ff fdcc 	bl	80012ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001714:	2300      	movs	r3, #0
 8001716:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001718:	2301      	movs	r3, #1
 800171a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigIC.ICFilter = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001728:	2204      	movs	r2, #4
 800172a:	4619      	mov	r1, r3
 800172c:	4819      	ldr	r0, [pc, #100]	; (8001794 <MX_TIM1_Init+0x15c>)
 800172e:	f003 fbd8 	bl	8004ee2 <HAL_TIM_IC_ConfigChannel>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM1_Init+0x104>
  {
    Error_Handler();
 8001738:	f7ff fdb8 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800173c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001740:	2208      	movs	r2, #8
 8001742:	4619      	mov	r1, r3
 8001744:	4813      	ldr	r0, [pc, #76]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001746:	f003 fbcc 	bl	8004ee2 <HAL_TIM_IC_ConfigChannel>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM1_Init+0x11c>
  {
    Error_Handler();
 8001750:	f7ff fdac 	bl	80012ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001754:	2300      	movs	r3, #0
 8001756:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001758:	2300      	movs	r3, #0
 800175a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001764:	2300      	movs	r3, #0
 8001766:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001768:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800176c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800176e:	2300      	movs	r3, #0
 8001770:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001772:	1d3b      	adds	r3, r7, #4
 8001774:	4619      	mov	r1, r3
 8001776:	4807      	ldr	r0, [pc, #28]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001778:	f004 fb9c 	bl	8005eb4 <HAL_TIMEx_ConfigBreakDeadTime>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8001782:	f7ff fd93 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001786:	4803      	ldr	r0, [pc, #12]	; (8001794 <MX_TIM1_Init+0x15c>)
 8001788:	f000 fa22 	bl	8001bd0 <HAL_TIM_MspPostInit>

}
 800178c:	bf00      	nop
 800178e:	3758      	adds	r7, #88	; 0x58
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	200003c8 	.word	0x200003c8
 8001798:	40010000 	.word	0x40010000

0800179c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b08a      	sub	sp, #40	; 0x28
 80017a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	2200      	movs	r2, #0
 80017a8:	601a      	str	r2, [r3, #0]
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	609a      	str	r2, [r3, #8]
 80017ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	2200      	movs	r2, #0
 80017b6:	601a      	str	r2, [r3, #0]
 80017b8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80017ba:	463b      	mov	r3, r7
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80017c6:	4b31      	ldr	r3, [pc, #196]	; (800188c <MX_TIM3_Init+0xf0>)
 80017c8:	4a31      	ldr	r2, [pc, #196]	; (8001890 <MX_TIM3_Init+0xf4>)
 80017ca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80017cc:	4b2f      	ldr	r3, [pc, #188]	; (800188c <MX_TIM3_Init+0xf0>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d2:	4b2e      	ldr	r3, [pc, #184]	; (800188c <MX_TIM3_Init+0xf0>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80017d8:	4b2c      	ldr	r3, [pc, #176]	; (800188c <MX_TIM3_Init+0xf0>)
 80017da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017e0:	4b2a      	ldr	r3, [pc, #168]	; (800188c <MX_TIM3_Init+0xf0>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017e6:	4b29      	ldr	r3, [pc, #164]	; (800188c <MX_TIM3_Init+0xf0>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80017ec:	4827      	ldr	r0, [pc, #156]	; (800188c <MX_TIM3_Init+0xf0>)
 80017ee:	f002 fe77 	bl	80044e0 <HAL_TIM_Base_Init>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d001      	beq.n	80017fc <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80017f8:	f7ff fd58 	bl	80012ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001800:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001802:	f107 0318 	add.w	r3, r7, #24
 8001806:	4619      	mov	r1, r3
 8001808:	4820      	ldr	r0, [pc, #128]	; (800188c <MX_TIM3_Init+0xf0>)
 800180a:	f003 fcc9 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001814:	f7ff fd4a 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001818:	481c      	ldr	r0, [pc, #112]	; (800188c <MX_TIM3_Init+0xf0>)
 800181a:	f003 fa01 	bl	8004c20 <HAL_TIM_IC_Init>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d001      	beq.n	8001828 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001824:	f7ff fd42 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001828:	2300      	movs	r3, #0
 800182a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800182c:	2300      	movs	r3, #0
 800182e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001830:	f107 0310 	add.w	r3, r7, #16
 8001834:	4619      	mov	r1, r3
 8001836:	4815      	ldr	r0, [pc, #84]	; (800188c <MX_TIM3_Init+0xf0>)
 8001838:	f004 fac0 	bl	8005dbc <HAL_TIMEx_MasterConfigSynchronization>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001842:	f7ff fd33 	bl	80012ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001846:	2300      	movs	r3, #0
 8001848:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800184a:	2301      	movs	r3, #1
 800184c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001852:	2300      	movs	r3, #0
 8001854:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001856:	463b      	mov	r3, r7
 8001858:	2208      	movs	r2, #8
 800185a:	4619      	mov	r1, r3
 800185c:	480b      	ldr	r0, [pc, #44]	; (800188c <MX_TIM3_Init+0xf0>)
 800185e:	f003 fb40 	bl	8004ee2 <HAL_TIM_IC_ConfigChannel>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001868:	f7ff fd20 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800186c:	463b      	mov	r3, r7
 800186e:	220c      	movs	r2, #12
 8001870:	4619      	mov	r1, r3
 8001872:	4806      	ldr	r0, [pc, #24]	; (800188c <MX_TIM3_Init+0xf0>)
 8001874:	f003 fb35 	bl	8004ee2 <HAL_TIM_IC_ConfigChannel>
 8001878:	4603      	mov	r3, r0
 800187a:	2b00      	cmp	r3, #0
 800187c:	d001      	beq.n	8001882 <MX_TIM3_Init+0xe6>
  {
    Error_Handler();
 800187e:	f7ff fd15 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001882:	bf00      	nop
 8001884:	3728      	adds	r7, #40	; 0x28
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000410 	.word	0x20000410
 8001890:	40000400 	.word	0x40000400

08001894 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b096      	sub	sp, #88	; 0x58
 8001898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800189a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800189e:	2200      	movs	r2, #0
 80018a0:	601a      	str	r2, [r3, #0]
 80018a2:	605a      	str	r2, [r3, #4]
 80018a4:	609a      	str	r2, [r3, #8]
 80018a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]
 80018ba:	605a      	str	r2, [r3, #4]
 80018bc:	609a      	str	r2, [r3, #8]
 80018be:	60da      	str	r2, [r3, #12]
 80018c0:	611a      	str	r2, [r3, #16]
 80018c2:	615a      	str	r2, [r3, #20]
 80018c4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018c6:	1d3b      	adds	r3, r7, #4
 80018c8:	2220      	movs	r2, #32
 80018ca:	2100      	movs	r1, #0
 80018cc:	4618      	mov	r0, r3
 80018ce:	f008 fb3e 	bl	8009f4e <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80018d2:	4b50      	ldr	r3, [pc, #320]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018d4:	4a50      	ldr	r2, [pc, #320]	; (8001a18 <MX_TIM8_Init+0x184>)
 80018d6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 2-1;
 80018d8:	4b4e      	ldr	r3, [pc, #312]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018da:	2201      	movs	r2, #1
 80018dc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018de:	4b4d      	ldr	r3, [pc, #308]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 104;
 80018e4:	4b4b      	ldr	r3, [pc, #300]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018e6:	2268      	movs	r2, #104	; 0x68
 80018e8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ea:	4b4a      	ldr	r3, [pc, #296]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80018f0:	4b48      	ldr	r3, [pc, #288]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f6:	4b47      	ldr	r3, [pc, #284]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80018fc:	4845      	ldr	r0, [pc, #276]	; (8001a14 <MX_TIM8_Init+0x180>)
 80018fe:	f002 fdef 	bl	80044e0 <HAL_TIM_Base_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 8001908:	f7ff fcd0 	bl	80012ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800190c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001910:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001912:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001916:	4619      	mov	r1, r3
 8001918:	483e      	ldr	r0, [pc, #248]	; (8001a14 <MX_TIM8_Init+0x180>)
 800191a:	f003 fc41 	bl	80051a0 <HAL_TIM_ConfigClockSource>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 8001924:	f7ff fcc2 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8001928:	483a      	ldr	r0, [pc, #232]	; (8001a14 <MX_TIM8_Init+0x180>)
 800192a:	f002 fe99 	bl	8004660 <HAL_TIM_PWM_Init>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001934:	f7ff fcba 	bl	80012ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001938:	2300      	movs	r3, #0
 800193a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800193c:	2300      	movs	r3, #0
 800193e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001940:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001944:	4619      	mov	r1, r3
 8001946:	4833      	ldr	r0, [pc, #204]	; (8001a14 <MX_TIM8_Init+0x180>)
 8001948:	f004 fa38 	bl	8005dbc <HAL_TIMEx_MasterConfigSynchronization>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8001952:	f7ff fcab 	bl	80012ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001956:	2360      	movs	r3, #96	; 0x60
 8001958:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800195e:	2300      	movs	r3, #0
 8001960:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001962:	2300      	movs	r3, #0
 8001964:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001966:	2300      	movs	r3, #0
 8001968:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800196a:	2300      	movs	r3, #0
 800196c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800196e:	2300      	movs	r3, #0
 8001970:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001972:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001976:	2200      	movs	r2, #0
 8001978:	4619      	mov	r1, r3
 800197a:	4826      	ldr	r0, [pc, #152]	; (8001a14 <MX_TIM8_Init+0x180>)
 800197c:	f003 fb4e 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <MX_TIM8_Init+0xf6>
  {
    Error_Handler();
 8001986:	f7ff fc91 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800198a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800198e:	2204      	movs	r2, #4
 8001990:	4619      	mov	r1, r3
 8001992:	4820      	ldr	r0, [pc, #128]	; (8001a14 <MX_TIM8_Init+0x180>)
 8001994:	f003 fb42 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d001      	beq.n	80019a2 <MX_TIM8_Init+0x10e>
  {
    Error_Handler();
 800199e:	f7ff fc85 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80019a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019a6:	2208      	movs	r2, #8
 80019a8:	4619      	mov	r1, r3
 80019aa:	481a      	ldr	r0, [pc, #104]	; (8001a14 <MX_TIM8_Init+0x180>)
 80019ac:	f003 fb36 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 80019b6:	f7ff fc79 	bl	80012ac <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019be:	220c      	movs	r2, #12
 80019c0:	4619      	mov	r1, r3
 80019c2:	4814      	ldr	r0, [pc, #80]	; (8001a14 <MX_TIM8_Init+0x180>)
 80019c4:	f003 fb2a 	bl	800501c <HAL_TIM_PWM_ConfigChannel>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d001      	beq.n	80019d2 <MX_TIM8_Init+0x13e>
  {
    Error_Handler();
 80019ce:	f7ff fc6d 	bl	80012ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019d6:	2300      	movs	r3, #0
 80019d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019da:	2300      	movs	r3, #0
 80019dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80019de:	2300      	movs	r3, #0
 80019e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019ec:	2300      	movs	r3, #0
 80019ee:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80019f0:	1d3b      	adds	r3, r7, #4
 80019f2:	4619      	mov	r1, r3
 80019f4:	4807      	ldr	r0, [pc, #28]	; (8001a14 <MX_TIM8_Init+0x180>)
 80019f6:	f004 fa5d 	bl	8005eb4 <HAL_TIMEx_ConfigBreakDeadTime>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d001      	beq.n	8001a04 <MX_TIM8_Init+0x170>
  {
    Error_Handler();
 8001a00:	f7ff fc54 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001a04:	4803      	ldr	r0, [pc, #12]	; (8001a14 <MX_TIM8_Init+0x180>)
 8001a06:	f000 f8e3 	bl	8001bd0 <HAL_TIM_MspPostInit>

}
 8001a0a:	bf00      	nop
 8001a0c:	3758      	adds	r7, #88	; 0x58
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000458 	.word	0x20000458
 8001a18:	40010400 	.word	0x40010400

08001a1c <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b08a      	sub	sp, #40	; 0x28
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a24:	f107 0314 	add.w	r3, r7, #20
 8001a28:	2200      	movs	r2, #0
 8001a2a:	601a      	str	r2, [r3, #0]
 8001a2c:	605a      	str	r2, [r3, #4]
 8001a2e:	609a      	str	r2, [r3, #8]
 8001a30:	60da      	str	r2, [r3, #12]
 8001a32:	611a      	str	r2, [r3, #16]
  if(tim_pwmHandle->Instance==TIM1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a19      	ldr	r2, [pc, #100]	; (8001aa0 <HAL_TIM_PWM_MspInit+0x84>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d12c      	bne.n	8001a98 <HAL_TIM_PWM_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	613b      	str	r3, [r7, #16]
 8001a42:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <HAL_TIM_PWM_MspInit+0x88>)
 8001a44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a46:	4a17      	ldr	r2, [pc, #92]	; (8001aa4 <HAL_TIM_PWM_MspInit+0x88>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a4e:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_TIM_PWM_MspInit+0x88>)
 8001a50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <HAL_TIM_PWM_MspInit+0x88>)
 8001a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a62:	4a10      	ldr	r2, [pc, #64]	; (8001aa4 <HAL_TIM_PWM_MspInit+0x88>)
 8001a64:	f043 0301 	orr.w	r3, r3, #1
 8001a68:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <HAL_TIM_PWM_MspInit+0x88>)
 8001a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001a76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a7c:	2302      	movs	r3, #2
 8001a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a80:	2300      	movs	r3, #0
 8001a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a84:	2300      	movs	r3, #0
 8001a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	f107 0314 	add.w	r3, r7, #20
 8001a90:	4619      	mov	r1, r3
 8001a92:	4805      	ldr	r0, [pc, #20]	; (8001aa8 <HAL_TIM_PWM_MspInit+0x8c>)
 8001a94:	f001 fdf4 	bl	8003680 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001a98:	bf00      	nop
 8001a9a:	3728      	adds	r7, #40	; 0x28
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40010000 	.word	0x40010000
 8001aa4:	40023800 	.word	0x40023800
 8001aa8:	40020000 	.word	0x40020000

08001aac <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b08a      	sub	sp, #40	; 0x28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab4:	f107 0314 	add.w	r3, r7, #20
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]
 8001abc:	605a      	str	r2, [r3, #4]
 8001abe:	609a      	str	r2, [r3, #8]
 8001ac0:	60da      	str	r2, [r3, #12]
 8001ac2:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	4a3b      	ldr	r2, [pc, #236]	; (8001bb8 <HAL_TIM_Base_MspInit+0x10c>)
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d12c      	bne.n	8001b28 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ace:	2300      	movs	r3, #0
 8001ad0:	613b      	str	r3, [r7, #16]
 8001ad2:	4b3a      	ldr	r3, [pc, #232]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad6:	4a39      	ldr	r2, [pc, #228]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001ad8:	f043 0302 	orr.w	r3, r3, #2
 8001adc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ade:	4b37      	ldr	r3, [pc, #220]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	613b      	str	r3, [r7, #16]
 8001ae8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aea:	2300      	movs	r3, #0
 8001aec:	60fb      	str	r3, [r7, #12]
 8001aee:	4b33      	ldr	r3, [pc, #204]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001af2:	4a32      	ldr	r2, [pc, #200]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001af4:	f043 0302 	orr.w	r3, r3, #2
 8001af8:	6313      	str	r3, [r2, #48]	; 0x30
 8001afa:	4b30      	ldr	r3, [pc, #192]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	60fb      	str	r3, [r7, #12]
 8001b04:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001b06:	2303      	movs	r3, #3
 8001b08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b0a:	2302      	movs	r3, #2
 8001b0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b12:	2300      	movs	r3, #0
 8001b14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b16:	2302      	movs	r3, #2
 8001b18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b1a:	f107 0314 	add.w	r3, r7, #20
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4827      	ldr	r0, [pc, #156]	; (8001bc0 <HAL_TIM_Base_MspInit+0x114>)
 8001b22:	f001 fdad 	bl	8003680 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001b26:	e043      	b.n	8001bb0 <HAL_TIM_Base_MspInit+0x104>
  else if(tim_baseHandle->Instance==TIM8)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a25      	ldr	r2, [pc, #148]	; (8001bc4 <HAL_TIM_Base_MspInit+0x118>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d13e      	bne.n	8001bb0 <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001b32:	2300      	movs	r3, #0
 8001b34:	60bb      	str	r3, [r7, #8]
 8001b36:	4b21      	ldr	r3, [pc, #132]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b3a:	4a20      	ldr	r2, [pc, #128]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001b3c:	f043 0302 	orr.w	r3, r3, #2
 8001b40:	6453      	str	r3, [r2, #68]	; 0x44
 8001b42:	4b1e      	ldr	r3, [pc, #120]	; (8001bbc <HAL_TIM_Base_MspInit+0x110>)
 8001b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b46:	f003 0302 	and.w	r3, r3, #2
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	68bb      	ldr	r3, [r7, #8]
    hdma_tim8_ch1.Instance = DMA2_Stream2;
 8001b4e:	4b1e      	ldr	r3, [pc, #120]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b50:	4a1e      	ldr	r2, [pc, #120]	; (8001bcc <HAL_TIM_Base_MspInit+0x120>)
 8001b52:	601a      	str	r2, [r3, #0]
    hdma_tim8_ch1.Init.Channel = DMA_CHANNEL_7;
 8001b54:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b56:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8001b5a:	605a      	str	r2, [r3, #4]
    hdma_tim8_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001b5c:	4b1a      	ldr	r3, [pc, #104]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b5e:	2240      	movs	r2, #64	; 0x40
 8001b60:	609a      	str	r2, [r3, #8]
    hdma_tim8_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b62:	4b19      	ldr	r3, [pc, #100]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	60da      	str	r2, [r3, #12]
    hdma_tim8_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001b68:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b6a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b6e:	611a      	str	r2, [r3, #16]
    hdma_tim8_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b70:	4b15      	ldr	r3, [pc, #84]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b76:	615a      	str	r2, [r3, #20]
    hdma_tim8_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b7a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b7e:	619a      	str	r2, [r3, #24]
    hdma_tim8_ch1.Init.Mode = DMA_CIRCULAR;
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b86:	61da      	str	r2, [r3, #28]
    hdma_tim8_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001b88:	4b0f      	ldr	r3, [pc, #60]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	621a      	str	r2, [r3, #32]
    hdma_tim8_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b8e:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim8_ch1) != HAL_OK)
 8001b94:	480c      	ldr	r0, [pc, #48]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001b96:	f001 f971 	bl	8002e7c <HAL_DMA_Init>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d001      	beq.n	8001ba4 <HAL_TIM_Base_MspInit+0xf8>
      Error_Handler();
 8001ba0:	f7ff fb84 	bl	80012ac <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim8_ch1);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4a08      	ldr	r2, [pc, #32]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001ba8:	625a      	str	r2, [r3, #36]	; 0x24
 8001baa:	4a07      	ldr	r2, [pc, #28]	; (8001bc8 <HAL_TIM_Base_MspInit+0x11c>)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	6393      	str	r3, [r2, #56]	; 0x38
}
 8001bb0:	bf00      	nop
 8001bb2:	3728      	adds	r7, #40	; 0x28
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	40000400 	.word	0x40000400
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40020400 	.word	0x40020400
 8001bc4:	40010400 	.word	0x40010400
 8001bc8:	200004a0 	.word	0x200004a0
 8001bcc:	40026440 	.word	0x40026440

08001bd0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08a      	sub	sp, #40	; 0x28
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bd8:	f107 0314 	add.w	r3, r7, #20
 8001bdc:	2200      	movs	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	605a      	str	r2, [r3, #4]
 8001be2:	609a      	str	r2, [r3, #8]
 8001be4:	60da      	str	r2, [r3, #12]
 8001be6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	4a25      	ldr	r2, [pc, #148]	; (8001c84 <HAL_TIM_MspPostInit+0xb4>)
 8001bee:	4293      	cmp	r3, r2
 8001bf0:	d11f      	bne.n	8001c32 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	613b      	str	r3, [r7, #16]
 8001bf6:	4b24      	ldr	r3, [pc, #144]	; (8001c88 <HAL_TIM_MspPostInit+0xb8>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	4a23      	ldr	r2, [pc, #140]	; (8001c88 <HAL_TIM_MspPostInit+0xb8>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6313      	str	r3, [r2, #48]	; 0x30
 8001c02:	4b21      	ldr	r3, [pc, #132]	; (8001c88 <HAL_TIM_MspPostInit+0xb8>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	613b      	str	r3, [r7, #16]
 8001c0c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c14:	2302      	movs	r3, #2
 8001c16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001c20:	2301      	movs	r3, #1
 8001c22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	4619      	mov	r1, r3
 8001c2a:	4818      	ldr	r0, [pc, #96]	; (8001c8c <HAL_TIM_MspPostInit+0xbc>)
 8001c2c:	f001 fd28 	bl	8003680 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001c30:	e023      	b.n	8001c7a <HAL_TIM_MspPostInit+0xaa>
  else if(timHandle->Instance==TIM8)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a16      	ldr	r2, [pc, #88]	; (8001c90 <HAL_TIM_MspPostInit+0xc0>)
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	d11e      	bne.n	8001c7a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	60fb      	str	r3, [r7, #12]
 8001c40:	4b11      	ldr	r3, [pc, #68]	; (8001c88 <HAL_TIM_MspPostInit+0xb8>)
 8001c42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c44:	4a10      	ldr	r2, [pc, #64]	; (8001c88 <HAL_TIM_MspPostInit+0xb8>)
 8001c46:	f043 0304 	orr.w	r3, r3, #4
 8001c4a:	6313      	str	r3, [r2, #48]	; 0x30
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	; (8001c88 <HAL_TIM_MspPostInit+0xb8>)
 8001c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001c58:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001c5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c6e:	f107 0314 	add.w	r3, r7, #20
 8001c72:	4619      	mov	r1, r3
 8001c74:	4807      	ldr	r0, [pc, #28]	; (8001c94 <HAL_TIM_MspPostInit+0xc4>)
 8001c76:	f001 fd03 	bl	8003680 <HAL_GPIO_Init>
}
 8001c7a:	bf00      	nop
 8001c7c:	3728      	adds	r7, #40	; 0x28
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	40010000 	.word	0x40010000
 8001c88:	40023800 	.word	0x40023800
 8001c8c:	40020000 	.word	0x40020000
 8001c90:	40010400 	.word	0x40010400
 8001c94:	40020800 	.word	0x40020800

08001c98 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c9c:	4b11      	ldr	r3, [pc, #68]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001c9e:	4a12      	ldr	r2, [pc, #72]	; (8001ce8 <MX_USART2_UART_Init+0x50>)
 8001ca0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ca2:	4b10      	ldr	r3, [pc, #64]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001ca4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ca8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001caa:	4b0e      	ldr	r3, [pc, #56]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cb6:	4b0b      	ldr	r3, [pc, #44]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cbc:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cbe:	220c      	movs	r2, #12
 8001cc0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cc2:	4b08      	ldr	r3, [pc, #32]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc8:	4b06      	ldr	r3, [pc, #24]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cce:	4805      	ldr	r0, [pc, #20]	; (8001ce4 <MX_USART2_UART_Init+0x4c>)
 8001cd0:	f004 f956 	bl	8005f80 <HAL_UART_Init>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d001      	beq.n	8001cde <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cda:	f7ff fae7 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000500 	.word	0x20000500
 8001ce8:	40004400 	.word	0x40004400

08001cec <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001cf0:	4b11      	ldr	r3, [pc, #68]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001cf2:	4a12      	ldr	r2, [pc, #72]	; (8001d3c <MX_USART3_UART_Init+0x50>)
 8001cf4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001cf6:	4b10      	ldr	r3, [pc, #64]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001cf8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cfc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001cfe:	4b0e      	ldr	r3, [pc, #56]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001d04:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001d10:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001d12:	220c      	movs	r2, #12
 8001d14:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d16:	4b08      	ldr	r3, [pc, #32]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d1c:	4b06      	ldr	r3, [pc, #24]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001d22:	4805      	ldr	r0, [pc, #20]	; (8001d38 <MX_USART3_UART_Init+0x4c>)
 8001d24:	f004 f92c 	bl	8005f80 <HAL_UART_Init>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001d2e:	f7ff fabd 	bl	80012ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	20000544 	.word	0x20000544
 8001d3c:	40004800 	.word	0x40004800

08001d40 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08c      	sub	sp, #48	; 0x30
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 031c 	add.w	r3, r7, #28
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a36      	ldr	r2, [pc, #216]	; (8001e38 <HAL_UART_MspInit+0xf8>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d134      	bne.n	8001dcc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	61bb      	str	r3, [r7, #24]
 8001d66:	4b35      	ldr	r3, [pc, #212]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d6a:	4a34      	ldr	r2, [pc, #208]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d70:	6413      	str	r3, [r2, #64]	; 0x40
 8001d72:	4b32      	ldr	r3, [pc, #200]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d7a:	61bb      	str	r3, [r7, #24]
 8001d7c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	617b      	str	r3, [r7, #20]
 8001d82:	4b2e      	ldr	r3, [pc, #184]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	4a2d      	ldr	r2, [pc, #180]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8e:	4b2b      	ldr	r3, [pc, #172]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	617b      	str	r3, [r7, #20]
 8001d98:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d9a:	230c      	movs	r3, #12
 8001d9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da6:	2303      	movs	r3, #3
 8001da8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001daa:	2307      	movs	r3, #7
 8001dac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dae:	f107 031c 	add.w	r3, r7, #28
 8001db2:	4619      	mov	r1, r3
 8001db4:	4822      	ldr	r0, [pc, #136]	; (8001e40 <HAL_UART_MspInit+0x100>)
 8001db6:	f001 fc63 	bl	8003680 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001dba:	2200      	movs	r2, #0
 8001dbc:	2105      	movs	r1, #5
 8001dbe:	2026      	movs	r0, #38	; 0x26
 8001dc0:	f001 f824 	bl	8002e0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001dc4:	2026      	movs	r0, #38	; 0x26
 8001dc6:	f001 f83d 	bl	8002e44 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001dca:	e031      	b.n	8001e30 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART3)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a1c      	ldr	r2, [pc, #112]	; (8001e44 <HAL_UART_MspInit+0x104>)
 8001dd2:	4293      	cmp	r3, r2
 8001dd4:	d12c      	bne.n	8001e30 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	613b      	str	r3, [r7, #16]
 8001dda:	4b18      	ldr	r3, [pc, #96]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001ddc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dde:	4a17      	ldr	r2, [pc, #92]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001de0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001de4:	6413      	str	r3, [r2, #64]	; 0x40
 8001de6:	4b15      	ldr	r3, [pc, #84]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001dee:	613b      	str	r3, [r7, #16]
 8001df0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	4b11      	ldr	r3, [pc, #68]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a10      	ldr	r2, [pc, #64]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001dfc:	f043 0302 	orr.w	r3, r3, #2
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b0e      	ldr	r3, [pc, #56]	; (8001e3c <HAL_UART_MspInit+0xfc>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	60fb      	str	r3, [r7, #12]
 8001e0c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e0e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001e20:	2307      	movs	r3, #7
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4807      	ldr	r0, [pc, #28]	; (8001e48 <HAL_UART_MspInit+0x108>)
 8001e2c:	f001 fc28 	bl	8003680 <HAL_GPIO_Init>
}
 8001e30:	bf00      	nop
 8001e32:	3730      	adds	r7, #48	; 0x30
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}
 8001e38:	40004400 	.word	0x40004400
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	40020000 	.word	0x40020000
 8001e44:	40004800 	.word	0x40004800
 8001e48:	40020400 	.word	0x40020400

08001e4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001e4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001e84 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e50:	480d      	ldr	r0, [pc, #52]	; (8001e88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001e52:	490e      	ldr	r1, [pc, #56]	; (8001e8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001e54:	4a0e      	ldr	r2, [pc, #56]	; (8001e90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e58:	e002      	b.n	8001e60 <LoopCopyDataInit>

08001e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e5e:	3304      	adds	r3, #4

08001e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e64:	d3f9      	bcc.n	8001e5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e66:	4a0b      	ldr	r2, [pc, #44]	; (8001e94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001e68:	4c0b      	ldr	r4, [pc, #44]	; (8001e98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e6c:	e001      	b.n	8001e72 <LoopFillZerobss>

08001e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e70:	3204      	adds	r2, #4

08001e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e74:	d3fb      	bcc.n	8001e6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001e76:	f7ff fbcd 	bl	8001614 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e7a:	f008 f833 	bl	8009ee4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e7e:	f7ff f979 	bl	8001174 <main>
  bx  lr    
 8001e82:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001e84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e8c:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001e90:	0800b17c 	.word	0x0800b17c
  ldr r2, =_sbss
 8001e94:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001e98:	20004fac 	.word	0x20004fac

08001e9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e9c:	e7fe      	b.n	8001e9c <ADC_IRQHandler>
	...

08001ea0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001ea4:	4b0e      	ldr	r3, [pc, #56]	; (8001ee0 <HAL_Init+0x40>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4a0d      	ldr	r2, [pc, #52]	; (8001ee0 <HAL_Init+0x40>)
 8001eaa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001eae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001eb0:	4b0b      	ldr	r3, [pc, #44]	; (8001ee0 <HAL_Init+0x40>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a0a      	ldr	r2, [pc, #40]	; (8001ee0 <HAL_Init+0x40>)
 8001eb6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001eba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ebc:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <HAL_Init+0x40>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4a07      	ldr	r2, [pc, #28]	; (8001ee0 <HAL_Init+0x40>)
 8001ec2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ec6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ec8:	2003      	movs	r0, #3
 8001eca:	f000 ff94 	bl	8002df6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001ece:	200f      	movs	r0, #15
 8001ed0:	f7ff fa80 	bl	80013d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ed4:	f7ff fa52 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ed8:	2300      	movs	r3, #0
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	40023c00 	.word	0x40023c00

08001ee4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ee8:	4b06      	ldr	r3, [pc, #24]	; (8001f04 <HAL_IncTick+0x20>)
 8001eea:	781b      	ldrb	r3, [r3, #0]
 8001eec:	461a      	mov	r2, r3
 8001eee:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <HAL_IncTick+0x24>)
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	4a04      	ldr	r2, [pc, #16]	; (8001f08 <HAL_IncTick+0x24>)
 8001ef6:	6013      	str	r3, [r2, #0]
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr
 8001f02:	bf00      	nop
 8001f04:	20000008 	.word	0x20000008
 8001f08:	20000588 	.word	0x20000588

08001f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <HAL_GetTick+0x14>)
 8001f12:	681b      	ldr	r3, [r3, #0]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	20000588 	.word	0x20000588

08001f24 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d101      	bne.n	8001f36 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e0ed      	b.n	8002112 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d102      	bne.n	8001f48 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7fe fc02 	bl	800074c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f042 0201 	orr.w	r2, r2, #1
 8001f56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f58:	f7ff ffd8 	bl	8001f0c <HAL_GetTick>
 8001f5c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f5e:	e012      	b.n	8001f86 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f60:	f7ff ffd4 	bl	8001f0c <HAL_GetTick>
 8001f64:	4602      	mov	r2, r0
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	1ad3      	subs	r3, r2, r3
 8001f6a:	2b0a      	cmp	r3, #10
 8001f6c:	d90b      	bls.n	8001f86 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f72:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2205      	movs	r2, #5
 8001f7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f82:	2301      	movs	r3, #1
 8001f84:	e0c5      	b.n	8002112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f003 0301 	and.w	r3, r3, #1
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d0e5      	beq.n	8001f60 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f022 0202 	bic.w	r2, r2, #2
 8001fa2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fa4:	f7ff ffb2 	bl	8001f0c <HAL_GetTick>
 8001fa8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001faa:	e012      	b.n	8001fd2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001fac:	f7ff ffae 	bl	8001f0c <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b0a      	cmp	r3, #10
 8001fb8:	d90b      	bls.n	8001fd2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fbe:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2205      	movs	r2, #5
 8001fca:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e09f      	b.n	8002112 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f003 0302 	and.w	r3, r3, #2
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d1e5      	bne.n	8001fac <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	7e1b      	ldrb	r3, [r3, #24]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d108      	bne.n	8001ffa <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001ff6:	601a      	str	r2, [r3, #0]
 8001ff8:	e007      	b.n	800200a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002008:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	7e5b      	ldrb	r3, [r3, #25]
 800200e:	2b01      	cmp	r3, #1
 8002010:	d108      	bne.n	8002024 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	e007      	b.n	8002034 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002032:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	7e9b      	ldrb	r3, [r3, #26]
 8002038:	2b01      	cmp	r3, #1
 800203a:	d108      	bne.n	800204e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f042 0220 	orr.w	r2, r2, #32
 800204a:	601a      	str	r2, [r3, #0]
 800204c:	e007      	b.n	800205e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f022 0220 	bic.w	r2, r2, #32
 800205c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	7edb      	ldrb	r3, [r3, #27]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d108      	bne.n	8002078 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f022 0210 	bic.w	r2, r2, #16
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	e007      	b.n	8002088 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f042 0210 	orr.w	r2, r2, #16
 8002086:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	7f1b      	ldrb	r3, [r3, #28]
 800208c:	2b01      	cmp	r3, #1
 800208e:	d108      	bne.n	80020a2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f042 0208 	orr.w	r2, r2, #8
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	e007      	b.n	80020b2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f022 0208 	bic.w	r2, r2, #8
 80020b0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	7f5b      	ldrb	r3, [r3, #29]
 80020b6:	2b01      	cmp	r3, #1
 80020b8:	d108      	bne.n	80020cc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f042 0204 	orr.w	r2, r2, #4
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	e007      	b.n	80020dc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f022 0204 	bic.w	r2, r2, #4
 80020da:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	689a      	ldr	r2, [r3, #8]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	68db      	ldr	r3, [r3, #12]
 80020e4:	431a      	orrs	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	691b      	ldr	r3, [r3, #16]
 80020ea:	431a      	orrs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	ea42 0103 	orr.w	r1, r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	1e5a      	subs	r2, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2200      	movs	r2, #0
 8002106:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2201      	movs	r2, #1
 800210c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002110:	2300      	movs	r3, #0
}
 8002112:	4618      	mov	r0, r3
 8002114:	3710      	adds	r7, #16
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
	...

0800211c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800211c:	b480      	push	{r7}
 800211e:	b087      	sub	sp, #28
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002132:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002134:	7cfb      	ldrb	r3, [r7, #19]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d003      	beq.n	8002142 <HAL_CAN_ConfigFilter+0x26>
 800213a:	7cfb      	ldrb	r3, [r7, #19]
 800213c:	2b02      	cmp	r3, #2
 800213e:	f040 80be 	bne.w	80022be <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002142:	4b65      	ldr	r3, [pc, #404]	; (80022d8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002144:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800214c:	f043 0201 	orr.w	r2, r3, #1
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002156:	697b      	ldr	r3, [r7, #20]
 8002158:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800215c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002170:	021b      	lsls	r3, r3, #8
 8002172:	431a      	orrs	r2, r3
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	f003 031f 	and.w	r3, r3, #31
 8002182:	2201      	movs	r2, #1
 8002184:	fa02 f303 	lsl.w	r3, r2, r3
 8002188:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	43db      	mvns	r3, r3
 8002194:	401a      	ands	r2, r3
 8002196:	697b      	ldr	r3, [r7, #20]
 8002198:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	69db      	ldr	r3, [r3, #28]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d123      	bne.n	80021ec <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	43db      	mvns	r3, r3
 80021ae:	401a      	ands	r2, r3
 80021b0:	697b      	ldr	r3, [r7, #20]
 80021b2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021c2:	683a      	ldr	r2, [r7, #0]
 80021c4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021c6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	3248      	adds	r2, #72	; 0x48
 80021cc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	689b      	ldr	r3, [r3, #8]
 80021d4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021e0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021e2:	6979      	ldr	r1, [r7, #20]
 80021e4:	3348      	adds	r3, #72	; 0x48
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	440b      	add	r3, r1
 80021ea:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	69db      	ldr	r3, [r3, #28]
 80021f0:	2b01      	cmp	r3, #1
 80021f2:	d122      	bne.n	800223a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80021f4:	697b      	ldr	r3, [r7, #20]
 80021f6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	431a      	orrs	r2, r3
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002214:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	3248      	adds	r2, #72	; 0x48
 800221a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800222e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002230:	6979      	ldr	r1, [r7, #20]
 8002232:	3348      	adds	r3, #72	; 0x48
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	440b      	add	r3, r1
 8002238:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d109      	bne.n	8002256 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002242:	697b      	ldr	r3, [r7, #20]
 8002244:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	43db      	mvns	r3, r3
 800224c:	401a      	ands	r2, r3
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002254:	e007      	b.n	8002266 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002256:	697b      	ldr	r3, [r7, #20]
 8002258:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	431a      	orrs	r2, r3
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002266:	683b      	ldr	r3, [r7, #0]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d109      	bne.n	8002282 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	43db      	mvns	r3, r3
 8002278:	401a      	ands	r2, r3
 800227a:	697b      	ldr	r3, [r7, #20]
 800227c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002280:	e007      	b.n	8002292 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002282:	697b      	ldr	r3, [r7, #20]
 8002284:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	431a      	orrs	r2, r3
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d107      	bne.n	80022aa <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	431a      	orrs	r2, r3
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80022b0:	f023 0201 	bic.w	r2, r3, #1
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	e006      	b.n	80022cc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
  }
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	371c      	adds	r7, #28
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	40006400 	.word	0x40006400

080022dc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ea:	b2db      	uxtb	r3, r3
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d12e      	bne.n	800234e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	2202      	movs	r2, #2
 80022f4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 0201 	bic.w	r2, r2, #1
 8002306:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002308:	f7ff fe00 	bl	8001f0c <HAL_GetTick>
 800230c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800230e:	e012      	b.n	8002336 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002310:	f7ff fdfc 	bl	8001f0c <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b0a      	cmp	r3, #10
 800231c:	d90b      	bls.n	8002336 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002322:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2205      	movs	r2, #5
 800232e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002332:	2301      	movs	r3, #1
 8002334:	e012      	b.n	800235c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b00      	cmp	r3, #0
 8002342:	d1e5      	bne.n	8002310 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800234a:	2300      	movs	r3, #0
 800234c:	e006      	b.n	800235c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002352:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
  }
}
 800235c:	4618      	mov	r0, r3
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002364:	b480      	push	{r7}
 8002366:	b089      	sub	sp, #36	; 0x24
 8002368:	af00      	add	r7, sp, #0
 800236a:	60f8      	str	r0, [r7, #12]
 800236c:	60b9      	str	r1, [r7, #8]
 800236e:	607a      	str	r2, [r7, #4]
 8002370:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002378:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002382:	7ffb      	ldrb	r3, [r7, #31]
 8002384:	2b01      	cmp	r3, #1
 8002386:	d003      	beq.n	8002390 <HAL_CAN_AddTxMessage+0x2c>
 8002388:	7ffb      	ldrb	r3, [r7, #31]
 800238a:	2b02      	cmp	r3, #2
 800238c:	f040 80b8 	bne.w	8002500 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10a      	bne.n	80023b0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d105      	bne.n	80023b0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80023a4:	69bb      	ldr	r3, [r7, #24]
 80023a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	f000 80a0 	beq.w	80024f0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80023b0:	69bb      	ldr	r3, [r7, #24]
 80023b2:	0e1b      	lsrs	r3, r3, #24
 80023b4:	f003 0303 	and.w	r3, r3, #3
 80023b8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	2b02      	cmp	r3, #2
 80023be:	d907      	bls.n	80023d0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e09e      	b.n	800250e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80023d0:	2201      	movs	r2, #1
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	409a      	lsls	r2, r3
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80023da:	68bb      	ldr	r3, [r7, #8]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d10d      	bne.n	80023fe <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023ec:	68f9      	ldr	r1, [r7, #12]
 80023ee:	6809      	ldr	r1, [r1, #0]
 80023f0:	431a      	orrs	r2, r3
 80023f2:	697b      	ldr	r3, [r7, #20]
 80023f4:	3318      	adds	r3, #24
 80023f6:	011b      	lsls	r3, r3, #4
 80023f8:	440b      	add	r3, r1
 80023fa:	601a      	str	r2, [r3, #0]
 80023fc:	e00f      	b.n	800241e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023fe:	68bb      	ldr	r3, [r7, #8]
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002404:	68bb      	ldr	r3, [r7, #8]
 8002406:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002408:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800240e:	68f9      	ldr	r1, [r7, #12]
 8002410:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002412:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	3318      	adds	r3, #24
 8002418:	011b      	lsls	r3, r3, #4
 800241a:	440b      	add	r3, r1
 800241c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	6819      	ldr	r1, [r3, #0]
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	691a      	ldr	r2, [r3, #16]
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	3318      	adds	r3, #24
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	440b      	add	r3, r1
 800242e:	3304      	adds	r3, #4
 8002430:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	7d1b      	ldrb	r3, [r3, #20]
 8002436:	2b01      	cmp	r3, #1
 8002438:	d111      	bne.n	800245e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	3318      	adds	r3, #24
 8002442:	011b      	lsls	r3, r3, #4
 8002444:	4413      	add	r3, r2
 8002446:	3304      	adds	r3, #4
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	6811      	ldr	r1, [r2, #0]
 800244e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	3318      	adds	r3, #24
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	440b      	add	r3, r1
 800245a:	3304      	adds	r3, #4
 800245c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	3307      	adds	r3, #7
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	061a      	lsls	r2, r3, #24
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	3306      	adds	r3, #6
 800246a:	781b      	ldrb	r3, [r3, #0]
 800246c:	041b      	lsls	r3, r3, #16
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	3305      	adds	r3, #5
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	021b      	lsls	r3, r3, #8
 8002478:	4313      	orrs	r3, r2
 800247a:	687a      	ldr	r2, [r7, #4]
 800247c:	3204      	adds	r2, #4
 800247e:	7812      	ldrb	r2, [r2, #0]
 8002480:	4610      	mov	r0, r2
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	6811      	ldr	r1, [r2, #0]
 8002486:	ea43 0200 	orr.w	r2, r3, r0
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	440b      	add	r3, r1
 8002490:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002494:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	3303      	adds	r3, #3
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	061a      	lsls	r2, r3, #24
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	3302      	adds	r3, #2
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	041b      	lsls	r3, r3, #16
 80024a6:	431a      	orrs	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	3301      	adds	r3, #1
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	021b      	lsls	r3, r3, #8
 80024b0:	4313      	orrs	r3, r2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	7812      	ldrb	r2, [r2, #0]
 80024b6:	4610      	mov	r0, r2
 80024b8:	68fa      	ldr	r2, [r7, #12]
 80024ba:	6811      	ldr	r1, [r2, #0]
 80024bc:	ea43 0200 	orr.w	r2, r3, r0
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	440b      	add	r3, r1
 80024c6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80024ca:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681a      	ldr	r2, [r3, #0]
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	3318      	adds	r3, #24
 80024d4:	011b      	lsls	r3, r3, #4
 80024d6:	4413      	add	r3, r2
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68fa      	ldr	r2, [r7, #12]
 80024dc:	6811      	ldr	r1, [r2, #0]
 80024de:	f043 0201 	orr.w	r2, r3, #1
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	3318      	adds	r3, #24
 80024e6:	011b      	lsls	r3, r3, #4
 80024e8:	440b      	add	r3, r1
 80024ea:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80024ec:	2300      	movs	r3, #0
 80024ee:	e00e      	b.n	800250e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024f4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e006      	b.n	800250e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002504:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
  }
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	; 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr

0800251a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 800251a:	b480      	push	{r7}
 800251c:	b085      	sub	sp, #20
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8002522:	2300      	movs	r3, #0
 8002524:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 3020 	ldrb.w	r3, [r3, #32]
 800252c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800252e:	7afb      	ldrb	r3, [r7, #11]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d002      	beq.n	800253a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8002534:	7afb      	ldrb	r3, [r7, #11]
 8002536:	2b02      	cmp	r3, #2
 8002538:	d11d      	bne.n	8002576 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d002      	beq.n	800254e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	3301      	adds	r3, #1
 800254c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d002      	beq.n	8002562 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	3301      	adds	r3, #1
 8002560:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d002      	beq.n	8002576 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3301      	adds	r3, #1
 8002574:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8002576:	68fb      	ldr	r3, [r7, #12]
}
 8002578:	4618      	mov	r0, r3
 800257a:	3714      	adds	r7, #20
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr

08002584 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002584:	b480      	push	{r7}
 8002586:	b087      	sub	sp, #28
 8002588:	af00      	add	r7, sp, #0
 800258a:	60f8      	str	r0, [r7, #12]
 800258c:	60b9      	str	r1, [r7, #8]
 800258e:	607a      	str	r2, [r7, #4]
 8002590:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002598:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800259a:	7dfb      	ldrb	r3, [r7, #23]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d003      	beq.n	80025a8 <HAL_CAN_GetRxMessage+0x24>
 80025a0:	7dfb      	ldrb	r3, [r7, #23]
 80025a2:	2b02      	cmp	r3, #2
 80025a4:	f040 80f3 	bne.w	800278e <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10e      	bne.n	80025cc <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	68db      	ldr	r3, [r3, #12]
 80025b4:	f003 0303 	and.w	r3, r3, #3
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d116      	bne.n	80025ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80025c8:	2301      	movs	r3, #1
 80025ca:	e0e7      	b.n	800279c <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f003 0303 	and.w	r3, r3, #3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d107      	bne.n	80025ea <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025de:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e0d8      	b.n	800279c <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	331b      	adds	r3, #27
 80025f2:	011b      	lsls	r3, r3, #4
 80025f4:	4413      	add	r3, r2
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0204 	and.w	r2, r3, #4
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10c      	bne.n	8002622 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	331b      	adds	r3, #27
 8002610:	011b      	lsls	r3, r3, #4
 8002612:	4413      	add	r3, r2
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	0d5b      	lsrs	r3, r3, #21
 8002618:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	e00b      	b.n	800263a <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	331b      	adds	r3, #27
 800262a:	011b      	lsls	r3, r3, #4
 800262c:	4413      	add	r3, r2
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	08db      	lsrs	r3, r3, #3
 8002632:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681a      	ldr	r2, [r3, #0]
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	331b      	adds	r3, #27
 8002642:	011b      	lsls	r3, r3, #4
 8002644:	4413      	add	r3, r2
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f003 0202 	and.w	r2, r3, #2
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	331b      	adds	r3, #27
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	4413      	add	r3, r2
 800265c:	3304      	adds	r3, #4
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 020f 	and.w	r2, r3, #15
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	331b      	adds	r3, #27
 8002670:	011b      	lsls	r3, r3, #4
 8002672:	4413      	add	r3, r2
 8002674:	3304      	adds	r3, #4
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	0a1b      	lsrs	r3, r3, #8
 800267a:	b2da      	uxtb	r2, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	331b      	adds	r3, #27
 8002688:	011b      	lsls	r3, r3, #4
 800268a:	4413      	add	r3, r2
 800268c:	3304      	adds	r3, #4
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	0c1b      	lsrs	r3, r3, #16
 8002692:	b29a      	uxth	r2, r3
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	011b      	lsls	r3, r3, #4
 80026a0:	4413      	add	r3, r2
 80026a2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	b2da      	uxtb	r2, r3
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	011b      	lsls	r3, r3, #4
 80026b6:	4413      	add	r3, r2
 80026b8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	0a1a      	lsrs	r2, r3, #8
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	3301      	adds	r3, #1
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	011b      	lsls	r3, r3, #4
 80026d0:	4413      	add	r3, r2
 80026d2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	0c1a      	lsrs	r2, r3, #16
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	3302      	adds	r3, #2
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	011b      	lsls	r3, r3, #4
 80026ea:	4413      	add	r3, r2
 80026ec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	0e1a      	lsrs	r2, r3, #24
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	3303      	adds	r3, #3
 80026f8:	b2d2      	uxtb	r2, r2
 80026fa:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	011b      	lsls	r3, r3, #4
 8002704:	4413      	add	r3, r2
 8002706:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800270a:	681a      	ldr	r2, [r3, #0]
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	3304      	adds	r3, #4
 8002710:	b2d2      	uxtb	r2, r2
 8002712:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	011b      	lsls	r3, r3, #4
 800271c:	4413      	add	r3, r2
 800271e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	0a1a      	lsrs	r2, r3, #8
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	3305      	adds	r3, #5
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	011b      	lsls	r3, r3, #4
 8002736:	4413      	add	r3, r2
 8002738:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	0c1a      	lsrs	r2, r3, #16
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	3306      	adds	r3, #6
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	4413      	add	r3, r2
 8002752:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	0e1a      	lsrs	r2, r3, #24
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	3307      	adds	r3, #7
 800275e:	b2d2      	uxtb	r2, r2
 8002760:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d108      	bne.n	800277a <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f042 0220 	orr.w	r2, r2, #32
 8002776:	60da      	str	r2, [r3, #12]
 8002778:	e007      	b.n	800278a <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	691a      	ldr	r2, [r3, #16]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f042 0220 	orr.w	r2, r2, #32
 8002788:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800278a:	2300      	movs	r3, #0
 800278c:	e006      	b.n	800279c <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002792:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
  }
}
 800279c:	4618      	mov	r0, r3
 800279e:	371c      	adds	r7, #28
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b085      	sub	sp, #20
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
 80027b0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027b8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80027ba:	7bfb      	ldrb	r3, [r7, #15]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d002      	beq.n	80027c6 <HAL_CAN_ActivateNotification+0x1e>
 80027c0:	7bfb      	ldrb	r3, [r7, #15]
 80027c2:	2b02      	cmp	r3, #2
 80027c4:	d109      	bne.n	80027da <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	6959      	ldr	r1, [r3, #20]
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	683a      	ldr	r2, [r7, #0]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80027d6:	2300      	movs	r3, #0
 80027d8:	e006      	b.n	80027e8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027de:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
  }
}
 80027e8:	4618      	mov	r0, r3
 80027ea:	3714      	adds	r7, #20
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b08a      	sub	sp, #40	; 0x28
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80027fc:	2300      	movs	r3, #0
 80027fe:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	695b      	ldr	r3, [r3, #20]
 8002806:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	685b      	ldr	r3, [r3, #4]
 800280e:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68db      	ldr	r3, [r3, #12]
 800281e:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	691b      	ldr	r3, [r3, #16]
 8002826:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002830:	6a3b      	ldr	r3, [r7, #32]
 8002832:	f003 0301 	and.w	r3, r3, #1
 8002836:	2b00      	cmp	r3, #0
 8002838:	d07c      	beq.n	8002934 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b00      	cmp	r3, #0
 8002842:	d023      	beq.n	800288c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2201      	movs	r2, #1
 800284a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	f003 0302 	and.w	r3, r3, #2
 8002852:	2b00      	cmp	r3, #0
 8002854:	d003      	beq.n	800285e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f983 	bl	8002b62 <HAL_CAN_TxMailbox0CompleteCallback>
 800285c:	e016      	b.n	800288c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800285e:	69bb      	ldr	r3, [r7, #24]
 8002860:	f003 0304 	and.w	r3, r3, #4
 8002864:	2b00      	cmp	r3, #0
 8002866:	d004      	beq.n	8002872 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800286a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800286e:	627b      	str	r3, [r7, #36]	; 0x24
 8002870:	e00c      	b.n	800288c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	f003 0308 	and.w	r3, r3, #8
 8002878:	2b00      	cmp	r3, #0
 800287a:	d004      	beq.n	8002886 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800287c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002882:	627b      	str	r3, [r7, #36]	; 0x24
 8002884:	e002      	b.n	800288c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002886:	6878      	ldr	r0, [r7, #4]
 8002888:	f000 f989 	bl	8002b9e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002892:	2b00      	cmp	r3, #0
 8002894:	d024      	beq.n	80028e0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800289e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80028a0:	69bb      	ldr	r3, [r7, #24]
 80028a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f963 	bl	8002b76 <HAL_CAN_TxMailbox1CompleteCallback>
 80028b0:	e016      	b.n	80028e0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d004      	beq.n	80028c6 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80028bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028be:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24
 80028c4:	e00c      	b.n	80028e0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d004      	beq.n	80028da <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028d6:	627b      	str	r3, [r7, #36]	; 0x24
 80028d8:	e002      	b.n	80028e0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f000 f969 	bl	8002bb2 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d024      	beq.n	8002934 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028f2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80028f4:	69bb      	ldr	r3, [r7, #24]
 80028f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d003      	beq.n	8002906 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f943 	bl	8002b8a <HAL_CAN_TxMailbox2CompleteCallback>
 8002904:	e016      	b.n	8002934 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800290c:	2b00      	cmp	r3, #0
 800290e:	d004      	beq.n	800291a <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002916:	627b      	str	r3, [r7, #36]	; 0x24
 8002918:	e00c      	b.n	8002934 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800291a:	69bb      	ldr	r3, [r7, #24]
 800291c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d004      	beq.n	800292e <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002926:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800292a:	627b      	str	r3, [r7, #36]	; 0x24
 800292c:	e002      	b.n	8002934 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f000 f949 	bl	8002bc6 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002934:	6a3b      	ldr	r3, [r7, #32]
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	2b00      	cmp	r3, #0
 800293c:	d00c      	beq.n	8002958 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	f003 0310 	and.w	r3, r3, #16
 8002944:	2b00      	cmp	r3, #0
 8002946:	d007      	beq.n	8002958 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800294e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2210      	movs	r2, #16
 8002956:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002958:	6a3b      	ldr	r3, [r7, #32]
 800295a:	f003 0304 	and.w	r3, r3, #4
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00b      	beq.n	800297a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002962:	697b      	ldr	r3, [r7, #20]
 8002964:	f003 0308 	and.w	r3, r3, #8
 8002968:	2b00      	cmp	r3, #0
 800296a:	d006      	beq.n	800297a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	2208      	movs	r2, #8
 8002972:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f000 f930 	bl	8002bda <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	f003 0302 	and.w	r3, r3, #2
 8002980:	2b00      	cmp	r3, #0
 8002982:	d009      	beq.n	8002998 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68db      	ldr	r3, [r3, #12]
 800298a:	f003 0303 	and.w	r3, r3, #3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d002      	beq.n	8002998 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	f7fd ffb4 	bl	8000900 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002998:	6a3b      	ldr	r3, [r7, #32]
 800299a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00c      	beq.n	80029bc <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80029a2:	693b      	ldr	r3, [r7, #16]
 80029a4:	f003 0310 	and.w	r3, r3, #16
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d007      	beq.n	80029bc <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80029ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	2210      	movs	r2, #16
 80029ba:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80029bc:	6a3b      	ldr	r3, [r7, #32]
 80029be:	f003 0320 	and.w	r3, r3, #32
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d00b      	beq.n	80029de <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	f003 0308 	and.w	r3, r3, #8
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d006      	beq.n	80029de <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2208      	movs	r2, #8
 80029d6:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80029d8:	6878      	ldr	r0, [r7, #4]
 80029da:	f000 f912 	bl	8002c02 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80029de:	6a3b      	ldr	r3, [r7, #32]
 80029e0:	f003 0310 	and.w	r3, r3, #16
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d009      	beq.n	80029fc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	f003 0303 	and.w	r3, r3, #3
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d002      	beq.n	80029fc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f8f9 	bl	8002bee <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80029fc:	6a3b      	ldr	r3, [r7, #32]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d00b      	beq.n	8002a1e <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	f003 0310 	and.w	r3, r3, #16
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d006      	beq.n	8002a1e <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	2210      	movs	r2, #16
 8002a16:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f000 f8fc 	bl	8002c16 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002a1e:	6a3b      	ldr	r3, [r7, #32]
 8002a20:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d00b      	beq.n	8002a40 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002a28:	69fb      	ldr	r3, [r7, #28]
 8002a2a:	f003 0308 	and.w	r3, r3, #8
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d006      	beq.n	8002a40 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2208      	movs	r2, #8
 8002a38:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002a3a:	6878      	ldr	r0, [r7, #4]
 8002a3c:	f000 f8f5 	bl	8002c2a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002a40:	6a3b      	ldr	r3, [r7, #32]
 8002a42:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d07b      	beq.n	8002b42 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	f003 0304 	and.w	r3, r3, #4
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d072      	beq.n	8002b3a <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002a54:	6a3b      	ldr	r3, [r7, #32]
 8002a56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d008      	beq.n	8002a70 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d003      	beq.n	8002a70 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a70:	6a3b      	ldr	r3, [r7, #32]
 8002a72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d008      	beq.n	8002a8c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d003      	beq.n	8002a8c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a86:	f043 0302 	orr.w	r3, r3, #2
 8002a8a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a8c:	6a3b      	ldr	r3, [r7, #32]
 8002a8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d008      	beq.n	8002aa8 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aa2:	f043 0304 	orr.w	r3, r3, #4
 8002aa6:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002aa8:	6a3b      	ldr	r3, [r7, #32]
 8002aaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d043      	beq.n	8002b3a <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d03e      	beq.n	8002b3a <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002ac2:	2b60      	cmp	r3, #96	; 0x60
 8002ac4:	d02b      	beq.n	8002b1e <HAL_CAN_IRQHandler+0x32a>
 8002ac6:	2b60      	cmp	r3, #96	; 0x60
 8002ac8:	d82e      	bhi.n	8002b28 <HAL_CAN_IRQHandler+0x334>
 8002aca:	2b50      	cmp	r3, #80	; 0x50
 8002acc:	d022      	beq.n	8002b14 <HAL_CAN_IRQHandler+0x320>
 8002ace:	2b50      	cmp	r3, #80	; 0x50
 8002ad0:	d82a      	bhi.n	8002b28 <HAL_CAN_IRQHandler+0x334>
 8002ad2:	2b40      	cmp	r3, #64	; 0x40
 8002ad4:	d019      	beq.n	8002b0a <HAL_CAN_IRQHandler+0x316>
 8002ad6:	2b40      	cmp	r3, #64	; 0x40
 8002ad8:	d826      	bhi.n	8002b28 <HAL_CAN_IRQHandler+0x334>
 8002ada:	2b30      	cmp	r3, #48	; 0x30
 8002adc:	d010      	beq.n	8002b00 <HAL_CAN_IRQHandler+0x30c>
 8002ade:	2b30      	cmp	r3, #48	; 0x30
 8002ae0:	d822      	bhi.n	8002b28 <HAL_CAN_IRQHandler+0x334>
 8002ae2:	2b10      	cmp	r3, #16
 8002ae4:	d002      	beq.n	8002aec <HAL_CAN_IRQHandler+0x2f8>
 8002ae6:	2b20      	cmp	r3, #32
 8002ae8:	d005      	beq.n	8002af6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002aea:	e01d      	b.n	8002b28 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aee:	f043 0308 	orr.w	r3, r3, #8
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002af4:	e019      	b.n	8002b2a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af8:	f043 0310 	orr.w	r3, r3, #16
 8002afc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002afe:	e014      	b.n	8002b2a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b02:	f043 0320 	orr.w	r3, r3, #32
 8002b06:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b08:	e00f      	b.n	8002b2a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b10:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b12:	e00a      	b.n	8002b2a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b1a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b1c:	e005      	b.n	8002b2a <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002b26:	e000      	b.n	8002b2a <HAL_CAN_IRQHandler+0x336>
            break;
 8002b28:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	699a      	ldr	r2, [r3, #24]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002b38:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	2204      	movs	r2, #4
 8002b40:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d008      	beq.n	8002b5a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	f000 f872 	bl	8002c3e <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002b5a:	bf00      	nop
 8002b5c:	3728      	adds	r7, #40	; 0x28
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr

08002b76 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr

08002b9e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b9e:	b480      	push	{r7}
 8002ba0:	b083      	sub	sp, #12
 8002ba2:	af00      	add	r7, sp, #0
 8002ba4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002ba6:	bf00      	nop
 8002ba8:	370c      	adds	r7, #12
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr

08002bb2 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002bb2:	b480      	push	{r7}
 8002bb4:	b083      	sub	sp, #12
 8002bb6:	af00      	add	r7, sp, #0
 8002bb8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc4:	4770      	bx	lr

08002bc6 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002bc6:	b480      	push	{r7}
 8002bc8:	b083      	sub	sp, #12
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002bce:	bf00      	nop
 8002bd0:	370c      	adds	r7, #12
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd8:	4770      	bx	lr

08002bda <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	b083      	sub	sp, #12
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002be2:	bf00      	nop
 8002be4:	370c      	adds	r7, #12
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr

08002bee <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002bee:	b480      	push	{r7}
 8002bf0:	b083      	sub	sp, #12
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002bf6:	bf00      	nop
 8002bf8:	370c      	adds	r7, #12
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr

08002c02 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002c02:	b480      	push	{r7}
 8002c04:	b083      	sub	sp, #12
 8002c06:	af00      	add	r7, sp, #0
 8002c08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002c0a:	bf00      	nop
 8002c0c:	370c      	adds	r7, #12
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr

08002c16 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002c16:	b480      	push	{r7}
 8002c18:	b083      	sub	sp, #12
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002c1e:	bf00      	nop
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr

08002c2a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002c2a:	b480      	push	{r7}
 8002c2c:	b083      	sub	sp, #12
 8002c2e:	af00      	add	r7, sp, #0
 8002c30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr

08002c3e <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002c46:	bf00      	nop
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
	...

08002c54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c54:	b480      	push	{r7}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f003 0307 	and.w	r3, r3, #7
 8002c62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c64:	4b0c      	ldr	r3, [pc, #48]	; (8002c98 <__NVIC_SetPriorityGrouping+0x44>)
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c6a:	68ba      	ldr	r2, [r7, #8]
 8002c6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c70:	4013      	ands	r3, r2
 8002c72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c86:	4a04      	ldr	r2, [pc, #16]	; (8002c98 <__NVIC_SetPriorityGrouping+0x44>)
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	60d3      	str	r3, [r2, #12]
}
 8002c8c:	bf00      	nop
 8002c8e:	3714      	adds	r7, #20
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr
 8002c98:	e000ed00 	.word	0xe000ed00

08002c9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ca0:	4b04      	ldr	r3, [pc, #16]	; (8002cb4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	0a1b      	lsrs	r3, r3, #8
 8002ca6:	f003 0307 	and.w	r3, r3, #7
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	e000ed00 	.word	0xe000ed00

08002cb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	db0b      	blt.n	8002ce2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002cca:	79fb      	ldrb	r3, [r7, #7]
 8002ccc:	f003 021f 	and.w	r2, r3, #31
 8002cd0:	4907      	ldr	r1, [pc, #28]	; (8002cf0 <__NVIC_EnableIRQ+0x38>)
 8002cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cd6:	095b      	lsrs	r3, r3, #5
 8002cd8:	2001      	movs	r0, #1
 8002cda:	fa00 f202 	lsl.w	r2, r0, r2
 8002cde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ce2:	bf00      	nop
 8002ce4:	370c      	adds	r7, #12
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cec:	4770      	bx	lr
 8002cee:	bf00      	nop
 8002cf0:	e000e100 	.word	0xe000e100

08002cf4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	b083      	sub	sp, #12
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	4603      	mov	r3, r0
 8002cfc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002cfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	db12      	blt.n	8002d2c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d06:	79fb      	ldrb	r3, [r7, #7]
 8002d08:	f003 021f 	and.w	r2, r3, #31
 8002d0c:	490a      	ldr	r1, [pc, #40]	; (8002d38 <__NVIC_DisableIRQ+0x44>)
 8002d0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d12:	095b      	lsrs	r3, r3, #5
 8002d14:	2001      	movs	r0, #1
 8002d16:	fa00 f202 	lsl.w	r2, r0, r2
 8002d1a:	3320      	adds	r3, #32
 8002d1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002d20:	f3bf 8f4f 	dsb	sy
}
 8002d24:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d26:	f3bf 8f6f 	isb	sy
}
 8002d2a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002d2c:	bf00      	nop
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr
 8002d38:	e000e100 	.word	0xe000e100

08002d3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	4603      	mov	r3, r0
 8002d44:	6039      	str	r1, [r7, #0]
 8002d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	db0a      	blt.n	8002d66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	b2da      	uxtb	r2, r3
 8002d54:	490c      	ldr	r1, [pc, #48]	; (8002d88 <__NVIC_SetPriority+0x4c>)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	0112      	lsls	r2, r2, #4
 8002d5c:	b2d2      	uxtb	r2, r2
 8002d5e:	440b      	add	r3, r1
 8002d60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002d64:	e00a      	b.n	8002d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	b2da      	uxtb	r2, r3
 8002d6a:	4908      	ldr	r1, [pc, #32]	; (8002d8c <__NVIC_SetPriority+0x50>)
 8002d6c:	79fb      	ldrb	r3, [r7, #7]
 8002d6e:	f003 030f 	and.w	r3, r3, #15
 8002d72:	3b04      	subs	r3, #4
 8002d74:	0112      	lsls	r2, r2, #4
 8002d76:	b2d2      	uxtb	r2, r2
 8002d78:	440b      	add	r3, r1
 8002d7a:	761a      	strb	r2, [r3, #24]
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr
 8002d88:	e000e100 	.word	0xe000e100
 8002d8c:	e000ed00 	.word	0xe000ed00

08002d90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b089      	sub	sp, #36	; 0x24
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	f003 0307 	and.w	r3, r3, #7
 8002da2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	f1c3 0307 	rsb	r3, r3, #7
 8002daa:	2b04      	cmp	r3, #4
 8002dac:	bf28      	it	cs
 8002dae:	2304      	movcs	r3, #4
 8002db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	3304      	adds	r3, #4
 8002db6:	2b06      	cmp	r3, #6
 8002db8:	d902      	bls.n	8002dc0 <NVIC_EncodePriority+0x30>
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	3b03      	subs	r3, #3
 8002dbe:	e000      	b.n	8002dc2 <NVIC_EncodePriority+0x32>
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002dc4:	f04f 32ff 	mov.w	r2, #4294967295
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	fa02 f303 	lsl.w	r3, r2, r3
 8002dce:	43da      	mvns	r2, r3
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	401a      	ands	r2, r3
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002dd8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	fa01 f303 	lsl.w	r3, r1, r3
 8002de2:	43d9      	mvns	r1, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002de8:	4313      	orrs	r3, r2
         );
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3724      	adds	r7, #36	; 0x24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr

08002df6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002df6:	b580      	push	{r7, lr}
 8002df8:	b082      	sub	sp, #8
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002dfe:	6878      	ldr	r0, [r7, #4]
 8002e00:	f7ff ff28 	bl	8002c54 <__NVIC_SetPriorityGrouping>
}
 8002e04:	bf00      	nop
 8002e06:	3708      	adds	r7, #8
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}

08002e0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b086      	sub	sp, #24
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	4603      	mov	r3, r0
 8002e14:	60b9      	str	r1, [r7, #8]
 8002e16:	607a      	str	r2, [r7, #4]
 8002e18:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002e1e:	f7ff ff3d 	bl	8002c9c <__NVIC_GetPriorityGrouping>
 8002e22:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	68b9      	ldr	r1, [r7, #8]
 8002e28:	6978      	ldr	r0, [r7, #20]
 8002e2a:	f7ff ffb1 	bl	8002d90 <NVIC_EncodePriority>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e34:	4611      	mov	r1, r2
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7ff ff80 	bl	8002d3c <__NVIC_SetPriority>
}
 8002e3c:	bf00      	nop
 8002e3e:	3718      	adds	r7, #24
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e52:	4618      	mov	r0, r3
 8002e54:	f7ff ff30 	bl	8002cb8 <__NVIC_EnableIRQ>
}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	4603      	mov	r3, r0
 8002e68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002e6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6e:	4618      	mov	r0, r3
 8002e70:	f7ff ff40 	bl	8002cf4 <__NVIC_DisableIRQ>
}
 8002e74:	bf00      	nop
 8002e76:	3708      	adds	r7, #8
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e88:	f7ff f840 	bl	8001f0c <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e099      	b.n	8002fcc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2202      	movs	r2, #2
 8002e9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f022 0201 	bic.w	r2, r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eb8:	e00f      	b.n	8002eda <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002eba:	f7ff f827 	bl	8001f0c <HAL_GetTick>
 8002ebe:	4602      	mov	r2, r0
 8002ec0:	693b      	ldr	r3, [r7, #16]
 8002ec2:	1ad3      	subs	r3, r2, r3
 8002ec4:	2b05      	cmp	r3, #5
 8002ec6:	d908      	bls.n	8002eda <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2220      	movs	r2, #32
 8002ecc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2203      	movs	r2, #3
 8002ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e078      	b.n	8002fcc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f003 0301 	and.w	r3, r3, #1
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1e8      	bne.n	8002eba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ef0:	697a      	ldr	r2, [r7, #20]
 8002ef2:	4b38      	ldr	r3, [pc, #224]	; (8002fd4 <HAL_DMA_Init+0x158>)
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	699b      	ldr	r3, [r3, #24]
 8002f18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002f1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d107      	bne.n	8002f44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	697a      	ldr	r2, [r7, #20]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	697a      	ldr	r2, [r7, #20]
 8002f4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	695b      	ldr	r3, [r3, #20]
 8002f52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	f023 0307 	bic.w	r3, r3, #7
 8002f5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f6a:	2b04      	cmp	r3, #4
 8002f6c:	d117      	bne.n	8002f9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d00e      	beq.n	8002f9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f000 fb01 	bl	8003588 <DMA_CheckFifoParam>
 8002f86:	4603      	mov	r3, r0
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d008      	beq.n	8002f9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2240      	movs	r2, #64	; 0x40
 8002f90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2201      	movs	r2, #1
 8002f96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e016      	b.n	8002fcc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	697a      	ldr	r2, [r7, #20]
 8002fa4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	f000 fab8 	bl	800351c <DMA_CalcBaseAndBitshift>
 8002fac:	4603      	mov	r3, r0
 8002fae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fb4:	223f      	movs	r2, #63	; 0x3f
 8002fb6:	409a      	lsls	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	3718      	adds	r7, #24
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	f010803f 	.word	0xf010803f

08002fd8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b086      	sub	sp, #24
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
 8002fe4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002fee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d101      	bne.n	8002ffe <HAL_DMA_Start_IT+0x26>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e040      	b.n	8003080 <HAL_DMA_Start_IT+0xa8>
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2201      	movs	r2, #1
 8003002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800300c:	b2db      	uxtb	r3, r3
 800300e:	2b01      	cmp	r3, #1
 8003010:	d12f      	bne.n	8003072 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2202      	movs	r2, #2
 8003016:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	68b9      	ldr	r1, [r7, #8]
 8003026:	68f8      	ldr	r0, [r7, #12]
 8003028:	f000 fa4a 	bl	80034c0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003030:	223f      	movs	r2, #63	; 0x3f
 8003032:	409a      	lsls	r2, r3
 8003034:	693b      	ldr	r3, [r7, #16]
 8003036:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f042 0216 	orr.w	r2, r2, #22
 8003046:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	2b00      	cmp	r3, #0
 800304e:	d007      	beq.n	8003060 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f042 0208 	orr.w	r2, r2, #8
 800305e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f042 0201 	orr.w	r2, r2, #1
 800306e:	601a      	str	r2, [r3, #0]
 8003070:	e005      	b.n	800307e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800307a:	2302      	movs	r3, #2
 800307c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800307e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003080:	4618      	mov	r0, r3
 8003082:	3718      	adds	r7, #24
 8003084:	46bd      	mov	sp, r7
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003094:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003096:	f7fe ff39 	bl	8001f0c <HAL_GetTick>
 800309a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	2b02      	cmp	r3, #2
 80030a6:	d008      	beq.n	80030ba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2280      	movs	r2, #128	; 0x80
 80030ac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	e052      	b.n	8003160 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0216 	bic.w	r2, r2, #22
 80030c8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	695a      	ldr	r2, [r3, #20]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80030d8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d103      	bne.n	80030ea <HAL_DMA_Abort+0x62>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d007      	beq.n	80030fa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f022 0208 	bic.w	r2, r2, #8
 80030f8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f022 0201 	bic.w	r2, r2, #1
 8003108:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800310a:	e013      	b.n	8003134 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800310c:	f7fe fefe 	bl	8001f0c <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	68bb      	ldr	r3, [r7, #8]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b05      	cmp	r3, #5
 8003118:	d90c      	bls.n	8003134 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2220      	movs	r2, #32
 800311e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2203      	movs	r2, #3
 8003124:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e015      	b.n	8003160 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0301 	and.w	r3, r3, #1
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1e4      	bne.n	800310c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003146:	223f      	movs	r2, #63	; 0x3f
 8003148:	409a      	lsls	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800315e:	2300      	movs	r3, #0
}
 8003160:	4618      	mov	r0, r3
 8003162:	3710      	adds	r7, #16
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003168:	b480      	push	{r7}
 800316a:	b083      	sub	sp, #12
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003176:	b2db      	uxtb	r3, r3
 8003178:	2b02      	cmp	r3, #2
 800317a:	d004      	beq.n	8003186 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2280      	movs	r2, #128	; 0x80
 8003180:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003182:	2301      	movs	r3, #1
 8003184:	e00c      	b.n	80031a0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2205      	movs	r2, #5
 800318a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0201 	bic.w	r2, r2, #1
 800319c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800319e:	2300      	movs	r3, #0
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	370c      	adds	r7, #12
 80031a4:	46bd      	mov	sp, r7
 80031a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031aa:	4770      	bx	lr

080031ac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b086      	sub	sp, #24
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80031b8:	4b8e      	ldr	r3, [pc, #568]	; (80033f4 <HAL_DMA_IRQHandler+0x248>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a8e      	ldr	r2, [pc, #568]	; (80033f8 <HAL_DMA_IRQHandler+0x24c>)
 80031be:	fba2 2303 	umull	r2, r3, r2, r3
 80031c2:	0a9b      	lsrs	r3, r3, #10
 80031c4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031d6:	2208      	movs	r2, #8
 80031d8:	409a      	lsls	r2, r3
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	4013      	ands	r3, r2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d01a      	beq.n	8003218 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d013      	beq.n	8003218 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	681a      	ldr	r2, [r3, #0]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f022 0204 	bic.w	r2, r2, #4
 80031fe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003204:	2208      	movs	r2, #8
 8003206:	409a      	lsls	r2, r3
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003210:	f043 0201 	orr.w	r2, r3, #1
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800321c:	2201      	movs	r2, #1
 800321e:	409a      	lsls	r2, r3
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	4013      	ands	r3, r2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d012      	beq.n	800324e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323a:	2201      	movs	r2, #1
 800323c:	409a      	lsls	r2, r3
 800323e:	693b      	ldr	r3, [r7, #16]
 8003240:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003246:	f043 0202 	orr.w	r2, r3, #2
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003252:	2204      	movs	r2, #4
 8003254:	409a      	lsls	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	4013      	ands	r3, r2
 800325a:	2b00      	cmp	r3, #0
 800325c:	d012      	beq.n	8003284 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f003 0302 	and.w	r3, r3, #2
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00b      	beq.n	8003284 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003270:	2204      	movs	r2, #4
 8003272:	409a      	lsls	r2, r3
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800327c:	f043 0204 	orr.w	r2, r3, #4
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003288:	2210      	movs	r2, #16
 800328a:	409a      	lsls	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	4013      	ands	r3, r2
 8003290:	2b00      	cmp	r3, #0
 8003292:	d043      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	f003 0308 	and.w	r3, r3, #8
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d03c      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032a6:	2210      	movs	r2, #16
 80032a8:	409a      	lsls	r2, r3
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d018      	beq.n	80032ee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d108      	bne.n	80032dc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d024      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	6878      	ldr	r0, [r7, #4]
 80032d8:	4798      	blx	r3
 80032da:	e01f      	b.n	800331c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d01b      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	4798      	blx	r3
 80032ec:	e016      	b.n	800331c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d107      	bne.n	800330c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f022 0208 	bic.w	r2, r2, #8
 800330a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003310:	2b00      	cmp	r3, #0
 8003312:	d003      	beq.n	800331c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003320:	2220      	movs	r2, #32
 8003322:	409a      	lsls	r2, r3
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	4013      	ands	r3, r2
 8003328:	2b00      	cmp	r3, #0
 800332a:	f000 808f 	beq.w	800344c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	f000 8087 	beq.w	800344c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003342:	2220      	movs	r2, #32
 8003344:	409a      	lsls	r2, r3
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003350:	b2db      	uxtb	r3, r3
 8003352:	2b05      	cmp	r3, #5
 8003354:	d136      	bne.n	80033c4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	681a      	ldr	r2, [r3, #0]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f022 0216 	bic.w	r2, r2, #22
 8003364:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	695a      	ldr	r2, [r3, #20]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003374:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337a:	2b00      	cmp	r3, #0
 800337c:	d103      	bne.n	8003386 <HAL_DMA_IRQHandler+0x1da>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003382:	2b00      	cmp	r3, #0
 8003384:	d007      	beq.n	8003396 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f022 0208 	bic.w	r2, r2, #8
 8003394:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800339a:	223f      	movs	r2, #63	; 0x3f
 800339c:	409a      	lsls	r2, r3
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2201      	movs	r2, #1
 80033a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2200      	movs	r2, #0
 80033ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d07e      	beq.n	80034b8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	4798      	blx	r3
        }
        return;
 80033c2:	e079      	b.n	80034b8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d01d      	beq.n	800340e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d10d      	bne.n	80033fc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d031      	beq.n	800344c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	4798      	blx	r3
 80033f0:	e02c      	b.n	800344c <HAL_DMA_IRQHandler+0x2a0>
 80033f2:	bf00      	nop
 80033f4:	20000000 	.word	0x20000000
 80033f8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003400:	2b00      	cmp	r3, #0
 8003402:	d023      	beq.n	800344c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003408:	6878      	ldr	r0, [r7, #4]
 800340a:	4798      	blx	r3
 800340c:	e01e      	b.n	800344c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003418:	2b00      	cmp	r3, #0
 800341a:	d10f      	bne.n	800343c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0210 	bic.w	r2, r2, #16
 800342a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2201      	movs	r2, #1
 8003430:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2200      	movs	r2, #0
 8003438:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003440:	2b00      	cmp	r3, #0
 8003442:	d003      	beq.n	800344c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003450:	2b00      	cmp	r3, #0
 8003452:	d032      	beq.n	80034ba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	d022      	beq.n	80034a6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2205      	movs	r2, #5
 8003464:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f022 0201 	bic.w	r2, r2, #1
 8003476:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	3301      	adds	r3, #1
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	697a      	ldr	r2, [r7, #20]
 8003480:	429a      	cmp	r2, r3
 8003482:	d307      	bcc.n	8003494 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0301 	and.w	r3, r3, #1
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1f2      	bne.n	8003478 <HAL_DMA_IRQHandler+0x2cc>
 8003492:	e000      	b.n	8003496 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003494:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d005      	beq.n	80034ba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	4798      	blx	r3
 80034b6:	e000      	b.n	80034ba <HAL_DMA_IRQHandler+0x30e>
        return;
 80034b8:	bf00      	nop
    }
  }
}
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b085      	sub	sp, #20
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	60f8      	str	r0, [r7, #12]
 80034c8:	60b9      	str	r1, [r7, #8]
 80034ca:	607a      	str	r2, [r7, #4]
 80034cc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80034dc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	2b40      	cmp	r3, #64	; 0x40
 80034ec:	d108      	bne.n	8003500 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80034fe:	e007      	b.n	8003510 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	68ba      	ldr	r2, [r7, #8]
 8003506:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	60da      	str	r2, [r3, #12]
}
 8003510:	bf00      	nop
 8003512:	3714      	adds	r7, #20
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800351c:	b480      	push	{r7}
 800351e:	b085      	sub	sp, #20
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	b2db      	uxtb	r3, r3
 800352a:	3b10      	subs	r3, #16
 800352c:	4a14      	ldr	r2, [pc, #80]	; (8003580 <DMA_CalcBaseAndBitshift+0x64>)
 800352e:	fba2 2303 	umull	r2, r3, r2, r3
 8003532:	091b      	lsrs	r3, r3, #4
 8003534:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003536:	4a13      	ldr	r2, [pc, #76]	; (8003584 <DMA_CalcBaseAndBitshift+0x68>)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	4413      	add	r3, r2
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	461a      	mov	r2, r3
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2b03      	cmp	r3, #3
 8003548:	d909      	bls.n	800355e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003552:	f023 0303 	bic.w	r3, r3, #3
 8003556:	1d1a      	adds	r2, r3, #4
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	659a      	str	r2, [r3, #88]	; 0x58
 800355c:	e007      	b.n	800356e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003566:	f023 0303 	bic.w	r3, r3, #3
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003572:	4618      	mov	r0, r3
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	aaaaaaab 	.word	0xaaaaaaab
 8003584:	0800b0cc 	.word	0x0800b0cc

08003588 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003588:	b480      	push	{r7}
 800358a:	b085      	sub	sp, #20
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003590:	2300      	movs	r3, #0
 8003592:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003598:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	699b      	ldr	r3, [r3, #24]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d11f      	bne.n	80035e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	2b03      	cmp	r3, #3
 80035a6:	d856      	bhi.n	8003656 <DMA_CheckFifoParam+0xce>
 80035a8:	a201      	add	r2, pc, #4	; (adr r2, 80035b0 <DMA_CheckFifoParam+0x28>)
 80035aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035ae:	bf00      	nop
 80035b0:	080035c1 	.word	0x080035c1
 80035b4:	080035d3 	.word	0x080035d3
 80035b8:	080035c1 	.word	0x080035c1
 80035bc:	08003657 	.word	0x08003657
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d046      	beq.n	800365a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d0:	e043      	b.n	800365a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035da:	d140      	bne.n	800365e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035e0:	e03d      	b.n	800365e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035ea:	d121      	bne.n	8003630 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035ec:	68bb      	ldr	r3, [r7, #8]
 80035ee:	2b03      	cmp	r3, #3
 80035f0:	d837      	bhi.n	8003662 <DMA_CheckFifoParam+0xda>
 80035f2:	a201      	add	r2, pc, #4	; (adr r2, 80035f8 <DMA_CheckFifoParam+0x70>)
 80035f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035f8:	08003609 	.word	0x08003609
 80035fc:	0800360f 	.word	0x0800360f
 8003600:	08003609 	.word	0x08003609
 8003604:	08003621 	.word	0x08003621
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	73fb      	strb	r3, [r7, #15]
      break;
 800360c:	e030      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003612:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003616:	2b00      	cmp	r3, #0
 8003618:	d025      	beq.n	8003666 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800361e:	e022      	b.n	8003666 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003624:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003628:	d11f      	bne.n	800366a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800362e:	e01c      	b.n	800366a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d903      	bls.n	800363e <DMA_CheckFifoParam+0xb6>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2b03      	cmp	r3, #3
 800363a:	d003      	beq.n	8003644 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800363c:	e018      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	73fb      	strb	r3, [r7, #15]
      break;
 8003642:	e015      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003648:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00e      	beq.n	800366e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003650:	2301      	movs	r3, #1
 8003652:	73fb      	strb	r3, [r7, #15]
      break;
 8003654:	e00b      	b.n	800366e <DMA_CheckFifoParam+0xe6>
      break;
 8003656:	bf00      	nop
 8003658:	e00a      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 800365a:	bf00      	nop
 800365c:	e008      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 800365e:	bf00      	nop
 8003660:	e006      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 8003662:	bf00      	nop
 8003664:	e004      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 8003666:	bf00      	nop
 8003668:	e002      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;   
 800366a:	bf00      	nop
 800366c:	e000      	b.n	8003670 <DMA_CheckFifoParam+0xe8>
      break;
 800366e:	bf00      	nop
    }
  } 
  
  return status; 
 8003670:	7bfb      	ldrb	r3, [r7, #15]
}
 8003672:	4618      	mov	r0, r3
 8003674:	3714      	adds	r7, #20
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
 800367e:	bf00      	nop

08003680 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003680:	b480      	push	{r7}
 8003682:	b089      	sub	sp, #36	; 0x24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800368a:	2300      	movs	r3, #0
 800368c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800368e:	2300      	movs	r3, #0
 8003690:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003692:	2300      	movs	r3, #0
 8003694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003696:	2300      	movs	r3, #0
 8003698:	61fb      	str	r3, [r7, #28]
 800369a:	e16b      	b.n	8003974 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800369c:	2201      	movs	r2, #1
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4013      	ands	r3, r2
 80036ae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	f040 815a 	bne.w	800396e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	f003 0303 	and.w	r3, r3, #3
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d005      	beq.n	80036d2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80036ce:	2b02      	cmp	r3, #2
 80036d0:	d130      	bne.n	8003734 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	2203      	movs	r2, #3
 80036de:	fa02 f303 	lsl.w	r3, r2, r3
 80036e2:	43db      	mvns	r3, r3
 80036e4:	69ba      	ldr	r2, [r7, #24]
 80036e6:	4013      	ands	r3, r2
 80036e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	68da      	ldr	r2, [r3, #12]
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	005b      	lsls	r3, r3, #1
 80036f2:	fa02 f303 	lsl.w	r3, r2, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	685b      	ldr	r3, [r3, #4]
 8003706:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003708:	2201      	movs	r2, #1
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	43db      	mvns	r3, r3
 8003712:	69ba      	ldr	r2, [r7, #24]
 8003714:	4013      	ands	r3, r2
 8003716:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	091b      	lsrs	r3, r3, #4
 800371e:	f003 0201 	and.w	r2, r3, #1
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	fa02 f303 	lsl.w	r3, r2, r3
 8003728:	69ba      	ldr	r2, [r7, #24]
 800372a:	4313      	orrs	r3, r2
 800372c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003734:	683b      	ldr	r3, [r7, #0]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	f003 0303 	and.w	r3, r3, #3
 800373c:	2b03      	cmp	r3, #3
 800373e:	d017      	beq.n	8003770 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	2203      	movs	r2, #3
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	43db      	mvns	r3, r3
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4013      	ands	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	689a      	ldr	r2, [r3, #8]
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	005b      	lsls	r3, r3, #1
 8003760:	fa02 f303 	lsl.w	r3, r2, r3
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	4313      	orrs	r3, r2
 8003768:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	2b02      	cmp	r3, #2
 800377a:	d123      	bne.n	80037c4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800377c:	69fb      	ldr	r3, [r7, #28]
 800377e:	08da      	lsrs	r2, r3, #3
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3208      	adds	r2, #8
 8003784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003788:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800378a:	69fb      	ldr	r3, [r7, #28]
 800378c:	f003 0307 	and.w	r3, r3, #7
 8003790:	009b      	lsls	r3, r3, #2
 8003792:	220f      	movs	r2, #15
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	43db      	mvns	r3, r3
 800379a:	69ba      	ldr	r2, [r7, #24]
 800379c:	4013      	ands	r3, r2
 800379e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	691a      	ldr	r2, [r3, #16]
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	009b      	lsls	r3, r3, #2
 80037ac:	fa02 f303 	lsl.w	r3, r2, r3
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	4313      	orrs	r3, r2
 80037b4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	08da      	lsrs	r2, r3, #3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	3208      	adds	r2, #8
 80037be:	69b9      	ldr	r1, [r7, #24]
 80037c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037ca:	69fb      	ldr	r3, [r7, #28]
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	2203      	movs	r2, #3
 80037d0:	fa02 f303 	lsl.w	r3, r2, r3
 80037d4:	43db      	mvns	r3, r3
 80037d6:	69ba      	ldr	r2, [r7, #24]
 80037d8:	4013      	ands	r3, r2
 80037da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f003 0203 	and.w	r2, r3, #3
 80037e4:	69fb      	ldr	r3, [r7, #28]
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	69ba      	ldr	r2, [r7, #24]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69ba      	ldr	r2, [r7, #24]
 80037f6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80b4 	beq.w	800396e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	60fb      	str	r3, [r7, #12]
 800380a:	4b60      	ldr	r3, [pc, #384]	; (800398c <HAL_GPIO_Init+0x30c>)
 800380c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800380e:	4a5f      	ldr	r2, [pc, #380]	; (800398c <HAL_GPIO_Init+0x30c>)
 8003810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003814:	6453      	str	r3, [r2, #68]	; 0x44
 8003816:	4b5d      	ldr	r3, [pc, #372]	; (800398c <HAL_GPIO_Init+0x30c>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800381a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800381e:	60fb      	str	r3, [r7, #12]
 8003820:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003822:	4a5b      	ldr	r2, [pc, #364]	; (8003990 <HAL_GPIO_Init+0x310>)
 8003824:	69fb      	ldr	r3, [r7, #28]
 8003826:	089b      	lsrs	r3, r3, #2
 8003828:	3302      	adds	r3, #2
 800382a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800382e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	f003 0303 	and.w	r3, r3, #3
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	220f      	movs	r2, #15
 800383a:	fa02 f303 	lsl.w	r3, r2, r3
 800383e:	43db      	mvns	r3, r3
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	4013      	ands	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a52      	ldr	r2, [pc, #328]	; (8003994 <HAL_GPIO_Init+0x314>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d02b      	beq.n	80038a6 <HAL_GPIO_Init+0x226>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	4a51      	ldr	r2, [pc, #324]	; (8003998 <HAL_GPIO_Init+0x318>)
 8003852:	4293      	cmp	r3, r2
 8003854:	d025      	beq.n	80038a2 <HAL_GPIO_Init+0x222>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	4a50      	ldr	r2, [pc, #320]	; (800399c <HAL_GPIO_Init+0x31c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d01f      	beq.n	800389e <HAL_GPIO_Init+0x21e>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	4a4f      	ldr	r2, [pc, #316]	; (80039a0 <HAL_GPIO_Init+0x320>)
 8003862:	4293      	cmp	r3, r2
 8003864:	d019      	beq.n	800389a <HAL_GPIO_Init+0x21a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a4e      	ldr	r2, [pc, #312]	; (80039a4 <HAL_GPIO_Init+0x324>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d013      	beq.n	8003896 <HAL_GPIO_Init+0x216>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a4d      	ldr	r2, [pc, #308]	; (80039a8 <HAL_GPIO_Init+0x328>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d00d      	beq.n	8003892 <HAL_GPIO_Init+0x212>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a4c      	ldr	r2, [pc, #304]	; (80039ac <HAL_GPIO_Init+0x32c>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d007      	beq.n	800388e <HAL_GPIO_Init+0x20e>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a4b      	ldr	r2, [pc, #300]	; (80039b0 <HAL_GPIO_Init+0x330>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d101      	bne.n	800388a <HAL_GPIO_Init+0x20a>
 8003886:	2307      	movs	r3, #7
 8003888:	e00e      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800388a:	2308      	movs	r3, #8
 800388c:	e00c      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800388e:	2306      	movs	r3, #6
 8003890:	e00a      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 8003892:	2305      	movs	r3, #5
 8003894:	e008      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 8003896:	2304      	movs	r3, #4
 8003898:	e006      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800389a:	2303      	movs	r3, #3
 800389c:	e004      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 800389e:	2302      	movs	r3, #2
 80038a0:	e002      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 80038a2:	2301      	movs	r3, #1
 80038a4:	e000      	b.n	80038a8 <HAL_GPIO_Init+0x228>
 80038a6:	2300      	movs	r3, #0
 80038a8:	69fa      	ldr	r2, [r7, #28]
 80038aa:	f002 0203 	and.w	r2, r2, #3
 80038ae:	0092      	lsls	r2, r2, #2
 80038b0:	4093      	lsls	r3, r2
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80038b8:	4935      	ldr	r1, [pc, #212]	; (8003990 <HAL_GPIO_Init+0x310>)
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	089b      	lsrs	r3, r3, #2
 80038be:	3302      	adds	r3, #2
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038c6:	4b3b      	ldr	r3, [pc, #236]	; (80039b4 <HAL_GPIO_Init+0x334>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	43db      	mvns	r3, r3
 80038d0:	69ba      	ldr	r2, [r7, #24]
 80038d2:	4013      	ands	r3, r2
 80038d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80038e2:	69ba      	ldr	r2, [r7, #24]
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ea:	4a32      	ldr	r2, [pc, #200]	; (80039b4 <HAL_GPIO_Init+0x334>)
 80038ec:	69bb      	ldr	r3, [r7, #24]
 80038ee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038f0:	4b30      	ldr	r3, [pc, #192]	; (80039b4 <HAL_GPIO_Init+0x334>)
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038f6:	693b      	ldr	r3, [r7, #16]
 80038f8:	43db      	mvns	r3, r3
 80038fa:	69ba      	ldr	r2, [r7, #24]
 80038fc:	4013      	ands	r3, r2
 80038fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d003      	beq.n	8003914 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800390c:	69ba      	ldr	r2, [r7, #24]
 800390e:	693b      	ldr	r3, [r7, #16]
 8003910:	4313      	orrs	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003914:	4a27      	ldr	r2, [pc, #156]	; (80039b4 <HAL_GPIO_Init+0x334>)
 8003916:	69bb      	ldr	r3, [r7, #24]
 8003918:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800391a:	4b26      	ldr	r3, [pc, #152]	; (80039b4 <HAL_GPIO_Init+0x334>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003920:	693b      	ldr	r3, [r7, #16]
 8003922:	43db      	mvns	r3, r3
 8003924:	69ba      	ldr	r2, [r7, #24]
 8003926:	4013      	ands	r3, r2
 8003928:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d003      	beq.n	800393e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003936:	69ba      	ldr	r2, [r7, #24]
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	4313      	orrs	r3, r2
 800393c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800393e:	4a1d      	ldr	r2, [pc, #116]	; (80039b4 <HAL_GPIO_Init+0x334>)
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003944:	4b1b      	ldr	r3, [pc, #108]	; (80039b4 <HAL_GPIO_Init+0x334>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800395c:	2b00      	cmp	r3, #0
 800395e:	d003      	beq.n	8003968 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003960:	69ba      	ldr	r2, [r7, #24]
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003968:	4a12      	ldr	r2, [pc, #72]	; (80039b4 <HAL_GPIO_Init+0x334>)
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3301      	adds	r3, #1
 8003972:	61fb      	str	r3, [r7, #28]
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	2b0f      	cmp	r3, #15
 8003978:	f67f ae90 	bls.w	800369c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800397c:	bf00      	nop
 800397e:	bf00      	nop
 8003980:	3724      	adds	r7, #36	; 0x24
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	40023800 	.word	0x40023800
 8003990:	40013800 	.word	0x40013800
 8003994:	40020000 	.word	0x40020000
 8003998:	40020400 	.word	0x40020400
 800399c:	40020800 	.word	0x40020800
 80039a0:	40020c00 	.word	0x40020c00
 80039a4:	40021000 	.word	0x40021000
 80039a8:	40021400 	.word	0x40021400
 80039ac:	40021800 	.word	0x40021800
 80039b0:	40021c00 	.word	0x40021c00
 80039b4:	40013c00 	.word	0x40013c00

080039b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
 80039c0:	460b      	mov	r3, r1
 80039c2:	807b      	strh	r3, [r7, #2]
 80039c4:	4613      	mov	r3, r2
 80039c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039c8:	787b      	ldrb	r3, [r7, #1]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d003      	beq.n	80039d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039ce:	887a      	ldrh	r2, [r7, #2]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039d4:	e003      	b.n	80039de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039d6:	887b      	ldrh	r3, [r7, #2]
 80039d8:	041a      	lsls	r2, r3, #16
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	619a      	str	r2, [r3, #24]
}
 80039de:	bf00      	nop
 80039e0:	370c      	adds	r7, #12
 80039e2:	46bd      	mov	sp, r7
 80039e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e8:	4770      	bx	lr

080039ea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039ea:	b480      	push	{r7}
 80039ec:	b085      	sub	sp, #20
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
 80039f2:	460b      	mov	r3, r1
 80039f4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80039fc:	887a      	ldrh	r2, [r7, #2]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4013      	ands	r3, r2
 8003a02:	041a      	lsls	r2, r3, #16
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	43d9      	mvns	r1, r3
 8003a08:	887b      	ldrh	r3, [r7, #2]
 8003a0a:	400b      	ands	r3, r1
 8003a0c:	431a      	orrs	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	619a      	str	r2, [r3, #24]
}
 8003a12:	bf00      	nop
 8003a14:	3714      	adds	r7, #20
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
	...

08003a20 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d101      	bne.n	8003a32 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e267      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0301 	and.w	r3, r3, #1
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d075      	beq.n	8003b2a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a3e:	4b88      	ldr	r3, [pc, #544]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 030c 	and.w	r3, r3, #12
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d00c      	beq.n	8003a64 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a4a:	4b85      	ldr	r3, [pc, #532]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d112      	bne.n	8003a7c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a56:	4b82      	ldr	r3, [pc, #520]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a5e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a62:	d10b      	bne.n	8003a7c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a64:	4b7e      	ldr	r3, [pc, #504]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d05b      	beq.n	8003b28 <HAL_RCC_OscConfig+0x108>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d157      	bne.n	8003b28 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e242      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a84:	d106      	bne.n	8003a94 <HAL_RCC_OscConfig+0x74>
 8003a86:	4b76      	ldr	r3, [pc, #472]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a75      	ldr	r2, [pc, #468]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a90:	6013      	str	r3, [r2, #0]
 8003a92:	e01d      	b.n	8003ad0 <HAL_RCC_OscConfig+0xb0>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a9c:	d10c      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x98>
 8003a9e:	4b70      	ldr	r3, [pc, #448]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a6f      	ldr	r2, [pc, #444]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003aa8:	6013      	str	r3, [r2, #0]
 8003aaa:	4b6d      	ldr	r3, [pc, #436]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a6c      	ldr	r2, [pc, #432]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003ab0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e00b      	b.n	8003ad0 <HAL_RCC_OscConfig+0xb0>
 8003ab8:	4b69      	ldr	r3, [pc, #420]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a68      	ldr	r2, [pc, #416]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003abe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b66      	ldr	r3, [pc, #408]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a65      	ldr	r2, [pc, #404]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003aca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ace:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d013      	beq.n	8003b00 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad8:	f7fe fa18 	bl	8001f0c <HAL_GetTick>
 8003adc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ade:	e008      	b.n	8003af2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ae0:	f7fe fa14 	bl	8001f0c <HAL_GetTick>
 8003ae4:	4602      	mov	r2, r0
 8003ae6:	693b      	ldr	r3, [r7, #16]
 8003ae8:	1ad3      	subs	r3, r2, r3
 8003aea:	2b64      	cmp	r3, #100	; 0x64
 8003aec:	d901      	bls.n	8003af2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003aee:	2303      	movs	r3, #3
 8003af0:	e207      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af2:	4b5b      	ldr	r3, [pc, #364]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d0f0      	beq.n	8003ae0 <HAL_RCC_OscConfig+0xc0>
 8003afe:	e014      	b.n	8003b2a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b00:	f7fe fa04 	bl	8001f0c <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b06:	e008      	b.n	8003b1a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b08:	f7fe fa00 	bl	8001f0c <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b64      	cmp	r3, #100	; 0x64
 8003b14:	d901      	bls.n	8003b1a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e1f3      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1a:	4b51      	ldr	r3, [pc, #324]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d1f0      	bne.n	8003b08 <HAL_RCC_OscConfig+0xe8>
 8003b26:	e000      	b.n	8003b2a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d063      	beq.n	8003bfe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b36:	4b4a      	ldr	r3, [pc, #296]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b38:	689b      	ldr	r3, [r3, #8]
 8003b3a:	f003 030c 	and.w	r3, r3, #12
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00b      	beq.n	8003b5a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b42:	4b47      	ldr	r3, [pc, #284]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b4a:	2b08      	cmp	r3, #8
 8003b4c:	d11c      	bne.n	8003b88 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b4e:	4b44      	ldr	r3, [pc, #272]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d116      	bne.n	8003b88 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5a:	4b41      	ldr	r3, [pc, #260]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d005      	beq.n	8003b72 <HAL_RCC_OscConfig+0x152>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d001      	beq.n	8003b72 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e1c7      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b72:	4b3b      	ldr	r3, [pc, #236]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	691b      	ldr	r3, [r3, #16]
 8003b7e:	00db      	lsls	r3, r3, #3
 8003b80:	4937      	ldr	r1, [pc, #220]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003b82:	4313      	orrs	r3, r2
 8003b84:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b86:	e03a      	b.n	8003bfe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d020      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b90:	4b34      	ldr	r3, [pc, #208]	; (8003c64 <HAL_RCC_OscConfig+0x244>)
 8003b92:	2201      	movs	r2, #1
 8003b94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b96:	f7fe f9b9 	bl	8001f0c <HAL_GetTick>
 8003b9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b9c:	e008      	b.n	8003bb0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b9e:	f7fe f9b5 	bl	8001f0c <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	2b02      	cmp	r3, #2
 8003baa:	d901      	bls.n	8003bb0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003bac:	2303      	movs	r3, #3
 8003bae:	e1a8      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb0:	4b2b      	ldr	r3, [pc, #172]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 0302 	and.w	r3, r3, #2
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d0f0      	beq.n	8003b9e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bbc:	4b28      	ldr	r3, [pc, #160]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	691b      	ldr	r3, [r3, #16]
 8003bc8:	00db      	lsls	r3, r3, #3
 8003bca:	4925      	ldr	r1, [pc, #148]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	600b      	str	r3, [r1, #0]
 8003bd0:	e015      	b.n	8003bfe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd2:	4b24      	ldr	r3, [pc, #144]	; (8003c64 <HAL_RCC_OscConfig+0x244>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd8:	f7fe f998 	bl	8001f0c <HAL_GetTick>
 8003bdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bde:	e008      	b.n	8003bf2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003be0:	f7fe f994 	bl	8001f0c <HAL_GetTick>
 8003be4:	4602      	mov	r2, r0
 8003be6:	693b      	ldr	r3, [r7, #16]
 8003be8:	1ad3      	subs	r3, r2, r3
 8003bea:	2b02      	cmp	r3, #2
 8003bec:	d901      	bls.n	8003bf2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e187      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf2:	4b1b      	ldr	r3, [pc, #108]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d1f0      	bne.n	8003be0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f003 0308 	and.w	r3, r3, #8
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d036      	beq.n	8003c78 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d016      	beq.n	8003c40 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c12:	4b15      	ldr	r3, [pc, #84]	; (8003c68 <HAL_RCC_OscConfig+0x248>)
 8003c14:	2201      	movs	r2, #1
 8003c16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c18:	f7fe f978 	bl	8001f0c <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c1e:	e008      	b.n	8003c32 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c20:	f7fe f974 	bl	8001f0c <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d901      	bls.n	8003c32 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c2e:	2303      	movs	r3, #3
 8003c30:	e167      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c32:	4b0b      	ldr	r3, [pc, #44]	; (8003c60 <HAL_RCC_OscConfig+0x240>)
 8003c34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c36:	f003 0302 	and.w	r3, r3, #2
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d0f0      	beq.n	8003c20 <HAL_RCC_OscConfig+0x200>
 8003c3e:	e01b      	b.n	8003c78 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c40:	4b09      	ldr	r3, [pc, #36]	; (8003c68 <HAL_RCC_OscConfig+0x248>)
 8003c42:	2200      	movs	r2, #0
 8003c44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c46:	f7fe f961 	bl	8001f0c <HAL_GetTick>
 8003c4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c4c:	e00e      	b.n	8003c6c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c4e:	f7fe f95d 	bl	8001f0c <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	693b      	ldr	r3, [r7, #16]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	2b02      	cmp	r3, #2
 8003c5a:	d907      	bls.n	8003c6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003c5c:	2303      	movs	r3, #3
 8003c5e:	e150      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
 8003c60:	40023800 	.word	0x40023800
 8003c64:	42470000 	.word	0x42470000
 8003c68:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c6c:	4b88      	ldr	r3, [pc, #544]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c70:	f003 0302 	and.w	r3, r3, #2
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d1ea      	bne.n	8003c4e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	f000 8097 	beq.w	8003db4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c86:	2300      	movs	r3, #0
 8003c88:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c8a:	4b81      	ldr	r3, [pc, #516]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d10f      	bne.n	8003cb6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c96:	2300      	movs	r3, #0
 8003c98:	60bb      	str	r3, [r7, #8]
 8003c9a:	4b7d      	ldr	r3, [pc, #500]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	4a7c      	ldr	r2, [pc, #496]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8003ca6:	4b7a      	ldr	r3, [pc, #488]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cae:	60bb      	str	r3, [r7, #8]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cb6:	4b77      	ldr	r3, [pc, #476]	; (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d118      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cc2:	4b74      	ldr	r3, [pc, #464]	; (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	4a73      	ldr	r2, [pc, #460]	; (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cc8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ccc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cce:	f7fe f91d 	bl	8001f0c <HAL_GetTick>
 8003cd2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cd4:	e008      	b.n	8003ce8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cd6:	f7fe f919 	bl	8001f0c <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e10c      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce8:	4b6a      	ldr	r3, [pc, #424]	; (8003e94 <HAL_RCC_OscConfig+0x474>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0f0      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b01      	cmp	r3, #1
 8003cfa:	d106      	bne.n	8003d0a <HAL_RCC_OscConfig+0x2ea>
 8003cfc:	4b64      	ldr	r3, [pc, #400]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003cfe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d00:	4a63      	ldr	r2, [pc, #396]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d02:	f043 0301 	orr.w	r3, r3, #1
 8003d06:	6713      	str	r3, [r2, #112]	; 0x70
 8003d08:	e01c      	b.n	8003d44 <HAL_RCC_OscConfig+0x324>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b05      	cmp	r3, #5
 8003d10:	d10c      	bne.n	8003d2c <HAL_RCC_OscConfig+0x30c>
 8003d12:	4b5f      	ldr	r3, [pc, #380]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d16:	4a5e      	ldr	r2, [pc, #376]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d18:	f043 0304 	orr.w	r3, r3, #4
 8003d1c:	6713      	str	r3, [r2, #112]	; 0x70
 8003d1e:	4b5c      	ldr	r3, [pc, #368]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d22:	4a5b      	ldr	r2, [pc, #364]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d24:	f043 0301 	orr.w	r3, r3, #1
 8003d28:	6713      	str	r3, [r2, #112]	; 0x70
 8003d2a:	e00b      	b.n	8003d44 <HAL_RCC_OscConfig+0x324>
 8003d2c:	4b58      	ldr	r3, [pc, #352]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d30:	4a57      	ldr	r2, [pc, #348]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d32:	f023 0301 	bic.w	r3, r3, #1
 8003d36:	6713      	str	r3, [r2, #112]	; 0x70
 8003d38:	4b55      	ldr	r3, [pc, #340]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d3c:	4a54      	ldr	r2, [pc, #336]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d3e:	f023 0304 	bic.w	r3, r3, #4
 8003d42:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d015      	beq.n	8003d78 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d4c:	f7fe f8de 	bl	8001f0c <HAL_GetTick>
 8003d50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d52:	e00a      	b.n	8003d6a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d54:	f7fe f8da 	bl	8001f0c <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	693b      	ldr	r3, [r7, #16]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e0cb      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d6a:	4b49      	ldr	r3, [pc, #292]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0ee      	beq.n	8003d54 <HAL_RCC_OscConfig+0x334>
 8003d76:	e014      	b.n	8003da2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d78:	f7fe f8c8 	bl	8001f0c <HAL_GetTick>
 8003d7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d7e:	e00a      	b.n	8003d96 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d80:	f7fe f8c4 	bl	8001f0c <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e0b5      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d96:	4b3e      	ldr	r3, [pc, #248]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003d98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d9a:	f003 0302 	and.w	r3, r3, #2
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1ee      	bne.n	8003d80 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003da2:	7dfb      	ldrb	r3, [r7, #23]
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d105      	bne.n	8003db4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003da8:	4b39      	ldr	r3, [pc, #228]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	4a38      	ldr	r2, [pc, #224]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003dae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003db2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	f000 80a1 	beq.w	8003f00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003dbe:	4b34      	ldr	r3, [pc, #208]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f003 030c 	and.w	r3, r3, #12
 8003dc6:	2b08      	cmp	r3, #8
 8003dc8:	d05c      	beq.n	8003e84 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	699b      	ldr	r3, [r3, #24]
 8003dce:	2b02      	cmp	r3, #2
 8003dd0:	d141      	bne.n	8003e56 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd2:	4b31      	ldr	r3, [pc, #196]	; (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dd8:	f7fe f898 	bl	8001f0c <HAL_GetTick>
 8003ddc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dde:	e008      	b.n	8003df2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de0:	f7fe f894 	bl	8001f0c <HAL_GetTick>
 8003de4:	4602      	mov	r2, r0
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1ad3      	subs	r3, r2, r3
 8003dea:	2b02      	cmp	r3, #2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e087      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df2:	4b27      	ldr	r3, [pc, #156]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d1f0      	bne.n	8003de0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	69da      	ldr	r2, [r3, #28]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a1b      	ldr	r3, [r3, #32]
 8003e06:	431a      	orrs	r2, r3
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e0c:	019b      	lsls	r3, r3, #6
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e14:	085b      	lsrs	r3, r3, #1
 8003e16:	3b01      	subs	r3, #1
 8003e18:	041b      	lsls	r3, r3, #16
 8003e1a:	431a      	orrs	r2, r3
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e20:	061b      	lsls	r3, r3, #24
 8003e22:	491b      	ldr	r1, [pc, #108]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e24:	4313      	orrs	r3, r2
 8003e26:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e28:	4b1b      	ldr	r3, [pc, #108]	; (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003e2a:	2201      	movs	r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2e:	f7fe f86d 	bl	8001f0c <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e36:	f7fe f869 	bl	8001f0c <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e05c      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e48:	4b11      	ldr	r3, [pc, #68]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x416>
 8003e54:	e054      	b.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e56:	4b10      	ldr	r3, [pc, #64]	; (8003e98 <HAL_RCC_OscConfig+0x478>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e5c:	f7fe f856 	bl	8001f0c <HAL_GetTick>
 8003e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e62:	e008      	b.n	8003e76 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e64:	f7fe f852 	bl	8001f0c <HAL_GetTick>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	1ad3      	subs	r3, r2, r3
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d901      	bls.n	8003e76 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003e72:	2303      	movs	r3, #3
 8003e74:	e045      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e76:	4b06      	ldr	r3, [pc, #24]	; (8003e90 <HAL_RCC_OscConfig+0x470>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d1f0      	bne.n	8003e64 <HAL_RCC_OscConfig+0x444>
 8003e82:	e03d      	b.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d107      	bne.n	8003e9c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e038      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
 8003e90:	40023800 	.word	0x40023800
 8003e94:	40007000 	.word	0x40007000
 8003e98:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e9c:	4b1b      	ldr	r3, [pc, #108]	; (8003f0c <HAL_RCC_OscConfig+0x4ec>)
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d028      	beq.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d121      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d11a      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ec6:	68fa      	ldr	r2, [r7, #12]
 8003ec8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003ecc:	4013      	ands	r3, r2
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003ed2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d111      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ee2:	085b      	lsrs	r3, r3, #1
 8003ee4:	3b01      	subs	r3, #1
 8003ee6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d107      	bne.n	8003efc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d001      	beq.n	8003f00 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e000      	b.n	8003f02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003f00:	2300      	movs	r3, #0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	40023800 	.word	0x40023800

08003f10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
 8003f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d101      	bne.n	8003f24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e0cc      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f24:	4b68      	ldr	r3, [pc, #416]	; (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0307 	and.w	r3, r3, #7
 8003f2c:	683a      	ldr	r2, [r7, #0]
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d90c      	bls.n	8003f4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f32:	4b65      	ldr	r3, [pc, #404]	; (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	b2d2      	uxtb	r2, r2
 8003f38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f3a:	4b63      	ldr	r3, [pc, #396]	; (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0307 	and.w	r3, r3, #7
 8003f42:	683a      	ldr	r2, [r7, #0]
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d001      	beq.n	8003f4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	e0b8      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f003 0302 	and.w	r3, r3, #2
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d020      	beq.n	8003f9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 0304 	and.w	r3, r3, #4
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d005      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f64:	4b59      	ldr	r3, [pc, #356]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	4a58      	ldr	r2, [pc, #352]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003f6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0308 	and.w	r3, r3, #8
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d005      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f7c:	4b53      	ldr	r3, [pc, #332]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	4a52      	ldr	r2, [pc, #328]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003f86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f88:	4b50      	ldr	r3, [pc, #320]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	494d      	ldr	r1, [pc, #308]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003f96:	4313      	orrs	r3, r2
 8003f98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	f003 0301 	and.w	r3, r3, #1
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d044      	beq.n	8004030 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d107      	bne.n	8003fbe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fae:	4b47      	ldr	r3, [pc, #284]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d119      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e07f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d003      	beq.n	8003fce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003fca:	2b03      	cmp	r3, #3
 8003fcc:	d107      	bne.n	8003fde <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fce:	4b3f      	ldr	r3, [pc, #252]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d109      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e06f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fde:	4b3b      	ldr	r3, [pc, #236]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e067      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fee:	4b37      	ldr	r3, [pc, #220]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f023 0203 	bic.w	r2, r3, #3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	4934      	ldr	r1, [pc, #208]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004000:	f7fd ff84 	bl	8001f0c <HAL_GetTick>
 8004004:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004006:	e00a      	b.n	800401e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004008:	f7fd ff80 	bl	8001f0c <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	f241 3288 	movw	r2, #5000	; 0x1388
 8004016:	4293      	cmp	r3, r2
 8004018:	d901      	bls.n	800401e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e04f      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800401e:	4b2b      	ldr	r3, [pc, #172]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	f003 020c 	and.w	r2, r3, #12
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	429a      	cmp	r2, r3
 800402e:	d1eb      	bne.n	8004008 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004030:	4b25      	ldr	r3, [pc, #148]	; (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f003 0307 	and.w	r3, r3, #7
 8004038:	683a      	ldr	r2, [r7, #0]
 800403a:	429a      	cmp	r2, r3
 800403c:	d20c      	bcs.n	8004058 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800403e:	4b22      	ldr	r3, [pc, #136]	; (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004040:	683a      	ldr	r2, [r7, #0]
 8004042:	b2d2      	uxtb	r2, r2
 8004044:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004046:	4b20      	ldr	r3, [pc, #128]	; (80040c8 <HAL_RCC_ClockConfig+0x1b8>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f003 0307 	and.w	r3, r3, #7
 800404e:	683a      	ldr	r2, [r7, #0]
 8004050:	429a      	cmp	r2, r3
 8004052:	d001      	beq.n	8004058 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e032      	b.n	80040be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0304 	and.w	r3, r3, #4
 8004060:	2b00      	cmp	r3, #0
 8004062:	d008      	beq.n	8004076 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004064:	4b19      	ldr	r3, [pc, #100]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	4916      	ldr	r1, [pc, #88]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004072:	4313      	orrs	r3, r2
 8004074:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d009      	beq.n	8004096 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004082:	4b12      	ldr	r3, [pc, #72]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	691b      	ldr	r3, [r3, #16]
 800408e:	00db      	lsls	r3, r3, #3
 8004090:	490e      	ldr	r1, [pc, #56]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 8004092:	4313      	orrs	r3, r2
 8004094:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004096:	f000 f821 	bl	80040dc <HAL_RCC_GetSysClockFreq>
 800409a:	4602      	mov	r2, r0
 800409c:	4b0b      	ldr	r3, [pc, #44]	; (80040cc <HAL_RCC_ClockConfig+0x1bc>)
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	091b      	lsrs	r3, r3, #4
 80040a2:	f003 030f 	and.w	r3, r3, #15
 80040a6:	490a      	ldr	r1, [pc, #40]	; (80040d0 <HAL_RCC_ClockConfig+0x1c0>)
 80040a8:	5ccb      	ldrb	r3, [r1, r3]
 80040aa:	fa22 f303 	lsr.w	r3, r2, r3
 80040ae:	4a09      	ldr	r2, [pc, #36]	; (80040d4 <HAL_RCC_ClockConfig+0x1c4>)
 80040b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040b2:	4b09      	ldr	r3, [pc, #36]	; (80040d8 <HAL_RCC_ClockConfig+0x1c8>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7fd f98c 	bl	80013d4 <HAL_InitTick>

  return HAL_OK;
 80040bc:	2300      	movs	r3, #0
}
 80040be:	4618      	mov	r0, r3
 80040c0:	3710      	adds	r7, #16
 80040c2:	46bd      	mov	sp, r7
 80040c4:	bd80      	pop	{r7, pc}
 80040c6:	bf00      	nop
 80040c8:	40023c00 	.word	0x40023c00
 80040cc:	40023800 	.word	0x40023800
 80040d0:	0800b0b4 	.word	0x0800b0b4
 80040d4:	20000000 	.word	0x20000000
 80040d8:	20000004 	.word	0x20000004

080040dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80040e0:	b090      	sub	sp, #64	; 0x40
 80040e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80040e4:	2300      	movs	r3, #0
 80040e6:	637b      	str	r3, [r7, #52]	; 0x34
 80040e8:	2300      	movs	r3, #0
 80040ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040ec:	2300      	movs	r3, #0
 80040ee:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80040f4:	4b59      	ldr	r3, [pc, #356]	; (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 80040f6:	689b      	ldr	r3, [r3, #8]
 80040f8:	f003 030c 	and.w	r3, r3, #12
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d00d      	beq.n	800411c <HAL_RCC_GetSysClockFreq+0x40>
 8004100:	2b08      	cmp	r3, #8
 8004102:	f200 80a1 	bhi.w	8004248 <HAL_RCC_GetSysClockFreq+0x16c>
 8004106:	2b00      	cmp	r3, #0
 8004108:	d002      	beq.n	8004110 <HAL_RCC_GetSysClockFreq+0x34>
 800410a:	2b04      	cmp	r3, #4
 800410c:	d003      	beq.n	8004116 <HAL_RCC_GetSysClockFreq+0x3a>
 800410e:	e09b      	b.n	8004248 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004110:	4b53      	ldr	r3, [pc, #332]	; (8004260 <HAL_RCC_GetSysClockFreq+0x184>)
 8004112:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8004114:	e09b      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004116:	4b53      	ldr	r3, [pc, #332]	; (8004264 <HAL_RCC_GetSysClockFreq+0x188>)
 8004118:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800411a:	e098      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800411c:	4b4f      	ldr	r3, [pc, #316]	; (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004124:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004126:	4b4d      	ldr	r3, [pc, #308]	; (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d028      	beq.n	8004184 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004132:	4b4a      	ldr	r3, [pc, #296]	; (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	099b      	lsrs	r3, r3, #6
 8004138:	2200      	movs	r2, #0
 800413a:	623b      	str	r3, [r7, #32]
 800413c:	627a      	str	r2, [r7, #36]	; 0x24
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8004144:	2100      	movs	r1, #0
 8004146:	4b47      	ldr	r3, [pc, #284]	; (8004264 <HAL_RCC_GetSysClockFreq+0x188>)
 8004148:	fb03 f201 	mul.w	r2, r3, r1
 800414c:	2300      	movs	r3, #0
 800414e:	fb00 f303 	mul.w	r3, r0, r3
 8004152:	4413      	add	r3, r2
 8004154:	4a43      	ldr	r2, [pc, #268]	; (8004264 <HAL_RCC_GetSysClockFreq+0x188>)
 8004156:	fba0 1202 	umull	r1, r2, r0, r2
 800415a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800415c:	460a      	mov	r2, r1
 800415e:	62ba      	str	r2, [r7, #40]	; 0x28
 8004160:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004162:	4413      	add	r3, r2
 8004164:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004166:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004168:	2200      	movs	r2, #0
 800416a:	61bb      	str	r3, [r7, #24]
 800416c:	61fa      	str	r2, [r7, #28]
 800416e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004172:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004176:	f7fc f87b 	bl	8000270 <__aeabi_uldivmod>
 800417a:	4602      	mov	r2, r0
 800417c:	460b      	mov	r3, r1
 800417e:	4613      	mov	r3, r2
 8004180:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004182:	e053      	b.n	800422c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004184:	4b35      	ldr	r3, [pc, #212]	; (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	099b      	lsrs	r3, r3, #6
 800418a:	2200      	movs	r2, #0
 800418c:	613b      	str	r3, [r7, #16]
 800418e:	617a      	str	r2, [r7, #20]
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004196:	f04f 0b00 	mov.w	fp, #0
 800419a:	4652      	mov	r2, sl
 800419c:	465b      	mov	r3, fp
 800419e:	f04f 0000 	mov.w	r0, #0
 80041a2:	f04f 0100 	mov.w	r1, #0
 80041a6:	0159      	lsls	r1, r3, #5
 80041a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80041ac:	0150      	lsls	r0, r2, #5
 80041ae:	4602      	mov	r2, r0
 80041b0:	460b      	mov	r3, r1
 80041b2:	ebb2 080a 	subs.w	r8, r2, sl
 80041b6:	eb63 090b 	sbc.w	r9, r3, fp
 80041ba:	f04f 0200 	mov.w	r2, #0
 80041be:	f04f 0300 	mov.w	r3, #0
 80041c2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80041c6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80041ca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80041ce:	ebb2 0408 	subs.w	r4, r2, r8
 80041d2:	eb63 0509 	sbc.w	r5, r3, r9
 80041d6:	f04f 0200 	mov.w	r2, #0
 80041da:	f04f 0300 	mov.w	r3, #0
 80041de:	00eb      	lsls	r3, r5, #3
 80041e0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041e4:	00e2      	lsls	r2, r4, #3
 80041e6:	4614      	mov	r4, r2
 80041e8:	461d      	mov	r5, r3
 80041ea:	eb14 030a 	adds.w	r3, r4, sl
 80041ee:	603b      	str	r3, [r7, #0]
 80041f0:	eb45 030b 	adc.w	r3, r5, fp
 80041f4:	607b      	str	r3, [r7, #4]
 80041f6:	f04f 0200 	mov.w	r2, #0
 80041fa:	f04f 0300 	mov.w	r3, #0
 80041fe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004202:	4629      	mov	r1, r5
 8004204:	028b      	lsls	r3, r1, #10
 8004206:	4621      	mov	r1, r4
 8004208:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800420c:	4621      	mov	r1, r4
 800420e:	028a      	lsls	r2, r1, #10
 8004210:	4610      	mov	r0, r2
 8004212:	4619      	mov	r1, r3
 8004214:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004216:	2200      	movs	r2, #0
 8004218:	60bb      	str	r3, [r7, #8]
 800421a:	60fa      	str	r2, [r7, #12]
 800421c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004220:	f7fc f826 	bl	8000270 <__aeabi_uldivmod>
 8004224:	4602      	mov	r2, r0
 8004226:	460b      	mov	r3, r1
 8004228:	4613      	mov	r3, r2
 800422a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800422c:	4b0b      	ldr	r3, [pc, #44]	; (800425c <HAL_RCC_GetSysClockFreq+0x180>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	0c1b      	lsrs	r3, r3, #16
 8004232:	f003 0303 	and.w	r3, r3, #3
 8004236:	3301      	adds	r3, #1
 8004238:	005b      	lsls	r3, r3, #1
 800423a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800423c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800423e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004240:	fbb2 f3f3 	udiv	r3, r2, r3
 8004244:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004246:	e002      	b.n	800424e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004248:	4b05      	ldr	r3, [pc, #20]	; (8004260 <HAL_RCC_GetSysClockFreq+0x184>)
 800424a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800424c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800424e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004250:	4618      	mov	r0, r3
 8004252:	3740      	adds	r7, #64	; 0x40
 8004254:	46bd      	mov	sp, r7
 8004256:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800425a:	bf00      	nop
 800425c:	40023800 	.word	0x40023800
 8004260:	00f42400 	.word	0x00f42400
 8004264:	00b71b00 	.word	0x00b71b00

08004268 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004268:	b480      	push	{r7}
 800426a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800426c:	4b03      	ldr	r3, [pc, #12]	; (800427c <HAL_RCC_GetHCLKFreq+0x14>)
 800426e:	681b      	ldr	r3, [r3, #0]
}
 8004270:	4618      	mov	r0, r3
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
 800427a:	bf00      	nop
 800427c:	20000000 	.word	0x20000000

08004280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004284:	f7ff fff0 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 8004288:	4602      	mov	r2, r0
 800428a:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	0a9b      	lsrs	r3, r3, #10
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	4903      	ldr	r1, [pc, #12]	; (80042a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004296:	5ccb      	ldrb	r3, [r1, r3]
 8004298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800429c:	4618      	mov	r0, r3
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40023800 	.word	0x40023800
 80042a4:	0800b0c4 	.word	0x0800b0c4

080042a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80042ac:	f7ff ffdc 	bl	8004268 <HAL_RCC_GetHCLKFreq>
 80042b0:	4602      	mov	r2, r0
 80042b2:	4b05      	ldr	r3, [pc, #20]	; (80042c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	0b5b      	lsrs	r3, r3, #13
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	4903      	ldr	r1, [pc, #12]	; (80042cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80042be:	5ccb      	ldrb	r3, [r1, r3]
 80042c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	40023800 	.word	0x40023800
 80042cc:	0800b0c4 	.word	0x0800b0c4

080042d0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	220f      	movs	r2, #15
 80042de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80042e0:	4b12      	ldr	r3, [pc, #72]	; (800432c <HAL_RCC_GetClockConfig+0x5c>)
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f003 0203 	and.w	r2, r3, #3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80042ec:	4b0f      	ldr	r3, [pc, #60]	; (800432c <HAL_RCC_GetClockConfig+0x5c>)
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80042f8:	4b0c      	ldr	r3, [pc, #48]	; (800432c <HAL_RCC_GetClockConfig+0x5c>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004304:	4b09      	ldr	r3, [pc, #36]	; (800432c <HAL_RCC_GetClockConfig+0x5c>)
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	08db      	lsrs	r3, r3, #3
 800430a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004312:	4b07      	ldr	r3, [pc, #28]	; (8004330 <HAL_RCC_GetClockConfig+0x60>)
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	f003 0207 	and.w	r2, r3, #7
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	601a      	str	r2, [r3, #0]
}
 800431e:	bf00      	nop
 8004320:	370c      	adds	r7, #12
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	40023800 	.word	0x40023800
 8004330:	40023c00 	.word	0x40023c00

08004334 <HAL_SMBUS_Init>:
  * @param  hsmbus pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_Init(SMBUS_HandleTypeDef *hsmbus)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 800433c:	2300      	movs	r3, #0
 800433e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8004340:	2300      	movs	r3, #0
 8004342:	60bb      	str	r3, [r7, #8]

  /* Check the SMBUS handle allocation */
  if (hsmbus == NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d101      	bne.n	800434e <HAL_SMBUS_Init+0x1a>
  {
    return HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	e0a1      	b.n	8004492 <HAL_SMBUS_Init+0x15e>
  assert_param(IS_SMBUS_GENERAL_CALL(hsmbus->Init.GeneralCallMode));
  assert_param(IS_SMBUS_NO_STRETCH(hsmbus->Init.NoStretchMode));
  assert_param(IS_SMBUS_PEC(hsmbus->Init.PacketErrorCheckMode));
  assert_param(IS_SMBUS_PERIPHERAL_MODE(hsmbus->Init.PeripheralMode));

  if (hsmbus->State == HAL_SMBUS_STATE_RESET)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004354:	b2db      	uxtb	r3, r3
 8004356:	2b00      	cmp	r3, #0
 8004358:	d106      	bne.n	8004368 <HAL_SMBUS_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hsmbus->Lock = HAL_UNLOCKED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hsmbus->MspInitCallback(hsmbus);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_SMBUS_MspInit(hsmbus);
 8004362:	6878      	ldr	r0, [r7, #4]
 8004364:	f7fc feaa 	bl	80010bc <HAL_SMBUS_MspInit>
#endif /* USE_HAL_SMBUS_REGISTER_CALLBACKS */
  }

  hsmbus->State = HAL_SMBUS_STATE_BUSY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2224      	movs	r2, #36	; 0x24
 800436c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected SMBUS peripheral */
  __HAL_SMBUS_DISABLE(hsmbus);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f022 0201 	bic.w	r2, r2, #1
 800437e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004380:	f7ff ff7e 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8004384:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = SMBUS_FREQRANGE(pclk1);
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	4a44      	ldr	r2, [pc, #272]	; (800449c <HAL_SMBUS_Init+0x168>)
 800438a:	fba2 2303 	umull	r2, r3, r2, r3
 800438e:	0c9b      	lsrs	r3, r3, #18
 8004390:	60fb      	str	r3, [r7, #12]

  /*---------------------------- SMBUSx CR2 Configuration ----------------------*/
  /* Configure SMBUSx: Frequency range */
  MODIFY_REG(hsmbus->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	68fa      	ldr	r2, [r7, #12]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	605a      	str	r2, [r3, #4]

  /*---------------------------- SMBUSx TRISE Configuration --------------------*/
  /* Configure SMBUSx: Rise Time */
  MODIFY_REG(hsmbus->Instance->TRISE, I2C_TRISE_TRISE, SMBUS_RISE_TIME(freqrange));
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	1c5a      	adds	r2, r3, #1
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	621a      	str	r2, [r3, #32]

  /*---------------------------- SMBUSx CCR Configuration ----------------------*/
  /* Configure SMBUSx: Speed */
  MODIFY_REG(hsmbus->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), SMBUS_SPEED_STANDARD(pclk1, hsmbus->Init.ClockSpeed));
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 80043c6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043ca:	687a      	ldr	r2, [r7, #4]
 80043cc:	6852      	ldr	r2, [r2, #4]
 80043ce:	0052      	lsls	r2, r2, #1
 80043d0:	68b9      	ldr	r1, [r7, #8]
 80043d2:	fbb1 f1f2 	udiv	r1, r1, r2
 80043d6:	f640 72fc 	movw	r2, #4092	; 0xffc
 80043da:	400a      	ands	r2, r1
 80043dc:	2a00      	cmp	r2, #0
 80043de:	d006      	beq.n	80043ee <HAL_SMBUS_Init+0xba>
 80043e0:	687a      	ldr	r2, [r7, #4]
 80043e2:	6852      	ldr	r2, [r2, #4]
 80043e4:	0052      	lsls	r2, r2, #1
 80043e6:	68b9      	ldr	r1, [r7, #8]
 80043e8:	fbb1 f2f2 	udiv	r2, r1, r2
 80043ec:	e000      	b.n	80043f0 <HAL_SMBUS_Init+0xbc>
 80043ee:	2204      	movs	r2, #4
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	6809      	ldr	r1, [r1, #0]
 80043f4:	4313      	orrs	r3, r2
 80043f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- SMBUSx CR1 Configuration ----------------------*/
  /* Configure SMBUSx: Generalcall , PEC , Peripheral mode and  NoStretch mode */
  MODIFY_REG(hsmbus->Instance->CR1, (I2C_CR1_NOSTRETCH | I2C_CR1_ENGC | I2C_CR1_ENPEC | I2C_CR1_ENARP | I2C_CR1_SMBTYPE | I2C_CR1_SMBUS), (hsmbus->Init.NoStretchMode | hsmbus->Init.GeneralCallMode |  hsmbus->Init.PacketErrorCheckMode | hsmbus->Init.PeripheralMode));
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f023 01fa 	bic.w	r1, r3, #250	; 0xfa
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1a      	ldr	r2, [r3, #32]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	69db      	ldr	r3, [r3, #28]
 800440a:	431a      	orrs	r2, r3
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004410:	431a      	orrs	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	601a      	str	r2, [r3, #0]

  /*---------------------------- SMBUSx OAR1 Configuration ---------------------*/
  /* Configure SMBUSx: Own Address1 and addressing mode */
  MODIFY_REG(hsmbus->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hsmbus->Init.AddressingMode | hsmbus->Init.OwnAddress1));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800442a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	6911      	ldr	r1, [r2, #16]
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	68d2      	ldr	r2, [r2, #12]
 8004436:	4311      	orrs	r1, r2
 8004438:	687a      	ldr	r2, [r7, #4]
 800443a:	6812      	ldr	r2, [r2, #0]
 800443c:	430b      	orrs	r3, r1
 800443e:	6093      	str	r3, [r2, #8]

  /*---------------------------- SMBUSx OAR2 Configuration ---------------------*/
  /* Configure SMBUSx: Dual mode and Own Address2 */
  MODIFY_REG(hsmbus->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hsmbus->Init.DualAddressMode | hsmbus->Init.OwnAddress2));
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68db      	ldr	r3, [r3, #12]
 8004446:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	695a      	ldr	r2, [r3, #20]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	699b      	ldr	r3, [r3, #24]
 8004452:	431a      	orrs	r2, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	430a      	orrs	r2, r1
 800445a:	60da      	str	r2, [r3, #12]
  /* Configure SMBUSx: Analog noise filter */
  SET_BIT(hsmbus->Instance->FLTR, hsmbus->Init.AnalogFilter);
#endif

  /* Enable the selected SMBUS peripheral */
  __HAL_SMBUS_ENABLE(hsmbus);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0201 	orr.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]

  hsmbus->ErrorCode = HAL_SMBUS_ERROR_NONE;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2200      	movs	r2, #0
 8004470:	641a      	str	r2, [r3, #64]	; 0x40
  hsmbus->State = HAL_SMBUS_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hsmbus->PreviousState = SMBUS_STATE_NONE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	639a      	str	r2, [r3, #56]	; 0x38
  hsmbus->Mode = HAL_SMBUS_MODE_NONE;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  hsmbus->XferPEC = 0x00;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	431bde83 	.word	0x431bde83

080044a0 <HAL_SMBUS_EnableAlert_IT>:
  * @param  hsmbus Pointer to a SMBUS_HandleTypeDef structure that contains
  *         the configuration information for the specified SMBUSx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SMBUS_EnableAlert_IT(SMBUS_HandleTypeDef *hsmbus)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
  /* Enable SMBus alert */
  SET_BIT(hsmbus->Instance->CR1, I2C_CR1_ALERT);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80044b6:	601a      	str	r2, [r3, #0]

  /* Clear ALERT flag */
  __HAL_SMBUS_CLEAR_FLAG(hsmbus, SMBUS_FLAG_SMBALERT);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f46f 4200 	mvn.w	r2, #32768	; 0x8000
 80044c0:	615a      	str	r2, [r3, #20]

  /* Enable Alert Interrupt */
  __HAL_SMBUS_ENABLE_IT(hsmbus, SMBUS_IT_ERR);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	685a      	ldr	r2, [r3, #4]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044d0:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80044d2:	2300      	movs	r3, #0
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e041      	b.n	8004576 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d106      	bne.n	800450c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7fd fad0 	bl	8001aac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2202      	movs	r2, #2
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3304      	adds	r3, #4
 800451c:	4619      	mov	r1, r3
 800451e:	4610      	mov	r0, r2
 8004520:	f001 f812 	bl	8005548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004574:	2300      	movs	r3, #0
}
 8004576:	4618      	mov	r0, r3
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
	...

08004580 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b01      	cmp	r3, #1
 8004592:	d001      	beq.n	8004598 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e04e      	b.n	8004636 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2202      	movs	r2, #2
 800459c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	68da      	ldr	r2, [r3, #12]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f042 0201 	orr.w	r2, r2, #1
 80045ae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a23      	ldr	r2, [pc, #140]	; (8004644 <HAL_TIM_Base_Start_IT+0xc4>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d022      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c2:	d01d      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a1f      	ldr	r2, [pc, #124]	; (8004648 <HAL_TIM_Base_Start_IT+0xc8>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d018      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a1e      	ldr	r2, [pc, #120]	; (800464c <HAL_TIM_Base_Start_IT+0xcc>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d013      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a1c      	ldr	r2, [pc, #112]	; (8004650 <HAL_TIM_Base_Start_IT+0xd0>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00e      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4a1b      	ldr	r2, [pc, #108]	; (8004654 <HAL_TIM_Base_Start_IT+0xd4>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d009      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a19      	ldr	r2, [pc, #100]	; (8004658 <HAL_TIM_Base_Start_IT+0xd8>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d004      	beq.n	8004600 <HAL_TIM_Base_Start_IT+0x80>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	4a18      	ldr	r2, [pc, #96]	; (800465c <HAL_TIM_Base_Start_IT+0xdc>)
 80045fc:	4293      	cmp	r3, r2
 80045fe:	d111      	bne.n	8004624 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	689b      	ldr	r3, [r3, #8]
 8004606:	f003 0307 	and.w	r3, r3, #7
 800460a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2b06      	cmp	r3, #6
 8004610:	d010      	beq.n	8004634 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	681a      	ldr	r2, [r3, #0]
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f042 0201 	orr.w	r2, r2, #1
 8004620:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004622:	e007      	b.n	8004634 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f042 0201 	orr.w	r2, r2, #1
 8004632:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004634:	2300      	movs	r3, #0
}
 8004636:	4618      	mov	r0, r3
 8004638:	3714      	adds	r7, #20
 800463a:	46bd      	mov	sp, r7
 800463c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004640:	4770      	bx	lr
 8004642:	bf00      	nop
 8004644:	40010000 	.word	0x40010000
 8004648:	40000400 	.word	0x40000400
 800464c:	40000800 	.word	0x40000800
 8004650:	40000c00 	.word	0x40000c00
 8004654:	40010400 	.word	0x40010400
 8004658:	40014000 	.word	0x40014000
 800465c:	40001800 	.word	0x40001800

08004660 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e041      	b.n	80046f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004678:	b2db      	uxtb	r3, r3
 800467a:	2b00      	cmp	r3, #0
 800467c:	d106      	bne.n	800468c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7fd f9c8 	bl	8001a1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2202      	movs	r2, #2
 8004690:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	3304      	adds	r3, #4
 800469c:	4619      	mov	r1, r3
 800469e:	4610      	mov	r0, r2
 80046a0:	f000 ff52 	bl	8005548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2201      	movs	r2, #1
 80046a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2201      	movs	r2, #1
 80046c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	2201      	movs	r2, #1
 80046c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2201      	movs	r2, #1
 80046d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2201      	movs	r2, #1
 80046e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2201      	movs	r2, #1
 80046e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80046f4:	2300      	movs	r3, #0
}
 80046f6:	4618      	mov	r0, r3
 80046f8:	3708      	adds	r7, #8
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}
	...

08004700 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004700:	b580      	push	{r7, lr}
 8004702:	b084      	sub	sp, #16
 8004704:	af00      	add	r7, sp, #0
 8004706:	6078      	str	r0, [r7, #4]
 8004708:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d109      	bne.n	8004724 <HAL_TIM_PWM_Start+0x24>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004716:	b2db      	uxtb	r3, r3
 8004718:	2b01      	cmp	r3, #1
 800471a:	bf14      	ite	ne
 800471c:	2301      	movne	r3, #1
 800471e:	2300      	moveq	r3, #0
 8004720:	b2db      	uxtb	r3, r3
 8004722:	e022      	b.n	800476a <HAL_TIM_PWM_Start+0x6a>
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	2b04      	cmp	r3, #4
 8004728:	d109      	bne.n	800473e <HAL_TIM_PWM_Start+0x3e>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004730:	b2db      	uxtb	r3, r3
 8004732:	2b01      	cmp	r3, #1
 8004734:	bf14      	ite	ne
 8004736:	2301      	movne	r3, #1
 8004738:	2300      	moveq	r3, #0
 800473a:	b2db      	uxtb	r3, r3
 800473c:	e015      	b.n	800476a <HAL_TIM_PWM_Start+0x6a>
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	2b08      	cmp	r3, #8
 8004742:	d109      	bne.n	8004758 <HAL_TIM_PWM_Start+0x58>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b01      	cmp	r3, #1
 800474e:	bf14      	ite	ne
 8004750:	2301      	movne	r3, #1
 8004752:	2300      	moveq	r3, #0
 8004754:	b2db      	uxtb	r3, r3
 8004756:	e008      	b.n	800476a <HAL_TIM_PWM_Start+0x6a>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800475e:	b2db      	uxtb	r3, r3
 8004760:	2b01      	cmp	r3, #1
 8004762:	bf14      	ite	ne
 8004764:	2301      	movne	r3, #1
 8004766:	2300      	moveq	r3, #0
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e07c      	b.n	800486c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d104      	bne.n	8004782 <HAL_TIM_PWM_Start+0x82>
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2202      	movs	r2, #2
 800477c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004780:	e013      	b.n	80047aa <HAL_TIM_PWM_Start+0xaa>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	2b04      	cmp	r3, #4
 8004786:	d104      	bne.n	8004792 <HAL_TIM_PWM_Start+0x92>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2202      	movs	r2, #2
 800478c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004790:	e00b      	b.n	80047aa <HAL_TIM_PWM_Start+0xaa>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b08      	cmp	r3, #8
 8004796:	d104      	bne.n	80047a2 <HAL_TIM_PWM_Start+0xa2>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2202      	movs	r2, #2
 800479c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047a0:	e003      	b.n	80047aa <HAL_TIM_PWM_Start+0xaa>
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2202      	movs	r2, #2
 80047a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2201      	movs	r2, #1
 80047b0:	6839      	ldr	r1, [r7, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f001 fadc 	bl	8005d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a2d      	ldr	r2, [pc, #180]	; (8004874 <HAL_TIM_PWM_Start+0x174>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d004      	beq.n	80047cc <HAL_TIM_PWM_Start+0xcc>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a2c      	ldr	r2, [pc, #176]	; (8004878 <HAL_TIM_PWM_Start+0x178>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d101      	bne.n	80047d0 <HAL_TIM_PWM_Start+0xd0>
 80047cc:	2301      	movs	r3, #1
 80047ce:	e000      	b.n	80047d2 <HAL_TIM_PWM_Start+0xd2>
 80047d0:	2300      	movs	r3, #0
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d007      	beq.n	80047e6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80047e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4a22      	ldr	r2, [pc, #136]	; (8004874 <HAL_TIM_PWM_Start+0x174>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d022      	beq.n	8004836 <HAL_TIM_PWM_Start+0x136>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047f8:	d01d      	beq.n	8004836 <HAL_TIM_PWM_Start+0x136>
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	4a1f      	ldr	r2, [pc, #124]	; (800487c <HAL_TIM_PWM_Start+0x17c>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d018      	beq.n	8004836 <HAL_TIM_PWM_Start+0x136>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	4a1d      	ldr	r2, [pc, #116]	; (8004880 <HAL_TIM_PWM_Start+0x180>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d013      	beq.n	8004836 <HAL_TIM_PWM_Start+0x136>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a1c      	ldr	r2, [pc, #112]	; (8004884 <HAL_TIM_PWM_Start+0x184>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d00e      	beq.n	8004836 <HAL_TIM_PWM_Start+0x136>
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a16      	ldr	r2, [pc, #88]	; (8004878 <HAL_TIM_PWM_Start+0x178>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d009      	beq.n	8004836 <HAL_TIM_PWM_Start+0x136>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a18      	ldr	r2, [pc, #96]	; (8004888 <HAL_TIM_PWM_Start+0x188>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d004      	beq.n	8004836 <HAL_TIM_PWM_Start+0x136>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a16      	ldr	r2, [pc, #88]	; (800488c <HAL_TIM_PWM_Start+0x18c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d111      	bne.n	800485a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	689b      	ldr	r3, [r3, #8]
 800483c:	f003 0307 	and.w	r3, r3, #7
 8004840:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2b06      	cmp	r3, #6
 8004846:	d010      	beq.n	800486a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f042 0201 	orr.w	r2, r2, #1
 8004856:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004858:	e007      	b.n	800486a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f042 0201 	orr.w	r2, r2, #1
 8004868:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800486a:	2300      	movs	r3, #0
}
 800486c:	4618      	mov	r0, r3
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40010000 	.word	0x40010000
 8004878:	40010400 	.word	0x40010400
 800487c:	40000400 	.word	0x40000400
 8004880:	40000800 	.word	0x40000800
 8004884:	40000c00 	.word	0x40000c00
 8004888:	40014000 	.word	0x40014000
 800488c:	40001800 	.word	0x40001800

08004890 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b086      	sub	sp, #24
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
 800489c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800489e:	2300      	movs	r3, #0
 80048a0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d109      	bne.n	80048bc <HAL_TIM_PWM_Start_DMA+0x2c>
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b02      	cmp	r3, #2
 80048b2:	bf0c      	ite	eq
 80048b4:	2301      	moveq	r3, #1
 80048b6:	2300      	movne	r3, #0
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	e022      	b.n	8004902 <HAL_TIM_PWM_Start_DMA+0x72>
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	2b04      	cmp	r3, #4
 80048c0:	d109      	bne.n	80048d6 <HAL_TIM_PWM_Start_DMA+0x46>
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	bf0c      	ite	eq
 80048ce:	2301      	moveq	r3, #1
 80048d0:	2300      	movne	r3, #0
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	e015      	b.n	8004902 <HAL_TIM_PWM_Start_DMA+0x72>
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d109      	bne.n	80048f0 <HAL_TIM_PWM_Start_DMA+0x60>
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	bf0c      	ite	eq
 80048e8:	2301      	moveq	r3, #1
 80048ea:	2300      	movne	r3, #0
 80048ec:	b2db      	uxtb	r3, r3
 80048ee:	e008      	b.n	8004902 <HAL_TIM_PWM_Start_DMA+0x72>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b02      	cmp	r3, #2
 80048fa:	bf0c      	ite	eq
 80048fc:	2301      	moveq	r3, #1
 80048fe:	2300      	movne	r3, #0
 8004900:	b2db      	uxtb	r3, r3
 8004902:	2b00      	cmp	r3, #0
 8004904:	d001      	beq.n	800490a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004906:	2302      	movs	r3, #2
 8004908:	e171      	b.n	8004bee <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d109      	bne.n	8004924 <HAL_TIM_PWM_Start_DMA+0x94>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	bf0c      	ite	eq
 800491c:	2301      	moveq	r3, #1
 800491e:	2300      	movne	r3, #0
 8004920:	b2db      	uxtb	r3, r3
 8004922:	e022      	b.n	800496a <HAL_TIM_PWM_Start_DMA+0xda>
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b04      	cmp	r3, #4
 8004928:	d109      	bne.n	800493e <HAL_TIM_PWM_Start_DMA+0xae>
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004930:	b2db      	uxtb	r3, r3
 8004932:	2b01      	cmp	r3, #1
 8004934:	bf0c      	ite	eq
 8004936:	2301      	moveq	r3, #1
 8004938:	2300      	movne	r3, #0
 800493a:	b2db      	uxtb	r3, r3
 800493c:	e015      	b.n	800496a <HAL_TIM_PWM_Start_DMA+0xda>
 800493e:	68bb      	ldr	r3, [r7, #8]
 8004940:	2b08      	cmp	r3, #8
 8004942:	d109      	bne.n	8004958 <HAL_TIM_PWM_Start_DMA+0xc8>
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800494a:	b2db      	uxtb	r3, r3
 800494c:	2b01      	cmp	r3, #1
 800494e:	bf0c      	ite	eq
 8004950:	2301      	moveq	r3, #1
 8004952:	2300      	movne	r3, #0
 8004954:	b2db      	uxtb	r3, r3
 8004956:	e008      	b.n	800496a <HAL_TIM_PWM_Start_DMA+0xda>
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800495e:	b2db      	uxtb	r3, r3
 8004960:	2b01      	cmp	r3, #1
 8004962:	bf0c      	ite	eq
 8004964:	2301      	moveq	r3, #1
 8004966:	2300      	movne	r3, #0
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d024      	beq.n	80049b8 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d104      	bne.n	800497e <HAL_TIM_PWM_Start_DMA+0xee>
 8004974:	887b      	ldrh	r3, [r7, #2]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d001      	beq.n	800497e <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
 800497c:	e137      	b.n	8004bee <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d104      	bne.n	800498e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	2202      	movs	r2, #2
 8004988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800498c:	e016      	b.n	80049bc <HAL_TIM_PWM_Start_DMA+0x12c>
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	2b04      	cmp	r3, #4
 8004992:	d104      	bne.n	800499e <HAL_TIM_PWM_Start_DMA+0x10e>
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2202      	movs	r2, #2
 8004998:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800499c:	e00e      	b.n	80049bc <HAL_TIM_PWM_Start_DMA+0x12c>
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	2b08      	cmp	r3, #8
 80049a2:	d104      	bne.n	80049ae <HAL_TIM_PWM_Start_DMA+0x11e>
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2202      	movs	r2, #2
 80049a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049ac:	e006      	b.n	80049bc <HAL_TIM_PWM_Start_DMA+0x12c>
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	2202      	movs	r2, #2
 80049b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80049b6:	e001      	b.n	80049bc <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80049b8:	2301      	movs	r3, #1
 80049ba:	e118      	b.n	8004bee <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b0c      	cmp	r3, #12
 80049c0:	f200 80ae 	bhi.w	8004b20 <HAL_TIM_PWM_Start_DMA+0x290>
 80049c4:	a201      	add	r2, pc, #4	; (adr r2, 80049cc <HAL_TIM_PWM_Start_DMA+0x13c>)
 80049c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049ca:	bf00      	nop
 80049cc:	08004a01 	.word	0x08004a01
 80049d0:	08004b21 	.word	0x08004b21
 80049d4:	08004b21 	.word	0x08004b21
 80049d8:	08004b21 	.word	0x08004b21
 80049dc:	08004a49 	.word	0x08004a49
 80049e0:	08004b21 	.word	0x08004b21
 80049e4:	08004b21 	.word	0x08004b21
 80049e8:	08004b21 	.word	0x08004b21
 80049ec:	08004a91 	.word	0x08004a91
 80049f0:	08004b21 	.word	0x08004b21
 80049f4:	08004b21 	.word	0x08004b21
 80049f8:	08004b21 	.word	0x08004b21
 80049fc:	08004ad9 	.word	0x08004ad9
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a04:	4a7c      	ldr	r2, [pc, #496]	; (8004bf8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004a06:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0c:	4a7b      	ldr	r2, [pc, #492]	; (8004bfc <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004a0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a14:	4a7a      	ldr	r2, [pc, #488]	; (8004c00 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004a16:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004a1c:	6879      	ldr	r1, [r7, #4]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	3334      	adds	r3, #52	; 0x34
 8004a24:	461a      	mov	r2, r3
 8004a26:	887b      	ldrh	r3, [r7, #2]
 8004a28:	f7fe fad6 	bl	8002fd8 <HAL_DMA_Start_IT>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d001      	beq.n	8004a36 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004a32:	2301      	movs	r3, #1
 8004a34:	e0db      	b.n	8004bee <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68da      	ldr	r2, [r3, #12]
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a44:	60da      	str	r2, [r3, #12]
      break;
 8004a46:	e06e      	b.n	8004b26 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4c:	4a6a      	ldr	r2, [pc, #424]	; (8004bf8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004a4e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a54:	4a69      	ldr	r2, [pc, #420]	; (8004bfc <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004a56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a5c:	4a68      	ldr	r2, [pc, #416]	; (8004c00 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004a5e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004a64:	6879      	ldr	r1, [r7, #4]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3338      	adds	r3, #56	; 0x38
 8004a6c:	461a      	mov	r2, r3
 8004a6e:	887b      	ldrh	r3, [r7, #2]
 8004a70:	f7fe fab2 	bl	8002fd8 <HAL_DMA_Start_IT>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e0b7      	b.n	8004bee <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68da      	ldr	r2, [r3, #12]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a8c:	60da      	str	r2, [r3, #12]
      break;
 8004a8e:	e04a      	b.n	8004b26 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a94:	4a58      	ldr	r2, [pc, #352]	; (8004bf8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004a96:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9c:	4a57      	ldr	r2, [pc, #348]	; (8004bfc <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004a9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa4:	4a56      	ldr	r2, [pc, #344]	; (8004c00 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004aa6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004aac:	6879      	ldr	r1, [r7, #4]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	333c      	adds	r3, #60	; 0x3c
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	887b      	ldrh	r3, [r7, #2]
 8004ab8:	f7fe fa8e 	bl	8002fd8 <HAL_DMA_Start_IT>
 8004abc:	4603      	mov	r3, r0
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d001      	beq.n	8004ac6 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e093      	b.n	8004bee <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ad4:	60da      	str	r2, [r3, #12]
      break;
 8004ad6:	e026      	b.n	8004b26 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004adc:	4a46      	ldr	r2, [pc, #280]	; (8004bf8 <HAL_TIM_PWM_Start_DMA+0x368>)
 8004ade:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ae4:	4a45      	ldr	r2, [pc, #276]	; (8004bfc <HAL_TIM_PWM_Start_DMA+0x36c>)
 8004ae6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004aec:	4a44      	ldr	r2, [pc, #272]	; (8004c00 <HAL_TIM_PWM_Start_DMA+0x370>)
 8004aee:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004af4:	6879      	ldr	r1, [r7, #4]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	3340      	adds	r3, #64	; 0x40
 8004afc:	461a      	mov	r2, r3
 8004afe:	887b      	ldrh	r3, [r7, #2]
 8004b00:	f7fe fa6a 	bl	8002fd8 <HAL_DMA_Start_IT>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d001      	beq.n	8004b0e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004b0a:	2301      	movs	r3, #1
 8004b0c:	e06f      	b.n	8004bee <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	68da      	ldr	r2, [r3, #12]
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b1c:	60da      	str	r2, [r3, #12]
      break;
 8004b1e:	e002      	b.n	8004b26 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	75fb      	strb	r3, [r7, #23]
      break;
 8004b24:	bf00      	nop
  }

  if (status == HAL_OK)
 8004b26:	7dfb      	ldrb	r3, [r7, #23]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d15f      	bne.n	8004bec <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2201      	movs	r2, #1
 8004b32:	68b9      	ldr	r1, [r7, #8]
 8004b34:	4618      	mov	r0, r3
 8004b36:	f001 f91b 	bl	8005d70 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a31      	ldr	r2, [pc, #196]	; (8004c04 <HAL_TIM_PWM_Start_DMA+0x374>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d004      	beq.n	8004b4e <HAL_TIM_PWM_Start_DMA+0x2be>
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a2f      	ldr	r2, [pc, #188]	; (8004c08 <HAL_TIM_PWM_Start_DMA+0x378>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d101      	bne.n	8004b52 <HAL_TIM_PWM_Start_DMA+0x2c2>
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e000      	b.n	8004b54 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8004b52:	2300      	movs	r3, #0
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d007      	beq.n	8004b68 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004b66:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a25      	ldr	r2, [pc, #148]	; (8004c04 <HAL_TIM_PWM_Start_DMA+0x374>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d022      	beq.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b7a:	d01d      	beq.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a22      	ldr	r2, [pc, #136]	; (8004c0c <HAL_TIM_PWM_Start_DMA+0x37c>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d018      	beq.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	4a21      	ldr	r2, [pc, #132]	; (8004c10 <HAL_TIM_PWM_Start_DMA+0x380>)
 8004b8c:	4293      	cmp	r3, r2
 8004b8e:	d013      	beq.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a1f      	ldr	r2, [pc, #124]	; (8004c14 <HAL_TIM_PWM_Start_DMA+0x384>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d00e      	beq.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a1a      	ldr	r2, [pc, #104]	; (8004c08 <HAL_TIM_PWM_Start_DMA+0x378>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d009      	beq.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a1b      	ldr	r2, [pc, #108]	; (8004c18 <HAL_TIM_PWM_Start_DMA+0x388>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d004      	beq.n	8004bb8 <HAL_TIM_PWM_Start_DMA+0x328>
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	4a1a      	ldr	r2, [pc, #104]	; (8004c1c <HAL_TIM_PWM_Start_DMA+0x38c>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d111      	bne.n	8004bdc <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	2b06      	cmp	r3, #6
 8004bc8:	d010      	beq.n	8004bec <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f042 0201 	orr.w	r2, r2, #1
 8004bd8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004bda:	e007      	b.n	8004bec <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	681a      	ldr	r2, [r3, #0]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f042 0201 	orr.w	r2, r2, #1
 8004bea:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004bec:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	3718      	adds	r7, #24
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	08005439 	.word	0x08005439
 8004bfc:	080054e1 	.word	0x080054e1
 8004c00:	080053a7 	.word	0x080053a7
 8004c04:	40010000 	.word	0x40010000
 8004c08:	40010400 	.word	0x40010400
 8004c0c:	40000400 	.word	0x40000400
 8004c10:	40000800 	.word	0x40000800
 8004c14:	40000c00 	.word	0x40000c00
 8004c18:	40014000 	.word	0x40014000
 8004c1c:	40001800 	.word	0x40001800

08004c20 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e041      	b.n	8004cb6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d106      	bne.n	8004c4c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004c46:	6878      	ldr	r0, [r7, #4]
 8004c48:	f000 f839 	bl	8004cbe <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2202      	movs	r2, #2
 8004c50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	3304      	adds	r3, #4
 8004c5c:	4619      	mov	r1, r3
 8004c5e:	4610      	mov	r0, r2
 8004c60:	f000 fc72 	bl	8005548 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	2201      	movs	r2, #1
 8004c68:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2201      	movs	r2, #1
 8004c70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2201      	movs	r2, #1
 8004c78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2201      	movs	r2, #1
 8004c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	2201      	movs	r2, #1
 8004c88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2201      	movs	r2, #1
 8004cb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cb4:	2300      	movs	r3, #0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3708      	adds	r7, #8
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004cbe:	b480      	push	{r7}
 8004cc0:	b083      	sub	sp, #12
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004cc6:	bf00      	nop
 8004cc8:	370c      	adds	r7, #12
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b082      	sub	sp, #8
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d122      	bne.n	8004d2e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68db      	ldr	r3, [r3, #12]
 8004cee:	f003 0302 	and.w	r3, r3, #2
 8004cf2:	2b02      	cmp	r3, #2
 8004cf4:	d11b      	bne.n	8004d2e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f06f 0202 	mvn.w	r2, #2
 8004cfe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	f003 0303 	and.w	r3, r3, #3
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d003      	beq.n	8004d1c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 fb14 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 8004d1a:	e005      	b.n	8004d28 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 fb06 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f000 fb17 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	691b      	ldr	r3, [r3, #16]
 8004d34:	f003 0304 	and.w	r3, r3, #4
 8004d38:	2b04      	cmp	r3, #4
 8004d3a:	d122      	bne.n	8004d82 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	68db      	ldr	r3, [r3, #12]
 8004d42:	f003 0304 	and.w	r3, r3, #4
 8004d46:	2b04      	cmp	r3, #4
 8004d48:	d11b      	bne.n	8004d82 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f06f 0204 	mvn.w	r2, #4
 8004d52:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2202      	movs	r2, #2
 8004d58:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d003      	beq.n	8004d70 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d68:	6878      	ldr	r0, [r7, #4]
 8004d6a:	f000 faea 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 8004d6e:	e005      	b.n	8004d7c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d70:	6878      	ldr	r0, [r7, #4]
 8004d72:	f000 fadc 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f000 faed 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	f003 0308 	and.w	r3, r3, #8
 8004d8c:	2b08      	cmp	r3, #8
 8004d8e:	d122      	bne.n	8004dd6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	68db      	ldr	r3, [r3, #12]
 8004d96:	f003 0308 	and.w	r3, r3, #8
 8004d9a:	2b08      	cmp	r3, #8
 8004d9c:	d11b      	bne.n	8004dd6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f06f 0208 	mvn.w	r2, #8
 8004da6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2204      	movs	r2, #4
 8004dac:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	f003 0303 	and.w	r3, r3, #3
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d003      	beq.n	8004dc4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 fac0 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 8004dc2:	e005      	b.n	8004dd0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 fab2 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f000 fac3 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	691b      	ldr	r3, [r3, #16]
 8004ddc:	f003 0310 	and.w	r3, r3, #16
 8004de0:	2b10      	cmp	r3, #16
 8004de2:	d122      	bne.n	8004e2a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68db      	ldr	r3, [r3, #12]
 8004dea:	f003 0310 	and.w	r3, r3, #16
 8004dee:	2b10      	cmp	r3, #16
 8004df0:	d11b      	bne.n	8004e2a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f06f 0210 	mvn.w	r2, #16
 8004dfa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2208      	movs	r2, #8
 8004e00:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	69db      	ldr	r3, [r3, #28]
 8004e08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d003      	beq.n	8004e18 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	f000 fa96 	bl	8005342 <HAL_TIM_IC_CaptureCallback>
 8004e16:	e005      	b.n	8004e24 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e18:	6878      	ldr	r0, [r7, #4]
 8004e1a:	f000 fa88 	bl	800532e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fa99 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	f003 0301 	and.w	r3, r3, #1
 8004e34:	2b01      	cmp	r3, #1
 8004e36:	d10e      	bne.n	8004e56 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	f003 0301 	and.w	r3, r3, #1
 8004e42:	2b01      	cmp	r3, #1
 8004e44:	d107      	bne.n	8004e56 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f06f 0201 	mvn.w	r2, #1
 8004e4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7fc fa19 	bl	8001288 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	691b      	ldr	r3, [r3, #16]
 8004e5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e60:	2b80      	cmp	r3, #128	; 0x80
 8004e62:	d10e      	bne.n	8004e82 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e6e:	2b80      	cmp	r3, #128	; 0x80
 8004e70:	d107      	bne.n	8004e82 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004e7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f001 f875 	bl	8005f6c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	691b      	ldr	r3, [r3, #16]
 8004e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e8c:	2b40      	cmp	r3, #64	; 0x40
 8004e8e:	d10e      	bne.n	8004eae <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e9a:	2b40      	cmp	r3, #64	; 0x40
 8004e9c:	d107      	bne.n	8004eae <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f000 fa68 	bl	800537e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	691b      	ldr	r3, [r3, #16]
 8004eb4:	f003 0320 	and.w	r3, r3, #32
 8004eb8:	2b20      	cmp	r3, #32
 8004eba:	d10e      	bne.n	8004eda <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	68db      	ldr	r3, [r3, #12]
 8004ec2:	f003 0320 	and.w	r3, r3, #32
 8004ec6:	2b20      	cmp	r3, #32
 8004ec8:	d107      	bne.n	8004eda <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f06f 0220 	mvn.w	r2, #32
 8004ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	f001 f83f 	bl	8005f58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004eda:	bf00      	nop
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}

08004ee2 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004ee2:	b580      	push	{r7, lr}
 8004ee4:	b086      	sub	sp, #24
 8004ee6:	af00      	add	r7, sp, #0
 8004ee8:	60f8      	str	r0, [r7, #12]
 8004eea:	60b9      	str	r1, [r7, #8]
 8004eec:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ef8:	2b01      	cmp	r3, #1
 8004efa:	d101      	bne.n	8004f00 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004efc:	2302      	movs	r3, #2
 8004efe:	e088      	b.n	8005012 <HAL_TIM_IC_ConfigChannel+0x130>
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2201      	movs	r2, #1
 8004f04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d11b      	bne.n	8004f46 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6818      	ldr	r0, [r3, #0]
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	6819      	ldr	r1, [r3, #0]
 8004f16:	68bb      	ldr	r3, [r7, #8]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	68db      	ldr	r3, [r3, #12]
 8004f1e:	f000 fd63 	bl	80059e8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	699a      	ldr	r2, [r3, #24]
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f022 020c 	bic.w	r2, r2, #12
 8004f30:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	6999      	ldr	r1, [r3, #24]
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	689a      	ldr	r2, [r3, #8]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	619a      	str	r2, [r3, #24]
 8004f44:	e060      	b.n	8005008 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	2b04      	cmp	r3, #4
 8004f4a:	d11c      	bne.n	8004f86 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6818      	ldr	r0, [r3, #0]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	6819      	ldr	r1, [r3, #0]
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	685a      	ldr	r2, [r3, #4]
 8004f58:	68bb      	ldr	r3, [r7, #8]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f000 fde7 	bl	8005b2e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	699a      	ldr	r2, [r3, #24]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004f6e:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	6999      	ldr	r1, [r3, #24]
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	021a      	lsls	r2, r3, #8
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	430a      	orrs	r2, r1
 8004f82:	619a      	str	r2, [r3, #24]
 8004f84:	e040      	b.n	8005008 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d11b      	bne.n	8004fc4 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	6818      	ldr	r0, [r3, #0]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	6819      	ldr	r1, [r3, #0]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	685a      	ldr	r2, [r3, #4]
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f000 fe34 	bl	8005c08 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	69da      	ldr	r2, [r3, #28]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f022 020c 	bic.w	r2, r2, #12
 8004fae:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	69d9      	ldr	r1, [r3, #28]
 8004fb6:	68bb      	ldr	r3, [r7, #8]
 8004fb8:	689a      	ldr	r2, [r3, #8]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	430a      	orrs	r2, r1
 8004fc0:	61da      	str	r2, [r3, #28]
 8004fc2:	e021      	b.n	8005008 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2b0c      	cmp	r3, #12
 8004fc8:	d11c      	bne.n	8005004 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	6818      	ldr	r0, [r3, #0]
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	6819      	ldr	r1, [r3, #0]
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	685a      	ldr	r2, [r3, #4]
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f000 fe51 	bl	8005c80 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	69da      	ldr	r2, [r3, #28]
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004fec:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	69d9      	ldr	r1, [r3, #28]
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	021a      	lsls	r2, r3, #8
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	430a      	orrs	r2, r1
 8005000:	61da      	str	r2, [r3, #28]
 8005002:	e001      	b.n	8005008 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005010:	7dfb      	ldrb	r3, [r7, #23]
}
 8005012:	4618      	mov	r0, r3
 8005014:	3718      	adds	r7, #24
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}
	...

0800501c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b086      	sub	sp, #24
 8005020:	af00      	add	r7, sp, #0
 8005022:	60f8      	str	r0, [r7, #12]
 8005024:	60b9      	str	r1, [r7, #8]
 8005026:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005028:	2300      	movs	r3, #0
 800502a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005032:	2b01      	cmp	r3, #1
 8005034:	d101      	bne.n	800503a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005036:	2302      	movs	r3, #2
 8005038:	e0ae      	b.n	8005198 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2201      	movs	r2, #1
 800503e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2b0c      	cmp	r3, #12
 8005046:	f200 809f 	bhi.w	8005188 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800504a:	a201      	add	r2, pc, #4	; (adr r2, 8005050 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800504c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005050:	08005085 	.word	0x08005085
 8005054:	08005189 	.word	0x08005189
 8005058:	08005189 	.word	0x08005189
 800505c:	08005189 	.word	0x08005189
 8005060:	080050c5 	.word	0x080050c5
 8005064:	08005189 	.word	0x08005189
 8005068:	08005189 	.word	0x08005189
 800506c:	08005189 	.word	0x08005189
 8005070:	08005107 	.word	0x08005107
 8005074:	08005189 	.word	0x08005189
 8005078:	08005189 	.word	0x08005189
 800507c:	08005189 	.word	0x08005189
 8005080:	08005147 	.word	0x08005147
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	68b9      	ldr	r1, [r7, #8]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fafc 	bl	8005688 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	699a      	ldr	r2, [r3, #24]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f042 0208 	orr.w	r2, r2, #8
 800509e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	699a      	ldr	r2, [r3, #24]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f022 0204 	bic.w	r2, r2, #4
 80050ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6999      	ldr	r1, [r3, #24]
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	691a      	ldr	r2, [r3, #16]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	619a      	str	r2, [r3, #24]
      break;
 80050c2:	e064      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	68b9      	ldr	r1, [r7, #8]
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 fb4c 	bl	8005768 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	699a      	ldr	r2, [r3, #24]
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80050de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	699a      	ldr	r2, [r3, #24]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80050ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6999      	ldr	r1, [r3, #24]
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	691b      	ldr	r3, [r3, #16]
 80050fa:	021a      	lsls	r2, r3, #8
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	430a      	orrs	r2, r1
 8005102:	619a      	str	r2, [r3, #24]
      break;
 8005104:	e043      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	68b9      	ldr	r1, [r7, #8]
 800510c:	4618      	mov	r0, r3
 800510e:	f000 fba1 	bl	8005854 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	69da      	ldr	r2, [r3, #28]
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f042 0208 	orr.w	r2, r2, #8
 8005120:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	69da      	ldr	r2, [r3, #28]
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f022 0204 	bic.w	r2, r2, #4
 8005130:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	69d9      	ldr	r1, [r3, #28]
 8005138:	68bb      	ldr	r3, [r7, #8]
 800513a:	691a      	ldr	r2, [r3, #16]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	430a      	orrs	r2, r1
 8005142:	61da      	str	r2, [r3, #28]
      break;
 8005144:	e023      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68b9      	ldr	r1, [r7, #8]
 800514c:	4618      	mov	r0, r3
 800514e:	f000 fbf5 	bl	800593c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	69da      	ldr	r2, [r3, #28]
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005160:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	69da      	ldr	r2, [r3, #28]
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005170:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	69d9      	ldr	r1, [r3, #28]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	691b      	ldr	r3, [r3, #16]
 800517c:	021a      	lsls	r2, r3, #8
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	430a      	orrs	r2, r1
 8005184:	61da      	str	r2, [r3, #28]
      break;
 8005186:	e002      	b.n	800518e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	75fb      	strb	r3, [r7, #23]
      break;
 800518c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005196:	7dfb      	ldrb	r3, [r7, #23]
}
 8005198:	4618      	mov	r0, r3
 800519a:	3718      	adds	r7, #24
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
 80051a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80051aa:	2300      	movs	r3, #0
 80051ac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051b4:	2b01      	cmp	r3, #1
 80051b6:	d101      	bne.n	80051bc <HAL_TIM_ConfigClockSource+0x1c>
 80051b8:	2302      	movs	r3, #2
 80051ba:	e0b4      	b.n	8005326 <HAL_TIM_ConfigClockSource+0x186>
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2202      	movs	r2, #2
 80051c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051dc:	68bb      	ldr	r3, [r7, #8]
 80051de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051f4:	d03e      	beq.n	8005274 <HAL_TIM_ConfigClockSource+0xd4>
 80051f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80051fa:	f200 8087 	bhi.w	800530c <HAL_TIM_ConfigClockSource+0x16c>
 80051fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005202:	f000 8086 	beq.w	8005312 <HAL_TIM_ConfigClockSource+0x172>
 8005206:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800520a:	d87f      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800520c:	2b70      	cmp	r3, #112	; 0x70
 800520e:	d01a      	beq.n	8005246 <HAL_TIM_ConfigClockSource+0xa6>
 8005210:	2b70      	cmp	r3, #112	; 0x70
 8005212:	d87b      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005214:	2b60      	cmp	r3, #96	; 0x60
 8005216:	d050      	beq.n	80052ba <HAL_TIM_ConfigClockSource+0x11a>
 8005218:	2b60      	cmp	r3, #96	; 0x60
 800521a:	d877      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800521c:	2b50      	cmp	r3, #80	; 0x50
 800521e:	d03c      	beq.n	800529a <HAL_TIM_ConfigClockSource+0xfa>
 8005220:	2b50      	cmp	r3, #80	; 0x50
 8005222:	d873      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005224:	2b40      	cmp	r3, #64	; 0x40
 8005226:	d058      	beq.n	80052da <HAL_TIM_ConfigClockSource+0x13a>
 8005228:	2b40      	cmp	r3, #64	; 0x40
 800522a:	d86f      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800522c:	2b30      	cmp	r3, #48	; 0x30
 800522e:	d064      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005230:	2b30      	cmp	r3, #48	; 0x30
 8005232:	d86b      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 8005234:	2b20      	cmp	r3, #32
 8005236:	d060      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005238:	2b20      	cmp	r3, #32
 800523a:	d867      	bhi.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
 800523c:	2b00      	cmp	r3, #0
 800523e:	d05c      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005240:	2b10      	cmp	r3, #16
 8005242:	d05a      	beq.n	80052fa <HAL_TIM_ConfigClockSource+0x15a>
 8005244:	e062      	b.n	800530c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6818      	ldr	r0, [r3, #0]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	6899      	ldr	r1, [r3, #8]
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	68db      	ldr	r3, [r3, #12]
 8005256:	f000 fd6b 	bl	8005d30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	689b      	ldr	r3, [r3, #8]
 8005260:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005268:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	609a      	str	r2, [r3, #8]
      break;
 8005272:	e04f      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6818      	ldr	r0, [r3, #0]
 8005278:	683b      	ldr	r3, [r7, #0]
 800527a:	6899      	ldr	r1, [r3, #8]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	f000 fd54 	bl	8005d30 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	689a      	ldr	r2, [r3, #8]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005296:	609a      	str	r2, [r3, #8]
      break;
 8005298:	e03c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6818      	ldr	r0, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	6859      	ldr	r1, [r3, #4]
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	461a      	mov	r2, r3
 80052a8:	f000 fc12 	bl	8005ad0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2150      	movs	r1, #80	; 0x50
 80052b2:	4618      	mov	r0, r3
 80052b4:	f000 fd21 	bl	8005cfa <TIM_ITRx_SetConfig>
      break;
 80052b8:	e02c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6818      	ldr	r0, [r3, #0]
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	6859      	ldr	r1, [r3, #4]
 80052c2:	683b      	ldr	r3, [r7, #0]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	461a      	mov	r2, r3
 80052c8:	f000 fc6e 	bl	8005ba8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	2160      	movs	r1, #96	; 0x60
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 fd11 	bl	8005cfa <TIM_ITRx_SetConfig>
      break;
 80052d8:	e01c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6818      	ldr	r0, [r3, #0]
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	6859      	ldr	r1, [r3, #4]
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	461a      	mov	r2, r3
 80052e8:	f000 fbf2 	bl	8005ad0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	2140      	movs	r1, #64	; 0x40
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 fd01 	bl	8005cfa <TIM_ITRx_SetConfig>
      break;
 80052f8:	e00c      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681a      	ldr	r2, [r3, #0]
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4619      	mov	r1, r3
 8005304:	4610      	mov	r0, r2
 8005306:	f000 fcf8 	bl	8005cfa <TIM_ITRx_SetConfig>
      break;
 800530a:	e003      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	73fb      	strb	r3, [r7, #15]
      break;
 8005310:	e000      	b.n	8005314 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005312:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005324:	7bfb      	ldrb	r3, [r7, #15]
}
 8005326:	4618      	mov	r0, r3
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800532e:	b480      	push	{r7}
 8005330:	b083      	sub	sp, #12
 8005332:	af00      	add	r7, sp, #0
 8005334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005336:	bf00      	nop
 8005338:	370c      	adds	r7, #12
 800533a:	46bd      	mov	sp, r7
 800533c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005340:	4770      	bx	lr

08005342 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005342:	b480      	push	{r7}
 8005344:	b083      	sub	sp, #12
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800534a:	bf00      	nop
 800534c:	370c      	adds	r7, #12
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005356:	b480      	push	{r7}
 8005358:	b083      	sub	sp, #12
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005372:	bf00      	nop
 8005374:	370c      	adds	r7, #12
 8005376:	46bd      	mov	sp, r7
 8005378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800537c:	4770      	bx	lr

0800537e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800537e:	b480      	push	{r7}
 8005380:	b083      	sub	sp, #12
 8005382:	af00      	add	r7, sp, #0
 8005384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005386:	bf00      	nop
 8005388:	370c      	adds	r7, #12
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr

08005392 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8005392:	b480      	push	{r7}
 8005394:	b083      	sub	sp, #12
 8005396:	af00      	add	r7, sp, #0
 8005398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800539a:	bf00      	nop
 800539c:	370c      	adds	r7, #12
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr

080053a6 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80053a6:	b580      	push	{r7, lr}
 80053a8:	b084      	sub	sp, #16
 80053aa:	af00      	add	r7, sp, #0
 80053ac:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b2:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053b8:	687a      	ldr	r2, [r7, #4]
 80053ba:	429a      	cmp	r2, r3
 80053bc:	d107      	bne.n	80053ce <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	2201      	movs	r2, #1
 80053c2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	2201      	movs	r2, #1
 80053c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80053cc:	e02a      	b.n	8005424 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d107      	bne.n	80053e8 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2202      	movs	r2, #2
 80053dc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2201      	movs	r2, #1
 80053e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80053e6:	e01d      	b.n	8005424 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ec:	687a      	ldr	r2, [r7, #4]
 80053ee:	429a      	cmp	r2, r3
 80053f0:	d107      	bne.n	8005402 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2204      	movs	r2, #4
 80053f6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005400:	e010      	b.n	8005424 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	429a      	cmp	r2, r3
 800540a:	d107      	bne.n	800541c <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2208      	movs	r2, #8
 8005410:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	2201      	movs	r2, #1
 8005416:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800541a:	e003      	b.n	8005424 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f7ff ffb4 	bl	8005392 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	771a      	strb	r2, [r3, #28]
}
 8005430:	bf00      	nop
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b084      	sub	sp, #16
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005444:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	429a      	cmp	r2, r3
 800544e:	d10b      	bne.n	8005468 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2201      	movs	r2, #1
 8005454:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d136      	bne.n	80054cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2201      	movs	r2, #1
 8005462:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005466:	e031      	b.n	80054cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546c:	687a      	ldr	r2, [r7, #4]
 800546e:	429a      	cmp	r2, r3
 8005470:	d10b      	bne.n	800548a <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2202      	movs	r2, #2
 8005476:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	69db      	ldr	r3, [r3, #28]
 800547c:	2b00      	cmp	r3, #0
 800547e:	d125      	bne.n	80054cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2201      	movs	r2, #1
 8005484:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005488:	e020      	b.n	80054cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	429a      	cmp	r2, r3
 8005492:	d10b      	bne.n	80054ac <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2204      	movs	r2, #4
 8005498:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d114      	bne.n	80054cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2201      	movs	r2, #1
 80054a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80054aa:	e00f      	b.n	80054cc <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d10a      	bne.n	80054cc <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2208      	movs	r2, #8
 80054ba:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d103      	bne.n	80054cc <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	2201      	movs	r2, #1
 80054c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f7ff ff42 	bl	8005356 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2200      	movs	r2, #0
 80054d6:	771a      	strb	r2, [r3, #28]
}
 80054d8:	bf00      	nop
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}

080054e0 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	b084      	sub	sp, #16
 80054e4:	af00      	add	r7, sp, #0
 80054e6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f2:	687a      	ldr	r2, [r7, #4]
 80054f4:	429a      	cmp	r2, r3
 80054f6:	d103      	bne.n	8005500 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	2201      	movs	r2, #1
 80054fc:	771a      	strb	r2, [r3, #28]
 80054fe:	e019      	b.n	8005534 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	429a      	cmp	r2, r3
 8005508:	d103      	bne.n	8005512 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	2202      	movs	r2, #2
 800550e:	771a      	strb	r2, [r3, #28]
 8005510:	e010      	b.n	8005534 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	429a      	cmp	r2, r3
 800551a:	d103      	bne.n	8005524 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2204      	movs	r2, #4
 8005520:	771a      	strb	r2, [r3, #28]
 8005522:	e007      	b.n	8005534 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005528:	687a      	ldr	r2, [r7, #4]
 800552a:	429a      	cmp	r2, r3
 800552c:	d102      	bne.n	8005534 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	2208      	movs	r2, #8
 8005532:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f7ff ff18 	bl	800536a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	2200      	movs	r2, #0
 800553e:	771a      	strb	r2, [r3, #28]
}
 8005540:	bf00      	nop
 8005542:	3710      	adds	r7, #16
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}

08005548 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005548:	b480      	push	{r7}
 800554a:	b085      	sub	sp, #20
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
 8005550:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	4a40      	ldr	r2, [pc, #256]	; (800565c <TIM_Base_SetConfig+0x114>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d013      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005566:	d00f      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	4a3d      	ldr	r2, [pc, #244]	; (8005660 <TIM_Base_SetConfig+0x118>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d00b      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	4a3c      	ldr	r2, [pc, #240]	; (8005664 <TIM_Base_SetConfig+0x11c>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d007      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a3b      	ldr	r2, [pc, #236]	; (8005668 <TIM_Base_SetConfig+0x120>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d003      	beq.n	8005588 <TIM_Base_SetConfig+0x40>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	4a3a      	ldr	r2, [pc, #232]	; (800566c <TIM_Base_SetConfig+0x124>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d108      	bne.n	800559a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800558e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	4313      	orrs	r3, r2
 8005598:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a2f      	ldr	r2, [pc, #188]	; (800565c <TIM_Base_SetConfig+0x114>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d02b      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a8:	d027      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	4a2c      	ldr	r2, [pc, #176]	; (8005660 <TIM_Base_SetConfig+0x118>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d023      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	4a2b      	ldr	r2, [pc, #172]	; (8005664 <TIM_Base_SetConfig+0x11c>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d01f      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	4a2a      	ldr	r2, [pc, #168]	; (8005668 <TIM_Base_SetConfig+0x120>)
 80055be:	4293      	cmp	r3, r2
 80055c0:	d01b      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	4a29      	ldr	r2, [pc, #164]	; (800566c <TIM_Base_SetConfig+0x124>)
 80055c6:	4293      	cmp	r3, r2
 80055c8:	d017      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a28      	ldr	r2, [pc, #160]	; (8005670 <TIM_Base_SetConfig+0x128>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d013      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a27      	ldr	r2, [pc, #156]	; (8005674 <TIM_Base_SetConfig+0x12c>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d00f      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a26      	ldr	r2, [pc, #152]	; (8005678 <TIM_Base_SetConfig+0x130>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d00b      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a25      	ldr	r2, [pc, #148]	; (800567c <TIM_Base_SetConfig+0x134>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d007      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a24      	ldr	r2, [pc, #144]	; (8005680 <TIM_Base_SetConfig+0x138>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d003      	beq.n	80055fa <TIM_Base_SetConfig+0xb2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a23      	ldr	r2, [pc, #140]	; (8005684 <TIM_Base_SetConfig+0x13c>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d108      	bne.n	800560c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005600:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	68fa      	ldr	r2, [r7, #12]
 8005608:	4313      	orrs	r3, r2
 800560a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68fa      	ldr	r2, [r7, #12]
 800561e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	681a      	ldr	r2, [r3, #0]
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	4a0a      	ldr	r2, [pc, #40]	; (800565c <TIM_Base_SetConfig+0x114>)
 8005634:	4293      	cmp	r3, r2
 8005636:	d003      	beq.n	8005640 <TIM_Base_SetConfig+0xf8>
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	4a0c      	ldr	r2, [pc, #48]	; (800566c <TIM_Base_SetConfig+0x124>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d103      	bne.n	8005648 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	691a      	ldr	r2, [r3, #16]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	615a      	str	r2, [r3, #20]
}
 800564e:	bf00      	nop
 8005650:	3714      	adds	r7, #20
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
 800565a:	bf00      	nop
 800565c:	40010000 	.word	0x40010000
 8005660:	40000400 	.word	0x40000400
 8005664:	40000800 	.word	0x40000800
 8005668:	40000c00 	.word	0x40000c00
 800566c:	40010400 	.word	0x40010400
 8005670:	40014000 	.word	0x40014000
 8005674:	40014400 	.word	0x40014400
 8005678:	40014800 	.word	0x40014800
 800567c:	40001800 	.word	0x40001800
 8005680:	40001c00 	.word	0x40001c00
 8005684:	40002000 	.word	0x40002000

08005688 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005688:	b480      	push	{r7}
 800568a:	b087      	sub	sp, #28
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	f023 0201 	bic.w	r2, r3, #1
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a1b      	ldr	r3, [r3, #32]
 80056a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	699b      	ldr	r3, [r3, #24]
 80056ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f023 0303 	bic.w	r3, r3, #3
 80056be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68fa      	ldr	r2, [r7, #12]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f023 0302 	bic.w	r3, r3, #2
 80056d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	4313      	orrs	r3, r2
 80056da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a20      	ldr	r2, [pc, #128]	; (8005760 <TIM_OC1_SetConfig+0xd8>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d003      	beq.n	80056ec <TIM_OC1_SetConfig+0x64>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a1f      	ldr	r2, [pc, #124]	; (8005764 <TIM_OC1_SetConfig+0xdc>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d10c      	bne.n	8005706 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f023 0308 	bic.w	r3, r3, #8
 80056f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f023 0304 	bic.w	r3, r3, #4
 8005704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	4a15      	ldr	r2, [pc, #84]	; (8005760 <TIM_OC1_SetConfig+0xd8>)
 800570a:	4293      	cmp	r3, r2
 800570c:	d003      	beq.n	8005716 <TIM_OC1_SetConfig+0x8e>
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	4a14      	ldr	r2, [pc, #80]	; (8005764 <TIM_OC1_SetConfig+0xdc>)
 8005712:	4293      	cmp	r3, r2
 8005714:	d111      	bne.n	800573a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800571c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800571e:	693b      	ldr	r3, [r7, #16]
 8005720:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005724:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	4313      	orrs	r3, r2
 800572e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	693a      	ldr	r2, [r7, #16]
 8005736:	4313      	orrs	r3, r2
 8005738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	68fa      	ldr	r2, [r7, #12]
 8005744:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	685a      	ldr	r2, [r3, #4]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	697a      	ldr	r2, [r7, #20]
 8005752:	621a      	str	r2, [r3, #32]
}
 8005754:	bf00      	nop
 8005756:	371c      	adds	r7, #28
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr
 8005760:	40010000 	.word	0x40010000
 8005764:	40010400 	.word	0x40010400

08005768 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005768:	b480      	push	{r7}
 800576a:	b087      	sub	sp, #28
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a1b      	ldr	r3, [r3, #32]
 8005776:	f023 0210 	bic.w	r2, r3, #16
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a1b      	ldr	r3, [r3, #32]
 8005782:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	699b      	ldr	r3, [r3, #24]
 800578e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800579e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	021b      	lsls	r3, r3, #8
 80057a6:	68fa      	ldr	r2, [r7, #12]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057ac:	697b      	ldr	r3, [r7, #20]
 80057ae:	f023 0320 	bic.w	r3, r3, #32
 80057b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	011b      	lsls	r3, r3, #4
 80057ba:	697a      	ldr	r2, [r7, #20]
 80057bc:	4313      	orrs	r3, r2
 80057be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	4a22      	ldr	r2, [pc, #136]	; (800584c <TIM_OC2_SetConfig+0xe4>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d003      	beq.n	80057d0 <TIM_OC2_SetConfig+0x68>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a21      	ldr	r2, [pc, #132]	; (8005850 <TIM_OC2_SetConfig+0xe8>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d10d      	bne.n	80057ec <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80057ea:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	4a17      	ldr	r2, [pc, #92]	; (800584c <TIM_OC2_SetConfig+0xe4>)
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d003      	beq.n	80057fc <TIM_OC2_SetConfig+0x94>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	4a16      	ldr	r2, [pc, #88]	; (8005850 <TIM_OC2_SetConfig+0xe8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d113      	bne.n	8005824 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005802:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800580a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	695b      	ldr	r3, [r3, #20]
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	4313      	orrs	r3, r2
 8005816:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	009b      	lsls	r3, r3, #2
 800581e:	693a      	ldr	r2, [r7, #16]
 8005820:	4313      	orrs	r3, r2
 8005822:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	68fa      	ldr	r2, [r7, #12]
 800582e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	697a      	ldr	r2, [r7, #20]
 800583c:	621a      	str	r2, [r3, #32]
}
 800583e:	bf00      	nop
 8005840:	371c      	adds	r7, #28
 8005842:	46bd      	mov	sp, r7
 8005844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005848:	4770      	bx	lr
 800584a:	bf00      	nop
 800584c:	40010000 	.word	0x40010000
 8005850:	40010400 	.word	0x40010400

08005854 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005854:	b480      	push	{r7}
 8005856:	b087      	sub	sp, #28
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
 800585c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a1b      	ldr	r3, [r3, #32]
 8005862:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a1b      	ldr	r3, [r3, #32]
 800586e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	69db      	ldr	r3, [r3, #28]
 800587a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f023 0303 	bic.w	r3, r3, #3
 800588a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	4313      	orrs	r3, r2
 8005894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800589c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	021b      	lsls	r3, r3, #8
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	4313      	orrs	r3, r2
 80058a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	4a21      	ldr	r2, [pc, #132]	; (8005934 <TIM_OC3_SetConfig+0xe0>)
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d003      	beq.n	80058ba <TIM_OC3_SetConfig+0x66>
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	4a20      	ldr	r2, [pc, #128]	; (8005938 <TIM_OC3_SetConfig+0xe4>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d10d      	bne.n	80058d6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058c0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	021b      	lsls	r3, r3, #8
 80058c8:	697a      	ldr	r2, [r7, #20]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80058d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	4a16      	ldr	r2, [pc, #88]	; (8005934 <TIM_OC3_SetConfig+0xe0>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d003      	beq.n	80058e6 <TIM_OC3_SetConfig+0x92>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	4a15      	ldr	r2, [pc, #84]	; (8005938 <TIM_OC3_SetConfig+0xe4>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d113      	bne.n	800590e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80058ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80058f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	695b      	ldr	r3, [r3, #20]
 80058fa:	011b      	lsls	r3, r3, #4
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4313      	orrs	r3, r2
 8005900:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	011b      	lsls	r3, r3, #4
 8005908:	693a      	ldr	r2, [r7, #16]
 800590a:	4313      	orrs	r3, r2
 800590c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	693a      	ldr	r2, [r7, #16]
 8005912:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68fa      	ldr	r2, [r7, #12]
 8005918:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	685a      	ldr	r2, [r3, #4]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	697a      	ldr	r2, [r7, #20]
 8005926:	621a      	str	r2, [r3, #32]
}
 8005928:	bf00      	nop
 800592a:	371c      	adds	r7, #28
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	40010000 	.word	0x40010000
 8005938:	40010400 	.word	0x40010400

0800593c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800593c:	b480      	push	{r7}
 800593e:	b087      	sub	sp, #28
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a1b      	ldr	r3, [r3, #32]
 8005956:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	69db      	ldr	r3, [r3, #28]
 8005962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800596a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005972:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	021b      	lsls	r3, r3, #8
 800597a:	68fa      	ldr	r2, [r7, #12]
 800597c:	4313      	orrs	r3, r2
 800597e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005986:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	031b      	lsls	r3, r3, #12
 800598e:	693a      	ldr	r2, [r7, #16]
 8005990:	4313      	orrs	r3, r2
 8005992:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	4a12      	ldr	r2, [pc, #72]	; (80059e0 <TIM_OC4_SetConfig+0xa4>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d003      	beq.n	80059a4 <TIM_OC4_SetConfig+0x68>
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	4a11      	ldr	r2, [pc, #68]	; (80059e4 <TIM_OC4_SetConfig+0xa8>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d109      	bne.n	80059b8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059a4:	697b      	ldr	r3, [r7, #20]
 80059a6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80059aa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	695b      	ldr	r3, [r3, #20]
 80059b0:	019b      	lsls	r3, r3, #6
 80059b2:	697a      	ldr	r2, [r7, #20]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	68fa      	ldr	r2, [r7, #12]
 80059c2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	685a      	ldr	r2, [r3, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	693a      	ldr	r2, [r7, #16]
 80059d0:	621a      	str	r2, [r3, #32]
}
 80059d2:	bf00      	nop
 80059d4:	371c      	adds	r7, #28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	40010000 	.word	0x40010000
 80059e4:	40010400 	.word	0x40010400

080059e8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b087      	sub	sp, #28
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
 80059f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6a1b      	ldr	r3, [r3, #32]
 80059fa:	f023 0201 	bic.w	r2, r3, #1
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	6a1b      	ldr	r3, [r3, #32]
 8005a0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	4a28      	ldr	r2, [pc, #160]	; (8005ab4 <TIM_TI1_SetConfig+0xcc>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d01b      	beq.n	8005a4e <TIM_TI1_SetConfig+0x66>
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a1c:	d017      	beq.n	8005a4e <TIM_TI1_SetConfig+0x66>
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	4a25      	ldr	r2, [pc, #148]	; (8005ab8 <TIM_TI1_SetConfig+0xd0>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d013      	beq.n	8005a4e <TIM_TI1_SetConfig+0x66>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	4a24      	ldr	r2, [pc, #144]	; (8005abc <TIM_TI1_SetConfig+0xd4>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d00f      	beq.n	8005a4e <TIM_TI1_SetConfig+0x66>
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	4a23      	ldr	r2, [pc, #140]	; (8005ac0 <TIM_TI1_SetConfig+0xd8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d00b      	beq.n	8005a4e <TIM_TI1_SetConfig+0x66>
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	4a22      	ldr	r2, [pc, #136]	; (8005ac4 <TIM_TI1_SetConfig+0xdc>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d007      	beq.n	8005a4e <TIM_TI1_SetConfig+0x66>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	4a21      	ldr	r2, [pc, #132]	; (8005ac8 <TIM_TI1_SetConfig+0xe0>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d003      	beq.n	8005a4e <TIM_TI1_SetConfig+0x66>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	4a20      	ldr	r2, [pc, #128]	; (8005acc <TIM_TI1_SetConfig+0xe4>)
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	d101      	bne.n	8005a52 <TIM_TI1_SetConfig+0x6a>
 8005a4e:	2301      	movs	r3, #1
 8005a50:	e000      	b.n	8005a54 <TIM_TI1_SetConfig+0x6c>
 8005a52:	2300      	movs	r3, #0
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d008      	beq.n	8005a6a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	f023 0303 	bic.w	r3, r3, #3
 8005a5e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	4313      	orrs	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]
 8005a68:	e003      	b.n	8005a72 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005a6a:	697b      	ldr	r3, [r7, #20]
 8005a6c:	f043 0301 	orr.w	r3, r3, #1
 8005a70:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005a78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	011b      	lsls	r3, r3, #4
 8005a7e:	b2db      	uxtb	r3, r3
 8005a80:	697a      	ldr	r2, [r7, #20]
 8005a82:	4313      	orrs	r3, r2
 8005a84:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	f023 030a 	bic.w	r3, r3, #10
 8005a8c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f003 030a 	and.w	r3, r3, #10
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	4313      	orrs	r3, r2
 8005a98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	697a      	ldr	r2, [r7, #20]
 8005a9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	693a      	ldr	r2, [r7, #16]
 8005aa4:	621a      	str	r2, [r3, #32]
}
 8005aa6:	bf00      	nop
 8005aa8:	371c      	adds	r7, #28
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	40010000 	.word	0x40010000
 8005ab8:	40000400 	.word	0x40000400
 8005abc:	40000800 	.word	0x40000800
 8005ac0:	40000c00 	.word	0x40000c00
 8005ac4:	40010400 	.word	0x40010400
 8005ac8:	40014000 	.word	0x40014000
 8005acc:	40001800 	.word	0x40001800

08005ad0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b087      	sub	sp, #28
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6a1b      	ldr	r3, [r3, #32]
 8005ae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	f023 0201 	bic.w	r2, r3, #1
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	699b      	ldr	r3, [r3, #24]
 8005af2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005af4:	693b      	ldr	r3, [r7, #16]
 8005af6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005afa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	011b      	lsls	r3, r3, #4
 8005b00:	693a      	ldr	r2, [r7, #16]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f023 030a 	bic.w	r3, r3, #10
 8005b0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	4313      	orrs	r3, r2
 8005b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	693a      	ldr	r2, [r7, #16]
 8005b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	697a      	ldr	r2, [r7, #20]
 8005b20:	621a      	str	r2, [r3, #32]
}
 8005b22:	bf00      	nop
 8005b24:	371c      	adds	r7, #28
 8005b26:	46bd      	mov	sp, r7
 8005b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2c:	4770      	bx	lr

08005b2e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005b2e:	b480      	push	{r7}
 8005b30:	b087      	sub	sp, #28
 8005b32:	af00      	add	r7, sp, #0
 8005b34:	60f8      	str	r0, [r7, #12]
 8005b36:	60b9      	str	r1, [r7, #8]
 8005b38:	607a      	str	r2, [r7, #4]
 8005b3a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	f023 0210 	bic.w	r2, r3, #16
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6a1b      	ldr	r3, [r3, #32]
 8005b52:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b5a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	021b      	lsls	r3, r3, #8
 8005b60:	697a      	ldr	r2, [r7, #20]
 8005b62:	4313      	orrs	r3, r2
 8005b64:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005b66:	697b      	ldr	r3, [r7, #20]
 8005b68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	031b      	lsls	r3, r3, #12
 8005b72:	b29b      	uxth	r3, r3
 8005b74:	697a      	ldr	r2, [r7, #20]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005b80:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	011b      	lsls	r3, r3, #4
 8005b86:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005b8a:	693a      	ldr	r2, [r7, #16]
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	697a      	ldr	r2, [r7, #20]
 8005b94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	621a      	str	r2, [r3, #32]
}
 8005b9c:	bf00      	nop
 8005b9e:	371c      	adds	r7, #28
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba6:	4770      	bx	lr

08005ba8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	60f8      	str	r0, [r7, #12]
 8005bb0:	60b9      	str	r1, [r7, #8]
 8005bb2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6a1b      	ldr	r3, [r3, #32]
 8005bb8:	f023 0210 	bic.w	r2, r3, #16
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	699b      	ldr	r3, [r3, #24]
 8005bc4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bcc:	697b      	ldr	r3, [r7, #20]
 8005bce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005bd2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	031b      	lsls	r3, r3, #12
 8005bd8:	697a      	ldr	r2, [r7, #20]
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bde:	693b      	ldr	r3, [r7, #16]
 8005be0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005be4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005be6:	68bb      	ldr	r3, [r7, #8]
 8005be8:	011b      	lsls	r3, r3, #4
 8005bea:	693a      	ldr	r2, [r7, #16]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	693a      	ldr	r2, [r7, #16]
 8005bfa:	621a      	str	r2, [r3, #32]
}
 8005bfc:	bf00      	nop
 8005bfe:	371c      	adds	r7, #28
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c08:	b480      	push	{r7}
 8005c0a:	b087      	sub	sp, #28
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	60f8      	str	r0, [r7, #12]
 8005c10:	60b9      	str	r1, [r7, #8]
 8005c12:	607a      	str	r2, [r7, #4]
 8005c14:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	6a1b      	ldr	r3, [r3, #32]
 8005c1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	69db      	ldr	r3, [r3, #28]
 8005c26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6a1b      	ldr	r3, [r3, #32]
 8005c2c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005c2e:	697b      	ldr	r3, [r7, #20]
 8005c30:	f023 0303 	bic.w	r3, r3, #3
 8005c34:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005c36:	697a      	ldr	r2, [r7, #20]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005c3e:	697b      	ldr	r3, [r7, #20]
 8005c40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c44:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005c46:	683b      	ldr	r3, [r7, #0]
 8005c48:	011b      	lsls	r3, r3, #4
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	697a      	ldr	r2, [r7, #20]
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005c58:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	021b      	lsls	r3, r3, #8
 8005c5e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	693a      	ldr	r2, [r7, #16]
 8005c72:	621a      	str	r2, [r3, #32]
}
 8005c74:	bf00      	nop
 8005c76:	371c      	adds	r7, #28
 8005c78:	46bd      	mov	sp, r7
 8005c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7e:	4770      	bx	lr

08005c80 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c80:	b480      	push	{r7}
 8005c82:	b087      	sub	sp, #28
 8005c84:	af00      	add	r7, sp, #0
 8005c86:	60f8      	str	r0, [r7, #12]
 8005c88:	60b9      	str	r1, [r7, #8]
 8005c8a:	607a      	str	r2, [r7, #4]
 8005c8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	69db      	ldr	r3, [r3, #28]
 8005c9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	6a1b      	ldr	r3, [r3, #32]
 8005ca4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cac:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	021b      	lsls	r3, r3, #8
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005cbe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	031b      	lsls	r3, r3, #12
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	697a      	ldr	r2, [r7, #20]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005ccc:	693b      	ldr	r3, [r7, #16]
 8005cce:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8005cd2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	031b      	lsls	r3, r3, #12
 8005cd8:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005cdc:	693a      	ldr	r2, [r7, #16]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	697a      	ldr	r2, [r7, #20]
 8005ce6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	693a      	ldr	r2, [r7, #16]
 8005cec:	621a      	str	r2, [r3, #32]
}
 8005cee:	bf00      	nop
 8005cf0:	371c      	adds	r7, #28
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf8:	4770      	bx	lr

08005cfa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b085      	sub	sp, #20
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
 8005d02:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d12:	683a      	ldr	r2, [r7, #0]
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	4313      	orrs	r3, r2
 8005d18:	f043 0307 	orr.w	r3, r3, #7
 8005d1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	609a      	str	r2, [r3, #8]
}
 8005d24:	bf00      	nop
 8005d26:	3714      	adds	r7, #20
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b087      	sub	sp, #28
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	60f8      	str	r0, [r7, #12]
 8005d38:	60b9      	str	r1, [r7, #8]
 8005d3a:	607a      	str	r2, [r7, #4]
 8005d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d44:	697b      	ldr	r3, [r7, #20]
 8005d46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d4c:	683b      	ldr	r3, [r7, #0]
 8005d4e:	021a      	lsls	r2, r3, #8
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	431a      	orrs	r2, r3
 8005d54:	68bb      	ldr	r3, [r7, #8]
 8005d56:	4313      	orrs	r3, r2
 8005d58:	697a      	ldr	r2, [r7, #20]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	697a      	ldr	r2, [r7, #20]
 8005d62:	609a      	str	r2, [r3, #8]
}
 8005d64:	bf00      	nop
 8005d66:	371c      	adds	r7, #28
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d70:	b480      	push	{r7}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	60f8      	str	r0, [r7, #12]
 8005d78:	60b9      	str	r1, [r7, #8]
 8005d7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	f003 031f 	and.w	r3, r3, #31
 8005d82:	2201      	movs	r2, #1
 8005d84:	fa02 f303 	lsl.w	r3, r2, r3
 8005d88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	6a1a      	ldr	r2, [r3, #32]
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	43db      	mvns	r3, r3
 8005d92:	401a      	ands	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a1a      	ldr	r2, [r3, #32]
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	f003 031f 	and.w	r3, r3, #31
 8005da2:	6879      	ldr	r1, [r7, #4]
 8005da4:	fa01 f303 	lsl.w	r3, r1, r3
 8005da8:	431a      	orrs	r2, r3
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	621a      	str	r2, [r3, #32]
}
 8005dae:	bf00      	nop
 8005db0:	371c      	adds	r7, #28
 8005db2:	46bd      	mov	sp, r7
 8005db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db8:	4770      	bx	lr
	...

08005dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dcc:	2b01      	cmp	r3, #1
 8005dce:	d101      	bne.n	8005dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	e05a      	b.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2201      	movs	r2, #1
 8005dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2202      	movs	r2, #2
 8005de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	685b      	ldr	r3, [r3, #4]
 8005dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005dfa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68fa      	ldr	r2, [r7, #12]
 8005e0c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4a21      	ldr	r2, [pc, #132]	; (8005e98 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d022      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e20:	d01d      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4a1d      	ldr	r2, [pc, #116]	; (8005e9c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005e28:	4293      	cmp	r3, r2
 8005e2a:	d018      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	4a1b      	ldr	r2, [pc, #108]	; (8005ea0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005e32:	4293      	cmp	r3, r2
 8005e34:	d013      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a1a      	ldr	r2, [pc, #104]	; (8005ea4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d00e      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	4a18      	ldr	r2, [pc, #96]	; (8005ea8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d009      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	4a17      	ldr	r2, [pc, #92]	; (8005eac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005e50:	4293      	cmp	r3, r2
 8005e52:	d004      	beq.n	8005e5e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a15      	ldr	r2, [pc, #84]	; (8005eb0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d10c      	bne.n	8005e78 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e64:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	68ba      	ldr	r2, [r7, #8]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	68ba      	ldr	r2, [r7, #8]
 8005e76:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e88:	2300      	movs	r3, #0
}
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	3714      	adds	r7, #20
 8005e8e:	46bd      	mov	sp, r7
 8005e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e94:	4770      	bx	lr
 8005e96:	bf00      	nop
 8005e98:	40010000 	.word	0x40010000
 8005e9c:	40000400 	.word	0x40000400
 8005ea0:	40000800 	.word	0x40000800
 8005ea4:	40000c00 	.word	0x40000c00
 8005ea8:	40010400 	.word	0x40010400
 8005eac:	40014000 	.word	0x40014000
 8005eb0:	40001800 	.word	0x40001800

08005eb4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	b085      	sub	sp, #20
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
 8005ebc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005ebe:	2300      	movs	r3, #0
 8005ec0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ec8:	2b01      	cmp	r3, #1
 8005eca:	d101      	bne.n	8005ed0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005ecc:	2302      	movs	r3, #2
 8005ece:	e03d      	b.n	8005f4c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2201      	movs	r2, #1
 8005ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	4313      	orrs	r3, r2
 8005ee4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	689b      	ldr	r3, [r3, #8]
 8005ef0:	4313      	orrs	r3, r2
 8005ef2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	685b      	ldr	r3, [r3, #4]
 8005efe:	4313      	orrs	r3, r2
 8005f00:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	691b      	ldr	r3, [r3, #16]
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	695b      	ldr	r3, [r3, #20]
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8005f32:	683b      	ldr	r3, [r7, #0]
 8005f34:	69db      	ldr	r3, [r3, #28]
 8005f36:	4313      	orrs	r3, r2
 8005f38:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68fa      	ldr	r2, [r7, #12]
 8005f40:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	2200      	movs	r2, #0
 8005f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3714      	adds	r7, #20
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005f6c:	b480      	push	{r7}
 8005f6e:	b083      	sub	sp, #12
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005f74:	bf00      	nop
 8005f76:	370c      	adds	r7, #12
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7e:	4770      	bx	lr

08005f80 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b082      	sub	sp, #8
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d101      	bne.n	8005f92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	e03f      	b.n	8006012 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d106      	bne.n	8005fac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f7fb feca 	bl	8001d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2224      	movs	r2, #36	; 0x24
 8005fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	68da      	ldr	r2, [r3, #12]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005fc2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 fddf 	bl	8006b88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005fd8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	695a      	ldr	r2, [r3, #20]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005fe8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	68da      	ldr	r2, [r3, #12]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ff8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2220      	movs	r2, #32
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006010:	2300      	movs	r3, #0
}
 8006012:	4618      	mov	r0, r3
 8006014:	3708      	adds	r7, #8
 8006016:	46bd      	mov	sp, r7
 8006018:	bd80      	pop	{r7, pc}

0800601a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800601a:	b580      	push	{r7, lr}
 800601c:	b08a      	sub	sp, #40	; 0x28
 800601e:	af02      	add	r7, sp, #8
 8006020:	60f8      	str	r0, [r7, #12]
 8006022:	60b9      	str	r1, [r7, #8]
 8006024:	603b      	str	r3, [r7, #0]
 8006026:	4613      	mov	r3, r2
 8006028:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800602a:	2300      	movs	r3, #0
 800602c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006034:	b2db      	uxtb	r3, r3
 8006036:	2b20      	cmp	r3, #32
 8006038:	d17c      	bne.n	8006134 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d002      	beq.n	8006046 <HAL_UART_Transmit+0x2c>
 8006040:	88fb      	ldrh	r3, [r7, #6]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d101      	bne.n	800604a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006046:	2301      	movs	r3, #1
 8006048:	e075      	b.n	8006136 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006050:	2b01      	cmp	r3, #1
 8006052:	d101      	bne.n	8006058 <HAL_UART_Transmit+0x3e>
 8006054:	2302      	movs	r3, #2
 8006056:	e06e      	b.n	8006136 <HAL_UART_Transmit+0x11c>
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2221      	movs	r2, #33	; 0x21
 800606a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800606e:	f7fb ff4d 	bl	8001f0c <HAL_GetTick>
 8006072:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	88fa      	ldrh	r2, [r7, #6]
 8006078:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	88fa      	ldrh	r2, [r7, #6]
 800607e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006088:	d108      	bne.n	800609c <HAL_UART_Transmit+0x82>
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	691b      	ldr	r3, [r3, #16]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d104      	bne.n	800609c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006092:	2300      	movs	r3, #0
 8006094:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	61bb      	str	r3, [r7, #24]
 800609a:	e003      	b.n	80060a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060a0:	2300      	movs	r3, #0
 80060a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80060ac:	e02a      	b.n	8006104 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	9300      	str	r3, [sp, #0]
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	2200      	movs	r2, #0
 80060b6:	2180      	movs	r1, #128	; 0x80
 80060b8:	68f8      	ldr	r0, [r7, #12]
 80060ba:	f000 fb1f 	bl	80066fc <UART_WaitOnFlagUntilTimeout>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d001      	beq.n	80060c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80060c4:	2303      	movs	r3, #3
 80060c6:	e036      	b.n	8006136 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d10b      	bne.n	80060e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060ce:	69bb      	ldr	r3, [r7, #24]
 80060d0:	881b      	ldrh	r3, [r3, #0]
 80060d2:	461a      	mov	r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80060de:	69bb      	ldr	r3, [r7, #24]
 80060e0:	3302      	adds	r3, #2
 80060e2:	61bb      	str	r3, [r7, #24]
 80060e4:	e007      	b.n	80060f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80060e6:	69fb      	ldr	r3, [r7, #28]
 80060e8:	781a      	ldrb	r2, [r3, #0]
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80060f0:	69fb      	ldr	r3, [r7, #28]
 80060f2:	3301      	adds	r3, #1
 80060f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	3b01      	subs	r3, #1
 80060fe:	b29a      	uxth	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006108:	b29b      	uxth	r3, r3
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1cf      	bne.n	80060ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	2200      	movs	r2, #0
 8006116:	2140      	movs	r1, #64	; 0x40
 8006118:	68f8      	ldr	r0, [r7, #12]
 800611a:	f000 faef 	bl	80066fc <UART_WaitOnFlagUntilTimeout>
 800611e:	4603      	mov	r3, r0
 8006120:	2b00      	cmp	r3, #0
 8006122:	d001      	beq.n	8006128 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e006      	b.n	8006136 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	2220      	movs	r2, #32
 800612c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006130:	2300      	movs	r3, #0
 8006132:	e000      	b.n	8006136 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006134:	2302      	movs	r3, #2
  }
}
 8006136:	4618      	mov	r0, r3
 8006138:	3720      	adds	r7, #32
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}

0800613e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800613e:	b580      	push	{r7, lr}
 8006140:	b084      	sub	sp, #16
 8006142:	af00      	add	r7, sp, #0
 8006144:	60f8      	str	r0, [r7, #12]
 8006146:	60b9      	str	r1, [r7, #8]
 8006148:	4613      	mov	r3, r2
 800614a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b20      	cmp	r3, #32
 8006156:	d11d      	bne.n	8006194 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006158:	68bb      	ldr	r3, [r7, #8]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d002      	beq.n	8006164 <HAL_UART_Receive_IT+0x26>
 800615e:	88fb      	ldrh	r3, [r7, #6]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e016      	b.n	8006196 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800616e:	2b01      	cmp	r3, #1
 8006170:	d101      	bne.n	8006176 <HAL_UART_Receive_IT+0x38>
 8006172:	2302      	movs	r3, #2
 8006174:	e00f      	b.n	8006196 <HAL_UART_Receive_IT+0x58>
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	2201      	movs	r2, #1
 800617a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2200      	movs	r2, #0
 8006182:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006184:	88fb      	ldrh	r3, [r7, #6]
 8006186:	461a      	mov	r2, r3
 8006188:	68b9      	ldr	r1, [r7, #8]
 800618a:	68f8      	ldr	r0, [r7, #12]
 800618c:	f000 fb24 	bl	80067d8 <UART_Start_Receive_IT>
 8006190:	4603      	mov	r3, r0
 8006192:	e000      	b.n	8006196 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006194:	2302      	movs	r3, #2
  }
}
 8006196:	4618      	mov	r0, r3
 8006198:	3710      	adds	r7, #16
 800619a:	46bd      	mov	sp, r7
 800619c:	bd80      	pop	{r7, pc}
	...

080061a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b0ba      	sub	sp, #232	; 0xe8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68db      	ldr	r3, [r3, #12]
 80061b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	695b      	ldr	r3, [r3, #20]
 80061c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80061c6:	2300      	movs	r3, #0
 80061c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80061cc:	2300      	movs	r3, #0
 80061ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80061d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061d6:	f003 030f 	and.w	r3, r3, #15
 80061da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80061de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10f      	bne.n	8006206 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80061e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ea:	f003 0320 	and.w	r3, r3, #32
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d009      	beq.n	8006206 <HAL_UART_IRQHandler+0x66>
 80061f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f6:	f003 0320 	and.w	r3, r3, #32
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 fc07 	bl	8006a12 <UART_Receive_IT>
      return;
 8006204:	e256      	b.n	80066b4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006206:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800620a:	2b00      	cmp	r3, #0
 800620c:	f000 80de 	beq.w	80063cc <HAL_UART_IRQHandler+0x22c>
 8006210:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006214:	f003 0301 	and.w	r3, r3, #1
 8006218:	2b00      	cmp	r3, #0
 800621a:	d106      	bne.n	800622a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800621c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006220:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006224:	2b00      	cmp	r3, #0
 8006226:	f000 80d1 	beq.w	80063cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800622a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	2b00      	cmp	r3, #0
 8006234:	d00b      	beq.n	800624e <HAL_UART_IRQHandler+0xae>
 8006236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800623a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800623e:	2b00      	cmp	r3, #0
 8006240:	d005      	beq.n	800624e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006246:	f043 0201 	orr.w	r2, r3, #1
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800624e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006252:	f003 0304 	and.w	r3, r3, #4
 8006256:	2b00      	cmp	r3, #0
 8006258:	d00b      	beq.n	8006272 <HAL_UART_IRQHandler+0xd2>
 800625a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800625e:	f003 0301 	and.w	r3, r3, #1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d005      	beq.n	8006272 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800626a:	f043 0202 	orr.w	r2, r3, #2
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006272:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006276:	f003 0302 	and.w	r3, r3, #2
 800627a:	2b00      	cmp	r3, #0
 800627c:	d00b      	beq.n	8006296 <HAL_UART_IRQHandler+0xf6>
 800627e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b00      	cmp	r3, #0
 8006288:	d005      	beq.n	8006296 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	f043 0204 	orr.w	r2, r3, #4
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006296:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800629a:	f003 0308 	and.w	r3, r3, #8
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d011      	beq.n	80062c6 <HAL_UART_IRQHandler+0x126>
 80062a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062a6:	f003 0320 	and.w	r3, r3, #32
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d105      	bne.n	80062ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80062ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d005      	beq.n	80062c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062be:	f043 0208 	orr.w	r2, r3, #8
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 81ed 	beq.w	80066aa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80062d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80062d4:	f003 0320 	and.w	r3, r3, #32
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d008      	beq.n	80062ee <HAL_UART_IRQHandler+0x14e>
 80062dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062e0:	f003 0320 	and.w	r3, r3, #32
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d002      	beq.n	80062ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80062e8:	6878      	ldr	r0, [r7, #4]
 80062ea:	f000 fb92 	bl	8006a12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	695b      	ldr	r3, [r3, #20]
 80062f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062f8:	2b40      	cmp	r3, #64	; 0x40
 80062fa:	bf0c      	ite	eq
 80062fc:	2301      	moveq	r3, #1
 80062fe:	2300      	movne	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800630a:	f003 0308 	and.w	r3, r3, #8
 800630e:	2b00      	cmp	r3, #0
 8006310:	d103      	bne.n	800631a <HAL_UART_IRQHandler+0x17a>
 8006312:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006316:	2b00      	cmp	r3, #0
 8006318:	d04f      	beq.n	80063ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f000 fa9a 	bl	8006854 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800632a:	2b40      	cmp	r3, #64	; 0x40
 800632c:	d141      	bne.n	80063b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3314      	adds	r3, #20
 8006334:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006338:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800633c:	e853 3f00 	ldrex	r3, [r3]
 8006340:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006344:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006348:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800634c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	3314      	adds	r3, #20
 8006356:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800635a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800635e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006362:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006366:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800636a:	e841 2300 	strex	r3, r2, [r1]
 800636e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006372:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006376:	2b00      	cmp	r3, #0
 8006378:	d1d9      	bne.n	800632e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800637e:	2b00      	cmp	r3, #0
 8006380:	d013      	beq.n	80063aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006386:	4a7d      	ldr	r2, [pc, #500]	; (800657c <HAL_UART_IRQHandler+0x3dc>)
 8006388:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800638e:	4618      	mov	r0, r3
 8006390:	f7fc feea 	bl	8003168 <HAL_DMA_Abort_IT>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d016      	beq.n	80063c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800639e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063a0:	687a      	ldr	r2, [r7, #4]
 80063a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80063a4:	4610      	mov	r0, r2
 80063a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063a8:	e00e      	b.n	80063c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f990 	bl	80066d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b0:	e00a      	b.n	80063c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f000 f98c 	bl	80066d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063b8:	e006      	b.n	80063c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80063ba:	6878      	ldr	r0, [r7, #4]
 80063bc:	f000 f988 	bl	80066d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80063c6:	e170      	b.n	80066aa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80063c8:	bf00      	nop
    return;
 80063ca:	e16e      	b.n	80066aa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	f040 814a 	bne.w	800666a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80063d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063da:	f003 0310 	and.w	r3, r3, #16
 80063de:	2b00      	cmp	r3, #0
 80063e0:	f000 8143 	beq.w	800666a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80063e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80063e8:	f003 0310 	and.w	r3, r3, #16
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	f000 813c 	beq.w	800666a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80063f2:	2300      	movs	r3, #0
 80063f4:	60bb      	str	r3, [r7, #8]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	60bb      	str	r3, [r7, #8]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	60bb      	str	r3, [r7, #8]
 8006406:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006412:	2b40      	cmp	r3, #64	; 0x40
 8006414:	f040 80b4 	bne.w	8006580 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006424:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006428:	2b00      	cmp	r3, #0
 800642a:	f000 8140 	beq.w	80066ae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006432:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006436:	429a      	cmp	r2, r3
 8006438:	f080 8139 	bcs.w	80066ae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006442:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006448:	69db      	ldr	r3, [r3, #28]
 800644a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800644e:	f000 8088 	beq.w	8006562 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	330c      	adds	r3, #12
 8006458:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800645c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006460:	e853 3f00 	ldrex	r3, [r3]
 8006464:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006468:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800646c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006470:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	330c      	adds	r3, #12
 800647a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800647e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006482:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006486:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800648a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800648e:	e841 2300 	strex	r3, r2, [r1]
 8006492:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006496:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800649a:	2b00      	cmp	r3, #0
 800649c:	d1d9      	bne.n	8006452 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	3314      	adds	r3, #20
 80064a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80064a8:	e853 3f00 	ldrex	r3, [r3]
 80064ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80064ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80064b0:	f023 0301 	bic.w	r3, r3, #1
 80064b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	3314      	adds	r3, #20
 80064be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80064c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80064c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80064ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80064ce:	e841 2300 	strex	r3, r2, [r1]
 80064d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80064d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1e1      	bne.n	800649e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	3314      	adds	r3, #20
 80064e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80064e4:	e853 3f00 	ldrex	r3, [r3]
 80064e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80064ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	3314      	adds	r3, #20
 80064fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80064fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006500:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006502:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006504:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006506:	e841 2300 	strex	r3, r2, [r1]
 800650a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800650c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1e3      	bne.n	80064da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	2220      	movs	r2, #32
 8006516:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2200      	movs	r2, #0
 800651e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	330c      	adds	r3, #12
 8006526:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006528:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800652a:	e853 3f00 	ldrex	r3, [r3]
 800652e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006530:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006532:	f023 0310 	bic.w	r3, r3, #16
 8006536:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	330c      	adds	r3, #12
 8006540:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006544:	65ba      	str	r2, [r7, #88]	; 0x58
 8006546:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006548:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800654a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800654c:	e841 2300 	strex	r3, r2, [r1]
 8006550:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006552:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1e3      	bne.n	8006520 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800655c:	4618      	mov	r0, r3
 800655e:	f7fc fd93 	bl	8003088 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800656a:	b29b      	uxth	r3, r3
 800656c:	1ad3      	subs	r3, r2, r3
 800656e:	b29b      	uxth	r3, r3
 8006570:	4619      	mov	r1, r3
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 f8b6 	bl	80066e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006578:	e099      	b.n	80066ae <HAL_UART_IRQHandler+0x50e>
 800657a:	bf00      	nop
 800657c:	0800691b 	.word	0x0800691b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006588:	b29b      	uxth	r3, r3
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006594:	b29b      	uxth	r3, r3
 8006596:	2b00      	cmp	r3, #0
 8006598:	f000 808b 	beq.w	80066b2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800659c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f000 8086 	beq.w	80066b2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	330c      	adds	r3, #12
 80065ac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065b0:	e853 3f00 	ldrex	r3, [r3]
 80065b4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80065b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80065b8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80065bc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	330c      	adds	r3, #12
 80065c6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80065ca:	647a      	str	r2, [r7, #68]	; 0x44
 80065cc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80065d0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80065d2:	e841 2300 	strex	r3, r2, [r1]
 80065d6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80065d8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1e3      	bne.n	80065a6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3314      	adds	r3, #20
 80065e4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e8:	e853 3f00 	ldrex	r3, [r3]
 80065ec:	623b      	str	r3, [r7, #32]
   return(result);
 80065ee:	6a3b      	ldr	r3, [r7, #32]
 80065f0:	f023 0301 	bic.w	r3, r3, #1
 80065f4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	3314      	adds	r3, #20
 80065fe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006602:	633a      	str	r2, [r7, #48]	; 0x30
 8006604:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006606:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006608:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800660a:	e841 2300 	strex	r3, r2, [r1]
 800660e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1e3      	bne.n	80065de <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2220      	movs	r2, #32
 800661a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2200      	movs	r2, #0
 8006622:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	330c      	adds	r3, #12
 800662a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	e853 3f00 	ldrex	r3, [r3]
 8006632:	60fb      	str	r3, [r7, #12]
   return(result);
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f023 0310 	bic.w	r3, r3, #16
 800663a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	330c      	adds	r3, #12
 8006644:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006648:	61fa      	str	r2, [r7, #28]
 800664a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800664c:	69b9      	ldr	r1, [r7, #24]
 800664e:	69fa      	ldr	r2, [r7, #28]
 8006650:	e841 2300 	strex	r3, r2, [r1]
 8006654:	617b      	str	r3, [r7, #20]
   return(result);
 8006656:	697b      	ldr	r3, [r7, #20]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d1e3      	bne.n	8006624 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800665c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006660:	4619      	mov	r1, r3
 8006662:	6878      	ldr	r0, [r7, #4]
 8006664:	f000 f83e 	bl	80066e4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006668:	e023      	b.n	80066b2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800666a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800666e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006672:	2b00      	cmp	r3, #0
 8006674:	d009      	beq.n	800668a <HAL_UART_IRQHandler+0x4ea>
 8006676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800667a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800667e:	2b00      	cmp	r3, #0
 8006680:	d003      	beq.n	800668a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f95d 	bl	8006942 <UART_Transmit_IT>
    return;
 8006688:	e014      	b.n	80066b4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800668a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800668e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006692:	2b00      	cmp	r3, #0
 8006694:	d00e      	beq.n	80066b4 <HAL_UART_IRQHandler+0x514>
 8006696:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800669a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d008      	beq.n	80066b4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80066a2:	6878      	ldr	r0, [r7, #4]
 80066a4:	f000 f99d 	bl	80069e2 <UART_EndTransmit_IT>
    return;
 80066a8:	e004      	b.n	80066b4 <HAL_UART_IRQHandler+0x514>
    return;
 80066aa:	bf00      	nop
 80066ac:	e002      	b.n	80066b4 <HAL_UART_IRQHandler+0x514>
      return;
 80066ae:	bf00      	nop
 80066b0:	e000      	b.n	80066b4 <HAL_UART_IRQHandler+0x514>
      return;
 80066b2:	bf00      	nop
  }
}
 80066b4:	37e8      	adds	r7, #232	; 0xe8
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop

080066bc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80066bc:	b480      	push	{r7}
 80066be:	b083      	sub	sp, #12
 80066c0:	af00      	add	r7, sp, #0
 80066c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80066c4:	bf00      	nop
 80066c6:	370c      	adds	r7, #12
 80066c8:	46bd      	mov	sp, r7
 80066ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ce:	4770      	bx	lr

080066d0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80066d0:	b480      	push	{r7}
 80066d2:	b083      	sub	sp, #12
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80066d8:	bf00      	nop
 80066da:	370c      	adds	r7, #12
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b083      	sub	sp, #12
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
 80066ec:	460b      	mov	r3, r1
 80066ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80066f0:	bf00      	nop
 80066f2:	370c      	adds	r7, #12
 80066f4:	46bd      	mov	sp, r7
 80066f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fa:	4770      	bx	lr

080066fc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b090      	sub	sp, #64	; 0x40
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	603b      	str	r3, [r7, #0]
 8006708:	4613      	mov	r3, r2
 800670a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800670c:	e050      	b.n	80067b0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800670e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006714:	d04c      	beq.n	80067b0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006716:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006718:	2b00      	cmp	r3, #0
 800671a:	d007      	beq.n	800672c <UART_WaitOnFlagUntilTimeout+0x30>
 800671c:	f7fb fbf6 	bl	8001f0c <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006728:	429a      	cmp	r2, r3
 800672a:	d241      	bcs.n	80067b0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	330c      	adds	r3, #12
 8006732:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006734:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006736:	e853 3f00 	ldrex	r3, [r3]
 800673a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800673c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006742:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	330c      	adds	r3, #12
 800674a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800674c:	637a      	str	r2, [r7, #52]	; 0x34
 800674e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006750:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006752:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006754:	e841 2300 	strex	r3, r2, [r1]
 8006758:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800675a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1e5      	bne.n	800672c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	3314      	adds	r3, #20
 8006766:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	e853 3f00 	ldrex	r3, [r3]
 800676e:	613b      	str	r3, [r7, #16]
   return(result);
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f023 0301 	bic.w	r3, r3, #1
 8006776:	63bb      	str	r3, [r7, #56]	; 0x38
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	3314      	adds	r3, #20
 800677e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006780:	623a      	str	r2, [r7, #32]
 8006782:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006784:	69f9      	ldr	r1, [r7, #28]
 8006786:	6a3a      	ldr	r2, [r7, #32]
 8006788:	e841 2300 	strex	r3, r2, [r1]
 800678c:	61bb      	str	r3, [r7, #24]
   return(result);
 800678e:	69bb      	ldr	r3, [r7, #24]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d1e5      	bne.n	8006760 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	2220      	movs	r2, #32
 8006798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	2220      	movs	r2, #32
 80067a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80067ac:	2303      	movs	r3, #3
 80067ae:	e00f      	b.n	80067d0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	4013      	ands	r3, r2
 80067ba:	68ba      	ldr	r2, [r7, #8]
 80067bc:	429a      	cmp	r2, r3
 80067be:	bf0c      	ite	eq
 80067c0:	2301      	moveq	r3, #1
 80067c2:	2300      	movne	r3, #0
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	461a      	mov	r2, r3
 80067c8:	79fb      	ldrb	r3, [r7, #7]
 80067ca:	429a      	cmp	r2, r3
 80067cc:	d09f      	beq.n	800670e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80067ce:	2300      	movs	r3, #0
}
 80067d0:	4618      	mov	r0, r3
 80067d2:	3740      	adds	r7, #64	; 0x40
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067d8:	b480      	push	{r7}
 80067da:	b085      	sub	sp, #20
 80067dc:	af00      	add	r7, sp, #0
 80067de:	60f8      	str	r0, [r7, #12]
 80067e0:	60b9      	str	r1, [r7, #8]
 80067e2:	4613      	mov	r3, r2
 80067e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	68ba      	ldr	r2, [r7, #8]
 80067ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	88fa      	ldrh	r2, [r7, #6]
 80067f0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	88fa      	ldrh	r2, [r7, #6]
 80067f6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2200      	movs	r2, #0
 80067fc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	2222      	movs	r2, #34	; 0x22
 8006802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	691b      	ldr	r3, [r3, #16]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d007      	beq.n	8006826 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	68da      	ldr	r2, [r3, #12]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006824:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	695a      	ldr	r2, [r3, #20]
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f042 0201 	orr.w	r2, r2, #1
 8006834:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68da      	ldr	r2, [r3, #12]
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f042 0220 	orr.w	r2, r2, #32
 8006844:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006846:	2300      	movs	r3, #0
}
 8006848:	4618      	mov	r0, r3
 800684a:	3714      	adds	r7, #20
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006854:	b480      	push	{r7}
 8006856:	b095      	sub	sp, #84	; 0x54
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	330c      	adds	r3, #12
 8006862:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006866:	e853 3f00 	ldrex	r3, [r3]
 800686a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800686c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800686e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006872:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	330c      	adds	r3, #12
 800687a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800687c:	643a      	str	r2, [r7, #64]	; 0x40
 800687e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006880:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006882:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006884:	e841 2300 	strex	r3, r2, [r1]
 8006888:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800688a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1e5      	bne.n	800685c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	3314      	adds	r3, #20
 8006896:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006898:	6a3b      	ldr	r3, [r7, #32]
 800689a:	e853 3f00 	ldrex	r3, [r3]
 800689e:	61fb      	str	r3, [r7, #28]
   return(result);
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	f023 0301 	bic.w	r3, r3, #1
 80068a6:	64bb      	str	r3, [r7, #72]	; 0x48
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	3314      	adds	r3, #20
 80068ae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80068b0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80068b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80068b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80068b8:	e841 2300 	strex	r3, r2, [r1]
 80068bc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80068be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d1e5      	bne.n	8006890 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068c8:	2b01      	cmp	r3, #1
 80068ca:	d119      	bne.n	8006900 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	330c      	adds	r3, #12
 80068d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	e853 3f00 	ldrex	r3, [r3]
 80068da:	60bb      	str	r3, [r7, #8]
   return(result);
 80068dc:	68bb      	ldr	r3, [r7, #8]
 80068de:	f023 0310 	bic.w	r3, r3, #16
 80068e2:	647b      	str	r3, [r7, #68]	; 0x44
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	330c      	adds	r3, #12
 80068ea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80068ec:	61ba      	str	r2, [r7, #24]
 80068ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068f0:	6979      	ldr	r1, [r7, #20]
 80068f2:	69ba      	ldr	r2, [r7, #24]
 80068f4:	e841 2300 	strex	r3, r2, [r1]
 80068f8:	613b      	str	r3, [r7, #16]
   return(result);
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e5      	bne.n	80068cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2220      	movs	r2, #32
 8006904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800690e:	bf00      	nop
 8006910:	3754      	adds	r7, #84	; 0x54
 8006912:	46bd      	mov	sp, r7
 8006914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006918:	4770      	bx	lr

0800691a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800691a:	b580      	push	{r7, lr}
 800691c:	b084      	sub	sp, #16
 800691e:	af00      	add	r7, sp, #0
 8006920:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006926:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2200      	movs	r2, #0
 800692c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	2200      	movs	r2, #0
 8006932:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006934:	68f8      	ldr	r0, [r7, #12]
 8006936:	f7ff fecb 	bl	80066d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800693a:	bf00      	nop
 800693c:	3710      	adds	r7, #16
 800693e:	46bd      	mov	sp, r7
 8006940:	bd80      	pop	{r7, pc}

08006942 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006942:	b480      	push	{r7}
 8006944:	b085      	sub	sp, #20
 8006946:	af00      	add	r7, sp, #0
 8006948:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006950:	b2db      	uxtb	r3, r3
 8006952:	2b21      	cmp	r3, #33	; 0x21
 8006954:	d13e      	bne.n	80069d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	689b      	ldr	r3, [r3, #8]
 800695a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800695e:	d114      	bne.n	800698a <UART_Transmit_IT+0x48>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	691b      	ldr	r3, [r3, #16]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d110      	bne.n	800698a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a1b      	ldr	r3, [r3, #32]
 800696c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	881b      	ldrh	r3, [r3, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800697c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	1c9a      	adds	r2, r3, #2
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	621a      	str	r2, [r3, #32]
 8006988:	e008      	b.n	800699c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	1c59      	adds	r1, r3, #1
 8006990:	687a      	ldr	r2, [r7, #4]
 8006992:	6211      	str	r1, [r2, #32]
 8006994:	781a      	ldrb	r2, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069a0:	b29b      	uxth	r3, r3
 80069a2:	3b01      	subs	r3, #1
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	4619      	mov	r1, r3
 80069aa:	84d1      	strh	r1, [r2, #38]	; 0x26
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d10f      	bne.n	80069d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	68da      	ldr	r2, [r3, #12]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68da      	ldr	r2, [r3, #12]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80069d0:	2300      	movs	r3, #0
 80069d2:	e000      	b.n	80069d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80069d4:	2302      	movs	r3, #2
  }
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3714      	adds	r7, #20
 80069da:	46bd      	mov	sp, r7
 80069dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e0:	4770      	bx	lr

080069e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80069e2:	b580      	push	{r7, lr}
 80069e4:	b082      	sub	sp, #8
 80069e6:	af00      	add	r7, sp, #0
 80069e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	68da      	ldr	r2, [r3, #12]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	2220      	movs	r2, #32
 80069fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a02:	6878      	ldr	r0, [r7, #4]
 8006a04:	f7ff fe5a 	bl	80066bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a08:	2300      	movs	r3, #0
}
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	3708      	adds	r7, #8
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	bd80      	pop	{r7, pc}

08006a12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a12:	b580      	push	{r7, lr}
 8006a14:	b08c      	sub	sp, #48	; 0x30
 8006a16:	af00      	add	r7, sp, #0
 8006a18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a20:	b2db      	uxtb	r3, r3
 8006a22:	2b22      	cmp	r3, #34	; 0x22
 8006a24:	f040 80ab 	bne.w	8006b7e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	689b      	ldr	r3, [r3, #8]
 8006a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a30:	d117      	bne.n	8006a62 <UART_Receive_IT+0x50>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	691b      	ldr	r3, [r3, #16]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d113      	bne.n	8006a62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a42:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	b29b      	uxth	r3, r3
 8006a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a50:	b29a      	uxth	r2, r3
 8006a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a5a:	1c9a      	adds	r2, r3, #2
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	629a      	str	r2, [r3, #40]	; 0x28
 8006a60:	e026      	b.n	8006ab0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a74:	d007      	beq.n	8006a86 <UART_Receive_IT+0x74>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d10a      	bne.n	8006a94 <UART_Receive_IT+0x82>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	691b      	ldr	r3, [r3, #16]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d106      	bne.n	8006a94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	b2da      	uxtb	r2, r3
 8006a8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006a90:	701a      	strb	r2, [r3, #0]
 8006a92:	e008      	b.n	8006aa6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	685b      	ldr	r3, [r3, #4]
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006aa0:	b2da      	uxtb	r2, r3
 8006aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006aa4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006aaa:	1c5a      	adds	r2, r3, #1
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	3b01      	subs	r3, #1
 8006ab8:	b29b      	uxth	r3, r3
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	4619      	mov	r1, r3
 8006abe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d15a      	bne.n	8006b7a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	68da      	ldr	r2, [r3, #12]
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f022 0220 	bic.w	r2, r2, #32
 8006ad2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	68da      	ldr	r2, [r3, #12]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006ae2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	695a      	ldr	r2, [r3, #20]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f022 0201 	bic.w	r2, r2, #1
 8006af2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2220      	movs	r2, #32
 8006af8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d135      	bne.n	8006b70 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2200      	movs	r2, #0
 8006b08:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	330c      	adds	r3, #12
 8006b10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	e853 3f00 	ldrex	r3, [r3]
 8006b18:	613b      	str	r3, [r7, #16]
   return(result);
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	f023 0310 	bic.w	r3, r3, #16
 8006b20:	627b      	str	r3, [r7, #36]	; 0x24
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	330c      	adds	r3, #12
 8006b28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b2a:	623a      	str	r2, [r7, #32]
 8006b2c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b2e:	69f9      	ldr	r1, [r7, #28]
 8006b30:	6a3a      	ldr	r2, [r7, #32]
 8006b32:	e841 2300 	strex	r3, r2, [r1]
 8006b36:	61bb      	str	r3, [r7, #24]
   return(result);
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d1e5      	bne.n	8006b0a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0310 	and.w	r3, r3, #16
 8006b48:	2b10      	cmp	r3, #16
 8006b4a:	d10a      	bne.n	8006b62 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	60fb      	str	r3, [r7, #12]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	60fb      	str	r3, [r7, #12]
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b66:	4619      	mov	r1, r3
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	f7ff fdbb 	bl	80066e4 <HAL_UARTEx_RxEventCallback>
 8006b6e:	e002      	b.n	8006b76 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f7fa fba1 	bl	80012b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006b76:	2300      	movs	r3, #0
 8006b78:	e002      	b.n	8006b80 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	e000      	b.n	8006b80 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006b7e:	2302      	movs	r3, #2
  }
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3730      	adds	r7, #48	; 0x30
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b8c:	b0c0      	sub	sp, #256	; 0x100
 8006b8e:	af00      	add	r7, sp, #0
 8006b90:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba4:	68d9      	ldr	r1, [r3, #12]
 8006ba6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	ea40 0301 	orr.w	r3, r0, r1
 8006bb0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006bb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bb6:	689a      	ldr	r2, [r3, #8]
 8006bb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bbc:	691b      	ldr	r3, [r3, #16]
 8006bbe:	431a      	orrs	r2, r3
 8006bc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bc4:	695b      	ldr	r3, [r3, #20]
 8006bc6:	431a      	orrs	r2, r3
 8006bc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bcc:	69db      	ldr	r3, [r3, #28]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006bd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	68db      	ldr	r3, [r3, #12]
 8006bdc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006be0:	f021 010c 	bic.w	r1, r1, #12
 8006be4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006be8:	681a      	ldr	r2, [r3, #0]
 8006bea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006bee:	430b      	orrs	r3, r1
 8006bf0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	695b      	ldr	r3, [r3, #20]
 8006bfa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006bfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c02:	6999      	ldr	r1, [r3, #24]
 8006c04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c08:	681a      	ldr	r2, [r3, #0]
 8006c0a:	ea40 0301 	orr.w	r3, r0, r1
 8006c0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c14:	681a      	ldr	r2, [r3, #0]
 8006c16:	4b8f      	ldr	r3, [pc, #572]	; (8006e54 <UART_SetConfig+0x2cc>)
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d005      	beq.n	8006c28 <UART_SetConfig+0xa0>
 8006c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	4b8d      	ldr	r3, [pc, #564]	; (8006e58 <UART_SetConfig+0x2d0>)
 8006c24:	429a      	cmp	r2, r3
 8006c26:	d104      	bne.n	8006c32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c28:	f7fd fb3e 	bl	80042a8 <HAL_RCC_GetPCLK2Freq>
 8006c2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006c30:	e003      	b.n	8006c3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006c32:	f7fd fb25 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8006c36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c3e:	69db      	ldr	r3, [r3, #28]
 8006c40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c44:	f040 810c 	bne.w	8006e60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c4c:	2200      	movs	r2, #0
 8006c4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006c52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006c56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006c5a:	4622      	mov	r2, r4
 8006c5c:	462b      	mov	r3, r5
 8006c5e:	1891      	adds	r1, r2, r2
 8006c60:	65b9      	str	r1, [r7, #88]	; 0x58
 8006c62:	415b      	adcs	r3, r3
 8006c64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006c6a:	4621      	mov	r1, r4
 8006c6c:	eb12 0801 	adds.w	r8, r2, r1
 8006c70:	4629      	mov	r1, r5
 8006c72:	eb43 0901 	adc.w	r9, r3, r1
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	f04f 0300 	mov.w	r3, #0
 8006c7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c8a:	4690      	mov	r8, r2
 8006c8c:	4699      	mov	r9, r3
 8006c8e:	4623      	mov	r3, r4
 8006c90:	eb18 0303 	adds.w	r3, r8, r3
 8006c94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006c98:	462b      	mov	r3, r5
 8006c9a:	eb49 0303 	adc.w	r3, r9, r3
 8006c9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006cae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006cb2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006cb6:	460b      	mov	r3, r1
 8006cb8:	18db      	adds	r3, r3, r3
 8006cba:	653b      	str	r3, [r7, #80]	; 0x50
 8006cbc:	4613      	mov	r3, r2
 8006cbe:	eb42 0303 	adc.w	r3, r2, r3
 8006cc2:	657b      	str	r3, [r7, #84]	; 0x54
 8006cc4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006cc8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006ccc:	f7f9 fad0 	bl	8000270 <__aeabi_uldivmod>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	460b      	mov	r3, r1
 8006cd4:	4b61      	ldr	r3, [pc, #388]	; (8006e5c <UART_SetConfig+0x2d4>)
 8006cd6:	fba3 2302 	umull	r2, r3, r3, r2
 8006cda:	095b      	lsrs	r3, r3, #5
 8006cdc:	011c      	lsls	r4, r3, #4
 8006cde:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006ce8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006cec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006cf0:	4642      	mov	r2, r8
 8006cf2:	464b      	mov	r3, r9
 8006cf4:	1891      	adds	r1, r2, r2
 8006cf6:	64b9      	str	r1, [r7, #72]	; 0x48
 8006cf8:	415b      	adcs	r3, r3
 8006cfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cfc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006d00:	4641      	mov	r1, r8
 8006d02:	eb12 0a01 	adds.w	sl, r2, r1
 8006d06:	4649      	mov	r1, r9
 8006d08:	eb43 0b01 	adc.w	fp, r3, r1
 8006d0c:	f04f 0200 	mov.w	r2, #0
 8006d10:	f04f 0300 	mov.w	r3, #0
 8006d14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006d18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006d1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006d20:	4692      	mov	sl, r2
 8006d22:	469b      	mov	fp, r3
 8006d24:	4643      	mov	r3, r8
 8006d26:	eb1a 0303 	adds.w	r3, sl, r3
 8006d2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006d2e:	464b      	mov	r3, r9
 8006d30:	eb4b 0303 	adc.w	r3, fp, r3
 8006d34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	2200      	movs	r2, #0
 8006d40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006d48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006d4c:	460b      	mov	r3, r1
 8006d4e:	18db      	adds	r3, r3, r3
 8006d50:	643b      	str	r3, [r7, #64]	; 0x40
 8006d52:	4613      	mov	r3, r2
 8006d54:	eb42 0303 	adc.w	r3, r2, r3
 8006d58:	647b      	str	r3, [r7, #68]	; 0x44
 8006d5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006d5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006d62:	f7f9 fa85 	bl	8000270 <__aeabi_uldivmod>
 8006d66:	4602      	mov	r2, r0
 8006d68:	460b      	mov	r3, r1
 8006d6a:	4611      	mov	r1, r2
 8006d6c:	4b3b      	ldr	r3, [pc, #236]	; (8006e5c <UART_SetConfig+0x2d4>)
 8006d6e:	fba3 2301 	umull	r2, r3, r3, r1
 8006d72:	095b      	lsrs	r3, r3, #5
 8006d74:	2264      	movs	r2, #100	; 0x64
 8006d76:	fb02 f303 	mul.w	r3, r2, r3
 8006d7a:	1acb      	subs	r3, r1, r3
 8006d7c:	00db      	lsls	r3, r3, #3
 8006d7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006d82:	4b36      	ldr	r3, [pc, #216]	; (8006e5c <UART_SetConfig+0x2d4>)
 8006d84:	fba3 2302 	umull	r2, r3, r3, r2
 8006d88:	095b      	lsrs	r3, r3, #5
 8006d8a:	005b      	lsls	r3, r3, #1
 8006d8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d90:	441c      	add	r4, r3
 8006d92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d96:	2200      	movs	r2, #0
 8006d98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006da0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006da4:	4642      	mov	r2, r8
 8006da6:	464b      	mov	r3, r9
 8006da8:	1891      	adds	r1, r2, r2
 8006daa:	63b9      	str	r1, [r7, #56]	; 0x38
 8006dac:	415b      	adcs	r3, r3
 8006dae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006db0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006db4:	4641      	mov	r1, r8
 8006db6:	1851      	adds	r1, r2, r1
 8006db8:	6339      	str	r1, [r7, #48]	; 0x30
 8006dba:	4649      	mov	r1, r9
 8006dbc:	414b      	adcs	r3, r1
 8006dbe:	637b      	str	r3, [r7, #52]	; 0x34
 8006dc0:	f04f 0200 	mov.w	r2, #0
 8006dc4:	f04f 0300 	mov.w	r3, #0
 8006dc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006dcc:	4659      	mov	r1, fp
 8006dce:	00cb      	lsls	r3, r1, #3
 8006dd0:	4651      	mov	r1, sl
 8006dd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006dd6:	4651      	mov	r1, sl
 8006dd8:	00ca      	lsls	r2, r1, #3
 8006dda:	4610      	mov	r0, r2
 8006ddc:	4619      	mov	r1, r3
 8006dde:	4603      	mov	r3, r0
 8006de0:	4642      	mov	r2, r8
 8006de2:	189b      	adds	r3, r3, r2
 8006de4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006de8:	464b      	mov	r3, r9
 8006dea:	460a      	mov	r2, r1
 8006dec:	eb42 0303 	adc.w	r3, r2, r3
 8006df0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006e00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006e04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006e08:	460b      	mov	r3, r1
 8006e0a:	18db      	adds	r3, r3, r3
 8006e0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8006e0e:	4613      	mov	r3, r2
 8006e10:	eb42 0303 	adc.w	r3, r2, r3
 8006e14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006e1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006e1e:	f7f9 fa27 	bl	8000270 <__aeabi_uldivmod>
 8006e22:	4602      	mov	r2, r0
 8006e24:	460b      	mov	r3, r1
 8006e26:	4b0d      	ldr	r3, [pc, #52]	; (8006e5c <UART_SetConfig+0x2d4>)
 8006e28:	fba3 1302 	umull	r1, r3, r3, r2
 8006e2c:	095b      	lsrs	r3, r3, #5
 8006e2e:	2164      	movs	r1, #100	; 0x64
 8006e30:	fb01 f303 	mul.w	r3, r1, r3
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	00db      	lsls	r3, r3, #3
 8006e38:	3332      	adds	r3, #50	; 0x32
 8006e3a:	4a08      	ldr	r2, [pc, #32]	; (8006e5c <UART_SetConfig+0x2d4>)
 8006e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e40:	095b      	lsrs	r3, r3, #5
 8006e42:	f003 0207 	and.w	r2, r3, #7
 8006e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4422      	add	r2, r4
 8006e4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006e50:	e105      	b.n	800705e <UART_SetConfig+0x4d6>
 8006e52:	bf00      	nop
 8006e54:	40011000 	.word	0x40011000
 8006e58:	40011400 	.word	0x40011400
 8006e5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e64:	2200      	movs	r2, #0
 8006e66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006e6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006e72:	4642      	mov	r2, r8
 8006e74:	464b      	mov	r3, r9
 8006e76:	1891      	adds	r1, r2, r2
 8006e78:	6239      	str	r1, [r7, #32]
 8006e7a:	415b      	adcs	r3, r3
 8006e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006e7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e82:	4641      	mov	r1, r8
 8006e84:	1854      	adds	r4, r2, r1
 8006e86:	4649      	mov	r1, r9
 8006e88:	eb43 0501 	adc.w	r5, r3, r1
 8006e8c:	f04f 0200 	mov.w	r2, #0
 8006e90:	f04f 0300 	mov.w	r3, #0
 8006e94:	00eb      	lsls	r3, r5, #3
 8006e96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e9a:	00e2      	lsls	r2, r4, #3
 8006e9c:	4614      	mov	r4, r2
 8006e9e:	461d      	mov	r5, r3
 8006ea0:	4643      	mov	r3, r8
 8006ea2:	18e3      	adds	r3, r4, r3
 8006ea4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006ea8:	464b      	mov	r3, r9
 8006eaa:	eb45 0303 	adc.w	r3, r5, r3
 8006eae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006ebe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006ec2:	f04f 0200 	mov.w	r2, #0
 8006ec6:	f04f 0300 	mov.w	r3, #0
 8006eca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006ece:	4629      	mov	r1, r5
 8006ed0:	008b      	lsls	r3, r1, #2
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006ed8:	4621      	mov	r1, r4
 8006eda:	008a      	lsls	r2, r1, #2
 8006edc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006ee0:	f7f9 f9c6 	bl	8000270 <__aeabi_uldivmod>
 8006ee4:	4602      	mov	r2, r0
 8006ee6:	460b      	mov	r3, r1
 8006ee8:	4b60      	ldr	r3, [pc, #384]	; (800706c <UART_SetConfig+0x4e4>)
 8006eea:	fba3 2302 	umull	r2, r3, r3, r2
 8006eee:	095b      	lsrs	r3, r3, #5
 8006ef0:	011c      	lsls	r4, r3, #4
 8006ef2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006efc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006f00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006f04:	4642      	mov	r2, r8
 8006f06:	464b      	mov	r3, r9
 8006f08:	1891      	adds	r1, r2, r2
 8006f0a:	61b9      	str	r1, [r7, #24]
 8006f0c:	415b      	adcs	r3, r3
 8006f0e:	61fb      	str	r3, [r7, #28]
 8006f10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006f14:	4641      	mov	r1, r8
 8006f16:	1851      	adds	r1, r2, r1
 8006f18:	6139      	str	r1, [r7, #16]
 8006f1a:	4649      	mov	r1, r9
 8006f1c:	414b      	adcs	r3, r1
 8006f1e:	617b      	str	r3, [r7, #20]
 8006f20:	f04f 0200 	mov.w	r2, #0
 8006f24:	f04f 0300 	mov.w	r3, #0
 8006f28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006f2c:	4659      	mov	r1, fp
 8006f2e:	00cb      	lsls	r3, r1, #3
 8006f30:	4651      	mov	r1, sl
 8006f32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f36:	4651      	mov	r1, sl
 8006f38:	00ca      	lsls	r2, r1, #3
 8006f3a:	4610      	mov	r0, r2
 8006f3c:	4619      	mov	r1, r3
 8006f3e:	4603      	mov	r3, r0
 8006f40:	4642      	mov	r2, r8
 8006f42:	189b      	adds	r3, r3, r2
 8006f44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f48:	464b      	mov	r3, r9
 8006f4a:	460a      	mov	r2, r1
 8006f4c:	eb42 0303 	adc.w	r3, r2, r3
 8006f50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006f5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006f60:	f04f 0200 	mov.w	r2, #0
 8006f64:	f04f 0300 	mov.w	r3, #0
 8006f68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006f6c:	4649      	mov	r1, r9
 8006f6e:	008b      	lsls	r3, r1, #2
 8006f70:	4641      	mov	r1, r8
 8006f72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f76:	4641      	mov	r1, r8
 8006f78:	008a      	lsls	r2, r1, #2
 8006f7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006f7e:	f7f9 f977 	bl	8000270 <__aeabi_uldivmod>
 8006f82:	4602      	mov	r2, r0
 8006f84:	460b      	mov	r3, r1
 8006f86:	4b39      	ldr	r3, [pc, #228]	; (800706c <UART_SetConfig+0x4e4>)
 8006f88:	fba3 1302 	umull	r1, r3, r3, r2
 8006f8c:	095b      	lsrs	r3, r3, #5
 8006f8e:	2164      	movs	r1, #100	; 0x64
 8006f90:	fb01 f303 	mul.w	r3, r1, r3
 8006f94:	1ad3      	subs	r3, r2, r3
 8006f96:	011b      	lsls	r3, r3, #4
 8006f98:	3332      	adds	r3, #50	; 0x32
 8006f9a:	4a34      	ldr	r2, [pc, #208]	; (800706c <UART_SetConfig+0x4e4>)
 8006f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa0:	095b      	lsrs	r3, r3, #5
 8006fa2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fa6:	441c      	add	r4, r3
 8006fa8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fac:	2200      	movs	r2, #0
 8006fae:	673b      	str	r3, [r7, #112]	; 0x70
 8006fb0:	677a      	str	r2, [r7, #116]	; 0x74
 8006fb2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006fb6:	4642      	mov	r2, r8
 8006fb8:	464b      	mov	r3, r9
 8006fba:	1891      	adds	r1, r2, r2
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	415b      	adcs	r3, r3
 8006fc0:	60fb      	str	r3, [r7, #12]
 8006fc2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006fc6:	4641      	mov	r1, r8
 8006fc8:	1851      	adds	r1, r2, r1
 8006fca:	6039      	str	r1, [r7, #0]
 8006fcc:	4649      	mov	r1, r9
 8006fce:	414b      	adcs	r3, r1
 8006fd0:	607b      	str	r3, [r7, #4]
 8006fd2:	f04f 0200 	mov.w	r2, #0
 8006fd6:	f04f 0300 	mov.w	r3, #0
 8006fda:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006fde:	4659      	mov	r1, fp
 8006fe0:	00cb      	lsls	r3, r1, #3
 8006fe2:	4651      	mov	r1, sl
 8006fe4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fe8:	4651      	mov	r1, sl
 8006fea:	00ca      	lsls	r2, r1, #3
 8006fec:	4610      	mov	r0, r2
 8006fee:	4619      	mov	r1, r3
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	4642      	mov	r2, r8
 8006ff4:	189b      	adds	r3, r3, r2
 8006ff6:	66bb      	str	r3, [r7, #104]	; 0x68
 8006ff8:	464b      	mov	r3, r9
 8006ffa:	460a      	mov	r2, r1
 8006ffc:	eb42 0303 	adc.w	r3, r2, r3
 8007000:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	2200      	movs	r2, #0
 800700a:	663b      	str	r3, [r7, #96]	; 0x60
 800700c:	667a      	str	r2, [r7, #100]	; 0x64
 800700e:	f04f 0200 	mov.w	r2, #0
 8007012:	f04f 0300 	mov.w	r3, #0
 8007016:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800701a:	4649      	mov	r1, r9
 800701c:	008b      	lsls	r3, r1, #2
 800701e:	4641      	mov	r1, r8
 8007020:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007024:	4641      	mov	r1, r8
 8007026:	008a      	lsls	r2, r1, #2
 8007028:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800702c:	f7f9 f920 	bl	8000270 <__aeabi_uldivmod>
 8007030:	4602      	mov	r2, r0
 8007032:	460b      	mov	r3, r1
 8007034:	4b0d      	ldr	r3, [pc, #52]	; (800706c <UART_SetConfig+0x4e4>)
 8007036:	fba3 1302 	umull	r1, r3, r3, r2
 800703a:	095b      	lsrs	r3, r3, #5
 800703c:	2164      	movs	r1, #100	; 0x64
 800703e:	fb01 f303 	mul.w	r3, r1, r3
 8007042:	1ad3      	subs	r3, r2, r3
 8007044:	011b      	lsls	r3, r3, #4
 8007046:	3332      	adds	r3, #50	; 0x32
 8007048:	4a08      	ldr	r2, [pc, #32]	; (800706c <UART_SetConfig+0x4e4>)
 800704a:	fba2 2303 	umull	r2, r3, r2, r3
 800704e:	095b      	lsrs	r3, r3, #5
 8007050:	f003 020f 	and.w	r2, r3, #15
 8007054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	4422      	add	r2, r4
 800705c:	609a      	str	r2, [r3, #8]
}
 800705e:	bf00      	nop
 8007060:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007064:	46bd      	mov	sp, r7
 8007066:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800706a:	bf00      	nop
 800706c:	51eb851f 	.word	0x51eb851f

08007070 <__NVIC_SetPriority>:
{
 8007070:	b480      	push	{r7}
 8007072:	b083      	sub	sp, #12
 8007074:	af00      	add	r7, sp, #0
 8007076:	4603      	mov	r3, r0
 8007078:	6039      	str	r1, [r7, #0]
 800707a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800707c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007080:	2b00      	cmp	r3, #0
 8007082:	db0a      	blt.n	800709a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	b2da      	uxtb	r2, r3
 8007088:	490c      	ldr	r1, [pc, #48]	; (80070bc <__NVIC_SetPriority+0x4c>)
 800708a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800708e:	0112      	lsls	r2, r2, #4
 8007090:	b2d2      	uxtb	r2, r2
 8007092:	440b      	add	r3, r1
 8007094:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007098:	e00a      	b.n	80070b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	b2da      	uxtb	r2, r3
 800709e:	4908      	ldr	r1, [pc, #32]	; (80070c0 <__NVIC_SetPriority+0x50>)
 80070a0:	79fb      	ldrb	r3, [r7, #7]
 80070a2:	f003 030f 	and.w	r3, r3, #15
 80070a6:	3b04      	subs	r3, #4
 80070a8:	0112      	lsls	r2, r2, #4
 80070aa:	b2d2      	uxtb	r2, r2
 80070ac:	440b      	add	r3, r1
 80070ae:	761a      	strb	r2, [r3, #24]
}
 80070b0:	bf00      	nop
 80070b2:	370c      	adds	r7, #12
 80070b4:	46bd      	mov	sp, r7
 80070b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ba:	4770      	bx	lr
 80070bc:	e000e100 	.word	0xe000e100
 80070c0:	e000ed00 	.word	0xe000ed00

080070c4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80070c4:	b580      	push	{r7, lr}
 80070c6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80070c8:	4b05      	ldr	r3, [pc, #20]	; (80070e0 <SysTick_Handler+0x1c>)
 80070ca:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80070cc:	f001 fdaa 	bl	8008c24 <xTaskGetSchedulerState>
 80070d0:	4603      	mov	r3, r0
 80070d2:	2b01      	cmp	r3, #1
 80070d4:	d001      	beq.n	80070da <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80070d6:	f002 fb8f 	bl	80097f8 <xPortSysTickHandler>
  }
}
 80070da:	bf00      	nop
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	e000e010 	.word	0xe000e010

080070e4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80070e4:	b580      	push	{r7, lr}
 80070e6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80070e8:	2100      	movs	r1, #0
 80070ea:	f06f 0004 	mvn.w	r0, #4
 80070ee:	f7ff ffbf 	bl	8007070 <__NVIC_SetPriority>
#endif
}
 80070f2:	bf00      	nop
 80070f4:	bd80      	pop	{r7, pc}
	...

080070f8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80070f8:	b480      	push	{r7}
 80070fa:	b083      	sub	sp, #12
 80070fc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80070fe:	f3ef 8305 	mrs	r3, IPSR
 8007102:	603b      	str	r3, [r7, #0]
  return(result);
 8007104:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800710a:	f06f 0305 	mvn.w	r3, #5
 800710e:	607b      	str	r3, [r7, #4]
 8007110:	e00c      	b.n	800712c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007112:	4b0a      	ldr	r3, [pc, #40]	; (800713c <osKernelInitialize+0x44>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d105      	bne.n	8007126 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800711a:	4b08      	ldr	r3, [pc, #32]	; (800713c <osKernelInitialize+0x44>)
 800711c:	2201      	movs	r2, #1
 800711e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007120:	2300      	movs	r3, #0
 8007122:	607b      	str	r3, [r7, #4]
 8007124:	e002      	b.n	800712c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007126:	f04f 33ff 	mov.w	r3, #4294967295
 800712a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800712c:	687b      	ldr	r3, [r7, #4]
}
 800712e:	4618      	mov	r0, r3
 8007130:	370c      	adds	r7, #12
 8007132:	46bd      	mov	sp, r7
 8007134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007138:	4770      	bx	lr
 800713a:	bf00      	nop
 800713c:	2000058c 	.word	0x2000058c

08007140 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007146:	f3ef 8305 	mrs	r3, IPSR
 800714a:	603b      	str	r3, [r7, #0]
  return(result);
 800714c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800714e:	2b00      	cmp	r3, #0
 8007150:	d003      	beq.n	800715a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007152:	f06f 0305 	mvn.w	r3, #5
 8007156:	607b      	str	r3, [r7, #4]
 8007158:	e010      	b.n	800717c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800715a:	4b0b      	ldr	r3, [pc, #44]	; (8007188 <osKernelStart+0x48>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2b01      	cmp	r3, #1
 8007160:	d109      	bne.n	8007176 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007162:	f7ff ffbf 	bl	80070e4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007166:	4b08      	ldr	r3, [pc, #32]	; (8007188 <osKernelStart+0x48>)
 8007168:	2202      	movs	r2, #2
 800716a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800716c:	f001 f8ec 	bl	8008348 <vTaskStartScheduler>
      stat = osOK;
 8007170:	2300      	movs	r3, #0
 8007172:	607b      	str	r3, [r7, #4]
 8007174:	e002      	b.n	800717c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007176:	f04f 33ff 	mov.w	r3, #4294967295
 800717a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800717c:	687b      	ldr	r3, [r7, #4]
}
 800717e:	4618      	mov	r0, r3
 8007180:	3708      	adds	r7, #8
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	2000058c 	.word	0x2000058c

0800718c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800718c:	b580      	push	{r7, lr}
 800718e:	b082      	sub	sp, #8
 8007190:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007192:	f3ef 8305 	mrs	r3, IPSR
 8007196:	603b      	str	r3, [r7, #0]
  return(result);
 8007198:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800719a:	2b00      	cmp	r3, #0
 800719c:	d003      	beq.n	80071a6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800719e:	f001 f9ff 	bl	80085a0 <xTaskGetTickCountFromISR>
 80071a2:	6078      	str	r0, [r7, #4]
 80071a4:	e002      	b.n	80071ac <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80071a6:	f001 f9eb 	bl	8008580 <xTaskGetTickCount>
 80071aa:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80071ac:	687b      	ldr	r3, [r7, #4]
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3708      	adds	r7, #8
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}

080071b6 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80071b6:	b580      	push	{r7, lr}
 80071b8:	b08e      	sub	sp, #56	; 0x38
 80071ba:	af04      	add	r7, sp, #16
 80071bc:	60f8      	str	r0, [r7, #12]
 80071be:	60b9      	str	r1, [r7, #8]
 80071c0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80071c2:	2300      	movs	r3, #0
 80071c4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071c6:	f3ef 8305 	mrs	r3, IPSR
 80071ca:	617b      	str	r3, [r7, #20]
  return(result);
 80071cc:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80071ce:	2b00      	cmp	r3, #0
 80071d0:	d17e      	bne.n	80072d0 <osThreadNew+0x11a>
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d07b      	beq.n	80072d0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80071d8:	2380      	movs	r3, #128	; 0x80
 80071da:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80071dc:	2318      	movs	r3, #24
 80071de:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80071e0:	2300      	movs	r3, #0
 80071e2:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80071e4:	f04f 33ff 	mov.w	r3, #4294967295
 80071e8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d045      	beq.n	800727c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d002      	beq.n	80071fe <osThreadNew+0x48>
        name = attr->name;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d002      	beq.n	800720c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	699b      	ldr	r3, [r3, #24]
 800720a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d008      	beq.n	8007224 <osThreadNew+0x6e>
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	2b38      	cmp	r3, #56	; 0x38
 8007216:	d805      	bhi.n	8007224 <osThreadNew+0x6e>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	685b      	ldr	r3, [r3, #4]
 800721c:	f003 0301 	and.w	r3, r3, #1
 8007220:	2b00      	cmp	r3, #0
 8007222:	d001      	beq.n	8007228 <osThreadNew+0x72>
        return (NULL);
 8007224:	2300      	movs	r3, #0
 8007226:	e054      	b.n	80072d2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	695b      	ldr	r3, [r3, #20]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d003      	beq.n	8007238 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	695b      	ldr	r3, [r3, #20]
 8007234:	089b      	lsrs	r3, r3, #2
 8007236:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	689b      	ldr	r3, [r3, #8]
 800723c:	2b00      	cmp	r3, #0
 800723e:	d00e      	beq.n	800725e <osThreadNew+0xa8>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	2bbb      	cmp	r3, #187	; 0xbb
 8007246:	d90a      	bls.n	800725e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800724c:	2b00      	cmp	r3, #0
 800724e:	d006      	beq.n	800725e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	695b      	ldr	r3, [r3, #20]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d002      	beq.n	800725e <osThreadNew+0xa8>
        mem = 1;
 8007258:	2301      	movs	r3, #1
 800725a:	61bb      	str	r3, [r7, #24]
 800725c:	e010      	b.n	8007280 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10c      	bne.n	8007280 <osThreadNew+0xca>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d108      	bne.n	8007280 <osThreadNew+0xca>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	691b      	ldr	r3, [r3, #16]
 8007272:	2b00      	cmp	r3, #0
 8007274:	d104      	bne.n	8007280 <osThreadNew+0xca>
          mem = 0;
 8007276:	2300      	movs	r3, #0
 8007278:	61bb      	str	r3, [r7, #24]
 800727a:	e001      	b.n	8007280 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800727c:	2300      	movs	r3, #0
 800727e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007280:	69bb      	ldr	r3, [r7, #24]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d110      	bne.n	80072a8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800728a:	687a      	ldr	r2, [r7, #4]
 800728c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800728e:	9202      	str	r2, [sp, #8]
 8007290:	9301      	str	r3, [sp, #4]
 8007292:	69fb      	ldr	r3, [r7, #28]
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	6a3a      	ldr	r2, [r7, #32]
 800729a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f000 fe1d 	bl	8007edc <xTaskCreateStatic>
 80072a2:	4603      	mov	r3, r0
 80072a4:	613b      	str	r3, [r7, #16]
 80072a6:	e013      	b.n	80072d0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80072a8:	69bb      	ldr	r3, [r7, #24]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d110      	bne.n	80072d0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80072ae:	6a3b      	ldr	r3, [r7, #32]
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	f107 0310 	add.w	r3, r7, #16
 80072b6:	9301      	str	r3, [sp, #4]
 80072b8:	69fb      	ldr	r3, [r7, #28]
 80072ba:	9300      	str	r3, [sp, #0]
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	f000 fe68 	bl	8007f96 <xTaskCreate>
 80072c6:	4603      	mov	r3, r0
 80072c8:	2b01      	cmp	r3, #1
 80072ca:	d001      	beq.n	80072d0 <osThreadNew+0x11a>
            hTask = NULL;
 80072cc:	2300      	movs	r3, #0
 80072ce:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80072d0:	693b      	ldr	r3, [r7, #16]
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3728      	adds	r7, #40	; 0x28
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <osDelayUntil>:
  }

  return (stat);
}

osStatus_t osDelayUntil (uint32_t ticks) {
 80072da:	b580      	push	{r7, lr}
 80072dc:	b086      	sub	sp, #24
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072e2:	f3ef 8305 	mrs	r3, IPSR
 80072e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80072e8:	68fb      	ldr	r3, [r7, #12]
  TickType_t tcnt, delay;
  osStatus_t stat;

  if (IS_IRQ()) {
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d003      	beq.n	80072f6 <osDelayUntil+0x1c>
    stat = osErrorISR;
 80072ee:	f06f 0305 	mvn.w	r3, #5
 80072f2:	617b      	str	r3, [r7, #20]
 80072f4:	e019      	b.n	800732a <osDelayUntil+0x50>
  }
  else {
    stat = osOK;
 80072f6:	2300      	movs	r3, #0
 80072f8:	617b      	str	r3, [r7, #20]
    tcnt = xTaskGetTickCount();
 80072fa:	f001 f941 	bl	8008580 <xTaskGetTickCount>
 80072fe:	4603      	mov	r3, r0
 8007300:	60bb      	str	r3, [r7, #8]

    /* Determine remaining number of ticks to delay */
    delay = (TickType_t)ticks - tcnt;
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	613b      	str	r3, [r7, #16]

    /* Check if target tick has not expired */
    if((delay != 0U) && (0 == (delay >> (8 * sizeof(TickType_t) - 1)))) {
 800730a:	693b      	ldr	r3, [r7, #16]
 800730c:	2b00      	cmp	r3, #0
 800730e:	d009      	beq.n	8007324 <osDelayUntil+0x4a>
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	2b00      	cmp	r3, #0
 8007314:	db06      	blt.n	8007324 <osDelayUntil+0x4a>
      vTaskDelayUntil (&tcnt, delay);
 8007316:	f107 0308 	add.w	r3, r7, #8
 800731a:	6939      	ldr	r1, [r7, #16]
 800731c:	4618      	mov	r0, r3
 800731e:	f000 ff95 	bl	800824c <vTaskDelayUntil>
 8007322:	e002      	b.n	800732a <osDelayUntil+0x50>
    }
    else
    {
      /* No delay or already expired */
      stat = osErrorParameter;
 8007324:	f06f 0303 	mvn.w	r3, #3
 8007328:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800732a:	697b      	ldr	r3, [r7, #20]
}
 800732c:	4618      	mov	r0, r3
 800732e:	3718      	adds	r7, #24
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}

08007334 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007334:	b480      	push	{r7}
 8007336:	b085      	sub	sp, #20
 8007338:	af00      	add	r7, sp, #0
 800733a:	60f8      	str	r0, [r7, #12]
 800733c:	60b9      	str	r1, [r7, #8]
 800733e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	4a07      	ldr	r2, [pc, #28]	; (8007360 <vApplicationGetIdleTaskMemory+0x2c>)
 8007344:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	4a06      	ldr	r2, [pc, #24]	; (8007364 <vApplicationGetIdleTaskMemory+0x30>)
 800734a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2280      	movs	r2, #128	; 0x80
 8007350:	601a      	str	r2, [r3, #0]
}
 8007352:	bf00      	nop
 8007354:	3714      	adds	r7, #20
 8007356:	46bd      	mov	sp, r7
 8007358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	20000590 	.word	0x20000590
 8007364:	2000064c 	.word	0x2000064c

08007368 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007368:	b480      	push	{r7}
 800736a:	b085      	sub	sp, #20
 800736c:	af00      	add	r7, sp, #0
 800736e:	60f8      	str	r0, [r7, #12]
 8007370:	60b9      	str	r1, [r7, #8]
 8007372:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	4a07      	ldr	r2, [pc, #28]	; (8007394 <vApplicationGetTimerTaskMemory+0x2c>)
 8007378:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	4a06      	ldr	r2, [pc, #24]	; (8007398 <vApplicationGetTimerTaskMemory+0x30>)
 800737e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007386:	601a      	str	r2, [r3, #0]
}
 8007388:	bf00      	nop
 800738a:	3714      	adds	r7, #20
 800738c:	46bd      	mov	sp, r7
 800738e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007392:	4770      	bx	lr
 8007394:	2000084c 	.word	0x2000084c
 8007398:	20000908 	.word	0x20000908

0800739c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800739c:	b480      	push	{r7}
 800739e:	b083      	sub	sp, #12
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	f103 0208 	add.w	r2, r3, #8
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	f04f 32ff 	mov.w	r2, #4294967295
 80073b4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f103 0208 	add.w	r2, r3, #8
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	f103 0208 	add.w	r2, r3, #8
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80073d0:	bf00      	nop
 80073d2:	370c      	adds	r7, #12
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2200      	movs	r2, #0
 80073e8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80073ea:	bf00      	nop
 80073ec:	370c      	adds	r7, #12
 80073ee:	46bd      	mov	sp, r7
 80073f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f4:	4770      	bx	lr

080073f6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80073f6:	b480      	push	{r7}
 80073f8:	b085      	sub	sp, #20
 80073fa:	af00      	add	r7, sp, #0
 80073fc:	6078      	str	r0, [r7, #4]
 80073fe:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007406:	683b      	ldr	r3, [r7, #0]
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	689a      	ldr	r2, [r3, #8]
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	689b      	ldr	r3, [r3, #8]
 8007418:	683a      	ldr	r2, [r7, #0]
 800741a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	687a      	ldr	r2, [r7, #4]
 8007426:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	1c5a      	adds	r2, r3, #1
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	601a      	str	r2, [r3, #0]
}
 8007432:	bf00      	nop
 8007434:	3714      	adds	r7, #20
 8007436:	46bd      	mov	sp, r7
 8007438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743c:	4770      	bx	lr

0800743e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800743e:	b480      	push	{r7}
 8007440:	b085      	sub	sp, #20
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
 8007446:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007454:	d103      	bne.n	800745e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	691b      	ldr	r3, [r3, #16]
 800745a:	60fb      	str	r3, [r7, #12]
 800745c:	e00c      	b.n	8007478 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	3308      	adds	r3, #8
 8007462:	60fb      	str	r3, [r7, #12]
 8007464:	e002      	b.n	800746c <vListInsert+0x2e>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	60fb      	str	r3, [r7, #12]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	68ba      	ldr	r2, [r7, #8]
 8007474:	429a      	cmp	r2, r3
 8007476:	d2f6      	bcs.n	8007466 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007488:	683b      	ldr	r3, [r7, #0]
 800748a:	68fa      	ldr	r2, [r7, #12]
 800748c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	683a      	ldr	r2, [r7, #0]
 8007492:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	687a      	ldr	r2, [r7, #4]
 8007498:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	1c5a      	adds	r2, r3, #1
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	601a      	str	r2, [r3, #0]
}
 80074a4:	bf00      	nop
 80074a6:	3714      	adds	r7, #20
 80074a8:	46bd      	mov	sp, r7
 80074aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ae:	4770      	bx	lr

080074b0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80074b0:	b480      	push	{r7}
 80074b2:	b085      	sub	sp, #20
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	691b      	ldr	r3, [r3, #16]
 80074bc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685b      	ldr	r3, [r3, #4]
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	6892      	ldr	r2, [r2, #8]
 80074c6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	687a      	ldr	r2, [r7, #4]
 80074ce:	6852      	ldr	r2, [r2, #4]
 80074d0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	687a      	ldr	r2, [r7, #4]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d103      	bne.n	80074e4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	689a      	ldr	r2, [r3, #8]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	1e5a      	subs	r2, r3, #1
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3714      	adds	r7, #20
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr

08007504 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007504:	b580      	push	{r7, lr}
 8007506:	b084      	sub	sp, #16
 8007508:	af00      	add	r7, sp, #0
 800750a:	6078      	str	r0, [r7, #4]
 800750c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d10a      	bne.n	800752e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007518:	f04f 0350 	mov.w	r3, #80	; 0x50
 800751c:	f383 8811 	msr	BASEPRI, r3
 8007520:	f3bf 8f6f 	isb	sy
 8007524:	f3bf 8f4f 	dsb	sy
 8007528:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800752a:	bf00      	nop
 800752c:	e7fe      	b.n	800752c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800752e:	f002 f8d1 	bl	80096d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800753a:	68f9      	ldr	r1, [r7, #12]
 800753c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800753e:	fb01 f303 	mul.w	r3, r1, r3
 8007542:	441a      	add	r2, r3
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800755e:	3b01      	subs	r3, #1
 8007560:	68f9      	ldr	r1, [r7, #12]
 8007562:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007564:	fb01 f303 	mul.w	r3, r1, r3
 8007568:	441a      	add	r2, r3
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	22ff      	movs	r2, #255	; 0xff
 8007572:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	22ff      	movs	r2, #255	; 0xff
 800757a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d114      	bne.n	80075ae <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	691b      	ldr	r3, [r3, #16]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01a      	beq.n	80075c2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	3310      	adds	r3, #16
 8007590:	4618      	mov	r0, r3
 8007592:	f001 f985 	bl	80088a0 <xTaskRemoveFromEventList>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d012      	beq.n	80075c2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800759c:	4b0c      	ldr	r3, [pc, #48]	; (80075d0 <xQueueGenericReset+0xcc>)
 800759e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075a2:	601a      	str	r2, [r3, #0]
 80075a4:	f3bf 8f4f 	dsb	sy
 80075a8:	f3bf 8f6f 	isb	sy
 80075ac:	e009      	b.n	80075c2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	3310      	adds	r3, #16
 80075b2:	4618      	mov	r0, r3
 80075b4:	f7ff fef2 	bl	800739c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	3324      	adds	r3, #36	; 0x24
 80075bc:	4618      	mov	r0, r3
 80075be:	f7ff feed 	bl	800739c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80075c2:	f002 f8b7 	bl	8009734 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80075c6:	2301      	movs	r3, #1
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	3710      	adds	r7, #16
 80075cc:	46bd      	mov	sp, r7
 80075ce:	bd80      	pop	{r7, pc}
 80075d0:	e000ed04 	.word	0xe000ed04

080075d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b08e      	sub	sp, #56	; 0x38
 80075d8:	af02      	add	r7, sp, #8
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]
 80075e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10a      	bne.n	80075fe <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075ec:	f383 8811 	msr	BASEPRI, r3
 80075f0:	f3bf 8f6f 	isb	sy
 80075f4:	f3bf 8f4f 	dsb	sy
 80075f8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80075fa:	bf00      	nop
 80075fc:	e7fe      	b.n	80075fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d10a      	bne.n	800761a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8007604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007608:	f383 8811 	msr	BASEPRI, r3
 800760c:	f3bf 8f6f 	isb	sy
 8007610:	f3bf 8f4f 	dsb	sy
 8007614:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007616:	bf00      	nop
 8007618:	e7fe      	b.n	8007618 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <xQueueGenericCreateStatic+0x52>
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d001      	beq.n	800762a <xQueueGenericCreateStatic+0x56>
 8007626:	2301      	movs	r3, #1
 8007628:	e000      	b.n	800762c <xQueueGenericCreateStatic+0x58>
 800762a:	2300      	movs	r3, #0
 800762c:	2b00      	cmp	r3, #0
 800762e:	d10a      	bne.n	8007646 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007634:	f383 8811 	msr	BASEPRI, r3
 8007638:	f3bf 8f6f 	isb	sy
 800763c:	f3bf 8f4f 	dsb	sy
 8007640:	623b      	str	r3, [r7, #32]
}
 8007642:	bf00      	nop
 8007644:	e7fe      	b.n	8007644 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	2b00      	cmp	r3, #0
 800764a:	d102      	bne.n	8007652 <xQueueGenericCreateStatic+0x7e>
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	2b00      	cmp	r3, #0
 8007650:	d101      	bne.n	8007656 <xQueueGenericCreateStatic+0x82>
 8007652:	2301      	movs	r3, #1
 8007654:	e000      	b.n	8007658 <xQueueGenericCreateStatic+0x84>
 8007656:	2300      	movs	r3, #0
 8007658:	2b00      	cmp	r3, #0
 800765a:	d10a      	bne.n	8007672 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800765c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007660:	f383 8811 	msr	BASEPRI, r3
 8007664:	f3bf 8f6f 	isb	sy
 8007668:	f3bf 8f4f 	dsb	sy
 800766c:	61fb      	str	r3, [r7, #28]
}
 800766e:	bf00      	nop
 8007670:	e7fe      	b.n	8007670 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007672:	2350      	movs	r3, #80	; 0x50
 8007674:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2b50      	cmp	r3, #80	; 0x50
 800767a:	d00a      	beq.n	8007692 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800767c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007680:	f383 8811 	msr	BASEPRI, r3
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	f3bf 8f4f 	dsb	sy
 800768c:	61bb      	str	r3, [r7, #24]
}
 800768e:	bf00      	nop
 8007690:	e7fe      	b.n	8007690 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007692:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00d      	beq.n	80076ba <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800769e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a0:	2201      	movs	r2, #1
 80076a2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80076a6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80076aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ac:	9300      	str	r3, [sp, #0]
 80076ae:	4613      	mov	r3, r2
 80076b0:	687a      	ldr	r2, [r7, #4]
 80076b2:	68b9      	ldr	r1, [r7, #8]
 80076b4:	68f8      	ldr	r0, [r7, #12]
 80076b6:	f000 f805 	bl	80076c4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80076ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80076bc:	4618      	mov	r0, r3
 80076be:	3730      	adds	r7, #48	; 0x30
 80076c0:	46bd      	mov	sp, r7
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b084      	sub	sp, #16
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	60b9      	str	r1, [r7, #8]
 80076ce:	607a      	str	r2, [r7, #4]
 80076d0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80076d2:	68bb      	ldr	r3, [r7, #8]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d103      	bne.n	80076e0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80076d8:	69bb      	ldr	r3, [r7, #24]
 80076da:	69ba      	ldr	r2, [r7, #24]
 80076dc:	601a      	str	r2, [r3, #0]
 80076de:	e002      	b.n	80076e6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80076e0:	69bb      	ldr	r3, [r7, #24]
 80076e2:	687a      	ldr	r2, [r7, #4]
 80076e4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	68fa      	ldr	r2, [r7, #12]
 80076ea:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80076ec:	69bb      	ldr	r3, [r7, #24]
 80076ee:	68ba      	ldr	r2, [r7, #8]
 80076f0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80076f2:	2101      	movs	r1, #1
 80076f4:	69b8      	ldr	r0, [r7, #24]
 80076f6:	f7ff ff05 	bl	8007504 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80076fa:	69bb      	ldr	r3, [r7, #24]
 80076fc:	78fa      	ldrb	r2, [r7, #3]
 80076fe:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007702:	bf00      	nop
 8007704:	3710      	adds	r7, #16
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
	...

0800770c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800770c:	b580      	push	{r7, lr}
 800770e:	b08e      	sub	sp, #56	; 0x38
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
 8007718:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800771a:	2300      	movs	r3, #0
 800771c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007724:	2b00      	cmp	r3, #0
 8007726:	d10a      	bne.n	800773e <xQueueGenericSend+0x32>
	__asm volatile
 8007728:	f04f 0350 	mov.w	r3, #80	; 0x50
 800772c:	f383 8811 	msr	BASEPRI, r3
 8007730:	f3bf 8f6f 	isb	sy
 8007734:	f3bf 8f4f 	dsb	sy
 8007738:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800773a:	bf00      	nop
 800773c:	e7fe      	b.n	800773c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d103      	bne.n	800774c <xQueueGenericSend+0x40>
 8007744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007748:	2b00      	cmp	r3, #0
 800774a:	d101      	bne.n	8007750 <xQueueGenericSend+0x44>
 800774c:	2301      	movs	r3, #1
 800774e:	e000      	b.n	8007752 <xQueueGenericSend+0x46>
 8007750:	2300      	movs	r3, #0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d10a      	bne.n	800776c <xQueueGenericSend+0x60>
	__asm volatile
 8007756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800775a:	f383 8811 	msr	BASEPRI, r3
 800775e:	f3bf 8f6f 	isb	sy
 8007762:	f3bf 8f4f 	dsb	sy
 8007766:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007768:	bf00      	nop
 800776a:	e7fe      	b.n	800776a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	2b02      	cmp	r3, #2
 8007770:	d103      	bne.n	800777a <xQueueGenericSend+0x6e>
 8007772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007776:	2b01      	cmp	r3, #1
 8007778:	d101      	bne.n	800777e <xQueueGenericSend+0x72>
 800777a:	2301      	movs	r3, #1
 800777c:	e000      	b.n	8007780 <xQueueGenericSend+0x74>
 800777e:	2300      	movs	r3, #0
 8007780:	2b00      	cmp	r3, #0
 8007782:	d10a      	bne.n	800779a <xQueueGenericSend+0x8e>
	__asm volatile
 8007784:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007788:	f383 8811 	msr	BASEPRI, r3
 800778c:	f3bf 8f6f 	isb	sy
 8007790:	f3bf 8f4f 	dsb	sy
 8007794:	623b      	str	r3, [r7, #32]
}
 8007796:	bf00      	nop
 8007798:	e7fe      	b.n	8007798 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800779a:	f001 fa43 	bl	8008c24 <xTaskGetSchedulerState>
 800779e:	4603      	mov	r3, r0
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d102      	bne.n	80077aa <xQueueGenericSend+0x9e>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d101      	bne.n	80077ae <xQueueGenericSend+0xa2>
 80077aa:	2301      	movs	r3, #1
 80077ac:	e000      	b.n	80077b0 <xQueueGenericSend+0xa4>
 80077ae:	2300      	movs	r3, #0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d10a      	bne.n	80077ca <xQueueGenericSend+0xbe>
	__asm volatile
 80077b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077b8:	f383 8811 	msr	BASEPRI, r3
 80077bc:	f3bf 8f6f 	isb	sy
 80077c0:	f3bf 8f4f 	dsb	sy
 80077c4:	61fb      	str	r3, [r7, #28]
}
 80077c6:	bf00      	nop
 80077c8:	e7fe      	b.n	80077c8 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80077ca:	f001 ff83 	bl	80096d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80077ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80077d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d302      	bcc.n	80077e0 <xQueueGenericSend+0xd4>
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d129      	bne.n	8007834 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	68b9      	ldr	r1, [r7, #8]
 80077e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80077e6:	f000 fa0b 	bl	8007c00 <prvCopyDataToQueue>
 80077ea:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80077ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d010      	beq.n	8007816 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80077f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077f6:	3324      	adds	r3, #36	; 0x24
 80077f8:	4618      	mov	r0, r3
 80077fa:	f001 f851 	bl	80088a0 <xTaskRemoveFromEventList>
 80077fe:	4603      	mov	r3, r0
 8007800:	2b00      	cmp	r3, #0
 8007802:	d013      	beq.n	800782c <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007804:	4b3f      	ldr	r3, [pc, #252]	; (8007904 <xQueueGenericSend+0x1f8>)
 8007806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800780a:	601a      	str	r2, [r3, #0]
 800780c:	f3bf 8f4f 	dsb	sy
 8007810:	f3bf 8f6f 	isb	sy
 8007814:	e00a      	b.n	800782c <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007816:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007818:	2b00      	cmp	r3, #0
 800781a:	d007      	beq.n	800782c <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800781c:	4b39      	ldr	r3, [pc, #228]	; (8007904 <xQueueGenericSend+0x1f8>)
 800781e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007822:	601a      	str	r2, [r3, #0]
 8007824:	f3bf 8f4f 	dsb	sy
 8007828:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800782c:	f001 ff82 	bl	8009734 <vPortExitCritical>
				return pdPASS;
 8007830:	2301      	movs	r3, #1
 8007832:	e063      	b.n	80078fc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2b00      	cmp	r3, #0
 8007838:	d103      	bne.n	8007842 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800783a:	f001 ff7b 	bl	8009734 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800783e:	2300      	movs	r3, #0
 8007840:	e05c      	b.n	80078fc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007842:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007844:	2b00      	cmp	r3, #0
 8007846:	d106      	bne.n	8007856 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007848:	f107 0314 	add.w	r3, r7, #20
 800784c:	4618      	mov	r0, r3
 800784e:	f001 f88b 	bl	8008968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007852:	2301      	movs	r3, #1
 8007854:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007856:	f001 ff6d 	bl	8009734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800785a:	f000 fde5 	bl	8008428 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800785e:	f001 ff39 	bl	80096d4 <vPortEnterCritical>
 8007862:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007864:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007868:	b25b      	sxtb	r3, r3
 800786a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800786e:	d103      	bne.n	8007878 <xQueueGenericSend+0x16c>
 8007870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007872:	2200      	movs	r2, #0
 8007874:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007878:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800787a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800787e:	b25b      	sxtb	r3, r3
 8007880:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007884:	d103      	bne.n	800788e <xQueueGenericSend+0x182>
 8007886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007888:	2200      	movs	r2, #0
 800788a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800788e:	f001 ff51 	bl	8009734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007892:	1d3a      	adds	r2, r7, #4
 8007894:	f107 0314 	add.w	r3, r7, #20
 8007898:	4611      	mov	r1, r2
 800789a:	4618      	mov	r0, r3
 800789c:	f001 f87a 	bl	8008994 <xTaskCheckForTimeOut>
 80078a0:	4603      	mov	r3, r0
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d124      	bne.n	80078f0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80078a6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80078a8:	f000 faa2 	bl	8007df0 <prvIsQueueFull>
 80078ac:	4603      	mov	r3, r0
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d018      	beq.n	80078e4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80078b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80078b4:	3310      	adds	r3, #16
 80078b6:	687a      	ldr	r2, [r7, #4]
 80078b8:	4611      	mov	r1, r2
 80078ba:	4618      	mov	r0, r3
 80078bc:	f000 ffa0 	bl	8008800 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80078c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80078c2:	f000 fa2d 	bl	8007d20 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80078c6:	f000 fdbd 	bl	8008444 <xTaskResumeAll>
 80078ca:	4603      	mov	r3, r0
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	f47f af7c 	bne.w	80077ca <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80078d2:	4b0c      	ldr	r3, [pc, #48]	; (8007904 <xQueueGenericSend+0x1f8>)
 80078d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80078d8:	601a      	str	r2, [r3, #0]
 80078da:	f3bf 8f4f 	dsb	sy
 80078de:	f3bf 8f6f 	isb	sy
 80078e2:	e772      	b.n	80077ca <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80078e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80078e6:	f000 fa1b 	bl	8007d20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80078ea:	f000 fdab 	bl	8008444 <xTaskResumeAll>
 80078ee:	e76c      	b.n	80077ca <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80078f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80078f2:	f000 fa15 	bl	8007d20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80078f6:	f000 fda5 	bl	8008444 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80078fa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3738      	adds	r7, #56	; 0x38
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}
 8007904:	e000ed04 	.word	0xe000ed04

08007908 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b090      	sub	sp, #64	; 0x40
 800790c:	af00      	add	r7, sp, #0
 800790e:	60f8      	str	r0, [r7, #12]
 8007910:	60b9      	str	r1, [r7, #8]
 8007912:	607a      	str	r2, [r7, #4]
 8007914:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800791a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800791c:	2b00      	cmp	r3, #0
 800791e:	d10a      	bne.n	8007936 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8007920:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007924:	f383 8811 	msr	BASEPRI, r3
 8007928:	f3bf 8f6f 	isb	sy
 800792c:	f3bf 8f4f 	dsb	sy
 8007930:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007932:	bf00      	nop
 8007934:	e7fe      	b.n	8007934 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007936:	68bb      	ldr	r3, [r7, #8]
 8007938:	2b00      	cmp	r3, #0
 800793a:	d103      	bne.n	8007944 <xQueueGenericSendFromISR+0x3c>
 800793c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800793e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007940:	2b00      	cmp	r3, #0
 8007942:	d101      	bne.n	8007948 <xQueueGenericSendFromISR+0x40>
 8007944:	2301      	movs	r3, #1
 8007946:	e000      	b.n	800794a <xQueueGenericSendFromISR+0x42>
 8007948:	2300      	movs	r3, #0
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10a      	bne.n	8007964 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800794e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007960:	bf00      	nop
 8007962:	e7fe      	b.n	8007962 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	2b02      	cmp	r3, #2
 8007968:	d103      	bne.n	8007972 <xQueueGenericSendFromISR+0x6a>
 800796a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800796c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800796e:	2b01      	cmp	r3, #1
 8007970:	d101      	bne.n	8007976 <xQueueGenericSendFromISR+0x6e>
 8007972:	2301      	movs	r3, #1
 8007974:	e000      	b.n	8007978 <xQueueGenericSendFromISR+0x70>
 8007976:	2300      	movs	r3, #0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10a      	bne.n	8007992 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800797c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007980:	f383 8811 	msr	BASEPRI, r3
 8007984:	f3bf 8f6f 	isb	sy
 8007988:	f3bf 8f4f 	dsb	sy
 800798c:	623b      	str	r3, [r7, #32]
}
 800798e:	bf00      	nop
 8007990:	e7fe      	b.n	8007990 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007992:	f001 ff81 	bl	8009898 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007996:	f3ef 8211 	mrs	r2, BASEPRI
 800799a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800799e:	f383 8811 	msr	BASEPRI, r3
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	61fa      	str	r2, [r7, #28]
 80079ac:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80079ae:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80079b0:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80079b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079ba:	429a      	cmp	r2, r3
 80079bc:	d302      	bcc.n	80079c4 <xQueueGenericSendFromISR+0xbc>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	2b02      	cmp	r3, #2
 80079c2:	d12f      	bne.n	8007a24 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80079c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079c6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80079ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079d4:	683a      	ldr	r2, [r7, #0]
 80079d6:	68b9      	ldr	r1, [r7, #8]
 80079d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80079da:	f000 f911 	bl	8007c00 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80079de:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80079e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079e6:	d112      	bne.n	8007a0e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d016      	beq.n	8007a1e <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80079f2:	3324      	adds	r3, #36	; 0x24
 80079f4:	4618      	mov	r0, r3
 80079f6:	f000 ff53 	bl	80088a0 <xTaskRemoveFromEventList>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00e      	beq.n	8007a1e <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d00b      	beq.n	8007a1e <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2201      	movs	r2, #1
 8007a0a:	601a      	str	r2, [r3, #0]
 8007a0c:	e007      	b.n	8007a1e <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a0e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8007a12:	3301      	adds	r3, #1
 8007a14:	b2db      	uxtb	r3, r3
 8007a16:	b25a      	sxtb	r2, r3
 8007a18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007a1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8007a22:	e001      	b.n	8007a28 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007a24:	2300      	movs	r3, #0
 8007a26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007a28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a2a:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007a2c:	697b      	ldr	r3, [r7, #20]
 8007a2e:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007a32:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8007a36:	4618      	mov	r0, r3
 8007a38:	3740      	adds	r7, #64	; 0x40
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	bd80      	pop	{r7, pc}
	...

08007a40 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b08c      	sub	sp, #48	; 0x30
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	60f8      	str	r0, [r7, #12]
 8007a48:	60b9      	str	r1, [r7, #8]
 8007a4a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007a54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d10a      	bne.n	8007a70 <xQueueReceive+0x30>
	__asm volatile
 8007a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a5e:	f383 8811 	msr	BASEPRI, r3
 8007a62:	f3bf 8f6f 	isb	sy
 8007a66:	f3bf 8f4f 	dsb	sy
 8007a6a:	623b      	str	r3, [r7, #32]
}
 8007a6c:	bf00      	nop
 8007a6e:	e7fe      	b.n	8007a6e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007a70:	68bb      	ldr	r3, [r7, #8]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d103      	bne.n	8007a7e <xQueueReceive+0x3e>
 8007a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d101      	bne.n	8007a82 <xQueueReceive+0x42>
 8007a7e:	2301      	movs	r3, #1
 8007a80:	e000      	b.n	8007a84 <xQueueReceive+0x44>
 8007a82:	2300      	movs	r3, #0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d10a      	bne.n	8007a9e <xQueueReceive+0x5e>
	__asm volatile
 8007a88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a8c:	f383 8811 	msr	BASEPRI, r3
 8007a90:	f3bf 8f6f 	isb	sy
 8007a94:	f3bf 8f4f 	dsb	sy
 8007a98:	61fb      	str	r3, [r7, #28]
}
 8007a9a:	bf00      	nop
 8007a9c:	e7fe      	b.n	8007a9c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007a9e:	f001 f8c1 	bl	8008c24 <xTaskGetSchedulerState>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d102      	bne.n	8007aae <xQueueReceive+0x6e>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d101      	bne.n	8007ab2 <xQueueReceive+0x72>
 8007aae:	2301      	movs	r3, #1
 8007ab0:	e000      	b.n	8007ab4 <xQueueReceive+0x74>
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10a      	bne.n	8007ace <xQueueReceive+0x8e>
	__asm volatile
 8007ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007abc:	f383 8811 	msr	BASEPRI, r3
 8007ac0:	f3bf 8f6f 	isb	sy
 8007ac4:	f3bf 8f4f 	dsb	sy
 8007ac8:	61bb      	str	r3, [r7, #24]
}
 8007aca:	bf00      	nop
 8007acc:	e7fe      	b.n	8007acc <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007ace:	f001 fe01 	bl	80096d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ad6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d01f      	beq.n	8007b1e <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ade:	68b9      	ldr	r1, [r7, #8]
 8007ae0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007ae2:	f000 f8f7 	bl	8007cd4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae8:	1e5a      	subs	r2, r3, #1
 8007aea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007aec:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007aee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af0:	691b      	ldr	r3, [r3, #16]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00f      	beq.n	8007b16 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af8:	3310      	adds	r3, #16
 8007afa:	4618      	mov	r0, r3
 8007afc:	f000 fed0 	bl	80088a0 <xTaskRemoveFromEventList>
 8007b00:	4603      	mov	r3, r0
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d007      	beq.n	8007b16 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007b06:	4b3d      	ldr	r3, [pc, #244]	; (8007bfc <xQueueReceive+0x1bc>)
 8007b08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007b0c:	601a      	str	r2, [r3, #0]
 8007b0e:	f3bf 8f4f 	dsb	sy
 8007b12:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007b16:	f001 fe0d 	bl	8009734 <vPortExitCritical>
				return pdPASS;
 8007b1a:	2301      	movs	r3, #1
 8007b1c:	e069      	b.n	8007bf2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d103      	bne.n	8007b2c <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b24:	f001 fe06 	bl	8009734 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	e062      	b.n	8007bf2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d106      	bne.n	8007b40 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b32:	f107 0310 	add.w	r3, r7, #16
 8007b36:	4618      	mov	r0, r3
 8007b38:	f000 ff16 	bl	8008968 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b40:	f001 fdf8 	bl	8009734 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b44:	f000 fc70 	bl	8008428 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b48:	f001 fdc4 	bl	80096d4 <vPortEnterCritical>
 8007b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b4e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007b52:	b25b      	sxtb	r3, r3
 8007b54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b58:	d103      	bne.n	8007b62 <xQueueReceive+0x122>
 8007b5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b64:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007b68:	b25b      	sxtb	r3, r3
 8007b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6e:	d103      	bne.n	8007b78 <xQueueReceive+0x138>
 8007b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b72:	2200      	movs	r2, #0
 8007b74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b78:	f001 fddc 	bl	8009734 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007b7c:	1d3a      	adds	r2, r7, #4
 8007b7e:	f107 0310 	add.w	r3, r7, #16
 8007b82:	4611      	mov	r1, r2
 8007b84:	4618      	mov	r0, r3
 8007b86:	f000 ff05 	bl	8008994 <xTaskCheckForTimeOut>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d123      	bne.n	8007bd8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007b90:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007b92:	f000 f917 	bl	8007dc4 <prvIsQueueEmpty>
 8007b96:	4603      	mov	r3, r0
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d017      	beq.n	8007bcc <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b9e:	3324      	adds	r3, #36	; 0x24
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f000 fe2b 	bl	8008800 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007baa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bac:	f000 f8b8 	bl	8007d20 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007bb0:	f000 fc48 	bl	8008444 <xTaskResumeAll>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d189      	bne.n	8007ace <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8007bba:	4b10      	ldr	r3, [pc, #64]	; (8007bfc <xQueueReceive+0x1bc>)
 8007bbc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007bc0:	601a      	str	r2, [r3, #0]
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	f3bf 8f6f 	isb	sy
 8007bca:	e780      	b.n	8007ace <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007bcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bce:	f000 f8a7 	bl	8007d20 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007bd2:	f000 fc37 	bl	8008444 <xTaskResumeAll>
 8007bd6:	e77a      	b.n	8007ace <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007bd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007bda:	f000 f8a1 	bl	8007d20 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007bde:	f000 fc31 	bl	8008444 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007be2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007be4:	f000 f8ee 	bl	8007dc4 <prvIsQueueEmpty>
 8007be8:	4603      	mov	r3, r0
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	f43f af6f 	beq.w	8007ace <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007bf0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3730      	adds	r7, #48	; 0x30
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	e000ed04 	.word	0xe000ed04

08007c00 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007c00:	b580      	push	{r7, lr}
 8007c02:	b086      	sub	sp, #24
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	60f8      	str	r0, [r7, #12]
 8007c08:	60b9      	str	r1, [r7, #8]
 8007c0a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007c14:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d10d      	bne.n	8007c3a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d14d      	bne.n	8007cc2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f001 f818 	bl	8008c60 <xTaskPriorityDisinherit>
 8007c30:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2200      	movs	r2, #0
 8007c36:	609a      	str	r2, [r3, #8]
 8007c38:	e043      	b.n	8007cc2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d119      	bne.n	8007c74 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6858      	ldr	r0, [r3, #4]
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c48:	461a      	mov	r2, r3
 8007c4a:	68b9      	ldr	r1, [r7, #8]
 8007c4c:	f002 f971 	bl	8009f32 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	685a      	ldr	r2, [r3, #4]
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c58:	441a      	add	r2, r3
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	685a      	ldr	r2, [r3, #4]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	689b      	ldr	r3, [r3, #8]
 8007c66:	429a      	cmp	r2, r3
 8007c68:	d32b      	bcc.n	8007cc2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681a      	ldr	r2, [r3, #0]
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	605a      	str	r2, [r3, #4]
 8007c72:	e026      	b.n	8007cc2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	68d8      	ldr	r0, [r3, #12]
 8007c78:	68fb      	ldr	r3, [r7, #12]
 8007c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	68b9      	ldr	r1, [r7, #8]
 8007c80:	f002 f957 	bl	8009f32 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	68da      	ldr	r2, [r3, #12]
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8c:	425b      	negs	r3, r3
 8007c8e:	441a      	add	r2, r3
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	68da      	ldr	r2, [r3, #12]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	429a      	cmp	r2, r3
 8007c9e:	d207      	bcs.n	8007cb0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	689a      	ldr	r2, [r3, #8]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca8:	425b      	negs	r3, r3
 8007caa:	441a      	add	r2, r3
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2b02      	cmp	r3, #2
 8007cb4:	d105      	bne.n	8007cc2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d002      	beq.n	8007cc2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	3b01      	subs	r3, #1
 8007cc0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007cc2:	693b      	ldr	r3, [r7, #16]
 8007cc4:	1c5a      	adds	r2, r3, #1
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007cca:	697b      	ldr	r3, [r7, #20]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3718      	adds	r7, #24
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}

08007cd4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007cd4:	b580      	push	{r7, lr}
 8007cd6:	b082      	sub	sp, #8
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d018      	beq.n	8007d18 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	68da      	ldr	r2, [r3, #12]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cee:	441a      	add	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	68da      	ldr	r2, [r3, #12]
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d303      	bcc.n	8007d08 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	68d9      	ldr	r1, [r3, #12]
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d10:	461a      	mov	r2, r3
 8007d12:	6838      	ldr	r0, [r7, #0]
 8007d14:	f002 f90d 	bl	8009f32 <memcpy>
	}
}
 8007d18:	bf00      	nop
 8007d1a:	3708      	adds	r7, #8
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007d28:	f001 fcd4 	bl	80096d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d32:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d34:	e011      	b.n	8007d5a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d012      	beq.n	8007d64 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	3324      	adds	r3, #36	; 0x24
 8007d42:	4618      	mov	r0, r3
 8007d44:	f000 fdac 	bl	80088a0 <xTaskRemoveFromEventList>
 8007d48:	4603      	mov	r3, r0
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d001      	beq.n	8007d52 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007d4e:	f000 fe83 	bl	8008a58 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007d52:	7bfb      	ldrb	r3, [r7, #15]
 8007d54:	3b01      	subs	r3, #1
 8007d56:	b2db      	uxtb	r3, r3
 8007d58:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007d5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	dce9      	bgt.n	8007d36 <prvUnlockQueue+0x16>
 8007d62:	e000      	b.n	8007d66 <prvUnlockQueue+0x46>
					break;
 8007d64:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	22ff      	movs	r2, #255	; 0xff
 8007d6a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007d6e:	f001 fce1 	bl	8009734 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007d72:	f001 fcaf 	bl	80096d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d7c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007d7e:	e011      	b.n	8007da4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	691b      	ldr	r3, [r3, #16]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d012      	beq.n	8007dae <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	3310      	adds	r3, #16
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	f000 fd87 	bl	80088a0 <xTaskRemoveFromEventList>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d001      	beq.n	8007d9c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007d98:	f000 fe5e 	bl	8008a58 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007d9c:	7bbb      	ldrb	r3, [r7, #14]
 8007d9e:	3b01      	subs	r3, #1
 8007da0:	b2db      	uxtb	r3, r3
 8007da2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007da4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	dce9      	bgt.n	8007d80 <prvUnlockQueue+0x60>
 8007dac:	e000      	b.n	8007db0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007dae:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	22ff      	movs	r2, #255	; 0xff
 8007db4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007db8:	f001 fcbc 	bl	8009734 <vPortExitCritical>
}
 8007dbc:	bf00      	nop
 8007dbe:	3710      	adds	r7, #16
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	bd80      	pop	{r7, pc}

08007dc4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b084      	sub	sp, #16
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007dcc:	f001 fc82 	bl	80096d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d102      	bne.n	8007dde <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	60fb      	str	r3, [r7, #12]
 8007ddc:	e001      	b.n	8007de2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007dde:	2300      	movs	r3, #0
 8007de0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007de2:	f001 fca7 	bl	8009734 <vPortExitCritical>

	return xReturn;
 8007de6:	68fb      	ldr	r3, [r7, #12]
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3710      	adds	r7, #16
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007df8:	f001 fc6c 	bl	80096d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007e04:	429a      	cmp	r2, r3
 8007e06:	d102      	bne.n	8007e0e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007e08:	2301      	movs	r3, #1
 8007e0a:	60fb      	str	r3, [r7, #12]
 8007e0c:	e001      	b.n	8007e12 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007e0e:	2300      	movs	r3, #0
 8007e10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007e12:	f001 fc8f 	bl	8009734 <vPortExitCritical>

	return xReturn;
 8007e16:	68fb      	ldr	r3, [r7, #12]
}
 8007e18:	4618      	mov	r0, r3
 8007e1a:	3710      	adds	r7, #16
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}

08007e20 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e2a:	2300      	movs	r3, #0
 8007e2c:	60fb      	str	r3, [r7, #12]
 8007e2e:	e014      	b.n	8007e5a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8007e30:	4a0f      	ldr	r2, [pc, #60]	; (8007e70 <vQueueAddToRegistry+0x50>)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	d10b      	bne.n	8007e54 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007e3c:	490c      	ldr	r1, [pc, #48]	; (8007e70 <vQueueAddToRegistry+0x50>)
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	683a      	ldr	r2, [r7, #0]
 8007e42:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007e46:	4a0a      	ldr	r2, [pc, #40]	; (8007e70 <vQueueAddToRegistry+0x50>)
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	00db      	lsls	r3, r3, #3
 8007e4c:	4413      	add	r3, r2
 8007e4e:	687a      	ldr	r2, [r7, #4]
 8007e50:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007e52:	e006      	b.n	8007e62 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	3301      	adds	r3, #1
 8007e58:	60fb      	str	r3, [r7, #12]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	2b07      	cmp	r3, #7
 8007e5e:	d9e7      	bls.n	8007e30 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007e60:	bf00      	nop
 8007e62:	bf00      	nop
 8007e64:	3714      	adds	r7, #20
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	20000d08 	.word	0x20000d08

08007e74 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b086      	sub	sp, #24
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	60f8      	str	r0, [r7, #12]
 8007e7c:	60b9      	str	r1, [r7, #8]
 8007e7e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007e84:	f001 fc26 	bl	80096d4 <vPortEnterCritical>
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007e8e:	b25b      	sxtb	r3, r3
 8007e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e94:	d103      	bne.n	8007e9e <vQueueWaitForMessageRestricted+0x2a>
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007ea4:	b25b      	sxtb	r3, r3
 8007ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007eaa:	d103      	bne.n	8007eb4 <vQueueWaitForMessageRestricted+0x40>
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007eb4:	f001 fc3e 	bl	8009734 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8007eb8:	697b      	ldr	r3, [r7, #20]
 8007eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d106      	bne.n	8007ece <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8007ec0:	697b      	ldr	r3, [r7, #20]
 8007ec2:	3324      	adds	r3, #36	; 0x24
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	68b9      	ldr	r1, [r7, #8]
 8007ec8:	4618      	mov	r0, r3
 8007eca:	f000 fcbd 	bl	8008848 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8007ece:	6978      	ldr	r0, [r7, #20]
 8007ed0:	f7ff ff26 	bl	8007d20 <prvUnlockQueue>
	}
 8007ed4:	bf00      	nop
 8007ed6:	3718      	adds	r7, #24
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b08e      	sub	sp, #56	; 0x38
 8007ee0:	af04      	add	r7, sp, #16
 8007ee2:	60f8      	str	r0, [r7, #12]
 8007ee4:	60b9      	str	r1, [r7, #8]
 8007ee6:	607a      	str	r2, [r7, #4]
 8007ee8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007eea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10a      	bne.n	8007f06 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	623b      	str	r3, [r7, #32]
}
 8007f02:	bf00      	nop
 8007f04:	e7fe      	b.n	8007f04 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007f06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d10a      	bne.n	8007f22 <xTaskCreateStatic+0x46>
	__asm volatile
 8007f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f10:	f383 8811 	msr	BASEPRI, r3
 8007f14:	f3bf 8f6f 	isb	sy
 8007f18:	f3bf 8f4f 	dsb	sy
 8007f1c:	61fb      	str	r3, [r7, #28]
}
 8007f1e:	bf00      	nop
 8007f20:	e7fe      	b.n	8007f20 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007f22:	23bc      	movs	r3, #188	; 0xbc
 8007f24:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	2bbc      	cmp	r3, #188	; 0xbc
 8007f2a:	d00a      	beq.n	8007f42 <xTaskCreateStatic+0x66>
	__asm volatile
 8007f2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f30:	f383 8811 	msr	BASEPRI, r3
 8007f34:	f3bf 8f6f 	isb	sy
 8007f38:	f3bf 8f4f 	dsb	sy
 8007f3c:	61bb      	str	r3, [r7, #24]
}
 8007f3e:	bf00      	nop
 8007f40:	e7fe      	b.n	8007f40 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007f42:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007f44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d01e      	beq.n	8007f88 <xTaskCreateStatic+0xac>
 8007f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d01b      	beq.n	8007f88 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f52:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f56:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007f58:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f5c:	2202      	movs	r2, #2
 8007f5e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007f62:	2300      	movs	r3, #0
 8007f64:	9303      	str	r3, [sp, #12]
 8007f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f68:	9302      	str	r3, [sp, #8]
 8007f6a:	f107 0314 	add.w	r3, r7, #20
 8007f6e:	9301      	str	r3, [sp, #4]
 8007f70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	687a      	ldr	r2, [r7, #4]
 8007f78:	68b9      	ldr	r1, [r7, #8]
 8007f7a:	68f8      	ldr	r0, [r7, #12]
 8007f7c:	f000 f850 	bl	8008020 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007f80:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007f82:	f000 f8f3 	bl	800816c <prvAddNewTaskToReadyList>
 8007f86:	e001      	b.n	8007f8c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8007f88:	2300      	movs	r3, #0
 8007f8a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007f8c:	697b      	ldr	r3, [r7, #20]
	}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3728      	adds	r7, #40	; 0x28
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}

08007f96 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007f96:	b580      	push	{r7, lr}
 8007f98:	b08c      	sub	sp, #48	; 0x30
 8007f9a:	af04      	add	r7, sp, #16
 8007f9c:	60f8      	str	r0, [r7, #12]
 8007f9e:	60b9      	str	r1, [r7, #8]
 8007fa0:	603b      	str	r3, [r7, #0]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007fa6:	88fb      	ldrh	r3, [r7, #6]
 8007fa8:	009b      	lsls	r3, r3, #2
 8007faa:	4618      	mov	r0, r3
 8007fac:	f001 fcb4 	bl	8009918 <pvPortMalloc>
 8007fb0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d00e      	beq.n	8007fd6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8007fb8:	20bc      	movs	r0, #188	; 0xbc
 8007fba:	f001 fcad 	bl	8009918 <pvPortMalloc>
 8007fbe:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d003      	beq.n	8007fce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007fc6:	69fb      	ldr	r3, [r7, #28]
 8007fc8:	697a      	ldr	r2, [r7, #20]
 8007fca:	631a      	str	r2, [r3, #48]	; 0x30
 8007fcc:	e005      	b.n	8007fda <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007fce:	6978      	ldr	r0, [r7, #20]
 8007fd0:	f001 fd6e 	bl	8009ab0 <vPortFree>
 8007fd4:	e001      	b.n	8007fda <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007fda:	69fb      	ldr	r3, [r7, #28]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d017      	beq.n	8008010 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007fe0:	69fb      	ldr	r3, [r7, #28]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007fe8:	88fa      	ldrh	r2, [r7, #6]
 8007fea:	2300      	movs	r3, #0
 8007fec:	9303      	str	r3, [sp, #12]
 8007fee:	69fb      	ldr	r3, [r7, #28]
 8007ff0:	9302      	str	r3, [sp, #8]
 8007ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ff4:	9301      	str	r3, [sp, #4]
 8007ff6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ff8:	9300      	str	r3, [sp, #0]
 8007ffa:	683b      	ldr	r3, [r7, #0]
 8007ffc:	68b9      	ldr	r1, [r7, #8]
 8007ffe:	68f8      	ldr	r0, [r7, #12]
 8008000:	f000 f80e 	bl	8008020 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008004:	69f8      	ldr	r0, [r7, #28]
 8008006:	f000 f8b1 	bl	800816c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800800a:	2301      	movs	r3, #1
 800800c:	61bb      	str	r3, [r7, #24]
 800800e:	e002      	b.n	8008016 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008010:	f04f 33ff 	mov.w	r3, #4294967295
 8008014:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008016:	69bb      	ldr	r3, [r7, #24]
	}
 8008018:	4618      	mov	r0, r3
 800801a:	3720      	adds	r7, #32
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b088      	sub	sp, #32
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
 800802c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800802e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008030:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	009b      	lsls	r3, r3, #2
 8008036:	461a      	mov	r2, r3
 8008038:	21a5      	movs	r1, #165	; 0xa5
 800803a:	f001 ff88 	bl	8009f4e <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800803e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008040:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008048:	3b01      	subs	r3, #1
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	4413      	add	r3, r2
 800804e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	f023 0307 	bic.w	r3, r3, #7
 8008056:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008058:	69bb      	ldr	r3, [r7, #24]
 800805a:	f003 0307 	and.w	r3, r3, #7
 800805e:	2b00      	cmp	r3, #0
 8008060:	d00a      	beq.n	8008078 <prvInitialiseNewTask+0x58>
	__asm volatile
 8008062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008066:	f383 8811 	msr	BASEPRI, r3
 800806a:	f3bf 8f6f 	isb	sy
 800806e:	f3bf 8f4f 	dsb	sy
 8008072:	617b      	str	r3, [r7, #20]
}
 8008074:	bf00      	nop
 8008076:	e7fe      	b.n	8008076 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008078:	68bb      	ldr	r3, [r7, #8]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d01f      	beq.n	80080be <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800807e:	2300      	movs	r3, #0
 8008080:	61fb      	str	r3, [r7, #28]
 8008082:	e012      	b.n	80080aa <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	69fb      	ldr	r3, [r7, #28]
 8008088:	4413      	add	r3, r2
 800808a:	7819      	ldrb	r1, [r3, #0]
 800808c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800808e:	69fb      	ldr	r3, [r7, #28]
 8008090:	4413      	add	r3, r2
 8008092:	3334      	adds	r3, #52	; 0x34
 8008094:	460a      	mov	r2, r1
 8008096:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008098:	68ba      	ldr	r2, [r7, #8]
 800809a:	69fb      	ldr	r3, [r7, #28]
 800809c:	4413      	add	r3, r2
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d006      	beq.n	80080b2 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	3301      	adds	r3, #1
 80080a8:	61fb      	str	r3, [r7, #28]
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	2b0f      	cmp	r3, #15
 80080ae:	d9e9      	bls.n	8008084 <prvInitialiseNewTask+0x64>
 80080b0:	e000      	b.n	80080b4 <prvInitialiseNewTask+0x94>
			{
				break;
 80080b2:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80080b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080b6:	2200      	movs	r2, #0
 80080b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80080bc:	e003      	b.n	80080c6 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80080be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080c0:	2200      	movs	r2, #0
 80080c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80080c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c8:	2b37      	cmp	r3, #55	; 0x37
 80080ca:	d901      	bls.n	80080d0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80080cc:	2337      	movs	r3, #55	; 0x37
 80080ce:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80080d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080d4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80080d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80080da:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80080dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080de:	2200      	movs	r2, #0
 80080e0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80080e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080e4:	3304      	adds	r3, #4
 80080e6:	4618      	mov	r0, r3
 80080e8:	f7ff f978 	bl	80073dc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80080ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080ee:	3318      	adds	r3, #24
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7ff f973 	bl	80073dc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80080f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80080fa:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80080fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080fe:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008102:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008104:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008106:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008108:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800810a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800810c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800810e:	2200      	movs	r2, #0
 8008110:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008116:	2200      	movs	r2, #0
 8008118:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800811c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800811e:	3354      	adds	r3, #84	; 0x54
 8008120:	2260      	movs	r2, #96	; 0x60
 8008122:	2100      	movs	r1, #0
 8008124:	4618      	mov	r0, r3
 8008126:	f001 ff12 	bl	8009f4e <memset>
 800812a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800812c:	4a0c      	ldr	r2, [pc, #48]	; (8008160 <prvInitialiseNewTask+0x140>)
 800812e:	659a      	str	r2, [r3, #88]	; 0x58
 8008130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008132:	4a0c      	ldr	r2, [pc, #48]	; (8008164 <prvInitialiseNewTask+0x144>)
 8008134:	65da      	str	r2, [r3, #92]	; 0x5c
 8008136:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008138:	4a0b      	ldr	r2, [pc, #44]	; (8008168 <prvInitialiseNewTask+0x148>)
 800813a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800813c:	683a      	ldr	r2, [r7, #0]
 800813e:	68f9      	ldr	r1, [r7, #12]
 8008140:	69b8      	ldr	r0, [r7, #24]
 8008142:	f001 f99d 	bl	8009480 <pxPortInitialiseStack>
 8008146:	4602      	mov	r2, r0
 8008148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800814a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800814c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800814e:	2b00      	cmp	r3, #0
 8008150:	d002      	beq.n	8008158 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008152:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008154:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008156:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008158:	bf00      	nop
 800815a:	3720      	adds	r7, #32
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}
 8008160:	0800b0f4 	.word	0x0800b0f4
 8008164:	0800b114 	.word	0x0800b114
 8008168:	0800b0d4 	.word	0x0800b0d4

0800816c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b082      	sub	sp, #8
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008174:	f001 faae 	bl	80096d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008178:	4b2d      	ldr	r3, [pc, #180]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	3301      	adds	r3, #1
 800817e:	4a2c      	ldr	r2, [pc, #176]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 8008180:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008182:	4b2c      	ldr	r3, [pc, #176]	; (8008234 <prvAddNewTaskToReadyList+0xc8>)
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d109      	bne.n	800819e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800818a:	4a2a      	ldr	r2, [pc, #168]	; (8008234 <prvAddNewTaskToReadyList+0xc8>)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008190:	4b27      	ldr	r3, [pc, #156]	; (8008230 <prvAddNewTaskToReadyList+0xc4>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2b01      	cmp	r3, #1
 8008196:	d110      	bne.n	80081ba <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008198:	f000 fc82 	bl	8008aa0 <prvInitialiseTaskLists>
 800819c:	e00d      	b.n	80081ba <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800819e:	4b26      	ldr	r3, [pc, #152]	; (8008238 <prvAddNewTaskToReadyList+0xcc>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d109      	bne.n	80081ba <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80081a6:	4b23      	ldr	r3, [pc, #140]	; (8008234 <prvAddNewTaskToReadyList+0xc8>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d802      	bhi.n	80081ba <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80081b4:	4a1f      	ldr	r2, [pc, #124]	; (8008234 <prvAddNewTaskToReadyList+0xc8>)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80081ba:	4b20      	ldr	r3, [pc, #128]	; (800823c <prvAddNewTaskToReadyList+0xd0>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	3301      	adds	r3, #1
 80081c0:	4a1e      	ldr	r2, [pc, #120]	; (800823c <prvAddNewTaskToReadyList+0xd0>)
 80081c2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80081c4:	4b1d      	ldr	r3, [pc, #116]	; (800823c <prvAddNewTaskToReadyList+0xd0>)
 80081c6:	681a      	ldr	r2, [r3, #0]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081d0:	4b1b      	ldr	r3, [pc, #108]	; (8008240 <prvAddNewTaskToReadyList+0xd4>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	429a      	cmp	r2, r3
 80081d6:	d903      	bls.n	80081e0 <prvAddNewTaskToReadyList+0x74>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081dc:	4a18      	ldr	r2, [pc, #96]	; (8008240 <prvAddNewTaskToReadyList+0xd4>)
 80081de:	6013      	str	r3, [r2, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80081e4:	4613      	mov	r3, r2
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	4a15      	ldr	r2, [pc, #84]	; (8008244 <prvAddNewTaskToReadyList+0xd8>)
 80081ee:	441a      	add	r2, r3
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	3304      	adds	r3, #4
 80081f4:	4619      	mov	r1, r3
 80081f6:	4610      	mov	r0, r2
 80081f8:	f7ff f8fd 	bl	80073f6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80081fc:	f001 fa9a 	bl	8009734 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008200:	4b0d      	ldr	r3, [pc, #52]	; (8008238 <prvAddNewTaskToReadyList+0xcc>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00e      	beq.n	8008226 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008208:	4b0a      	ldr	r3, [pc, #40]	; (8008234 <prvAddNewTaskToReadyList+0xc8>)
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008212:	429a      	cmp	r2, r3
 8008214:	d207      	bcs.n	8008226 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008216:	4b0c      	ldr	r3, [pc, #48]	; (8008248 <prvAddNewTaskToReadyList+0xdc>)
 8008218:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800821c:	601a      	str	r2, [r3, #0]
 800821e:	f3bf 8f4f 	dsb	sy
 8008222:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008226:	bf00      	nop
 8008228:	3708      	adds	r7, #8
 800822a:	46bd      	mov	sp, r7
 800822c:	bd80      	pop	{r7, pc}
 800822e:	bf00      	nop
 8008230:	2000121c 	.word	0x2000121c
 8008234:	20000d48 	.word	0x20000d48
 8008238:	20001228 	.word	0x20001228
 800823c:	20001238 	.word	0x20001238
 8008240:	20001224 	.word	0x20001224
 8008244:	20000d4c 	.word	0x20000d4c
 8008248:	e000ed04 	.word	0xe000ed04

0800824c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800824c:	b580      	push	{r7, lr}
 800824e:	b08a      	sub	sp, #40	; 0x28
 8008250:	af00      	add	r7, sp, #0
 8008252:	6078      	str	r0, [r7, #4]
 8008254:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008256:	2300      	movs	r3, #0
 8008258:	627b      	str	r3, [r7, #36]	; 0x24

		configASSERT( pxPreviousWakeTime );
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d10a      	bne.n	8008276 <vTaskDelayUntil+0x2a>
	__asm volatile
 8008260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008264:	f383 8811 	msr	BASEPRI, r3
 8008268:	f3bf 8f6f 	isb	sy
 800826c:	f3bf 8f4f 	dsb	sy
 8008270:	617b      	str	r3, [r7, #20]
}
 8008272:	bf00      	nop
 8008274:	e7fe      	b.n	8008274 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008276:	683b      	ldr	r3, [r7, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d10a      	bne.n	8008292 <vTaskDelayUntil+0x46>
	__asm volatile
 800827c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008280:	f383 8811 	msr	BASEPRI, r3
 8008284:	f3bf 8f6f 	isb	sy
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	613b      	str	r3, [r7, #16]
}
 800828e:	bf00      	nop
 8008290:	e7fe      	b.n	8008290 <vTaskDelayUntil+0x44>
		configASSERT( uxSchedulerSuspended == 0 );
 8008292:	4b2a      	ldr	r3, [pc, #168]	; (800833c <vTaskDelayUntil+0xf0>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d00a      	beq.n	80082b0 <vTaskDelayUntil+0x64>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	60fb      	str	r3, [r7, #12]
}
 80082ac:	bf00      	nop
 80082ae:	e7fe      	b.n	80082ae <vTaskDelayUntil+0x62>

		vTaskSuspendAll();
 80082b0:	f000 f8ba 	bl	8008428 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80082b4:	4b22      	ldr	r3, [pc, #136]	; (8008340 <vTaskDelayUntil+0xf4>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	683a      	ldr	r2, [r7, #0]
 80082c0:	4413      	add	r3, r2
 80082c2:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	6a3a      	ldr	r2, [r7, #32]
 80082ca:	429a      	cmp	r2, r3
 80082cc:	d20b      	bcs.n	80082e6 <vTaskDelayUntil+0x9a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	69fa      	ldr	r2, [r7, #28]
 80082d4:	429a      	cmp	r2, r3
 80082d6:	d211      	bcs.n	80082fc <vTaskDelayUntil+0xb0>
 80082d8:	69fa      	ldr	r2, [r7, #28]
 80082da:	6a3b      	ldr	r3, [r7, #32]
 80082dc:	429a      	cmp	r2, r3
 80082de:	d90d      	bls.n	80082fc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80082e0:	2301      	movs	r3, #1
 80082e2:	627b      	str	r3, [r7, #36]	; 0x24
 80082e4:	e00a      	b.n	80082fc <vTaskDelayUntil+0xb0>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	69fa      	ldr	r2, [r7, #28]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d303      	bcc.n	80082f8 <vTaskDelayUntil+0xac>
 80082f0:	69fa      	ldr	r2, [r7, #28]
 80082f2:	6a3b      	ldr	r3, [r7, #32]
 80082f4:	429a      	cmp	r2, r3
 80082f6:	d901      	bls.n	80082fc <vTaskDelayUntil+0xb0>
				{
					xShouldDelay = pdTRUE;
 80082f8:	2301      	movs	r3, #1
 80082fa:	627b      	str	r3, [r7, #36]	; 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	69fa      	ldr	r2, [r7, #28]
 8008300:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008304:	2b00      	cmp	r3, #0
 8008306:	d006      	beq.n	8008316 <vTaskDelayUntil+0xca>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8008308:	69fa      	ldr	r2, [r7, #28]
 800830a:	6a3b      	ldr	r3, [r7, #32]
 800830c:	1ad3      	subs	r3, r2, r3
 800830e:	2100      	movs	r1, #0
 8008310:	4618      	mov	r0, r3
 8008312:	f000 fd13 	bl	8008d3c <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008316:	f000 f895 	bl	8008444 <xTaskResumeAll>
 800831a:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800831c:	69bb      	ldr	r3, [r7, #24]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d107      	bne.n	8008332 <vTaskDelayUntil+0xe6>
		{
			portYIELD_WITHIN_API();
 8008322:	4b08      	ldr	r3, [pc, #32]	; (8008344 <vTaskDelayUntil+0xf8>)
 8008324:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008328:	601a      	str	r2, [r3, #0]
 800832a:	f3bf 8f4f 	dsb	sy
 800832e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008332:	bf00      	nop
 8008334:	3728      	adds	r7, #40	; 0x28
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	20001244 	.word	0x20001244
 8008340:	20001220 	.word	0x20001220
 8008344:	e000ed04 	.word	0xe000ed04

08008348 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b08a      	sub	sp, #40	; 0x28
 800834c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800834e:	2300      	movs	r3, #0
 8008350:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008352:	2300      	movs	r3, #0
 8008354:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008356:	463a      	mov	r2, r7
 8008358:	1d39      	adds	r1, r7, #4
 800835a:	f107 0308 	add.w	r3, r7, #8
 800835e:	4618      	mov	r0, r3
 8008360:	f7fe ffe8 	bl	8007334 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008364:	6839      	ldr	r1, [r7, #0]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	9202      	str	r2, [sp, #8]
 800836c:	9301      	str	r3, [sp, #4]
 800836e:	2300      	movs	r3, #0
 8008370:	9300      	str	r3, [sp, #0]
 8008372:	2300      	movs	r3, #0
 8008374:	460a      	mov	r2, r1
 8008376:	4924      	ldr	r1, [pc, #144]	; (8008408 <vTaskStartScheduler+0xc0>)
 8008378:	4824      	ldr	r0, [pc, #144]	; (800840c <vTaskStartScheduler+0xc4>)
 800837a:	f7ff fdaf 	bl	8007edc <xTaskCreateStatic>
 800837e:	4603      	mov	r3, r0
 8008380:	4a23      	ldr	r2, [pc, #140]	; (8008410 <vTaskStartScheduler+0xc8>)
 8008382:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008384:	4b22      	ldr	r3, [pc, #136]	; (8008410 <vTaskStartScheduler+0xc8>)
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d002      	beq.n	8008392 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800838c:	2301      	movs	r3, #1
 800838e:	617b      	str	r3, [r7, #20]
 8008390:	e001      	b.n	8008396 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008392:	2300      	movs	r3, #0
 8008394:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008396:	697b      	ldr	r3, [r7, #20]
 8008398:	2b01      	cmp	r3, #1
 800839a:	d102      	bne.n	80083a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800839c:	f000 fd22 	bl	8008de4 <xTimerCreateTimerTask>
 80083a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80083a2:	697b      	ldr	r3, [r7, #20]
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d11b      	bne.n	80083e0 <vTaskStartScheduler+0x98>
	__asm volatile
 80083a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ac:	f383 8811 	msr	BASEPRI, r3
 80083b0:	f3bf 8f6f 	isb	sy
 80083b4:	f3bf 8f4f 	dsb	sy
 80083b8:	613b      	str	r3, [r7, #16]
}
 80083ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80083bc:	4b15      	ldr	r3, [pc, #84]	; (8008414 <vTaskStartScheduler+0xcc>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	3354      	adds	r3, #84	; 0x54
 80083c2:	4a15      	ldr	r2, [pc, #84]	; (8008418 <vTaskStartScheduler+0xd0>)
 80083c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80083c6:	4b15      	ldr	r3, [pc, #84]	; (800841c <vTaskStartScheduler+0xd4>)
 80083c8:	f04f 32ff 	mov.w	r2, #4294967295
 80083cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80083ce:	4b14      	ldr	r3, [pc, #80]	; (8008420 <vTaskStartScheduler+0xd8>)
 80083d0:	2201      	movs	r2, #1
 80083d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80083d4:	4b13      	ldr	r3, [pc, #76]	; (8008424 <vTaskStartScheduler+0xdc>)
 80083d6:	2200      	movs	r2, #0
 80083d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80083da:	f001 f8d9 	bl	8009590 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80083de:	e00e      	b.n	80083fe <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80083e0:	697b      	ldr	r3, [r7, #20]
 80083e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083e6:	d10a      	bne.n	80083fe <vTaskStartScheduler+0xb6>
	__asm volatile
 80083e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083ec:	f383 8811 	msr	BASEPRI, r3
 80083f0:	f3bf 8f6f 	isb	sy
 80083f4:	f3bf 8f4f 	dsb	sy
 80083f8:	60fb      	str	r3, [r7, #12]
}
 80083fa:	bf00      	nop
 80083fc:	e7fe      	b.n	80083fc <vTaskStartScheduler+0xb4>
}
 80083fe:	bf00      	nop
 8008400:	3718      	adds	r7, #24
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}
 8008406:	bf00      	nop
 8008408:	0800afe8 	.word	0x0800afe8
 800840c:	08008a71 	.word	0x08008a71
 8008410:	20001240 	.word	0x20001240
 8008414:	20000d48 	.word	0x20000d48
 8008418:	20000010 	.word	0x20000010
 800841c:	2000123c 	.word	0x2000123c
 8008420:	20001228 	.word	0x20001228
 8008424:	20001220 	.word	0x20001220

08008428 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008428:	b480      	push	{r7}
 800842a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800842c:	4b04      	ldr	r3, [pc, #16]	; (8008440 <vTaskSuspendAll+0x18>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	3301      	adds	r3, #1
 8008432:	4a03      	ldr	r2, [pc, #12]	; (8008440 <vTaskSuspendAll+0x18>)
 8008434:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008436:	bf00      	nop
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	20001244 	.word	0x20001244

08008444 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800844a:	2300      	movs	r3, #0
 800844c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800844e:	2300      	movs	r3, #0
 8008450:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008452:	4b42      	ldr	r3, [pc, #264]	; (800855c <xTaskResumeAll+0x118>)
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d10a      	bne.n	8008470 <xTaskResumeAll+0x2c>
	__asm volatile
 800845a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800845e:	f383 8811 	msr	BASEPRI, r3
 8008462:	f3bf 8f6f 	isb	sy
 8008466:	f3bf 8f4f 	dsb	sy
 800846a:	603b      	str	r3, [r7, #0]
}
 800846c:	bf00      	nop
 800846e:	e7fe      	b.n	800846e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008470:	f001 f930 	bl	80096d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008474:	4b39      	ldr	r3, [pc, #228]	; (800855c <xTaskResumeAll+0x118>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	3b01      	subs	r3, #1
 800847a:	4a38      	ldr	r2, [pc, #224]	; (800855c <xTaskResumeAll+0x118>)
 800847c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800847e:	4b37      	ldr	r3, [pc, #220]	; (800855c <xTaskResumeAll+0x118>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	2b00      	cmp	r3, #0
 8008484:	d162      	bne.n	800854c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008486:	4b36      	ldr	r3, [pc, #216]	; (8008560 <xTaskResumeAll+0x11c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	2b00      	cmp	r3, #0
 800848c:	d05e      	beq.n	800854c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800848e:	e02f      	b.n	80084f0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008490:	4b34      	ldr	r3, [pc, #208]	; (8008564 <xTaskResumeAll+0x120>)
 8008492:	68db      	ldr	r3, [r3, #12]
 8008494:	68db      	ldr	r3, [r3, #12]
 8008496:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	3318      	adds	r3, #24
 800849c:	4618      	mov	r0, r3
 800849e:	f7ff f807 	bl	80074b0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	3304      	adds	r3, #4
 80084a6:	4618      	mov	r0, r3
 80084a8:	f7ff f802 	bl	80074b0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084b0:	4b2d      	ldr	r3, [pc, #180]	; (8008568 <xTaskResumeAll+0x124>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d903      	bls.n	80084c0 <xTaskResumeAll+0x7c>
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084bc:	4a2a      	ldr	r2, [pc, #168]	; (8008568 <xTaskResumeAll+0x124>)
 80084be:	6013      	str	r3, [r2, #0]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084c4:	4613      	mov	r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	4413      	add	r3, r2
 80084ca:	009b      	lsls	r3, r3, #2
 80084cc:	4a27      	ldr	r2, [pc, #156]	; (800856c <xTaskResumeAll+0x128>)
 80084ce:	441a      	add	r2, r3
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3304      	adds	r3, #4
 80084d4:	4619      	mov	r1, r3
 80084d6:	4610      	mov	r0, r2
 80084d8:	f7fe ff8d 	bl	80073f6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084e0:	4b23      	ldr	r3, [pc, #140]	; (8008570 <xTaskResumeAll+0x12c>)
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d302      	bcc.n	80084f0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80084ea:	4b22      	ldr	r3, [pc, #136]	; (8008574 <xTaskResumeAll+0x130>)
 80084ec:	2201      	movs	r2, #1
 80084ee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80084f0:	4b1c      	ldr	r3, [pc, #112]	; (8008564 <xTaskResumeAll+0x120>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d1cb      	bne.n	8008490 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d001      	beq.n	8008502 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80084fe:	f000 fb71 	bl	8008be4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008502:	4b1d      	ldr	r3, [pc, #116]	; (8008578 <xTaskResumeAll+0x134>)
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d010      	beq.n	8008530 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800850e:	f000 f859 	bl	80085c4 <xTaskIncrementTick>
 8008512:	4603      	mov	r3, r0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d002      	beq.n	800851e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8008518:	4b16      	ldr	r3, [pc, #88]	; (8008574 <xTaskResumeAll+0x130>)
 800851a:	2201      	movs	r2, #1
 800851c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	3b01      	subs	r3, #1
 8008522:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d1f1      	bne.n	800850e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800852a:	4b13      	ldr	r3, [pc, #76]	; (8008578 <xTaskResumeAll+0x134>)
 800852c:	2200      	movs	r2, #0
 800852e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008530:	4b10      	ldr	r3, [pc, #64]	; (8008574 <xTaskResumeAll+0x130>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d009      	beq.n	800854c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008538:	2301      	movs	r3, #1
 800853a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800853c:	4b0f      	ldr	r3, [pc, #60]	; (800857c <xTaskResumeAll+0x138>)
 800853e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008542:	601a      	str	r2, [r3, #0]
 8008544:	f3bf 8f4f 	dsb	sy
 8008548:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800854c:	f001 f8f2 	bl	8009734 <vPortExitCritical>

	return xAlreadyYielded;
 8008550:	68bb      	ldr	r3, [r7, #8]
}
 8008552:	4618      	mov	r0, r3
 8008554:	3710      	adds	r7, #16
 8008556:	46bd      	mov	sp, r7
 8008558:	bd80      	pop	{r7, pc}
 800855a:	bf00      	nop
 800855c:	20001244 	.word	0x20001244
 8008560:	2000121c 	.word	0x2000121c
 8008564:	200011dc 	.word	0x200011dc
 8008568:	20001224 	.word	0x20001224
 800856c:	20000d4c 	.word	0x20000d4c
 8008570:	20000d48 	.word	0x20000d48
 8008574:	20001230 	.word	0x20001230
 8008578:	2000122c 	.word	0x2000122c
 800857c:	e000ed04 	.word	0xe000ed04

08008580 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008580:	b480      	push	{r7}
 8008582:	b083      	sub	sp, #12
 8008584:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008586:	4b05      	ldr	r3, [pc, #20]	; (800859c <xTaskGetTickCount+0x1c>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800858c:	687b      	ldr	r3, [r7, #4]
}
 800858e:	4618      	mov	r0, r3
 8008590:	370c      	adds	r7, #12
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr
 800859a:	bf00      	nop
 800859c:	20001220 	.word	0x20001220

080085a0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	b082      	sub	sp, #8
 80085a4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085a6:	f001 f977 	bl	8009898 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80085aa:	2300      	movs	r3, #0
 80085ac:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80085ae:	4b04      	ldr	r3, [pc, #16]	; (80085c0 <xTaskGetTickCountFromISR+0x20>)
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80085b4:	683b      	ldr	r3, [r7, #0]
}
 80085b6:	4618      	mov	r0, r3
 80085b8:	3708      	adds	r7, #8
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}
 80085be:	bf00      	nop
 80085c0:	20001220 	.word	0x20001220

080085c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b086      	sub	sp, #24
 80085c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80085ca:	2300      	movs	r3, #0
 80085cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80085ce:	4b4f      	ldr	r3, [pc, #316]	; (800870c <xTaskIncrementTick+0x148>)
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	f040 808f 	bne.w	80086f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80085d8:	4b4d      	ldr	r3, [pc, #308]	; (8008710 <xTaskIncrementTick+0x14c>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	3301      	adds	r3, #1
 80085de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80085e0:	4a4b      	ldr	r2, [pc, #300]	; (8008710 <xTaskIncrementTick+0x14c>)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80085e6:	693b      	ldr	r3, [r7, #16]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d120      	bne.n	800862e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80085ec:	4b49      	ldr	r3, [pc, #292]	; (8008714 <xTaskIncrementTick+0x150>)
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d00a      	beq.n	800860c <xTaskIncrementTick+0x48>
	__asm volatile
 80085f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085fa:	f383 8811 	msr	BASEPRI, r3
 80085fe:	f3bf 8f6f 	isb	sy
 8008602:	f3bf 8f4f 	dsb	sy
 8008606:	603b      	str	r3, [r7, #0]
}
 8008608:	bf00      	nop
 800860a:	e7fe      	b.n	800860a <xTaskIncrementTick+0x46>
 800860c:	4b41      	ldr	r3, [pc, #260]	; (8008714 <xTaskIncrementTick+0x150>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	60fb      	str	r3, [r7, #12]
 8008612:	4b41      	ldr	r3, [pc, #260]	; (8008718 <xTaskIncrementTick+0x154>)
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	4a3f      	ldr	r2, [pc, #252]	; (8008714 <xTaskIncrementTick+0x150>)
 8008618:	6013      	str	r3, [r2, #0]
 800861a:	4a3f      	ldr	r2, [pc, #252]	; (8008718 <xTaskIncrementTick+0x154>)
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	6013      	str	r3, [r2, #0]
 8008620:	4b3e      	ldr	r3, [pc, #248]	; (800871c <xTaskIncrementTick+0x158>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	3301      	adds	r3, #1
 8008626:	4a3d      	ldr	r2, [pc, #244]	; (800871c <xTaskIncrementTick+0x158>)
 8008628:	6013      	str	r3, [r2, #0]
 800862a:	f000 fadb 	bl	8008be4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800862e:	4b3c      	ldr	r3, [pc, #240]	; (8008720 <xTaskIncrementTick+0x15c>)
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	693a      	ldr	r2, [r7, #16]
 8008634:	429a      	cmp	r2, r3
 8008636:	d349      	bcc.n	80086cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008638:	4b36      	ldr	r3, [pc, #216]	; (8008714 <xTaskIncrementTick+0x150>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	2b00      	cmp	r3, #0
 8008640:	d104      	bne.n	800864c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008642:	4b37      	ldr	r3, [pc, #220]	; (8008720 <xTaskIncrementTick+0x15c>)
 8008644:	f04f 32ff 	mov.w	r2, #4294967295
 8008648:	601a      	str	r2, [r3, #0]
					break;
 800864a:	e03f      	b.n	80086cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800864c:	4b31      	ldr	r3, [pc, #196]	; (8008714 <xTaskIncrementTick+0x150>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	68db      	ldr	r3, [r3, #12]
 8008652:	68db      	ldr	r3, [r3, #12]
 8008654:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008656:	68bb      	ldr	r3, [r7, #8]
 8008658:	685b      	ldr	r3, [r3, #4]
 800865a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800865c:	693a      	ldr	r2, [r7, #16]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	429a      	cmp	r2, r3
 8008662:	d203      	bcs.n	800866c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008664:	4a2e      	ldr	r2, [pc, #184]	; (8008720 <xTaskIncrementTick+0x15c>)
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800866a:	e02f      	b.n	80086cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800866c:	68bb      	ldr	r3, [r7, #8]
 800866e:	3304      	adds	r3, #4
 8008670:	4618      	mov	r0, r3
 8008672:	f7fe ff1d 	bl	80074b0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008676:	68bb      	ldr	r3, [r7, #8]
 8008678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800867a:	2b00      	cmp	r3, #0
 800867c:	d004      	beq.n	8008688 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	3318      	adds	r3, #24
 8008682:	4618      	mov	r0, r3
 8008684:	f7fe ff14 	bl	80074b0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800868c:	4b25      	ldr	r3, [pc, #148]	; (8008724 <xTaskIncrementTick+0x160>)
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	429a      	cmp	r2, r3
 8008692:	d903      	bls.n	800869c <xTaskIncrementTick+0xd8>
 8008694:	68bb      	ldr	r3, [r7, #8]
 8008696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008698:	4a22      	ldr	r2, [pc, #136]	; (8008724 <xTaskIncrementTick+0x160>)
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086a0:	4613      	mov	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	4413      	add	r3, r2
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	4a1f      	ldr	r2, [pc, #124]	; (8008728 <xTaskIncrementTick+0x164>)
 80086aa:	441a      	add	r2, r3
 80086ac:	68bb      	ldr	r3, [r7, #8]
 80086ae:	3304      	adds	r3, #4
 80086b0:	4619      	mov	r1, r3
 80086b2:	4610      	mov	r0, r2
 80086b4:	f7fe fe9f 	bl	80073f6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086bc:	4b1b      	ldr	r3, [pc, #108]	; (800872c <xTaskIncrementTick+0x168>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d3b8      	bcc.n	8008638 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80086c6:	2301      	movs	r3, #1
 80086c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80086ca:	e7b5      	b.n	8008638 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80086cc:	4b17      	ldr	r3, [pc, #92]	; (800872c <xTaskIncrementTick+0x168>)
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086d2:	4915      	ldr	r1, [pc, #84]	; (8008728 <xTaskIncrementTick+0x164>)
 80086d4:	4613      	mov	r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	4413      	add	r3, r2
 80086da:	009b      	lsls	r3, r3, #2
 80086dc:	440b      	add	r3, r1
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d901      	bls.n	80086e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80086e4:	2301      	movs	r3, #1
 80086e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80086e8:	4b11      	ldr	r3, [pc, #68]	; (8008730 <xTaskIncrementTick+0x16c>)
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d007      	beq.n	8008700 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80086f0:	2301      	movs	r3, #1
 80086f2:	617b      	str	r3, [r7, #20]
 80086f4:	e004      	b.n	8008700 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80086f6:	4b0f      	ldr	r3, [pc, #60]	; (8008734 <xTaskIncrementTick+0x170>)
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	3301      	adds	r3, #1
 80086fc:	4a0d      	ldr	r2, [pc, #52]	; (8008734 <xTaskIncrementTick+0x170>)
 80086fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008700:	697b      	ldr	r3, [r7, #20]
}
 8008702:	4618      	mov	r0, r3
 8008704:	3718      	adds	r7, #24
 8008706:	46bd      	mov	sp, r7
 8008708:	bd80      	pop	{r7, pc}
 800870a:	bf00      	nop
 800870c:	20001244 	.word	0x20001244
 8008710:	20001220 	.word	0x20001220
 8008714:	200011d4 	.word	0x200011d4
 8008718:	200011d8 	.word	0x200011d8
 800871c:	20001234 	.word	0x20001234
 8008720:	2000123c 	.word	0x2000123c
 8008724:	20001224 	.word	0x20001224
 8008728:	20000d4c 	.word	0x20000d4c
 800872c:	20000d48 	.word	0x20000d48
 8008730:	20001230 	.word	0x20001230
 8008734:	2000122c 	.word	0x2000122c

08008738 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008738:	b480      	push	{r7}
 800873a:	b085      	sub	sp, #20
 800873c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800873e:	4b2a      	ldr	r3, [pc, #168]	; (80087e8 <vTaskSwitchContext+0xb0>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d003      	beq.n	800874e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008746:	4b29      	ldr	r3, [pc, #164]	; (80087ec <vTaskSwitchContext+0xb4>)
 8008748:	2201      	movs	r2, #1
 800874a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800874c:	e046      	b.n	80087dc <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800874e:	4b27      	ldr	r3, [pc, #156]	; (80087ec <vTaskSwitchContext+0xb4>)
 8008750:	2200      	movs	r2, #0
 8008752:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008754:	4b26      	ldr	r3, [pc, #152]	; (80087f0 <vTaskSwitchContext+0xb8>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	60fb      	str	r3, [r7, #12]
 800875a:	e010      	b.n	800877e <vTaskSwitchContext+0x46>
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d10a      	bne.n	8008778 <vTaskSwitchContext+0x40>
	__asm volatile
 8008762:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008766:	f383 8811 	msr	BASEPRI, r3
 800876a:	f3bf 8f6f 	isb	sy
 800876e:	f3bf 8f4f 	dsb	sy
 8008772:	607b      	str	r3, [r7, #4]
}
 8008774:	bf00      	nop
 8008776:	e7fe      	b.n	8008776 <vTaskSwitchContext+0x3e>
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	3b01      	subs	r3, #1
 800877c:	60fb      	str	r3, [r7, #12]
 800877e:	491d      	ldr	r1, [pc, #116]	; (80087f4 <vTaskSwitchContext+0xbc>)
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	4613      	mov	r3, r2
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	4413      	add	r3, r2
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	440b      	add	r3, r1
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d0e4      	beq.n	800875c <vTaskSwitchContext+0x24>
 8008792:	68fa      	ldr	r2, [r7, #12]
 8008794:	4613      	mov	r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	4413      	add	r3, r2
 800879a:	009b      	lsls	r3, r3, #2
 800879c:	4a15      	ldr	r2, [pc, #84]	; (80087f4 <vTaskSwitchContext+0xbc>)
 800879e:	4413      	add	r3, r2
 80087a0:	60bb      	str	r3, [r7, #8]
 80087a2:	68bb      	ldr	r3, [r7, #8]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	685a      	ldr	r2, [r3, #4]
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	605a      	str	r2, [r3, #4]
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	685a      	ldr	r2, [r3, #4]
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	3308      	adds	r3, #8
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d104      	bne.n	80087c2 <vTaskSwitchContext+0x8a>
 80087b8:	68bb      	ldr	r3, [r7, #8]
 80087ba:	685b      	ldr	r3, [r3, #4]
 80087bc:	685a      	ldr	r2, [r3, #4]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	605a      	str	r2, [r3, #4]
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	685b      	ldr	r3, [r3, #4]
 80087c6:	68db      	ldr	r3, [r3, #12]
 80087c8:	4a0b      	ldr	r2, [pc, #44]	; (80087f8 <vTaskSwitchContext+0xc0>)
 80087ca:	6013      	str	r3, [r2, #0]
 80087cc:	4a08      	ldr	r2, [pc, #32]	; (80087f0 <vTaskSwitchContext+0xb8>)
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80087d2:	4b09      	ldr	r3, [pc, #36]	; (80087f8 <vTaskSwitchContext+0xc0>)
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	3354      	adds	r3, #84	; 0x54
 80087d8:	4a08      	ldr	r2, [pc, #32]	; (80087fc <vTaskSwitchContext+0xc4>)
 80087da:	6013      	str	r3, [r2, #0]
}
 80087dc:	bf00      	nop
 80087de:	3714      	adds	r7, #20
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr
 80087e8:	20001244 	.word	0x20001244
 80087ec:	20001230 	.word	0x20001230
 80087f0:	20001224 	.word	0x20001224
 80087f4:	20000d4c 	.word	0x20000d4c
 80087f8:	20000d48 	.word	0x20000d48
 80087fc:	20000010 	.word	0x20000010

08008800 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b084      	sub	sp, #16
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d10a      	bne.n	8008826 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8008810:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008814:	f383 8811 	msr	BASEPRI, r3
 8008818:	f3bf 8f6f 	isb	sy
 800881c:	f3bf 8f4f 	dsb	sy
 8008820:	60fb      	str	r3, [r7, #12]
}
 8008822:	bf00      	nop
 8008824:	e7fe      	b.n	8008824 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008826:	4b07      	ldr	r3, [pc, #28]	; (8008844 <vTaskPlaceOnEventList+0x44>)
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	3318      	adds	r3, #24
 800882c:	4619      	mov	r1, r3
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f7fe fe05 	bl	800743e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008834:	2101      	movs	r1, #1
 8008836:	6838      	ldr	r0, [r7, #0]
 8008838:	f000 fa80 	bl	8008d3c <prvAddCurrentTaskToDelayedList>
}
 800883c:	bf00      	nop
 800883e:	3710      	adds	r7, #16
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}
 8008844:	20000d48 	.word	0x20000d48

08008848 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008848:	b580      	push	{r7, lr}
 800884a:	b086      	sub	sp, #24
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	60b9      	str	r1, [r7, #8]
 8008852:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d10a      	bne.n	8008870 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800885a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800885e:	f383 8811 	msr	BASEPRI, r3
 8008862:	f3bf 8f6f 	isb	sy
 8008866:	f3bf 8f4f 	dsb	sy
 800886a:	617b      	str	r3, [r7, #20]
}
 800886c:	bf00      	nop
 800886e:	e7fe      	b.n	800886e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008870:	4b0a      	ldr	r3, [pc, #40]	; (800889c <vTaskPlaceOnEventListRestricted+0x54>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	3318      	adds	r3, #24
 8008876:	4619      	mov	r1, r3
 8008878:	68f8      	ldr	r0, [r7, #12]
 800887a:	f7fe fdbc 	bl	80073f6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d002      	beq.n	800888a <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8008884:	f04f 33ff 	mov.w	r3, #4294967295
 8008888:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800888a:	6879      	ldr	r1, [r7, #4]
 800888c:	68b8      	ldr	r0, [r7, #8]
 800888e:	f000 fa55 	bl	8008d3c <prvAddCurrentTaskToDelayedList>
	}
 8008892:	bf00      	nop
 8008894:	3718      	adds	r7, #24
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop
 800889c:	20000d48 	.word	0x20000d48

080088a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	68db      	ldr	r3, [r3, #12]
 80088ac:	68db      	ldr	r3, [r3, #12]
 80088ae:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d10a      	bne.n	80088cc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80088b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088ba:	f383 8811 	msr	BASEPRI, r3
 80088be:	f3bf 8f6f 	isb	sy
 80088c2:	f3bf 8f4f 	dsb	sy
 80088c6:	60fb      	str	r3, [r7, #12]
}
 80088c8:	bf00      	nop
 80088ca:	e7fe      	b.n	80088ca <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80088cc:	693b      	ldr	r3, [r7, #16]
 80088ce:	3318      	adds	r3, #24
 80088d0:	4618      	mov	r0, r3
 80088d2:	f7fe fded 	bl	80074b0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088d6:	4b1e      	ldr	r3, [pc, #120]	; (8008950 <xTaskRemoveFromEventList+0xb0>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d11d      	bne.n	800891a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80088de:	693b      	ldr	r3, [r7, #16]
 80088e0:	3304      	adds	r3, #4
 80088e2:	4618      	mov	r0, r3
 80088e4:	f7fe fde4 	bl	80074b0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80088e8:	693b      	ldr	r3, [r7, #16]
 80088ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088ec:	4b19      	ldr	r3, [pc, #100]	; (8008954 <xTaskRemoveFromEventList+0xb4>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d903      	bls.n	80088fc <xTaskRemoveFromEventList+0x5c>
 80088f4:	693b      	ldr	r3, [r7, #16]
 80088f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088f8:	4a16      	ldr	r2, [pc, #88]	; (8008954 <xTaskRemoveFromEventList+0xb4>)
 80088fa:	6013      	str	r3, [r2, #0]
 80088fc:	693b      	ldr	r3, [r7, #16]
 80088fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008900:	4613      	mov	r3, r2
 8008902:	009b      	lsls	r3, r3, #2
 8008904:	4413      	add	r3, r2
 8008906:	009b      	lsls	r3, r3, #2
 8008908:	4a13      	ldr	r2, [pc, #76]	; (8008958 <xTaskRemoveFromEventList+0xb8>)
 800890a:	441a      	add	r2, r3
 800890c:	693b      	ldr	r3, [r7, #16]
 800890e:	3304      	adds	r3, #4
 8008910:	4619      	mov	r1, r3
 8008912:	4610      	mov	r0, r2
 8008914:	f7fe fd6f 	bl	80073f6 <vListInsertEnd>
 8008918:	e005      	b.n	8008926 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	3318      	adds	r3, #24
 800891e:	4619      	mov	r1, r3
 8008920:	480e      	ldr	r0, [pc, #56]	; (800895c <xTaskRemoveFromEventList+0xbc>)
 8008922:	f7fe fd68 	bl	80073f6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800892a:	4b0d      	ldr	r3, [pc, #52]	; (8008960 <xTaskRemoveFromEventList+0xc0>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008930:	429a      	cmp	r2, r3
 8008932:	d905      	bls.n	8008940 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008934:	2301      	movs	r3, #1
 8008936:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008938:	4b0a      	ldr	r3, [pc, #40]	; (8008964 <xTaskRemoveFromEventList+0xc4>)
 800893a:	2201      	movs	r2, #1
 800893c:	601a      	str	r2, [r3, #0]
 800893e:	e001      	b.n	8008944 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8008940:	2300      	movs	r3, #0
 8008942:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008944:	697b      	ldr	r3, [r7, #20]
}
 8008946:	4618      	mov	r0, r3
 8008948:	3718      	adds	r7, #24
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}
 800894e:	bf00      	nop
 8008950:	20001244 	.word	0x20001244
 8008954:	20001224 	.word	0x20001224
 8008958:	20000d4c 	.word	0x20000d4c
 800895c:	200011dc 	.word	0x200011dc
 8008960:	20000d48 	.word	0x20000d48
 8008964:	20001230 	.word	0x20001230

08008968 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008970:	4b06      	ldr	r3, [pc, #24]	; (800898c <vTaskInternalSetTimeOutState+0x24>)
 8008972:	681a      	ldr	r2, [r3, #0]
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008978:	4b05      	ldr	r3, [pc, #20]	; (8008990 <vTaskInternalSetTimeOutState+0x28>)
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	605a      	str	r2, [r3, #4]
}
 8008980:	bf00      	nop
 8008982:	370c      	adds	r7, #12
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr
 800898c:	20001234 	.word	0x20001234
 8008990:	20001220 	.word	0x20001220

08008994 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b088      	sub	sp, #32
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d10a      	bne.n	80089ba <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80089a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a8:	f383 8811 	msr	BASEPRI, r3
 80089ac:	f3bf 8f6f 	isb	sy
 80089b0:	f3bf 8f4f 	dsb	sy
 80089b4:	613b      	str	r3, [r7, #16]
}
 80089b6:	bf00      	nop
 80089b8:	e7fe      	b.n	80089b8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80089ba:	683b      	ldr	r3, [r7, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d10a      	bne.n	80089d6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80089c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089c4:	f383 8811 	msr	BASEPRI, r3
 80089c8:	f3bf 8f6f 	isb	sy
 80089cc:	f3bf 8f4f 	dsb	sy
 80089d0:	60fb      	str	r3, [r7, #12]
}
 80089d2:	bf00      	nop
 80089d4:	e7fe      	b.n	80089d4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80089d6:	f000 fe7d 	bl	80096d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80089da:	4b1d      	ldr	r3, [pc, #116]	; (8008a50 <xTaskCheckForTimeOut+0xbc>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	69ba      	ldr	r2, [r7, #24]
 80089e6:	1ad3      	subs	r3, r2, r3
 80089e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80089ea:	683b      	ldr	r3, [r7, #0]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089f2:	d102      	bne.n	80089fa <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80089f4:	2300      	movs	r3, #0
 80089f6:	61fb      	str	r3, [r7, #28]
 80089f8:	e023      	b.n	8008a42 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681a      	ldr	r2, [r3, #0]
 80089fe:	4b15      	ldr	r3, [pc, #84]	; (8008a54 <xTaskCheckForTimeOut+0xc0>)
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	429a      	cmp	r2, r3
 8008a04:	d007      	beq.n	8008a16 <xTaskCheckForTimeOut+0x82>
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	69ba      	ldr	r2, [r7, #24]
 8008a0c:	429a      	cmp	r2, r3
 8008a0e:	d302      	bcc.n	8008a16 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008a10:	2301      	movs	r3, #1
 8008a12:	61fb      	str	r3, [r7, #28]
 8008a14:	e015      	b.n	8008a42 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	697a      	ldr	r2, [r7, #20]
 8008a1c:	429a      	cmp	r2, r3
 8008a1e:	d20b      	bcs.n	8008a38 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008a20:	683b      	ldr	r3, [r7, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	1ad2      	subs	r2, r2, r3
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008a2c:	6878      	ldr	r0, [r7, #4]
 8008a2e:	f7ff ff9b 	bl	8008968 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008a32:	2300      	movs	r3, #0
 8008a34:	61fb      	str	r3, [r7, #28]
 8008a36:	e004      	b.n	8008a42 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	2200      	movs	r2, #0
 8008a3c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008a3e:	2301      	movs	r3, #1
 8008a40:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008a42:	f000 fe77 	bl	8009734 <vPortExitCritical>

	return xReturn;
 8008a46:	69fb      	ldr	r3, [r7, #28]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3720      	adds	r7, #32
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}
 8008a50:	20001220 	.word	0x20001220
 8008a54:	20001234 	.word	0x20001234

08008a58 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008a58:	b480      	push	{r7}
 8008a5a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008a5c:	4b03      	ldr	r3, [pc, #12]	; (8008a6c <vTaskMissedYield+0x14>)
 8008a5e:	2201      	movs	r2, #1
 8008a60:	601a      	str	r2, [r3, #0]
}
 8008a62:	bf00      	nop
 8008a64:	46bd      	mov	sp, r7
 8008a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6a:	4770      	bx	lr
 8008a6c:	20001230 	.word	0x20001230

08008a70 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b082      	sub	sp, #8
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008a78:	f000 f852 	bl	8008b20 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a7c:	4b06      	ldr	r3, [pc, #24]	; (8008a98 <prvIdleTask+0x28>)
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d9f9      	bls.n	8008a78 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008a84:	4b05      	ldr	r3, [pc, #20]	; (8008a9c <prvIdleTask+0x2c>)
 8008a86:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a8a:	601a      	str	r2, [r3, #0]
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008a94:	e7f0      	b.n	8008a78 <prvIdleTask+0x8>
 8008a96:	bf00      	nop
 8008a98:	20000d4c 	.word	0x20000d4c
 8008a9c:	e000ed04 	.word	0xe000ed04

08008aa0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	607b      	str	r3, [r7, #4]
 8008aaa:	e00c      	b.n	8008ac6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008aac:	687a      	ldr	r2, [r7, #4]
 8008aae:	4613      	mov	r3, r2
 8008ab0:	009b      	lsls	r3, r3, #2
 8008ab2:	4413      	add	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	4a12      	ldr	r2, [pc, #72]	; (8008b00 <prvInitialiseTaskLists+0x60>)
 8008ab8:	4413      	add	r3, r2
 8008aba:	4618      	mov	r0, r3
 8008abc:	f7fe fc6e 	bl	800739c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	607b      	str	r3, [r7, #4]
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2b37      	cmp	r3, #55	; 0x37
 8008aca:	d9ef      	bls.n	8008aac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008acc:	480d      	ldr	r0, [pc, #52]	; (8008b04 <prvInitialiseTaskLists+0x64>)
 8008ace:	f7fe fc65 	bl	800739c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008ad2:	480d      	ldr	r0, [pc, #52]	; (8008b08 <prvInitialiseTaskLists+0x68>)
 8008ad4:	f7fe fc62 	bl	800739c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008ad8:	480c      	ldr	r0, [pc, #48]	; (8008b0c <prvInitialiseTaskLists+0x6c>)
 8008ada:	f7fe fc5f 	bl	800739c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008ade:	480c      	ldr	r0, [pc, #48]	; (8008b10 <prvInitialiseTaskLists+0x70>)
 8008ae0:	f7fe fc5c 	bl	800739c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008ae4:	480b      	ldr	r0, [pc, #44]	; (8008b14 <prvInitialiseTaskLists+0x74>)
 8008ae6:	f7fe fc59 	bl	800739c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008aea:	4b0b      	ldr	r3, [pc, #44]	; (8008b18 <prvInitialiseTaskLists+0x78>)
 8008aec:	4a05      	ldr	r2, [pc, #20]	; (8008b04 <prvInitialiseTaskLists+0x64>)
 8008aee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008af0:	4b0a      	ldr	r3, [pc, #40]	; (8008b1c <prvInitialiseTaskLists+0x7c>)
 8008af2:	4a05      	ldr	r2, [pc, #20]	; (8008b08 <prvInitialiseTaskLists+0x68>)
 8008af4:	601a      	str	r2, [r3, #0]
}
 8008af6:	bf00      	nop
 8008af8:	3708      	adds	r7, #8
 8008afa:	46bd      	mov	sp, r7
 8008afc:	bd80      	pop	{r7, pc}
 8008afe:	bf00      	nop
 8008b00:	20000d4c 	.word	0x20000d4c
 8008b04:	200011ac 	.word	0x200011ac
 8008b08:	200011c0 	.word	0x200011c0
 8008b0c:	200011dc 	.word	0x200011dc
 8008b10:	200011f0 	.word	0x200011f0
 8008b14:	20001208 	.word	0x20001208
 8008b18:	200011d4 	.word	0x200011d4
 8008b1c:	200011d8 	.word	0x200011d8

08008b20 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b082      	sub	sp, #8
 8008b24:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b26:	e019      	b.n	8008b5c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008b28:	f000 fdd4 	bl	80096d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b2c:	4b10      	ldr	r3, [pc, #64]	; (8008b70 <prvCheckTasksWaitingTermination+0x50>)
 8008b2e:	68db      	ldr	r3, [r3, #12]
 8008b30:	68db      	ldr	r3, [r3, #12]
 8008b32:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	3304      	adds	r3, #4
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7fe fcb9 	bl	80074b0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008b3e:	4b0d      	ldr	r3, [pc, #52]	; (8008b74 <prvCheckTasksWaitingTermination+0x54>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	3b01      	subs	r3, #1
 8008b44:	4a0b      	ldr	r2, [pc, #44]	; (8008b74 <prvCheckTasksWaitingTermination+0x54>)
 8008b46:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008b48:	4b0b      	ldr	r3, [pc, #44]	; (8008b78 <prvCheckTasksWaitingTermination+0x58>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	3b01      	subs	r3, #1
 8008b4e:	4a0a      	ldr	r2, [pc, #40]	; (8008b78 <prvCheckTasksWaitingTermination+0x58>)
 8008b50:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008b52:	f000 fdef 	bl	8009734 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f000 f810 	bl	8008b7c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008b5c:	4b06      	ldr	r3, [pc, #24]	; (8008b78 <prvCheckTasksWaitingTermination+0x58>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d1e1      	bne.n	8008b28 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008b64:	bf00      	nop
 8008b66:	bf00      	nop
 8008b68:	3708      	adds	r7, #8
 8008b6a:	46bd      	mov	sp, r7
 8008b6c:	bd80      	pop	{r7, pc}
 8008b6e:	bf00      	nop
 8008b70:	200011f0 	.word	0x200011f0
 8008b74:	2000121c 	.word	0x2000121c
 8008b78:	20001204 	.word	0x20001204

08008b7c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	3354      	adds	r3, #84	; 0x54
 8008b88:	4618      	mov	r0, r3
 8008b8a:	f001 fb19 	bl	800a1c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d108      	bne.n	8008baa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	f000 ff87 	bl	8009ab0 <vPortFree>
				vPortFree( pxTCB );
 8008ba2:	6878      	ldr	r0, [r7, #4]
 8008ba4:	f000 ff84 	bl	8009ab0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008ba8:	e018      	b.n	8008bdc <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d103      	bne.n	8008bbc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 ff7b 	bl	8009ab0 <vPortFree>
	}
 8008bba:	e00f      	b.n	8008bdc <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8008bc2:	2b02      	cmp	r3, #2
 8008bc4:	d00a      	beq.n	8008bdc <prvDeleteTCB+0x60>
	__asm volatile
 8008bc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bca:	f383 8811 	msr	BASEPRI, r3
 8008bce:	f3bf 8f6f 	isb	sy
 8008bd2:	f3bf 8f4f 	dsb	sy
 8008bd6:	60fb      	str	r3, [r7, #12]
}
 8008bd8:	bf00      	nop
 8008bda:	e7fe      	b.n	8008bda <prvDeleteTCB+0x5e>
	}
 8008bdc:	bf00      	nop
 8008bde:	3710      	adds	r7, #16
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}

08008be4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008be4:	b480      	push	{r7}
 8008be6:	b083      	sub	sp, #12
 8008be8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008bea:	4b0c      	ldr	r3, [pc, #48]	; (8008c1c <prvResetNextTaskUnblockTime+0x38>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d104      	bne.n	8008bfe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008bf4:	4b0a      	ldr	r3, [pc, #40]	; (8008c20 <prvResetNextTaskUnblockTime+0x3c>)
 8008bf6:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008bfc:	e008      	b.n	8008c10 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bfe:	4b07      	ldr	r3, [pc, #28]	; (8008c1c <prvResetNextTaskUnblockTime+0x38>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	68db      	ldr	r3, [r3, #12]
 8008c04:	68db      	ldr	r3, [r3, #12]
 8008c06:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	685b      	ldr	r3, [r3, #4]
 8008c0c:	4a04      	ldr	r2, [pc, #16]	; (8008c20 <prvResetNextTaskUnblockTime+0x3c>)
 8008c0e:	6013      	str	r3, [r2, #0]
}
 8008c10:	bf00      	nop
 8008c12:	370c      	adds	r7, #12
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr
 8008c1c:	200011d4 	.word	0x200011d4
 8008c20:	2000123c 	.word	0x2000123c

08008c24 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008c2a:	4b0b      	ldr	r3, [pc, #44]	; (8008c58 <xTaskGetSchedulerState+0x34>)
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d102      	bne.n	8008c38 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008c32:	2301      	movs	r3, #1
 8008c34:	607b      	str	r3, [r7, #4]
 8008c36:	e008      	b.n	8008c4a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c38:	4b08      	ldr	r3, [pc, #32]	; (8008c5c <xTaskGetSchedulerState+0x38>)
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d102      	bne.n	8008c46 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008c40:	2302      	movs	r3, #2
 8008c42:	607b      	str	r3, [r7, #4]
 8008c44:	e001      	b.n	8008c4a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008c46:	2300      	movs	r3, #0
 8008c48:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008c4a:	687b      	ldr	r3, [r7, #4]
	}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	370c      	adds	r7, #12
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr
 8008c58:	20001228 	.word	0x20001228
 8008c5c:	20001244 	.word	0x20001244

08008c60 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b086      	sub	sp, #24
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d056      	beq.n	8008d24 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008c76:	4b2e      	ldr	r3, [pc, #184]	; (8008d30 <xTaskPriorityDisinherit+0xd0>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	693a      	ldr	r2, [r7, #16]
 8008c7c:	429a      	cmp	r2, r3
 8008c7e:	d00a      	beq.n	8008c96 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c84:	f383 8811 	msr	BASEPRI, r3
 8008c88:	f3bf 8f6f 	isb	sy
 8008c8c:	f3bf 8f4f 	dsb	sy
 8008c90:	60fb      	str	r3, [r7, #12]
}
 8008c92:	bf00      	nop
 8008c94:	e7fe      	b.n	8008c94 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008c96:	693b      	ldr	r3, [r7, #16]
 8008c98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d10a      	bne.n	8008cb4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8008c9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ca2:	f383 8811 	msr	BASEPRI, r3
 8008ca6:	f3bf 8f6f 	isb	sy
 8008caa:	f3bf 8f4f 	dsb	sy
 8008cae:	60bb      	str	r3, [r7, #8]
}
 8008cb0:	bf00      	nop
 8008cb2:	e7fe      	b.n	8008cb2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cb8:	1e5a      	subs	r2, r3, #1
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008cbe:	693b      	ldr	r3, [r7, #16]
 8008cc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008cc6:	429a      	cmp	r2, r3
 8008cc8:	d02c      	beq.n	8008d24 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d128      	bne.n	8008d24 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	3304      	adds	r3, #4
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7fe fbea 	bl	80074b0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008cdc:	693b      	ldr	r3, [r7, #16]
 8008cde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ce4:	693b      	ldr	r3, [r7, #16]
 8008ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ce8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8008cec:	693b      	ldr	r3, [r7, #16]
 8008cee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008cf0:	693b      	ldr	r3, [r7, #16]
 8008cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cf4:	4b0f      	ldr	r3, [pc, #60]	; (8008d34 <xTaskPriorityDisinherit+0xd4>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	d903      	bls.n	8008d04 <xTaskPriorityDisinherit+0xa4>
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d00:	4a0c      	ldr	r2, [pc, #48]	; (8008d34 <xTaskPriorityDisinherit+0xd4>)
 8008d02:	6013      	str	r3, [r2, #0]
 8008d04:	693b      	ldr	r3, [r7, #16]
 8008d06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d08:	4613      	mov	r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	4413      	add	r3, r2
 8008d0e:	009b      	lsls	r3, r3, #2
 8008d10:	4a09      	ldr	r2, [pc, #36]	; (8008d38 <xTaskPriorityDisinherit+0xd8>)
 8008d12:	441a      	add	r2, r3
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	3304      	adds	r3, #4
 8008d18:	4619      	mov	r1, r3
 8008d1a:	4610      	mov	r0, r2
 8008d1c:	f7fe fb6b 	bl	80073f6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008d20:	2301      	movs	r3, #1
 8008d22:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008d24:	697b      	ldr	r3, [r7, #20]
	}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3718      	adds	r7, #24
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}
 8008d2e:	bf00      	nop
 8008d30:	20000d48 	.word	0x20000d48
 8008d34:	20001224 	.word	0x20001224
 8008d38:	20000d4c 	.word	0x20000d4c

08008d3c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b084      	sub	sp, #16
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008d46:	4b21      	ldr	r3, [pc, #132]	; (8008dcc <prvAddCurrentTaskToDelayedList+0x90>)
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008d4c:	4b20      	ldr	r3, [pc, #128]	; (8008dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	3304      	adds	r3, #4
 8008d52:	4618      	mov	r0, r3
 8008d54:	f7fe fbac 	bl	80074b0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d5e:	d10a      	bne.n	8008d76 <prvAddCurrentTaskToDelayedList+0x3a>
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d007      	beq.n	8008d76 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d66:	4b1a      	ldr	r3, [pc, #104]	; (8008dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	3304      	adds	r3, #4
 8008d6c:	4619      	mov	r1, r3
 8008d6e:	4819      	ldr	r0, [pc, #100]	; (8008dd4 <prvAddCurrentTaskToDelayedList+0x98>)
 8008d70:	f7fe fb41 	bl	80073f6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008d74:	e026      	b.n	8008dc4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008d76:	68fa      	ldr	r2, [r7, #12]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	4413      	add	r3, r2
 8008d7c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008d7e:	4b14      	ldr	r3, [pc, #80]	; (8008dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68ba      	ldr	r2, [r7, #8]
 8008d84:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008d86:	68ba      	ldr	r2, [r7, #8]
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	429a      	cmp	r2, r3
 8008d8c:	d209      	bcs.n	8008da2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008d8e:	4b12      	ldr	r3, [pc, #72]	; (8008dd8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	4b0f      	ldr	r3, [pc, #60]	; (8008dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	3304      	adds	r3, #4
 8008d98:	4619      	mov	r1, r3
 8008d9a:	4610      	mov	r0, r2
 8008d9c:	f7fe fb4f 	bl	800743e <vListInsert>
}
 8008da0:	e010      	b.n	8008dc4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008da2:	4b0e      	ldr	r3, [pc, #56]	; (8008ddc <prvAddCurrentTaskToDelayedList+0xa0>)
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	4b0a      	ldr	r3, [pc, #40]	; (8008dd0 <prvAddCurrentTaskToDelayedList+0x94>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	3304      	adds	r3, #4
 8008dac:	4619      	mov	r1, r3
 8008dae:	4610      	mov	r0, r2
 8008db0:	f7fe fb45 	bl	800743e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008db4:	4b0a      	ldr	r3, [pc, #40]	; (8008de0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	68ba      	ldr	r2, [r7, #8]
 8008dba:	429a      	cmp	r2, r3
 8008dbc:	d202      	bcs.n	8008dc4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008dbe:	4a08      	ldr	r2, [pc, #32]	; (8008de0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008dc0:	68bb      	ldr	r3, [r7, #8]
 8008dc2:	6013      	str	r3, [r2, #0]
}
 8008dc4:	bf00      	nop
 8008dc6:	3710      	adds	r7, #16
 8008dc8:	46bd      	mov	sp, r7
 8008dca:	bd80      	pop	{r7, pc}
 8008dcc:	20001220 	.word	0x20001220
 8008dd0:	20000d48 	.word	0x20000d48
 8008dd4:	20001208 	.word	0x20001208
 8008dd8:	200011d8 	.word	0x200011d8
 8008ddc:	200011d4 	.word	0x200011d4
 8008de0:	2000123c 	.word	0x2000123c

08008de4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008de4:	b580      	push	{r7, lr}
 8008de6:	b08a      	sub	sp, #40	; 0x28
 8008de8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008dea:	2300      	movs	r3, #0
 8008dec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008dee:	f000 fb07 	bl	8009400 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008df2:	4b1c      	ldr	r3, [pc, #112]	; (8008e64 <xTimerCreateTimerTask+0x80>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d021      	beq.n	8008e3e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008dfe:	2300      	movs	r3, #0
 8008e00:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008e02:	1d3a      	adds	r2, r7, #4
 8008e04:	f107 0108 	add.w	r1, r7, #8
 8008e08:	f107 030c 	add.w	r3, r7, #12
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	f7fe faab 	bl	8007368 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008e12:	6879      	ldr	r1, [r7, #4]
 8008e14:	68bb      	ldr	r3, [r7, #8]
 8008e16:	68fa      	ldr	r2, [r7, #12]
 8008e18:	9202      	str	r2, [sp, #8]
 8008e1a:	9301      	str	r3, [sp, #4]
 8008e1c:	2302      	movs	r3, #2
 8008e1e:	9300      	str	r3, [sp, #0]
 8008e20:	2300      	movs	r3, #0
 8008e22:	460a      	mov	r2, r1
 8008e24:	4910      	ldr	r1, [pc, #64]	; (8008e68 <xTimerCreateTimerTask+0x84>)
 8008e26:	4811      	ldr	r0, [pc, #68]	; (8008e6c <xTimerCreateTimerTask+0x88>)
 8008e28:	f7ff f858 	bl	8007edc <xTaskCreateStatic>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	4a10      	ldr	r2, [pc, #64]	; (8008e70 <xTimerCreateTimerTask+0x8c>)
 8008e30:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8008e32:	4b0f      	ldr	r3, [pc, #60]	; (8008e70 <xTimerCreateTimerTask+0x8c>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d001      	beq.n	8008e3e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8008e3e:	697b      	ldr	r3, [r7, #20]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d10a      	bne.n	8008e5a <xTimerCreateTimerTask+0x76>
	__asm volatile
 8008e44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e48:	f383 8811 	msr	BASEPRI, r3
 8008e4c:	f3bf 8f6f 	isb	sy
 8008e50:	f3bf 8f4f 	dsb	sy
 8008e54:	613b      	str	r3, [r7, #16]
}
 8008e56:	bf00      	nop
 8008e58:	e7fe      	b.n	8008e58 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8008e5a:	697b      	ldr	r3, [r7, #20]
}
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	3718      	adds	r7, #24
 8008e60:	46bd      	mov	sp, r7
 8008e62:	bd80      	pop	{r7, pc}
 8008e64:	20001278 	.word	0x20001278
 8008e68:	0800aff0 	.word	0x0800aff0
 8008e6c:	08008fa9 	.word	0x08008fa9
 8008e70:	2000127c 	.word	0x2000127c

08008e74 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b08a      	sub	sp, #40	; 0x28
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	60f8      	str	r0, [r7, #12]
 8008e7c:	60b9      	str	r1, [r7, #8]
 8008e7e:	607a      	str	r2, [r7, #4]
 8008e80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008e82:	2300      	movs	r3, #0
 8008e84:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10a      	bne.n	8008ea2 <xTimerGenericCommand+0x2e>
	__asm volatile
 8008e8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e90:	f383 8811 	msr	BASEPRI, r3
 8008e94:	f3bf 8f6f 	isb	sy
 8008e98:	f3bf 8f4f 	dsb	sy
 8008e9c:	623b      	str	r3, [r7, #32]
}
 8008e9e:	bf00      	nop
 8008ea0:	e7fe      	b.n	8008ea0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008ea2:	4b1a      	ldr	r3, [pc, #104]	; (8008f0c <xTimerGenericCommand+0x98>)
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d02a      	beq.n	8008f00 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008eaa:	68bb      	ldr	r3, [r7, #8]
 8008eac:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	2b05      	cmp	r3, #5
 8008eba:	dc18      	bgt.n	8008eee <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008ebc:	f7ff feb2 	bl	8008c24 <xTaskGetSchedulerState>
 8008ec0:	4603      	mov	r3, r0
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d109      	bne.n	8008eda <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008ec6:	4b11      	ldr	r3, [pc, #68]	; (8008f0c <xTimerGenericCommand+0x98>)
 8008ec8:	6818      	ldr	r0, [r3, #0]
 8008eca:	f107 0110 	add.w	r1, r7, #16
 8008ece:	2300      	movs	r3, #0
 8008ed0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ed2:	f7fe fc1b 	bl	800770c <xQueueGenericSend>
 8008ed6:	6278      	str	r0, [r7, #36]	; 0x24
 8008ed8:	e012      	b.n	8008f00 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008eda:	4b0c      	ldr	r3, [pc, #48]	; (8008f0c <xTimerGenericCommand+0x98>)
 8008edc:	6818      	ldr	r0, [r3, #0]
 8008ede:	f107 0110 	add.w	r1, r7, #16
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	f7fe fc11 	bl	800770c <xQueueGenericSend>
 8008eea:	6278      	str	r0, [r7, #36]	; 0x24
 8008eec:	e008      	b.n	8008f00 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008eee:	4b07      	ldr	r3, [pc, #28]	; (8008f0c <xTimerGenericCommand+0x98>)
 8008ef0:	6818      	ldr	r0, [r3, #0]
 8008ef2:	f107 0110 	add.w	r1, r7, #16
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	683a      	ldr	r2, [r7, #0]
 8008efa:	f7fe fd05 	bl	8007908 <xQueueGenericSendFromISR>
 8008efe:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008f00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8008f02:	4618      	mov	r0, r3
 8008f04:	3728      	adds	r7, #40	; 0x28
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	20001278 	.word	0x20001278

08008f10 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b088      	sub	sp, #32
 8008f14:	af02      	add	r7, sp, #8
 8008f16:	6078      	str	r0, [r7, #4]
 8008f18:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f1a:	4b22      	ldr	r3, [pc, #136]	; (8008fa4 <prvProcessExpiredTimer+0x94>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	68db      	ldr	r3, [r3, #12]
 8008f20:	68db      	ldr	r3, [r3, #12]
 8008f22:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008f24:	697b      	ldr	r3, [r7, #20]
 8008f26:	3304      	adds	r3, #4
 8008f28:	4618      	mov	r0, r3
 8008f2a:	f7fe fac1 	bl	80074b0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f34:	f003 0304 	and.w	r3, r3, #4
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d022      	beq.n	8008f82 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8008f3c:	697b      	ldr	r3, [r7, #20]
 8008f3e:	699a      	ldr	r2, [r3, #24]
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	18d1      	adds	r1, r2, r3
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	683a      	ldr	r2, [r7, #0]
 8008f48:	6978      	ldr	r0, [r7, #20]
 8008f4a:	f000 f8d1 	bl	80090f0 <prvInsertTimerInActiveList>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d01f      	beq.n	8008f94 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008f54:	2300      	movs	r3, #0
 8008f56:	9300      	str	r3, [sp, #0]
 8008f58:	2300      	movs	r3, #0
 8008f5a:	687a      	ldr	r2, [r7, #4]
 8008f5c:	2100      	movs	r1, #0
 8008f5e:	6978      	ldr	r0, [r7, #20]
 8008f60:	f7ff ff88 	bl	8008e74 <xTimerGenericCommand>
 8008f64:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8008f66:	693b      	ldr	r3, [r7, #16]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d113      	bne.n	8008f94 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8008f6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f70:	f383 8811 	msr	BASEPRI, r3
 8008f74:	f3bf 8f6f 	isb	sy
 8008f78:	f3bf 8f4f 	dsb	sy
 8008f7c:	60fb      	str	r3, [r7, #12]
}
 8008f7e:	bf00      	nop
 8008f80:	e7fe      	b.n	8008f80 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8008f88:	f023 0301 	bic.w	r3, r3, #1
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	697b      	ldr	r3, [r7, #20]
 8008f90:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008f94:	697b      	ldr	r3, [r7, #20]
 8008f96:	6a1b      	ldr	r3, [r3, #32]
 8008f98:	6978      	ldr	r0, [r7, #20]
 8008f9a:	4798      	blx	r3
}
 8008f9c:	bf00      	nop
 8008f9e:	3718      	adds	r7, #24
 8008fa0:	46bd      	mov	sp, r7
 8008fa2:	bd80      	pop	{r7, pc}
 8008fa4:	20001270 	.word	0x20001270

08008fa8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b084      	sub	sp, #16
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008fb0:	f107 0308 	add.w	r3, r7, #8
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 f857 	bl	8009068 <prvGetNextExpireTime>
 8008fba:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	4619      	mov	r1, r3
 8008fc0:	68f8      	ldr	r0, [r7, #12]
 8008fc2:	f000 f803 	bl	8008fcc <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008fc6:	f000 f8d5 	bl	8009174 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008fca:	e7f1      	b.n	8008fb0 <prvTimerTask+0x8>

08008fcc <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008fd6:	f7ff fa27 	bl	8008428 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008fda:	f107 0308 	add.w	r3, r7, #8
 8008fde:	4618      	mov	r0, r3
 8008fe0:	f000 f866 	bl	80090b0 <prvSampleTimeNow>
 8008fe4:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d130      	bne.n	800904e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10a      	bne.n	8009008 <prvProcessTimerOrBlockTask+0x3c>
 8008ff2:	687a      	ldr	r2, [r7, #4]
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	429a      	cmp	r2, r3
 8008ff8:	d806      	bhi.n	8009008 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008ffa:	f7ff fa23 	bl	8008444 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008ffe:	68f9      	ldr	r1, [r7, #12]
 8009000:	6878      	ldr	r0, [r7, #4]
 8009002:	f7ff ff85 	bl	8008f10 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009006:	e024      	b.n	8009052 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d008      	beq.n	8009020 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800900e:	4b13      	ldr	r3, [pc, #76]	; (800905c <prvProcessTimerOrBlockTask+0x90>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	2b00      	cmp	r3, #0
 8009016:	d101      	bne.n	800901c <prvProcessTimerOrBlockTask+0x50>
 8009018:	2301      	movs	r3, #1
 800901a:	e000      	b.n	800901e <prvProcessTimerOrBlockTask+0x52>
 800901c:	2300      	movs	r3, #0
 800901e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009020:	4b0f      	ldr	r3, [pc, #60]	; (8009060 <prvProcessTimerOrBlockTask+0x94>)
 8009022:	6818      	ldr	r0, [r3, #0]
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	1ad3      	subs	r3, r2, r3
 800902a:	683a      	ldr	r2, [r7, #0]
 800902c:	4619      	mov	r1, r3
 800902e:	f7fe ff21 	bl	8007e74 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009032:	f7ff fa07 	bl	8008444 <xTaskResumeAll>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d10a      	bne.n	8009052 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800903c:	4b09      	ldr	r3, [pc, #36]	; (8009064 <prvProcessTimerOrBlockTask+0x98>)
 800903e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009042:	601a      	str	r2, [r3, #0]
 8009044:	f3bf 8f4f 	dsb	sy
 8009048:	f3bf 8f6f 	isb	sy
}
 800904c:	e001      	b.n	8009052 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800904e:	f7ff f9f9 	bl	8008444 <xTaskResumeAll>
}
 8009052:	bf00      	nop
 8009054:	3710      	adds	r7, #16
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}
 800905a:	bf00      	nop
 800905c:	20001274 	.word	0x20001274
 8009060:	20001278 	.word	0x20001278
 8009064:	e000ed04 	.word	0xe000ed04

08009068 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009068:	b480      	push	{r7}
 800906a:	b085      	sub	sp, #20
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009070:	4b0e      	ldr	r3, [pc, #56]	; (80090ac <prvGetNextExpireTime+0x44>)
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d101      	bne.n	800907e <prvGetNextExpireTime+0x16>
 800907a:	2201      	movs	r2, #1
 800907c:	e000      	b.n	8009080 <prvGetNextExpireTime+0x18>
 800907e:	2200      	movs	r2, #0
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d105      	bne.n	8009098 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800908c:	4b07      	ldr	r3, [pc, #28]	; (80090ac <prvGetNextExpireTime+0x44>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	68db      	ldr	r3, [r3, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	60fb      	str	r3, [r7, #12]
 8009096:	e001      	b.n	800909c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009098:	2300      	movs	r3, #0
 800909a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800909c:	68fb      	ldr	r3, [r7, #12]
}
 800909e:	4618      	mov	r0, r3
 80090a0:	3714      	adds	r7, #20
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	20001270 	.word	0x20001270

080090b0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b084      	sub	sp, #16
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80090b8:	f7ff fa62 	bl	8008580 <xTaskGetTickCount>
 80090bc:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80090be:	4b0b      	ldr	r3, [pc, #44]	; (80090ec <prvSampleTimeNow+0x3c>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	68fa      	ldr	r2, [r7, #12]
 80090c4:	429a      	cmp	r2, r3
 80090c6:	d205      	bcs.n	80090d4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80090c8:	f000 f936 	bl	8009338 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2201      	movs	r2, #1
 80090d0:	601a      	str	r2, [r3, #0]
 80090d2:	e002      	b.n	80090da <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80090da:	4a04      	ldr	r2, [pc, #16]	; (80090ec <prvSampleTimeNow+0x3c>)
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80090e0:	68fb      	ldr	r3, [r7, #12]
}
 80090e2:	4618      	mov	r0, r3
 80090e4:	3710      	adds	r7, #16
 80090e6:	46bd      	mov	sp, r7
 80090e8:	bd80      	pop	{r7, pc}
 80090ea:	bf00      	nop
 80090ec:	20001280 	.word	0x20001280

080090f0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80090f0:	b580      	push	{r7, lr}
 80090f2:	b086      	sub	sp, #24
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	60f8      	str	r0, [r7, #12]
 80090f8:	60b9      	str	r1, [r7, #8]
 80090fa:	607a      	str	r2, [r7, #4]
 80090fc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80090fe:	2300      	movs	r3, #0
 8009100:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	68ba      	ldr	r2, [r7, #8]
 8009106:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	68fa      	ldr	r2, [r7, #12]
 800910c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800910e:	68ba      	ldr	r2, [r7, #8]
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	429a      	cmp	r2, r3
 8009114:	d812      	bhi.n	800913c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	1ad2      	subs	r2, r2, r3
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	699b      	ldr	r3, [r3, #24]
 8009120:	429a      	cmp	r2, r3
 8009122:	d302      	bcc.n	800912a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009124:	2301      	movs	r3, #1
 8009126:	617b      	str	r3, [r7, #20]
 8009128:	e01b      	b.n	8009162 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800912a:	4b10      	ldr	r3, [pc, #64]	; (800916c <prvInsertTimerInActiveList+0x7c>)
 800912c:	681a      	ldr	r2, [r3, #0]
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	3304      	adds	r3, #4
 8009132:	4619      	mov	r1, r3
 8009134:	4610      	mov	r0, r2
 8009136:	f7fe f982 	bl	800743e <vListInsert>
 800913a:	e012      	b.n	8009162 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	683b      	ldr	r3, [r7, #0]
 8009140:	429a      	cmp	r2, r3
 8009142:	d206      	bcs.n	8009152 <prvInsertTimerInActiveList+0x62>
 8009144:	68ba      	ldr	r2, [r7, #8]
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	429a      	cmp	r2, r3
 800914a:	d302      	bcc.n	8009152 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800914c:	2301      	movs	r3, #1
 800914e:	617b      	str	r3, [r7, #20]
 8009150:	e007      	b.n	8009162 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009152:	4b07      	ldr	r3, [pc, #28]	; (8009170 <prvInsertTimerInActiveList+0x80>)
 8009154:	681a      	ldr	r2, [r3, #0]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	3304      	adds	r3, #4
 800915a:	4619      	mov	r1, r3
 800915c:	4610      	mov	r0, r2
 800915e:	f7fe f96e 	bl	800743e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009162:	697b      	ldr	r3, [r7, #20]
}
 8009164:	4618      	mov	r0, r3
 8009166:	3718      	adds	r7, #24
 8009168:	46bd      	mov	sp, r7
 800916a:	bd80      	pop	{r7, pc}
 800916c:	20001274 	.word	0x20001274
 8009170:	20001270 	.word	0x20001270

08009174 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b08e      	sub	sp, #56	; 0x38
 8009178:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800917a:	e0ca      	b.n	8009312 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	da18      	bge.n	80091b4 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009182:	1d3b      	adds	r3, r7, #4
 8009184:	3304      	adds	r3, #4
 8009186:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009188:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800918a:	2b00      	cmp	r3, #0
 800918c:	d10a      	bne.n	80091a4 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800918e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	61fb      	str	r3, [r7, #28]
}
 80091a0:	bf00      	nop
 80091a2:	e7fe      	b.n	80091a2 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80091a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091aa:	6850      	ldr	r0, [r2, #4]
 80091ac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80091ae:	6892      	ldr	r2, [r2, #8]
 80091b0:	4611      	mov	r1, r2
 80091b2:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	f2c0 80aa 	blt.w	8009310 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80091c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091c2:	695b      	ldr	r3, [r3, #20]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d004      	beq.n	80091d2 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80091c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091ca:	3304      	adds	r3, #4
 80091cc:	4618      	mov	r0, r3
 80091ce:	f7fe f96f 	bl	80074b0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80091d2:	463b      	mov	r3, r7
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7ff ff6b 	bl	80090b0 <prvSampleTimeNow>
 80091da:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	2b09      	cmp	r3, #9
 80091e0:	f200 8097 	bhi.w	8009312 <prvProcessReceivedCommands+0x19e>
 80091e4:	a201      	add	r2, pc, #4	; (adr r2, 80091ec <prvProcessReceivedCommands+0x78>)
 80091e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ea:	bf00      	nop
 80091ec:	08009215 	.word	0x08009215
 80091f0:	08009215 	.word	0x08009215
 80091f4:	08009215 	.word	0x08009215
 80091f8:	08009289 	.word	0x08009289
 80091fc:	0800929d 	.word	0x0800929d
 8009200:	080092e7 	.word	0x080092e7
 8009204:	08009215 	.word	0x08009215
 8009208:	08009215 	.word	0x08009215
 800920c:	08009289 	.word	0x08009289
 8009210:	0800929d 	.word	0x0800929d
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009214:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009216:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800921a:	f043 0301 	orr.w	r3, r3, #1
 800921e:	b2da      	uxtb	r2, r3
 8009220:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009222:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800922a:	699b      	ldr	r3, [r3, #24]
 800922c:	18d1      	adds	r1, r2, r3
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009232:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009234:	f7ff ff5c 	bl	80090f0 <prvInsertTimerInActiveList>
 8009238:	4603      	mov	r3, r0
 800923a:	2b00      	cmp	r3, #0
 800923c:	d069      	beq.n	8009312 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800923e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009240:	6a1b      	ldr	r3, [r3, #32]
 8009242:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009244:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009246:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009248:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800924c:	f003 0304 	and.w	r3, r3, #4
 8009250:	2b00      	cmp	r3, #0
 8009252:	d05e      	beq.n	8009312 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009254:	68ba      	ldr	r2, [r7, #8]
 8009256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009258:	699b      	ldr	r3, [r3, #24]
 800925a:	441a      	add	r2, r3
 800925c:	2300      	movs	r3, #0
 800925e:	9300      	str	r3, [sp, #0]
 8009260:	2300      	movs	r3, #0
 8009262:	2100      	movs	r1, #0
 8009264:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009266:	f7ff fe05 	bl	8008e74 <xTimerGenericCommand>
 800926a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800926c:	6a3b      	ldr	r3, [r7, #32]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d14f      	bne.n	8009312 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8009272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009276:	f383 8811 	msr	BASEPRI, r3
 800927a:	f3bf 8f6f 	isb	sy
 800927e:	f3bf 8f4f 	dsb	sy
 8009282:	61bb      	str	r3, [r7, #24]
}
 8009284:	bf00      	nop
 8009286:	e7fe      	b.n	8009286 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009288:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800928a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800928e:	f023 0301 	bic.w	r3, r3, #1
 8009292:	b2da      	uxtb	r2, r3
 8009294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009296:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800929a:	e03a      	b.n	8009312 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800929c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800929e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092a2:	f043 0301 	orr.w	r3, r3, #1
 80092a6:	b2da      	uxtb	r2, r3
 80092a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80092ae:	68ba      	ldr	r2, [r7, #8]
 80092b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80092b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b6:	699b      	ldr	r3, [r3, #24]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d10a      	bne.n	80092d2 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80092bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c0:	f383 8811 	msr	BASEPRI, r3
 80092c4:	f3bf 8f6f 	isb	sy
 80092c8:	f3bf 8f4f 	dsb	sy
 80092cc:	617b      	str	r3, [r7, #20]
}
 80092ce:	bf00      	nop
 80092d0:	e7fe      	b.n	80092d0 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80092d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d4:	699a      	ldr	r2, [r3, #24]
 80092d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d8:	18d1      	adds	r1, r2, r3
 80092da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092e0:	f7ff ff06 	bl	80090f0 <prvInsertTimerInActiveList>
					break;
 80092e4:	e015      	b.n	8009312 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80092e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80092ec:	f003 0302 	and.w	r3, r3, #2
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d103      	bne.n	80092fc <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80092f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80092f6:	f000 fbdb 	bl	8009ab0 <vPortFree>
 80092fa:	e00a      	b.n	8009312 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80092fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009302:	f023 0301 	bic.w	r3, r3, #1
 8009306:	b2da      	uxtb	r2, r3
 8009308:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800930a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800930e:	e000      	b.n	8009312 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8009310:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009312:	4b08      	ldr	r3, [pc, #32]	; (8009334 <prvProcessReceivedCommands+0x1c0>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	1d39      	adds	r1, r7, #4
 8009318:	2200      	movs	r2, #0
 800931a:	4618      	mov	r0, r3
 800931c:	f7fe fb90 	bl	8007a40 <xQueueReceive>
 8009320:	4603      	mov	r3, r0
 8009322:	2b00      	cmp	r3, #0
 8009324:	f47f af2a 	bne.w	800917c <prvProcessReceivedCommands+0x8>
	}
}
 8009328:	bf00      	nop
 800932a:	bf00      	nop
 800932c:	3730      	adds	r7, #48	; 0x30
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	20001278 	.word	0x20001278

08009338 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b088      	sub	sp, #32
 800933c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800933e:	e048      	b.n	80093d2 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009340:	4b2d      	ldr	r3, [pc, #180]	; (80093f8 <prvSwitchTimerLists+0xc0>)
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	68db      	ldr	r3, [r3, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800934a:	4b2b      	ldr	r3, [pc, #172]	; (80093f8 <prvSwitchTimerLists+0xc0>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	68db      	ldr	r3, [r3, #12]
 8009350:	68db      	ldr	r3, [r3, #12]
 8009352:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	3304      	adds	r3, #4
 8009358:	4618      	mov	r0, r3
 800935a:	f7fe f8a9 	bl	80074b0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	6a1b      	ldr	r3, [r3, #32]
 8009362:	68f8      	ldr	r0, [r7, #12]
 8009364:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800936c:	f003 0304 	and.w	r3, r3, #4
 8009370:	2b00      	cmp	r3, #0
 8009372:	d02e      	beq.n	80093d2 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	699b      	ldr	r3, [r3, #24]
 8009378:	693a      	ldr	r2, [r7, #16]
 800937a:	4413      	add	r3, r2
 800937c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800937e:	68ba      	ldr	r2, [r7, #8]
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	429a      	cmp	r2, r3
 8009384:	d90e      	bls.n	80093a4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	68ba      	ldr	r2, [r7, #8]
 800938a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	68fa      	ldr	r2, [r7, #12]
 8009390:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009392:	4b19      	ldr	r3, [pc, #100]	; (80093f8 <prvSwitchTimerLists+0xc0>)
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	3304      	adds	r3, #4
 800939a:	4619      	mov	r1, r3
 800939c:	4610      	mov	r0, r2
 800939e:	f7fe f84e 	bl	800743e <vListInsert>
 80093a2:	e016      	b.n	80093d2 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80093a4:	2300      	movs	r3, #0
 80093a6:	9300      	str	r3, [sp, #0]
 80093a8:	2300      	movs	r3, #0
 80093aa:	693a      	ldr	r2, [r7, #16]
 80093ac:	2100      	movs	r1, #0
 80093ae:	68f8      	ldr	r0, [r7, #12]
 80093b0:	f7ff fd60 	bl	8008e74 <xTimerGenericCommand>
 80093b4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d10a      	bne.n	80093d2 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80093bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093c0:	f383 8811 	msr	BASEPRI, r3
 80093c4:	f3bf 8f6f 	isb	sy
 80093c8:	f3bf 8f4f 	dsb	sy
 80093cc:	603b      	str	r3, [r7, #0]
}
 80093ce:	bf00      	nop
 80093d0:	e7fe      	b.n	80093d0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80093d2:	4b09      	ldr	r3, [pc, #36]	; (80093f8 <prvSwitchTimerLists+0xc0>)
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d1b1      	bne.n	8009340 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80093dc:	4b06      	ldr	r3, [pc, #24]	; (80093f8 <prvSwitchTimerLists+0xc0>)
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80093e2:	4b06      	ldr	r3, [pc, #24]	; (80093fc <prvSwitchTimerLists+0xc4>)
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	4a04      	ldr	r2, [pc, #16]	; (80093f8 <prvSwitchTimerLists+0xc0>)
 80093e8:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80093ea:	4a04      	ldr	r2, [pc, #16]	; (80093fc <prvSwitchTimerLists+0xc4>)
 80093ec:	697b      	ldr	r3, [r7, #20]
 80093ee:	6013      	str	r3, [r2, #0]
}
 80093f0:	bf00      	nop
 80093f2:	3718      	adds	r7, #24
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	20001270 	.word	0x20001270
 80093fc:	20001274 	.word	0x20001274

08009400 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b082      	sub	sp, #8
 8009404:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009406:	f000 f965 	bl	80096d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800940a:	4b15      	ldr	r3, [pc, #84]	; (8009460 <prvCheckForValidListAndQueue+0x60>)
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	2b00      	cmp	r3, #0
 8009410:	d120      	bne.n	8009454 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8009412:	4814      	ldr	r0, [pc, #80]	; (8009464 <prvCheckForValidListAndQueue+0x64>)
 8009414:	f7fd ffc2 	bl	800739c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009418:	4813      	ldr	r0, [pc, #76]	; (8009468 <prvCheckForValidListAndQueue+0x68>)
 800941a:	f7fd ffbf 	bl	800739c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800941e:	4b13      	ldr	r3, [pc, #76]	; (800946c <prvCheckForValidListAndQueue+0x6c>)
 8009420:	4a10      	ldr	r2, [pc, #64]	; (8009464 <prvCheckForValidListAndQueue+0x64>)
 8009422:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009424:	4b12      	ldr	r3, [pc, #72]	; (8009470 <prvCheckForValidListAndQueue+0x70>)
 8009426:	4a10      	ldr	r2, [pc, #64]	; (8009468 <prvCheckForValidListAndQueue+0x68>)
 8009428:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800942a:	2300      	movs	r3, #0
 800942c:	9300      	str	r3, [sp, #0]
 800942e:	4b11      	ldr	r3, [pc, #68]	; (8009474 <prvCheckForValidListAndQueue+0x74>)
 8009430:	4a11      	ldr	r2, [pc, #68]	; (8009478 <prvCheckForValidListAndQueue+0x78>)
 8009432:	2110      	movs	r1, #16
 8009434:	200a      	movs	r0, #10
 8009436:	f7fe f8cd 	bl	80075d4 <xQueueGenericCreateStatic>
 800943a:	4603      	mov	r3, r0
 800943c:	4a08      	ldr	r2, [pc, #32]	; (8009460 <prvCheckForValidListAndQueue+0x60>)
 800943e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009440:	4b07      	ldr	r3, [pc, #28]	; (8009460 <prvCheckForValidListAndQueue+0x60>)
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d005      	beq.n	8009454 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009448:	4b05      	ldr	r3, [pc, #20]	; (8009460 <prvCheckForValidListAndQueue+0x60>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	490b      	ldr	r1, [pc, #44]	; (800947c <prvCheckForValidListAndQueue+0x7c>)
 800944e:	4618      	mov	r0, r3
 8009450:	f7fe fce6 	bl	8007e20 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009454:	f000 f96e 	bl	8009734 <vPortExitCritical>
}
 8009458:	bf00      	nop
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}
 800945e:	bf00      	nop
 8009460:	20001278 	.word	0x20001278
 8009464:	20001248 	.word	0x20001248
 8009468:	2000125c 	.word	0x2000125c
 800946c:	20001270 	.word	0x20001270
 8009470:	20001274 	.word	0x20001274
 8009474:	20001324 	.word	0x20001324
 8009478:	20001284 	.word	0x20001284
 800947c:	0800aff8 	.word	0x0800aff8

08009480 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009480:	b480      	push	{r7}
 8009482:	b085      	sub	sp, #20
 8009484:	af00      	add	r7, sp, #0
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	3b04      	subs	r3, #4
 8009490:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009498:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	3b04      	subs	r3, #4
 800949e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	f023 0201 	bic.w	r2, r3, #1
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	3b04      	subs	r3, #4
 80094ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80094b0:	4a0c      	ldr	r2, [pc, #48]	; (80094e4 <pxPortInitialiseStack+0x64>)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	3b14      	subs	r3, #20
 80094ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80094bc:	687a      	ldr	r2, [r7, #4]
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	3b04      	subs	r3, #4
 80094c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f06f 0202 	mvn.w	r2, #2
 80094ce:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	3b20      	subs	r3, #32
 80094d4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80094d6:	68fb      	ldr	r3, [r7, #12]
}
 80094d8:	4618      	mov	r0, r3
 80094da:	3714      	adds	r7, #20
 80094dc:	46bd      	mov	sp, r7
 80094de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e2:	4770      	bx	lr
 80094e4:	080094e9 	.word	0x080094e9

080094e8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80094e8:	b480      	push	{r7}
 80094ea:	b085      	sub	sp, #20
 80094ec:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80094ee:	2300      	movs	r3, #0
 80094f0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80094f2:	4b12      	ldr	r3, [pc, #72]	; (800953c <prvTaskExitError+0x54>)
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094fa:	d00a      	beq.n	8009512 <prvTaskExitError+0x2a>
	__asm volatile
 80094fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009500:	f383 8811 	msr	BASEPRI, r3
 8009504:	f3bf 8f6f 	isb	sy
 8009508:	f3bf 8f4f 	dsb	sy
 800950c:	60fb      	str	r3, [r7, #12]
}
 800950e:	bf00      	nop
 8009510:	e7fe      	b.n	8009510 <prvTaskExitError+0x28>
	__asm volatile
 8009512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009516:	f383 8811 	msr	BASEPRI, r3
 800951a:	f3bf 8f6f 	isb	sy
 800951e:	f3bf 8f4f 	dsb	sy
 8009522:	60bb      	str	r3, [r7, #8]
}
 8009524:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009526:	bf00      	nop
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d0fc      	beq.n	8009528 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800952e:	bf00      	nop
 8009530:	bf00      	nop
 8009532:	3714      	adds	r7, #20
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr
 800953c:	2000000c 	.word	0x2000000c

08009540 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009540:	4b07      	ldr	r3, [pc, #28]	; (8009560 <pxCurrentTCBConst2>)
 8009542:	6819      	ldr	r1, [r3, #0]
 8009544:	6808      	ldr	r0, [r1, #0]
 8009546:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800954a:	f380 8809 	msr	PSP, r0
 800954e:	f3bf 8f6f 	isb	sy
 8009552:	f04f 0000 	mov.w	r0, #0
 8009556:	f380 8811 	msr	BASEPRI, r0
 800955a:	4770      	bx	lr
 800955c:	f3af 8000 	nop.w

08009560 <pxCurrentTCBConst2>:
 8009560:	20000d48 	.word	0x20000d48
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009564:	bf00      	nop
 8009566:	bf00      	nop

08009568 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009568:	4808      	ldr	r0, [pc, #32]	; (800958c <prvPortStartFirstTask+0x24>)
 800956a:	6800      	ldr	r0, [r0, #0]
 800956c:	6800      	ldr	r0, [r0, #0]
 800956e:	f380 8808 	msr	MSP, r0
 8009572:	f04f 0000 	mov.w	r0, #0
 8009576:	f380 8814 	msr	CONTROL, r0
 800957a:	b662      	cpsie	i
 800957c:	b661      	cpsie	f
 800957e:	f3bf 8f4f 	dsb	sy
 8009582:	f3bf 8f6f 	isb	sy
 8009586:	df00      	svc	0
 8009588:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800958a:	bf00      	nop
 800958c:	e000ed08 	.word	0xe000ed08

08009590 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b086      	sub	sp, #24
 8009594:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009596:	4b46      	ldr	r3, [pc, #280]	; (80096b0 <xPortStartScheduler+0x120>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a46      	ldr	r2, [pc, #280]	; (80096b4 <xPortStartScheduler+0x124>)
 800959c:	4293      	cmp	r3, r2
 800959e:	d10a      	bne.n	80095b6 <xPortStartScheduler+0x26>
	__asm volatile
 80095a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095a4:	f383 8811 	msr	BASEPRI, r3
 80095a8:	f3bf 8f6f 	isb	sy
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	613b      	str	r3, [r7, #16]
}
 80095b2:	bf00      	nop
 80095b4:	e7fe      	b.n	80095b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80095b6:	4b3e      	ldr	r3, [pc, #248]	; (80096b0 <xPortStartScheduler+0x120>)
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	4a3f      	ldr	r2, [pc, #252]	; (80096b8 <xPortStartScheduler+0x128>)
 80095bc:	4293      	cmp	r3, r2
 80095be:	d10a      	bne.n	80095d6 <xPortStartScheduler+0x46>
	__asm volatile
 80095c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80095c4:	f383 8811 	msr	BASEPRI, r3
 80095c8:	f3bf 8f6f 	isb	sy
 80095cc:	f3bf 8f4f 	dsb	sy
 80095d0:	60fb      	str	r3, [r7, #12]
}
 80095d2:	bf00      	nop
 80095d4:	e7fe      	b.n	80095d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80095d6:	4b39      	ldr	r3, [pc, #228]	; (80096bc <xPortStartScheduler+0x12c>)
 80095d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	b2db      	uxtb	r3, r3
 80095e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	22ff      	movs	r2, #255	; 0xff
 80095e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80095e8:	697b      	ldr	r3, [r7, #20]
 80095ea:	781b      	ldrb	r3, [r3, #0]
 80095ec:	b2db      	uxtb	r3, r3
 80095ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80095f0:	78fb      	ldrb	r3, [r7, #3]
 80095f2:	b2db      	uxtb	r3, r3
 80095f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80095f8:	b2da      	uxtb	r2, r3
 80095fa:	4b31      	ldr	r3, [pc, #196]	; (80096c0 <xPortStartScheduler+0x130>)
 80095fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80095fe:	4b31      	ldr	r3, [pc, #196]	; (80096c4 <xPortStartScheduler+0x134>)
 8009600:	2207      	movs	r2, #7
 8009602:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009604:	e009      	b.n	800961a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8009606:	4b2f      	ldr	r3, [pc, #188]	; (80096c4 <xPortStartScheduler+0x134>)
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	3b01      	subs	r3, #1
 800960c:	4a2d      	ldr	r2, [pc, #180]	; (80096c4 <xPortStartScheduler+0x134>)
 800960e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009610:	78fb      	ldrb	r3, [r7, #3]
 8009612:	b2db      	uxtb	r3, r3
 8009614:	005b      	lsls	r3, r3, #1
 8009616:	b2db      	uxtb	r3, r3
 8009618:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800961a:	78fb      	ldrb	r3, [r7, #3]
 800961c:	b2db      	uxtb	r3, r3
 800961e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009622:	2b80      	cmp	r3, #128	; 0x80
 8009624:	d0ef      	beq.n	8009606 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009626:	4b27      	ldr	r3, [pc, #156]	; (80096c4 <xPortStartScheduler+0x134>)
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	f1c3 0307 	rsb	r3, r3, #7
 800962e:	2b04      	cmp	r3, #4
 8009630:	d00a      	beq.n	8009648 <xPortStartScheduler+0xb8>
	__asm volatile
 8009632:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009636:	f383 8811 	msr	BASEPRI, r3
 800963a:	f3bf 8f6f 	isb	sy
 800963e:	f3bf 8f4f 	dsb	sy
 8009642:	60bb      	str	r3, [r7, #8]
}
 8009644:	bf00      	nop
 8009646:	e7fe      	b.n	8009646 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009648:	4b1e      	ldr	r3, [pc, #120]	; (80096c4 <xPortStartScheduler+0x134>)
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	021b      	lsls	r3, r3, #8
 800964e:	4a1d      	ldr	r2, [pc, #116]	; (80096c4 <xPortStartScheduler+0x134>)
 8009650:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009652:	4b1c      	ldr	r3, [pc, #112]	; (80096c4 <xPortStartScheduler+0x134>)
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800965a:	4a1a      	ldr	r2, [pc, #104]	; (80096c4 <xPortStartScheduler+0x134>)
 800965c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	b2da      	uxtb	r2, r3
 8009662:	697b      	ldr	r3, [r7, #20]
 8009664:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009666:	4b18      	ldr	r3, [pc, #96]	; (80096c8 <xPortStartScheduler+0x138>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4a17      	ldr	r2, [pc, #92]	; (80096c8 <xPortStartScheduler+0x138>)
 800966c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009670:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009672:	4b15      	ldr	r3, [pc, #84]	; (80096c8 <xPortStartScheduler+0x138>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	4a14      	ldr	r2, [pc, #80]	; (80096c8 <xPortStartScheduler+0x138>)
 8009678:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800967c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800967e:	f000 f8dd 	bl	800983c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009682:	4b12      	ldr	r3, [pc, #72]	; (80096cc <xPortStartScheduler+0x13c>)
 8009684:	2200      	movs	r2, #0
 8009686:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009688:	f000 f8fc 	bl	8009884 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800968c:	4b10      	ldr	r3, [pc, #64]	; (80096d0 <xPortStartScheduler+0x140>)
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	4a0f      	ldr	r2, [pc, #60]	; (80096d0 <xPortStartScheduler+0x140>)
 8009692:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8009696:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009698:	f7ff ff66 	bl	8009568 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800969c:	f7ff f84c 	bl	8008738 <vTaskSwitchContext>
	prvTaskExitError();
 80096a0:	f7ff ff22 	bl	80094e8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80096a4:	2300      	movs	r3, #0
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3718      	adds	r7, #24
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
 80096ae:	bf00      	nop
 80096b0:	e000ed00 	.word	0xe000ed00
 80096b4:	410fc271 	.word	0x410fc271
 80096b8:	410fc270 	.word	0x410fc270
 80096bc:	e000e400 	.word	0xe000e400
 80096c0:	20001374 	.word	0x20001374
 80096c4:	20001378 	.word	0x20001378
 80096c8:	e000ed20 	.word	0xe000ed20
 80096cc:	2000000c 	.word	0x2000000c
 80096d0:	e000ef34 	.word	0xe000ef34

080096d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80096d4:	b480      	push	{r7}
 80096d6:	b083      	sub	sp, #12
 80096d8:	af00      	add	r7, sp, #0
	__asm volatile
 80096da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80096de:	f383 8811 	msr	BASEPRI, r3
 80096e2:	f3bf 8f6f 	isb	sy
 80096e6:	f3bf 8f4f 	dsb	sy
 80096ea:	607b      	str	r3, [r7, #4]
}
 80096ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80096ee:	4b0f      	ldr	r3, [pc, #60]	; (800972c <vPortEnterCritical+0x58>)
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	3301      	adds	r3, #1
 80096f4:	4a0d      	ldr	r2, [pc, #52]	; (800972c <vPortEnterCritical+0x58>)
 80096f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80096f8:	4b0c      	ldr	r3, [pc, #48]	; (800972c <vPortEnterCritical+0x58>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	2b01      	cmp	r3, #1
 80096fe:	d10f      	bne.n	8009720 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009700:	4b0b      	ldr	r3, [pc, #44]	; (8009730 <vPortEnterCritical+0x5c>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	b2db      	uxtb	r3, r3
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00a      	beq.n	8009720 <vPortEnterCritical+0x4c>
	__asm volatile
 800970a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800970e:	f383 8811 	msr	BASEPRI, r3
 8009712:	f3bf 8f6f 	isb	sy
 8009716:	f3bf 8f4f 	dsb	sy
 800971a:	603b      	str	r3, [r7, #0]
}
 800971c:	bf00      	nop
 800971e:	e7fe      	b.n	800971e <vPortEnterCritical+0x4a>
	}
}
 8009720:	bf00      	nop
 8009722:	370c      	adds	r7, #12
 8009724:	46bd      	mov	sp, r7
 8009726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800972a:	4770      	bx	lr
 800972c:	2000000c 	.word	0x2000000c
 8009730:	e000ed04 	.word	0xe000ed04

08009734 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009734:	b480      	push	{r7}
 8009736:	b083      	sub	sp, #12
 8009738:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800973a:	4b12      	ldr	r3, [pc, #72]	; (8009784 <vPortExitCritical+0x50>)
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d10a      	bne.n	8009758 <vPortExitCritical+0x24>
	__asm volatile
 8009742:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009746:	f383 8811 	msr	BASEPRI, r3
 800974a:	f3bf 8f6f 	isb	sy
 800974e:	f3bf 8f4f 	dsb	sy
 8009752:	607b      	str	r3, [r7, #4]
}
 8009754:	bf00      	nop
 8009756:	e7fe      	b.n	8009756 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009758:	4b0a      	ldr	r3, [pc, #40]	; (8009784 <vPortExitCritical+0x50>)
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	3b01      	subs	r3, #1
 800975e:	4a09      	ldr	r2, [pc, #36]	; (8009784 <vPortExitCritical+0x50>)
 8009760:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009762:	4b08      	ldr	r3, [pc, #32]	; (8009784 <vPortExitCritical+0x50>)
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	d105      	bne.n	8009776 <vPortExitCritical+0x42>
 800976a:	2300      	movs	r3, #0
 800976c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	f383 8811 	msr	BASEPRI, r3
}
 8009774:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009776:	bf00      	nop
 8009778:	370c      	adds	r7, #12
 800977a:	46bd      	mov	sp, r7
 800977c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	2000000c 	.word	0x2000000c
	...

08009790 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009790:	f3ef 8009 	mrs	r0, PSP
 8009794:	f3bf 8f6f 	isb	sy
 8009798:	4b15      	ldr	r3, [pc, #84]	; (80097f0 <pxCurrentTCBConst>)
 800979a:	681a      	ldr	r2, [r3, #0]
 800979c:	f01e 0f10 	tst.w	lr, #16
 80097a0:	bf08      	it	eq
 80097a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80097a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097aa:	6010      	str	r0, [r2, #0]
 80097ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80097b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80097b4:	f380 8811 	msr	BASEPRI, r0
 80097b8:	f3bf 8f4f 	dsb	sy
 80097bc:	f3bf 8f6f 	isb	sy
 80097c0:	f7fe ffba 	bl	8008738 <vTaskSwitchContext>
 80097c4:	f04f 0000 	mov.w	r0, #0
 80097c8:	f380 8811 	msr	BASEPRI, r0
 80097cc:	bc09      	pop	{r0, r3}
 80097ce:	6819      	ldr	r1, [r3, #0]
 80097d0:	6808      	ldr	r0, [r1, #0]
 80097d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097d6:	f01e 0f10 	tst.w	lr, #16
 80097da:	bf08      	it	eq
 80097dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80097e0:	f380 8809 	msr	PSP, r0
 80097e4:	f3bf 8f6f 	isb	sy
 80097e8:	4770      	bx	lr
 80097ea:	bf00      	nop
 80097ec:	f3af 8000 	nop.w

080097f0 <pxCurrentTCBConst>:
 80097f0:	20000d48 	.word	0x20000d48
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80097f4:	bf00      	nop
 80097f6:	bf00      	nop

080097f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80097f8:	b580      	push	{r7, lr}
 80097fa:	b082      	sub	sp, #8
 80097fc:	af00      	add	r7, sp, #0
	__asm volatile
 80097fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009802:	f383 8811 	msr	BASEPRI, r3
 8009806:	f3bf 8f6f 	isb	sy
 800980a:	f3bf 8f4f 	dsb	sy
 800980e:	607b      	str	r3, [r7, #4]
}
 8009810:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009812:	f7fe fed7 	bl	80085c4 <xTaskIncrementTick>
 8009816:	4603      	mov	r3, r0
 8009818:	2b00      	cmp	r3, #0
 800981a:	d003      	beq.n	8009824 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800981c:	4b06      	ldr	r3, [pc, #24]	; (8009838 <xPortSysTickHandler+0x40>)
 800981e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009822:	601a      	str	r2, [r3, #0]
 8009824:	2300      	movs	r3, #0
 8009826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	f383 8811 	msr	BASEPRI, r3
}
 800982e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009830:	bf00      	nop
 8009832:	3708      	adds	r7, #8
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}
 8009838:	e000ed04 	.word	0xe000ed04

0800983c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800983c:	b480      	push	{r7}
 800983e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009840:	4b0b      	ldr	r3, [pc, #44]	; (8009870 <vPortSetupTimerInterrupt+0x34>)
 8009842:	2200      	movs	r2, #0
 8009844:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009846:	4b0b      	ldr	r3, [pc, #44]	; (8009874 <vPortSetupTimerInterrupt+0x38>)
 8009848:	2200      	movs	r2, #0
 800984a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800984c:	4b0a      	ldr	r3, [pc, #40]	; (8009878 <vPortSetupTimerInterrupt+0x3c>)
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	4a0a      	ldr	r2, [pc, #40]	; (800987c <vPortSetupTimerInterrupt+0x40>)
 8009852:	fba2 2303 	umull	r2, r3, r2, r3
 8009856:	099b      	lsrs	r3, r3, #6
 8009858:	4a09      	ldr	r2, [pc, #36]	; (8009880 <vPortSetupTimerInterrupt+0x44>)
 800985a:	3b01      	subs	r3, #1
 800985c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800985e:	4b04      	ldr	r3, [pc, #16]	; (8009870 <vPortSetupTimerInterrupt+0x34>)
 8009860:	2207      	movs	r2, #7
 8009862:	601a      	str	r2, [r3, #0]
}
 8009864:	bf00      	nop
 8009866:	46bd      	mov	sp, r7
 8009868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986c:	4770      	bx	lr
 800986e:	bf00      	nop
 8009870:	e000e010 	.word	0xe000e010
 8009874:	e000e018 	.word	0xe000e018
 8009878:	20000000 	.word	0x20000000
 800987c:	10624dd3 	.word	0x10624dd3
 8009880:	e000e014 	.word	0xe000e014

08009884 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009884:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8009894 <vPortEnableVFP+0x10>
 8009888:	6801      	ldr	r1, [r0, #0]
 800988a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800988e:	6001      	str	r1, [r0, #0]
 8009890:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009892:	bf00      	nop
 8009894:	e000ed88 	.word	0xe000ed88

08009898 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009898:	b480      	push	{r7}
 800989a:	b085      	sub	sp, #20
 800989c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800989e:	f3ef 8305 	mrs	r3, IPSR
 80098a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2b0f      	cmp	r3, #15
 80098a8:	d914      	bls.n	80098d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80098aa:	4a17      	ldr	r2, [pc, #92]	; (8009908 <vPortValidateInterruptPriority+0x70>)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	4413      	add	r3, r2
 80098b0:	781b      	ldrb	r3, [r3, #0]
 80098b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80098b4:	4b15      	ldr	r3, [pc, #84]	; (800990c <vPortValidateInterruptPriority+0x74>)
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	7afa      	ldrb	r2, [r7, #11]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	d20a      	bcs.n	80098d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80098be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098c2:	f383 8811 	msr	BASEPRI, r3
 80098c6:	f3bf 8f6f 	isb	sy
 80098ca:	f3bf 8f4f 	dsb	sy
 80098ce:	607b      	str	r3, [r7, #4]
}
 80098d0:	bf00      	nop
 80098d2:	e7fe      	b.n	80098d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80098d4:	4b0e      	ldr	r3, [pc, #56]	; (8009910 <vPortValidateInterruptPriority+0x78>)
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80098dc:	4b0d      	ldr	r3, [pc, #52]	; (8009914 <vPortValidateInterruptPriority+0x7c>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	429a      	cmp	r2, r3
 80098e2:	d90a      	bls.n	80098fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80098e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098e8:	f383 8811 	msr	BASEPRI, r3
 80098ec:	f3bf 8f6f 	isb	sy
 80098f0:	f3bf 8f4f 	dsb	sy
 80098f4:	603b      	str	r3, [r7, #0]
}
 80098f6:	bf00      	nop
 80098f8:	e7fe      	b.n	80098f8 <vPortValidateInterruptPriority+0x60>
	}
 80098fa:	bf00      	nop
 80098fc:	3714      	adds	r7, #20
 80098fe:	46bd      	mov	sp, r7
 8009900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009904:	4770      	bx	lr
 8009906:	bf00      	nop
 8009908:	e000e3f0 	.word	0xe000e3f0
 800990c:	20001374 	.word	0x20001374
 8009910:	e000ed0c 	.word	0xe000ed0c
 8009914:	20001378 	.word	0x20001378

08009918 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b08a      	sub	sp, #40	; 0x28
 800991c:	af00      	add	r7, sp, #0
 800991e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009920:	2300      	movs	r3, #0
 8009922:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009924:	f7fe fd80 	bl	8008428 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009928:	4b5b      	ldr	r3, [pc, #364]	; (8009a98 <pvPortMalloc+0x180>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d101      	bne.n	8009934 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009930:	f000 f920 	bl	8009b74 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009934:	4b59      	ldr	r3, [pc, #356]	; (8009a9c <pvPortMalloc+0x184>)
 8009936:	681a      	ldr	r2, [r3, #0]
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	4013      	ands	r3, r2
 800993c:	2b00      	cmp	r3, #0
 800993e:	f040 8093 	bne.w	8009a68 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	2b00      	cmp	r3, #0
 8009946:	d01d      	beq.n	8009984 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8009948:	2208      	movs	r2, #8
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4413      	add	r3, r2
 800994e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f003 0307 	and.w	r3, r3, #7
 8009956:	2b00      	cmp	r3, #0
 8009958:	d014      	beq.n	8009984 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f023 0307 	bic.w	r3, r3, #7
 8009960:	3308      	adds	r3, #8
 8009962:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	f003 0307 	and.w	r3, r3, #7
 800996a:	2b00      	cmp	r3, #0
 800996c:	d00a      	beq.n	8009984 <pvPortMalloc+0x6c>
	__asm volatile
 800996e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009972:	f383 8811 	msr	BASEPRI, r3
 8009976:	f3bf 8f6f 	isb	sy
 800997a:	f3bf 8f4f 	dsb	sy
 800997e:	617b      	str	r3, [r7, #20]
}
 8009980:	bf00      	nop
 8009982:	e7fe      	b.n	8009982 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	d06e      	beq.n	8009a68 <pvPortMalloc+0x150>
 800998a:	4b45      	ldr	r3, [pc, #276]	; (8009aa0 <pvPortMalloc+0x188>)
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	687a      	ldr	r2, [r7, #4]
 8009990:	429a      	cmp	r2, r3
 8009992:	d869      	bhi.n	8009a68 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009994:	4b43      	ldr	r3, [pc, #268]	; (8009aa4 <pvPortMalloc+0x18c>)
 8009996:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009998:	4b42      	ldr	r3, [pc, #264]	; (8009aa4 <pvPortMalloc+0x18c>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800999e:	e004      	b.n	80099aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80099a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80099a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80099aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099ac:	685b      	ldr	r3, [r3, #4]
 80099ae:	687a      	ldr	r2, [r7, #4]
 80099b0:	429a      	cmp	r2, r3
 80099b2:	d903      	bls.n	80099bc <pvPortMalloc+0xa4>
 80099b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d1f1      	bne.n	80099a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80099bc:	4b36      	ldr	r3, [pc, #216]	; (8009a98 <pvPortMalloc+0x180>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d050      	beq.n	8009a68 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099c6:	6a3b      	ldr	r3, [r7, #32]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	2208      	movs	r2, #8
 80099cc:	4413      	add	r3, r2
 80099ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80099d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	6a3b      	ldr	r3, [r7, #32]
 80099d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80099d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099da:	685a      	ldr	r2, [r3, #4]
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	1ad2      	subs	r2, r2, r3
 80099e0:	2308      	movs	r3, #8
 80099e2:	005b      	lsls	r3, r3, #1
 80099e4:	429a      	cmp	r2, r3
 80099e6:	d91f      	bls.n	8009a28 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80099e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	4413      	add	r3, r2
 80099ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	f003 0307 	and.w	r3, r3, #7
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d00a      	beq.n	8009a10 <pvPortMalloc+0xf8>
	__asm volatile
 80099fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099fe:	f383 8811 	msr	BASEPRI, r3
 8009a02:	f3bf 8f6f 	isb	sy
 8009a06:	f3bf 8f4f 	dsb	sy
 8009a0a:	613b      	str	r3, [r7, #16]
}
 8009a0c:	bf00      	nop
 8009a0e:	e7fe      	b.n	8009a0e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a12:	685a      	ldr	r2, [r3, #4]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	1ad2      	subs	r2, r2, r3
 8009a18:	69bb      	ldr	r3, [r7, #24]
 8009a1a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009a22:	69b8      	ldr	r0, [r7, #24]
 8009a24:	f000 f908 	bl	8009c38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009a28:	4b1d      	ldr	r3, [pc, #116]	; (8009aa0 <pvPortMalloc+0x188>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a2e:	685b      	ldr	r3, [r3, #4]
 8009a30:	1ad3      	subs	r3, r2, r3
 8009a32:	4a1b      	ldr	r2, [pc, #108]	; (8009aa0 <pvPortMalloc+0x188>)
 8009a34:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009a36:	4b1a      	ldr	r3, [pc, #104]	; (8009aa0 <pvPortMalloc+0x188>)
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	4b1b      	ldr	r3, [pc, #108]	; (8009aa8 <pvPortMalloc+0x190>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	d203      	bcs.n	8009a4a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009a42:	4b17      	ldr	r3, [pc, #92]	; (8009aa0 <pvPortMalloc+0x188>)
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a18      	ldr	r2, [pc, #96]	; (8009aa8 <pvPortMalloc+0x190>)
 8009a48:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a4c:	685a      	ldr	r2, [r3, #4]
 8009a4e:	4b13      	ldr	r3, [pc, #76]	; (8009a9c <pvPortMalloc+0x184>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	431a      	orrs	r2, r3
 8009a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a56:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009a5e:	4b13      	ldr	r3, [pc, #76]	; (8009aac <pvPortMalloc+0x194>)
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	3301      	adds	r3, #1
 8009a64:	4a11      	ldr	r2, [pc, #68]	; (8009aac <pvPortMalloc+0x194>)
 8009a66:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009a68:	f7fe fcec 	bl	8008444 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009a6c:	69fb      	ldr	r3, [r7, #28]
 8009a6e:	f003 0307 	and.w	r3, r3, #7
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d00a      	beq.n	8009a8c <pvPortMalloc+0x174>
	__asm volatile
 8009a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a7a:	f383 8811 	msr	BASEPRI, r3
 8009a7e:	f3bf 8f6f 	isb	sy
 8009a82:	f3bf 8f4f 	dsb	sy
 8009a86:	60fb      	str	r3, [r7, #12]
}
 8009a88:	bf00      	nop
 8009a8a:	e7fe      	b.n	8009a8a <pvPortMalloc+0x172>
	return pvReturn;
 8009a8c:	69fb      	ldr	r3, [r7, #28]
}
 8009a8e:	4618      	mov	r0, r3
 8009a90:	3728      	adds	r7, #40	; 0x28
 8009a92:	46bd      	mov	sp, r7
 8009a94:	bd80      	pop	{r7, pc}
 8009a96:	bf00      	nop
 8009a98:	20004f84 	.word	0x20004f84
 8009a9c:	20004f98 	.word	0x20004f98
 8009aa0:	20004f88 	.word	0x20004f88
 8009aa4:	20004f7c 	.word	0x20004f7c
 8009aa8:	20004f8c 	.word	0x20004f8c
 8009aac:	20004f90 	.word	0x20004f90

08009ab0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b086      	sub	sp, #24
 8009ab4:	af00      	add	r7, sp, #0
 8009ab6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d04d      	beq.n	8009b5e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009ac2:	2308      	movs	r3, #8
 8009ac4:	425b      	negs	r3, r3
 8009ac6:	697a      	ldr	r2, [r7, #20]
 8009ac8:	4413      	add	r3, r2
 8009aca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ad0:	693b      	ldr	r3, [r7, #16]
 8009ad2:	685a      	ldr	r2, [r3, #4]
 8009ad4:	4b24      	ldr	r3, [pc, #144]	; (8009b68 <vPortFree+0xb8>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4013      	ands	r3, r2
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d10a      	bne.n	8009af4 <vPortFree+0x44>
	__asm volatile
 8009ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae2:	f383 8811 	msr	BASEPRI, r3
 8009ae6:	f3bf 8f6f 	isb	sy
 8009aea:	f3bf 8f4f 	dsb	sy
 8009aee:	60fb      	str	r3, [r7, #12]
}
 8009af0:	bf00      	nop
 8009af2:	e7fe      	b.n	8009af2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009af4:	693b      	ldr	r3, [r7, #16]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d00a      	beq.n	8009b12 <vPortFree+0x62>
	__asm volatile
 8009afc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b00:	f383 8811 	msr	BASEPRI, r3
 8009b04:	f3bf 8f6f 	isb	sy
 8009b08:	f3bf 8f4f 	dsb	sy
 8009b0c:	60bb      	str	r3, [r7, #8]
}
 8009b0e:	bf00      	nop
 8009b10:	e7fe      	b.n	8009b10 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009b12:	693b      	ldr	r3, [r7, #16]
 8009b14:	685a      	ldr	r2, [r3, #4]
 8009b16:	4b14      	ldr	r3, [pc, #80]	; (8009b68 <vPortFree+0xb8>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4013      	ands	r3, r2
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d01e      	beq.n	8009b5e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d11a      	bne.n	8009b5e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009b28:	693b      	ldr	r3, [r7, #16]
 8009b2a:	685a      	ldr	r2, [r3, #4]
 8009b2c:	4b0e      	ldr	r3, [pc, #56]	; (8009b68 <vPortFree+0xb8>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	43db      	mvns	r3, r3
 8009b32:	401a      	ands	r2, r3
 8009b34:	693b      	ldr	r3, [r7, #16]
 8009b36:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009b38:	f7fe fc76 	bl	8008428 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009b3c:	693b      	ldr	r3, [r7, #16]
 8009b3e:	685a      	ldr	r2, [r3, #4]
 8009b40:	4b0a      	ldr	r3, [pc, #40]	; (8009b6c <vPortFree+0xbc>)
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	4413      	add	r3, r2
 8009b46:	4a09      	ldr	r2, [pc, #36]	; (8009b6c <vPortFree+0xbc>)
 8009b48:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009b4a:	6938      	ldr	r0, [r7, #16]
 8009b4c:	f000 f874 	bl	8009c38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8009b50:	4b07      	ldr	r3, [pc, #28]	; (8009b70 <vPortFree+0xc0>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3301      	adds	r3, #1
 8009b56:	4a06      	ldr	r2, [pc, #24]	; (8009b70 <vPortFree+0xc0>)
 8009b58:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009b5a:	f7fe fc73 	bl	8008444 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009b5e:	bf00      	nop
 8009b60:	3718      	adds	r7, #24
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bd80      	pop	{r7, pc}
 8009b66:	bf00      	nop
 8009b68:	20004f98 	.word	0x20004f98
 8009b6c:	20004f88 	.word	0x20004f88
 8009b70:	20004f94 	.word	0x20004f94

08009b74 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009b74:	b480      	push	{r7}
 8009b76:	b085      	sub	sp, #20
 8009b78:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009b7a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009b7e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009b80:	4b27      	ldr	r3, [pc, #156]	; (8009c20 <prvHeapInit+0xac>)
 8009b82:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	f003 0307 	and.w	r3, r3, #7
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d00c      	beq.n	8009ba8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	3307      	adds	r3, #7
 8009b92:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	f023 0307 	bic.w	r3, r3, #7
 8009b9a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009b9c:	68ba      	ldr	r2, [r7, #8]
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	1ad3      	subs	r3, r2, r3
 8009ba2:	4a1f      	ldr	r2, [pc, #124]	; (8009c20 <prvHeapInit+0xac>)
 8009ba4:	4413      	add	r3, r2
 8009ba6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009bac:	4a1d      	ldr	r2, [pc, #116]	; (8009c24 <prvHeapInit+0xb0>)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009bb2:	4b1c      	ldr	r3, [pc, #112]	; (8009c24 <prvHeapInit+0xb0>)
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	68ba      	ldr	r2, [r7, #8]
 8009bbc:	4413      	add	r3, r2
 8009bbe:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009bc0:	2208      	movs	r2, #8
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	1a9b      	subs	r3, r3, r2
 8009bc6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	f023 0307 	bic.w	r3, r3, #7
 8009bce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	4a15      	ldr	r2, [pc, #84]	; (8009c28 <prvHeapInit+0xb4>)
 8009bd4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009bd6:	4b14      	ldr	r3, [pc, #80]	; (8009c28 <prvHeapInit+0xb4>)
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009bde:	4b12      	ldr	r3, [pc, #72]	; (8009c28 <prvHeapInit+0xb4>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	2200      	movs	r2, #0
 8009be4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	68fa      	ldr	r2, [r7, #12]
 8009bee:	1ad2      	subs	r2, r2, r3
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009bf4:	4b0c      	ldr	r3, [pc, #48]	; (8009c28 <prvHeapInit+0xb4>)
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	683b      	ldr	r3, [r7, #0]
 8009bfa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	4a0a      	ldr	r2, [pc, #40]	; (8009c2c <prvHeapInit+0xb8>)
 8009c02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	4a09      	ldr	r2, [pc, #36]	; (8009c30 <prvHeapInit+0xbc>)
 8009c0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009c0c:	4b09      	ldr	r3, [pc, #36]	; (8009c34 <prvHeapInit+0xc0>)
 8009c0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009c12:	601a      	str	r2, [r3, #0]
}
 8009c14:	bf00      	nop
 8009c16:	3714      	adds	r7, #20
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1e:	4770      	bx	lr
 8009c20:	2000137c 	.word	0x2000137c
 8009c24:	20004f7c 	.word	0x20004f7c
 8009c28:	20004f84 	.word	0x20004f84
 8009c2c:	20004f8c 	.word	0x20004f8c
 8009c30:	20004f88 	.word	0x20004f88
 8009c34:	20004f98 	.word	0x20004f98

08009c38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009c38:	b480      	push	{r7}
 8009c3a:	b085      	sub	sp, #20
 8009c3c:	af00      	add	r7, sp, #0
 8009c3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009c40:	4b28      	ldr	r3, [pc, #160]	; (8009ce4 <prvInsertBlockIntoFreeList+0xac>)
 8009c42:	60fb      	str	r3, [r7, #12]
 8009c44:	e002      	b.n	8009c4c <prvInsertBlockIntoFreeList+0x14>
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	60fb      	str	r3, [r7, #12]
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	687a      	ldr	r2, [r7, #4]
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d8f7      	bhi.n	8009c46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	68ba      	ldr	r2, [r7, #8]
 8009c60:	4413      	add	r3, r2
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	429a      	cmp	r2, r3
 8009c66:	d108      	bne.n	8009c7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	685a      	ldr	r2, [r3, #4]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	441a      	add	r2, r3
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	685b      	ldr	r3, [r3, #4]
 8009c82:	68ba      	ldr	r2, [r7, #8]
 8009c84:	441a      	add	r2, r3
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	429a      	cmp	r2, r3
 8009c8c:	d118      	bne.n	8009cc0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	4b15      	ldr	r3, [pc, #84]	; (8009ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d00d      	beq.n	8009cb6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	685a      	ldr	r2, [r3, #4]
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	441a      	add	r2, r3
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	681a      	ldr	r2, [r3, #0]
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	601a      	str	r2, [r3, #0]
 8009cb4:	e008      	b.n	8009cc8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009cb6:	4b0c      	ldr	r3, [pc, #48]	; (8009ce8 <prvInsertBlockIntoFreeList+0xb0>)
 8009cb8:	681a      	ldr	r2, [r3, #0]
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	601a      	str	r2, [r3, #0]
 8009cbe:	e003      	b.n	8009cc8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009cc8:	68fa      	ldr	r2, [r7, #12]
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	429a      	cmp	r2, r3
 8009cce:	d002      	beq.n	8009cd6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	687a      	ldr	r2, [r7, #4]
 8009cd4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009cd6:	bf00      	nop
 8009cd8:	3714      	adds	r7, #20
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce0:	4770      	bx	lr
 8009ce2:	bf00      	nop
 8009ce4:	20004f7c 	.word	0x20004f7c
 8009ce8:	20004f84 	.word	0x20004f84

08009cec <__errno>:
 8009cec:	4b01      	ldr	r3, [pc, #4]	; (8009cf4 <__errno+0x8>)
 8009cee:	6818      	ldr	r0, [r3, #0]
 8009cf0:	4770      	bx	lr
 8009cf2:	bf00      	nop
 8009cf4:	20000010 	.word	0x20000010

08009cf8 <std>:
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	b510      	push	{r4, lr}
 8009cfc:	4604      	mov	r4, r0
 8009cfe:	e9c0 3300 	strd	r3, r3, [r0]
 8009d02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009d06:	6083      	str	r3, [r0, #8]
 8009d08:	8181      	strh	r1, [r0, #12]
 8009d0a:	6643      	str	r3, [r0, #100]	; 0x64
 8009d0c:	81c2      	strh	r2, [r0, #14]
 8009d0e:	6183      	str	r3, [r0, #24]
 8009d10:	4619      	mov	r1, r3
 8009d12:	2208      	movs	r2, #8
 8009d14:	305c      	adds	r0, #92	; 0x5c
 8009d16:	f000 f91a 	bl	8009f4e <memset>
 8009d1a:	4b05      	ldr	r3, [pc, #20]	; (8009d30 <std+0x38>)
 8009d1c:	6263      	str	r3, [r4, #36]	; 0x24
 8009d1e:	4b05      	ldr	r3, [pc, #20]	; (8009d34 <std+0x3c>)
 8009d20:	62a3      	str	r3, [r4, #40]	; 0x28
 8009d22:	4b05      	ldr	r3, [pc, #20]	; (8009d38 <std+0x40>)
 8009d24:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009d26:	4b05      	ldr	r3, [pc, #20]	; (8009d3c <std+0x44>)
 8009d28:	6224      	str	r4, [r4, #32]
 8009d2a:	6323      	str	r3, [r4, #48]	; 0x30
 8009d2c:	bd10      	pop	{r4, pc}
 8009d2e:	bf00      	nop
 8009d30:	0800a299 	.word	0x0800a299
 8009d34:	0800a2bb 	.word	0x0800a2bb
 8009d38:	0800a2f3 	.word	0x0800a2f3
 8009d3c:	0800a317 	.word	0x0800a317

08009d40 <_cleanup_r>:
 8009d40:	4901      	ldr	r1, [pc, #4]	; (8009d48 <_cleanup_r+0x8>)
 8009d42:	f000 b8af 	b.w	8009ea4 <_fwalk_reent>
 8009d46:	bf00      	nop
 8009d48:	0800a5f1 	.word	0x0800a5f1

08009d4c <__sfmoreglue>:
 8009d4c:	b570      	push	{r4, r5, r6, lr}
 8009d4e:	2268      	movs	r2, #104	; 0x68
 8009d50:	1e4d      	subs	r5, r1, #1
 8009d52:	4355      	muls	r5, r2
 8009d54:	460e      	mov	r6, r1
 8009d56:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009d5a:	f000 f921 	bl	8009fa0 <_malloc_r>
 8009d5e:	4604      	mov	r4, r0
 8009d60:	b140      	cbz	r0, 8009d74 <__sfmoreglue+0x28>
 8009d62:	2100      	movs	r1, #0
 8009d64:	e9c0 1600 	strd	r1, r6, [r0]
 8009d68:	300c      	adds	r0, #12
 8009d6a:	60a0      	str	r0, [r4, #8]
 8009d6c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009d70:	f000 f8ed 	bl	8009f4e <memset>
 8009d74:	4620      	mov	r0, r4
 8009d76:	bd70      	pop	{r4, r5, r6, pc}

08009d78 <__sfp_lock_acquire>:
 8009d78:	4801      	ldr	r0, [pc, #4]	; (8009d80 <__sfp_lock_acquire+0x8>)
 8009d7a:	f000 b8d8 	b.w	8009f2e <__retarget_lock_acquire_recursive>
 8009d7e:	bf00      	nop
 8009d80:	20004f9d 	.word	0x20004f9d

08009d84 <__sfp_lock_release>:
 8009d84:	4801      	ldr	r0, [pc, #4]	; (8009d8c <__sfp_lock_release+0x8>)
 8009d86:	f000 b8d3 	b.w	8009f30 <__retarget_lock_release_recursive>
 8009d8a:	bf00      	nop
 8009d8c:	20004f9d 	.word	0x20004f9d

08009d90 <__sinit_lock_acquire>:
 8009d90:	4801      	ldr	r0, [pc, #4]	; (8009d98 <__sinit_lock_acquire+0x8>)
 8009d92:	f000 b8cc 	b.w	8009f2e <__retarget_lock_acquire_recursive>
 8009d96:	bf00      	nop
 8009d98:	20004f9e 	.word	0x20004f9e

08009d9c <__sinit_lock_release>:
 8009d9c:	4801      	ldr	r0, [pc, #4]	; (8009da4 <__sinit_lock_release+0x8>)
 8009d9e:	f000 b8c7 	b.w	8009f30 <__retarget_lock_release_recursive>
 8009da2:	bf00      	nop
 8009da4:	20004f9e 	.word	0x20004f9e

08009da8 <__sinit>:
 8009da8:	b510      	push	{r4, lr}
 8009daa:	4604      	mov	r4, r0
 8009dac:	f7ff fff0 	bl	8009d90 <__sinit_lock_acquire>
 8009db0:	69a3      	ldr	r3, [r4, #24]
 8009db2:	b11b      	cbz	r3, 8009dbc <__sinit+0x14>
 8009db4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009db8:	f7ff bff0 	b.w	8009d9c <__sinit_lock_release>
 8009dbc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009dc0:	6523      	str	r3, [r4, #80]	; 0x50
 8009dc2:	4b13      	ldr	r3, [pc, #76]	; (8009e10 <__sinit+0x68>)
 8009dc4:	4a13      	ldr	r2, [pc, #76]	; (8009e14 <__sinit+0x6c>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	62a2      	str	r2, [r4, #40]	; 0x28
 8009dca:	42a3      	cmp	r3, r4
 8009dcc:	bf04      	itt	eq
 8009dce:	2301      	moveq	r3, #1
 8009dd0:	61a3      	streq	r3, [r4, #24]
 8009dd2:	4620      	mov	r0, r4
 8009dd4:	f000 f820 	bl	8009e18 <__sfp>
 8009dd8:	6060      	str	r0, [r4, #4]
 8009dda:	4620      	mov	r0, r4
 8009ddc:	f000 f81c 	bl	8009e18 <__sfp>
 8009de0:	60a0      	str	r0, [r4, #8]
 8009de2:	4620      	mov	r0, r4
 8009de4:	f000 f818 	bl	8009e18 <__sfp>
 8009de8:	2200      	movs	r2, #0
 8009dea:	60e0      	str	r0, [r4, #12]
 8009dec:	2104      	movs	r1, #4
 8009dee:	6860      	ldr	r0, [r4, #4]
 8009df0:	f7ff ff82 	bl	8009cf8 <std>
 8009df4:	68a0      	ldr	r0, [r4, #8]
 8009df6:	2201      	movs	r2, #1
 8009df8:	2109      	movs	r1, #9
 8009dfa:	f7ff ff7d 	bl	8009cf8 <std>
 8009dfe:	68e0      	ldr	r0, [r4, #12]
 8009e00:	2202      	movs	r2, #2
 8009e02:	2112      	movs	r1, #18
 8009e04:	f7ff ff78 	bl	8009cf8 <std>
 8009e08:	2301      	movs	r3, #1
 8009e0a:	61a3      	str	r3, [r4, #24]
 8009e0c:	e7d2      	b.n	8009db4 <__sinit+0xc>
 8009e0e:	bf00      	nop
 8009e10:	0800b134 	.word	0x0800b134
 8009e14:	08009d41 	.word	0x08009d41

08009e18 <__sfp>:
 8009e18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e1a:	4607      	mov	r7, r0
 8009e1c:	f7ff ffac 	bl	8009d78 <__sfp_lock_acquire>
 8009e20:	4b1e      	ldr	r3, [pc, #120]	; (8009e9c <__sfp+0x84>)
 8009e22:	681e      	ldr	r6, [r3, #0]
 8009e24:	69b3      	ldr	r3, [r6, #24]
 8009e26:	b913      	cbnz	r3, 8009e2e <__sfp+0x16>
 8009e28:	4630      	mov	r0, r6
 8009e2a:	f7ff ffbd 	bl	8009da8 <__sinit>
 8009e2e:	3648      	adds	r6, #72	; 0x48
 8009e30:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009e34:	3b01      	subs	r3, #1
 8009e36:	d503      	bpl.n	8009e40 <__sfp+0x28>
 8009e38:	6833      	ldr	r3, [r6, #0]
 8009e3a:	b30b      	cbz	r3, 8009e80 <__sfp+0x68>
 8009e3c:	6836      	ldr	r6, [r6, #0]
 8009e3e:	e7f7      	b.n	8009e30 <__sfp+0x18>
 8009e40:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009e44:	b9d5      	cbnz	r5, 8009e7c <__sfp+0x64>
 8009e46:	4b16      	ldr	r3, [pc, #88]	; (8009ea0 <__sfp+0x88>)
 8009e48:	60e3      	str	r3, [r4, #12]
 8009e4a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009e4e:	6665      	str	r5, [r4, #100]	; 0x64
 8009e50:	f000 f86c 	bl	8009f2c <__retarget_lock_init_recursive>
 8009e54:	f7ff ff96 	bl	8009d84 <__sfp_lock_release>
 8009e58:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009e5c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009e60:	6025      	str	r5, [r4, #0]
 8009e62:	61a5      	str	r5, [r4, #24]
 8009e64:	2208      	movs	r2, #8
 8009e66:	4629      	mov	r1, r5
 8009e68:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009e6c:	f000 f86f 	bl	8009f4e <memset>
 8009e70:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009e74:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009e78:	4620      	mov	r0, r4
 8009e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e7c:	3468      	adds	r4, #104	; 0x68
 8009e7e:	e7d9      	b.n	8009e34 <__sfp+0x1c>
 8009e80:	2104      	movs	r1, #4
 8009e82:	4638      	mov	r0, r7
 8009e84:	f7ff ff62 	bl	8009d4c <__sfmoreglue>
 8009e88:	4604      	mov	r4, r0
 8009e8a:	6030      	str	r0, [r6, #0]
 8009e8c:	2800      	cmp	r0, #0
 8009e8e:	d1d5      	bne.n	8009e3c <__sfp+0x24>
 8009e90:	f7ff ff78 	bl	8009d84 <__sfp_lock_release>
 8009e94:	230c      	movs	r3, #12
 8009e96:	603b      	str	r3, [r7, #0]
 8009e98:	e7ee      	b.n	8009e78 <__sfp+0x60>
 8009e9a:	bf00      	nop
 8009e9c:	0800b134 	.word	0x0800b134
 8009ea0:	ffff0001 	.word	0xffff0001

08009ea4 <_fwalk_reent>:
 8009ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ea8:	4606      	mov	r6, r0
 8009eaa:	4688      	mov	r8, r1
 8009eac:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009eb0:	2700      	movs	r7, #0
 8009eb2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009eb6:	f1b9 0901 	subs.w	r9, r9, #1
 8009eba:	d505      	bpl.n	8009ec8 <_fwalk_reent+0x24>
 8009ebc:	6824      	ldr	r4, [r4, #0]
 8009ebe:	2c00      	cmp	r4, #0
 8009ec0:	d1f7      	bne.n	8009eb2 <_fwalk_reent+0xe>
 8009ec2:	4638      	mov	r0, r7
 8009ec4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ec8:	89ab      	ldrh	r3, [r5, #12]
 8009eca:	2b01      	cmp	r3, #1
 8009ecc:	d907      	bls.n	8009ede <_fwalk_reent+0x3a>
 8009ece:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009ed2:	3301      	adds	r3, #1
 8009ed4:	d003      	beq.n	8009ede <_fwalk_reent+0x3a>
 8009ed6:	4629      	mov	r1, r5
 8009ed8:	4630      	mov	r0, r6
 8009eda:	47c0      	blx	r8
 8009edc:	4307      	orrs	r7, r0
 8009ede:	3568      	adds	r5, #104	; 0x68
 8009ee0:	e7e9      	b.n	8009eb6 <_fwalk_reent+0x12>
	...

08009ee4 <__libc_init_array>:
 8009ee4:	b570      	push	{r4, r5, r6, lr}
 8009ee6:	4d0d      	ldr	r5, [pc, #52]	; (8009f1c <__libc_init_array+0x38>)
 8009ee8:	4c0d      	ldr	r4, [pc, #52]	; (8009f20 <__libc_init_array+0x3c>)
 8009eea:	1b64      	subs	r4, r4, r5
 8009eec:	10a4      	asrs	r4, r4, #2
 8009eee:	2600      	movs	r6, #0
 8009ef0:	42a6      	cmp	r6, r4
 8009ef2:	d109      	bne.n	8009f08 <__libc_init_array+0x24>
 8009ef4:	4d0b      	ldr	r5, [pc, #44]	; (8009f24 <__libc_init_array+0x40>)
 8009ef6:	4c0c      	ldr	r4, [pc, #48]	; (8009f28 <__libc_init_array+0x44>)
 8009ef8:	f000 ffa8 	bl	800ae4c <_init>
 8009efc:	1b64      	subs	r4, r4, r5
 8009efe:	10a4      	asrs	r4, r4, #2
 8009f00:	2600      	movs	r6, #0
 8009f02:	42a6      	cmp	r6, r4
 8009f04:	d105      	bne.n	8009f12 <__libc_init_array+0x2e>
 8009f06:	bd70      	pop	{r4, r5, r6, pc}
 8009f08:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f0c:	4798      	blx	r3
 8009f0e:	3601      	adds	r6, #1
 8009f10:	e7ee      	b.n	8009ef0 <__libc_init_array+0xc>
 8009f12:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f16:	4798      	blx	r3
 8009f18:	3601      	adds	r6, #1
 8009f1a:	e7f2      	b.n	8009f02 <__libc_init_array+0x1e>
 8009f1c:	0800b174 	.word	0x0800b174
 8009f20:	0800b174 	.word	0x0800b174
 8009f24:	0800b174 	.word	0x0800b174
 8009f28:	0800b178 	.word	0x0800b178

08009f2c <__retarget_lock_init_recursive>:
 8009f2c:	4770      	bx	lr

08009f2e <__retarget_lock_acquire_recursive>:
 8009f2e:	4770      	bx	lr

08009f30 <__retarget_lock_release_recursive>:
 8009f30:	4770      	bx	lr

08009f32 <memcpy>:
 8009f32:	440a      	add	r2, r1
 8009f34:	4291      	cmp	r1, r2
 8009f36:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f3a:	d100      	bne.n	8009f3e <memcpy+0xc>
 8009f3c:	4770      	bx	lr
 8009f3e:	b510      	push	{r4, lr}
 8009f40:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f44:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f48:	4291      	cmp	r1, r2
 8009f4a:	d1f9      	bne.n	8009f40 <memcpy+0xe>
 8009f4c:	bd10      	pop	{r4, pc}

08009f4e <memset>:
 8009f4e:	4402      	add	r2, r0
 8009f50:	4603      	mov	r3, r0
 8009f52:	4293      	cmp	r3, r2
 8009f54:	d100      	bne.n	8009f58 <memset+0xa>
 8009f56:	4770      	bx	lr
 8009f58:	f803 1b01 	strb.w	r1, [r3], #1
 8009f5c:	e7f9      	b.n	8009f52 <memset+0x4>
	...

08009f60 <sbrk_aligned>:
 8009f60:	b570      	push	{r4, r5, r6, lr}
 8009f62:	4e0e      	ldr	r6, [pc, #56]	; (8009f9c <sbrk_aligned+0x3c>)
 8009f64:	460c      	mov	r4, r1
 8009f66:	6831      	ldr	r1, [r6, #0]
 8009f68:	4605      	mov	r5, r0
 8009f6a:	b911      	cbnz	r1, 8009f72 <sbrk_aligned+0x12>
 8009f6c:	f000 f984 	bl	800a278 <_sbrk_r>
 8009f70:	6030      	str	r0, [r6, #0]
 8009f72:	4621      	mov	r1, r4
 8009f74:	4628      	mov	r0, r5
 8009f76:	f000 f97f 	bl	800a278 <_sbrk_r>
 8009f7a:	1c43      	adds	r3, r0, #1
 8009f7c:	d00a      	beq.n	8009f94 <sbrk_aligned+0x34>
 8009f7e:	1cc4      	adds	r4, r0, #3
 8009f80:	f024 0403 	bic.w	r4, r4, #3
 8009f84:	42a0      	cmp	r0, r4
 8009f86:	d007      	beq.n	8009f98 <sbrk_aligned+0x38>
 8009f88:	1a21      	subs	r1, r4, r0
 8009f8a:	4628      	mov	r0, r5
 8009f8c:	f000 f974 	bl	800a278 <_sbrk_r>
 8009f90:	3001      	adds	r0, #1
 8009f92:	d101      	bne.n	8009f98 <sbrk_aligned+0x38>
 8009f94:	f04f 34ff 	mov.w	r4, #4294967295
 8009f98:	4620      	mov	r0, r4
 8009f9a:	bd70      	pop	{r4, r5, r6, pc}
 8009f9c:	20004fa4 	.word	0x20004fa4

08009fa0 <_malloc_r>:
 8009fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fa4:	1ccd      	adds	r5, r1, #3
 8009fa6:	f025 0503 	bic.w	r5, r5, #3
 8009faa:	3508      	adds	r5, #8
 8009fac:	2d0c      	cmp	r5, #12
 8009fae:	bf38      	it	cc
 8009fb0:	250c      	movcc	r5, #12
 8009fb2:	2d00      	cmp	r5, #0
 8009fb4:	4607      	mov	r7, r0
 8009fb6:	db01      	blt.n	8009fbc <_malloc_r+0x1c>
 8009fb8:	42a9      	cmp	r1, r5
 8009fba:	d905      	bls.n	8009fc8 <_malloc_r+0x28>
 8009fbc:	230c      	movs	r3, #12
 8009fbe:	603b      	str	r3, [r7, #0]
 8009fc0:	2600      	movs	r6, #0
 8009fc2:	4630      	mov	r0, r6
 8009fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fc8:	4e2e      	ldr	r6, [pc, #184]	; (800a084 <_malloc_r+0xe4>)
 8009fca:	f000 fbc5 	bl	800a758 <__malloc_lock>
 8009fce:	6833      	ldr	r3, [r6, #0]
 8009fd0:	461c      	mov	r4, r3
 8009fd2:	bb34      	cbnz	r4, 800a022 <_malloc_r+0x82>
 8009fd4:	4629      	mov	r1, r5
 8009fd6:	4638      	mov	r0, r7
 8009fd8:	f7ff ffc2 	bl	8009f60 <sbrk_aligned>
 8009fdc:	1c43      	adds	r3, r0, #1
 8009fde:	4604      	mov	r4, r0
 8009fe0:	d14d      	bne.n	800a07e <_malloc_r+0xde>
 8009fe2:	6834      	ldr	r4, [r6, #0]
 8009fe4:	4626      	mov	r6, r4
 8009fe6:	2e00      	cmp	r6, #0
 8009fe8:	d140      	bne.n	800a06c <_malloc_r+0xcc>
 8009fea:	6823      	ldr	r3, [r4, #0]
 8009fec:	4631      	mov	r1, r6
 8009fee:	4638      	mov	r0, r7
 8009ff0:	eb04 0803 	add.w	r8, r4, r3
 8009ff4:	f000 f940 	bl	800a278 <_sbrk_r>
 8009ff8:	4580      	cmp	r8, r0
 8009ffa:	d13a      	bne.n	800a072 <_malloc_r+0xd2>
 8009ffc:	6821      	ldr	r1, [r4, #0]
 8009ffe:	3503      	adds	r5, #3
 800a000:	1a6d      	subs	r5, r5, r1
 800a002:	f025 0503 	bic.w	r5, r5, #3
 800a006:	3508      	adds	r5, #8
 800a008:	2d0c      	cmp	r5, #12
 800a00a:	bf38      	it	cc
 800a00c:	250c      	movcc	r5, #12
 800a00e:	4629      	mov	r1, r5
 800a010:	4638      	mov	r0, r7
 800a012:	f7ff ffa5 	bl	8009f60 <sbrk_aligned>
 800a016:	3001      	adds	r0, #1
 800a018:	d02b      	beq.n	800a072 <_malloc_r+0xd2>
 800a01a:	6823      	ldr	r3, [r4, #0]
 800a01c:	442b      	add	r3, r5
 800a01e:	6023      	str	r3, [r4, #0]
 800a020:	e00e      	b.n	800a040 <_malloc_r+0xa0>
 800a022:	6822      	ldr	r2, [r4, #0]
 800a024:	1b52      	subs	r2, r2, r5
 800a026:	d41e      	bmi.n	800a066 <_malloc_r+0xc6>
 800a028:	2a0b      	cmp	r2, #11
 800a02a:	d916      	bls.n	800a05a <_malloc_r+0xba>
 800a02c:	1961      	adds	r1, r4, r5
 800a02e:	42a3      	cmp	r3, r4
 800a030:	6025      	str	r5, [r4, #0]
 800a032:	bf18      	it	ne
 800a034:	6059      	strne	r1, [r3, #4]
 800a036:	6863      	ldr	r3, [r4, #4]
 800a038:	bf08      	it	eq
 800a03a:	6031      	streq	r1, [r6, #0]
 800a03c:	5162      	str	r2, [r4, r5]
 800a03e:	604b      	str	r3, [r1, #4]
 800a040:	4638      	mov	r0, r7
 800a042:	f104 060b 	add.w	r6, r4, #11
 800a046:	f000 fb8d 	bl	800a764 <__malloc_unlock>
 800a04a:	f026 0607 	bic.w	r6, r6, #7
 800a04e:	1d23      	adds	r3, r4, #4
 800a050:	1af2      	subs	r2, r6, r3
 800a052:	d0b6      	beq.n	8009fc2 <_malloc_r+0x22>
 800a054:	1b9b      	subs	r3, r3, r6
 800a056:	50a3      	str	r3, [r4, r2]
 800a058:	e7b3      	b.n	8009fc2 <_malloc_r+0x22>
 800a05a:	6862      	ldr	r2, [r4, #4]
 800a05c:	42a3      	cmp	r3, r4
 800a05e:	bf0c      	ite	eq
 800a060:	6032      	streq	r2, [r6, #0]
 800a062:	605a      	strne	r2, [r3, #4]
 800a064:	e7ec      	b.n	800a040 <_malloc_r+0xa0>
 800a066:	4623      	mov	r3, r4
 800a068:	6864      	ldr	r4, [r4, #4]
 800a06a:	e7b2      	b.n	8009fd2 <_malloc_r+0x32>
 800a06c:	4634      	mov	r4, r6
 800a06e:	6876      	ldr	r6, [r6, #4]
 800a070:	e7b9      	b.n	8009fe6 <_malloc_r+0x46>
 800a072:	230c      	movs	r3, #12
 800a074:	603b      	str	r3, [r7, #0]
 800a076:	4638      	mov	r0, r7
 800a078:	f000 fb74 	bl	800a764 <__malloc_unlock>
 800a07c:	e7a1      	b.n	8009fc2 <_malloc_r+0x22>
 800a07e:	6025      	str	r5, [r4, #0]
 800a080:	e7de      	b.n	800a040 <_malloc_r+0xa0>
 800a082:	bf00      	nop
 800a084:	20004fa0 	.word	0x20004fa0

0800a088 <iprintf>:
 800a088:	b40f      	push	{r0, r1, r2, r3}
 800a08a:	4b0a      	ldr	r3, [pc, #40]	; (800a0b4 <iprintf+0x2c>)
 800a08c:	b513      	push	{r0, r1, r4, lr}
 800a08e:	681c      	ldr	r4, [r3, #0]
 800a090:	b124      	cbz	r4, 800a09c <iprintf+0x14>
 800a092:	69a3      	ldr	r3, [r4, #24]
 800a094:	b913      	cbnz	r3, 800a09c <iprintf+0x14>
 800a096:	4620      	mov	r0, r4
 800a098:	f7ff fe86 	bl	8009da8 <__sinit>
 800a09c:	ab05      	add	r3, sp, #20
 800a09e:	9a04      	ldr	r2, [sp, #16]
 800a0a0:	68a1      	ldr	r1, [r4, #8]
 800a0a2:	9301      	str	r3, [sp, #4]
 800a0a4:	4620      	mov	r0, r4
 800a0a6:	f000 fbd9 	bl	800a85c <_vfiprintf_r>
 800a0aa:	b002      	add	sp, #8
 800a0ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a0b0:	b004      	add	sp, #16
 800a0b2:	4770      	bx	lr
 800a0b4:	20000010 	.word	0x20000010

0800a0b8 <_puts_r>:
 800a0b8:	b570      	push	{r4, r5, r6, lr}
 800a0ba:	460e      	mov	r6, r1
 800a0bc:	4605      	mov	r5, r0
 800a0be:	b118      	cbz	r0, 800a0c8 <_puts_r+0x10>
 800a0c0:	6983      	ldr	r3, [r0, #24]
 800a0c2:	b90b      	cbnz	r3, 800a0c8 <_puts_r+0x10>
 800a0c4:	f7ff fe70 	bl	8009da8 <__sinit>
 800a0c8:	69ab      	ldr	r3, [r5, #24]
 800a0ca:	68ac      	ldr	r4, [r5, #8]
 800a0cc:	b913      	cbnz	r3, 800a0d4 <_puts_r+0x1c>
 800a0ce:	4628      	mov	r0, r5
 800a0d0:	f7ff fe6a 	bl	8009da8 <__sinit>
 800a0d4:	4b2c      	ldr	r3, [pc, #176]	; (800a188 <_puts_r+0xd0>)
 800a0d6:	429c      	cmp	r4, r3
 800a0d8:	d120      	bne.n	800a11c <_puts_r+0x64>
 800a0da:	686c      	ldr	r4, [r5, #4]
 800a0dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a0de:	07db      	lsls	r3, r3, #31
 800a0e0:	d405      	bmi.n	800a0ee <_puts_r+0x36>
 800a0e2:	89a3      	ldrh	r3, [r4, #12]
 800a0e4:	0598      	lsls	r0, r3, #22
 800a0e6:	d402      	bmi.n	800a0ee <_puts_r+0x36>
 800a0e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a0ea:	f7ff ff20 	bl	8009f2e <__retarget_lock_acquire_recursive>
 800a0ee:	89a3      	ldrh	r3, [r4, #12]
 800a0f0:	0719      	lsls	r1, r3, #28
 800a0f2:	d51d      	bpl.n	800a130 <_puts_r+0x78>
 800a0f4:	6923      	ldr	r3, [r4, #16]
 800a0f6:	b1db      	cbz	r3, 800a130 <_puts_r+0x78>
 800a0f8:	3e01      	subs	r6, #1
 800a0fa:	68a3      	ldr	r3, [r4, #8]
 800a0fc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a100:	3b01      	subs	r3, #1
 800a102:	60a3      	str	r3, [r4, #8]
 800a104:	bb39      	cbnz	r1, 800a156 <_puts_r+0x9e>
 800a106:	2b00      	cmp	r3, #0
 800a108:	da38      	bge.n	800a17c <_puts_r+0xc4>
 800a10a:	4622      	mov	r2, r4
 800a10c:	210a      	movs	r1, #10
 800a10e:	4628      	mov	r0, r5
 800a110:	f000 f906 	bl	800a320 <__swbuf_r>
 800a114:	3001      	adds	r0, #1
 800a116:	d011      	beq.n	800a13c <_puts_r+0x84>
 800a118:	250a      	movs	r5, #10
 800a11a:	e011      	b.n	800a140 <_puts_r+0x88>
 800a11c:	4b1b      	ldr	r3, [pc, #108]	; (800a18c <_puts_r+0xd4>)
 800a11e:	429c      	cmp	r4, r3
 800a120:	d101      	bne.n	800a126 <_puts_r+0x6e>
 800a122:	68ac      	ldr	r4, [r5, #8]
 800a124:	e7da      	b.n	800a0dc <_puts_r+0x24>
 800a126:	4b1a      	ldr	r3, [pc, #104]	; (800a190 <_puts_r+0xd8>)
 800a128:	429c      	cmp	r4, r3
 800a12a:	bf08      	it	eq
 800a12c:	68ec      	ldreq	r4, [r5, #12]
 800a12e:	e7d5      	b.n	800a0dc <_puts_r+0x24>
 800a130:	4621      	mov	r1, r4
 800a132:	4628      	mov	r0, r5
 800a134:	f000 f958 	bl	800a3e8 <__swsetup_r>
 800a138:	2800      	cmp	r0, #0
 800a13a:	d0dd      	beq.n	800a0f8 <_puts_r+0x40>
 800a13c:	f04f 35ff 	mov.w	r5, #4294967295
 800a140:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a142:	07da      	lsls	r2, r3, #31
 800a144:	d405      	bmi.n	800a152 <_puts_r+0x9a>
 800a146:	89a3      	ldrh	r3, [r4, #12]
 800a148:	059b      	lsls	r3, r3, #22
 800a14a:	d402      	bmi.n	800a152 <_puts_r+0x9a>
 800a14c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a14e:	f7ff feef 	bl	8009f30 <__retarget_lock_release_recursive>
 800a152:	4628      	mov	r0, r5
 800a154:	bd70      	pop	{r4, r5, r6, pc}
 800a156:	2b00      	cmp	r3, #0
 800a158:	da04      	bge.n	800a164 <_puts_r+0xac>
 800a15a:	69a2      	ldr	r2, [r4, #24]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	dc06      	bgt.n	800a16e <_puts_r+0xb6>
 800a160:	290a      	cmp	r1, #10
 800a162:	d004      	beq.n	800a16e <_puts_r+0xb6>
 800a164:	6823      	ldr	r3, [r4, #0]
 800a166:	1c5a      	adds	r2, r3, #1
 800a168:	6022      	str	r2, [r4, #0]
 800a16a:	7019      	strb	r1, [r3, #0]
 800a16c:	e7c5      	b.n	800a0fa <_puts_r+0x42>
 800a16e:	4622      	mov	r2, r4
 800a170:	4628      	mov	r0, r5
 800a172:	f000 f8d5 	bl	800a320 <__swbuf_r>
 800a176:	3001      	adds	r0, #1
 800a178:	d1bf      	bne.n	800a0fa <_puts_r+0x42>
 800a17a:	e7df      	b.n	800a13c <_puts_r+0x84>
 800a17c:	6823      	ldr	r3, [r4, #0]
 800a17e:	250a      	movs	r5, #10
 800a180:	1c5a      	adds	r2, r3, #1
 800a182:	6022      	str	r2, [r4, #0]
 800a184:	701d      	strb	r5, [r3, #0]
 800a186:	e7db      	b.n	800a140 <_puts_r+0x88>
 800a188:	0800b0f4 	.word	0x0800b0f4
 800a18c:	0800b114 	.word	0x0800b114
 800a190:	0800b0d4 	.word	0x0800b0d4

0800a194 <puts>:
 800a194:	4b02      	ldr	r3, [pc, #8]	; (800a1a0 <puts+0xc>)
 800a196:	4601      	mov	r1, r0
 800a198:	6818      	ldr	r0, [r3, #0]
 800a19a:	f7ff bf8d 	b.w	800a0b8 <_puts_r>
 800a19e:	bf00      	nop
 800a1a0:	20000010 	.word	0x20000010

0800a1a4 <cleanup_glue>:
 800a1a4:	b538      	push	{r3, r4, r5, lr}
 800a1a6:	460c      	mov	r4, r1
 800a1a8:	6809      	ldr	r1, [r1, #0]
 800a1aa:	4605      	mov	r5, r0
 800a1ac:	b109      	cbz	r1, 800a1b2 <cleanup_glue+0xe>
 800a1ae:	f7ff fff9 	bl	800a1a4 <cleanup_glue>
 800a1b2:	4621      	mov	r1, r4
 800a1b4:	4628      	mov	r0, r5
 800a1b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a1ba:	f000 bad9 	b.w	800a770 <_free_r>
	...

0800a1c0 <_reclaim_reent>:
 800a1c0:	4b2c      	ldr	r3, [pc, #176]	; (800a274 <_reclaim_reent+0xb4>)
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	4283      	cmp	r3, r0
 800a1c6:	b570      	push	{r4, r5, r6, lr}
 800a1c8:	4604      	mov	r4, r0
 800a1ca:	d051      	beq.n	800a270 <_reclaim_reent+0xb0>
 800a1cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800a1ce:	b143      	cbz	r3, 800a1e2 <_reclaim_reent+0x22>
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d14a      	bne.n	800a26c <_reclaim_reent+0xac>
 800a1d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a1d8:	6819      	ldr	r1, [r3, #0]
 800a1da:	b111      	cbz	r1, 800a1e2 <_reclaim_reent+0x22>
 800a1dc:	4620      	mov	r0, r4
 800a1de:	f000 fac7 	bl	800a770 <_free_r>
 800a1e2:	6961      	ldr	r1, [r4, #20]
 800a1e4:	b111      	cbz	r1, 800a1ec <_reclaim_reent+0x2c>
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	f000 fac2 	bl	800a770 <_free_r>
 800a1ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800a1ee:	b111      	cbz	r1, 800a1f6 <_reclaim_reent+0x36>
 800a1f0:	4620      	mov	r0, r4
 800a1f2:	f000 fabd 	bl	800a770 <_free_r>
 800a1f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800a1f8:	b111      	cbz	r1, 800a200 <_reclaim_reent+0x40>
 800a1fa:	4620      	mov	r0, r4
 800a1fc:	f000 fab8 	bl	800a770 <_free_r>
 800a200:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800a202:	b111      	cbz	r1, 800a20a <_reclaim_reent+0x4a>
 800a204:	4620      	mov	r0, r4
 800a206:	f000 fab3 	bl	800a770 <_free_r>
 800a20a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800a20c:	b111      	cbz	r1, 800a214 <_reclaim_reent+0x54>
 800a20e:	4620      	mov	r0, r4
 800a210:	f000 faae 	bl	800a770 <_free_r>
 800a214:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800a216:	b111      	cbz	r1, 800a21e <_reclaim_reent+0x5e>
 800a218:	4620      	mov	r0, r4
 800a21a:	f000 faa9 	bl	800a770 <_free_r>
 800a21e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800a220:	b111      	cbz	r1, 800a228 <_reclaim_reent+0x68>
 800a222:	4620      	mov	r0, r4
 800a224:	f000 faa4 	bl	800a770 <_free_r>
 800a228:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a22a:	b111      	cbz	r1, 800a232 <_reclaim_reent+0x72>
 800a22c:	4620      	mov	r0, r4
 800a22e:	f000 fa9f 	bl	800a770 <_free_r>
 800a232:	69a3      	ldr	r3, [r4, #24]
 800a234:	b1e3      	cbz	r3, 800a270 <_reclaim_reent+0xb0>
 800a236:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a238:	4620      	mov	r0, r4
 800a23a:	4798      	blx	r3
 800a23c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800a23e:	b1b9      	cbz	r1, 800a270 <_reclaim_reent+0xb0>
 800a240:	4620      	mov	r0, r4
 800a242:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a246:	f7ff bfad 	b.w	800a1a4 <cleanup_glue>
 800a24a:	5949      	ldr	r1, [r1, r5]
 800a24c:	b941      	cbnz	r1, 800a260 <_reclaim_reent+0xa0>
 800a24e:	3504      	adds	r5, #4
 800a250:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a252:	2d80      	cmp	r5, #128	; 0x80
 800a254:	68d9      	ldr	r1, [r3, #12]
 800a256:	d1f8      	bne.n	800a24a <_reclaim_reent+0x8a>
 800a258:	4620      	mov	r0, r4
 800a25a:	f000 fa89 	bl	800a770 <_free_r>
 800a25e:	e7ba      	b.n	800a1d6 <_reclaim_reent+0x16>
 800a260:	680e      	ldr	r6, [r1, #0]
 800a262:	4620      	mov	r0, r4
 800a264:	f000 fa84 	bl	800a770 <_free_r>
 800a268:	4631      	mov	r1, r6
 800a26a:	e7ef      	b.n	800a24c <_reclaim_reent+0x8c>
 800a26c:	2500      	movs	r5, #0
 800a26e:	e7ef      	b.n	800a250 <_reclaim_reent+0x90>
 800a270:	bd70      	pop	{r4, r5, r6, pc}
 800a272:	bf00      	nop
 800a274:	20000010 	.word	0x20000010

0800a278 <_sbrk_r>:
 800a278:	b538      	push	{r3, r4, r5, lr}
 800a27a:	4d06      	ldr	r5, [pc, #24]	; (800a294 <_sbrk_r+0x1c>)
 800a27c:	2300      	movs	r3, #0
 800a27e:	4604      	mov	r4, r0
 800a280:	4608      	mov	r0, r1
 800a282:	602b      	str	r3, [r5, #0]
 800a284:	f7f7 f990 	bl	80015a8 <_sbrk>
 800a288:	1c43      	adds	r3, r0, #1
 800a28a:	d102      	bne.n	800a292 <_sbrk_r+0x1a>
 800a28c:	682b      	ldr	r3, [r5, #0]
 800a28e:	b103      	cbz	r3, 800a292 <_sbrk_r+0x1a>
 800a290:	6023      	str	r3, [r4, #0]
 800a292:	bd38      	pop	{r3, r4, r5, pc}
 800a294:	20004fa8 	.word	0x20004fa8

0800a298 <__sread>:
 800a298:	b510      	push	{r4, lr}
 800a29a:	460c      	mov	r4, r1
 800a29c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2a0:	f000 fda0 	bl	800ade4 <_read_r>
 800a2a4:	2800      	cmp	r0, #0
 800a2a6:	bfab      	itete	ge
 800a2a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a2aa:	89a3      	ldrhlt	r3, [r4, #12]
 800a2ac:	181b      	addge	r3, r3, r0
 800a2ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a2b2:	bfac      	ite	ge
 800a2b4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a2b6:	81a3      	strhlt	r3, [r4, #12]
 800a2b8:	bd10      	pop	{r4, pc}

0800a2ba <__swrite>:
 800a2ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2be:	461f      	mov	r7, r3
 800a2c0:	898b      	ldrh	r3, [r1, #12]
 800a2c2:	05db      	lsls	r3, r3, #23
 800a2c4:	4605      	mov	r5, r0
 800a2c6:	460c      	mov	r4, r1
 800a2c8:	4616      	mov	r6, r2
 800a2ca:	d505      	bpl.n	800a2d8 <__swrite+0x1e>
 800a2cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2d0:	2302      	movs	r3, #2
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	f000 f9c8 	bl	800a668 <_lseek_r>
 800a2d8:	89a3      	ldrh	r3, [r4, #12]
 800a2da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a2de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a2e2:	81a3      	strh	r3, [r4, #12]
 800a2e4:	4632      	mov	r2, r6
 800a2e6:	463b      	mov	r3, r7
 800a2e8:	4628      	mov	r0, r5
 800a2ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2ee:	f000 b869 	b.w	800a3c4 <_write_r>

0800a2f2 <__sseek>:
 800a2f2:	b510      	push	{r4, lr}
 800a2f4:	460c      	mov	r4, r1
 800a2f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2fa:	f000 f9b5 	bl	800a668 <_lseek_r>
 800a2fe:	1c43      	adds	r3, r0, #1
 800a300:	89a3      	ldrh	r3, [r4, #12]
 800a302:	bf15      	itete	ne
 800a304:	6560      	strne	r0, [r4, #84]	; 0x54
 800a306:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a30a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a30e:	81a3      	strheq	r3, [r4, #12]
 800a310:	bf18      	it	ne
 800a312:	81a3      	strhne	r3, [r4, #12]
 800a314:	bd10      	pop	{r4, pc}

0800a316 <__sclose>:
 800a316:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a31a:	f000 b8d3 	b.w	800a4c4 <_close_r>
	...

0800a320 <__swbuf_r>:
 800a320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a322:	460e      	mov	r6, r1
 800a324:	4614      	mov	r4, r2
 800a326:	4605      	mov	r5, r0
 800a328:	b118      	cbz	r0, 800a332 <__swbuf_r+0x12>
 800a32a:	6983      	ldr	r3, [r0, #24]
 800a32c:	b90b      	cbnz	r3, 800a332 <__swbuf_r+0x12>
 800a32e:	f7ff fd3b 	bl	8009da8 <__sinit>
 800a332:	4b21      	ldr	r3, [pc, #132]	; (800a3b8 <__swbuf_r+0x98>)
 800a334:	429c      	cmp	r4, r3
 800a336:	d12b      	bne.n	800a390 <__swbuf_r+0x70>
 800a338:	686c      	ldr	r4, [r5, #4]
 800a33a:	69a3      	ldr	r3, [r4, #24]
 800a33c:	60a3      	str	r3, [r4, #8]
 800a33e:	89a3      	ldrh	r3, [r4, #12]
 800a340:	071a      	lsls	r2, r3, #28
 800a342:	d52f      	bpl.n	800a3a4 <__swbuf_r+0x84>
 800a344:	6923      	ldr	r3, [r4, #16]
 800a346:	b36b      	cbz	r3, 800a3a4 <__swbuf_r+0x84>
 800a348:	6923      	ldr	r3, [r4, #16]
 800a34a:	6820      	ldr	r0, [r4, #0]
 800a34c:	1ac0      	subs	r0, r0, r3
 800a34e:	6963      	ldr	r3, [r4, #20]
 800a350:	b2f6      	uxtb	r6, r6
 800a352:	4283      	cmp	r3, r0
 800a354:	4637      	mov	r7, r6
 800a356:	dc04      	bgt.n	800a362 <__swbuf_r+0x42>
 800a358:	4621      	mov	r1, r4
 800a35a:	4628      	mov	r0, r5
 800a35c:	f000 f948 	bl	800a5f0 <_fflush_r>
 800a360:	bb30      	cbnz	r0, 800a3b0 <__swbuf_r+0x90>
 800a362:	68a3      	ldr	r3, [r4, #8]
 800a364:	3b01      	subs	r3, #1
 800a366:	60a3      	str	r3, [r4, #8]
 800a368:	6823      	ldr	r3, [r4, #0]
 800a36a:	1c5a      	adds	r2, r3, #1
 800a36c:	6022      	str	r2, [r4, #0]
 800a36e:	701e      	strb	r6, [r3, #0]
 800a370:	6963      	ldr	r3, [r4, #20]
 800a372:	3001      	adds	r0, #1
 800a374:	4283      	cmp	r3, r0
 800a376:	d004      	beq.n	800a382 <__swbuf_r+0x62>
 800a378:	89a3      	ldrh	r3, [r4, #12]
 800a37a:	07db      	lsls	r3, r3, #31
 800a37c:	d506      	bpl.n	800a38c <__swbuf_r+0x6c>
 800a37e:	2e0a      	cmp	r6, #10
 800a380:	d104      	bne.n	800a38c <__swbuf_r+0x6c>
 800a382:	4621      	mov	r1, r4
 800a384:	4628      	mov	r0, r5
 800a386:	f000 f933 	bl	800a5f0 <_fflush_r>
 800a38a:	b988      	cbnz	r0, 800a3b0 <__swbuf_r+0x90>
 800a38c:	4638      	mov	r0, r7
 800a38e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a390:	4b0a      	ldr	r3, [pc, #40]	; (800a3bc <__swbuf_r+0x9c>)
 800a392:	429c      	cmp	r4, r3
 800a394:	d101      	bne.n	800a39a <__swbuf_r+0x7a>
 800a396:	68ac      	ldr	r4, [r5, #8]
 800a398:	e7cf      	b.n	800a33a <__swbuf_r+0x1a>
 800a39a:	4b09      	ldr	r3, [pc, #36]	; (800a3c0 <__swbuf_r+0xa0>)
 800a39c:	429c      	cmp	r4, r3
 800a39e:	bf08      	it	eq
 800a3a0:	68ec      	ldreq	r4, [r5, #12]
 800a3a2:	e7ca      	b.n	800a33a <__swbuf_r+0x1a>
 800a3a4:	4621      	mov	r1, r4
 800a3a6:	4628      	mov	r0, r5
 800a3a8:	f000 f81e 	bl	800a3e8 <__swsetup_r>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	d0cb      	beq.n	800a348 <__swbuf_r+0x28>
 800a3b0:	f04f 37ff 	mov.w	r7, #4294967295
 800a3b4:	e7ea      	b.n	800a38c <__swbuf_r+0x6c>
 800a3b6:	bf00      	nop
 800a3b8:	0800b0f4 	.word	0x0800b0f4
 800a3bc:	0800b114 	.word	0x0800b114
 800a3c0:	0800b0d4 	.word	0x0800b0d4

0800a3c4 <_write_r>:
 800a3c4:	b538      	push	{r3, r4, r5, lr}
 800a3c6:	4d07      	ldr	r5, [pc, #28]	; (800a3e4 <_write_r+0x20>)
 800a3c8:	4604      	mov	r4, r0
 800a3ca:	4608      	mov	r0, r1
 800a3cc:	4611      	mov	r1, r2
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	602a      	str	r2, [r5, #0]
 800a3d2:	461a      	mov	r2, r3
 800a3d4:	f7f6 feba 	bl	800114c <_write>
 800a3d8:	1c43      	adds	r3, r0, #1
 800a3da:	d102      	bne.n	800a3e2 <_write_r+0x1e>
 800a3dc:	682b      	ldr	r3, [r5, #0]
 800a3de:	b103      	cbz	r3, 800a3e2 <_write_r+0x1e>
 800a3e0:	6023      	str	r3, [r4, #0]
 800a3e2:	bd38      	pop	{r3, r4, r5, pc}
 800a3e4:	20004fa8 	.word	0x20004fa8

0800a3e8 <__swsetup_r>:
 800a3e8:	4b32      	ldr	r3, [pc, #200]	; (800a4b4 <__swsetup_r+0xcc>)
 800a3ea:	b570      	push	{r4, r5, r6, lr}
 800a3ec:	681d      	ldr	r5, [r3, #0]
 800a3ee:	4606      	mov	r6, r0
 800a3f0:	460c      	mov	r4, r1
 800a3f2:	b125      	cbz	r5, 800a3fe <__swsetup_r+0x16>
 800a3f4:	69ab      	ldr	r3, [r5, #24]
 800a3f6:	b913      	cbnz	r3, 800a3fe <__swsetup_r+0x16>
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	f7ff fcd5 	bl	8009da8 <__sinit>
 800a3fe:	4b2e      	ldr	r3, [pc, #184]	; (800a4b8 <__swsetup_r+0xd0>)
 800a400:	429c      	cmp	r4, r3
 800a402:	d10f      	bne.n	800a424 <__swsetup_r+0x3c>
 800a404:	686c      	ldr	r4, [r5, #4]
 800a406:	89a3      	ldrh	r3, [r4, #12]
 800a408:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a40c:	0719      	lsls	r1, r3, #28
 800a40e:	d42c      	bmi.n	800a46a <__swsetup_r+0x82>
 800a410:	06dd      	lsls	r5, r3, #27
 800a412:	d411      	bmi.n	800a438 <__swsetup_r+0x50>
 800a414:	2309      	movs	r3, #9
 800a416:	6033      	str	r3, [r6, #0]
 800a418:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a41c:	81a3      	strh	r3, [r4, #12]
 800a41e:	f04f 30ff 	mov.w	r0, #4294967295
 800a422:	e03e      	b.n	800a4a2 <__swsetup_r+0xba>
 800a424:	4b25      	ldr	r3, [pc, #148]	; (800a4bc <__swsetup_r+0xd4>)
 800a426:	429c      	cmp	r4, r3
 800a428:	d101      	bne.n	800a42e <__swsetup_r+0x46>
 800a42a:	68ac      	ldr	r4, [r5, #8]
 800a42c:	e7eb      	b.n	800a406 <__swsetup_r+0x1e>
 800a42e:	4b24      	ldr	r3, [pc, #144]	; (800a4c0 <__swsetup_r+0xd8>)
 800a430:	429c      	cmp	r4, r3
 800a432:	bf08      	it	eq
 800a434:	68ec      	ldreq	r4, [r5, #12]
 800a436:	e7e6      	b.n	800a406 <__swsetup_r+0x1e>
 800a438:	0758      	lsls	r0, r3, #29
 800a43a:	d512      	bpl.n	800a462 <__swsetup_r+0x7a>
 800a43c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a43e:	b141      	cbz	r1, 800a452 <__swsetup_r+0x6a>
 800a440:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a444:	4299      	cmp	r1, r3
 800a446:	d002      	beq.n	800a44e <__swsetup_r+0x66>
 800a448:	4630      	mov	r0, r6
 800a44a:	f000 f991 	bl	800a770 <_free_r>
 800a44e:	2300      	movs	r3, #0
 800a450:	6363      	str	r3, [r4, #52]	; 0x34
 800a452:	89a3      	ldrh	r3, [r4, #12]
 800a454:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a458:	81a3      	strh	r3, [r4, #12]
 800a45a:	2300      	movs	r3, #0
 800a45c:	6063      	str	r3, [r4, #4]
 800a45e:	6923      	ldr	r3, [r4, #16]
 800a460:	6023      	str	r3, [r4, #0]
 800a462:	89a3      	ldrh	r3, [r4, #12]
 800a464:	f043 0308 	orr.w	r3, r3, #8
 800a468:	81a3      	strh	r3, [r4, #12]
 800a46a:	6923      	ldr	r3, [r4, #16]
 800a46c:	b94b      	cbnz	r3, 800a482 <__swsetup_r+0x9a>
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a474:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a478:	d003      	beq.n	800a482 <__swsetup_r+0x9a>
 800a47a:	4621      	mov	r1, r4
 800a47c:	4630      	mov	r0, r6
 800a47e:	f000 f92b 	bl	800a6d8 <__smakebuf_r>
 800a482:	89a0      	ldrh	r0, [r4, #12]
 800a484:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a488:	f010 0301 	ands.w	r3, r0, #1
 800a48c:	d00a      	beq.n	800a4a4 <__swsetup_r+0xbc>
 800a48e:	2300      	movs	r3, #0
 800a490:	60a3      	str	r3, [r4, #8]
 800a492:	6963      	ldr	r3, [r4, #20]
 800a494:	425b      	negs	r3, r3
 800a496:	61a3      	str	r3, [r4, #24]
 800a498:	6923      	ldr	r3, [r4, #16]
 800a49a:	b943      	cbnz	r3, 800a4ae <__swsetup_r+0xc6>
 800a49c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a4a0:	d1ba      	bne.n	800a418 <__swsetup_r+0x30>
 800a4a2:	bd70      	pop	{r4, r5, r6, pc}
 800a4a4:	0781      	lsls	r1, r0, #30
 800a4a6:	bf58      	it	pl
 800a4a8:	6963      	ldrpl	r3, [r4, #20]
 800a4aa:	60a3      	str	r3, [r4, #8]
 800a4ac:	e7f4      	b.n	800a498 <__swsetup_r+0xb0>
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	e7f7      	b.n	800a4a2 <__swsetup_r+0xba>
 800a4b2:	bf00      	nop
 800a4b4:	20000010 	.word	0x20000010
 800a4b8:	0800b0f4 	.word	0x0800b0f4
 800a4bc:	0800b114 	.word	0x0800b114
 800a4c0:	0800b0d4 	.word	0x0800b0d4

0800a4c4 <_close_r>:
 800a4c4:	b538      	push	{r3, r4, r5, lr}
 800a4c6:	4d06      	ldr	r5, [pc, #24]	; (800a4e0 <_close_r+0x1c>)
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	4608      	mov	r0, r1
 800a4ce:	602b      	str	r3, [r5, #0]
 800a4d0:	f7f7 f835 	bl	800153e <_close>
 800a4d4:	1c43      	adds	r3, r0, #1
 800a4d6:	d102      	bne.n	800a4de <_close_r+0x1a>
 800a4d8:	682b      	ldr	r3, [r5, #0]
 800a4da:	b103      	cbz	r3, 800a4de <_close_r+0x1a>
 800a4dc:	6023      	str	r3, [r4, #0]
 800a4de:	bd38      	pop	{r3, r4, r5, pc}
 800a4e0:	20004fa8 	.word	0x20004fa8

0800a4e4 <__sflush_r>:
 800a4e4:	898a      	ldrh	r2, [r1, #12]
 800a4e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a4ea:	4605      	mov	r5, r0
 800a4ec:	0710      	lsls	r0, r2, #28
 800a4ee:	460c      	mov	r4, r1
 800a4f0:	d458      	bmi.n	800a5a4 <__sflush_r+0xc0>
 800a4f2:	684b      	ldr	r3, [r1, #4]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	dc05      	bgt.n	800a504 <__sflush_r+0x20>
 800a4f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	dc02      	bgt.n	800a504 <__sflush_r+0x20>
 800a4fe:	2000      	movs	r0, #0
 800a500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a504:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a506:	2e00      	cmp	r6, #0
 800a508:	d0f9      	beq.n	800a4fe <__sflush_r+0x1a>
 800a50a:	2300      	movs	r3, #0
 800a50c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a510:	682f      	ldr	r7, [r5, #0]
 800a512:	602b      	str	r3, [r5, #0]
 800a514:	d032      	beq.n	800a57c <__sflush_r+0x98>
 800a516:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a518:	89a3      	ldrh	r3, [r4, #12]
 800a51a:	075a      	lsls	r2, r3, #29
 800a51c:	d505      	bpl.n	800a52a <__sflush_r+0x46>
 800a51e:	6863      	ldr	r3, [r4, #4]
 800a520:	1ac0      	subs	r0, r0, r3
 800a522:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a524:	b10b      	cbz	r3, 800a52a <__sflush_r+0x46>
 800a526:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a528:	1ac0      	subs	r0, r0, r3
 800a52a:	2300      	movs	r3, #0
 800a52c:	4602      	mov	r2, r0
 800a52e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a530:	6a21      	ldr	r1, [r4, #32]
 800a532:	4628      	mov	r0, r5
 800a534:	47b0      	blx	r6
 800a536:	1c43      	adds	r3, r0, #1
 800a538:	89a3      	ldrh	r3, [r4, #12]
 800a53a:	d106      	bne.n	800a54a <__sflush_r+0x66>
 800a53c:	6829      	ldr	r1, [r5, #0]
 800a53e:	291d      	cmp	r1, #29
 800a540:	d82c      	bhi.n	800a59c <__sflush_r+0xb8>
 800a542:	4a2a      	ldr	r2, [pc, #168]	; (800a5ec <__sflush_r+0x108>)
 800a544:	40ca      	lsrs	r2, r1
 800a546:	07d6      	lsls	r6, r2, #31
 800a548:	d528      	bpl.n	800a59c <__sflush_r+0xb8>
 800a54a:	2200      	movs	r2, #0
 800a54c:	6062      	str	r2, [r4, #4]
 800a54e:	04d9      	lsls	r1, r3, #19
 800a550:	6922      	ldr	r2, [r4, #16]
 800a552:	6022      	str	r2, [r4, #0]
 800a554:	d504      	bpl.n	800a560 <__sflush_r+0x7c>
 800a556:	1c42      	adds	r2, r0, #1
 800a558:	d101      	bne.n	800a55e <__sflush_r+0x7a>
 800a55a:	682b      	ldr	r3, [r5, #0]
 800a55c:	b903      	cbnz	r3, 800a560 <__sflush_r+0x7c>
 800a55e:	6560      	str	r0, [r4, #84]	; 0x54
 800a560:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a562:	602f      	str	r7, [r5, #0]
 800a564:	2900      	cmp	r1, #0
 800a566:	d0ca      	beq.n	800a4fe <__sflush_r+0x1a>
 800a568:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a56c:	4299      	cmp	r1, r3
 800a56e:	d002      	beq.n	800a576 <__sflush_r+0x92>
 800a570:	4628      	mov	r0, r5
 800a572:	f000 f8fd 	bl	800a770 <_free_r>
 800a576:	2000      	movs	r0, #0
 800a578:	6360      	str	r0, [r4, #52]	; 0x34
 800a57a:	e7c1      	b.n	800a500 <__sflush_r+0x1c>
 800a57c:	6a21      	ldr	r1, [r4, #32]
 800a57e:	2301      	movs	r3, #1
 800a580:	4628      	mov	r0, r5
 800a582:	47b0      	blx	r6
 800a584:	1c41      	adds	r1, r0, #1
 800a586:	d1c7      	bne.n	800a518 <__sflush_r+0x34>
 800a588:	682b      	ldr	r3, [r5, #0]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d0c4      	beq.n	800a518 <__sflush_r+0x34>
 800a58e:	2b1d      	cmp	r3, #29
 800a590:	d001      	beq.n	800a596 <__sflush_r+0xb2>
 800a592:	2b16      	cmp	r3, #22
 800a594:	d101      	bne.n	800a59a <__sflush_r+0xb6>
 800a596:	602f      	str	r7, [r5, #0]
 800a598:	e7b1      	b.n	800a4fe <__sflush_r+0x1a>
 800a59a:	89a3      	ldrh	r3, [r4, #12]
 800a59c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5a0:	81a3      	strh	r3, [r4, #12]
 800a5a2:	e7ad      	b.n	800a500 <__sflush_r+0x1c>
 800a5a4:	690f      	ldr	r7, [r1, #16]
 800a5a6:	2f00      	cmp	r7, #0
 800a5a8:	d0a9      	beq.n	800a4fe <__sflush_r+0x1a>
 800a5aa:	0793      	lsls	r3, r2, #30
 800a5ac:	680e      	ldr	r6, [r1, #0]
 800a5ae:	bf08      	it	eq
 800a5b0:	694b      	ldreq	r3, [r1, #20]
 800a5b2:	600f      	str	r7, [r1, #0]
 800a5b4:	bf18      	it	ne
 800a5b6:	2300      	movne	r3, #0
 800a5b8:	eba6 0807 	sub.w	r8, r6, r7
 800a5bc:	608b      	str	r3, [r1, #8]
 800a5be:	f1b8 0f00 	cmp.w	r8, #0
 800a5c2:	dd9c      	ble.n	800a4fe <__sflush_r+0x1a>
 800a5c4:	6a21      	ldr	r1, [r4, #32]
 800a5c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a5c8:	4643      	mov	r3, r8
 800a5ca:	463a      	mov	r2, r7
 800a5cc:	4628      	mov	r0, r5
 800a5ce:	47b0      	blx	r6
 800a5d0:	2800      	cmp	r0, #0
 800a5d2:	dc06      	bgt.n	800a5e2 <__sflush_r+0xfe>
 800a5d4:	89a3      	ldrh	r3, [r4, #12]
 800a5d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a5da:	81a3      	strh	r3, [r4, #12]
 800a5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a5e0:	e78e      	b.n	800a500 <__sflush_r+0x1c>
 800a5e2:	4407      	add	r7, r0
 800a5e4:	eba8 0800 	sub.w	r8, r8, r0
 800a5e8:	e7e9      	b.n	800a5be <__sflush_r+0xda>
 800a5ea:	bf00      	nop
 800a5ec:	20400001 	.word	0x20400001

0800a5f0 <_fflush_r>:
 800a5f0:	b538      	push	{r3, r4, r5, lr}
 800a5f2:	690b      	ldr	r3, [r1, #16]
 800a5f4:	4605      	mov	r5, r0
 800a5f6:	460c      	mov	r4, r1
 800a5f8:	b913      	cbnz	r3, 800a600 <_fflush_r+0x10>
 800a5fa:	2500      	movs	r5, #0
 800a5fc:	4628      	mov	r0, r5
 800a5fe:	bd38      	pop	{r3, r4, r5, pc}
 800a600:	b118      	cbz	r0, 800a60a <_fflush_r+0x1a>
 800a602:	6983      	ldr	r3, [r0, #24]
 800a604:	b90b      	cbnz	r3, 800a60a <_fflush_r+0x1a>
 800a606:	f7ff fbcf 	bl	8009da8 <__sinit>
 800a60a:	4b14      	ldr	r3, [pc, #80]	; (800a65c <_fflush_r+0x6c>)
 800a60c:	429c      	cmp	r4, r3
 800a60e:	d11b      	bne.n	800a648 <_fflush_r+0x58>
 800a610:	686c      	ldr	r4, [r5, #4]
 800a612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d0ef      	beq.n	800a5fa <_fflush_r+0xa>
 800a61a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a61c:	07d0      	lsls	r0, r2, #31
 800a61e:	d404      	bmi.n	800a62a <_fflush_r+0x3a>
 800a620:	0599      	lsls	r1, r3, #22
 800a622:	d402      	bmi.n	800a62a <_fflush_r+0x3a>
 800a624:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a626:	f7ff fc82 	bl	8009f2e <__retarget_lock_acquire_recursive>
 800a62a:	4628      	mov	r0, r5
 800a62c:	4621      	mov	r1, r4
 800a62e:	f7ff ff59 	bl	800a4e4 <__sflush_r>
 800a632:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a634:	07da      	lsls	r2, r3, #31
 800a636:	4605      	mov	r5, r0
 800a638:	d4e0      	bmi.n	800a5fc <_fflush_r+0xc>
 800a63a:	89a3      	ldrh	r3, [r4, #12]
 800a63c:	059b      	lsls	r3, r3, #22
 800a63e:	d4dd      	bmi.n	800a5fc <_fflush_r+0xc>
 800a640:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a642:	f7ff fc75 	bl	8009f30 <__retarget_lock_release_recursive>
 800a646:	e7d9      	b.n	800a5fc <_fflush_r+0xc>
 800a648:	4b05      	ldr	r3, [pc, #20]	; (800a660 <_fflush_r+0x70>)
 800a64a:	429c      	cmp	r4, r3
 800a64c:	d101      	bne.n	800a652 <_fflush_r+0x62>
 800a64e:	68ac      	ldr	r4, [r5, #8]
 800a650:	e7df      	b.n	800a612 <_fflush_r+0x22>
 800a652:	4b04      	ldr	r3, [pc, #16]	; (800a664 <_fflush_r+0x74>)
 800a654:	429c      	cmp	r4, r3
 800a656:	bf08      	it	eq
 800a658:	68ec      	ldreq	r4, [r5, #12]
 800a65a:	e7da      	b.n	800a612 <_fflush_r+0x22>
 800a65c:	0800b0f4 	.word	0x0800b0f4
 800a660:	0800b114 	.word	0x0800b114
 800a664:	0800b0d4 	.word	0x0800b0d4

0800a668 <_lseek_r>:
 800a668:	b538      	push	{r3, r4, r5, lr}
 800a66a:	4d07      	ldr	r5, [pc, #28]	; (800a688 <_lseek_r+0x20>)
 800a66c:	4604      	mov	r4, r0
 800a66e:	4608      	mov	r0, r1
 800a670:	4611      	mov	r1, r2
 800a672:	2200      	movs	r2, #0
 800a674:	602a      	str	r2, [r5, #0]
 800a676:	461a      	mov	r2, r3
 800a678:	f7f6 ff88 	bl	800158c <_lseek>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_lseek_r+0x1e>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_lseek_r+0x1e>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	20004fa8 	.word	0x20004fa8

0800a68c <__swhatbuf_r>:
 800a68c:	b570      	push	{r4, r5, r6, lr}
 800a68e:	460e      	mov	r6, r1
 800a690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a694:	2900      	cmp	r1, #0
 800a696:	b096      	sub	sp, #88	; 0x58
 800a698:	4614      	mov	r4, r2
 800a69a:	461d      	mov	r5, r3
 800a69c:	da08      	bge.n	800a6b0 <__swhatbuf_r+0x24>
 800a69e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	602a      	str	r2, [r5, #0]
 800a6a6:	061a      	lsls	r2, r3, #24
 800a6a8:	d410      	bmi.n	800a6cc <__swhatbuf_r+0x40>
 800a6aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6ae:	e00e      	b.n	800a6ce <__swhatbuf_r+0x42>
 800a6b0:	466a      	mov	r2, sp
 800a6b2:	f000 fba9 	bl	800ae08 <_fstat_r>
 800a6b6:	2800      	cmp	r0, #0
 800a6b8:	dbf1      	blt.n	800a69e <__swhatbuf_r+0x12>
 800a6ba:	9a01      	ldr	r2, [sp, #4]
 800a6bc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a6c0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a6c4:	425a      	negs	r2, r3
 800a6c6:	415a      	adcs	r2, r3
 800a6c8:	602a      	str	r2, [r5, #0]
 800a6ca:	e7ee      	b.n	800a6aa <__swhatbuf_r+0x1e>
 800a6cc:	2340      	movs	r3, #64	; 0x40
 800a6ce:	2000      	movs	r0, #0
 800a6d0:	6023      	str	r3, [r4, #0]
 800a6d2:	b016      	add	sp, #88	; 0x58
 800a6d4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a6d8 <__smakebuf_r>:
 800a6d8:	898b      	ldrh	r3, [r1, #12]
 800a6da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a6dc:	079d      	lsls	r5, r3, #30
 800a6de:	4606      	mov	r6, r0
 800a6e0:	460c      	mov	r4, r1
 800a6e2:	d507      	bpl.n	800a6f4 <__smakebuf_r+0x1c>
 800a6e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a6e8:	6023      	str	r3, [r4, #0]
 800a6ea:	6123      	str	r3, [r4, #16]
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	6163      	str	r3, [r4, #20]
 800a6f0:	b002      	add	sp, #8
 800a6f2:	bd70      	pop	{r4, r5, r6, pc}
 800a6f4:	ab01      	add	r3, sp, #4
 800a6f6:	466a      	mov	r2, sp
 800a6f8:	f7ff ffc8 	bl	800a68c <__swhatbuf_r>
 800a6fc:	9900      	ldr	r1, [sp, #0]
 800a6fe:	4605      	mov	r5, r0
 800a700:	4630      	mov	r0, r6
 800a702:	f7ff fc4d 	bl	8009fa0 <_malloc_r>
 800a706:	b948      	cbnz	r0, 800a71c <__smakebuf_r+0x44>
 800a708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a70c:	059a      	lsls	r2, r3, #22
 800a70e:	d4ef      	bmi.n	800a6f0 <__smakebuf_r+0x18>
 800a710:	f023 0303 	bic.w	r3, r3, #3
 800a714:	f043 0302 	orr.w	r3, r3, #2
 800a718:	81a3      	strh	r3, [r4, #12]
 800a71a:	e7e3      	b.n	800a6e4 <__smakebuf_r+0xc>
 800a71c:	4b0d      	ldr	r3, [pc, #52]	; (800a754 <__smakebuf_r+0x7c>)
 800a71e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a720:	89a3      	ldrh	r3, [r4, #12]
 800a722:	6020      	str	r0, [r4, #0]
 800a724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	9b00      	ldr	r3, [sp, #0]
 800a72c:	6163      	str	r3, [r4, #20]
 800a72e:	9b01      	ldr	r3, [sp, #4]
 800a730:	6120      	str	r0, [r4, #16]
 800a732:	b15b      	cbz	r3, 800a74c <__smakebuf_r+0x74>
 800a734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a738:	4630      	mov	r0, r6
 800a73a:	f000 fb77 	bl	800ae2c <_isatty_r>
 800a73e:	b128      	cbz	r0, 800a74c <__smakebuf_r+0x74>
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	f023 0303 	bic.w	r3, r3, #3
 800a746:	f043 0301 	orr.w	r3, r3, #1
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	89a0      	ldrh	r0, [r4, #12]
 800a74e:	4305      	orrs	r5, r0
 800a750:	81a5      	strh	r5, [r4, #12]
 800a752:	e7cd      	b.n	800a6f0 <__smakebuf_r+0x18>
 800a754:	08009d41 	.word	0x08009d41

0800a758 <__malloc_lock>:
 800a758:	4801      	ldr	r0, [pc, #4]	; (800a760 <__malloc_lock+0x8>)
 800a75a:	f7ff bbe8 	b.w	8009f2e <__retarget_lock_acquire_recursive>
 800a75e:	bf00      	nop
 800a760:	20004f9c 	.word	0x20004f9c

0800a764 <__malloc_unlock>:
 800a764:	4801      	ldr	r0, [pc, #4]	; (800a76c <__malloc_unlock+0x8>)
 800a766:	f7ff bbe3 	b.w	8009f30 <__retarget_lock_release_recursive>
 800a76a:	bf00      	nop
 800a76c:	20004f9c 	.word	0x20004f9c

0800a770 <_free_r>:
 800a770:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a772:	2900      	cmp	r1, #0
 800a774:	d044      	beq.n	800a800 <_free_r+0x90>
 800a776:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a77a:	9001      	str	r0, [sp, #4]
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	f1a1 0404 	sub.w	r4, r1, #4
 800a782:	bfb8      	it	lt
 800a784:	18e4      	addlt	r4, r4, r3
 800a786:	f7ff ffe7 	bl	800a758 <__malloc_lock>
 800a78a:	4a1e      	ldr	r2, [pc, #120]	; (800a804 <_free_r+0x94>)
 800a78c:	9801      	ldr	r0, [sp, #4]
 800a78e:	6813      	ldr	r3, [r2, #0]
 800a790:	b933      	cbnz	r3, 800a7a0 <_free_r+0x30>
 800a792:	6063      	str	r3, [r4, #4]
 800a794:	6014      	str	r4, [r2, #0]
 800a796:	b003      	add	sp, #12
 800a798:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a79c:	f7ff bfe2 	b.w	800a764 <__malloc_unlock>
 800a7a0:	42a3      	cmp	r3, r4
 800a7a2:	d908      	bls.n	800a7b6 <_free_r+0x46>
 800a7a4:	6825      	ldr	r5, [r4, #0]
 800a7a6:	1961      	adds	r1, r4, r5
 800a7a8:	428b      	cmp	r3, r1
 800a7aa:	bf01      	itttt	eq
 800a7ac:	6819      	ldreq	r1, [r3, #0]
 800a7ae:	685b      	ldreq	r3, [r3, #4]
 800a7b0:	1949      	addeq	r1, r1, r5
 800a7b2:	6021      	streq	r1, [r4, #0]
 800a7b4:	e7ed      	b.n	800a792 <_free_r+0x22>
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	685b      	ldr	r3, [r3, #4]
 800a7ba:	b10b      	cbz	r3, 800a7c0 <_free_r+0x50>
 800a7bc:	42a3      	cmp	r3, r4
 800a7be:	d9fa      	bls.n	800a7b6 <_free_r+0x46>
 800a7c0:	6811      	ldr	r1, [r2, #0]
 800a7c2:	1855      	adds	r5, r2, r1
 800a7c4:	42a5      	cmp	r5, r4
 800a7c6:	d10b      	bne.n	800a7e0 <_free_r+0x70>
 800a7c8:	6824      	ldr	r4, [r4, #0]
 800a7ca:	4421      	add	r1, r4
 800a7cc:	1854      	adds	r4, r2, r1
 800a7ce:	42a3      	cmp	r3, r4
 800a7d0:	6011      	str	r1, [r2, #0]
 800a7d2:	d1e0      	bne.n	800a796 <_free_r+0x26>
 800a7d4:	681c      	ldr	r4, [r3, #0]
 800a7d6:	685b      	ldr	r3, [r3, #4]
 800a7d8:	6053      	str	r3, [r2, #4]
 800a7da:	4421      	add	r1, r4
 800a7dc:	6011      	str	r1, [r2, #0]
 800a7de:	e7da      	b.n	800a796 <_free_r+0x26>
 800a7e0:	d902      	bls.n	800a7e8 <_free_r+0x78>
 800a7e2:	230c      	movs	r3, #12
 800a7e4:	6003      	str	r3, [r0, #0]
 800a7e6:	e7d6      	b.n	800a796 <_free_r+0x26>
 800a7e8:	6825      	ldr	r5, [r4, #0]
 800a7ea:	1961      	adds	r1, r4, r5
 800a7ec:	428b      	cmp	r3, r1
 800a7ee:	bf04      	itt	eq
 800a7f0:	6819      	ldreq	r1, [r3, #0]
 800a7f2:	685b      	ldreq	r3, [r3, #4]
 800a7f4:	6063      	str	r3, [r4, #4]
 800a7f6:	bf04      	itt	eq
 800a7f8:	1949      	addeq	r1, r1, r5
 800a7fa:	6021      	streq	r1, [r4, #0]
 800a7fc:	6054      	str	r4, [r2, #4]
 800a7fe:	e7ca      	b.n	800a796 <_free_r+0x26>
 800a800:	b003      	add	sp, #12
 800a802:	bd30      	pop	{r4, r5, pc}
 800a804:	20004fa0 	.word	0x20004fa0

0800a808 <__sfputc_r>:
 800a808:	6893      	ldr	r3, [r2, #8]
 800a80a:	3b01      	subs	r3, #1
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	b410      	push	{r4}
 800a810:	6093      	str	r3, [r2, #8]
 800a812:	da08      	bge.n	800a826 <__sfputc_r+0x1e>
 800a814:	6994      	ldr	r4, [r2, #24]
 800a816:	42a3      	cmp	r3, r4
 800a818:	db01      	blt.n	800a81e <__sfputc_r+0x16>
 800a81a:	290a      	cmp	r1, #10
 800a81c:	d103      	bne.n	800a826 <__sfputc_r+0x1e>
 800a81e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a822:	f7ff bd7d 	b.w	800a320 <__swbuf_r>
 800a826:	6813      	ldr	r3, [r2, #0]
 800a828:	1c58      	adds	r0, r3, #1
 800a82a:	6010      	str	r0, [r2, #0]
 800a82c:	7019      	strb	r1, [r3, #0]
 800a82e:	4608      	mov	r0, r1
 800a830:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <__sfputs_r>:
 800a836:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a838:	4606      	mov	r6, r0
 800a83a:	460f      	mov	r7, r1
 800a83c:	4614      	mov	r4, r2
 800a83e:	18d5      	adds	r5, r2, r3
 800a840:	42ac      	cmp	r4, r5
 800a842:	d101      	bne.n	800a848 <__sfputs_r+0x12>
 800a844:	2000      	movs	r0, #0
 800a846:	e007      	b.n	800a858 <__sfputs_r+0x22>
 800a848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a84c:	463a      	mov	r2, r7
 800a84e:	4630      	mov	r0, r6
 800a850:	f7ff ffda 	bl	800a808 <__sfputc_r>
 800a854:	1c43      	adds	r3, r0, #1
 800a856:	d1f3      	bne.n	800a840 <__sfputs_r+0xa>
 800a858:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a85c <_vfiprintf_r>:
 800a85c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a860:	460d      	mov	r5, r1
 800a862:	b09d      	sub	sp, #116	; 0x74
 800a864:	4614      	mov	r4, r2
 800a866:	4698      	mov	r8, r3
 800a868:	4606      	mov	r6, r0
 800a86a:	b118      	cbz	r0, 800a874 <_vfiprintf_r+0x18>
 800a86c:	6983      	ldr	r3, [r0, #24]
 800a86e:	b90b      	cbnz	r3, 800a874 <_vfiprintf_r+0x18>
 800a870:	f7ff fa9a 	bl	8009da8 <__sinit>
 800a874:	4b89      	ldr	r3, [pc, #548]	; (800aa9c <_vfiprintf_r+0x240>)
 800a876:	429d      	cmp	r5, r3
 800a878:	d11b      	bne.n	800a8b2 <_vfiprintf_r+0x56>
 800a87a:	6875      	ldr	r5, [r6, #4]
 800a87c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a87e:	07d9      	lsls	r1, r3, #31
 800a880:	d405      	bmi.n	800a88e <_vfiprintf_r+0x32>
 800a882:	89ab      	ldrh	r3, [r5, #12]
 800a884:	059a      	lsls	r2, r3, #22
 800a886:	d402      	bmi.n	800a88e <_vfiprintf_r+0x32>
 800a888:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a88a:	f7ff fb50 	bl	8009f2e <__retarget_lock_acquire_recursive>
 800a88e:	89ab      	ldrh	r3, [r5, #12]
 800a890:	071b      	lsls	r3, r3, #28
 800a892:	d501      	bpl.n	800a898 <_vfiprintf_r+0x3c>
 800a894:	692b      	ldr	r3, [r5, #16]
 800a896:	b9eb      	cbnz	r3, 800a8d4 <_vfiprintf_r+0x78>
 800a898:	4629      	mov	r1, r5
 800a89a:	4630      	mov	r0, r6
 800a89c:	f7ff fda4 	bl	800a3e8 <__swsetup_r>
 800a8a0:	b1c0      	cbz	r0, 800a8d4 <_vfiprintf_r+0x78>
 800a8a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a8a4:	07dc      	lsls	r4, r3, #31
 800a8a6:	d50e      	bpl.n	800a8c6 <_vfiprintf_r+0x6a>
 800a8a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ac:	b01d      	add	sp, #116	; 0x74
 800a8ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8b2:	4b7b      	ldr	r3, [pc, #492]	; (800aaa0 <_vfiprintf_r+0x244>)
 800a8b4:	429d      	cmp	r5, r3
 800a8b6:	d101      	bne.n	800a8bc <_vfiprintf_r+0x60>
 800a8b8:	68b5      	ldr	r5, [r6, #8]
 800a8ba:	e7df      	b.n	800a87c <_vfiprintf_r+0x20>
 800a8bc:	4b79      	ldr	r3, [pc, #484]	; (800aaa4 <_vfiprintf_r+0x248>)
 800a8be:	429d      	cmp	r5, r3
 800a8c0:	bf08      	it	eq
 800a8c2:	68f5      	ldreq	r5, [r6, #12]
 800a8c4:	e7da      	b.n	800a87c <_vfiprintf_r+0x20>
 800a8c6:	89ab      	ldrh	r3, [r5, #12]
 800a8c8:	0598      	lsls	r0, r3, #22
 800a8ca:	d4ed      	bmi.n	800a8a8 <_vfiprintf_r+0x4c>
 800a8cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8ce:	f7ff fb2f 	bl	8009f30 <__retarget_lock_release_recursive>
 800a8d2:	e7e9      	b.n	800a8a8 <_vfiprintf_r+0x4c>
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	9309      	str	r3, [sp, #36]	; 0x24
 800a8d8:	2320      	movs	r3, #32
 800a8da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a8de:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8e2:	2330      	movs	r3, #48	; 0x30
 800a8e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aaa8 <_vfiprintf_r+0x24c>
 800a8e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a8ec:	f04f 0901 	mov.w	r9, #1
 800a8f0:	4623      	mov	r3, r4
 800a8f2:	469a      	mov	sl, r3
 800a8f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8f8:	b10a      	cbz	r2, 800a8fe <_vfiprintf_r+0xa2>
 800a8fa:	2a25      	cmp	r2, #37	; 0x25
 800a8fc:	d1f9      	bne.n	800a8f2 <_vfiprintf_r+0x96>
 800a8fe:	ebba 0b04 	subs.w	fp, sl, r4
 800a902:	d00b      	beq.n	800a91c <_vfiprintf_r+0xc0>
 800a904:	465b      	mov	r3, fp
 800a906:	4622      	mov	r2, r4
 800a908:	4629      	mov	r1, r5
 800a90a:	4630      	mov	r0, r6
 800a90c:	f7ff ff93 	bl	800a836 <__sfputs_r>
 800a910:	3001      	adds	r0, #1
 800a912:	f000 80aa 	beq.w	800aa6a <_vfiprintf_r+0x20e>
 800a916:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a918:	445a      	add	r2, fp
 800a91a:	9209      	str	r2, [sp, #36]	; 0x24
 800a91c:	f89a 3000 	ldrb.w	r3, [sl]
 800a920:	2b00      	cmp	r3, #0
 800a922:	f000 80a2 	beq.w	800aa6a <_vfiprintf_r+0x20e>
 800a926:	2300      	movs	r3, #0
 800a928:	f04f 32ff 	mov.w	r2, #4294967295
 800a92c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a930:	f10a 0a01 	add.w	sl, sl, #1
 800a934:	9304      	str	r3, [sp, #16]
 800a936:	9307      	str	r3, [sp, #28]
 800a938:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a93c:	931a      	str	r3, [sp, #104]	; 0x68
 800a93e:	4654      	mov	r4, sl
 800a940:	2205      	movs	r2, #5
 800a942:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a946:	4858      	ldr	r0, [pc, #352]	; (800aaa8 <_vfiprintf_r+0x24c>)
 800a948:	f7f5 fc42 	bl	80001d0 <memchr>
 800a94c:	9a04      	ldr	r2, [sp, #16]
 800a94e:	b9d8      	cbnz	r0, 800a988 <_vfiprintf_r+0x12c>
 800a950:	06d1      	lsls	r1, r2, #27
 800a952:	bf44      	itt	mi
 800a954:	2320      	movmi	r3, #32
 800a956:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a95a:	0713      	lsls	r3, r2, #28
 800a95c:	bf44      	itt	mi
 800a95e:	232b      	movmi	r3, #43	; 0x2b
 800a960:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a964:	f89a 3000 	ldrb.w	r3, [sl]
 800a968:	2b2a      	cmp	r3, #42	; 0x2a
 800a96a:	d015      	beq.n	800a998 <_vfiprintf_r+0x13c>
 800a96c:	9a07      	ldr	r2, [sp, #28]
 800a96e:	4654      	mov	r4, sl
 800a970:	2000      	movs	r0, #0
 800a972:	f04f 0c0a 	mov.w	ip, #10
 800a976:	4621      	mov	r1, r4
 800a978:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a97c:	3b30      	subs	r3, #48	; 0x30
 800a97e:	2b09      	cmp	r3, #9
 800a980:	d94e      	bls.n	800aa20 <_vfiprintf_r+0x1c4>
 800a982:	b1b0      	cbz	r0, 800a9b2 <_vfiprintf_r+0x156>
 800a984:	9207      	str	r2, [sp, #28]
 800a986:	e014      	b.n	800a9b2 <_vfiprintf_r+0x156>
 800a988:	eba0 0308 	sub.w	r3, r0, r8
 800a98c:	fa09 f303 	lsl.w	r3, r9, r3
 800a990:	4313      	orrs	r3, r2
 800a992:	9304      	str	r3, [sp, #16]
 800a994:	46a2      	mov	sl, r4
 800a996:	e7d2      	b.n	800a93e <_vfiprintf_r+0xe2>
 800a998:	9b03      	ldr	r3, [sp, #12]
 800a99a:	1d19      	adds	r1, r3, #4
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	9103      	str	r1, [sp, #12]
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	bfbb      	ittet	lt
 800a9a4:	425b      	neglt	r3, r3
 800a9a6:	f042 0202 	orrlt.w	r2, r2, #2
 800a9aa:	9307      	strge	r3, [sp, #28]
 800a9ac:	9307      	strlt	r3, [sp, #28]
 800a9ae:	bfb8      	it	lt
 800a9b0:	9204      	strlt	r2, [sp, #16]
 800a9b2:	7823      	ldrb	r3, [r4, #0]
 800a9b4:	2b2e      	cmp	r3, #46	; 0x2e
 800a9b6:	d10c      	bne.n	800a9d2 <_vfiprintf_r+0x176>
 800a9b8:	7863      	ldrb	r3, [r4, #1]
 800a9ba:	2b2a      	cmp	r3, #42	; 0x2a
 800a9bc:	d135      	bne.n	800aa2a <_vfiprintf_r+0x1ce>
 800a9be:	9b03      	ldr	r3, [sp, #12]
 800a9c0:	1d1a      	adds	r2, r3, #4
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	9203      	str	r2, [sp, #12]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	bfb8      	it	lt
 800a9ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800a9ce:	3402      	adds	r4, #2
 800a9d0:	9305      	str	r3, [sp, #20]
 800a9d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aab8 <_vfiprintf_r+0x25c>
 800a9d6:	7821      	ldrb	r1, [r4, #0]
 800a9d8:	2203      	movs	r2, #3
 800a9da:	4650      	mov	r0, sl
 800a9dc:	f7f5 fbf8 	bl	80001d0 <memchr>
 800a9e0:	b140      	cbz	r0, 800a9f4 <_vfiprintf_r+0x198>
 800a9e2:	2340      	movs	r3, #64	; 0x40
 800a9e4:	eba0 000a 	sub.w	r0, r0, sl
 800a9e8:	fa03 f000 	lsl.w	r0, r3, r0
 800a9ec:	9b04      	ldr	r3, [sp, #16]
 800a9ee:	4303      	orrs	r3, r0
 800a9f0:	3401      	adds	r4, #1
 800a9f2:	9304      	str	r3, [sp, #16]
 800a9f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9f8:	482c      	ldr	r0, [pc, #176]	; (800aaac <_vfiprintf_r+0x250>)
 800a9fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a9fe:	2206      	movs	r2, #6
 800aa00:	f7f5 fbe6 	bl	80001d0 <memchr>
 800aa04:	2800      	cmp	r0, #0
 800aa06:	d03f      	beq.n	800aa88 <_vfiprintf_r+0x22c>
 800aa08:	4b29      	ldr	r3, [pc, #164]	; (800aab0 <_vfiprintf_r+0x254>)
 800aa0a:	bb1b      	cbnz	r3, 800aa54 <_vfiprintf_r+0x1f8>
 800aa0c:	9b03      	ldr	r3, [sp, #12]
 800aa0e:	3307      	adds	r3, #7
 800aa10:	f023 0307 	bic.w	r3, r3, #7
 800aa14:	3308      	adds	r3, #8
 800aa16:	9303      	str	r3, [sp, #12]
 800aa18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa1a:	443b      	add	r3, r7
 800aa1c:	9309      	str	r3, [sp, #36]	; 0x24
 800aa1e:	e767      	b.n	800a8f0 <_vfiprintf_r+0x94>
 800aa20:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa24:	460c      	mov	r4, r1
 800aa26:	2001      	movs	r0, #1
 800aa28:	e7a5      	b.n	800a976 <_vfiprintf_r+0x11a>
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	3401      	adds	r4, #1
 800aa2e:	9305      	str	r3, [sp, #20]
 800aa30:	4619      	mov	r1, r3
 800aa32:	f04f 0c0a 	mov.w	ip, #10
 800aa36:	4620      	mov	r0, r4
 800aa38:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa3c:	3a30      	subs	r2, #48	; 0x30
 800aa3e:	2a09      	cmp	r2, #9
 800aa40:	d903      	bls.n	800aa4a <_vfiprintf_r+0x1ee>
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d0c5      	beq.n	800a9d2 <_vfiprintf_r+0x176>
 800aa46:	9105      	str	r1, [sp, #20]
 800aa48:	e7c3      	b.n	800a9d2 <_vfiprintf_r+0x176>
 800aa4a:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa4e:	4604      	mov	r4, r0
 800aa50:	2301      	movs	r3, #1
 800aa52:	e7f0      	b.n	800aa36 <_vfiprintf_r+0x1da>
 800aa54:	ab03      	add	r3, sp, #12
 800aa56:	9300      	str	r3, [sp, #0]
 800aa58:	462a      	mov	r2, r5
 800aa5a:	4b16      	ldr	r3, [pc, #88]	; (800aab4 <_vfiprintf_r+0x258>)
 800aa5c:	a904      	add	r1, sp, #16
 800aa5e:	4630      	mov	r0, r6
 800aa60:	f3af 8000 	nop.w
 800aa64:	4607      	mov	r7, r0
 800aa66:	1c78      	adds	r0, r7, #1
 800aa68:	d1d6      	bne.n	800aa18 <_vfiprintf_r+0x1bc>
 800aa6a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa6c:	07d9      	lsls	r1, r3, #31
 800aa6e:	d405      	bmi.n	800aa7c <_vfiprintf_r+0x220>
 800aa70:	89ab      	ldrh	r3, [r5, #12]
 800aa72:	059a      	lsls	r2, r3, #22
 800aa74:	d402      	bmi.n	800aa7c <_vfiprintf_r+0x220>
 800aa76:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa78:	f7ff fa5a 	bl	8009f30 <__retarget_lock_release_recursive>
 800aa7c:	89ab      	ldrh	r3, [r5, #12]
 800aa7e:	065b      	lsls	r3, r3, #25
 800aa80:	f53f af12 	bmi.w	800a8a8 <_vfiprintf_r+0x4c>
 800aa84:	9809      	ldr	r0, [sp, #36]	; 0x24
 800aa86:	e711      	b.n	800a8ac <_vfiprintf_r+0x50>
 800aa88:	ab03      	add	r3, sp, #12
 800aa8a:	9300      	str	r3, [sp, #0]
 800aa8c:	462a      	mov	r2, r5
 800aa8e:	4b09      	ldr	r3, [pc, #36]	; (800aab4 <_vfiprintf_r+0x258>)
 800aa90:	a904      	add	r1, sp, #16
 800aa92:	4630      	mov	r0, r6
 800aa94:	f000 f880 	bl	800ab98 <_printf_i>
 800aa98:	e7e4      	b.n	800aa64 <_vfiprintf_r+0x208>
 800aa9a:	bf00      	nop
 800aa9c:	0800b0f4 	.word	0x0800b0f4
 800aaa0:	0800b114 	.word	0x0800b114
 800aaa4:	0800b0d4 	.word	0x0800b0d4
 800aaa8:	0800b138 	.word	0x0800b138
 800aaac:	0800b142 	.word	0x0800b142
 800aab0:	00000000 	.word	0x00000000
 800aab4:	0800a837 	.word	0x0800a837
 800aab8:	0800b13e 	.word	0x0800b13e

0800aabc <_printf_common>:
 800aabc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aac0:	4616      	mov	r6, r2
 800aac2:	4699      	mov	r9, r3
 800aac4:	688a      	ldr	r2, [r1, #8]
 800aac6:	690b      	ldr	r3, [r1, #16]
 800aac8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aacc:	4293      	cmp	r3, r2
 800aace:	bfb8      	it	lt
 800aad0:	4613      	movlt	r3, r2
 800aad2:	6033      	str	r3, [r6, #0]
 800aad4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aad8:	4607      	mov	r7, r0
 800aada:	460c      	mov	r4, r1
 800aadc:	b10a      	cbz	r2, 800aae2 <_printf_common+0x26>
 800aade:	3301      	adds	r3, #1
 800aae0:	6033      	str	r3, [r6, #0]
 800aae2:	6823      	ldr	r3, [r4, #0]
 800aae4:	0699      	lsls	r1, r3, #26
 800aae6:	bf42      	ittt	mi
 800aae8:	6833      	ldrmi	r3, [r6, #0]
 800aaea:	3302      	addmi	r3, #2
 800aaec:	6033      	strmi	r3, [r6, #0]
 800aaee:	6825      	ldr	r5, [r4, #0]
 800aaf0:	f015 0506 	ands.w	r5, r5, #6
 800aaf4:	d106      	bne.n	800ab04 <_printf_common+0x48>
 800aaf6:	f104 0a19 	add.w	sl, r4, #25
 800aafa:	68e3      	ldr	r3, [r4, #12]
 800aafc:	6832      	ldr	r2, [r6, #0]
 800aafe:	1a9b      	subs	r3, r3, r2
 800ab00:	42ab      	cmp	r3, r5
 800ab02:	dc26      	bgt.n	800ab52 <_printf_common+0x96>
 800ab04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800ab08:	1e13      	subs	r3, r2, #0
 800ab0a:	6822      	ldr	r2, [r4, #0]
 800ab0c:	bf18      	it	ne
 800ab0e:	2301      	movne	r3, #1
 800ab10:	0692      	lsls	r2, r2, #26
 800ab12:	d42b      	bmi.n	800ab6c <_printf_common+0xb0>
 800ab14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ab18:	4649      	mov	r1, r9
 800ab1a:	4638      	mov	r0, r7
 800ab1c:	47c0      	blx	r8
 800ab1e:	3001      	adds	r0, #1
 800ab20:	d01e      	beq.n	800ab60 <_printf_common+0xa4>
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	68e5      	ldr	r5, [r4, #12]
 800ab26:	6832      	ldr	r2, [r6, #0]
 800ab28:	f003 0306 	and.w	r3, r3, #6
 800ab2c:	2b04      	cmp	r3, #4
 800ab2e:	bf08      	it	eq
 800ab30:	1aad      	subeq	r5, r5, r2
 800ab32:	68a3      	ldr	r3, [r4, #8]
 800ab34:	6922      	ldr	r2, [r4, #16]
 800ab36:	bf0c      	ite	eq
 800ab38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ab3c:	2500      	movne	r5, #0
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	bfc4      	itt	gt
 800ab42:	1a9b      	subgt	r3, r3, r2
 800ab44:	18ed      	addgt	r5, r5, r3
 800ab46:	2600      	movs	r6, #0
 800ab48:	341a      	adds	r4, #26
 800ab4a:	42b5      	cmp	r5, r6
 800ab4c:	d11a      	bne.n	800ab84 <_printf_common+0xc8>
 800ab4e:	2000      	movs	r0, #0
 800ab50:	e008      	b.n	800ab64 <_printf_common+0xa8>
 800ab52:	2301      	movs	r3, #1
 800ab54:	4652      	mov	r2, sl
 800ab56:	4649      	mov	r1, r9
 800ab58:	4638      	mov	r0, r7
 800ab5a:	47c0      	blx	r8
 800ab5c:	3001      	adds	r0, #1
 800ab5e:	d103      	bne.n	800ab68 <_printf_common+0xac>
 800ab60:	f04f 30ff 	mov.w	r0, #4294967295
 800ab64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab68:	3501      	adds	r5, #1
 800ab6a:	e7c6      	b.n	800aafa <_printf_common+0x3e>
 800ab6c:	18e1      	adds	r1, r4, r3
 800ab6e:	1c5a      	adds	r2, r3, #1
 800ab70:	2030      	movs	r0, #48	; 0x30
 800ab72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ab76:	4422      	add	r2, r4
 800ab78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ab7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ab80:	3302      	adds	r3, #2
 800ab82:	e7c7      	b.n	800ab14 <_printf_common+0x58>
 800ab84:	2301      	movs	r3, #1
 800ab86:	4622      	mov	r2, r4
 800ab88:	4649      	mov	r1, r9
 800ab8a:	4638      	mov	r0, r7
 800ab8c:	47c0      	blx	r8
 800ab8e:	3001      	adds	r0, #1
 800ab90:	d0e6      	beq.n	800ab60 <_printf_common+0xa4>
 800ab92:	3601      	adds	r6, #1
 800ab94:	e7d9      	b.n	800ab4a <_printf_common+0x8e>
	...

0800ab98 <_printf_i>:
 800ab98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab9c:	7e0f      	ldrb	r7, [r1, #24]
 800ab9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aba0:	2f78      	cmp	r7, #120	; 0x78
 800aba2:	4691      	mov	r9, r2
 800aba4:	4680      	mov	r8, r0
 800aba6:	460c      	mov	r4, r1
 800aba8:	469a      	mov	sl, r3
 800abaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800abae:	d807      	bhi.n	800abc0 <_printf_i+0x28>
 800abb0:	2f62      	cmp	r7, #98	; 0x62
 800abb2:	d80a      	bhi.n	800abca <_printf_i+0x32>
 800abb4:	2f00      	cmp	r7, #0
 800abb6:	f000 80d8 	beq.w	800ad6a <_printf_i+0x1d2>
 800abba:	2f58      	cmp	r7, #88	; 0x58
 800abbc:	f000 80a3 	beq.w	800ad06 <_printf_i+0x16e>
 800abc0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800abc4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800abc8:	e03a      	b.n	800ac40 <_printf_i+0xa8>
 800abca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800abce:	2b15      	cmp	r3, #21
 800abd0:	d8f6      	bhi.n	800abc0 <_printf_i+0x28>
 800abd2:	a101      	add	r1, pc, #4	; (adr r1, 800abd8 <_printf_i+0x40>)
 800abd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800abd8:	0800ac31 	.word	0x0800ac31
 800abdc:	0800ac45 	.word	0x0800ac45
 800abe0:	0800abc1 	.word	0x0800abc1
 800abe4:	0800abc1 	.word	0x0800abc1
 800abe8:	0800abc1 	.word	0x0800abc1
 800abec:	0800abc1 	.word	0x0800abc1
 800abf0:	0800ac45 	.word	0x0800ac45
 800abf4:	0800abc1 	.word	0x0800abc1
 800abf8:	0800abc1 	.word	0x0800abc1
 800abfc:	0800abc1 	.word	0x0800abc1
 800ac00:	0800abc1 	.word	0x0800abc1
 800ac04:	0800ad51 	.word	0x0800ad51
 800ac08:	0800ac75 	.word	0x0800ac75
 800ac0c:	0800ad33 	.word	0x0800ad33
 800ac10:	0800abc1 	.word	0x0800abc1
 800ac14:	0800abc1 	.word	0x0800abc1
 800ac18:	0800ad73 	.word	0x0800ad73
 800ac1c:	0800abc1 	.word	0x0800abc1
 800ac20:	0800ac75 	.word	0x0800ac75
 800ac24:	0800abc1 	.word	0x0800abc1
 800ac28:	0800abc1 	.word	0x0800abc1
 800ac2c:	0800ad3b 	.word	0x0800ad3b
 800ac30:	682b      	ldr	r3, [r5, #0]
 800ac32:	1d1a      	adds	r2, r3, #4
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	602a      	str	r2, [r5, #0]
 800ac38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ac3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ac40:	2301      	movs	r3, #1
 800ac42:	e0a3      	b.n	800ad8c <_printf_i+0x1f4>
 800ac44:	6820      	ldr	r0, [r4, #0]
 800ac46:	6829      	ldr	r1, [r5, #0]
 800ac48:	0606      	lsls	r6, r0, #24
 800ac4a:	f101 0304 	add.w	r3, r1, #4
 800ac4e:	d50a      	bpl.n	800ac66 <_printf_i+0xce>
 800ac50:	680e      	ldr	r6, [r1, #0]
 800ac52:	602b      	str	r3, [r5, #0]
 800ac54:	2e00      	cmp	r6, #0
 800ac56:	da03      	bge.n	800ac60 <_printf_i+0xc8>
 800ac58:	232d      	movs	r3, #45	; 0x2d
 800ac5a:	4276      	negs	r6, r6
 800ac5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac60:	485e      	ldr	r0, [pc, #376]	; (800addc <_printf_i+0x244>)
 800ac62:	230a      	movs	r3, #10
 800ac64:	e019      	b.n	800ac9a <_printf_i+0x102>
 800ac66:	680e      	ldr	r6, [r1, #0]
 800ac68:	602b      	str	r3, [r5, #0]
 800ac6a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ac6e:	bf18      	it	ne
 800ac70:	b236      	sxthne	r6, r6
 800ac72:	e7ef      	b.n	800ac54 <_printf_i+0xbc>
 800ac74:	682b      	ldr	r3, [r5, #0]
 800ac76:	6820      	ldr	r0, [r4, #0]
 800ac78:	1d19      	adds	r1, r3, #4
 800ac7a:	6029      	str	r1, [r5, #0]
 800ac7c:	0601      	lsls	r1, r0, #24
 800ac7e:	d501      	bpl.n	800ac84 <_printf_i+0xec>
 800ac80:	681e      	ldr	r6, [r3, #0]
 800ac82:	e002      	b.n	800ac8a <_printf_i+0xf2>
 800ac84:	0646      	lsls	r6, r0, #25
 800ac86:	d5fb      	bpl.n	800ac80 <_printf_i+0xe8>
 800ac88:	881e      	ldrh	r6, [r3, #0]
 800ac8a:	4854      	ldr	r0, [pc, #336]	; (800addc <_printf_i+0x244>)
 800ac8c:	2f6f      	cmp	r7, #111	; 0x6f
 800ac8e:	bf0c      	ite	eq
 800ac90:	2308      	moveq	r3, #8
 800ac92:	230a      	movne	r3, #10
 800ac94:	2100      	movs	r1, #0
 800ac96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac9a:	6865      	ldr	r5, [r4, #4]
 800ac9c:	60a5      	str	r5, [r4, #8]
 800ac9e:	2d00      	cmp	r5, #0
 800aca0:	bfa2      	ittt	ge
 800aca2:	6821      	ldrge	r1, [r4, #0]
 800aca4:	f021 0104 	bicge.w	r1, r1, #4
 800aca8:	6021      	strge	r1, [r4, #0]
 800acaa:	b90e      	cbnz	r6, 800acb0 <_printf_i+0x118>
 800acac:	2d00      	cmp	r5, #0
 800acae:	d04d      	beq.n	800ad4c <_printf_i+0x1b4>
 800acb0:	4615      	mov	r5, r2
 800acb2:	fbb6 f1f3 	udiv	r1, r6, r3
 800acb6:	fb03 6711 	mls	r7, r3, r1, r6
 800acba:	5dc7      	ldrb	r7, [r0, r7]
 800acbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800acc0:	4637      	mov	r7, r6
 800acc2:	42bb      	cmp	r3, r7
 800acc4:	460e      	mov	r6, r1
 800acc6:	d9f4      	bls.n	800acb2 <_printf_i+0x11a>
 800acc8:	2b08      	cmp	r3, #8
 800acca:	d10b      	bne.n	800ace4 <_printf_i+0x14c>
 800accc:	6823      	ldr	r3, [r4, #0]
 800acce:	07de      	lsls	r6, r3, #31
 800acd0:	d508      	bpl.n	800ace4 <_printf_i+0x14c>
 800acd2:	6923      	ldr	r3, [r4, #16]
 800acd4:	6861      	ldr	r1, [r4, #4]
 800acd6:	4299      	cmp	r1, r3
 800acd8:	bfde      	ittt	le
 800acda:	2330      	movle	r3, #48	; 0x30
 800acdc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ace0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800ace4:	1b52      	subs	r2, r2, r5
 800ace6:	6122      	str	r2, [r4, #16]
 800ace8:	f8cd a000 	str.w	sl, [sp]
 800acec:	464b      	mov	r3, r9
 800acee:	aa03      	add	r2, sp, #12
 800acf0:	4621      	mov	r1, r4
 800acf2:	4640      	mov	r0, r8
 800acf4:	f7ff fee2 	bl	800aabc <_printf_common>
 800acf8:	3001      	adds	r0, #1
 800acfa:	d14c      	bne.n	800ad96 <_printf_i+0x1fe>
 800acfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ad00:	b004      	add	sp, #16
 800ad02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad06:	4835      	ldr	r0, [pc, #212]	; (800addc <_printf_i+0x244>)
 800ad08:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800ad0c:	6829      	ldr	r1, [r5, #0]
 800ad0e:	6823      	ldr	r3, [r4, #0]
 800ad10:	f851 6b04 	ldr.w	r6, [r1], #4
 800ad14:	6029      	str	r1, [r5, #0]
 800ad16:	061d      	lsls	r5, r3, #24
 800ad18:	d514      	bpl.n	800ad44 <_printf_i+0x1ac>
 800ad1a:	07df      	lsls	r7, r3, #31
 800ad1c:	bf44      	itt	mi
 800ad1e:	f043 0320 	orrmi.w	r3, r3, #32
 800ad22:	6023      	strmi	r3, [r4, #0]
 800ad24:	b91e      	cbnz	r6, 800ad2e <_printf_i+0x196>
 800ad26:	6823      	ldr	r3, [r4, #0]
 800ad28:	f023 0320 	bic.w	r3, r3, #32
 800ad2c:	6023      	str	r3, [r4, #0]
 800ad2e:	2310      	movs	r3, #16
 800ad30:	e7b0      	b.n	800ac94 <_printf_i+0xfc>
 800ad32:	6823      	ldr	r3, [r4, #0]
 800ad34:	f043 0320 	orr.w	r3, r3, #32
 800ad38:	6023      	str	r3, [r4, #0]
 800ad3a:	2378      	movs	r3, #120	; 0x78
 800ad3c:	4828      	ldr	r0, [pc, #160]	; (800ade0 <_printf_i+0x248>)
 800ad3e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ad42:	e7e3      	b.n	800ad0c <_printf_i+0x174>
 800ad44:	0659      	lsls	r1, r3, #25
 800ad46:	bf48      	it	mi
 800ad48:	b2b6      	uxthmi	r6, r6
 800ad4a:	e7e6      	b.n	800ad1a <_printf_i+0x182>
 800ad4c:	4615      	mov	r5, r2
 800ad4e:	e7bb      	b.n	800acc8 <_printf_i+0x130>
 800ad50:	682b      	ldr	r3, [r5, #0]
 800ad52:	6826      	ldr	r6, [r4, #0]
 800ad54:	6961      	ldr	r1, [r4, #20]
 800ad56:	1d18      	adds	r0, r3, #4
 800ad58:	6028      	str	r0, [r5, #0]
 800ad5a:	0635      	lsls	r5, r6, #24
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	d501      	bpl.n	800ad64 <_printf_i+0x1cc>
 800ad60:	6019      	str	r1, [r3, #0]
 800ad62:	e002      	b.n	800ad6a <_printf_i+0x1d2>
 800ad64:	0670      	lsls	r0, r6, #25
 800ad66:	d5fb      	bpl.n	800ad60 <_printf_i+0x1c8>
 800ad68:	8019      	strh	r1, [r3, #0]
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	6123      	str	r3, [r4, #16]
 800ad6e:	4615      	mov	r5, r2
 800ad70:	e7ba      	b.n	800ace8 <_printf_i+0x150>
 800ad72:	682b      	ldr	r3, [r5, #0]
 800ad74:	1d1a      	adds	r2, r3, #4
 800ad76:	602a      	str	r2, [r5, #0]
 800ad78:	681d      	ldr	r5, [r3, #0]
 800ad7a:	6862      	ldr	r2, [r4, #4]
 800ad7c:	2100      	movs	r1, #0
 800ad7e:	4628      	mov	r0, r5
 800ad80:	f7f5 fa26 	bl	80001d0 <memchr>
 800ad84:	b108      	cbz	r0, 800ad8a <_printf_i+0x1f2>
 800ad86:	1b40      	subs	r0, r0, r5
 800ad88:	6060      	str	r0, [r4, #4]
 800ad8a:	6863      	ldr	r3, [r4, #4]
 800ad8c:	6123      	str	r3, [r4, #16]
 800ad8e:	2300      	movs	r3, #0
 800ad90:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ad94:	e7a8      	b.n	800ace8 <_printf_i+0x150>
 800ad96:	6923      	ldr	r3, [r4, #16]
 800ad98:	462a      	mov	r2, r5
 800ad9a:	4649      	mov	r1, r9
 800ad9c:	4640      	mov	r0, r8
 800ad9e:	47d0      	blx	sl
 800ada0:	3001      	adds	r0, #1
 800ada2:	d0ab      	beq.n	800acfc <_printf_i+0x164>
 800ada4:	6823      	ldr	r3, [r4, #0]
 800ada6:	079b      	lsls	r3, r3, #30
 800ada8:	d413      	bmi.n	800add2 <_printf_i+0x23a>
 800adaa:	68e0      	ldr	r0, [r4, #12]
 800adac:	9b03      	ldr	r3, [sp, #12]
 800adae:	4298      	cmp	r0, r3
 800adb0:	bfb8      	it	lt
 800adb2:	4618      	movlt	r0, r3
 800adb4:	e7a4      	b.n	800ad00 <_printf_i+0x168>
 800adb6:	2301      	movs	r3, #1
 800adb8:	4632      	mov	r2, r6
 800adba:	4649      	mov	r1, r9
 800adbc:	4640      	mov	r0, r8
 800adbe:	47d0      	blx	sl
 800adc0:	3001      	adds	r0, #1
 800adc2:	d09b      	beq.n	800acfc <_printf_i+0x164>
 800adc4:	3501      	adds	r5, #1
 800adc6:	68e3      	ldr	r3, [r4, #12]
 800adc8:	9903      	ldr	r1, [sp, #12]
 800adca:	1a5b      	subs	r3, r3, r1
 800adcc:	42ab      	cmp	r3, r5
 800adce:	dcf2      	bgt.n	800adb6 <_printf_i+0x21e>
 800add0:	e7eb      	b.n	800adaa <_printf_i+0x212>
 800add2:	2500      	movs	r5, #0
 800add4:	f104 0619 	add.w	r6, r4, #25
 800add8:	e7f5      	b.n	800adc6 <_printf_i+0x22e>
 800adda:	bf00      	nop
 800addc:	0800b149 	.word	0x0800b149
 800ade0:	0800b15a 	.word	0x0800b15a

0800ade4 <_read_r>:
 800ade4:	b538      	push	{r3, r4, r5, lr}
 800ade6:	4d07      	ldr	r5, [pc, #28]	; (800ae04 <_read_r+0x20>)
 800ade8:	4604      	mov	r4, r0
 800adea:	4608      	mov	r0, r1
 800adec:	4611      	mov	r1, r2
 800adee:	2200      	movs	r2, #0
 800adf0:	602a      	str	r2, [r5, #0]
 800adf2:	461a      	mov	r2, r3
 800adf4:	f7f6 fb86 	bl	8001504 <_read>
 800adf8:	1c43      	adds	r3, r0, #1
 800adfa:	d102      	bne.n	800ae02 <_read_r+0x1e>
 800adfc:	682b      	ldr	r3, [r5, #0]
 800adfe:	b103      	cbz	r3, 800ae02 <_read_r+0x1e>
 800ae00:	6023      	str	r3, [r4, #0]
 800ae02:	bd38      	pop	{r3, r4, r5, pc}
 800ae04:	20004fa8 	.word	0x20004fa8

0800ae08 <_fstat_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	4d07      	ldr	r5, [pc, #28]	; (800ae28 <_fstat_r+0x20>)
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	4604      	mov	r4, r0
 800ae10:	4608      	mov	r0, r1
 800ae12:	4611      	mov	r1, r2
 800ae14:	602b      	str	r3, [r5, #0]
 800ae16:	f7f6 fb9e 	bl	8001556 <_fstat>
 800ae1a:	1c43      	adds	r3, r0, #1
 800ae1c:	d102      	bne.n	800ae24 <_fstat_r+0x1c>
 800ae1e:	682b      	ldr	r3, [r5, #0]
 800ae20:	b103      	cbz	r3, 800ae24 <_fstat_r+0x1c>
 800ae22:	6023      	str	r3, [r4, #0]
 800ae24:	bd38      	pop	{r3, r4, r5, pc}
 800ae26:	bf00      	nop
 800ae28:	20004fa8 	.word	0x20004fa8

0800ae2c <_isatty_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	4d06      	ldr	r5, [pc, #24]	; (800ae48 <_isatty_r+0x1c>)
 800ae30:	2300      	movs	r3, #0
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	602b      	str	r3, [r5, #0]
 800ae38:	f7f6 fb9d 	bl	8001576 <_isatty>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_isatty_r+0x1a>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_isatty_r+0x1a>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	20004fa8 	.word	0x20004fa8

0800ae4c <_init>:
 800ae4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae4e:	bf00      	nop
 800ae50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae52:	bc08      	pop	{r3}
 800ae54:	469e      	mov	lr, r3
 800ae56:	4770      	bx	lr

0800ae58 <_fini>:
 800ae58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae5a:	bf00      	nop
 800ae5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae5e:	bc08      	pop	{r3}
 800ae60:	469e      	mov	lr, r3
 800ae62:	4770      	bx	lr
