Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/vivadofile/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 58159f227ecc480f8a366361aa2f3956 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port wea [C:/Users/mbinary/Desktop/ram/top.v:50]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [C:/Users/mbinary/Desktop/cod/verilog/ip/ip.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.control
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_axi_regs_fwd_v8_3(C_DATA...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_ELABORATION...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
