// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
// Date        : Mon Nov 10 15:34:05 2025
// Host        : tiago-HP-ZBook-Power-15-6-inch-G8-Mobile-Workstation-PC running 64-bit Ubuntu 22.04.5 LTS
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               /home/tiago/Desktop/projeto/projeto.sim/sim_1/synth/timing/xsim/gr0040_tb_time_synth.v
// Design      : gr0040
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module IOBUF_UNIQ_BASE_
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD1
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD10
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD11
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD12
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD13
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD14
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD15
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD2
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD3
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD4
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD5
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD6
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD7
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD8
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module IOBUF_HD9
   (IO,
    O,
    I,
    T);
  inout IO;
  output O;
  input I;
  input T;

  wire I;
  wire IO;
  wire O;
  wire T;

  IBUF IBUF
       (.I(IO),
        .O(O));
  OBUFT OBUFT
       (.I(I),
        .O(IO),
        .T(T));
endmodule

module RAM32X1D_UNIQ_BASE_
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD16
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD17
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD18
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD19
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD20
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD21
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD22
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD23
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD24
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD25
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD26
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD27
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD28
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD29
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module RAM32X1D_HD30
   (DPO,
    SPO,
    A0,
    A1,
    A2,
    A3,
    A4,
    D,
    DPRA0,
    DPRA1,
    DPRA2,
    DPRA3,
    DPRA4,
    WCLK,
    WE);
  output DPO;
  output SPO;
  input A0;
  input A1;
  input A2;
  input A3;
  input A4;
  input D;
  input DPRA0;
  input DPRA1;
  input DPRA2;
  input DPRA3;
  input DPRA4;
  input WCLK;
  input WE;

  wire A0;
  wire A1;
  wire A2;
  wire A3;
  wire A4;
  wire D;
  wire DPO;
  wire DPRA0;
  wire DPRA1;
  wire DPRA2;
  wire DPRA3;
  wire DPRA4;
  wire SPO;
  wire WCLK;
  wire WE;

  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    DP
       (.CLK(WCLK),
        .I(D),
        .O(DPO),
        .RADR0(DPRA0),
        .RADR1(DPRA1),
        .RADR2(DPRA2),
        .RADR3(DPRA3),
        .RADR4(DPRA4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    SP
       (.CLK(WCLK),
        .I(D),
        .O(SPO),
        .RADR0(A0),
        .RADR1(A1),
        .RADR2(A2),
        .RADR3(A3),
        .RADR4(A4),
        .WADR0(A0),
        .WADR1(A1),
        .WADR2(A2),
        .WADR3(A3),
        .WADR4(A4),
        .WE(WE));
endmodule

module addsub
   (imm_pre_reg,
    word_off,
    add,
    fn,
    \insn[15] ,
    imm_pre_reg_0,
    imm_pre_reg_1,
    \insn[12] ,
    S,
    imm_pre_reg_2,
    imm_pre_reg_3,
    imm_pre_reg_4,
    imm_pre_reg_5,
    imm_pre,
    insn_IBUF,
    a,
    dpo,
    spo);
  output imm_pre_reg;
  output word_off;
  output add;
  output [3:0]fn;
  output \insn[15] ;
  output imm_pre_reg_0;
  output imm_pre_reg_1;
  output \insn[12] ;
  output [2:0]S;
  output [3:0]imm_pre_reg_2;
  output [3:0]imm_pre_reg_3;
  output [3:0]imm_pre_reg_4;
  output [0:0]imm_pre_reg_5;
  input imm_pre;
  input [11:0]insn_IBUF;
  input [12:0]a;
  input [15:0]dpo;
  input [2:0]spo;

  wire [2:0]S;
  wire [12:0]a;
  wire add;
  wire [15:0]dpo;
  wire [3:0]fn;
  wire imm_pre;
  wire imm_pre_reg;
  wire imm_pre_reg_0;
  wire imm_pre_reg_1;
  wire [3:0]imm_pre_reg_2;
  wire [3:0]imm_pre_reg_3;
  wire [3:0]imm_pre_reg_4;
  wire [0:0]imm_pre_reg_5;
  wire \insn[12] ;
  wire \insn[15] ;
  wire [11:0]insn_IBUF;
  wire [2:0]spo;
  wire word_off;

  LUT3 #(
    .INIT(8'h10)) 
    c_inv_i_2
       (.I0(insn_IBUF[11]),
        .I1(insn_IBUF[10]),
        .I2(insn_IBUF[9]),
        .O(\insn[15] ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    c_inv_i_4
       (.I0(insn_IBUF[5]),
        .I1(insn_IBUF[9]),
        .I2(insn_IBUF[8]),
        .I3(insn_IBUF[11]),
        .I4(insn_IBUF[10]),
        .I5(insn_IBUF[1]),
        .O(fn[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[10]_inst_i_6 
       (.I0(a[7]),
        .I1(dpo[10]),
        .I2(add),
        .O(imm_pre_reg_3[3]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[10]_inst_i_7 
       (.I0(a[6]),
        .I1(dpo[9]),
        .I2(add),
        .O(imm_pre_reg_3[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[10]_inst_i_8 
       (.I0(a[5]),
        .I1(dpo[8]),
        .I2(add),
        .O(imm_pre_reg_3[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[10]_inst_i_9 
       (.I0(a[4]),
        .I1(dpo[7]),
        .I2(add),
        .O(imm_pre_reg_3[0]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[14]_inst_i_6 
       (.I0(a[11]),
        .I1(dpo[14]),
        .I2(add),
        .O(imm_pre_reg_4[3]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[14]_inst_i_7 
       (.I0(a[10]),
        .I1(dpo[13]),
        .I2(add),
        .O(imm_pre_reg_4[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[14]_inst_i_8 
       (.I0(a[9]),
        .I1(dpo[12]),
        .I2(add),
        .O(imm_pre_reg_4[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[14]_inst_i_9 
       (.I0(a[8]),
        .I1(dpo[11]),
        .I2(add),
        .O(imm_pre_reg_4[0]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[15]_inst_i_4 
       (.I0(a[12]),
        .I1(dpo[15]),
        .I2(add),
        .O(imm_pre_reg_5));
  LUT5 #(
    .INIT(32'h00040000)) 
    \d_ad_OBUF[15]_inst_i_5 
       (.I0(imm_pre),
        .I1(insn_IBUF[3]),
        .I2(insn_IBUF[10]),
        .I3(insn_IBUF[11]),
        .I4(insn_IBUF[8]),
        .O(imm_pre_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \d_ad_OBUF[15]_inst_i_6 
       (.I0(insn_IBUF[8]),
        .I1(insn_IBUF[9]),
        .I2(insn_IBUF[11]),
        .I3(insn_IBUF[10]),
        .O(\insn[12] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h1011)) 
    \d_ad_OBUF[2]_inst_i_10 
       (.I0(insn_IBUF[8]),
        .I1(insn_IBUF[11]),
        .I2(insn_IBUF[10]),
        .I3(insn_IBUF[9]),
        .O(word_off));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \d_ad_OBUF[2]_inst_i_11 
       (.I0(insn_IBUF[4]),
        .I1(insn_IBUF[9]),
        .I2(insn_IBUF[8]),
        .I3(insn_IBUF[11]),
        .I4(insn_IBUF[10]),
        .I5(insn_IBUF[0]),
        .O(fn[0]));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \d_ad_OBUF[2]_inst_i_12 
       (.I0(insn_IBUF[7]),
        .I1(insn_IBUF[9]),
        .I2(insn_IBUF[8]),
        .I3(insn_IBUF[11]),
        .I4(insn_IBUF[10]),
        .I5(insn_IBUF[3]),
        .O(fn[3]));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \d_ad_OBUF[2]_inst_i_13 
       (.I0(insn_IBUF[6]),
        .I1(insn_IBUF[9]),
        .I2(insn_IBUF[8]),
        .I3(insn_IBUF[11]),
        .I4(insn_IBUF[10]),
        .I5(insn_IBUF[2]),
        .O(fn[2]));
  LUT5 #(
    .INIT(32'hF9FDFFFF)) 
    \d_ad_OBUF[2]_inst_i_6 
       (.I0(fn[0]),
        .I1(fn[1]),
        .I2(fn[3]),
        .I3(fn[2]),
        .I4(\insn[15] ),
        .O(add));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    \d_ad_OBUF[2]_inst_i_7 
       (.I0(insn_IBUF[2]),
        .I1(\insn[12] ),
        .I2(spo[1]),
        .I3(dpo[2]),
        .I4(add),
        .O(S[2]));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    \d_ad_OBUF[2]_inst_i_8 
       (.I0(insn_IBUF[1]),
        .I1(\insn[12] ),
        .I2(spo[0]),
        .I3(dpo[1]),
        .I4(add),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[2]_inst_i_9 
       (.I0(a[0]),
        .I1(dpo[0]),
        .I2(add),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h00000000000A0008)) 
    \d_ad_OBUF[6]_inst_i_10 
       (.I0(insn_IBUF[3]),
        .I1(insn_IBUF[9]),
        .I2(insn_IBUF[10]),
        .I3(insn_IBUF[11]),
        .I4(insn_IBUF[8]),
        .I5(imm_pre),
        .O(imm_pre_reg_0));
  LUT6 #(
    .INIT(64'h0000000000004404)) 
    \d_ad_OBUF[6]_inst_i_11 
       (.I0(imm_pre),
        .I1(insn_IBUF[0]),
        .I2(insn_IBUF[9]),
        .I3(insn_IBUF[10]),
        .I4(insn_IBUF[11]),
        .I5(insn_IBUF[8]),
        .O(imm_pre_reg));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[6]_inst_i_6 
       (.I0(a[3]),
        .I1(dpo[6]),
        .I2(add),
        .O(imm_pre_reg_2[3]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[6]_inst_i_7 
       (.I0(a[2]),
        .I1(dpo[5]),
        .I2(add),
        .O(imm_pre_reg_2[2]));
  LUT3 #(
    .INIT(8'h69)) 
    \d_ad_OBUF[6]_inst_i_8 
       (.I0(a[1]),
        .I1(dpo[4]),
        .I2(add),
        .O(imm_pre_reg_2[1]));
  LUT5 #(
    .INIT(32'h1DE2E21D)) 
    \d_ad_OBUF[6]_inst_i_9 
       (.I0(insn_IBUF[3]),
        .I1(\insn[12] ),
        .I2(spo[2]),
        .I3(dpo[3]),
        .I4(add),
        .O(imm_pre_reg_2[0]));
endmodule

(* CHECK_LICENSE_TYPE = "dist_mem_gen_0,dist_mem_gen_v8_0_17,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "dist_mem_gen_v8_0_17,Vivado 2025.1" *) 
module dist_mem_gen_0
   (a,
    d,
    dpra,
    clk,
    we,
    spo,
    dpo);
  input [3:0]a;
  input [15:0]d;
  input [3:0]dpra;
  input clk;
  input we;
  output [15:0]spo;
  output [15:0]dpo;

  wire [3:0]a;
  wire clk;
  wire [15:0]d;
  wire [15:0]dpo;
  wire [3:0]dpra;
  wire [15:0]spo;
  wire we;
  wire [15:0]NLW_U0_qdpo_UNCONNECTED;
  wire [15:0]NLW_U0_qspo_UNCONNECTED;

  (* C_FAMILY = "zynq" *) 
  (* C_HAS_CLK = "1" *) 
  (* C_HAS_D = "1" *) 
  (* C_HAS_WE = "1" *) 
  (* C_MEM_TYPE = "2" *) 
  (* c_addr_width = "4" *) 
  (* c_default_data = "0" *) 
  (* c_depth = "16" *) 
  (* c_elaboration_dir = "./" *) 
  (* c_has_dpo = "1" *) 
  (* c_has_dpra = "1" *) 
  (* c_has_i_ce = "0" *) 
  (* c_has_qdpo = "0" *) 
  (* c_has_qdpo_ce = "0" *) 
  (* c_has_qdpo_clk = "0" *) 
  (* c_has_qdpo_rst = "0" *) 
  (* c_has_qdpo_srst = "0" *) 
  (* c_has_qspo = "0" *) 
  (* c_has_qspo_ce = "0" *) 
  (* c_has_qspo_rst = "0" *) 
  (* c_has_qspo_srst = "0" *) 
  (* c_has_spo = "1" *) 
  (* c_mem_init_file = "no_coe_file_loaded" *) 
  (* c_parser_type = "1" *) 
  (* c_pipeline_stages = "0" *) 
  (* c_qce_joined = "0" *) 
  (* c_qualify_we = "0" *) 
  (* c_read_mif = "0" *) 
  (* c_reg_a_d_inputs = "0" *) 
  (* c_reg_dpra_input = "0" *) 
  (* c_sync_enable = "1" *) 
  (* c_width = "16" *) 
  (* is_du_within_envelope = "true" *) 
  dist_mem_gen_0_dist_mem_gen_v8_0_17 U0
       (.a(a),
        .clk(clk),
        .d(d),
        .dpo(dpo),
        .dpra(dpra),
        .i_ce(1'b1),
        .qdpo(NLW_U0_qdpo_UNCONNECTED[15:0]),
        .qdpo_ce(1'b1),
        .qdpo_clk(1'b0),
        .qdpo_rst(1'b0),
        .qdpo_srst(1'b0),
        .qspo(NLW_U0_qspo_UNCONNECTED[15:0]),
        .qspo_ce(1'b1),
        .qspo_rst(1'b0),
        .qspo_srst(1'b0),
        .spo(spo),
        .we(we));
endmodule

(* NotValidForBitStream *)
module gr0040
   (clk,
    rst,
    i_ad_rst,
    insn_ce,
    i_ad,
    insn,
    hit,
    d_ad,
    rdy,
    sw,
    sb,
    do,
    lw,
    lb,
    data);
  input clk;
  input rst;
  input [15:0]i_ad_rst;
  output insn_ce;
  output [15:0]i_ad;
  input [15:0]insn;
  input hit;
  output [15:0]d_ad;
  input rdy;
  output sw;
  output sb;
  output [15:0]do;
  output lw;
  output lb;
  inout [15:0]data;

  wire [15:0]a;
  wire add;
  wire adder_n_41;
  wire adder_n_48;
  wire adder_n_49;
  wire adder_n_50;
  wire adder_n_51;
  wire adder_n_52;
  wire adder_n_53;
  wire adder_n_54;
  wire adder_n_55;
  wire adder_n_56;
  wire adder_n_57;
  wire adder_n_58;
  wire adder_n_59;
  wire adder_n_60;
  wire adder_n_61;
  wire adder_n_62;
  wire adder_n_63;
  wire adder_n_64;
  wire adder_n_65;
  wire adder_n_66;
  wire adder_n_67;
  wire c;
  wire c0;
  wire ccc;
  wire ccn;
  wire ccv;
  wire ccz;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire co;
  wire [15:0]d_ad;
  wire [15:0]d_ad_OBUF;
  wire [15:0]data;
  wire [15:0]data_IBUF;
  wire [15:0]data_OBUF;
  wire \data_TRI[0] ;
  wire [15:0]do;
  wire [15:0]do_OBUF;
  wire [3:0]fn;
  wire hit;
  wire hit_IBUF;
  wire [11:0]i12_pre;
  wire [15:0]i_ad;
  wire [15:0]i_ad_OBUF;
  wire [15:0]i_ad_rst;
  wire [15:0]i_ad_rst_IBUF;
  wire imm_pre;
  wire imm_pre_i_1_n_41;
  wire [15:0]insn;
  wire [15:0]insn_IBUF;
  wire insn_ce;
  wire insn_ce_OBUF;
  wire lb;
  wire lb_OBUF;
  wire lw;
  wire lw_OBUF;
  wire p_4_in;
  wire [15:0]pc;
  wire \pc[15]_i_1_n_41 ;
  wire rdy;
  wire rdy_IBUF;
  wire regfile_n_119;
  wire regfile_n_122;
  wire regfile_n_123;
  wire regfile_n_124;
  wire regfile_n_125;
  wire regfile_n_126;
  wire regfile_n_127;
  wire regfile_n_128;
  wire regfile_n_129;
  wire regfile_n_130;
  wire regfile_n_131;
  wire regfile_n_132;
  wire regfile_n_133;
  wire regfile_n_134;
  wire regfile_n_135;
  wire regfile_n_136;
  wire regfile_n_137;
  wire rst;
  wire rst_IBUF;
  wire sb;
  wire sb_OBUF;
  wire [15:0]sreg;
  wire sum_en;
  wire sw;
  wire sw_OBUF;
  wire v;
  wire word_off;
  wire z;

initial begin
 $sdf_annotate("gr0040_tb_time_synth.sdf",,,,"tool_control");
end
  addsub adder
       (.S({adder_n_52,adder_n_53,adder_n_54}),
        .a({a[15:4],a[0]}),
        .add(add),
        .dpo(sreg),
        .fn(fn),
        .imm_pre(imm_pre),
        .imm_pre_reg(adder_n_41),
        .imm_pre_reg_0(adder_n_49),
        .imm_pre_reg_1(adder_n_50),
        .imm_pre_reg_2({adder_n_55,adder_n_56,adder_n_57,adder_n_58}),
        .imm_pre_reg_3({adder_n_59,adder_n_60,adder_n_61,adder_n_62}),
        .imm_pre_reg_4({adder_n_63,adder_n_64,adder_n_65,adder_n_66}),
        .imm_pre_reg_5(adder_n_67),
        .\insn[12] (adder_n_51),
        .\insn[15] (adder_n_48),
        .insn_IBUF({insn_IBUF[15:12],insn_IBUF[7:0]}),
        .spo(do_OBUF[3:1]),
        .word_off(word_off));
  (* inverted = "yes" *) 
  FDSE #(
    .INIT(1'b1)) 
    c_reg_inv
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(c0),
        .Q(c),
        .S(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    ccc_reg
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(co),
        .Q(ccc),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    ccn_reg
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(d_ad_OBUF[15]),
        .Q(ccn),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    ccv_reg
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(v),
        .Q(ccv),
        .R(rst_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    ccz_reg
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(z),
        .Q(ccz),
        .R(rst_IBUF));
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUF \d_ad_OBUF[0]_inst 
       (.I(d_ad_OBUF[0]),
        .O(d_ad[0]));
  OBUF \d_ad_OBUF[10]_inst 
       (.I(d_ad_OBUF[10]),
        .O(d_ad[10]));
  OBUF \d_ad_OBUF[11]_inst 
       (.I(d_ad_OBUF[11]),
        .O(d_ad[11]));
  OBUF \d_ad_OBUF[12]_inst 
       (.I(d_ad_OBUF[12]),
        .O(d_ad[12]));
  OBUF \d_ad_OBUF[13]_inst 
       (.I(d_ad_OBUF[13]),
        .O(d_ad[13]));
  OBUF \d_ad_OBUF[14]_inst 
       (.I(d_ad_OBUF[14]),
        .O(d_ad[14]));
  OBUF \d_ad_OBUF[15]_inst 
       (.I(d_ad_OBUF[15]),
        .O(d_ad[15]));
  OBUF \d_ad_OBUF[1]_inst 
       (.I(d_ad_OBUF[1]),
        .O(d_ad[1]));
  OBUF \d_ad_OBUF[2]_inst 
       (.I(d_ad_OBUF[2]),
        .O(d_ad[2]));
  OBUF \d_ad_OBUF[3]_inst 
       (.I(d_ad_OBUF[3]),
        .O(d_ad[3]));
  OBUF \d_ad_OBUF[4]_inst 
       (.I(d_ad_OBUF[4]),
        .O(d_ad[4]));
  OBUF \d_ad_OBUF[5]_inst 
       (.I(d_ad_OBUF[5]),
        .O(d_ad[5]));
  OBUF \d_ad_OBUF[6]_inst 
       (.I(d_ad_OBUF[6]),
        .O(d_ad[6]));
  OBUF \d_ad_OBUF[7]_inst 
       (.I(d_ad_OBUF[7]),
        .O(d_ad[7]));
  OBUF \d_ad_OBUF[8]_inst 
       (.I(d_ad_OBUF[8]),
        .O(d_ad[8]));
  OBUF \d_ad_OBUF[9]_inst 
       (.I(d_ad_OBUF[9]),
        .O(d_ad[9]));
  IOBUF_UNIQ_BASE_ \data_IOBUF[0]_inst 
       (.I(data_OBUF[0]),
        .IO(data[0]),
        .O(data_IBUF[0]),
        .T(\data_TRI[0] ));
  IOBUF_HD1 \data_IOBUF[10]_inst 
       (.I(data_OBUF[10]),
        .IO(data[10]),
        .O(data_IBUF[10]),
        .T(\data_TRI[0] ));
  IOBUF_HD2 \data_IOBUF[11]_inst 
       (.I(data_OBUF[11]),
        .IO(data[11]),
        .O(data_IBUF[11]),
        .T(\data_TRI[0] ));
  IOBUF_HD3 \data_IOBUF[12]_inst 
       (.I(data_OBUF[12]),
        .IO(data[12]),
        .O(data_IBUF[12]),
        .T(\data_TRI[0] ));
  IOBUF_HD4 \data_IOBUF[13]_inst 
       (.I(data_OBUF[13]),
        .IO(data[13]),
        .O(data_IBUF[13]),
        .T(\data_TRI[0] ));
  IOBUF_HD5 \data_IOBUF[14]_inst 
       (.I(data_OBUF[14]),
        .IO(data[14]),
        .O(data_IBUF[14]),
        .T(\data_TRI[0] ));
  IOBUF_HD6 \data_IOBUF[15]_inst 
       (.I(data_OBUF[15]),
        .IO(data[15]),
        .O(data_IBUF[15]),
        .T(\data_TRI[0] ));
  LUT6 #(
    .INIT(64'h0000000055555554)) 
    \data_IOBUF[15]_inst_i_2 
       (.I0(regfile_n_119),
        .I1(insn_IBUF[13]),
        .I2(insn_IBUF[12]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(sum_en),
        .O(\data_TRI[0] ));
  IOBUF_HD7 \data_IOBUF[1]_inst 
       (.I(data_OBUF[1]),
        .IO(data[1]),
        .O(data_IBUF[1]),
        .T(\data_TRI[0] ));
  IOBUF_HD8 \data_IOBUF[2]_inst 
       (.I(data_OBUF[2]),
        .IO(data[2]),
        .O(data_IBUF[2]),
        .T(\data_TRI[0] ));
  IOBUF_HD9 \data_IOBUF[3]_inst 
       (.I(data_OBUF[3]),
        .IO(data[3]),
        .O(data_IBUF[3]),
        .T(\data_TRI[0] ));
  IOBUF_HD10 \data_IOBUF[4]_inst 
       (.I(data_OBUF[4]),
        .IO(data[4]),
        .O(data_IBUF[4]),
        .T(\data_TRI[0] ));
  IOBUF_HD11 \data_IOBUF[5]_inst 
       (.I(data_OBUF[5]),
        .IO(data[5]),
        .O(data_IBUF[5]),
        .T(\data_TRI[0] ));
  IOBUF_HD12 \data_IOBUF[6]_inst 
       (.I(data_OBUF[6]),
        .IO(data[6]),
        .O(data_IBUF[6]),
        .T(\data_TRI[0] ));
  IOBUF_HD13 \data_IOBUF[7]_inst 
       (.I(data_OBUF[7]),
        .IO(data[7]),
        .O(data_IBUF[7]),
        .T(\data_TRI[0] ));
  IOBUF_HD14 \data_IOBUF[8]_inst 
       (.I(data_OBUF[8]),
        .IO(data[8]),
        .O(data_IBUF[8]),
        .T(\data_TRI[0] ));
  IOBUF_HD15 \data_IOBUF[9]_inst 
       (.I(data_OBUF[9]),
        .IO(data[9]),
        .O(data_IBUF[9]),
        .T(\data_TRI[0] ));
  OBUF \do_OBUF[0]_inst 
       (.I(do_OBUF[0]),
        .O(do[0]));
  OBUF \do_OBUF[10]_inst 
       (.I(do_OBUF[10]),
        .O(do[10]));
  OBUF \do_OBUF[11]_inst 
       (.I(do_OBUF[11]),
        .O(do[11]));
  OBUF \do_OBUF[12]_inst 
       (.I(do_OBUF[12]),
        .O(do[12]));
  OBUF \do_OBUF[13]_inst 
       (.I(do_OBUF[13]),
        .O(do[13]));
  OBUF \do_OBUF[14]_inst 
       (.I(do_OBUF[14]),
        .O(do[14]));
  OBUF \do_OBUF[15]_inst 
       (.I(do_OBUF[15]),
        .O(do[15]));
  OBUF \do_OBUF[1]_inst 
       (.I(do_OBUF[1]),
        .O(do[1]));
  OBUF \do_OBUF[2]_inst 
       (.I(do_OBUF[2]),
        .O(do[2]));
  OBUF \do_OBUF[3]_inst 
       (.I(do_OBUF[3]),
        .O(do[3]));
  OBUF \do_OBUF[4]_inst 
       (.I(do_OBUF[4]),
        .O(do[4]));
  OBUF \do_OBUF[5]_inst 
       (.I(do_OBUF[5]),
        .O(do[5]));
  OBUF \do_OBUF[6]_inst 
       (.I(do_OBUF[6]),
        .O(do[6]));
  OBUF \do_OBUF[7]_inst 
       (.I(do_OBUF[7]),
        .O(do[7]));
  OBUF \do_OBUF[8]_inst 
       (.I(do_OBUF[8]),
        .O(do[8]));
  OBUF \do_OBUF[9]_inst 
       (.I(do_OBUF[9]),
        .O(do[9]));
  IBUF hit_IBUF_inst
       (.I(hit),
        .O(hit_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[0]),
        .Q(i12_pre[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[10]),
        .Q(i12_pre[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[11]),
        .Q(i12_pre[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[1]),
        .Q(i12_pre[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[2]),
        .Q(i12_pre[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[3]),
        .Q(i12_pre[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[4]),
        .Q(i12_pre[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[5]),
        .Q(i12_pre[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[6]),
        .Q(i12_pre[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[7]),
        .Q(i12_pre[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[8]),
        .Q(i12_pre[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \i12_pre_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(insn_IBUF[9]),
        .Q(i12_pre[9]),
        .R(1'b0));
  OBUF \i_ad_OBUF[0]_inst 
       (.I(i_ad_OBUF[0]),
        .O(i_ad[0]));
  OBUF \i_ad_OBUF[10]_inst 
       (.I(i_ad_OBUF[10]),
        .O(i_ad[10]));
  OBUF \i_ad_OBUF[11]_inst 
       (.I(i_ad_OBUF[11]),
        .O(i_ad[11]));
  OBUF \i_ad_OBUF[12]_inst 
       (.I(i_ad_OBUF[12]),
        .O(i_ad[12]));
  OBUF \i_ad_OBUF[13]_inst 
       (.I(i_ad_OBUF[13]),
        .O(i_ad[13]));
  OBUF \i_ad_OBUF[14]_inst 
       (.I(i_ad_OBUF[14]),
        .O(i_ad[14]));
  OBUF \i_ad_OBUF[15]_inst 
       (.I(i_ad_OBUF[15]),
        .O(i_ad[15]));
  OBUF \i_ad_OBUF[1]_inst 
       (.I(i_ad_OBUF[1]),
        .O(i_ad[1]));
  OBUF \i_ad_OBUF[2]_inst 
       (.I(i_ad_OBUF[2]),
        .O(i_ad[2]));
  OBUF \i_ad_OBUF[3]_inst 
       (.I(i_ad_OBUF[3]),
        .O(i_ad[3]));
  OBUF \i_ad_OBUF[4]_inst 
       (.I(i_ad_OBUF[4]),
        .O(i_ad[4]));
  OBUF \i_ad_OBUF[5]_inst 
       (.I(i_ad_OBUF[5]),
        .O(i_ad[5]));
  OBUF \i_ad_OBUF[6]_inst 
       (.I(i_ad_OBUF[6]),
        .O(i_ad[6]));
  OBUF \i_ad_OBUF[7]_inst 
       (.I(i_ad_OBUF[7]),
        .O(i_ad[7]));
  OBUF \i_ad_OBUF[8]_inst 
       (.I(i_ad_OBUF[8]),
        .O(i_ad[8]));
  OBUF \i_ad_OBUF[9]_inst 
       (.I(i_ad_OBUF[9]),
        .O(i_ad[9]));
  IBUF \i_ad_rst_IBUF[0]_inst 
       (.I(i_ad_rst[0]),
        .O(i_ad_rst_IBUF[0]));
  IBUF \i_ad_rst_IBUF[10]_inst 
       (.I(i_ad_rst[10]),
        .O(i_ad_rst_IBUF[10]));
  IBUF \i_ad_rst_IBUF[11]_inst 
       (.I(i_ad_rst[11]),
        .O(i_ad_rst_IBUF[11]));
  IBUF \i_ad_rst_IBUF[12]_inst 
       (.I(i_ad_rst[12]),
        .O(i_ad_rst_IBUF[12]));
  IBUF \i_ad_rst_IBUF[13]_inst 
       (.I(i_ad_rst[13]),
        .O(i_ad_rst_IBUF[13]));
  IBUF \i_ad_rst_IBUF[14]_inst 
       (.I(i_ad_rst[14]),
        .O(i_ad_rst_IBUF[14]));
  IBUF \i_ad_rst_IBUF[15]_inst 
       (.I(i_ad_rst[15]),
        .O(i_ad_rst_IBUF[15]));
  IBUF \i_ad_rst_IBUF[1]_inst 
       (.I(i_ad_rst[1]),
        .O(i_ad_rst_IBUF[1]));
  IBUF \i_ad_rst_IBUF[2]_inst 
       (.I(i_ad_rst[2]),
        .O(i_ad_rst_IBUF[2]));
  IBUF \i_ad_rst_IBUF[3]_inst 
       (.I(i_ad_rst[3]),
        .O(i_ad_rst_IBUF[3]));
  IBUF \i_ad_rst_IBUF[4]_inst 
       (.I(i_ad_rst[4]),
        .O(i_ad_rst_IBUF[4]));
  IBUF \i_ad_rst_IBUF[5]_inst 
       (.I(i_ad_rst[5]),
        .O(i_ad_rst_IBUF[5]));
  IBUF \i_ad_rst_IBUF[6]_inst 
       (.I(i_ad_rst[6]),
        .O(i_ad_rst_IBUF[6]));
  IBUF \i_ad_rst_IBUF[7]_inst 
       (.I(i_ad_rst[7]),
        .O(i_ad_rst_IBUF[7]));
  IBUF \i_ad_rst_IBUF[8]_inst 
       (.I(i_ad_rst[8]),
        .O(i_ad_rst_IBUF[8]));
  IBUF \i_ad_rst_IBUF[9]_inst 
       (.I(i_ad_rst[9]),
        .O(i_ad_rst_IBUF[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    imm_pre_i_1
       (.I0(insn_IBUF[12]),
        .I1(insn_IBUF[15]),
        .I2(insn_IBUF[13]),
        .I3(insn_IBUF[14]),
        .O(imm_pre_i_1_n_41));
  FDRE #(
    .INIT(1'b0)) 
    imm_pre_reg
       (.C(clk_IBUF_BUFG),
        .CE(p_4_in),
        .D(imm_pre_i_1_n_41),
        .Q(imm_pre),
        .R(rst_IBUF));
  IBUF \insn_IBUF[0]_inst 
       (.I(insn[0]),
        .O(insn_IBUF[0]));
  IBUF \insn_IBUF[10]_inst 
       (.I(insn[10]),
        .O(insn_IBUF[10]));
  IBUF \insn_IBUF[11]_inst 
       (.I(insn[11]),
        .O(insn_IBUF[11]));
  IBUF \insn_IBUF[12]_inst 
       (.I(insn[12]),
        .O(insn_IBUF[12]));
  IBUF \insn_IBUF[13]_inst 
       (.I(insn[13]),
        .O(insn_IBUF[13]));
  IBUF \insn_IBUF[14]_inst 
       (.I(insn[14]),
        .O(insn_IBUF[14]));
  IBUF \insn_IBUF[15]_inst 
       (.I(insn[15]),
        .O(insn_IBUF[15]));
  IBUF \insn_IBUF[1]_inst 
       (.I(insn[1]),
        .O(insn_IBUF[1]));
  IBUF \insn_IBUF[2]_inst 
       (.I(insn[2]),
        .O(insn_IBUF[2]));
  IBUF \insn_IBUF[3]_inst 
       (.I(insn[3]),
        .O(insn_IBUF[3]));
  IBUF \insn_IBUF[4]_inst 
       (.I(insn[4]),
        .O(insn_IBUF[4]));
  IBUF \insn_IBUF[5]_inst 
       (.I(insn[5]),
        .O(insn_IBUF[5]));
  IBUF \insn_IBUF[6]_inst 
       (.I(insn[6]),
        .O(insn_IBUF[6]));
  IBUF \insn_IBUF[7]_inst 
       (.I(insn[7]),
        .O(insn_IBUF[7]));
  IBUF \insn_IBUF[8]_inst 
       (.I(insn[8]),
        .O(insn_IBUF[8]));
  IBUF \insn_IBUF[9]_inst 
       (.I(insn[9]),
        .O(insn_IBUF[9]));
  OBUF insn_ce_OBUF_inst
       (.I(insn_ce_OBUF),
        .O(insn_ce));
  LUT5 #(
    .INIT(32'hFFFFFFDF)) 
    insn_ce_OBUF_inst_i_1
       (.I0(insn_IBUF[14]),
        .I1(insn_IBUF[15]),
        .I2(hit_IBUF),
        .I3(rst_IBUF),
        .I4(rdy_IBUF),
        .O(insn_ce_OBUF));
  OBUF lb_OBUF_inst
       (.I(lb_OBUF),
        .O(lb));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    lb_OBUF_inst_i_1
       (.I0(hit_IBUF),
        .I1(insn_IBUF[15]),
        .I2(insn_IBUF[14]),
        .I3(insn_IBUF[13]),
        .I4(insn_IBUF[12]),
        .O(lb_OBUF));
  OBUF lw_OBUF_inst
       (.I(lw_OBUF),
        .O(lw));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00000200)) 
    lw_OBUF_inst_i_1
       (.I0(hit_IBUF),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[15]),
        .I3(insn_IBUF[14]),
        .I4(insn_IBUF[13]),
        .O(lw_OBUF));
  LUT2 #(
    .INIT(4'hE)) 
    \pc[15]_i_1 
       (.I0(p_4_in),
        .I1(rst_IBUF),
        .O(\pc[15]_i_1_n_41 ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[0] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_137),
        .Q(pc[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_127),
        .Q(pc[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_126),
        .Q(pc[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[12] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_125),
        .Q(pc[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[13] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_124),
        .Q(pc[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_123),
        .Q(pc[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_122),
        .Q(pc[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_136),
        .Q(pc[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_135),
        .Q(pc[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_134),
        .Q(pc[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_133),
        .Q(pc[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_132),
        .Q(pc[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_131),
        .Q(pc[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_130),
        .Q(pc[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_129),
        .Q(pc[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(clk_IBUF_BUFG),
        .CE(\pc[15]_i_1_n_41 ),
        .D(regfile_n_128),
        .Q(pc[9]),
        .R(1'b0));
  IBUF rdy_IBUF_inst
       (.I(rdy),
        .O(rdy_IBUF));
  registerfile regfile
       (.D({regfile_n_122,regfile_n_123,regfile_n_124,regfile_n_125,regfile_n_126,regfile_n_127,regfile_n_128,regfile_n_129,regfile_n_130,regfile_n_131,regfile_n_132,regfile_n_133,regfile_n_134,regfile_n_135,regfile_n_136,regfile_n_137}),
        .Q(i12_pre),
        .S({adder_n_52,adder_n_53,adder_n_54,c}),
        .add(add),
        .c0(c0),
        .c_reg_inv(adder_n_48),
        .ccc(ccc),
        .ccn(ccn),
        .ccn_reg(adder_n_51),
        .ccn_reg_0(adder_n_50),
        .ccn_reg_1({adder_n_63,adder_n_64,adder_n_65,adder_n_66}),
        .ccn_reg_2(adder_n_67),
        .ccv(ccv),
        .ccz(ccz),
        .clk_IBUF_BUFG(clk_IBUF_BUFG),
        .co(co),
        .d(data_IBUF),
        .d_ad_OBUF(d_ad_OBUF),
        .\d_ad_OBUF[2]_inst_i_11 (regfile_n_119),
        .\d_ad_OBUF[6]_inst_i_8 (adder_n_49),
        .\d_ad_OBUF[6]_inst_i_8_0 (adder_n_41),
        .data_OBUF(data_OBUF),
        .dpo(sreg),
        .fn(fn),
        .hit_IBUF(hit_IBUF),
        .i_ad_OBUF(i_ad_OBUF),
        .\i_ad_OBUF[15]_inst_i_3_0 (pc),
        .i_ad_rst_IBUF(i_ad_rst_IBUF),
        .imm_pre(imm_pre),
        .imm_pre_reg({a[15:4],a[0]}),
        .insn_IBUF(insn_IBUF),
        .p_4_in(p_4_in),
        .\pc_reg[10] ({adder_n_59,adder_n_60,adder_n_61,adder_n_62}),
        .\pc_reg[6] ({adder_n_55,adder_n_56,adder_n_57,adder_n_58}),
        .rdy_IBUF(rdy_IBUF),
        .rst_IBUF(rst_IBUF),
        .spo(do_OBUF),
        .sum_en(sum_en),
        .v(v),
        .word_off(word_off),
        .z(z));
  IBUF rst_IBUF_inst
       (.I(rst),
        .O(rst_IBUF));
  OBUF sb_OBUF_inst
       (.I(sb_OBUF),
        .O(sb));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    sb_OBUF_inst_i_1
       (.I0(hit_IBUF),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[13]),
        .I3(insn_IBUF[14]),
        .I4(insn_IBUF[15]),
        .O(sb_OBUF));
  OBUF sw_OBUF_inst
       (.I(sw_OBUF),
        .O(sw));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    sw_OBUF_inst_i_1
       (.I0(hit_IBUF),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[15]),
        .I3(insn_IBUF[14]),
        .I4(insn_IBUF[13]),
        .O(sw_OBUF));
endmodule

module registerfile
   (spo,
    dpo,
    data_OBUF,
    d_ad_OBUF,
    sum_en,
    imm_pre_reg,
    \d_ad_OBUF[2]_inst_i_11 ,
    co,
    v,
    D,
    i_ad_OBUF,
    z,
    c0,
    p_4_in,
    insn_IBUF,
    d,
    clk_IBUF_BUFG,
    fn,
    word_off,
    imm_pre,
    ccn_reg,
    \d_ad_OBUF[6]_inst_i_8 ,
    Q,
    \d_ad_OBUF[6]_inst_i_8_0 ,
    \i_ad_OBUF[15]_inst_i_3_0 ,
    c_reg_inv,
    add,
    ccn_reg_0,
    hit_IBUF,
    ccc,
    ccv,
    ccz,
    ccn,
    i_ad_rst_IBUF,
    rst_IBUF,
    S,
    \pc_reg[6] ,
    \pc_reg[10] ,
    ccn_reg_1,
    ccn_reg_2,
    rdy_IBUF);
  output [15:0]spo;
  output [15:0]dpo;
  output [15:0]data_OBUF;
  output [15:0]d_ad_OBUF;
  output sum_en;
  output [12:0]imm_pre_reg;
  output \d_ad_OBUF[2]_inst_i_11 ;
  output co;
  output v;
  output [15:0]D;
  output [15:0]i_ad_OBUF;
  output z;
  output c0;
  output p_4_in;
  input [15:0]insn_IBUF;
  input [15:0]d;
  input clk_IBUF_BUFG;
  input [3:0]fn;
  input word_off;
  input imm_pre;
  input ccn_reg;
  input \d_ad_OBUF[6]_inst_i_8 ;
  input [11:0]Q;
  input \d_ad_OBUF[6]_inst_i_8_0 ;
  input [15:0]\i_ad_OBUF[15]_inst_i_3_0 ;
  input c_reg_inv;
  input add;
  input ccn_reg_0;
  input hit_IBUF;
  input ccc;
  input ccv;
  input ccz;
  input ccn;
  input [15:0]i_ad_rst_IBUF;
  input rst_IBUF;
  input [3:0]S;
  input [3:0]\pc_reg[6] ;
  input [3:0]\pc_reg[10] ;
  input [3:0]ccn_reg_1;
  input [0:0]ccn_reg_2;
  input rdy_IBUF;

  wire [15:0]D;
  wire [11:0]Q;
  wire [3:0]S;
  wire [3:1]a;
  wire add;
  wire br;
  wire c0;
  wire c_W;
  wire c_inv_i_3_n_41;
  wire c_reg_inv;
  wire ccc;
  wire ccn;
  wire ccn_reg;
  wire ccn_reg_0;
  wire [3:0]ccn_reg_1;
  wire [0:0]ccn_reg_2;
  wire ccv;
  wire ccz;
  wire ccz_i_2_n_41;
  wire ccz_i_3_n_41;
  wire ccz_i_4_n_41;
  wire ccz_i_5_n_41;
  wire clk_IBUF_BUFG;
  wire co;
  wire [15:0]d;
  wire [15:0]d_ad_OBUF;
  wire \d_ad_OBUF[10]_inst_i_1_n_41 ;
  wire \d_ad_OBUF[10]_inst_i_1_n_42 ;
  wire \d_ad_OBUF[10]_inst_i_1_n_43 ;
  wire \d_ad_OBUF[10]_inst_i_1_n_44 ;
  wire \d_ad_OBUF[14]_inst_i_1_n_41 ;
  wire \d_ad_OBUF[14]_inst_i_1_n_42 ;
  wire \d_ad_OBUF[14]_inst_i_1_n_43 ;
  wire \d_ad_OBUF[14]_inst_i_1_n_44 ;
  wire \d_ad_OBUF[15]_inst_i_1_n_44 ;
  wire \d_ad_OBUF[15]_inst_i_3_n_41 ;
  wire \d_ad_OBUF[2]_inst_i_11 ;
  wire \d_ad_OBUF[2]_inst_i_1_n_41 ;
  wire \d_ad_OBUF[2]_inst_i_1_n_42 ;
  wire \d_ad_OBUF[2]_inst_i_1_n_43 ;
  wire \d_ad_OBUF[2]_inst_i_1_n_44 ;
  wire \d_ad_OBUF[2]_inst_i_2_n_41 ;
  wire \d_ad_OBUF[6]_inst_i_1_n_41 ;
  wire \d_ad_OBUF[6]_inst_i_1_n_42 ;
  wire \d_ad_OBUF[6]_inst_i_1_n_43 ;
  wire \d_ad_OBUF[6]_inst_i_1_n_44 ;
  wire \d_ad_OBUF[6]_inst_i_8 ;
  wire \d_ad_OBUF[6]_inst_i_8_0 ;
  wire data4;
  wire \data_IOBUF[0]_inst_i_2_n_41 ;
  wire \data_IOBUF[0]_inst_i_3_n_41 ;
  wire \data_IOBUF[10]_inst_i_2_n_41 ;
  wire \data_IOBUF[10]_inst_i_3_n_41 ;
  wire \data_IOBUF[11]_inst_i_2_n_41 ;
  wire \data_IOBUF[11]_inst_i_3_n_41 ;
  wire \data_IOBUF[12]_inst_i_2_n_41 ;
  wire \data_IOBUF[12]_inst_i_3_n_41 ;
  wire \data_IOBUF[13]_inst_i_2_n_41 ;
  wire \data_IOBUF[13]_inst_i_3_n_41 ;
  wire \data_IOBUF[14]_inst_i_2_n_41 ;
  wire \data_IOBUF[14]_inst_i_3_n_41 ;
  wire \data_IOBUF[15]_inst_i_10_n_41 ;
  wire \data_IOBUF[15]_inst_i_5_n_41 ;
  wire \data_IOBUF[15]_inst_i_6_n_41 ;
  wire \data_IOBUF[15]_inst_i_8_n_41 ;
  wire \data_IOBUF[1]_inst_i_2_n_41 ;
  wire \data_IOBUF[2]_inst_i_2_n_41 ;
  wire \data_IOBUF[3]_inst_i_2_n_41 ;
  wire \data_IOBUF[4]_inst_i_2_n_41 ;
  wire \data_IOBUF[4]_inst_i_3_n_41 ;
  wire \data_IOBUF[5]_inst_i_2_n_41 ;
  wire \data_IOBUF[5]_inst_i_3_n_41 ;
  wire \data_IOBUF[6]_inst_i_2_n_41 ;
  wire \data_IOBUF[6]_inst_i_3_n_41 ;
  wire \data_IOBUF[7]_inst_i_2_n_41 ;
  wire \data_IOBUF[7]_inst_i_3_n_41 ;
  wire \data_IOBUF[8]_inst_i_2_n_41 ;
  wire \data_IOBUF[8]_inst_i_3_n_41 ;
  wire \data_IOBUF[9]_inst_i_2_n_41 ;
  wire \data_IOBUF[9]_inst_i_3_n_41 ;
  wire [15:0]data_OBUF;
  wire [15:0]dpo;
  wire [3:0]fn;
  wire hit_IBUF;
  wire i_ad1;
  wire [15:0]i_ad_OBUF;
  wire \i_ad_OBUF[11]_inst_i_2_n_41 ;
  wire \i_ad_OBUF[11]_inst_i_2_n_42 ;
  wire \i_ad_OBUF[11]_inst_i_2_n_43 ;
  wire \i_ad_OBUF[11]_inst_i_2_n_44 ;
  wire \i_ad_OBUF[11]_inst_i_3_n_41 ;
  wire \i_ad_OBUF[11]_inst_i_4_n_41 ;
  wire \i_ad_OBUF[11]_inst_i_5_n_41 ;
  wire \i_ad_OBUF[11]_inst_i_6_n_41 ;
  wire \i_ad_OBUF[15]_inst_i_11_n_41 ;
  wire \i_ad_OBUF[15]_inst_i_12_n_41 ;
  wire [15:0]\i_ad_OBUF[15]_inst_i_3_0 ;
  wire \i_ad_OBUF[15]_inst_i_3_n_42 ;
  wire \i_ad_OBUF[15]_inst_i_3_n_43 ;
  wire \i_ad_OBUF[15]_inst_i_3_n_44 ;
  wire \i_ad_OBUF[15]_inst_i_4_n_41 ;
  wire \i_ad_OBUF[15]_inst_i_5_n_41 ;
  wire \i_ad_OBUF[15]_inst_i_6_n_41 ;
  wire \i_ad_OBUF[15]_inst_i_7_n_41 ;
  wire \i_ad_OBUF[15]_inst_i_9_n_41 ;
  wire \i_ad_OBUF[3]_inst_i_2_n_41 ;
  wire \i_ad_OBUF[3]_inst_i_2_n_42 ;
  wire \i_ad_OBUF[3]_inst_i_2_n_43 ;
  wire \i_ad_OBUF[3]_inst_i_2_n_44 ;
  wire \i_ad_OBUF[3]_inst_i_3_n_41 ;
  wire \i_ad_OBUF[3]_inst_i_4_n_41 ;
  wire \i_ad_OBUF[3]_inst_i_5_n_41 ;
  wire \i_ad_OBUF[7]_inst_i_2_n_41 ;
  wire \i_ad_OBUF[7]_inst_i_2_n_42 ;
  wire \i_ad_OBUF[7]_inst_i_2_n_43 ;
  wire \i_ad_OBUF[7]_inst_i_2_n_44 ;
  wire \i_ad_OBUF[7]_inst_i_3_n_41 ;
  wire \i_ad_OBUF[7]_inst_i_4_n_41 ;
  wire \i_ad_OBUF[7]_inst_i_5_n_41 ;
  wire \i_ad_OBUF[7]_inst_i_6_n_41 ;
  wire [15:0]i_ad_rst_IBUF;
  wire imm_pre;
  wire [12:0]imm_pre_reg;
  wire [15:0]insn_IBUF;
  wire [3:1]log;
  wire p_4_in;
  wire p_5_in;
  wire [3:0]\pc_reg[10] ;
  wire [3:0]\pc_reg[6] ;
  wire [15:0]pcincd;
  wire rdy_IBUF;
  wire regfile_i_1_n_41;
  wire regfile_i_2_n_41;
  wire regfile_i_3_n_41;
  wire regfile_i_4_n_41;
  wire regfile_i_6_n_41;
  wire regfile_i_7_n_41;
  wire rf_we;
  wire rst_IBUF;
  wire [15:0]spo;
  wire sum_en;
  wire t;
  wire v;
  wire word_off;
  wire z;
  wire [3:1]\NLW_d_ad_OBUF[15]_inst_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_d_ad_OBUF[15]_inst_i_1_O_UNCONNECTED ;
  wire [0:0]\NLW_d_ad_OBUF[2]_inst_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_i_ad_OBUF[15]_inst_i_3_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hF7FFFFF7)) 
    c_inv_i_1
       (.I0(c_reg_inv),
        .I1(c_inv_i_3_n_41),
        .I2(fn[1]),
        .I3(c_W),
        .I4(add),
        .O(c0));
  LUT5 #(
    .INIT(32'h000ACC0A)) 
    c_inv_i_3
       (.I0(insn_IBUF[2]),
        .I1(insn_IBUF[6]),
        .I2(insn_IBUF[3]),
        .I3(regfile_i_7_n_41),
        .I4(insn_IBUF[7]),
        .O(c_inv_i_3_n_41));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h9)) 
    ccc_i_1
       (.I0(add),
        .I1(c_W),
        .O(co));
  LUT4 #(
    .INIT(16'h6996)) 
    ccv_i_1
       (.I0(imm_pre_reg[12]),
        .I1(d_ad_OBUF[15]),
        .I2(c_W),
        .I3(dpo[15]),
        .O(v));
  LUT4 #(
    .INIT(16'h8000)) 
    ccz_i_1
       (.I0(ccz_i_2_n_41),
        .I1(ccz_i_3_n_41),
        .I2(ccz_i_4_n_41),
        .I3(ccz_i_5_n_41),
        .O(z));
  LUT4 #(
    .INIT(16'h0001)) 
    ccz_i_2
       (.I0(d_ad_OBUF[7]),
        .I1(d_ad_OBUF[6]),
        .I2(d_ad_OBUF[5]),
        .I3(d_ad_OBUF[4]),
        .O(ccz_i_2_n_41));
  LUT4 #(
    .INIT(16'h0001)) 
    ccz_i_3
       (.I0(d_ad_OBUF[1]),
        .I1(d_ad_OBUF[0]),
        .I2(d_ad_OBUF[3]),
        .I3(d_ad_OBUF[2]),
        .O(ccz_i_3_n_41));
  LUT4 #(
    .INIT(16'h0001)) 
    ccz_i_4
       (.I0(d_ad_OBUF[11]),
        .I1(d_ad_OBUF[10]),
        .I2(d_ad_OBUF[9]),
        .I3(d_ad_OBUF[8]),
        .O(ccz_i_4_n_41));
  LUT4 #(
    .INIT(16'h0001)) 
    ccz_i_5
       (.I0(d_ad_OBUF[15]),
        .I1(d_ad_OBUF[14]),
        .I2(d_ad_OBUF[13]),
        .I3(d_ad_OBUF[12]),
        .O(ccz_i_5_n_41));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \d_ad_OBUF[10]_inst_i_1 
       (.CI(\d_ad_OBUF[6]_inst_i_1_n_41 ),
        .CO({\d_ad_OBUF[10]_inst_i_1_n_41 ,\d_ad_OBUF[10]_inst_i_1_n_42 ,\d_ad_OBUF[10]_inst_i_1_n_43 ,\d_ad_OBUF[10]_inst_i_1_n_44 }),
        .CYINIT(1'b0),
        .DI(imm_pre_reg[7:4]),
        .O(d_ad_OBUF[10:7]),
        .S(\pc_reg[10] ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[10]_inst_i_2 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[6]),
        .I3(ccn_reg),
        .I4(spo[10]),
        .O(imm_pre_reg[7]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[10]_inst_i_3 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[5]),
        .I3(ccn_reg),
        .I4(spo[9]),
        .O(imm_pre_reg[6]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[10]_inst_i_4 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[4]),
        .I3(ccn_reg),
        .I4(spo[8]),
        .O(imm_pre_reg[5]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[10]_inst_i_5 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[3]),
        .I3(ccn_reg),
        .I4(spo[7]),
        .O(imm_pre_reg[4]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \d_ad_OBUF[14]_inst_i_1 
       (.CI(\d_ad_OBUF[10]_inst_i_1_n_41 ),
        .CO({\d_ad_OBUF[14]_inst_i_1_n_41 ,\d_ad_OBUF[14]_inst_i_1_n_42 ,\d_ad_OBUF[14]_inst_i_1_n_43 ,\d_ad_OBUF[14]_inst_i_1_n_44 }),
        .CYINIT(1'b0),
        .DI(imm_pre_reg[11:8]),
        .O(d_ad_OBUF[14:11]),
        .S(ccn_reg_1));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[14]_inst_i_2 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[10]),
        .I3(ccn_reg),
        .I4(spo[14]),
        .O(imm_pre_reg[11]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[14]_inst_i_3 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[9]),
        .I3(ccn_reg),
        .I4(spo[13]),
        .O(imm_pre_reg[10]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[14]_inst_i_4 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[8]),
        .I3(ccn_reg),
        .I4(spo[12]),
        .O(imm_pre_reg[9]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[14]_inst_i_5 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[7]),
        .I3(ccn_reg),
        .I4(spo[11]),
        .O(imm_pre_reg[8]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \d_ad_OBUF[15]_inst_i_1 
       (.CI(\d_ad_OBUF[14]_inst_i_1_n_41 ),
        .CO({\NLW_d_ad_OBUF[15]_inst_i_1_CO_UNCONNECTED [3:1],\d_ad_OBUF[15]_inst_i_1_n_44 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,imm_pre_reg[12]}),
        .O({\NLW_d_ad_OBUF[15]_inst_i_1_O_UNCONNECTED [3:2],c_W,d_ad_OBUF[15]}),
        .S({1'b0,1'b0,\d_ad_OBUF[15]_inst_i_3_n_41 ,ccn_reg_2}));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[15]_inst_i_2 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[11]),
        .I3(ccn_reg),
        .I4(spo[15]),
        .O(imm_pre_reg[12]));
  LUT1 #(
    .INIT(2'h1)) 
    \d_ad_OBUF[15]_inst_i_3 
       (.I0(add),
        .O(\d_ad_OBUF[15]_inst_i_3_n_41 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \d_ad_OBUF[2]_inst_i_1 
       (.CI(1'b0),
        .CO({\d_ad_OBUF[2]_inst_i_1_n_41 ,\d_ad_OBUF[2]_inst_i_1_n_42 ,\d_ad_OBUF[2]_inst_i_1_n_43 ,\d_ad_OBUF[2]_inst_i_1_n_44 }),
        .CYINIT(\d_ad_OBUF[2]_inst_i_2_n_41 ),
        .DI({a[2:1],imm_pre_reg[0],add}),
        .O({d_ad_OBUF[2:0],\NLW_d_ad_OBUF[2]_inst_i_1_O_UNCONNECTED [0]}),
        .S(S));
  LUT1 #(
    .INIT(2'h1)) 
    \d_ad_OBUF[2]_inst_i_2 
       (.I0(add),
        .O(\d_ad_OBUF[2]_inst_i_2_n_41 ));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \d_ad_OBUF[2]_inst_i_3 
       (.I0(spo[2]),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[13]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[2]),
        .O(a[2]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \d_ad_OBUF[2]_inst_i_4 
       (.I0(spo[1]),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[13]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[1]),
        .O(a[1]));
  LUT5 #(
    .INIT(32'hFFA200A2)) 
    \d_ad_OBUF[2]_inst_i_5 
       (.I0(insn_IBUF[0]),
        .I1(word_off),
        .I2(imm_pre),
        .I3(ccn_reg),
        .I4(spo[0]),
        .O(imm_pre_reg[0]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \d_ad_OBUF[6]_inst_i_1 
       (.CI(\d_ad_OBUF[2]_inst_i_1_n_41 ),
        .CO({\d_ad_OBUF[6]_inst_i_1_n_41 ,\d_ad_OBUF[6]_inst_i_1_n_42 ,\d_ad_OBUF[6]_inst_i_1_n_43 ,\d_ad_OBUF[6]_inst_i_1_n_44 }),
        .CYINIT(1'b0),
        .DI({imm_pre_reg[3:1],a[3]}),
        .O(d_ad_OBUF[6:3]),
        .S(\pc_reg[6] ));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[6]_inst_i_2 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[2]),
        .I3(ccn_reg),
        .I4(spo[6]),
        .O(imm_pre_reg[3]));
  LUT5 #(
    .INIT(32'hFFEAAAEA)) 
    \d_ad_OBUF[6]_inst_i_3 
       (.I0(ccn_reg_0),
        .I1(imm_pre),
        .I2(Q[1]),
        .I3(ccn_reg),
        .I4(spo[5]),
        .O(imm_pre_reg[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBB8B8B8)) 
    \d_ad_OBUF[6]_inst_i_4 
       (.I0(spo[4]),
        .I1(ccn_reg),
        .I2(\d_ad_OBUF[6]_inst_i_8 ),
        .I3(Q[0]),
        .I4(imm_pre),
        .I5(\d_ad_OBUF[6]_inst_i_8_0 ),
        .O(imm_pre_reg[1]));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    \d_ad_OBUF[6]_inst_i_5 
       (.I0(spo[3]),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[13]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[3]),
        .O(a[3]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[0]_inst_i_1 
       (.I0(d_ad_OBUF[0]),
        .I1(sum_en),
        .I2(\data_IOBUF[0]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[0]_inst_i_3_n_41 ),
        .O(data_OBUF[0]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[0]_inst_i_2 
       (.I0(dpo[1]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [0]),
        .O(\data_IOBUF[0]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[0]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[0]),
        .I2(imm_pre_reg[0]),
        .I3(data4),
        .O(\data_IOBUF[0]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[10]_inst_i_1 
       (.I0(d_ad_OBUF[10]),
        .I1(sum_en),
        .I2(\data_IOBUF[10]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[10]_inst_i_3_n_41 ),
        .O(data_OBUF[10]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[10]_inst_i_2 
       (.I0(dpo[11]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [10]),
        .O(\data_IOBUF[10]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[10]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[10]),
        .I2(imm_pre_reg[7]),
        .I3(data4),
        .O(\data_IOBUF[10]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[11]_inst_i_1 
       (.I0(d_ad_OBUF[11]),
        .I1(sum_en),
        .I2(\data_IOBUF[11]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[11]_inst_i_3_n_41 ),
        .O(data_OBUF[11]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[11]_inst_i_2 
       (.I0(dpo[12]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [11]),
        .O(\data_IOBUF[11]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[11]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[11]),
        .I2(imm_pre_reg[8]),
        .I3(data4),
        .O(\data_IOBUF[11]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[12]_inst_i_1 
       (.I0(d_ad_OBUF[12]),
        .I1(sum_en),
        .I2(\data_IOBUF[12]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[12]_inst_i_3_n_41 ),
        .O(data_OBUF[12]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[12]_inst_i_2 
       (.I0(dpo[13]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [12]),
        .O(\data_IOBUF[12]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[12]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[12]),
        .I2(imm_pre_reg[9]),
        .I3(data4),
        .O(\data_IOBUF[12]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[13]_inst_i_1 
       (.I0(d_ad_OBUF[13]),
        .I1(sum_en),
        .I2(\data_IOBUF[13]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[13]_inst_i_3_n_41 ),
        .O(data_OBUF[13]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[13]_inst_i_2 
       (.I0(dpo[14]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [13]),
        .O(\data_IOBUF[13]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[13]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[13]),
        .I2(imm_pre_reg[10]),
        .I3(data4),
        .O(\data_IOBUF[13]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[14]_inst_i_1 
       (.I0(d_ad_OBUF[14]),
        .I1(sum_en),
        .I2(\data_IOBUF[14]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[14]_inst_i_3_n_41 ),
        .O(data_OBUF[14]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[14]_inst_i_2 
       (.I0(dpo[15]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [14]),
        .O(\data_IOBUF[14]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[14]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[14]),
        .I2(imm_pre_reg[11]),
        .I3(data4),
        .O(\data_IOBUF[14]_inst_i_3_n_41 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB88B8)) 
    \data_IOBUF[15]_inst_i_1 
       (.I0(d_ad_OBUF[15]),
        .I1(sum_en),
        .I2(\i_ad_OBUF[15]_inst_i_3_0 [15]),
        .I3(\d_ad_OBUF[2]_inst_i_11 ),
        .I4(\data_IOBUF[15]_inst_i_5_n_41 ),
        .I5(\data_IOBUF[15]_inst_i_6_n_41 ),
        .O(data_OBUF[15]));
  LUT6 #(
    .INIT(64'h000000000000E200)) 
    \data_IOBUF[15]_inst_i_10 
       (.I0(insn_IBUF[1]),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[5]),
        .I3(insn_IBUF[13]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[15]),
        .O(\data_IOBUF[15]_inst_i_10_n_41 ));
  LUT4 #(
    .INIT(16'hFF02)) 
    \data_IOBUF[15]_inst_i_3 
       (.I0(c_reg_inv),
        .I1(fn[1]),
        .I2(fn[3]),
        .I3(p_5_in),
        .O(sum_en));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h30001040)) 
    \data_IOBUF[15]_inst_i_4 
       (.I0(fn[2]),
        .I1(fn[3]),
        .I2(c_reg_inv),
        .I3(fn[1]),
        .I4(fn[0]),
        .O(\d_ad_OBUF[2]_inst_i_11 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \data_IOBUF[15]_inst_i_5 
       (.I0(fn[0]),
        .I1(fn[1]),
        .I2(dpo[15]),
        .I3(fn[3]),
        .I4(fn[2]),
        .I5(\data_IOBUF[15]_inst_i_8_n_41 ),
        .O(\data_IOBUF[15]_inst_i_5_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[15]_inst_i_6 
       (.I0(fn[0]),
        .I1(dpo[15]),
        .I2(imm_pre_reg[12]),
        .I3(data4),
        .O(\data_IOBUF[15]_inst_i_6_n_41 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \data_IOBUF[15]_inst_i_7 
       (.I0(insn_IBUF[15]),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[13]),
        .I3(insn_IBUF[14]),
        .O(p_5_in));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h20040000)) 
    \data_IOBUF[15]_inst_i_8 
       (.I0(fn[0]),
        .I1(fn[3]),
        .I2(fn[2]),
        .I3(fn[1]),
        .I4(c_reg_inv),
        .O(\data_IOBUF[15]_inst_i_8_n_41 ));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    \data_IOBUF[15]_inst_i_9 
       (.I0(\data_IOBUF[15]_inst_i_10_n_41 ),
        .I1(insn_IBUF[6]),
        .I2(regfile_i_7_n_41),
        .I3(insn_IBUF[2]),
        .I4(insn_IBUF[7]),
        .I5(insn_IBUF[3]),
        .O(data4));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_IOBUF[1]_inst_i_1 
       (.I0(d_ad_OBUF[1]),
        .I1(sum_en),
        .I2(\data_IOBUF[1]_inst_i_2_n_41 ),
        .O(data_OBUF[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \data_IOBUF[1]_inst_i_2 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [1]),
        .I1(\d_ad_OBUF[2]_inst_i_11 ),
        .I2(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I3(dpo[2]),
        .I4(data4),
        .I5(log[1]),
        .O(\data_IOBUF[1]_inst_i_2_n_41 ));
  LUT5 #(
    .INIT(32'h47B8B800)) 
    \data_IOBUF[1]_inst_i_3 
       (.I0(spo[1]),
        .I1(ccn_reg),
        .I2(insn_IBUF[1]),
        .I3(dpo[1]),
        .I4(fn[0]),
        .O(log[1]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_IOBUF[2]_inst_i_1 
       (.I0(d_ad_OBUF[2]),
        .I1(sum_en),
        .I2(\data_IOBUF[2]_inst_i_2_n_41 ),
        .O(data_OBUF[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \data_IOBUF[2]_inst_i_2 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [2]),
        .I1(\d_ad_OBUF[2]_inst_i_11 ),
        .I2(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I3(dpo[3]),
        .I4(data4),
        .I5(log[2]),
        .O(\data_IOBUF[2]_inst_i_2_n_41 ));
  LUT5 #(
    .INIT(32'h47B8B800)) 
    \data_IOBUF[2]_inst_i_3 
       (.I0(spo[2]),
        .I1(ccn_reg),
        .I2(insn_IBUF[2]),
        .I3(dpo[2]),
        .I4(fn[0]),
        .O(log[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \data_IOBUF[3]_inst_i_1 
       (.I0(d_ad_OBUF[3]),
        .I1(sum_en),
        .I2(\data_IOBUF[3]_inst_i_2_n_41 ),
        .O(data_OBUF[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \data_IOBUF[3]_inst_i_2 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [3]),
        .I1(\d_ad_OBUF[2]_inst_i_11 ),
        .I2(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I3(dpo[4]),
        .I4(data4),
        .I5(log[3]),
        .O(\data_IOBUF[3]_inst_i_2_n_41 ));
  LUT5 #(
    .INIT(32'h47B8B800)) 
    \data_IOBUF[3]_inst_i_3 
       (.I0(spo[3]),
        .I1(ccn_reg),
        .I2(insn_IBUF[3]),
        .I3(dpo[3]),
        .I4(fn[0]),
        .O(log[3]));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[4]_inst_i_1 
       (.I0(d_ad_OBUF[4]),
        .I1(sum_en),
        .I2(\data_IOBUF[4]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[4]_inst_i_3_n_41 ),
        .O(data_OBUF[4]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[4]_inst_i_2 
       (.I0(dpo[5]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [4]),
        .O(\data_IOBUF[4]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[4]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[4]),
        .I2(imm_pre_reg[1]),
        .I3(data4),
        .O(\data_IOBUF[4]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[5]_inst_i_1 
       (.I0(d_ad_OBUF[5]),
        .I1(sum_en),
        .I2(\data_IOBUF[5]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[5]_inst_i_3_n_41 ),
        .O(data_OBUF[5]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[5]_inst_i_2 
       (.I0(dpo[6]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [5]),
        .O(\data_IOBUF[5]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[5]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[5]),
        .I2(imm_pre_reg[2]),
        .I3(data4),
        .O(\data_IOBUF[5]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[6]_inst_i_1 
       (.I0(d_ad_OBUF[6]),
        .I1(sum_en),
        .I2(\data_IOBUF[6]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[6]_inst_i_3_n_41 ),
        .O(data_OBUF[6]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[6]_inst_i_2 
       (.I0(dpo[7]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [6]),
        .O(\data_IOBUF[6]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[6]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[6]),
        .I2(imm_pre_reg[3]),
        .I3(data4),
        .O(\data_IOBUF[6]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[7]_inst_i_1 
       (.I0(d_ad_OBUF[7]),
        .I1(sum_en),
        .I2(\data_IOBUF[7]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[7]_inst_i_3_n_41 ),
        .O(data_OBUF[7]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[7]_inst_i_2 
       (.I0(dpo[8]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [7]),
        .O(\data_IOBUF[7]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[7]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[7]),
        .I2(imm_pre_reg[4]),
        .I3(data4),
        .O(\data_IOBUF[7]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[8]_inst_i_1 
       (.I0(d_ad_OBUF[8]),
        .I1(sum_en),
        .I2(\data_IOBUF[8]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[8]_inst_i_3_n_41 ),
        .O(data_OBUF[8]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[8]_inst_i_2 
       (.I0(dpo[9]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [8]),
        .O(\data_IOBUF[8]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[8]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[8]),
        .I2(imm_pre_reg[5]),
        .I3(data4),
        .O(\data_IOBUF[8]_inst_i_3_n_41 ));
  LUT4 #(
    .INIT(16'hBBB8)) 
    \data_IOBUF[9]_inst_i_1 
       (.I0(d_ad_OBUF[9]),
        .I1(sum_en),
        .I2(\data_IOBUF[9]_inst_i_2_n_41 ),
        .I3(\data_IOBUF[9]_inst_i_3_n_41 ),
        .O(data_OBUF[9]));
  LUT4 #(
    .INIT(16'h8F88)) 
    \data_IOBUF[9]_inst_i_2 
       (.I0(dpo[10]),
        .I1(\data_IOBUF[15]_inst_i_8_n_41 ),
        .I2(\d_ad_OBUF[2]_inst_i_11 ),
        .I3(\i_ad_OBUF[15]_inst_i_3_0 [9]),
        .O(\data_IOBUF[9]_inst_i_2_n_41 ));
  LUT4 #(
    .INIT(16'h6800)) 
    \data_IOBUF[9]_inst_i_3 
       (.I0(fn[0]),
        .I1(dpo[9]),
        .I2(imm_pre_reg[6]),
        .I3(data4),
        .O(\data_IOBUF[9]_inst_i_3_n_41 ));
  LUT5 #(
    .INIT(32'hFFFD0000)) 
    \i12_pre[11]_i_1 
       (.I0(insn_IBUF[14]),
        .I1(insn_IBUF[15]),
        .I2(rdy_IBUF),
        .I3(rst_IBUF),
        .I4(hit_IBUF),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[0]_inst_i_1 
       (.I0(d_ad_OBUF[0]),
        .I1(i_ad1),
        .I2(pcincd[0]),
        .O(i_ad_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[10]_inst_i_1 
       (.I0(d_ad_OBUF[10]),
        .I1(i_ad1),
        .I2(pcincd[10]),
        .O(i_ad_OBUF[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[11]_inst_i_1 
       (.I0(d_ad_OBUF[11]),
        .I1(i_ad1),
        .I2(pcincd[11]),
        .O(i_ad_OBUF[11]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_ad_OBUF[11]_inst_i_2 
       (.CI(\i_ad_OBUF[7]_inst_i_2_n_41 ),
        .CO({\i_ad_OBUF[11]_inst_i_2_n_41 ,\i_ad_OBUF[11]_inst_i_2_n_42 ,\i_ad_OBUF[11]_inst_i_2_n_43 ,\i_ad_OBUF[11]_inst_i_2_n_44 }),
        .CYINIT(1'b0),
        .DI(\i_ad_OBUF[15]_inst_i_3_0 [11:8]),
        .O(pcincd[11:8]),
        .S({\i_ad_OBUF[11]_inst_i_3_n_41 ,\i_ad_OBUF[11]_inst_i_4_n_41 ,\i_ad_OBUF[11]_inst_i_5_n_41 ,\i_ad_OBUF[11]_inst_i_6_n_41 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[11]_inst_i_3 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [11]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[11]_inst_i_3_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[11]_inst_i_4 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [10]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[11]_inst_i_4_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[11]_inst_i_5 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [9]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[11]_inst_i_5_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[11]_inst_i_6 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [8]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[11]_inst_i_6_n_41 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[12]_inst_i_1 
       (.I0(d_ad_OBUF[12]),
        .I1(i_ad1),
        .I2(pcincd[12]),
        .O(i_ad_OBUF[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[13]_inst_i_1 
       (.I0(d_ad_OBUF[13]),
        .I1(i_ad1),
        .I2(pcincd[13]),
        .O(i_ad_OBUF[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[14]_inst_i_1 
       (.I0(d_ad_OBUF[14]),
        .I1(i_ad1),
        .I2(pcincd[14]),
        .O(i_ad_OBUF[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[15]_inst_i_1 
       (.I0(d_ad_OBUF[15]),
        .I1(i_ad1),
        .I2(pcincd[15]),
        .O(i_ad_OBUF[15]));
  MUXF7 \i_ad_OBUF[15]_inst_i_10 
       (.I0(\i_ad_OBUF[15]_inst_i_11_n_41 ),
        .I1(\i_ad_OBUF[15]_inst_i_12_n_41 ),
        .O(t),
        .S(insn_IBUF[11]));
  LUT5 #(
    .INIT(32'hCFAFC0AF)) 
    \i_ad_OBUF[15]_inst_i_11 
       (.I0(ccc),
        .I1(ccv),
        .I2(insn_IBUF[10]),
        .I3(insn_IBUF[9]),
        .I4(ccz),
        .O(\i_ad_OBUF[15]_inst_i_11_n_41 ));
  LUT6 #(
    .INIT(64'hFFFF06F6060606F6)) 
    \i_ad_OBUF[15]_inst_i_12 
       (.I0(ccv),
        .I1(ccn),
        .I2(insn_IBUF[10]),
        .I3(ccc),
        .I4(ccz),
        .I5(insn_IBUF[9]),
        .O(\i_ad_OBUF[15]_inst_i_12_n_41 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \i_ad_OBUF[15]_inst_i_2 
       (.I0(hit_IBUF),
        .I1(insn_IBUF[14]),
        .I2(insn_IBUF[13]),
        .I3(insn_IBUF[12]),
        .I4(insn_IBUF[15]),
        .O(i_ad1));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_ad_OBUF[15]_inst_i_3 
       (.CI(\i_ad_OBUF[11]_inst_i_2_n_41 ),
        .CO({\NLW_i_ad_OBUF[15]_inst_i_3_CO_UNCONNECTED [3],\i_ad_OBUF[15]_inst_i_3_n_42 ,\i_ad_OBUF[15]_inst_i_3_n_43 ,\i_ad_OBUF[15]_inst_i_3_n_44 }),
        .CYINIT(1'b0),
        .DI({1'b0,\i_ad_OBUF[15]_inst_i_3_0 [14:12]}),
        .O(pcincd[15:12]),
        .S({\i_ad_OBUF[15]_inst_i_4_n_41 ,\i_ad_OBUF[15]_inst_i_5_n_41 ,\i_ad_OBUF[15]_inst_i_6_n_41 ,\i_ad_OBUF[15]_inst_i_7_n_41 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[15]_inst_i_4 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [15]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[15]_inst_i_4_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[15]_inst_i_5 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [14]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[15]_inst_i_5_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[15]_inst_i_6 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [13]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[15]_inst_i_6_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[15]_inst_i_7 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [12]),
        .I1(insn_IBUF[7]),
        .I2(br),
        .O(\i_ad_OBUF[15]_inst_i_7_n_41 ));
  LUT6 #(
    .INIT(64'h0000800080000000)) 
    \i_ad_OBUF[15]_inst_i_8 
       (.I0(\i_ad_OBUF[15]_inst_i_9_n_41 ),
        .I1(hit_IBUF),
        .I2(insn_IBUF[15]),
        .I3(insn_IBUF[12]),
        .I4(t),
        .I5(insn_IBUF[8]),
        .O(br));
  LUT2 #(
    .INIT(4'h1)) 
    \i_ad_OBUF[15]_inst_i_9 
       (.I0(insn_IBUF[14]),
        .I1(insn_IBUF[13]),
        .O(\i_ad_OBUF[15]_inst_i_9_n_41 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[1]_inst_i_1 
       (.I0(d_ad_OBUF[1]),
        .I1(i_ad1),
        .I2(pcincd[1]),
        .O(i_ad_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[2]_inst_i_1 
       (.I0(d_ad_OBUF[2]),
        .I1(i_ad1),
        .I2(pcincd[2]),
        .O(i_ad_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[3]_inst_i_1 
       (.I0(d_ad_OBUF[3]),
        .I1(i_ad1),
        .I2(pcincd[3]),
        .O(i_ad_OBUF[3]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_ad_OBUF[3]_inst_i_2 
       (.CI(1'b0),
        .CO({\i_ad_OBUF[3]_inst_i_2_n_41 ,\i_ad_OBUF[3]_inst_i_2_n_42 ,\i_ad_OBUF[3]_inst_i_2_n_43 ,\i_ad_OBUF[3]_inst_i_2_n_44 }),
        .CYINIT(1'b0),
        .DI({\i_ad_OBUF[15]_inst_i_3_0 [3:1],1'b0}),
        .O(pcincd[3:0]),
        .S({\i_ad_OBUF[3]_inst_i_3_n_41 ,\i_ad_OBUF[3]_inst_i_4_n_41 ,\i_ad_OBUF[3]_inst_i_5_n_41 ,\i_ad_OBUF[15]_inst_i_3_0 [0]}));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[3]_inst_i_3 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [3]),
        .I1(insn_IBUF[2]),
        .I2(br),
        .O(\i_ad_OBUF[3]_inst_i_3_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[3]_inst_i_4 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [2]),
        .I1(insn_IBUF[1]),
        .I2(br),
        .O(\i_ad_OBUF[3]_inst_i_4_n_41 ));
  LUT4 #(
    .INIT(16'h56A6)) 
    \i_ad_OBUF[3]_inst_i_5 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [1]),
        .I1(hit_IBUF),
        .I2(br),
        .I3(insn_IBUF[0]),
        .O(\i_ad_OBUF[3]_inst_i_5_n_41 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[4]_inst_i_1 
       (.I0(d_ad_OBUF[4]),
        .I1(i_ad1),
        .I2(pcincd[4]),
        .O(i_ad_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[5]_inst_i_1 
       (.I0(d_ad_OBUF[5]),
        .I1(i_ad1),
        .I2(pcincd[5]),
        .O(i_ad_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[6]_inst_i_1 
       (.I0(d_ad_OBUF[6]),
        .I1(i_ad1),
        .I2(pcincd[6]),
        .O(i_ad_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[7]_inst_i_1 
       (.I0(d_ad_OBUF[7]),
        .I1(i_ad1),
        .I2(pcincd[7]),
        .O(i_ad_OBUF[7]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \i_ad_OBUF[7]_inst_i_2 
       (.CI(\i_ad_OBUF[3]_inst_i_2_n_41 ),
        .CO({\i_ad_OBUF[7]_inst_i_2_n_41 ,\i_ad_OBUF[7]_inst_i_2_n_42 ,\i_ad_OBUF[7]_inst_i_2_n_43 ,\i_ad_OBUF[7]_inst_i_2_n_44 }),
        .CYINIT(1'b0),
        .DI(\i_ad_OBUF[15]_inst_i_3_0 [7:4]),
        .O(pcincd[7:4]),
        .S({\i_ad_OBUF[7]_inst_i_3_n_41 ,\i_ad_OBUF[7]_inst_i_4_n_41 ,\i_ad_OBUF[7]_inst_i_5_n_41 ,\i_ad_OBUF[7]_inst_i_6_n_41 }));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[7]_inst_i_3 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [7]),
        .I1(insn_IBUF[6]),
        .I2(br),
        .O(\i_ad_OBUF[7]_inst_i_3_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[7]_inst_i_4 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [6]),
        .I1(insn_IBUF[5]),
        .I2(br),
        .O(\i_ad_OBUF[7]_inst_i_4_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[7]_inst_i_5 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [5]),
        .I1(insn_IBUF[4]),
        .I2(br),
        .O(\i_ad_OBUF[7]_inst_i_5_n_41 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \i_ad_OBUF[7]_inst_i_6 
       (.I0(\i_ad_OBUF[15]_inst_i_3_0 [4]),
        .I1(insn_IBUF[3]),
        .I2(br),
        .O(\i_ad_OBUF[7]_inst_i_6_n_41 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[8]_inst_i_1 
       (.I0(d_ad_OBUF[8]),
        .I1(i_ad1),
        .I2(pcincd[8]),
        .O(i_ad_OBUF[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \i_ad_OBUF[9]_inst_i_1 
       (.I0(d_ad_OBUF[9]),
        .I1(i_ad1),
        .I2(pcincd[9]),
        .O(i_ad_OBUF[9]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[0]_i_1 
       (.I0(i_ad_rst_IBUF[0]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[0]),
        .I3(i_ad1),
        .I4(pcincd[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[10]_i_1 
       (.I0(i_ad_rst_IBUF[10]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[10]),
        .I3(i_ad1),
        .I4(pcincd[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[11]_i_1 
       (.I0(i_ad_rst_IBUF[11]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[11]),
        .I3(i_ad1),
        .I4(pcincd[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[12]_i_1 
       (.I0(i_ad_rst_IBUF[12]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[12]),
        .I3(i_ad1),
        .I4(pcincd[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[13]_i_1 
       (.I0(i_ad_rst_IBUF[13]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[13]),
        .I3(i_ad1),
        .I4(pcincd[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[14]_i_1 
       (.I0(i_ad_rst_IBUF[14]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[14]),
        .I3(i_ad1),
        .I4(pcincd[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[15]_i_2 
       (.I0(i_ad_rst_IBUF[15]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[15]),
        .I3(i_ad1),
        .I4(pcincd[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[1]_i_1 
       (.I0(i_ad_rst_IBUF[1]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[1]),
        .I3(i_ad1),
        .I4(pcincd[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[2]_i_1 
       (.I0(i_ad_rst_IBUF[2]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[2]),
        .I3(i_ad1),
        .I4(pcincd[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[3]_i_1 
       (.I0(i_ad_rst_IBUF[3]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[3]),
        .I3(i_ad1),
        .I4(pcincd[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[4]_i_1 
       (.I0(i_ad_rst_IBUF[4]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[4]),
        .I3(i_ad1),
        .I4(pcincd[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[5]_i_1 
       (.I0(i_ad_rst_IBUF[5]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[5]),
        .I3(i_ad1),
        .I4(pcincd[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[6]_i_1 
       (.I0(i_ad_rst_IBUF[6]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[6]),
        .I3(i_ad1),
        .I4(pcincd[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[7]_i_1 
       (.I0(i_ad_rst_IBUF[7]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[7]),
        .I3(i_ad1),
        .I4(pcincd[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[8]_i_1 
       (.I0(i_ad_rst_IBUF[8]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[8]),
        .I3(i_ad1),
        .I4(pcincd[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \pc[9]_i_1 
       (.I0(i_ad_rst_IBUF[9]),
        .I1(rst_IBUF),
        .I2(d_ad_OBUF[9]),
        .I3(i_ad1),
        .I4(pcincd[9]),
        .O(D[9]));
  (* CHECK_LICENSE_TYPE = "dist_mem_gen_0,dist_mem_gen_v8_0_17,{}" *) 
  (* IMPORTED_FROM = "/home/tiago/Desktop/projeto/projeto.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "dist_mem_gen_v8_0_17,Vivado 2025.1" *) 
  dist_mem_gen_0 regfile
       (.a(insn_IBUF[11:8]),
        .clk(clk_IBUF_BUFG),
        .d(d),
        .dpo(dpo),
        .dpra({regfile_i_1_n_41,regfile_i_2_n_41,regfile_i_3_n_41,regfile_i_4_n_41}),
        .spo(spo),
        .we(rf_we));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    regfile_i_1
       (.I0(insn_IBUF[11]),
        .I1(insn_IBUF[13]),
        .I2(insn_IBUF[12]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[7]),
        .O(regfile_i_1_n_41));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    regfile_i_2
       (.I0(insn_IBUF[10]),
        .I1(insn_IBUF[13]),
        .I2(insn_IBUF[12]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[6]),
        .O(regfile_i_2_n_41));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    regfile_i_3
       (.I0(insn_IBUF[9]),
        .I1(insn_IBUF[13]),
        .I2(insn_IBUF[12]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[5]),
        .O(regfile_i_3_n_41));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    regfile_i_4
       (.I0(insn_IBUF[8]),
        .I1(insn_IBUF[13]),
        .I2(insn_IBUF[12]),
        .I3(insn_IBUF[15]),
        .I4(insn_IBUF[14]),
        .I5(insn_IBUF[4]),
        .O(regfile_i_4_n_41));
  LUT6 #(
    .INIT(64'h0000002200000222)) 
    regfile_i_5
       (.I0(p_4_in),
        .I1(rst_IBUF),
        .I2(insn_IBUF[14]),
        .I3(insn_IBUF[13]),
        .I4(insn_IBUF[15]),
        .I5(regfile_i_6_n_41),
        .O(rf_we));
  LUT6 #(
    .INIT(64'h4703440000000000)) 
    regfile_i_6
       (.I0(insn_IBUF[4]),
        .I1(regfile_i_7_n_41),
        .I2(insn_IBUF[0]),
        .I3(insn_IBUF[5]),
        .I4(insn_IBUF[1]),
        .I5(c_inv_i_3_n_41),
        .O(regfile_i_6_n_41));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    regfile_i_7
       (.I0(insn_IBUF[13]),
        .I1(insn_IBUF[12]),
        .I2(insn_IBUF[15]),
        .I3(insn_IBUF[14]),
        .O(regfile_i_7_n_41));
endmodule
`pragma protect begin_protected
`pragma protect version = 1
`pragma protect encrypt_agent = "XILINX"
`pragma protect encrypt_agent_info = "Xilinx Encryption Tool 2025.1"
`pragma protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
FdZ29m26W1vj+Cs/DLJCoTOUz/m7+OJG3sHOgt5s8NEPQ5FHtOFz4fRgqTgyrNzvNq21lk0VjpX9
UMVEbSXbJrC40crYnx5XneHRwr6z9uk6MXgKoH1FHcznnKhevagwuCchTCpQ6oqoMbhzWd2QHx/v
Pkor8V47KvEBnEHja7Q=

`pragma protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DgywwNcpeS8jND8bxEa71yZJ3FJdVEzcLynb64dnb2TzUo3pKSGFBfaFrgTZF3YNHGzuUJ2QQktc
gOS5J0CcVw+n+aerigILzjTclkLc9eUIulkdUapbmj6Staw/UyV8tYP4SZZ8/c285RLhOXD7yU47
aByWm7LmxxWjooRAz26ybpmdt7lpHBQaNTc1Ljp9oCyvtSqxXf5Fzr6NwE9wCWHGozsMntKGlBWq
/Ld4jJ9UVtrIM3FKdUF21rHccua0AApkyY92z4umdT7kj4mZxPKTdC7zYiKWRUq2hGAlbh1z47nC
oAaSpPvOVZY7BQppznHPyLPhJ+OgKj6/rfTVMA==

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`pragma protect key_block
TpTqgO7LVAmk2RI9B8mgZrp5H21SnS0bmTRlpg9WONkWIeKkOMiqYzKXNi+GTasTvmpRPk/h3m9P
wkWG5aX3dHNZUb1oSMhjGbyAcJpO+SX7mcsmzpt+efdEtPDukAHegpQfvEWKkx2SrrkkgD0X++Oj
CaqCq5FvcRl9RjvTxK4=

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
sckknZF7xLyHpnPIcxIFLiAYqXW1FY2CS9FWi2Hqz5vcUlh7by0h8yYiwSXxIUNrBJPATd3AyESC
487cvtya2VioL8riKucCJWyqQBG7eDyT0O7JtdZYcpo9uNh6dkN86IV7J1BLYVlk/Z2uc+LRdLiA
I2w8Z4wc+UHp3wx4497iJfYpHaKSPNO+8A8WV/JJ1mzSLBI14cO9CDFly9KlHktwr4HKutMId1R2
VPSy/znW8qx9XUnd0EN31c/9LJnfU1yhBPG9Wx8Hd96IBwI9D/WgN7ZQyH8bSZCcHX+SYoIGPwXn
K5ZKQy1K7ELwUBUUPbGlR+ir3yvvGjob1CTeMg==

`pragma protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
T6BTO2RUQcpX9TpJR2JO50hT+cXyiDyIjrO2Ps17SKTmMhVBfSGD2AUMwzKJINBU1/wI4nqsnk0R
B5YRLWXrZfCSjSapre9CmGTRvLCDEK4mm3l4Jo9Ij9iBFg2OvLFfyBLP/fZtLtzCPHtMlTmKn7C3
9Ert7v3yDGnFF+1Msw/UpTjpdSZ4dNE8UGUe5ymCwpDVeCcYuoCTBe5o7BDlcM6cbXMfHvxQkBDH
BQkO5txX5aV2qeKOYfWQucZe9q7aoq4zcNG3roo8G4OrO31xnxdwAQU8tvOCztoGHXLSPEwLy86h
lybMIS19uovvmz2FF0BKAfQmf2zT2kdhs/0E/g==

`pragma protect key_keyowner="Xilinx", key_keyname="xilinxt_2025.1-2029.x", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
qFdGo2cl1WGkQBqlM3e3YM1+NstrsuheqspzsHjhiEdsfZE7cNV3QtgmcPm0sQ6Ur85Vr+VLP+qi
kfkSBZv/cp96m2VbdU3wKRoyTYzTU2jPpW7sGFFNzWS9+RUl8sTVLht5d4t2CNOGni/aTPg72L/m
EMDSFNr5zmZHrz9ZfvCDtOuBIV7kMLfZPmDdxV5IwsKMxabGnoXOJGz+hfjGo4fS3o0ORBwIVK+l
mvU1GZj8rJVgjjtXmyh6mIw/6PchaANzWFqpNusTs0IG2f3q7OE0VBOM5Am+iaDdeW6TlD3NJO83
Fu/vCJwu/i0r7tthiRGj94Azl8RnEN2KK7tBlA==

`pragma protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
g77N+3QvAPAYw+4OcZm63AqmcCkwUoxBBbPDHeq2Nfprvo7Bj7LixjYXj3xyrnR8haey/83rTRib
U8uD29Fgb15vpUc0WthyXJ59GM2fKf1KCeTQtG6TwZDLuOLNJNaeGFe+JU6iYvvLnOQZ3aPsmfcT
4GCJv1sKrMCf5d2VkK5yqBhV9Xik8ugmxG6gW1xkr0ULwrG4CYrZAEPhwUoiL+6RLajwaMyW0fhu
TihpJjKW17O8yAizfvC4zdrTR7abBHMBRX51n0fYXfSNTJZH84wlEZ/uaRGrT3tziopYXWPsmWSq
JJ5Q30ZViY8s/kqmcILk7jzkE5iBk7FfRk2AHw==

`pragma protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`pragma protect key_block
KCCTN2ufL/SeejpVpXJmjN/FwrAflQw79fl4pWJPTrncXR+h72Z53BIfG+PPQuyFWo2dT+31hFh2
sUjBKcBwHP9yjxsmRjhWVA4YtsuTiFCa3GwHalwHMC9EJN8EOmcee6T0DD8eKj13S7DJ+LDuhg0a
CAhAdS+Z3c57AAFhfKZ64/xN+dwK+7T+oXbmBDtxKw+D7VXMZLVjJ7ozXveIocAFo9MLpyq0mXPL
m47fmY77h7JdJ8BnZ0qXpublK3I9ahjB6+iTR7hAu417IqmFRnmc0ICovANVgmMBsOU54gzqFRS1
4jIQ7pPGSuMMJ5F+bWiKn1kahxg2JXS+3rf9r5Jyc2Ht4bO62YYec93HOrFxzErn9LzUFSvXe8JC
M/OAkWw+gqiiLbQsh+1Hfn4j9JSiL/n8yCkGXAr8x/vdfzkIBv4QpsSo5rGTuXS2x27KOAsuV7X7
maV86bXDbpBaMN1hZLtFkWNpTJE03j5Hq7cTDh+EySOe2NSwB0potFkw

`pragma protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`pragma protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`pragma protect key_block
DB5hKjvS9FmG+/wPMbBeHe5M88req0CpR1ooQpQHlIx5dQoUMI8l84F0JQ8hAkUaWLkU1VXXMNmW
eRJoUf6rnT4CbNo5SFwNWSXohTyDSupMazp2OYDlVlTgfUyyJ+lVIViRHiC3vIbi1J7fLoZ1Bt9F
cr98l0aF9q+NPMPI9Xs8X4XYYXL9FyHNyb3bAoEI1OPmH5ywFB+fJ73hp3aEXHx9pcl2RKryf1m/
Q98GVV/ZXzQmgGNEdveABCSK3XNXC0Ro6IHFjACUVo3VTsjMMx1k2n+MWq7Zbp5l8ZcvX+F+NHY6
q/Cm8B96kJQ4bGZ0qnzIYoKDGY7YEGWVJFoWQg==

`pragma protect data_method = "AES128-CBC"
`pragma protect encoding = (enctype = "BASE64", line_length = 76, bytes = 23984)
`pragma protect data_block
rTdrRh8zCkOkv2IzA9Omr/GTaLz2GdPyg9CPG2tqUt66tTVjL6IQZhFvCJiPAv4UDclH0ml9TK+z
/zp4A5PrT1Et49b3QucWX84ZzID+cDgWtf6MJsWq5QiP0w/izsAt/1SUjcJZyfN8wRyJE45VQGQF
ADftfd1OH5kxrhM89i9oliGZLgeJqrxAFDPtrmsNxzMVAKIYuUbshZr4nIp+fMT7UuVVUyyMaPjV
8VEzIk5NDGPP2yPWymGxOgzOkycoqRjGjkPpaE2nXyb6GYyjNc+dM4XaC4Eae1QBjPOlyfrDJDdT
HJwTZ60oMDvMKHv+jdtQhXkpB+7Kg3v4xLWQCvcWHUOAhigjr6VUxdQiWyQwJRyHeq4iCfRdP11/
6rTpBHJWEycbI/rZjM3N27Dy4ni24gS1gBfhEiqrKTIdHvm1LxElpkNTvuAjAEHUV/vLzy1zHEkV
VtChhIXBuwXZo8GAvuN1FsB4y0b/0av4Ac4Y+oLFv46O+DwwH6Ehs6lcF9TdE+iIs/3mMwCqoBbY
P3FplLFKiLK9X50pfFJMeEr56oRGOPBjZOqudOtrZBxTyZQJkwIHeGOszDDIBrbn3PkIchbMOaYZ
Q++B0XNFlV5dp8m2cSLJwPCn3sfjh5oyOkj/ili069vMg8NNwJiPnISzyu30E6Aew2M9g/DCuXBz
Yo5VQDdz6xhBjuYIeg5jtDcQwAur3jDQjFjGZrR6BIyuHTdJ4w97OsRSWEQEJmphx5aIX9W7Ybrq
pSIfzb6GuXCISW4p7ST8VNZ+/VJDfysh6qWQ9xXBbpR64unpbP9u5RSAJvwzZRUSI3nEWY3yr2lZ
VhC2g52nUnhQJZdWo1K9G003tykvgSVowWJKeu4tl7d4sIUbmgxWLsLLx3/tTHsS1Lc9tVtqsK+k
cOpnUSTV38Za6oSxtIz6tsbWEu7b7sY6k4rNTK+EwhlBjTEMff8I2d/JCvn8je8tOIdvJs1yXPBE
IdFcALhzfSASOEOV3gQ9vFmdFWC2VHuN6gShYaQhfIvO5nHebeVbfcj+PmFN+LguRiUDTm+0MX6j
XEVhb77eQk53UrRL6uGAIMzEnd5MZnzgnkxLTFiHoVu8qkrWTwqQiNcagmE4lFhPryEoMYRJxphc
EJ/8NoDs/M32B9k+TZ6F49qNNK2QgGMn4KuoT/h36+dU2deTIrhOtpE/iD5FIyrvpnic/eG30xkN
uP1XGekY9AvGBUSkvdOCrVjX3XoqJfhfZ15CbQCl/8Gokm7GnskTYR2tNaSVIBRKPdSjFsD6975u
i4fWxmuYRdhHBN5VGnplNYBFo1zTjXhDikL8cK/Lrv/mRNDoUavTKn6G+52bvu7xQUZOYjdjKRfV
d/5+wJoaClFOnYF/oENEgdq1gz/kD5mW3D0AAPGs6oesLcgHbi3BaBa6Yn0eX+VV6LQj6M6LZRVE
58sEX/Tf8nNNDJZz7dOyEWTrHXFrGa4G3r8n9+za6WpHZapWgt2XDFOByyg0z1FujGhpZhR9EEAq
OKBOwvawv+64r+IBr4/ow+Qo9cShqvaBbXBfSllNVAaJ5sl60B6qnzuAqAt7QXRWkyHmIyDH/aNf
PqJMvEj+v4DVlkq4k3lZMaEd+44Rcvr5BGJig7jfJ/ZA/pB20uR1zaj7uLSELky64xAXuqigOOHB
LDpBTJP+EA/O4RN3E8+SHLn9tadrgSWIN+WvKXtYtY/8aiauwRN70uvRMVEvrUNtzL9ONtzxSsiJ
MTHxxEtZsjEBetE68LrFiGxboyJLFFx90nYolUo49JRdBvpGgu0bNaSwGqjBwJ3fCrUUoDARo+32
oorNwMatn3IjC3p8xHbQ+0UJDV85VMqUq+Ay6mPMU7pcMMAoD3R2C2pumLGsbl28LSJIFNltqE2G
Mo8rXLQs9GnycWgX10QvuokU/QCK9SSw9t+xlAVwHS28RuD37QQzSuVRuJ4w4QpHE5PZzMQLly2k
d0xo1dqH/+8kAC0xERliJLqqu0MEn9gwf5gbrY68fDwnsa6PDMUNBMdBUSVNxL0kyT3s0yCnCsyh
23vFYMQMwZkiwUYc2h+6bGgWOhTuZv0yxbIexzp6D2d+lY5RTVr6d6LWTOkKCXQTPRpUw5iAAdfQ
jONv+3XQVeTVNb+XinjPkfOnJf/nSmXHcrMXY6aEudP6D1Sjc76ZNFs+aPILZSvxIFS9fWOoUgmz
V97msEFT+I4JD+JUoOyYiwEY9EZVxUYMTLiPxDHs2DlTHuSn3CoHHf/I5YjwFbGV/bHBt36DspVR
y3XpTqDq5j+XKOYqs7Tnw30QI9XZXN+IIUAe8UeOfU5AA3UjrLImkj789/pVXISiDLyCLtDI+hfw
QpmhtfXiKj2AQKoMM6zhlqyWJ/XbNkC74bk9mkU9thZHR2NZ2nYgFaj9AtuwmuDD2moNbR3OBeZz
QGO0ICqc/ar4pUOzDNosPK8SJr/TZ0YoUByZK3brJcuhBVypMoT/ko6AjUlA9tx+PGfy/ceAmcHA
lLPLGsBvqaOgiPE4rSzIlc/z+fGfJsL2QsdX6JW0c4I0DQ01QSN6QUgOBZmvXnK5OMLCfPSj9YJl
/ghUQGvmNuJ+IB1eHPsSwQuNqiLZlsKZUIh6KvGdiUH/98R/hiCpo7MErc5JIjRFLJAdtgBkE0MQ
cq10OOcbbNmSYpuRybeClWR1pJz68j5/07UeqBAqzURXSFptwXmHz7Gz3kWcKwy/sENmKaH4tceX
RQsM6s9oWSk3DzJmpI3Qi/q5kB5KjeUut6lfNsHF8YFBYd+1iFTUqpIqLYhvwIVXeoFW6dFPSlvp
LtzpA1PW80kX8tRsTYbcP26hNOmsR4S+BiokRpfNrQ76XTxiKtmqqn0+Yt2Fz54PCAaVKY4h5evn
Td+aqFzrV01h4kJjIH4DQAgduTNcd/L5L1EH7pxSdIOShljJWIO4KRlBcP1YKK0smMby7G+WJXs3
upp246W3IA2lxAfTUrzDq5Fa+E0yZ0gRfjYM3W5FZTUn2oAaWiQFnaA/xpNpJ3L+rqcHbDDqRRqh
EVLfrFJ2Vna5Sx3CRiJudelRCETqJBaBHtdNvLnuyQL6ubCBTSgf4Ji96bIPfBT+ezcrU4tR+szk
z1LJHNqpkUltvEZOnxfU2VGJwZcqd4eP2jiH4irkdgecVuGeBjZ+CW2BnF9XtVf6a8eEGZfaamzi
2bcmzgoFwvWjI7wWzmveQvg+ZFbr/OU9grqxhIzxP3bL/FyI+Wv5mShCafl846iA0ZttsAkwLTo7
lJolsBzabvmzKJrMEK2zRqyDVtw7ItwRWg6WC1cMQ3mJG7MuM75n6CwGL56sRf0bTCeOUr5T+S41
Cw2p446z49r3ZqQjB4IQGrj4WvgOAzS65qBYTPx4Hth6XMti2tGaY4L0HQPiXqwIOUyKV6IUbmre
XgiIrewC8va0+TIryjO6VV6NEdYtxxuCD+4YuIfRps213oeBsRKYK2A3aEumuHw91JBeYDHGFvXo
c+pwwbFMlORQvtzH92mCxpnPpxtoqIJbeMkvade3rH3PAhE5m/N38f2kHaEDoTdV8ZNm8voUU6z6
zxEM2Iug6uOb4c+Z5oIDixWOMxNLGrtkq9+YiV3IRccoCTl9cj70FfB40JIXugB34rW9n7TZnyWF
AYSm7Ver1xS6gUguGtyckM6Ohsuq6tRUS9ZVxy0EiEBL4MBuOuKIPqIPG3Qe845F41jjzJGE6Ir+
GvcrVdbnkYWxUIQzU91xJ6h2wl4Ls761K85E9tBXo04+WPcX39UX2iK5keNdykFlaXFDm4r6WI/Q
yCxwb4lAhfMoNVXkq7P1cIjnLKyFs6DG4cSQlfu+7725rrzqh75aokNqROve58OkKMpOMG28AQwk
Dl/41+CMtLQjAbTgW8mkgTpLkMkt+901Ku3+wmbD/K662e6JpxPrlEIFvh69OSnm0CeOeFhefgHk
tt5/Zh48kLA1e0zjrocv0FSLwpjfD0qZIUdCRw8CiwqdorAJjsjrIxhJjo65U7ztGlSITXEOYUb1
poD42D4qvL6FX/HmOThY2vF7WmPdUT7c/95FmmmeNrd6I5iOBhU1vUJcVJqOe6lXTRKQW+Ik8aXA
y2AI3R/zBCFATSteBQbRrwGvmpXEY9CRCc6n9XiSmZpjTtkZanqdfA3zMQflhWfvpNFi6Fb/fc15
xMkJIFW1F4YxdWdaOdOjTpWAqgK07nbrqGMcagUN2zcs+qPLZcmOOwPfrO+CjpaDrsf7/DeXAZN5
4etii2K29FjWh5XHxKbHvWzDb/hHI10kbTmPPkkVCf0yfwGeuKu/pDODbUBBoKRY12rKLS9ssWbi
ko3i65aDEnyK4WFVY0NMr1aytbfqNXpvV6tZhADxDRSpM4A+9IShFADNEEiT9RCZrOHeDn0DDyq7
3fBiKGdaqT9O7jH3O5kToyvfnDkPfE0vB8RfXx7uIuH2mlpgVGImqEa/z4BtZwwvvt4dq+U9fGY7
30CDIaeoZ9leAbFoX07LlZ/gWy9kebtgtXZVJUhfSPMciQk9q7SLhk6xL289q0AltnHGGbtDAAie
WhlIQlNzfZU/YIqH6pbEvUAbeVuLICsX2C3V4EAAdj65+uAxc+qZEYtS5umreDcOVNzQgqRPzrqs
SDBdeoqjdjlwtets/gZ/q+f4miq1hTYMQfiomAddBausAVjpfwgnJRRsBZamnB1pBeyS3Vs3kc+I
k+6ImcpVMRFFdw3TqjHPnTg+XgfcMLEqpNecYdR6RPHu/cMMX+dkYgppYjZ73gPBNa/s2cTPiejY
kb9AYjXrrYch3X0iqFf/XfPFI3+QovbQBu/D9EB6/64V5tv31Y/bpTu7neV9ESkvn9I2/8YK46nJ
dXLxq1JConUnGp9KvC7pEH8YsCu65S32hvV0RzTA4jXrEbT4K04jZVE6r7jRukbl/71QljxKfsys
ufqpGEcN3TzDy1Nxa/MFq41mfsqfxG/cdzoM5qH/MGzl8R7buAK2GO4Y/HZOg5c28XL+1c10SXbZ
Iv3yo2W/4KuxifXuI16sj4eVOs8SitrLO2cPkPNjNvxRV9l+o0xEtdiSH6BxspI0jwvw3jUdD0ur
3391GW7Y38yjZ330Eo8JC14RpvPBBrbYfQKXQN0ZzqCvaDpm30wjZY6eeKOQmTf1mBnoeJ4ZoYXp
HXzM10A6qo5KOioN1UHCUEqMZN68PZDLbul6nzlSvEOAI/9ivC6XgvWGcjI+L0Mq5qrTrXRIqB0Y
pZqEHcvmzG0UAXwBRffGSSCFKCuVwdXM1nrZgEg8WnI3Fcv0aifH7/pF4ujmEnvFndVhFXqD6SxM
7t0+cWXfAjruBcFQCx2lEcH+QAEONwa4AL+NOLHHg32wjOpZlvD1p0D9dKi5JYTNN7AfUQK5w/Le
K4XaAcdQZLgMMtwG+jAcabelAdMSoJjSOzZiueNfJ6zYUbX+K/FdVv3YLGu9mqHTrChEnK7Hrj/4
/p/E8ZOIywrCv44IzEwhyDbLRgwgo35va73JsurjxrYuYWKkyIDyXLBunAAqVV3JFsqkFUS2FS8/
GSntTTYAWiNXFIGlh9MXC6A6+kgRtpBtp9j3OYrXHYX8OkfV4CMwmiq/mi948fuQP4zPYKE8JyVz
6DJux1Bi4nWPSQcP5k+jk6rMVjtt4MhgxQq5N3TKV5Ad5kseEYdVaHTYYBlqsuH78hGoMNufA1PM
NKT6pZX5vMCHKNbcjlMPr/rTyDBsELcKsVn0ijpv/MpBsg5WBKEAGMEjxjNfCTd1gs8l2P264lwu
efx54i85HGkHN4P6Edy/bxoaU1wPLDYvUPD1SWOEnTh73ETIap+TEaieYxJ3AS9M2bbZmS/Fv8rW
uP5lk5UgBlepgHO3RHZ2y2UF+r0yg40+A5rU9BuOhtmBV3sWoyHaQj/PqcgBh3joE5cJ2Qtycjb8
APTpM/ry6xNXGbjE32HxQtG7wkMMybB4Ta/ncjJhyhGGIGYTjeOWTu/gvE1ZBkLbTJrzUwMKSF5U
5M5bahhjRck9mHdQ3qeSYDhlPCF0ivJmuM7pAwZZ6Zm+MOp69yGyU0JeWAA6Q3I0EUbNbz9B+wb5
WHSfWjWCkNH9R9tFlLRRTAD4znHeaF/R/taXcdmJjj4/rFXPfPkP5Trx8nnG4TjLIqmglYbKb1O0
s0C+b+dKAUUs2knTRs/PwQVpHxnGy3fe94a50sTrhofyyz4L8bvKbkqlK7Qp8vuIOPweQQh2G2r/
pIFVpcup0fa35SuqbDWH45AW6TpQxjgCUcnfjB4JrgnxmQ9oZr7e85SPn3MC2VMb/2pyI/bE5BE0
/+bLPdN006C8jnXjFXzrVV5qy+7zn0ymcgeEd0HUrEWcY2XvZow9CUsT6vfp1RewlSJsrvuNSRZH
k5xGGtDtMQQoGXVibFo/YwOMVVAq7u6igentikhtqDCDKoLHqx60isl3ucyghX4x35pu6di5gC5k
klNA9KkCiRtxHs9fMuW8gkNpIIXNGGva5CTILTK+3/xmTfXU410PxYW15O2bhSPB3FNZjV6A9jcX
tjo2fPZoJSyNHA3EKlXXDJzy+rhqXKXZD0grMmymgTu4dcjlWNxeGiPEE3GDL2mbsZL0l1mAw/hI
nhegDm8egPhZAqjdaXAsnbBIiTO+KaAmQkrLxLpws/WWJUQg0UC6nKUbdYwFBPJnm1Y0qrbob3bt
z8O6vRe6urURwCgdfsJsUqE7smFsqKnrhD514w3GSyeTkjBnBcHsLRxTz4ebl/8GFoeoK1pNEUHQ
w87jJk785SAEsASLoYdI059T27ekdcSlSpKf9yoIh9P/ltf6+oFk5vvCvJIkZGhxTumPlD5VLTU7
pY8pyAc6ZhBkz3x4h0FE9JBBUPdIwdBCszuvmIy/Q6YkNJhQDD0b7poRcJfhNV57kFauTHyp9upO
jtfTo58pVOngkXNI0Y/CcEYAVhDpEYs3/EP7jIVw1gCxITCHIHUa80rhR5VnLTfoi6C14Eyxlski
11ebBWQthSgsaPTScjOHhSmUP3L4d1omvriBEZ/m5FbGytROMQL8e4UE3xMmBxqSYRIGHu6MogZx
FRL+5Qpv7xZzHLaJa2QB2Vl9MQm55XSlaBY3cC7gQi6uR3ylMicfk3UudZkhZj6gTtHk7F4Y+5kZ
ZqhcPAdC8FbkgTo7m1Egf8D8Ipgz7jDRTGumRvDU7aFPx6UAEcQLv6Z2rwpnO3gVAD1NzsHLl9Er
6krqo1RLzOzc+MFmqJ+KD6ip2f+q21PSbHuLWfa/dhmHv7Ms3eWRfHF/nLlYwyNxNY6Qd61Ugnco
NVnBK1b+fecuvP64Y+08cOnuUAOpGIeNRIFxs+B77s37LBLoebtpNV2QQj9Oym9gNLOH5TVBuxpq
mcBELOH9QZ0CCJe1YnaW3BfqqVaiA0WVy8o6sq1ivV12+xUnOi+fijLaD9e5CCv+yT9u9R0aGk0r
CxzBivP/YSavqXrv16pgsxtm3IbBK6tj24EuabNrLmptQqkWNkxU33v5GOYKoOl1emsN9PPP9lBS
fYUt7hqpkrDqnVunyAomMi0wFDxO8VZ563R9MFXk+8tZxAqJicOtfXnJS3EiMnG5M7hxcxD6yc6O
xUyjF1le6bLanJEeKULr10+dcVItqVaoBPEtbzaUAAf0/J1tDQ4vXbADqc3SbmoRuKm2VH7Qe4wJ
zW3dW19NsDXbNx3Ewv9TttGPUkVa4G9jQwr3QIahNuUu9AgWQt9AP3BNXySyRwGqyhqm/OYkWoaZ
AIYjsDaJefZzt74sPcSw8oY93iyrIxBqwtQvII+/TjsQ2+wmRINjNurDo6F4VRUFqoDEFkBUwe7h
EbP57BriFR3tLAJ561Rl2TtCceBUKNnGaBAZ6BhoPEzVeTukpl9HwsnvJRA5jkqaV1EmNOJlNH/o
ulSodyCkeVSHPfT72LH0DBXmhXwiWgWcmzYoPNUWoNcmHHaQWHQ7bfCEDL1cnn52L4IInWryq0Fu
kTdDbVumHU7ZdleBy8usDvbAR+L/HwZsrtO92GM7cwWQR9abeDvc5dKuU78m/p3EMbOwe894imBM
zEUU2uhvXxvqMsmuskfICHb6A7bi2qWhHRUMptS5gVPIyqe9g3c8G42rKq5KHcM5Z/dXpHhB1Jtb
5YpUIcSUoFW0z7exDL8OTWMchOD1sUoN/71uRfwOM6FG33u+TTxDw9o32wZBbcXXol6qMPxQ/VxF
sGG7FrP74NU7jsOHir7LBcROzBRFN2iJ2T+LNAGJSe2FXYy08YySD3XCxRTfTgsTv9mZP1yU1Lo2
nJcrKnjJUX1dnE1zKRxUFLLfCqgWyXoXHk1RTQjX0TH5WSNokBrO6f2D6t8ax5O+RmsJM+EQtX3k
Jf2S7Pp8cAnxabm3qtWqI9Ifg3muBzSUvIEVV0VmhnBS8s5r5dJOVfEC5ZDcmVNne5V7xK99j1P+
GnvPvJ4aEwI5WTHFR252v6WhSs3FyLHT8CU1A3mZHlr9lkifxe46QCqVZHneBOVR41VqYNgYXVtz
EC+05/iGRHgj6e8IhFtcDNlNUojwOzRu+vHJH3Mwsz3PIztnA7dcVWFzOxehB0e/USn5aswbiV9g
Iz6uIo4TWGCjCFy/29Stow/Z5yZh4/gExpsylqoF9D6zdq0klRLv4ydLCKWhSfWJSWfuLY5S/5yf
cDTBLN0rU1xY11yP+d4admg2LDC4bWGKMViBLiD5CN311q6SDmZgmnG2cEJdqcSC35p412cR2YPH
kxd7vP7dbMWi39iSczlFlYmjqkyD4tx4Q1CxdqsRtRHhgjTKs6l/y5x/mxjA+yLVu1v7KkeMzaNb
3iGDgBStQIgUcAZ2DBV0VzpfeQXv7wDnFS7kNASxXKvLq/2eMkJQtpbnfal/h6tPNbebwtxVsKxV
ekD//si2J14rspGetseBs3xzgWsPdRNWx5azeEBCM1vpvNEOGdHuR0FUiZnm5wu/7pt/ylG7AKq9
4CeTtMREBCOUIAkgOSQA+Lw5NNSvZ+e9S55lOFRw2PE7HAFHZhy9EhD0OOem8+miZnJULuQFfI1k
6xWHMRt7mhCH7XFK2Qgah3gaIoUrHdip3C7UWQUK4AiS446R7pPwceotmMX1CVbF2OgWRFoZg0ki
9WtdspHEpJ+yLL9gNLuSv1TneAeB5/qTyApDTkuTKwrf4yeAsHN3A4B2BThdUZdsdBTtFjWsbi8h
yAssgkZTleRwHeuNzFGGnnKokx9/CY7axxXpS3W1jm7vHyOP36jSRXAqfXC54DqZo77NioVItVMC
Yw+vwCKQbonaXtWebXWQPWTrmHAfILU/rxX7+bi+H/eyzbjbPwGhoc5EnXHcvZgwTDkRWOxwZriF
OSYBxmbF/+Da/cYzcS3EJKm2Gh4JJI3WPAbx9f1Pc41ZwXj7BLpSAMLHqheGBDJyJHT9A7xy9Kgt
GaGjVtdzADjEGL5caQ6E8waEVg5F/JC7NSpC3tohmtrDaoE0WQ9OapNBl9Fsz6hLM3C02h9N3/Z/
YfaEwrjTBvOqUVaawxHmvp2L0A2WAHH55h55Jv0Sq7rVzxT1lVc/c4ui5X0Y6vy5OVx9hBSsk80Q
VuBDa5d3qolla3M93VRM2/2Oy1b85jVN/dSNCbFsZYQDHk2kXLEPlY9PTm2jIeuQ+CGEIi46pkO8
0xHnlYIFapsNON7jseHrqDImmyVjpHvxKtcM6N6CfPj5yCTy0S+7hdp6vq6OIFGGsSIVH9od4xHE
gzYbfNJDRRn+75rRy2oBYGtXdp0ojwoEAv4alBOZf1+NUwBvDrxoB2gtNUFSyW3p9oP+L6kw0Ivz
/jsbECUH9GnFTZKR8R9lv4wppdoip/SZ5FrznHZGj4OJedS7Q7akujBOadEo4zX/qzxyH+ZH6tpX
S2sAygk7EADG4J7pGP66Jhp0yP9o88PGpxbSMlmlT7NCB8yLSLHOI4ieiKyoaEe81iRIfF3kBMEu
Q3Bjln6Q9BLuqRNtXs/rZp26xMRkQKjLn/Q6d/LTzoj9wMrU+ptN7D0HdsBVsfobIJ2Xn3DYuTlA
rCBeXDdjHfzUhwIxA6sIhIyvsdt3p3jP9T3G/nALL/pINR+m/7s650qfBaf7f5iQps090U0p3ARv
XWhoSGyYGiDfkhSj/75u5oFFeP2BomUPXvNPERKwyJULE+tgHdtUKFeI76DvaGOvPq7jMHZVzvAA
mUKe+zbN9q+N4fFcpvGg9LFOSX67Q7rLTx0FcXKS7lI3MshwDJWn76/opfaCKo3byAmNjwmC9cwK
5X/AmG+W6MXnuV0N5pTmE3fszvW+AfVIIIsbeupKt39uB5z9+duJn4lpPx0sF5DLGu6tLTEghO1t
/2ECE9tq/x7OaXgvB25mzXwJPxxQMZWE0FtUegUlFAefm7iflzXO7Q5x/d9dilk3WIr+77/A96hN
Mas3B8C9Vlwj6YodaOIzCEyF5epJyNHuM4nJXoHReUXjIg8E6MDUkqUNq6jHQzWjKmIZcNjDjXWz
/WrzkaNKoRK8UwCfVYHzIUdL1F0JWs6DFSZhIumaCKRmNo5tB+TmSNutwfnTJb9jFq8qmTWYwpFC
y3gTFoLnL96YS5W6RUE08XbI/9iEAgH0o3R2lBR/it4iZ238GjaxpTlF2j22wTxmNDHM+0UQ1H0x
rtwN1lx2VnfMx36jeKh3/g0TgpbHkqpJIEmvawM1G098wjC/kgS89EqtzzPXczTL1/v7Xj9Iqzkh
dnFafzGerK2i75WlpQcAM6eYUH3e4QXYLbBl+1+TYJzJDm1wLLWcMejIwQFqtOB83NgkB0YGVUOP
xAIeXmXI3FvtgQWRz9TPnEDluDHFok+YA3zCC7jhX0FqSHFnqAHfk1J0xAEWTB8GI3nAGapL48Zs
rGu/Utd7+lUCgnB3tXfbPF+deNucpm4j6YbjrR4PSsAEpYpQr0e5CorI0gWw2GNo+kAP2rNQWlOb
R93PlLDQVeR1Qlq9/elvaJDdy1AlHZ+Hp6+KDXtyC28GFXqGoos2ol5gXU2/CNC2dpluNaa6ITGm
yiWrFXupqoIlxOggbvdIG9bcCE6nxZwp7qcCYImB1XrcNa64Uobs8og2zHU7jEOFXVeFXTPiNtxy
5+hua0zFlX/Sa8ecUYCM22jWAcg2qQIgJ11HtQlj0VRfxpCMkqsHlv+zGHJwVfhn7gvQHYNoWR1l
B9lqyepXQdDWEzFgIx2EXfqy/NLeZeEzVBos7ZbYQXaPAJWYe9Xb4UIpxf/0s2Jgf1MgRWhLECqp
qfnqHtBPdqVQToBlG8nx8ES4sAi7HmwmFpXDJqXW4unVaADmpnnHtpNV5Tgw2vqH3wwMLTOF4uqa
AIm6TYDVKiz34b1mi1RD3oR25/i23zq7ZjxIRVbWNQPeAANV/J9MHtzwmIL5oWdlqi29eCoQ016f
J57Nm47Mp3rRAnqkmDWrS18+kij7ouevYyCmng3McNicRgbbjej3RcB7eJoU5XnGmKVsvd9S4/3i
cQUD9kWRFHeBWn/fg/Meci8SxS5XF6hnQZDDEdeFKwpYZMT3HVjLE0li0c+JQw6R55lKPnv+REb5
PUu0wWn1MfRNAl5/yf/z2oBJufJzsGLwCZdnwMvY5I3sb47QO3Rshb3MiXED2JyvaaW2WCB6GkwK
vLkD5YKMCwxi2cbMsYRFgxEvFwo3XtGiJwDbquAC2JfjETRdQ2MJYmIU7Pg8XGUQGDSi6+lxWYGz
b2XgYDNnoEYX3AjEf+mh4zc08V7jssB9Wh/tK3MEGJ4XlDIffc/rM7AvoNJZyXPulCSSrlzYT4/M
FXXAPebDICW8uQX/oITVdL6f+vVQVkI0qfLqozi6UR1rxmhOKcr4+1gDqWiiEZqbAUnpXM0l12KN
igVLsM9HHNdj0HfdrfCRhYQeL/+rEHNT/1Jv3YtSqITGkK9oBhfEi7rsvCyKXwhAvpGVKlLwLfy8
XyMTPvPhM/Eg2f7r47fAOH0iN9oVgMbk6kpwGyOBlk85AKX49q2JwGYv/+GxrKiWIa1Iur/8Y4ky
NqDl/9L0HkqF2JQ5Eb2bE9ZLv2SvUVA4+OqSPuL+p93IzjdPBZZEg3QUbcyGSgjwrVe+cqxcsm6v
6qsBBk4EXRLlE8f/eYC08I5PTbPHPplgvxf7hQznnOgxBjEMWIr3kyFEdWvXax7kKY6aIaTFSc6p
UDJe/azN1behEIMqugBIiJIvywqOKB/YDNmfXZnfzTRq2iL9JBHf2eKNvmsK9A4Psu1Kr1qom/xD
u2WUJohN4VaZBWDb2x1U8oQlz5zK84TVy3y4+gUpjLFJ4/46yA2yTKWuGOSL1MKKe6t019ysXTzk
ecTuFZdfgtiwicwbq/B7lNRfNuv9yuRYzfbRQXoLmBKBXsQJDt6Cq/b6jJN1iNdZxtoPW1eb7aTg
v73oO2jSiX3UHpZrkpbgwSDdjdCE6PlKogCYZJni2d0o5jTKu4wi86Be8E/2nk8vCs4EdBkcJ/1B
NkHh3s0zJyHE4g/x2NsKfhYRs1efsj8ZawVrGvbf04izB4R9r77bwZJQcpI0R5GgLtyL6tpI2GEy
0rHrKgKGKgFCqb9HSz59KAlTFAVL5yRL34nSJmhwdMoOSyxHyZA31CWSc+pE4I1MXVjt49FiRtWv
oLiWubpXKjU1srgm6fwfcf3WwH+2bJrbCsDRb+uWTEf6LGnbLpcR50Gf1AvUPjWNJNFuygSuGTxQ
Qnw5lSo3fmypOaahIhI5loKuFT8AIUkJJAA21CdV2VmjiORusCA+HcyinST8VpwuG6Xz3rwhnrDU
DBuQwfylAvzxq3oSfUFOB5C0ZfFYBTw0PmI151zYfhNX1cqRq/jk8DV/DrU2a65y5Jji4/VwMkxd
pqp38LN//f7GvMqvUr72Rx4FjFu66FBZ6NwTJBM3tdEfQ01Ar0jZDQF57YGXsYQnyEhz62+TIQcX
rZ6ePb+3znCccAQToEIdNwRiaFCqe8B0Xf66ms/Ii5Sd3dBqXg5bzmEKFpxS2/HH0lRwtA9CaA8+
SdTlYsmZzHkNe+fOnUtHkfR3Tm7L9jVzD5s2nV6kLiHAmCVrggOHIcLEB60REKO5xXJ01Fh/FhGa
5SlWdBn7Pq8pUJidB8Ak1zhVeXX6Uu2py1jVe5k85NnkaQyVdZ54rwuTMJzQ4JX8Ik4U0gfcGa30
2fSYtGD45WbI7LpgW0xlWY1uYPuY584NuiyhL5nHeZ2ppgjdMt56Kw4Dzad3haQnYlBc6JRV4UoH
9Za+5i0dahn/yxBKPq/QSv3x+JAAZJBNWU4RMmyMH7vZ0fBdy2XGqaIaoS/6IBxtyDIf6/jQnJeX
MvjIB874zsX/EJbuPl/M0TbSFH932s8niBWhhPSdcJUlnS1P/Vj7AluoODn1+NwZDMC7XSZumYx0
DjEGPQfPRwkhI8MeWNz9KFB5aOdxNerHrM0kJ7kxFsyDSedC8ymriOeyUQzCflW7L+SZs/MyHiky
QmAqnOBtetjW7YriZuFVadpWbFX1OZ2AcjyhToGLoZjlHCsJVv7xePjak/l51DIX99YwvOIcgDCO
oroyrMtPu+2KZpwOSAsjwMbCWCKuOgqLHUE1bbiQ5D5WUXChghOnmm5MdjS9nfcbBbdOHuDLdFKS
ifJir0Ez0r8/NtZ2OA+oiUbZJo8YLCkliyxMHnJqouki6pGwTLgHMIQHZ339oh3IMIhevNr0Rqsr
exHqOFB5n3hVM5hIyorTjDzXbseed18e5n/m3O/52cJ4hDEXAB9ina5xlu+9YdliUyRnh4pSWQYi
o73GOD+cM5TfO9lUsTFT1/bM+ZhaSrM1CJ8JEZKMmmdA+p7pISNZDs02HXuBnhJYrv3B4yCTAhDO
MxZoVNtS0JNAvjNlaBjJHUXUrj36MnueHj4rO/jq3341QJTonKbqkCYov1kx8YvIKb826yt/kzlt
3gcVaGu5xvQUazlGzPWYgWc0984TR/ggCGfzMlriET5v4z0i/t4FAkKkpUmzB4PV48nNr5U9S202
8Z5TqBF4s9gbWdJaS80sFLWPgInh7MRKciqLCDaU86FBifhsFz4JXXjd01TW6fOxwVooAYgtwVAP
3WwMoT3WmXmgZU8McvOLoZoK/2SjWGKccNh7hgt7oO0i0vuBevdiFIP6cKe36HC89zbLji6rqemo
Sl3qCb552EtwG4z4oxDjUPxTsKRbrAq1VXnVhWu8xk05xs6pCkb5ypPHcWtogmTmgCn6jv/+DWDI
aZTRuFt3cXovhcGnA70yzgegY9QWitcL+vt5pLMZX6zoxCPTL/Q7ccp9vUJXEpIj9tyEj5eTScaC
KkLwq+oGbkLRT8c0jFvKy83jjLn36vMiDchHRUJAJyCdOPePbTabK82RxhY/eZlhDDKjADT0zixW
YEBfJIUrMfbKwD7nYNviDNJXXxVZX/Dg6e9tKAoU3rlpUfDcXBoD/F3kE/QCXN4Ici3arUTMjNUq
zrCY2zLT4ySFb0Av3bEJ1rb2L/IbylmrhatKdc+bY97cceB9ps5X8HkEKwgqvdw+DV90v2hh1A1J
v7LYtv8VRn9R2A/ke8yM3ISsUZrSp4WT12t0jZezQG99lkmaOnlhxP/YpI8DZMsqB3S8fsD5iOY6
Wq5SoLiI/JzQETRCiHXxfO5dD4G29qD66kCx5yqWDNKoFr83x3/PyYUvXs52mkMxJgB/xlwXRBun
Q83kI8RXVZo/U1BbKNfpnpbEm9cRSbBGXpse1WvSwzqFJR7FGBjbGeLnqau/yoO4Wiwbs3NRE0C3
o/4P8tSKl7J9zIv+FF/z2FsiI6T3q1wz7OlKUcceuTmkqRUK49YYKljVa4lLJjTR2axLPBaF3SrM
YqxaqnRr441Lulcklc7OicVAp06SQWR/mX3mxONWKJy+luWd1K0Y69gBMtlQu94fWbES23Nl4zS1
55Cfrp/L+1NBgJSrNCjZmazmQ969fVJuLWWzeWLFlnCG8ZleYht0hQdBrUKZ9Ib8UsUvDRwDxMEh
x1PY8UbPl5PhV5+uY9XayDYFNgq6sWZotY43ICb70jx7zU4xyBkRTkMTUPLDt0PArt5BAuq2T+d2
bDOealEGoVo+6dvu/BvulMp/UbUaczv/fmloFsTwGyOAgFUe4wRuZ3E5qhBMgeS5icN/WCkxYKfZ
4Xh3RD6yKm8ZtCWhj9tQXI9DTwr65iobrJpwck/LN+rMgaa6DjOTa+rgiT7hWblmZVX+A0L5yxuX
InLPuZ5IuUj/gnMAK+nvIu2WqKbxtPDIH6/a4XAOhyIiZXTBFApYiNADAJgGlE2rA2r74EUWsgMu
4C6o26RTyKo+8BvG3eqvrRXijQx6RLaG4aVN148oPCq7Ye9LmJZUyVFApqzoqHPeoF5QnAZJ+X8K
tOL/BzElsQNGWvF8mUkVB2H3AGu9LD3WNJHyZL7YYXnQrR1uzdvihnMvrij5JXSO9Y7QBymvDEqJ
xNzEuIdDNvoCFXJILBxtA/WDIWdOr4gwb3nYDvkpdOVNtzHY4QAI7fwZlOEYQXa5U/nLWnY6mUEC
qh4J8ZfuSNI/CYBQ1M2nYzD/4cXF0T17hHATqIroNLwXBUEtkDoce/fMjZqPglPbQApqHWFzcUsT
jN233DqNC+/2+Lmulkd9yt9HtDbRIFE3fkoWjbT/8qEnzVqb1ShKVYcs+lnsXj8E1oLx7uJwz1b1
FzYKaJlCNTTacDjBHoSbHweeIGBfEjpJDHo7BaVZpQKnx7kXZWRSDUyiaLPgZhM6CrjFnyFwOivG
jgPX7Rv2W07uSwFEN903MTg/cvp4V5ouZq+fK2nMedG5IZ0bV4jv/HkNf/eiJlN05yCHpzsPMe4T
KCuUJLrtoGf8SyI0VZO7GeLJ5sIyBG26X08MNWJdzgt1vAuUtn3nhxhn//a0vB8z0MLiCf1zjFEG
C8hwYMkfV1k/45PiL52x27WSMkG4gSlcJO1Ow3IAQvvMR25Y6KPEywABa3jHqD9SbipBZGia9TYq
uUK5qjSh0iF3/Sn1HLtgBaCfS4t74KZmtOubr7MQiokvh++63WaeErUuLiCuBDCL6XugIgq81lSS
VMxp7XkpNiVySI0v6lLW2usMNzupNGy1pudFED/N/roIfQWywEa2X80Uvx7Qz2PLVj+0YTqTvsHg
MAi9M6cgg6YFj1L2qeL5KEHsP7ZESLknK1YmRCtmval0445rVOqS5UpxFn/NmbFA+IDcUnog9EKd
7LcvF7DRJxAEo/wpefGiGb1aJtaUbJ53RgdP2pOeonsvzOOICDhgyvkpQV6wj1V1T8CTcu+OBwk1
s82UhurKcgvZdpiiEysnl/FnhxIxfysDLlF39bXbSQ5kh9b0LAAZKNIV9w2nUQeuKMjNuqOnI/Bb
BgII2b/BArmTwnw8n6RX9ErE5myYtlR7IUvNISCbp3ozkNqapYJxziyCk6r6Nx3ChMlDZJlDUeW5
bRvJwI5IWp+AAHfWV6bHU8TQvznXDRA/TzX0dUtYnRNZV0KzOTGO87NJbj5ZcFSDI0a5Nik9WueA
rkIlgf1b6muHkrRL8FejaRpOgqKm8LUYAWijxXp2uPtCbkNlwuohyPTGYBlv1hRuElXmYTMWb9zu
zFaT8lb9dmZKEt8BnFnHuCuFJMlluUphlKXIYouLf9npok0u9mLfU+vlP/Ee0vWWWIzJiKszYvrl
0EuheMuESvnVlKUoYZsk+uOK/BuaMheVqFGsIVdi6PHmwGHPOD6kggLUnl5aF/gldyr7YpK/BmC0
62UD0PFB7/Y1K+04V/+wy9UlfD7JrCkeQbGg9r3+TD6drXFjCAbbYbLYmZmXrSEmMf2ygfJzFpbR
rrg0hXCTpBmAGp0p0wiPFkmtxoxJFK+tStgqHbPauSaCb4KjWexZ4gM9lu5ICuI3EBBpcTl/gz4Y
5ZFmhw55HDuMV1KhdlBF+beXPfvwcDOEB4QqCoFwbYoyvG5xmvFU5QpwSXoqe9tuVMpWqHUA9aQF
vNCyBHHklBfBTomqCKXhEQ01y45j/zjbUYckylc3yH9wGQg6pe2qoAxe46JAZsD/h+sUlYcKvQtQ
hS2RVUpFTeRmbYdyFb0eOZffARDBuus61DRui28HM9uTnsuK1ubtz2/+VAhmdDXYpvOnxwxl5y0I
0BsLtljk9bZNB8jr9czKnbz+X4yv+y6UhVPGu0EttKSZyOm5fh9NTCsbktzySe1wqn73EhSZxb/B
za57rgHOwa+FDzctj6cI/hylFQCJDhDsGAI2iYc57i8XFJzy9J0rtNb8vB0xfwKP41EyaCs+xsxi
9rtrUR4DWTPcqPWiIfR3hXKiQ9HVZFi0s4vdPMAp7I2KKzV4dknh2zFH9IbNH4bCUnjMwxsgvj9F
bpd0oHW/q9pDQ5KkplVT9Hy8qH9QQO6L6Lb7NY+U7vw8/eYp8lvrYllxWgg7mqinKHZQgT62S1cx
aHKi0ErWXjvozp3yvcXEnbEdZi8Vok6/frVDUo3vyjnk51heeyanr/+ZP9ZQ3fTVlNVMICoh4SpE
yQ7g4UcZhO4Pd0Qi13rUw7QY+f3r9ZG6ucuiQWTZi42/hWcYTPHWgWN3vssoafiPnMy2UgIHGzJf
2HHgrjZd6i2rRv1vGpqbMPG5zKgYeP9275ByxiztaCAOmYj543f1B2vx+vYzYwxGOdoBU6gxdCEj
m9Ubcl7T4cmMV09t0rlhiHc0RlJKIxQVLbaFbgWzuy7z4RudtRdW7g3lWyurT1jer5j2h1APNwAM
nQMcaLnsUvIoyopqBpiQBb3ZPh6fcS8Q9UMYNp8uTK0o7JuO7gr2rQn+Cb+iKdxFRTwsjcwTRETE
UZicirN5wsZa7oE6Q22OZnl8rz2+WmRXRzQf/v8uKtL9N/mQN6kjndJ1sOm7k65PjE0GKUIbDUm9
MCwjnhjPrfmfJ0a9XfPH4A++yZXdbKP1i9ANhNF4TyGMPLp6UoOQLKaUhETz9iwpeRtd6x9DiISS
uxoBHsc/w2qBeJHWEiFNKFdR2LyGbGkIiDofsXwIGYhIZrGzSQDanse4yKBouD7hlOLNGr7knNbt
UVGWVrlYYFqWaH2tuYPglsAjmk0CNG5BU0KpflyBCDUhervgmtK85/qgI/cxi05REUfXgMQBJyBy
T8FoUba1Xx8NVyztvamNcr26nXFkANBsp4mGVO5a3DiRhwZTQA+0HfZkgMtrhzZFliGbaRFvGds6
hmTqeKHwDmbHVQ5fYPiCaHcIzOMTZhedghGuZ4FLIMcSVONZ6nKpiUEH3CANDF8YExVZLTTXK5FM
Q+DBuhnzrkUYCi4t/2+PZYrmmQrLDLiHU3WZIjntERmfYZJ/EB41Srv3yIc2SSmT9IDeACZD0JbH
NbjEYilKxyxqjIqdSanp21jM9+0AztldqTdSE84dsqJwbPLdnYUgx4KKKTgnXfcsh71NxMCsdzxj
4MRxAwLvla2RtoezjlmoWRNVqp7UfyV6oP8o+pG4eWkqpwz5UCYliUUZo2ME3SA5A8k/WLCqoSWW
fMblQ3FY6v5Il1SYHfdMphFZ+39du8GVmhHqTfiRTZyFcehycThS9mEAb6IFrCalHb9mLcQiPyDj
vSw04L5Dk0SbpcguPXDP2HrnDKBrlC8M+EjDG0B/bw8Jd34Sp+R8kDC4nyXtZAytkZrG1/nONk7k
0xcD3yowfvkX2I9tzZ7gRUCQmXmC8SM1tGoGFS2HNcWDuvgDTsXEPF0kN7d7b6Avfh6K0OYi0ijP
DQQAyU1vrma3hdgX2IDMqza9k273CwTV3IWf+r7dyxlZnsUm5nLQjn3zlV1hRZfJwVlXBxliJnhp
ckdpdY13ZZMctZndhSC9Zj6yaBoRQob8mGxISbzDVB4dggpmpOmS3wPC1C5qe4vHQ8FyjgkqBDmv
6K9wUc3HMbcOrfpvti2AkIGqYMzuin13FmJ9ulyX88HgpgDV8zR7QaCamBKW6/qi1XrdB2Z5REWC
ti1YR4wB+2JTAKb24V2wLVnud+/hMGnhufuWJ69zivkFJuwdWp2WC31xYfBBOvromO9YsHS0PKHU
+xNXsCP572F3jc+aIaFoZ0Qz8RZLqY/aeoSeB/K27PAY5k1bkeXTmftIHHefZpxBmXhQa+zvT+va
5MFBSAkPW+8AtFEhvChDIbiPdd+9Lyio5Bo6DVwxENt+qWwD2pNy47B2WpO+8X/weq2oe1UA5cK/
NHgVy/E4O2bZMJf/F64Z2DhG/UGUQh8bUCdSocevDsnkjREkIPT5uJY2jA9BD8HVQ5W/3/fIZyiW
jYzK3A1dsmH9vjoKxQ9BWW62HXd15BcZ0+v9Y5uuGy6KwchJoQ8A0xdSzGqhdioWL88363GqovyJ
+/KgDdnncLv0LjmeXLMPAOMkfIb8JSioAxLL7xSuRtlJVwX7OokpfWcn9BT+Kc1ir5FRQwObbI+H
0hbgkKbMjJNoegP16Dt1gAlMS7k2SXUvWrsT/Y8KmoKDjjL01HQ7Ib2eNYOwWZnxwM5ddgmKTAYu
ZJLvLAdhlAZCLK4DyNvCss+iOTIrPP1Tl09GaZ41jb6IPBOqLrqcGJt5Xi6OJd5f/EolP8EfGw60
yr11+78lCROqIyV37VvSoHed2WoB2mKWq0mI2PRSqU8DqYRE2GLkRW3r8glSnGl3HySKK7CusZKi
ao0ip0GPjTQszFKYpm6yjUE17wsES+Z7+GAHC52GUBbb9y9UigBRekudm4rnUaoREvinSlqD2PLy
rMpu6MUwScf1EiFdyEQ67AvGoNQEVbxBwP80bM2o71j84o+EJgHa4OkvHjjwPWNJXis6Z1WFozEU
0LCCkKIEjJoXqLRLqOQA9eMiKD7F5W4i2ez+qQrcP60ZHGQkqzLooCmV/81Ycd4p1Mnur84nQ+ES
6+tsoOv8KfKrGCWdYav/nyIcoT5Ma2sPZaNws6jqaq39jLb6w0Ts2wPcq228rLObFmcUEi3siuFS
2Nt+Fav8lt02vv8x4g99KLysx05uAHK7T1QKlRqxEbPNlDnP/HQ8CcsWDtmAxQZmNfdtASyhYmBq
kV9fiohoY4pvq7hvncFRay1PvXgLma/8WyHubRYuEG5uiDJ2GjKqwVrIp13B1XFdLzNFiCIluTOt
qg0Q8R2pNQUEEmBNPcw0zGSupxLdz+eP6aRigmgatqrPyJtr4Lq9bxQmj9AkRbeWlLBz2CChCIlV
BPB83vYCBqAryu9SDBRXG2DNy8CNlF4MGbH/KWlN2Ln7OAJvJhF87LptLVcAy5mc/dVsWcD/Fo/f
XTgRyvxHp/hqrTZTnqtO6zIorbIHpwGxR3a+KOmiGEFqVjAAQKBViQZ62M9mq+0WGkc7rxebbNrM
vxE9Wem2IMgK0LldoPn/4E5Mh0S1jlBvx3VuMAe3X/zHafoluw2lGrOhcxPbqXSiRr94S/+FS9Xx
8jHz/07BB9XCdOO70JeTpxBV5TFw8WOZo50pXTuC7EN1kH6eESsGK0BRdbEMLjMlVPyLeRNe0e2I
lhlH7WsUvyBpETywsYnqrA5E/qnYR+eJ54bTGb2r/ApQCzI8ssYsgagHLOsIpfMHzdjVnaUNdkKu
+UJj/xrF1aoDTfg6gEFwSVKKGB3wqTwEoiSutSQ8AdtuI3ZxYyJOcma4tzWlu2MyC5S84HiYpDmC
DbCpVLZ2ZlhU6WdC20Qc/IX/hNofGNYgQJ/Qkgu/6kVORIi4T/+u+fQFStsgat3l5TaFdA0oJT/T
vcKqn1siIriyrgTujPeHWNtRRAbQ7akKGoVKOo1fz3yvIg0QXV1xdr8/1m/spvyhdQ7YzZ3lkits
oDSoH42eMrnsFLdoglKW30fd56ibJZPgL+iRAhiTM3+crs32mG/U/FGT7Pi391miTnLj7BY4Jlnw
XkYGWQM6DxRh0roF7ItSAbA4mfbvev6aEVvwpGatHER30iApcPnrDzaQh7iS3fzN7SFPzoJOOiIN
bjmgc7kH3yNG4fNHmkP4k30HlJWIPuvjwwAbtnkYBR8CzeiuV0J7NODeZAW/CqQvvr8y1+HzEdp0
8cU1o03vq6iXcR8HbMh/8exS3RgbJ08Hydg3iKw7te7OFR1Bw1mQA2V1n5VY8TYq/m3WzDsV7Uw7
UZehgahFPc3VprY3kDhClGslsRj7TzfXrmD4NRDvfhFwm1jQRUDMdxAlNzLJ0uVRJ+5WHN6X9sGO
7ZXr6wFVEX/KvrQzpbfulMSuJ42UK2D4Y3BwgYBREQysklqNH6bbB0ofabQawnXL261O+pxWti/v
l9WU3T0lo+mvf6QMdovvHCJBoJDqmMV4nEOb8dlhQxnXLKzFnABFVHQezutD6DzhaY5zFfaAWJPb
HA0AiprVDAk4I3f+bFBFvXe/GSwTori3cD+lms2v3QuVlibhyFuCx2cbfYFrc30oXuZ8ZrH7q2jU
h7SD2CybEJZTH5JLhvUNyO2cG4H7+xjmYddiAMVByLRRbm2OTmKvC2NYvyIMlrq59Z4vuWA64SIL
3ZQqzGC8e/fsE832YgYYi0r6lKdBtxlbvUuxsopuooLyEE19kiJGxkUqJ/U5DxEXqmEiFSKJ6CFu
w/tSchpqHwdLwzBRpo02xZppA7o9mlucVH2JfuM1ldI0ABgQh8n4jf4KlHutsyPOvHpD9fdB9qjE
jibKcTXu38obdy41MzQcVp8bCa5oh8q50ZN/GxtWOkMiupGz8eXOfEVjgWKGl/nrtR5whx0VpIIr
OeM0riNsYXInutfBG6fwjB4FEbtcgMqMR8CSNvsYwc0a41awVPRg7IqCUVXrJjLC4IT1LJi2IKTp
WS1byEkOBy7PyUJIqY8cwC0Ifu2Pm5e3/VzWaYLJjUjnyoU8TlfME6AWYnUJARFInnh4+Qeyruoz
W2UUdTGBGHqIk74zyC4z4gRE8BA7VpIp7YrJqoAWw3/xsOgMMfybW/N0TZlVDbmJ3pMEerD/ef79
4QdO9mJwAqCQgy/pGNtIlquGQ9IAgMlt5IUUR7uYfm1yaORoC1JMm0V1yNAaU/nLiXf21XF02GY9
n0yzfXii4+vrFlRP1MBat6fWbXlwMdoUX94+1t9w7Uv6GFlKN7TUqvpj0obHj4Ik6g98h56d3bHI
ZxNJpV33s6EkRCqDqIRaNTN0aw7wLnVree6s8v2GjNQ92yuGt2UCvtwnZNJaQTkxq8oiBvd9LkK2
sH0OfuL5Jxa0CYzTNDdNbso7NAloe6BV7OOhK6y68Svp74wJfs9xawK+6MbXJmNfvR+cOMsneRFT
SzlKLjEnxePejGM8LCgA+6YHn6UIpMFLqT2cwtjKYsg7zPxNcvOYiUCQ1RzZW+ewvU8pJLg4AtVF
GTf5pYfUtxlnHBeM2U4ypWv97ATMaWX+xcVHzmgR4WyAAFC7kw+EUG+Wj2N0haA4WK0mA5Q/xCS3
jh48XVoiIHosglzsTPxNHUpFbLB4hyLlgCHAdTqdIKMoQ0dNM4cbCZhzzyJBhXaiQH4gurom1uq9
N82almfcmW/W1QQWTL5ipHvGP4TD1QY3TIgLAdndqkNq26HyJ15MLdL7dSPErmyH2lkxwoATXEEv
hdhleB6IZ8JniHzqyLku1HcPpoHhSUYsRWwVbWq1rutAtsgfjKah7WSH09IoZvOXIiDfqBuIZTfu
BDdXFFDVCApV99mr+eEAs1ipl7vz6s1USkJ3cigeTp+XV5MXz+zU+V/9mYhfrLOWiGno6i8v7ssK
DiRvZ7xA7PXDuQPb3xyAqNuFpGiadk+UYN0zwLxbcf24VmC4Zi+Ip/Kah6idcWK6urHM1pK9bP5y
COyejTpkGtKdGr2b1MfVL0B3iJqjbbBDdfuZSLJu5jJarIJavbfZe/ty3L9dt+3kPGZ/lm9e3/Dm
THs+WNi1/9PWn2X+V2fvazyxPYFCYsRP7TWjgUpKCcnDqQEoT32e1sZkEO6ilY+5/dfWlK8lFnrP
f0RZadg/bqvM4hAz2pozfw7PXjrRDrnNa/HcHLtsS84qM7mPYzPdrd4Wwws+yZT+KXRuFkcIUHu/
sEp1/2J4vMlQTsJshB9I6VuyAc0tr9ydpYL27tPvNokgoUS72JAK7UWD/7bygdDousqimVySz1NQ
UTqc/GcFgvN4pSg43hS/AzyZCJFyyXalMrFJh05LkAQ8d2gjBaLLb97W5+Ae2doMgvU+lgDAgnQv
pmM64OWGCu/Km7lZtZYISqdbYC/r8NNgJed6/cBjhx8mEzCImrXzGmxvtxTMhnIMzkTE9gx+T0Xv
bgQ9Be8nzhVuPJtieVS6RA6Sg/bsZOT1lgn8DFQmaqLViHeTPk8PHqaAgoJgzFJ+HhWLuT5Gvy+a
CmONPGekSHmC0qoPvSFDygJnf5OR+OVqC4DG43Wgb9F+HS7KORaZwGTxoKLpEbGjVwWcilvPqmJW
Q2VfC759ML8O6BzNHv1CP82D8S+xe/7CYRcQYzEiuMI59nZmcvKyYhQ2Saf6nBpu8iT95ApUdxgQ
y3oIiqXKjiKEiUeFaoMy8xUpqrSbiCfg5Ot40QUpf1ofrbe1Rnd04sGfUAhLt2TfwnTg3MEayiy1
P3SUPbYJTtVt5k7/P/pD2zSLqp55Hwie4He2org3lRSxPhHQ2eI1UGp+TRpCW54qgwJ50vtOe13e
SX38Kf4iI6H6P6nHFFUyoQ+SlqzR3kcxMSdPZEX0jHdoGch/r6Uu60yxgxDq7BAjHgsRJKKIvHBO
h9py2gBAhwKf6eEErjxDf/G5UMuCCJz6Jpmd/GFafTRNS1mURENbAXtH5WPVIZ8tBuFzZsaQn9Wv
2Y3XyRLyW0TMaa7VZpEawcgAWMU2OGOPHebEiEfqn1A7zFDAOtaLyAQ10l1c3sWLq5rbGZ9inEZK
n5VoK74LI6slYO/fVpKmsFjjKQny00/0i/gQHPSiE+BHbNcwHCGhGsr2UrkGi2+rCs2bgtVltGTO
zIb0+Rqdz3MDGQy2q3e8BMZvppMUaUDdyyo8lDZgZDWsf1U5Y9xT2UKXWBQj3e1dqhL9ZFALkcYn
sF0ni18ViF2VNAipli2Q2LNyhDGWkwMOB50sUClT8yp6UQ6ewSWiFjkJ7VOHu8TRkPHIZnQ0WORw
X/5stVpo2bqR/28kjWB87wbVz12SltKppVt7HcsBDg2uNQ3wzmegppC6m0ebJE4YAmHRVNikB7oj
4VamN2xdAjERcPehDZ6vA6FhXFDpK0RMm5uChV4jqvb5EGvVsucMd5VzBA7A+PjfSCSec6jGNCk6
vVRoCL6RtIwLvf1EHPHsTN1U2QHQ4tF535Tr+q7Sjgf6g8zZOzuV0/z+tjwcdn2cyi/BXTYe9NUC
bXApuSVevOVnyNwnw7OEn1MzD2pH8nnHdKywRMQOU4w0bbgG9aLqLL9nuMPNC6S+DAWiMhz5H2Dt
GmLY8bjmYqOeqj61Iky6tvguwYIdfX4wOsHC30Vekgkj1OdzosXeGECENreIf+MsWOOqiIxe3Wl3
VchHFzx1EQ0UhOdgZvmq/kfk69YU6UvbKp41fyEW9fti9co6T9qUShEdcxoUiFlImAuoCMjQiGPN
EfXLOUHfaqwm5k7vRWpvAs2HyQzAVAfXco78CeOeoqxra33Ans4vaNMMdo9tSAFw40zMq94dDzzj
3RhE3ocgXDsnXLJODfcG/2XVax9NdXsnEvNxu4QPN9IC/mtS/dq0qJdt8Sw4f1R8Nse8/Y9bz6pE
11i2krSV8n8yBuqGJeJfzJiccqIjZ48AMafyn9lGTQT1Kb1yyZloPe2wr2D6CPYzNsbqBGMLBS7x
je9nMRrBonVBzMVO3wYN9lUjAONpsf1kiMqtNk19hdHx9vrO0V/XwHcLI+pK9efmC86Q8rOwxQc+
7JjC5xtZUnjHKHG0p9EAP52ENmNxuuY4Mk8jqJYZEzy9e5bFATKMWr1Ai4/DPbMi65tdXIhnoJQO
0NTiOHvttibSZ4VEEYFzv+/HRQqisyLPiKV+E1rU5tlH9DOx1AMUG6mwUH4T2vKFnRk8hW6/iNJg
48xjZROzoZj2Gxy6xoB1L/0mQCqKc3jRh3qVwcD8ATpz9WT+OAAEuccG6sSvIDnrK1XY6Vlsf27c
ME35Ofd+KZqBytPEMIOwIQY4GsY6A8yUb4eCDb8ljdjqkY6+QmLEPz36/6BZnsvMN8JGuzZUht1+
B8WBHR2zTXsrL/dE/GdXBwnTqVYBB0xQqDsBcn3prxafX0i6DITL7n8MgRUkdXQ2Mld0lRntydny
NtfvZha3F+5/wCOhVZaq3TU5YbNfERMSvff0yo2Pr3PVY+J25BrqCJlxvSWxI8ZgqGUiKUzZQIHu
wnyg/y9Cplh44QCM9/0H9i2CKafSeWS/p0g7Mjr5TogJZJGj3UwYIjRPX0bZvGv3ZQS5bfH9IGfh
YxzWrO+vMbtMxB57+o3ZaDpDtBVERrKMJwcvLjPE3MSI78ORGuXDCCrvH7S4T8uk0iU0JGLmcz3f
UkPz08+Z+/rzJM1qSAE6jgZ7pDBM2eVf/SfREMExmbIQrpfw6z1iVk+9JRxtCxxSwScSkB9Vea+f
0knWxCsx03gFrbTQRT+pXR6uCbjY16+JqkPfL7mtBpFvHM/IXgWE4ZgSHvCN3k3ZElNg0IyhYD50
u4cXQax/fo9fRclR6YVZbZYLGL66rv2HLjNIX9AS6CXc/DeZ6Ih+wEJzNz+cq6P2Bh+nw1GNW2IE
etVR46QUHsnEduG6AdtC7dLZckhdVPoQM70Klb7AGIgtcc8OyYhuZ2WyCjT52SKBG9fUyiug0j/c
T4Sae2HS2gujFiUaCrCSkZICuGXvMtZxyXAMGSAapymsrNyvd9atVvi5RoH9SWEsPIvyk4MFvNfV
ASpede3Vyk8rcGEi+SDozjMTRtF5jduQS8Cgv+VBcE6c42kzcks2U3FHHquy48jcYYE9al9yTg0L
aSC9QNA9nSCCLYH6H8OuQ0tWMjSKdHiiBr+cwczOLd66HcPTYUX/GiReTsgU38CbmAELwc5AgNes
XVd95HTGZEaAuyQEuCZGwe4d33uPb8n3IX3/cjtZvwZ6oxkLKV3/bzuUUmCDhdKqP9mMkp6tVphF
zbEqcF+BONJtkqHvJ78QxmSsPVYshD4kRRtdmc3kibHSPlcoWPCQYQNgLXpXCe5HcaOUShgUBBYw
OAJmEGE2zhD5HqXTMU7moHMdvHF9gGHar2hSDsJdeahjf/wqEkSUMn3IRfZNQaaCFAkXhuk4v1xT
8ywdE3LqYzuAXhP+gz1kDpHyfYSro0odyfKYDVfbYCS62qc+AiC3utlbyxiQ1tKz5pl45Snp27Xk
nY7ZKiMKIPJp029UckY087CijIy7kBEShttL85/tGR1alZBcJOruGKQ9j+jQNMIPTe3ZpQQoGgrQ
dBzM0fQpIbEWM97aAen6GGJYujhXjyPu82vj0eBSnS6qgLmQMOeUqZemkDQ9IT97S9kxfZ2Snzyn
zVEqGjHqBADw6gDyIFj46mD9TjwSBTFm8m5fhHiJaBORVguJ0+7gcXyzX8wsqyj7ew+Rh/tuRKZk
9te9JQwjcYmYzN1Nqfiqempd8iP9a2qdlBBBVE3bf1ux4aFc5Ge/QMdHFfBSW8yOBL9qSTxW9i9t
60Cr4VLSdbuo5NdaCOCsMKuVqjSKwWGHbOtz5rcnsbMb9BDW4GRdTecOHVQLiA5DSnCKxC2xuQpw
GxSnkF0unwRRla5z9yOFnYKqj/Nu5qqBUvFtfhh/YjSmIIPxx+3ACuKv5/bt7j6ybUh090rtL+N4
DNeKKpfiNXrHFHae2R/uyFWKCWpchU4PCelo7BEErRSpvD2WbVG+2k2kqf0eFdmgT0SJ0tBbJoHr
j0oPFvY4CHQj3kDjvBYWe+LG413BMDBZty78GxwR9L5rRvvrVgwdc1JX9LDrBQIppd7xypOW1Ffa
Aw952+UPIc+hEmevF1MJVkPNHz9JDugn4ww9fOgFIlhwxZm3e4tZ2x3t24nAJiZOuqObRKpGe8Ri
5mfb3PebXUyWqO6qYGdOV5pY8o4OUBF9YKuIlcYT5Ta24Lmdy5bzYdY42w4zj0mPEClzbOXbEw/o
2B4i3kgnQWl4wFmNu49kOaesltrDrxoLcbTgdQTFU+szzeFshOjxJ4lUTovQ/UhKuVPiCl5jBHw2
Sbj1Dkm4q2znpLtoM5TgNQVggHeiGTVz/GLqKL5MSSchBKf3qdOMcpBJlJDUtvZ5PSdqYXGeZp+H
4xCLgGPoOKziIy19ixPOkmlCXEbPqNuMNoHDC7g/OmG8Fl/NUTYsdc/GBR+Rnx283sOqlXDw5F5H
B67TLKCd9LEwhQW5Fdpun+iAjnVi1fD9BumFFcBxb/Iva6HNQ9HclDRB2j3UPHBUnHgfpVdMfAAv
So1ka44jQV1FGqpjPBmgkmGLmyhQ8QFBLhykPQWj75JsZHzWJPa1iB3COqQ7fT06zL6A9v3cgiV/
9aQc2BSEZqe7OI3BPCvWfTM3jLN4giBdnijJkar1v0WCirmyRfjZJKtVKL9BOUA2O0NAukEM1gcp
X8d32UW2Pkhk4OYk63jySyxtHbTU/gHcL4XYoE+/2I9eU78PSTpk314K+mz7m0pm95jm3xaBvabt
izQd+/TICBU9fRigyzyYrV8uHo9ihpbCQTuBw3nJm+ynNOPZFqko+LNuVNwIYcXQWaM8PACNpvOL
YQ5R0hEFixv2fkGQh3FKgNsh1u1fbW0vijNTNsyt9krzZ9/blirgg16IL+s5dLvTFKzoEqm6Ntvv
eLalLywYEB0aACOHZoBMk1PNaJglwk+JBms1A/f8+jhQdbzYfPqIMPTem44ftKqqLTIRueixH91L
KFeiWtdVwANIbpjf5lbLeqDpOQ5UpvwswPHUUk8fPuG0CtzWsPL1r2EmuINDcjJlypU0UPG3mnN0
VdFwzGrzpC34Cif35qnWJUC+IHPX/S0vwWfzp54O1Qrq0IagETFYpjbZRf2hcGVAQ8kHsZBll4Bs
p1utHO6AuaMAMGeFy77F0zDl1a+3PNAZvpPX9/p5QgIpWTE8mTq4KReOOQj3R/xj4vk87KEOz9/Y
hqTlrfCmUS117tT7zV+EwLbRHzWXrcnJhzHR9YaLBdteRK5B5IwEow3Wv84cB7Aua1IWiXuIDR1f
mPNB1HW/AqtAIu+R17uwAGVu7U94rojGBtmlcN0NMec0UOQqnB1uWH9MpJuRSoirFjImC+s10NaK
HbIrndCaeE34v3lUW3p5UbyrYLKyUKEJKI4fqk771y6teUfT3nullWlVDscrF6kNXqMKQxA+rpf4
9zZFX87ZBYs+WAhXDRraFAMBgLFafb0js41CC/PqdF4qrwLQF64FUy7AXyA49vl2fuFYWeBmr4Qq
77nOt5yyEqQ2hNuYyqzNwl7gkJRlvHAhMAviYm6Co9zsJofZy8tD0dSm4q2ppoBB5F801zLmauwz
nWfEquswaIqywr1UkaKsMXkJZv4ZkyzhiKkqACq8Pw736T8xEAu6FmUdUi1ycaySQv3DHomMIk2a
vqpgtbmblimBNfBWa/15GyDSz2q5CFA9XXU9pxk1skkQqeqwx+4mCb0RsK+9qUejdhdBDVtbCAE+
rmgmsNQADkLt6pQwKiBLTcp/p521DD7MTVC3TifJZLTFdirBKONay0TMfifD80k3ZG8CupcfXRxw
JxY7p2ir+IRGOwIMA88fqD+SFMMY4IJESGa94TxLiRHNd/xNf/tBQM2ngBMW1rh/k7CH/beUSqJz
ZDqYBdkxRqHnmQZH2KVNhAAvjoXKCcFeEmd/z1Ua9ZwWWgkZ9kaxcPfYZbbGGgRWuiHW75kiLIO4
2f+lQfEAvJTeDlY5Tg2xABfu7TyYiWWdZ38L8skNUB6yp1GBMnnrOZuj6eTK/H8N/t08EseRSXRJ
U+hwZkYtZUxDzLoh3qBJ7RVXhvika/+ZgORx6VY/B4CvUHuXpa5ghs8vS2BzqgdDhkxJT4ZSZLp7
wiTbqD/KAXMyk9R1zrQD1n/Ts0ut/OGN3UoRTfwmbKiTwEpuSPegAHUeVD48A0jM/F9TFZ3T3Pej
Wg46GWsGA+KxOHmKP9APDrwYwy8AGo9bsGEf+lleL4YyXA4u8iRfwgBB65m+GPHNyrq+Vs3S/yHc
Y5EkBRtvhWHKtRNZtHbd3rcL7JoHcyPgaPw9IhgXuUaI/50Gxf0JNWbwifwt4IXCoHCXhwtPrbQ1
s470Fx7AVEuuvCBsc3mV5oAl6BjbPzuSx4XXCPkq1ZDY28xGGG9S8i0PyEr+GwmyEaw9hcS4QZt/
XkCZ/5u3EnQUNwV8M4KrYKVa6PO92MOPaQbO6QxJs4j5tnKHvBz6jqfL1n4sNUbjjeWONQsMZvdr
xUZ+Uc2NAPprjJPpjjZxAiVT7nQE26FvN7on8puZfbzAMZE6rJs+PCoHcnQXJ29avqASzEbVzmY4
14+lS+ctelSKEov1ejvxL+zaflA4J9DhrGHfESEakYW7pwYrTK4HJpfMVTkv46yQSMRi9uJFzsUm
dTVG4KeLm9o+IDbPI3pZMnAcObprBzY/+jWQ0vNVGoutAZSb2W+vRuEX99E6HC8FLuBjWHrj9Mfk
Uu8OJeUEh8aZP5NWBGcRHWhTrK8J2c5wTuqa7AqA4LpNV1T9NUHK1xBa6g0F2dYF1IWp2ialrWeg
z/r2RCl8efiKJ3D5+IyFuL3ZtyvB67xCijW1nhGXdPT3xvZP7vWqmVSLc58XEAD9f4alXmkpCRvk
q+3l4nOiNyE80YJgYjd2F+rP/k4v125IihNfsdarEH2Kis+Q4XtD1n3DLlJ/9w0+mfvBkpWkeKHR
Xpdy3n18gapnb9R4FjeTh5y61dll87lmBNNtMB1YM6/nNHSP/ckYDH78RaQRzSEdM5GmlerQwbfT
8vzGQDgma3FK7IdR/06DAgHyDYJsjoWnY4N2uS7TwSjzJ8n0aXCj2HS6g0SIVF2u9ZZoRfeXwMWw
mvWR+OZqiE0qVZgdu/8Aq45Vop9+87fgteAUtE+RvpRNGn02fdm3QCmqUyuhPhP5/bTLZA+j1zPQ
N7MEGi8lu7jsZiR+52Z7OvRFdpsvI7fOfYTzH0FIokg39TL6EWa8n+pYC6w/v7KncwyjI0InA7Qi
DgQ0RdOC3eC3RfuvU3TXu5LTZr1aQcYebxPSAkPxL1CJrkJIXeL4zNlMp4BCJdc8M1BnhqiyvJ9B
IzLOea6jqIRwEQEwEhLOgoAoilh0BP51uh8BvVgwqlWggApDNeid8m1wAQmnw9aa6uDlbqJrDWga
Z8pr9DZB3GUoV0dhFPom3BD+bx+ak1p7aP/HV0mV7znm7XQLRflLIwNV97gW6reUPdlEy3WA3SXK
J7im6S8oEFNjDFz7G5xk5CBy/pvJtzpVEunno4j85vQ5lIz5MCSs0owWSBjmKGMRdLTfxGCwYDGG
xAN7dbIOVNIDkZ4tJvkZbOheqJThNRz6j/XXPNlisfLCyrU6XSJxJUTYdsDTyF92u8ZLi9k9ru6M
+SgxDvqYpx1+QyBtJfC7FKPpNyLJMjh5M6xWJF2tZ7FX2o2UX1GjCK94ji5xaKPqkZMAXxMydn8K
vzscWwmLFoPzOm5xFC5DXVo/QD9l+An2rfOkTRCiyLMGU48Ia6yiAuDknuReGY894VjUtxtqJLhA
RIlmMQPDp/1nzAvpguShwpa1MG5KYte5+h48b6aR7V0nbEFp9t2XiQVmhvQa1lBpvUWAWCi0xLSR
TXwIRT3DmRJUHoCDpmLWYDBCBOnYs5ZjXoy+KIofdCk2nsbYmTLHfBki06iow4teEWgiFVVu/cin
p82AxQUaU9IcDscSN0d+oz33iYUvG9ApktWUMgO9LDQHa9RLpjMIWDw52QKwbWmf9iXUBhUqWeqA
tQHdkGw5RKx9hP2LqdyVtfrDeJ0A8nREFnkI7SUXKDyfeVFFfW6l1LDod4mZDKhA3+L+OjGQM03i
tHC/htFF2ok6aDETbBJGTgCL+dNEsx/fYRKO5Z8z6WDeE/z7Am/NVt1Ifk1gtYZpP1pBhrw7tWim
kyQm3bKs3FOlx87OICm4SfDiMz3Sug3i9tGQNV82MKUqN2Bz+sIS6pW93n74o7hNgHU1xyvPEumK
wtmroyKc2RfjIGfgIg/eMqgOV5VpMKBFOXDvVF2iGp5IDGfSeCa1Ri7Kl8ccf3kNiUOk/q4YuzQB
1A2n9JpO/WDSoZLvP2hFn0rPZMyvd2nlwgkL02YKGUooD0deXaDnRUfoTncc6Yg/ZMpJOTxLdYJq
qleDfAnZIBGYuaO/U5FEQFIz5TQMgwdG36lSFmIh6O2K7d0ciXBOprnr9FhTOhlNtmeL1DJpjIvn
+myQFGI6rQvCYP7cw5z5mmZWrLI64MITSazU4a8veAsWJAQ0dLUNTBqCqEWEHNOAivnnLTjyRk6J
8oiQbCfGV4lDSdUW/kx4jKqONWPtivNASiJmKJWd4REh+nsPOuSrDi1JPDKfFF/stmHgCqc6dJk2
rzzZm60A9ry0XJoU0mDL9VpJykBSvGX/znrmHZ167Seii6fzjCWEYQE1qDFJxR6P8PB0uirUBghN
fsBoZfbD3QRAYzLrI9aOSy6M39aCic6QCW1tn5Jgrz9H8B4Igb5P+wMU5n7JMulq4sPxzpxl+jpw
rERE72BpTWRvwgM/BeatfVbeo+4pnGJsft6iZY8E2fP35Ma/AHJBkrYbOrPL6vkRWDJADcsZceKK
f3BY9CUTnbK7UyoOgbOEiNZSK0rjk/pA+Gj64X0TSBc2EmZPoyEpUBslZUwDSfpHuwvz4J/SBzwZ
Wqvlcab3KLHqp+RzuI+vWVy6T0bT/2CwI9i1rLgDqvMc3EgEGGrazWG0aXHM4EfkGgOP0UBoLupI
1QEjbvhPJZQ6uLeu8Gk1vnxX6BIF4TuHa545rt4pMKje4IhSM5HfyEGVlBgBGlmt0fGnJv5CB9Tv
TlH+unjjEXbiwDB2ZSow1GjpdZNLVrR/hMTX2Ldg1KRueoxH0w+qqa89yu/OOyKdI5Dmf99R7DQ6
04JOeZ68bUpJ+/DEcDhETS36J/q5GlyYGAAXAd9TOS9BosCGoblpuJ8s02c=
`pragma protect end_protected
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
