//AND gate
module and_gate(a,b,y);
input a,b;
output reg y;
always@(a or b)
begin
    if(a==1'b1 && b==1'b1)
        y=1'b1;
    else
        y=1'b0;
end 
endmodule

//testbench
module and_tb;
 reg a,b;
 wire y;
 and_gate a1(a,b,y);
 initial
 begin
    a=1'b0;b=1'b0;
    a=1'b0;b=1'b1;#10;
    a=1'b1;b=1'b0;#10;
    a=1'b1;b=1'b1;#10;
 end
endmodule
