module top 
wires 3
  wire clk 1
  wire D 1
  wire Q 1
components 4
  component evl_clock 1
    pin clk
  component evl_dff 3
    pin Q
    pin D
    pin clk
  component not 2
    pin D
    pin Q
  component evl_output sim_out 2
    pin D
    pin Q
