#-----------------------------------------------------------
# xsim v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Oct 20 03:41:53 2022
# Process ID: 88237
# Current directory: /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/accel/xsim_script.tcl}
# Log file: /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/xsim.log
# Journal file: /home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/xsim.jou
# Running On: msi-GL73-9SD, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 6, Host memory: 16481 MB
#-----------------------------------------------------------
source xsim.dir/accel/xsim_script.tcl
# xsim {accel} -autoloadwcfg -tclbatch {accel.tcl}
Time resolution is 1 ps
source accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "155000"
// RTL Simulation : 1 / 1 [100.00%] @ "33045000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 33105 ns : File "/home/msi/ES-FL/code/HLS/softmax_10_bp/solution1/sim/verilog/accel.autotb.v" Line 438
## quit
INFO: [Common 17-206] Exiting xsim at Thu Oct 20 03:41:59 2022...
