
webinarondisco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000084a0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b4  08008630  08008630  00018630  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ae4  08008ae4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008ae4  08008ae4  00018ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008aec  08008aec  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008aec  08008aec  00018aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008af0  08008af0  00018af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008af4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          00000110  200001e8  200001e8  000201e8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200002f8  200002f8  000201e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000af15  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019f6  00000000  00000000  0002b129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b28  00000000  00000000  0002cb20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a50  00000000  00000000  0002d648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022752  00000000  00000000  0002e098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bf35  00000000  00000000  000507ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d65c1  00000000  00000000  0005c71f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00132ce0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004434  00000000  00000000  00132d30  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008618 	.word	0x08008618

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	08008618 	.word	0x08008618

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9aa 	b.w	8000ff4 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468e      	mov	lr, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d14d      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d32:	428a      	cmp	r2, r1
 8000d34:	4694      	mov	ip, r2
 8000d36:	d969      	bls.n	8000e0c <__udivmoddi4+0xe8>
 8000d38:	fab2 f282 	clz	r2, r2
 8000d3c:	b152      	cbz	r2, 8000d54 <__udivmoddi4+0x30>
 8000d3e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d42:	f1c2 0120 	rsb	r1, r2, #32
 8000d46:	fa20 f101 	lsr.w	r1, r0, r1
 8000d4a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d52:	4094      	lsls	r4, r2
 8000d54:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d58:	0c21      	lsrs	r1, r4, #16
 8000d5a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d5e:	fa1f f78c 	uxth.w	r7, ip
 8000d62:	fb08 e316 	mls	r3, r8, r6, lr
 8000d66:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d6a:	fb06 f107 	mul.w	r1, r6, r7
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d7a:	f080 811f 	bcs.w	8000fbc <__udivmoddi4+0x298>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 811c 	bls.w	8000fbc <__udivmoddi4+0x298>
 8000d84:	3e02      	subs	r6, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a5b      	subs	r3, r3, r1
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d98:	fb00 f707 	mul.w	r7, r0, r7
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	d90a      	bls.n	8000db6 <__udivmoddi4+0x92>
 8000da0:	eb1c 0404 	adds.w	r4, ip, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	f080 810a 	bcs.w	8000fc0 <__udivmoddi4+0x29c>
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	f240 8107 	bls.w	8000fc0 <__udivmoddi4+0x29c>
 8000db2:	4464      	add	r4, ip
 8000db4:	3802      	subs	r0, #2
 8000db6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dba:	1be4      	subs	r4, r4, r7
 8000dbc:	2600      	movs	r6, #0
 8000dbe:	b11d      	cbz	r5, 8000dc8 <__udivmoddi4+0xa4>
 8000dc0:	40d4      	lsrs	r4, r2
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc8:	4631      	mov	r1, r6
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d909      	bls.n	8000de6 <__udivmoddi4+0xc2>
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	f000 80ef 	beq.w	8000fb6 <__udivmoddi4+0x292>
 8000dd8:	2600      	movs	r6, #0
 8000dda:	e9c5 0100 	strd	r0, r1, [r5]
 8000dde:	4630      	mov	r0, r6
 8000de0:	4631      	mov	r1, r6
 8000de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de6:	fab3 f683 	clz	r6, r3
 8000dea:	2e00      	cmp	r6, #0
 8000dec:	d14a      	bne.n	8000e84 <__udivmoddi4+0x160>
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d302      	bcc.n	8000df8 <__udivmoddi4+0xd4>
 8000df2:	4282      	cmp	r2, r0
 8000df4:	f200 80f9 	bhi.w	8000fea <__udivmoddi4+0x2c6>
 8000df8:	1a84      	subs	r4, r0, r2
 8000dfa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dfe:	2001      	movs	r0, #1
 8000e00:	469e      	mov	lr, r3
 8000e02:	2d00      	cmp	r5, #0
 8000e04:	d0e0      	beq.n	8000dc8 <__udivmoddi4+0xa4>
 8000e06:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e0a:	e7dd      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000e0c:	b902      	cbnz	r2, 8000e10 <__udivmoddi4+0xec>
 8000e0e:	deff      	udf	#255	; 0xff
 8000e10:	fab2 f282 	clz	r2, r2
 8000e14:	2a00      	cmp	r2, #0
 8000e16:	f040 8092 	bne.w	8000f3e <__udivmoddi4+0x21a>
 8000e1a:	eba1 010c 	sub.w	r1, r1, ip
 8000e1e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e22:	fa1f fe8c 	uxth.w	lr, ip
 8000e26:	2601      	movs	r6, #1
 8000e28:	0c20      	lsrs	r0, r4, #16
 8000e2a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e2e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e32:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e36:	fb0e f003 	mul.w	r0, lr, r3
 8000e3a:	4288      	cmp	r0, r1
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x12c>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e46:	d202      	bcs.n	8000e4e <__udivmoddi4+0x12a>
 8000e48:	4288      	cmp	r0, r1
 8000e4a:	f200 80cb 	bhi.w	8000fe4 <__udivmoddi4+0x2c0>
 8000e4e:	4643      	mov	r3, r8
 8000e50:	1a09      	subs	r1, r1, r0
 8000e52:	b2a4      	uxth	r4, r4
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1110 	mls	r1, r7, r0, r1
 8000e5c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e60:	fb0e fe00 	mul.w	lr, lr, r0
 8000e64:	45a6      	cmp	lr, r4
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x156>
 8000e68:	eb1c 0404 	adds.w	r4, ip, r4
 8000e6c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e70:	d202      	bcs.n	8000e78 <__udivmoddi4+0x154>
 8000e72:	45a6      	cmp	lr, r4
 8000e74:	f200 80bb 	bhi.w	8000fee <__udivmoddi4+0x2ca>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	eba4 040e 	sub.w	r4, r4, lr
 8000e7e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e82:	e79c      	b.n	8000dbe <__udivmoddi4+0x9a>
 8000e84:	f1c6 0720 	rsb	r7, r6, #32
 8000e88:	40b3      	lsls	r3, r6
 8000e8a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e8e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e92:	fa20 f407 	lsr.w	r4, r0, r7
 8000e96:	fa01 f306 	lsl.w	r3, r1, r6
 8000e9a:	431c      	orrs	r4, r3
 8000e9c:	40f9      	lsrs	r1, r7
 8000e9e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ea2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ea6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eaa:	0c20      	lsrs	r0, r4, #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fb09 1118 	mls	r1, r9, r8, r1
 8000eb4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eb8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ebc:	4288      	cmp	r0, r1
 8000ebe:	fa02 f206 	lsl.w	r2, r2, r6
 8000ec2:	d90b      	bls.n	8000edc <__udivmoddi4+0x1b8>
 8000ec4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ecc:	f080 8088 	bcs.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed0:	4288      	cmp	r0, r1
 8000ed2:	f240 8085 	bls.w	8000fe0 <__udivmoddi4+0x2bc>
 8000ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1a09      	subs	r1, r1, r0
 8000ede:	b2a4      	uxth	r4, r4
 8000ee0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ee4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ee8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eec:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ef0:	458e      	cmp	lr, r1
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x1e2>
 8000ef4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000efc:	d26c      	bcs.n	8000fd8 <__udivmoddi4+0x2b4>
 8000efe:	458e      	cmp	lr, r1
 8000f00:	d96a      	bls.n	8000fd8 <__udivmoddi4+0x2b4>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4461      	add	r1, ip
 8000f06:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f0a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f0e:	eba1 010e 	sub.w	r1, r1, lr
 8000f12:	42a1      	cmp	r1, r4
 8000f14:	46c8      	mov	r8, r9
 8000f16:	46a6      	mov	lr, r4
 8000f18:	d356      	bcc.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f1a:	d053      	beq.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f1c:	b15d      	cbz	r5, 8000f36 <__udivmoddi4+0x212>
 8000f1e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f22:	eb61 010e 	sbc.w	r1, r1, lr
 8000f26:	fa01 f707 	lsl.w	r7, r1, r7
 8000f2a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f2e:	40f1      	lsrs	r1, r6
 8000f30:	431f      	orrs	r7, r3
 8000f32:	e9c5 7100 	strd	r7, r1, [r5]
 8000f36:	2600      	movs	r6, #0
 8000f38:	4631      	mov	r1, r6
 8000f3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f3e:	f1c2 0320 	rsb	r3, r2, #32
 8000f42:	40d8      	lsrs	r0, r3
 8000f44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f48:	fa21 f303 	lsr.w	r3, r1, r3
 8000f4c:	4091      	lsls	r1, r2
 8000f4e:	4301      	orrs	r1, r0
 8000f50:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f54:	fa1f fe8c 	uxth.w	lr, ip
 8000f58:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f5c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f60:	0c0b      	lsrs	r3, r1, #16
 8000f62:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f66:	fb00 f60e 	mul.w	r6, r0, lr
 8000f6a:	429e      	cmp	r6, r3
 8000f6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x260>
 8000f72:	eb1c 0303 	adds.w	r3, ip, r3
 8000f76:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f7a:	d22f      	bcs.n	8000fdc <__udivmoddi4+0x2b8>
 8000f7c:	429e      	cmp	r6, r3
 8000f7e:	d92d      	bls.n	8000fdc <__udivmoddi4+0x2b8>
 8000f80:	3802      	subs	r0, #2
 8000f82:	4463      	add	r3, ip
 8000f84:	1b9b      	subs	r3, r3, r6
 8000f86:	b289      	uxth	r1, r1
 8000f88:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f8c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f94:	fb06 f30e 	mul.w	r3, r6, lr
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d908      	bls.n	8000fae <__udivmoddi4+0x28a>
 8000f9c:	eb1c 0101 	adds.w	r1, ip, r1
 8000fa0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fa4:	d216      	bcs.n	8000fd4 <__udivmoddi4+0x2b0>
 8000fa6:	428b      	cmp	r3, r1
 8000fa8:	d914      	bls.n	8000fd4 <__udivmoddi4+0x2b0>
 8000faa:	3e02      	subs	r6, #2
 8000fac:	4461      	add	r1, ip
 8000fae:	1ac9      	subs	r1, r1, r3
 8000fb0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fb4:	e738      	b.n	8000e28 <__udivmoddi4+0x104>
 8000fb6:	462e      	mov	r6, r5
 8000fb8:	4628      	mov	r0, r5
 8000fba:	e705      	b.n	8000dc8 <__udivmoddi4+0xa4>
 8000fbc:	4606      	mov	r6, r0
 8000fbe:	e6e3      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	e6f8      	b.n	8000db6 <__udivmoddi4+0x92>
 8000fc4:	454b      	cmp	r3, r9
 8000fc6:	d2a9      	bcs.n	8000f1c <__udivmoddi4+0x1f8>
 8000fc8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fcc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fd0:	3801      	subs	r0, #1
 8000fd2:	e7a3      	b.n	8000f1c <__udivmoddi4+0x1f8>
 8000fd4:	4646      	mov	r6, r8
 8000fd6:	e7ea      	b.n	8000fae <__udivmoddi4+0x28a>
 8000fd8:	4620      	mov	r0, r4
 8000fda:	e794      	b.n	8000f06 <__udivmoddi4+0x1e2>
 8000fdc:	4640      	mov	r0, r8
 8000fde:	e7d1      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fe0:	46d0      	mov	r8, sl
 8000fe2:	e77b      	b.n	8000edc <__udivmoddi4+0x1b8>
 8000fe4:	3b02      	subs	r3, #2
 8000fe6:	4461      	add	r1, ip
 8000fe8:	e732      	b.n	8000e50 <__udivmoddi4+0x12c>
 8000fea:	4630      	mov	r0, r6
 8000fec:	e709      	b.n	8000e02 <__udivmoddi4+0xde>
 8000fee:	4464      	add	r4, ip
 8000ff0:	3802      	subs	r0, #2
 8000ff2:	e742      	b.n	8000e7a <__udivmoddi4+0x156>

08000ff4 <__aeabi_idiv0>:
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop

08000ff8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff8:	b5b0      	push	{r4, r5, r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
clockFreq=HAL_RCC_GetSysClockFreq();
 8000ffc:	f001 fef2 	bl	8002de4 <HAL_RCC_GetSysClockFreq>
 8001000:	4603      	mov	r3, r0
 8001002:	4a58      	ldr	r2, [pc, #352]	; (8001164 <main+0x16c>)
 8001004:	6013      	str	r3, [r2, #0]
hClockFreq=HAL_RCC_GetHCLKFreq();
 8001006:	f001 ffb3 	bl	8002f70 <HAL_RCC_GetHCLKFreq>
 800100a:	4603      	mov	r3, r0
 800100c:	4a56      	ldr	r2, [pc, #344]	; (8001168 <main+0x170>)
 800100e:	6013      	str	r3, [r2, #0]
busClock=16000000;
 8001010:	4b56      	ldr	r3, [pc, #344]	; (800116c <main+0x174>)
 8001012:	4a57      	ldr	r2, [pc, #348]	; (8001170 <main+0x178>)
 8001014:	601a      	str	r2, [r3, #0]
apb2adcclock=16000000/2;//pllclck2/2 in Hz
 8001016:	4b57      	ldr	r3, [pc, #348]	; (8001174 <main+0x17c>)
 8001018:	4a57      	ldr	r2, [pc, #348]	; (8001178 <main+0x180>)
 800101a:	601a      	str	r2, [r3, #0]
 resolution=15;//in cycles
 800101c:	4b57      	ldr	r3, [pc, #348]	; (800117c <main+0x184>)
 800101e:	220f      	movs	r2, #15
 8001020:	601a      	str	r2, [r3, #0]
conversiontime=(double)resolution/apb2adcclock;//in secs
 8001022:	4b56      	ldr	r3, [pc, #344]	; (800117c <main+0x184>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fa6c 	bl	8000504 <__aeabi_ui2d>
 800102c:	4604      	mov	r4, r0
 800102e:	460d      	mov	r5, r1
 8001030:	4b50      	ldr	r3, [pc, #320]	; (8001174 <main+0x17c>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fa65 	bl	8000504 <__aeabi_ui2d>
 800103a:	4602      	mov	r2, r0
 800103c:	460b      	mov	r3, r1
 800103e:	4620      	mov	r0, r4
 8001040:	4629      	mov	r1, r5
 8001042:	f7ff fc03 	bl	800084c <__aeabi_ddiv>
 8001046:	4602      	mov	r2, r0
 8001048:	460b      	mov	r3, r1
 800104a:	494d      	ldr	r1, [pc, #308]	; (8001180 <main+0x188>)
 800104c:	e9c1 2300 	strd	r2, r3, [r1]
sampling=480; //in cycles
 8001050:	4b4c      	ldr	r3, [pc, #304]	; (8001184 <main+0x18c>)
 8001052:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001056:	601a      	str	r2, [r3, #0]
      resolution=15;//in cycles
 8001058:	4b48      	ldr	r3, [pc, #288]	; (800117c <main+0x184>)
 800105a:	220f      	movs	r2, #15
 800105c:	601a      	str	r2, [r3, #0]
      totaladctime=(double)(sampling+resolution)/apb2adcclock;//in sec
 800105e:	4b49      	ldr	r3, [pc, #292]	; (8001184 <main+0x18c>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	4b46      	ldr	r3, [pc, #280]	; (800117c <main+0x184>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4413      	add	r3, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f7ff fa4b 	bl	8000504 <__aeabi_ui2d>
 800106e:	4604      	mov	r4, r0
 8001070:	460d      	mov	r5, r1
 8001072:	4b40      	ldr	r3, [pc, #256]	; (8001174 <main+0x17c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4618      	mov	r0, r3
 8001078:	f7ff fa44 	bl	8000504 <__aeabi_ui2d>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4620      	mov	r0, r4
 8001082:	4629      	mov	r1, r5
 8001084:	f7ff fbe2 	bl	800084c <__aeabi_ddiv>
 8001088:	4602      	mov	r2, r0
 800108a:	460b      	mov	r3, r1
 800108c:	493e      	ldr	r1, [pc, #248]	; (8001188 <main+0x190>)
 800108e:	e9c1 2300 	strd	r2, r3, [r1]
      totaladcfreq=1/totaladctime;
 8001092:	4b3d      	ldr	r3, [pc, #244]	; (8001188 <main+0x190>)
 8001094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001098:	f04f 0000 	mov.w	r0, #0
 800109c:	493b      	ldr	r1, [pc, #236]	; (800118c <main+0x194>)
 800109e:	f7ff fbd5 	bl	800084c <__aeabi_ddiv>
 80010a2:	4602      	mov	r2, r0
 80010a4:	460b      	mov	r3, r1
 80010a6:	493a      	ldr	r1, [pc, #232]	; (8001190 <main+0x198>)
 80010a8:	e9c1 2300 	strd	r2, r3, [r1]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ac:	f000 fc50 	bl	8001950 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b0:	f000 f884 	bl	80011bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b4:	f000 f9b8 	bl	8001428 <MX_GPIO_Init>
  MX_TIM1_Init();
 80010b8:	f000 f930 	bl	800131c <MX_TIM1_Init>
  MX_ADC1_Init();
 80010bc:	f000 f8dc 	bl	8001278 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_PWM_Start_IT(&htim1, TIM_CHANNEL_1);
 80010c0:	2100      	movs	r1, #0
 80010c2:	4834      	ldr	r0, [pc, #208]	; (8001194 <main+0x19c>)
 80010c4:	f001 ffb0 	bl	8003028 <HAL_TIM_PWM_Start_IT>
HAL_ADC_Start(&hadc1);
 80010c8:	4833      	ldr	r0, [pc, #204]	; (8001198 <main+0x1a0>)
 80010ca:	f000 fcf7 	bl	8001abc <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  tim1Pscaler=htim1.Instance->PSC;
 80010ce:	4b31      	ldr	r3, [pc, #196]	; (8001194 <main+0x19c>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010d4:	4a31      	ldr	r2, [pc, #196]	; (800119c <main+0x1a4>)
 80010d6:	6013      	str	r3, [r2, #0]
	  tim1Arr=htim1.Instance->ARR;
 80010d8:	4b2e      	ldr	r3, [pc, #184]	; (8001194 <main+0x19c>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010de:	4a30      	ldr	r2, [pc, #192]	; (80011a0 <main+0x1a8>)
 80010e0:	6013      	str	r3, [r2, #0]
	  pulse=htim1.Instance->CCR1;
 80010e2:	4b2c      	ldr	r3, [pc, #176]	; (8001194 <main+0x19c>)
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010e8:	4a2e      	ldr	r2, [pc, #184]	; (80011a4 <main+0x1ac>)
 80010ea:	6013      	str	r3, [r2, #0]
	  pulsewidthperiod=(double)tim1Arr/busClock;//T=1/fclock *arr
 80010ec:	4b2c      	ldr	r3, [pc, #176]	; (80011a0 <main+0x1a8>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4618      	mov	r0, r3
 80010f2:	f7ff fa07 	bl	8000504 <__aeabi_ui2d>
 80010f6:	4604      	mov	r4, r0
 80010f8:	460d      	mov	r5, r1
 80010fa:	4b1c      	ldr	r3, [pc, #112]	; (800116c <main+0x174>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	4618      	mov	r0, r3
 8001100:	f7ff fa00 	bl	8000504 <__aeabi_ui2d>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4620      	mov	r0, r4
 800110a:	4629      	mov	r1, r5
 800110c:	f7ff fb9e 	bl	800084c <__aeabi_ddiv>
 8001110:	4602      	mov	r2, r0
 8001112:	460b      	mov	r3, r1
 8001114:	4924      	ldr	r1, [pc, #144]	; (80011a8 <main+0x1b0>)
 8001116:	e9c1 2300 	strd	r2, r3, [r1]
	  pulsewithfreq=busClock/tim1Arr;
 800111a:	4b14      	ldr	r3, [pc, #80]	; (800116c <main+0x174>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <main+0x1a8>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	4a21      	ldr	r2, [pc, #132]	; (80011ac <main+0x1b4>)
 8001128:	6013      	str	r3, [r2, #0]



	  if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800112a:	210a      	movs	r1, #10
 800112c:	481a      	ldr	r0, [pc, #104]	; (8001198 <main+0x1a0>)
 800112e:	f000 fd97 	bl	8001c60 <HAL_ADC_PollForConversion>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1ca      	bne.n	80010ce <main+0xd6>
	  voltage = HAL_ADC_GetValue(&hadc1) / (float)RES_12B * V_REF;
 8001138:	4817      	ldr	r0, [pc, #92]	; (8001198 <main+0x1a0>)
 800113a:	f000 fe1c 	bl	8001d76 <HAL_ADC_GetValue>
 800113e:	ee07 0a90 	vmov	s15, r0
 8001142:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001146:	eddf 6a1a 	vldr	s13, [pc, #104]	; 80011b0 <main+0x1b8>
 800114a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800114e:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80011b4 <main+0x1bc>
 8001152:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001156:	4b18      	ldr	r3, [pc, #96]	; (80011b8 <main+0x1c0>)
 8001158:	edc3 7a00 	vstr	s15, [r3]
	  HAL_ADC_Start(&hadc1);
 800115c:	480e      	ldr	r0, [pc, #56]	; (8001198 <main+0x1a0>)
 800115e:	f000 fcad 	bl	8001abc <HAL_ADC_Start>
	  tim1Pscaler=htim1.Instance->PSC;
 8001162:	e7b4      	b.n	80010ce <main+0xd6>
 8001164:	20000298 	.word	0x20000298
 8001168:	2000029c 	.word	0x2000029c
 800116c:	200002a4 	.word	0x200002a4
 8001170:	00f42400 	.word	0x00f42400
 8001174:	200002bc 	.word	0x200002bc
 8001178:	007a1200 	.word	0x007a1200
 800117c:	200002c0 	.word	0x200002c0
 8001180:	200002c8 	.word	0x200002c8
 8001184:	200002c4 	.word	0x200002c4
 8001188:	200002d0 	.word	0x200002d0
 800118c:	3ff00000 	.word	0x3ff00000
 8001190:	200002d8 	.word	0x200002d8
 8001194:	2000024c 	.word	0x2000024c
 8001198:	20000204 	.word	0x20000204
 800119c:	200002a0 	.word	0x200002a0
 80011a0:	200002a8 	.word	0x200002a8
 80011a4:	200002ac 	.word	0x200002ac
 80011a8:	200002b0 	.word	0x200002b0
 80011ac:	200002b8 	.word	0x200002b8
 80011b0:	45800000 	.word	0x45800000
 80011b4:	40533333 	.word	0x40533333
 80011b8:	20000294 	.word	0x20000294

080011bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b094      	sub	sp, #80	; 0x50
 80011c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011c2:	f107 0320 	add.w	r3, r7, #32
 80011c6:	2230      	movs	r2, #48	; 0x30
 80011c8:	2100      	movs	r1, #0
 80011ca:	4618      	mov	r0, r3
 80011cc:	f002 fdac 	bl	8003d28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011d0:	f107 030c 	add.w	r3, r7, #12
 80011d4:	2200      	movs	r2, #0
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	605a      	str	r2, [r3, #4]
 80011da:	609a      	str	r2, [r3, #8]
 80011dc:	60da      	str	r2, [r3, #12]
 80011de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e0:	2300      	movs	r3, #0
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	4b22      	ldr	r3, [pc, #136]	; (8001270 <SystemClock_Config+0xb4>)
 80011e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e8:	4a21      	ldr	r2, [pc, #132]	; (8001270 <SystemClock_Config+0xb4>)
 80011ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ee:	6413      	str	r3, [r2, #64]	; 0x40
 80011f0:	4b1f      	ldr	r3, [pc, #124]	; (8001270 <SystemClock_Config+0xb4>)
 80011f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f8:	60bb      	str	r3, [r7, #8]
 80011fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011fc:	2300      	movs	r3, #0
 80011fe:	607b      	str	r3, [r7, #4]
 8001200:	4b1c      	ldr	r3, [pc, #112]	; (8001274 <SystemClock_Config+0xb8>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	4a1b      	ldr	r2, [pc, #108]	; (8001274 <SystemClock_Config+0xb8>)
 8001206:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800120a:	6013      	str	r3, [r2, #0]
 800120c:	4b19      	ldr	r3, [pc, #100]	; (8001274 <SystemClock_Config+0xb8>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001214:	607b      	str	r3, [r7, #4]
 8001216:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001218:	2302      	movs	r3, #2
 800121a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800121c:	2301      	movs	r3, #1
 800121e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001220:	2310      	movs	r3, #16
 8001222:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001224:	2300      	movs	r3, #0
 8001226:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001228:	f107 0320 	add.w	r3, r7, #32
 800122c:	4618      	mov	r0, r3
 800122e:	f001 fa7b 	bl	8002728 <HAL_RCC_OscConfig>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8001238:	f000 f980 	bl	800153c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800123c:	230f      	movs	r3, #15
 800123e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001240:	2300      	movs	r3, #0
 8001242:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001244:	2300      	movs	r3, #0
 8001246:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001248:	2300      	movs	r3, #0
 800124a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800124c:	2300      	movs	r3, #0
 800124e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001250:	f107 030c 	add.w	r3, r7, #12
 8001254:	2100      	movs	r1, #0
 8001256:	4618      	mov	r0, r3
 8001258:	f001 fcde 	bl	8002c18 <HAL_RCC_ClockConfig>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001262:	f000 f96b 	bl	800153c <Error_Handler>
  }
}
 8001266:	bf00      	nop
 8001268:	3750      	adds	r7, #80	; 0x50
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800
 8001274:	40007000 	.word	0x40007000

08001278 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800127e:	463b      	mov	r3, r7
 8001280:	2200      	movs	r2, #0
 8001282:	601a      	str	r2, [r3, #0]
 8001284:	605a      	str	r2, [r3, #4]
 8001286:	609a      	str	r2, [r3, #8]
 8001288:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800128a:	4b21      	ldr	r3, [pc, #132]	; (8001310 <MX_ADC1_Init+0x98>)
 800128c:	4a21      	ldr	r2, [pc, #132]	; (8001314 <MX_ADC1_Init+0x9c>)
 800128e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001290:	4b1f      	ldr	r3, [pc, #124]	; (8001310 <MX_ADC1_Init+0x98>)
 8001292:	2200      	movs	r2, #0
 8001294:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001296:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <MX_ADC1_Init+0x98>)
 8001298:	2200      	movs	r2, #0
 800129a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800129c:	4b1c      	ldr	r3, [pc, #112]	; (8001310 <MX_ADC1_Init+0x98>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012a2:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <MX_ADC1_Init+0x98>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012a8:	4b19      	ldr	r3, [pc, #100]	; (8001310 <MX_ADC1_Init+0x98>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012b0:	4b17      	ldr	r3, [pc, #92]	; (8001310 <MX_ADC1_Init+0x98>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012b6:	4b16      	ldr	r3, [pc, #88]	; (8001310 <MX_ADC1_Init+0x98>)
 80012b8:	4a17      	ldr	r2, [pc, #92]	; (8001318 <MX_ADC1_Init+0xa0>)
 80012ba:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012bc:	4b14      	ldr	r3, [pc, #80]	; (8001310 <MX_ADC1_Init+0x98>)
 80012be:	2200      	movs	r2, #0
 80012c0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80012c2:	4b13      	ldr	r3, [pc, #76]	; (8001310 <MX_ADC1_Init+0x98>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012c8:	4b11      	ldr	r3, [pc, #68]	; (8001310 <MX_ADC1_Init+0x98>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012d0:	4b0f      	ldr	r3, [pc, #60]	; (8001310 <MX_ADC1_Init+0x98>)
 80012d2:	2201      	movs	r2, #1
 80012d4:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80012d6:	480e      	ldr	r0, [pc, #56]	; (8001310 <MX_ADC1_Init+0x98>)
 80012d8:	f000 fbac 	bl	8001a34 <HAL_ADC_Init>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d001      	beq.n	80012e6 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80012e2:	f000 f92b 	bl	800153c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80012e6:	2300      	movs	r3, #0
 80012e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80012ea:	2301      	movs	r3, #1
 80012ec:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80012ee:	2307      	movs	r3, #7
 80012f0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012f2:	463b      	mov	r3, r7
 80012f4:	4619      	mov	r1, r3
 80012f6:	4806      	ldr	r0, [pc, #24]	; (8001310 <MX_ADC1_Init+0x98>)
 80012f8:	f000 fd4a 	bl	8001d90 <HAL_ADC_ConfigChannel>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001302:	f000 f91b 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001306:	bf00      	nop
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	20000204 	.word	0x20000204
 8001314:	40012000 	.word	0x40012000
 8001318:	0f000001 	.word	0x0f000001

0800131c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b092      	sub	sp, #72	; 0x48
 8001320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001322:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800132c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]
 800133c:	615a      	str	r2, [r3, #20]
 800133e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	2220      	movs	r2, #32
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f002 fcee 	bl	8003d28 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800134c:	4b34      	ldr	r3, [pc, #208]	; (8001420 <MX_TIM1_Init+0x104>)
 800134e:	4a35      	ldr	r2, [pc, #212]	; (8001424 <MX_TIM1_Init+0x108>)
 8001350:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1600-1;
 8001352:	4b33      	ldr	r3, [pc, #204]	; (8001420 <MX_TIM1_Init+0x104>)
 8001354:	f240 623f 	movw	r2, #1599	; 0x63f
 8001358:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800135a:	4b31      	ldr	r3, [pc, #196]	; (8001420 <MX_TIM1_Init+0x104>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2500-1;
 8001360:	4b2f      	ldr	r3, [pc, #188]	; (8001420 <MX_TIM1_Init+0x104>)
 8001362:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001366:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001368:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <MX_TIM1_Init+0x104>)
 800136a:	2200      	movs	r2, #0
 800136c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800136e:	4b2c      	ldr	r3, [pc, #176]	; (8001420 <MX_TIM1_Init+0x104>)
 8001370:	2200      	movs	r2, #0
 8001372:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001374:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <MX_TIM1_Init+0x104>)
 8001376:	2280      	movs	r2, #128	; 0x80
 8001378:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800137a:	4829      	ldr	r0, [pc, #164]	; (8001420 <MX_TIM1_Init+0x104>)
 800137c:	f001 fe04 	bl	8002f88 <HAL_TIM_PWM_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001386:	f000 f8d9 	bl	800153c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800138a:	2300      	movs	r3, #0
 800138c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001392:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001396:	4619      	mov	r1, r3
 8001398:	4821      	ldr	r0, [pc, #132]	; (8001420 <MX_TIM1_Init+0x104>)
 800139a:	f002 fbb9 	bl	8003b10 <HAL_TIMEx_MasterConfigSynchronization>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80013a4:	f000 f8ca 	bl	800153c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013a8:	2360      	movs	r3, #96	; 0x60
 80013aa:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1250;
 80013ac:	f240 43e2 	movw	r3, #1250	; 0x4e2
 80013b0:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013b2:	2300      	movs	r3, #0
 80013b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013b6:	2300      	movs	r3, #0
 80013b8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ba:	2300      	movs	r3, #0
 80013bc:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013be:	2300      	movs	r3, #0
 80013c0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013ca:	2200      	movs	r2, #0
 80013cc:	4619      	mov	r1, r3
 80013ce:	4814      	ldr	r0, [pc, #80]	; (8001420 <MX_TIM1_Init+0x104>)
 80013d0:	f002 f848 	bl	8003464 <HAL_TIM_PWM_ConfigChannel>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80013da:	f000 f8af 	bl	800153c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013de:	2300      	movs	r3, #0
 80013e0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013e2:	2300      	movs	r3, #0
 80013e4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013e6:	2300      	movs	r3, #0
 80013e8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013ea:	2300      	movs	r3, #0
 80013ec:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80013f6:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013f8:	2300      	movs	r3, #0
 80013fa:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013fc:	1d3b      	adds	r3, r7, #4
 80013fe:	4619      	mov	r1, r3
 8001400:	4807      	ldr	r0, [pc, #28]	; (8001420 <MX_TIM1_Init+0x104>)
 8001402:	f002 fc01 	bl	8003c08 <HAL_TIMEx_ConfigBreakDeadTime>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800140c:	f000 f896 	bl	800153c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001410:	4803      	ldr	r0, [pc, #12]	; (8001420 <MX_TIM1_Init+0x104>)
 8001412:	f000 f92d 	bl	8001670 <HAL_TIM_MspPostInit>

}
 8001416:	bf00      	nop
 8001418:	3748      	adds	r7, #72	; 0x48
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	2000024c 	.word	0x2000024c
 8001424:	40010000 	.word	0x40010000

08001428 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001428:	b480      	push	{r7}
 800142a:	b087      	sub	sp, #28
 800142c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	4a24      	ldr	r2, [pc, #144]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001438:	f043 0304 	orr.w	r3, r3, #4
 800143c:	6313      	str	r3, [r2, #48]	; 0x30
 800143e:	4b22      	ldr	r3, [pc, #136]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001442:	f003 0304 	and.w	r3, r3, #4
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800144a:	2300      	movs	r3, #0
 800144c:	613b      	str	r3, [r7, #16]
 800144e:	4b1e      	ldr	r3, [pc, #120]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001452:	4a1d      	ldr	r2, [pc, #116]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001454:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001458:	6313      	str	r3, [r2, #48]	; 0x30
 800145a:	4b1b      	ldr	r3, [pc, #108]	; (80014c8 <MX_GPIO_Init+0xa0>)
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001462:	613b      	str	r3, [r7, #16]
 8001464:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	60fb      	str	r3, [r7, #12]
 800146a:	4b17      	ldr	r3, [pc, #92]	; (80014c8 <MX_GPIO_Init+0xa0>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a16      	ldr	r2, [pc, #88]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001470:	f043 0301 	orr.w	r3, r3, #1
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	60fb      	str	r3, [r7, #12]
 8001480:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	60bb      	str	r3, [r7, #8]
 8001486:	4b10      	ldr	r3, [pc, #64]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a0f      	ldr	r2, [pc, #60]	; (80014c8 <MX_GPIO_Init+0xa0>)
 800148c:	f043 0310 	orr.w	r3, r3, #16
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b0d      	ldr	r3, [pc, #52]	; (80014c8 <MX_GPIO_Init+0xa0>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0310 	and.w	r3, r3, #16
 800149a:	60bb      	str	r3, [r7, #8]
 800149c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	607b      	str	r3, [r7, #4]
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <MX_GPIO_Init+0xa0>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a08      	ldr	r2, [pc, #32]	; (80014c8 <MX_GPIO_Init+0xa0>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b06      	ldr	r3, [pc, #24]	; (80014c8 <MX_GPIO_Init+0xa0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0302 	and.w	r3, r3, #2
 80014b6:	607b      	str	r3, [r7, #4]
 80014b8:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80014ba:	bf00      	nop
 80014bc:	371c      	adds	r7, #28
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	40023800 	.word	0x40023800

080014cc <HAL_TIM_PWM_PulseFinishedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80014cc:	b480      	push	{r7}
 80014ce:	b083      	sub	sp, #12
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
	if (softCounter >= 15)
 80014d4:	4b0a      	ldr	r3, [pc, #40]	; (8001500 <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	2b0e      	cmp	r3, #14
 80014dc:	d902      	bls.n	80014e4 <HAL_TIM_PWM_PulseFinishedCallback+0x18>
		softCounter = 1;
 80014de:	4b08      	ldr	r3, [pc, #32]	; (8001500 <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 80014e0:	2201      	movs	r2, #1
 80014e2:	701a      	strb	r2, [r3, #0]

	softCounter++;
 80014e4:	4b06      	ldr	r3, [pc, #24]	; (8001500 <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	3301      	adds	r3, #1
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	4b04      	ldr	r3, [pc, #16]	; (8001500 <HAL_TIM_PWM_PulseFinishedCallback+0x34>)
 80014f0:	701a      	strb	r2, [r3, #0]
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000000 	.word	0x20000000

08001504 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
	if (softCounter >= 15)
 800150c:	4b0a      	ldr	r3, [pc, #40]	; (8001538 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	b2db      	uxtb	r3, r3
 8001512:	2b0e      	cmp	r3, #14
 8001514:	d902      	bls.n	800151c <HAL_TIM_PeriodElapsedCallback+0x18>
		softCounter = 5;
 8001516:	4b08      	ldr	r3, [pc, #32]	; (8001538 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001518:	2205      	movs	r2, #5
 800151a:	701a      	strb	r2, [r3, #0]

	softCounter++;
 800151c:	4b06      	ldr	r3, [pc, #24]	; (8001538 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	3301      	adds	r3, #1
 8001524:	b2da      	uxtb	r2, r3
 8001526:	4b04      	ldr	r3, [pc, #16]	; (8001538 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001528:	701a      	strb	r2, [r3, #0]
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	20000000 	.word	0x20000000

0800153c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001540:	b672      	cpsid	i
}
 8001542:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001544:	e7fe      	b.n	8001544 <Error_Handler+0x8>
	...

08001548 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800154e:	2300      	movs	r3, #0
 8001550:	607b      	str	r3, [r7, #4]
 8001552:	4b10      	ldr	r3, [pc, #64]	; (8001594 <HAL_MspInit+0x4c>)
 8001554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001556:	4a0f      	ldr	r2, [pc, #60]	; (8001594 <HAL_MspInit+0x4c>)
 8001558:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800155c:	6453      	str	r3, [r2, #68]	; 0x44
 800155e:	4b0d      	ldr	r3, [pc, #52]	; (8001594 <HAL_MspInit+0x4c>)
 8001560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	603b      	str	r3, [r7, #0]
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_MspInit+0x4c>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	4a08      	ldr	r2, [pc, #32]	; (8001594 <HAL_MspInit+0x4c>)
 8001574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001578:	6413      	str	r3, [r2, #64]	; 0x40
 800157a:	4b06      	ldr	r3, [pc, #24]	; (8001594 <HAL_MspInit+0x4c>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	bf00      	nop
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001590:	4770      	bx	lr
 8001592:	bf00      	nop
 8001594:	40023800 	.word	0x40023800

08001598 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b08a      	sub	sp, #40	; 0x28
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a0:	f107 0314 	add.w	r3, r7, #20
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
 80015a8:	605a      	str	r2, [r3, #4]
 80015aa:	609a      	str	r2, [r3, #8]
 80015ac:	60da      	str	r2, [r3, #12]
 80015ae:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	4a17      	ldr	r2, [pc, #92]	; (8001614 <HAL_ADC_MspInit+0x7c>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d127      	bne.n	800160a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015ba:	2300      	movs	r3, #0
 80015bc:	613b      	str	r3, [r7, #16]
 80015be:	4b16      	ldr	r3, [pc, #88]	; (8001618 <HAL_ADC_MspInit+0x80>)
 80015c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015c2:	4a15      	ldr	r2, [pc, #84]	; (8001618 <HAL_ADC_MspInit+0x80>)
 80015c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80015c8:	6453      	str	r3, [r2, #68]	; 0x44
 80015ca:	4b13      	ldr	r3, [pc, #76]	; (8001618 <HAL_ADC_MspInit+0x80>)
 80015cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015d2:	613b      	str	r3, [r7, #16]
 80015d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015d6:	2300      	movs	r3, #0
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	4b0f      	ldr	r3, [pc, #60]	; (8001618 <HAL_ADC_MspInit+0x80>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015de:	4a0e      	ldr	r2, [pc, #56]	; (8001618 <HAL_ADC_MspInit+0x80>)
 80015e0:	f043 0301 	orr.w	r3, r3, #1
 80015e4:	6313      	str	r3, [r2, #48]	; 0x30
 80015e6:	4b0c      	ldr	r3, [pc, #48]	; (8001618 <HAL_ADC_MspInit+0x80>)
 80015e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ea:	f003 0301 	and.w	r3, r3, #1
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80015f2:	2301      	movs	r3, #1
 80015f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015f6:	2303      	movs	r3, #3
 80015f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	4619      	mov	r1, r3
 8001604:	4805      	ldr	r0, [pc, #20]	; (800161c <HAL_ADC_MspInit+0x84>)
 8001606:	f000 fef3 	bl	80023f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800160a:	bf00      	nop
 800160c:	3728      	adds	r7, #40	; 0x28
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40012000 	.word	0x40012000
 8001618:	40023800 	.word	0x40023800
 800161c:	40020000 	.word	0x40020000

08001620 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a0e      	ldr	r2, [pc, #56]	; (8001668 <HAL_TIM_PWM_MspInit+0x48>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d115      	bne.n	800165e <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b0d      	ldr	r3, [pc, #52]	; (800166c <HAL_TIM_PWM_MspInit+0x4c>)
 8001638:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800163a:	4a0c      	ldr	r2, [pc, #48]	; (800166c <HAL_TIM_PWM_MspInit+0x4c>)
 800163c:	f043 0301 	orr.w	r3, r3, #1
 8001640:	6453      	str	r3, [r2, #68]	; 0x44
 8001642:	4b0a      	ldr	r3, [pc, #40]	; (800166c <HAL_TIM_PWM_MspInit+0x4c>)
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	f003 0301 	and.w	r3, r3, #1
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800164e:	2200      	movs	r2, #0
 8001650:	2100      	movs	r1, #0
 8001652:	2019      	movs	r0, #25
 8001654:	f000 fe95 	bl	8002382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001658:	2019      	movs	r0, #25
 800165a:	f000 feae 	bl	80023ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800165e:	bf00      	nop
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	40010000 	.word	0x40010000
 800166c:	40023800 	.word	0x40023800

08001670 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b088      	sub	sp, #32
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 030c 	add.w	r3, r7, #12
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a12      	ldr	r2, [pc, #72]	; (80016d8 <HAL_TIM_MspPostInit+0x68>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d11e      	bne.n	80016d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	60bb      	str	r3, [r7, #8]
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <HAL_TIM_MspPostInit+0x6c>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800169a:	4a10      	ldr	r2, [pc, #64]	; (80016dc <HAL_TIM_MspPostInit+0x6c>)
 800169c:	f043 0310 	orr.w	r3, r3, #16
 80016a0:	6313      	str	r3, [r2, #48]	; 0x30
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <HAL_TIM_MspPostInit+0x6c>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	f003 0310 	and.w	r3, r3, #16
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80016ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80016b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b4:	2302      	movs	r3, #2
 80016b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b8:	2300      	movs	r3, #0
 80016ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016bc:	2300      	movs	r3, #0
 80016be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80016c0:	2301      	movs	r3, #1
 80016c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016c4:	f107 030c 	add.w	r3, r7, #12
 80016c8:	4619      	mov	r1, r3
 80016ca:	4805      	ldr	r0, [pc, #20]	; (80016e0 <HAL_TIM_MspPostInit+0x70>)
 80016cc:	f000 fe90 	bl	80023f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80016d0:	bf00      	nop
 80016d2:	3720      	adds	r7, #32
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40010000 	.word	0x40010000
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40021000 	.word	0x40021000

080016e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016e8:	e7fe      	b.n	80016e8 <NMI_Handler+0x4>

080016ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016ea:	b480      	push	{r7}
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ee:	e7fe      	b.n	80016ee <HardFault_Handler+0x4>

080016f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f4:	e7fe      	b.n	80016f4 <MemManage_Handler+0x4>

080016f6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f6:	b480      	push	{r7}
 80016f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016fa:	e7fe      	b.n	80016fa <BusFault_Handler+0x4>

080016fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001700:	e7fe      	b.n	8001700 <UsageFault_Handler+0x4>

08001702 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001702:	b480      	push	{r7}
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001706:	bf00      	nop
 8001708:	46bd      	mov	sp, r7
 800170a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170e:	4770      	bx	lr

08001710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001730:	f000 f960 	bl	80019f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001734:	bf00      	nop
 8001736:	bd80      	pop	{r7, pc}

08001738 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800173c:	4802      	ldr	r0, [pc, #8]	; (8001748 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800173e:	f001 fd89 	bl	8003254 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	2000024c 	.word	0x2000024c

0800174c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  return 1;
 8001750:	2301      	movs	r3, #1
}
 8001752:	4618      	mov	r0, r3
 8001754:	46bd      	mov	sp, r7
 8001756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175a:	4770      	bx	lr

0800175c <_kill>:

int _kill(int pid, int sig)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001766:	f002 fab5 	bl	8003cd4 <__errno>
 800176a:	4603      	mov	r3, r0
 800176c:	2216      	movs	r2, #22
 800176e:	601a      	str	r2, [r3, #0]
  return -1;
 8001770:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001774:	4618      	mov	r0, r3
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}

0800177c <_exit>:

void _exit (int status)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001784:	f04f 31ff 	mov.w	r1, #4294967295
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f7ff ffe7 	bl	800175c <_kill>
  while (1) {}    /* Make sure we hang here */
 800178e:	e7fe      	b.n	800178e <_exit+0x12>

08001790 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	60f8      	str	r0, [r7, #12]
 8001798:	60b9      	str	r1, [r7, #8]
 800179a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	e00a      	b.n	80017b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80017a2:	f3af 8000 	nop.w
 80017a6:	4601      	mov	r1, r0
 80017a8:	68bb      	ldr	r3, [r7, #8]
 80017aa:	1c5a      	adds	r2, r3, #1
 80017ac:	60ba      	str	r2, [r7, #8]
 80017ae:	b2ca      	uxtb	r2, r1
 80017b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	3301      	adds	r3, #1
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	429a      	cmp	r2, r3
 80017be:	dbf0      	blt.n	80017a2 <_read+0x12>
  }

  return len;
 80017c0:	687b      	ldr	r3, [r7, #4]
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	3718      	adds	r7, #24
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}

080017ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017ca:	b580      	push	{r7, lr}
 80017cc:	b086      	sub	sp, #24
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	60f8      	str	r0, [r7, #12]
 80017d2:	60b9      	str	r1, [r7, #8]
 80017d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017d6:	2300      	movs	r3, #0
 80017d8:	617b      	str	r3, [r7, #20]
 80017da:	e009      	b.n	80017f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017dc:	68bb      	ldr	r3, [r7, #8]
 80017de:	1c5a      	adds	r2, r3, #1
 80017e0:	60ba      	str	r2, [r7, #8]
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	3301      	adds	r3, #1
 80017ee:	617b      	str	r3, [r7, #20]
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	429a      	cmp	r2, r3
 80017f6:	dbf1      	blt.n	80017dc <_write+0x12>
  }
  return len;
 80017f8:	687b      	ldr	r3, [r7, #4]
}
 80017fa:	4618      	mov	r0, r3
 80017fc:	3718      	adds	r7, #24
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd80      	pop	{r7, pc}

08001802 <_close>:

int _close(int file)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800180a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr

0800181a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800181a:	b480      	push	{r7}
 800181c:	b083      	sub	sp, #12
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800182a:	605a      	str	r2, [r3, #4]
  return 0;
 800182c:	2300      	movs	r3, #0
}
 800182e:	4618      	mov	r0, r3
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr

0800183a <_isatty>:

int _isatty(int file)
{
 800183a:	b480      	push	{r7}
 800183c:	b083      	sub	sp, #12
 800183e:	af00      	add	r7, sp, #0
 8001840:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr

08001850 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800185c:	2300      	movs	r3, #0
}
 800185e:	4618      	mov	r0, r3
 8001860:	3714      	adds	r7, #20
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
	...

0800186c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001874:	4a14      	ldr	r2, [pc, #80]	; (80018c8 <_sbrk+0x5c>)
 8001876:	4b15      	ldr	r3, [pc, #84]	; (80018cc <_sbrk+0x60>)
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001880:	4b13      	ldr	r3, [pc, #76]	; (80018d0 <_sbrk+0x64>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d102      	bne.n	800188e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001888:	4b11      	ldr	r3, [pc, #68]	; (80018d0 <_sbrk+0x64>)
 800188a:	4a12      	ldr	r2, [pc, #72]	; (80018d4 <_sbrk+0x68>)
 800188c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800188e:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <_sbrk+0x64>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4413      	add	r3, r2
 8001896:	693a      	ldr	r2, [r7, #16]
 8001898:	429a      	cmp	r2, r3
 800189a:	d207      	bcs.n	80018ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800189c:	f002 fa1a 	bl	8003cd4 <__errno>
 80018a0:	4603      	mov	r3, r0
 80018a2:	220c      	movs	r2, #12
 80018a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018a6:	f04f 33ff 	mov.w	r3, #4294967295
 80018aa:	e009      	b.n	80018c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018ac:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <_sbrk+0x64>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018b2:	4b07      	ldr	r3, [pc, #28]	; (80018d0 <_sbrk+0x64>)
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4413      	add	r3, r2
 80018ba:	4a05      	ldr	r2, [pc, #20]	; (80018d0 <_sbrk+0x64>)
 80018bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018be:	68fb      	ldr	r3, [r7, #12]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3718      	adds	r7, #24
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	20020000 	.word	0x20020000
 80018cc:	00000400 	.word	0x00000400
 80018d0:	200002e0 	.word	0x200002e0
 80018d4:	200002f8 	.word	0x200002f8

080018d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018dc:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <SystemInit+0x20>)
 80018de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018e2:	4a05      	ldr	r2, [pc, #20]	; (80018f8 <SystemInit+0x20>)
 80018e4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018e8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	e000ed00 	.word	0xe000ed00

080018fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80018fc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001934 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001900:	480d      	ldr	r0, [pc, #52]	; (8001938 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001902:	490e      	ldr	r1, [pc, #56]	; (800193c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001904:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001906:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001908:	e002      	b.n	8001910 <LoopCopyDataInit>

0800190a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800190a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800190c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800190e:	3304      	adds	r3, #4

08001910 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001910:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001912:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001914:	d3f9      	bcc.n	800190a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001916:	4a0b      	ldr	r2, [pc, #44]	; (8001944 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001918:	4c0b      	ldr	r4, [pc, #44]	; (8001948 <LoopFillZerobss+0x26>)
  movs r3, #0
 800191a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800191c:	e001      	b.n	8001922 <LoopFillZerobss>

0800191e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800191e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001920:	3204      	adds	r2, #4

08001922 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001922:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001924:	d3fb      	bcc.n	800191e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001926:	f7ff ffd7 	bl	80018d8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800192a:	f002 f9d9 	bl	8003ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800192e:	f7ff fb63 	bl	8000ff8 <main>
  bx  lr    
 8001932:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001934:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001938:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800193c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001940:	08008af4 	.word	0x08008af4
  ldr r2, =_sbss
 8001944:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001948:	200002f8 	.word	0x200002f8

0800194c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800194c:	e7fe      	b.n	800194c <ADC_IRQHandler>
	...

08001950 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001954:	4b0e      	ldr	r3, [pc, #56]	; (8001990 <HAL_Init+0x40>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a0d      	ldr	r2, [pc, #52]	; (8001990 <HAL_Init+0x40>)
 800195a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800195e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001960:	4b0b      	ldr	r3, [pc, #44]	; (8001990 <HAL_Init+0x40>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a0a      	ldr	r2, [pc, #40]	; (8001990 <HAL_Init+0x40>)
 8001966:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800196a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800196c:	4b08      	ldr	r3, [pc, #32]	; (8001990 <HAL_Init+0x40>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a07      	ldr	r2, [pc, #28]	; (8001990 <HAL_Init+0x40>)
 8001972:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001976:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001978:	2003      	movs	r0, #3
 800197a:	f000 fcf7 	bl	800236c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800197e:	200f      	movs	r0, #15
 8001980:	f000 f808 	bl	8001994 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001984:	f7ff fde0 	bl	8001548 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001988:	2300      	movs	r3, #0
}
 800198a:	4618      	mov	r0, r3
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	40023c00 	.word	0x40023c00

08001994 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800199c:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <HAL_InitTick+0x54>)
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	4b12      	ldr	r3, [pc, #72]	; (80019ec <HAL_InitTick+0x58>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	4619      	mov	r1, r3
 80019a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019aa:	fbb3 f3f1 	udiv	r3, r3, r1
 80019ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b2:	4618      	mov	r0, r3
 80019b4:	f000 fd0f 	bl	80023d6 <HAL_SYSTICK_Config>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d001      	beq.n	80019c2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e00e      	b.n	80019e0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2b0f      	cmp	r3, #15
 80019c6:	d80a      	bhi.n	80019de <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019c8:	2200      	movs	r2, #0
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	f04f 30ff 	mov.w	r0, #4294967295
 80019d0:	f000 fcd7 	bl	8002382 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019d4:	4a06      	ldr	r2, [pc, #24]	; (80019f0 <HAL_InitTick+0x5c>)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019da:	2300      	movs	r3, #0
 80019dc:	e000      	b.n	80019e0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80019de:	2301      	movs	r3, #1
}
 80019e0:	4618      	mov	r0, r3
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000004 	.word	0x20000004
 80019ec:	2000000c 	.word	0x2000000c
 80019f0:	20000008 	.word	0x20000008

080019f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <HAL_IncTick+0x20>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	461a      	mov	r2, r3
 80019fe:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <HAL_IncTick+0x24>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4413      	add	r3, r2
 8001a04:	4a04      	ldr	r2, [pc, #16]	; (8001a18 <HAL_IncTick+0x24>)
 8001a06:	6013      	str	r3, [r2, #0]
}
 8001a08:	bf00      	nop
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	2000000c 	.word	0x2000000c
 8001a18:	200002e4 	.word	0x200002e4

08001a1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a20:	4b03      	ldr	r3, [pc, #12]	; (8001a30 <HAL_GetTick+0x14>)
 8001a22:	681b      	ldr	r3, [r3, #0]
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	200002e4 	.word	0x200002e4

08001a34 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b084      	sub	sp, #16
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e033      	b.n	8001ab2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d109      	bne.n	8001a66 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff fda0 	bl	8001598 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2200      	movs	r2, #0
 8001a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d118      	bne.n	8001aa4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a76:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001a7a:	f023 0302 	bic.w	r3, r3, #2
 8001a7e:	f043 0202 	orr.w	r2, r3, #2
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001a86:	6878      	ldr	r0, [r7, #4]
 8001a88:	f000 faa4 	bl	8001fd4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	f023 0303 	bic.w	r3, r3, #3
 8001a9a:	f043 0201 	orr.w	r2, r3, #1
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	641a      	str	r2, [r3, #64]	; 0x40
 8001aa2:	e001      	b.n	8001aa8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001aa4:	2301      	movs	r3, #1
 8001aa6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b085      	sub	sp, #20
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ace:	2b01      	cmp	r3, #1
 8001ad0:	d101      	bne.n	8001ad6 <HAL_ADC_Start+0x1a>
 8001ad2:	2302      	movs	r3, #2
 8001ad4:	e0b2      	b.n	8001c3c <HAL_ADC_Start+0x180>
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d018      	beq.n	8001b1e <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	689a      	ldr	r2, [r3, #8]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f042 0201 	orr.w	r2, r2, #1
 8001afa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001afc:	4b52      	ldr	r3, [pc, #328]	; (8001c48 <HAL_ADC_Start+0x18c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a52      	ldr	r2, [pc, #328]	; (8001c4c <HAL_ADC_Start+0x190>)
 8001b02:	fba2 2303 	umull	r2, r3, r2, r3
 8001b06:	0c9a      	lsrs	r2, r3, #18
 8001b08:	4613      	mov	r3, r2
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	4413      	add	r3, r2
 8001b0e:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b10:	e002      	b.n	8001b18 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001b12:	68bb      	ldr	r3, [r7, #8]
 8001b14:	3b01      	subs	r3, #1
 8001b16:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d1f9      	bne.n	8001b12 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d17a      	bne.n	8001c22 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b30:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001b34:	f023 0301 	bic.w	r3, r3, #1
 8001b38:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d007      	beq.n	8001b5e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b52:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b56:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b66:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b6a:	d106      	bne.n	8001b7a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b70:	f023 0206 	bic.w	r2, r3, #6
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	645a      	str	r2, [r3, #68]	; 0x44
 8001b78:	e002      	b.n	8001b80 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b88:	4b31      	ldr	r3, [pc, #196]	; (8001c50 <HAL_ADC_Start+0x194>)
 8001b8a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001b94:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f003 031f 	and.w	r3, r3, #31
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d12a      	bne.n	8001bf8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a2b      	ldr	r2, [pc, #172]	; (8001c54 <HAL_ADC_Start+0x198>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d015      	beq.n	8001bd8 <HAL_ADC_Start+0x11c>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a29      	ldr	r2, [pc, #164]	; (8001c58 <HAL_ADC_Start+0x19c>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d105      	bne.n	8001bc2 <HAL_ADC_Start+0x106>
 8001bb6:	4b26      	ldr	r3, [pc, #152]	; (8001c50 <HAL_ADC_Start+0x194>)
 8001bb8:	685b      	ldr	r3, [r3, #4]
 8001bba:	f003 031f 	and.w	r3, r3, #31
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00a      	beq.n	8001bd8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	4a25      	ldr	r2, [pc, #148]	; (8001c5c <HAL_ADC_Start+0x1a0>)
 8001bc8:	4293      	cmp	r3, r2
 8001bca:	d136      	bne.n	8001c3a <HAL_ADC_Start+0x17e>
 8001bcc:	4b20      	ldr	r3, [pc, #128]	; (8001c50 <HAL_ADC_Start+0x194>)
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f003 0310 	and.w	r3, r3, #16
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d130      	bne.n	8001c3a <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	689b      	ldr	r3, [r3, #8]
 8001bde:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d129      	bne.n	8001c3a <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	689a      	ldr	r2, [r3, #8]
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001bf4:	609a      	str	r2, [r3, #8]
 8001bf6:	e020      	b.n	8001c3a <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4a15      	ldr	r2, [pc, #84]	; (8001c54 <HAL_ADC_Start+0x198>)
 8001bfe:	4293      	cmp	r3, r2
 8001c00:	d11b      	bne.n	8001c3a <HAL_ADC_Start+0x17e>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	689b      	ldr	r3, [r3, #8]
 8001c08:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d114      	bne.n	8001c3a <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	689a      	ldr	r2, [r3, #8]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	e00b      	b.n	8001c3a <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c26:	f043 0210 	orr.w	r2, r3, #16
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c32:	f043 0201 	orr.w	r2, r3, #1
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8001c3a:	2300      	movs	r3, #0
}
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	3714      	adds	r7, #20
 8001c40:	46bd      	mov	sp, r7
 8001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c46:	4770      	bx	lr
 8001c48:	20000004 	.word	0x20000004
 8001c4c:	431bde83 	.word	0x431bde83
 8001c50:	40012300 	.word	0x40012300
 8001c54:	40012000 	.word	0x40012000
 8001c58:	40012100 	.word	0x40012100
 8001c5c:	40012200 	.word	0x40012200

08001c60 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b084      	sub	sp, #16
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
 8001c68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	689b      	ldr	r3, [r3, #8]
 8001c74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c7c:	d113      	bne.n	8001ca6 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001c88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c8c:	d10b      	bne.n	8001ca6 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	f043 0220 	orr.w	r2, r3, #32
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001ca2:	2301      	movs	r3, #1
 8001ca4:	e063      	b.n	8001d6e <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001ca6:	f7ff feb9 	bl	8001a1c <HAL_GetTick>
 8001caa:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cac:	e021      	b.n	8001cf2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb4:	d01d      	beq.n	8001cf2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001cb6:	683b      	ldr	r3, [r7, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d007      	beq.n	8001ccc <HAL_ADC_PollForConversion+0x6c>
 8001cbc:	f7ff feae 	bl	8001a1c <HAL_GetTick>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	1ad3      	subs	r3, r2, r3
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d212      	bcs.n	8001cf2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f003 0302 	and.w	r3, r3, #2
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d00b      	beq.n	8001cf2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cde:	f043 0204 	orr.w	r2, r3, #4
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2200      	movs	r2, #0
 8001cea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e03d      	b.n	8001d6e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d1d6      	bne.n	8001cae <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f06f 0212 	mvn.w	r2, #18
 8001d08:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d123      	bne.n	8001d6c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d11f      	bne.n	8001d6c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d32:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d006      	beq.n	8001d48 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d111      	bne.n	8001d6c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d105      	bne.n	8001d6c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d64:	f043 0201 	orr.w	r2, r3, #1
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3710      	adds	r7, #16
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001d76:	b480      	push	{r7}
 8001d78:	b083      	sub	sp, #12
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	370c      	adds	r7, #12
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b085      	sub	sp, #20
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d101      	bne.n	8001dac <HAL_ADC_ConfigChannel+0x1c>
 8001da8:	2302      	movs	r3, #2
 8001daa:	e105      	b.n	8001fb8 <HAL_ADC_ConfigChannel+0x228>
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	2b09      	cmp	r3, #9
 8001dba:	d925      	bls.n	8001e08 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	68d9      	ldr	r1, [r3, #12]
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	b29b      	uxth	r3, r3
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4613      	mov	r3, r2
 8001dcc:	005b      	lsls	r3, r3, #1
 8001dce:	4413      	add	r3, r2
 8001dd0:	3b1e      	subs	r3, #30
 8001dd2:	2207      	movs	r2, #7
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43da      	mvns	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	400a      	ands	r2, r1
 8001de0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	68d9      	ldr	r1, [r3, #12]
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	b29b      	uxth	r3, r3
 8001df2:	4618      	mov	r0, r3
 8001df4:	4603      	mov	r3, r0
 8001df6:	005b      	lsls	r3, r3, #1
 8001df8:	4403      	add	r3, r0
 8001dfa:	3b1e      	subs	r3, #30
 8001dfc:	409a      	lsls	r2, r3
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	430a      	orrs	r2, r1
 8001e04:	60da      	str	r2, [r3, #12]
 8001e06:	e022      	b.n	8001e4e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	6919      	ldr	r1, [r3, #16]
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	461a      	mov	r2, r3
 8001e16:	4613      	mov	r3, r2
 8001e18:	005b      	lsls	r3, r3, #1
 8001e1a:	4413      	add	r3, r2
 8001e1c:	2207      	movs	r2, #7
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43da      	mvns	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	400a      	ands	r2, r1
 8001e2a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6919      	ldr	r1, [r3, #16]
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	689a      	ldr	r2, [r3, #8]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	4603      	mov	r3, r0
 8001e40:	005b      	lsls	r3, r3, #1
 8001e42:	4403      	add	r3, r0
 8001e44:	409a      	lsls	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	430a      	orrs	r2, r1
 8001e4c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	2b06      	cmp	r3, #6
 8001e54:	d824      	bhi.n	8001ea0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	4613      	mov	r3, r2
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	4413      	add	r3, r2
 8001e66:	3b05      	subs	r3, #5
 8001e68:	221f      	movs	r2, #31
 8001e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6e:	43da      	mvns	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	400a      	ands	r2, r1
 8001e76:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	b29b      	uxth	r3, r3
 8001e84:	4618      	mov	r0, r3
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	685a      	ldr	r2, [r3, #4]
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	4413      	add	r3, r2
 8001e90:	3b05      	subs	r3, #5
 8001e92:	fa00 f203 	lsl.w	r2, r0, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	635a      	str	r2, [r3, #52]	; 0x34
 8001e9e:	e04c      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2b0c      	cmp	r3, #12
 8001ea6:	d824      	bhi.n	8001ef2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685a      	ldr	r2, [r3, #4]
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	3b23      	subs	r3, #35	; 0x23
 8001eba:	221f      	movs	r2, #31
 8001ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec0:	43da      	mvns	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	400a      	ands	r2, r1
 8001ec8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	4613      	mov	r3, r2
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	3b23      	subs	r3, #35	; 0x23
 8001ee4:	fa00 f203 	lsl.w	r2, r0, r3
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	430a      	orrs	r2, r1
 8001eee:	631a      	str	r2, [r3, #48]	; 0x30
 8001ef0:	e023      	b.n	8001f3a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	4613      	mov	r3, r2
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	3b41      	subs	r3, #65	; 0x41
 8001f04:	221f      	movs	r2, #31
 8001f06:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0a:	43da      	mvns	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	400a      	ands	r2, r1
 8001f12:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	4618      	mov	r0, r3
 8001f22:	683b      	ldr	r3, [r7, #0]
 8001f24:	685a      	ldr	r2, [r3, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	4413      	add	r3, r2
 8001f2c:	3b41      	subs	r3, #65	; 0x41
 8001f2e:	fa00 f203 	lsl.w	r2, r0, r3
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	430a      	orrs	r2, r1
 8001f38:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f3a:	4b22      	ldr	r3, [pc, #136]	; (8001fc4 <HAL_ADC_ConfigChannel+0x234>)
 8001f3c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a21      	ldr	r2, [pc, #132]	; (8001fc8 <HAL_ADC_ConfigChannel+0x238>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d109      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x1cc>
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	2b12      	cmp	r3, #18
 8001f4e:	d105      	bne.n	8001f5c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a19      	ldr	r2, [pc, #100]	; (8001fc8 <HAL_ADC_ConfigChannel+0x238>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d123      	bne.n	8001fae <HAL_ADC_ConfigChannel+0x21e>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	2b10      	cmp	r3, #16
 8001f6c:	d003      	beq.n	8001f76 <HAL_ADC_ConfigChannel+0x1e6>
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	2b11      	cmp	r3, #17
 8001f74:	d11b      	bne.n	8001fae <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	2b10      	cmp	r3, #16
 8001f88:	d111      	bne.n	8001fae <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <HAL_ADC_ConfigChannel+0x23c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4a10      	ldr	r2, [pc, #64]	; (8001fd0 <HAL_ADC_ConfigChannel+0x240>)
 8001f90:	fba2 2303 	umull	r2, r3, r2, r3
 8001f94:	0c9a      	lsrs	r2, r3, #18
 8001f96:	4613      	mov	r3, r2
 8001f98:	009b      	lsls	r3, r3, #2
 8001f9a:	4413      	add	r3, r2
 8001f9c:	005b      	lsls	r3, r3, #1
 8001f9e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fa0:	e002      	b.n	8001fa8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001fa2:	68bb      	ldr	r3, [r7, #8]
 8001fa4:	3b01      	subs	r3, #1
 8001fa6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1f9      	bne.n	8001fa2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001fb6:	2300      	movs	r3, #0
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3714      	adds	r7, #20
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr
 8001fc4:	40012300 	.word	0x40012300
 8001fc8:	40012000 	.word	0x40012000
 8001fcc:	20000004 	.word	0x20000004
 8001fd0:	431bde83 	.word	0x431bde83

08001fd4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001fdc:	4b79      	ldr	r3, [pc, #484]	; (80021c4 <ADC_Init+0x1f0>)
 8001fde:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	685a      	ldr	r2, [r3, #4]
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	431a      	orrs	r2, r3
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002008:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	6859      	ldr	r1, [r3, #4]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691b      	ldr	r3, [r3, #16]
 8002014:	021a      	lsls	r2, r3, #8
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	430a      	orrs	r2, r1
 800201c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800202c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	6859      	ldr	r1, [r3, #4]
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	689a      	ldr	r2, [r3, #8]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	430a      	orrs	r2, r1
 800203e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800204e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	6899      	ldr	r1, [r3, #8]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	68da      	ldr	r2, [r3, #12]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	430a      	orrs	r2, r1
 8002060:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002066:	4a58      	ldr	r2, [pc, #352]	; (80021c8 <ADC_Init+0x1f4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d022      	beq.n	80020b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689a      	ldr	r2, [r3, #8]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800207a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	6899      	ldr	r1, [r3, #8]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	430a      	orrs	r2, r1
 800208c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800209c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	6899      	ldr	r1, [r3, #8]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	e00f      	b.n	80020d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	689a      	ldr	r2, [r3, #8]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80020c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	689a      	ldr	r2, [r3, #8]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80020d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0202 	bic.w	r2, r2, #2
 80020e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6899      	ldr	r1, [r3, #8]
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	7e1b      	ldrb	r3, [r3, #24]
 80020ec:	005a      	lsls	r2, r3, #1
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	430a      	orrs	r2, r1
 80020f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d01b      	beq.n	8002138 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	685a      	ldr	r2, [r3, #4]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800210e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	685a      	ldr	r2, [r3, #4]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800211e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	6859      	ldr	r1, [r3, #4]
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212a:	3b01      	subs	r3, #1
 800212c:	035a      	lsls	r2, r3, #13
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	430a      	orrs	r2, r1
 8002134:	605a      	str	r2, [r3, #4]
 8002136:	e007      	b.n	8002148 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	685a      	ldr	r2, [r3, #4]
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002146:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002156:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	3b01      	subs	r3, #1
 8002164:	051a      	lsls	r2, r3, #20
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	430a      	orrs	r2, r1
 800216c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800217c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	6899      	ldr	r1, [r3, #8]
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800218a:	025a      	lsls	r2, r3, #9
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	430a      	orrs	r2, r1
 8002192:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80021a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	6899      	ldr	r1, [r3, #8]
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	695b      	ldr	r3, [r3, #20]
 80021ae:	029a      	lsls	r2, r3, #10
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	430a      	orrs	r2, r1
 80021b6:	609a      	str	r2, [r3, #8]
}
 80021b8:	bf00      	nop
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr
 80021c4:	40012300 	.word	0x40012300
 80021c8:	0f000001 	.word	0x0f000001

080021cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f003 0307 	and.w	r3, r3, #7
 80021da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021dc:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <__NVIC_SetPriorityGrouping+0x44>)
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021e8:	4013      	ands	r3, r2
 80021ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021fe:	4a04      	ldr	r2, [pc, #16]	; (8002210 <__NVIC_SetPriorityGrouping+0x44>)
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	60d3      	str	r3, [r2, #12]
}
 8002204:	bf00      	nop
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	e000ed00 	.word	0xe000ed00

08002214 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002218:	4b04      	ldr	r3, [pc, #16]	; (800222c <__NVIC_GetPriorityGrouping+0x18>)
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	0a1b      	lsrs	r3, r3, #8
 800221e:	f003 0307 	and.w	r3, r3, #7
}
 8002222:	4618      	mov	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	2b00      	cmp	r3, #0
 8002240:	db0b      	blt.n	800225a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	f003 021f 	and.w	r2, r3, #31
 8002248:	4907      	ldr	r1, [pc, #28]	; (8002268 <__NVIC_EnableIRQ+0x38>)
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	095b      	lsrs	r3, r3, #5
 8002250:	2001      	movs	r0, #1
 8002252:	fa00 f202 	lsl.w	r2, r0, r2
 8002256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000e100 	.word	0xe000e100

0800226c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	6039      	str	r1, [r7, #0]
 8002276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227c:	2b00      	cmp	r3, #0
 800227e:	db0a      	blt.n	8002296 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	b2da      	uxtb	r2, r3
 8002284:	490c      	ldr	r1, [pc, #48]	; (80022b8 <__NVIC_SetPriority+0x4c>)
 8002286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228a:	0112      	lsls	r2, r2, #4
 800228c:	b2d2      	uxtb	r2, r2
 800228e:	440b      	add	r3, r1
 8002290:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002294:	e00a      	b.n	80022ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4908      	ldr	r1, [pc, #32]	; (80022bc <__NVIC_SetPriority+0x50>)
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	3b04      	subs	r3, #4
 80022a4:	0112      	lsls	r2, r2, #4
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	440b      	add	r3, r1
 80022aa:	761a      	strb	r2, [r3, #24]
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	e000e100 	.word	0xe000e100
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b089      	sub	sp, #36	; 0x24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	f1c3 0307 	rsb	r3, r3, #7
 80022da:	2b04      	cmp	r3, #4
 80022dc:	bf28      	it	cs
 80022de:	2304      	movcs	r3, #4
 80022e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3304      	adds	r3, #4
 80022e6:	2b06      	cmp	r3, #6
 80022e8:	d902      	bls.n	80022f0 <NVIC_EncodePriority+0x30>
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	3b03      	subs	r3, #3
 80022ee:	e000      	b.n	80022f2 <NVIC_EncodePriority+0x32>
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	f04f 32ff 	mov.w	r2, #4294967295
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43da      	mvns	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	401a      	ands	r2, r3
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002308:	f04f 31ff 	mov.w	r1, #4294967295
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	fa01 f303 	lsl.w	r3, r1, r3
 8002312:	43d9      	mvns	r1, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002318:	4313      	orrs	r3, r2
         );
}
 800231a:	4618      	mov	r0, r3
 800231c:	3724      	adds	r7, #36	; 0x24
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3b01      	subs	r3, #1
 8002334:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002338:	d301      	bcc.n	800233e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800233a:	2301      	movs	r3, #1
 800233c:	e00f      	b.n	800235e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800233e:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <SysTick_Config+0x40>)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3b01      	subs	r3, #1
 8002344:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002346:	210f      	movs	r1, #15
 8002348:	f04f 30ff 	mov.w	r0, #4294967295
 800234c:	f7ff ff8e 	bl	800226c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002350:	4b05      	ldr	r3, [pc, #20]	; (8002368 <SysTick_Config+0x40>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002356:	4b04      	ldr	r3, [pc, #16]	; (8002368 <SysTick_Config+0x40>)
 8002358:	2207      	movs	r2, #7
 800235a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	e000e010 	.word	0xe000e010

0800236c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff ff29 	bl	80021cc <__NVIC_SetPriorityGrouping>
}
 800237a:	bf00      	nop
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002382:	b580      	push	{r7, lr}
 8002384:	b086      	sub	sp, #24
 8002386:	af00      	add	r7, sp, #0
 8002388:	4603      	mov	r3, r0
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	607a      	str	r2, [r7, #4]
 800238e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002394:	f7ff ff3e 	bl	8002214 <__NVIC_GetPriorityGrouping>
 8002398:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	68b9      	ldr	r1, [r7, #8]
 800239e:	6978      	ldr	r0, [r7, #20]
 80023a0:	f7ff ff8e 	bl	80022c0 <NVIC_EncodePriority>
 80023a4:	4602      	mov	r2, r0
 80023a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023aa:	4611      	mov	r1, r2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff ff5d 	bl	800226c <__NVIC_SetPriority>
}
 80023b2:	bf00      	nop
 80023b4:	3718      	adds	r7, #24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	4603      	mov	r3, r0
 80023c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff ff31 	bl	8002230 <__NVIC_EnableIRQ>
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b082      	sub	sp, #8
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff ffa2 	bl	8002328 <SysTick_Config>
 80023e4:	4603      	mov	r3, r0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
	...

080023f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b089      	sub	sp, #36	; 0x24
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
 80023f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023fe:	2300      	movs	r3, #0
 8002400:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002402:	2300      	movs	r3, #0
 8002404:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002406:	2300      	movs	r3, #0
 8002408:	61fb      	str	r3, [r7, #28]
 800240a:	e16b      	b.n	80026e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800240c:	2201      	movs	r2, #1
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	fa02 f303 	lsl.w	r3, r2, r3
 8002414:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	697a      	ldr	r2, [r7, #20]
 800241c:	4013      	ands	r3, r2
 800241e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	429a      	cmp	r2, r3
 8002426:	f040 815a 	bne.w	80026de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f003 0303 	and.w	r3, r3, #3
 8002432:	2b01      	cmp	r3, #1
 8002434:	d005      	beq.n	8002442 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800243e:	2b02      	cmp	r3, #2
 8002440:	d130      	bne.n	80024a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002448:	69fb      	ldr	r3, [r7, #28]
 800244a:	005b      	lsls	r3, r3, #1
 800244c:	2203      	movs	r2, #3
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43db      	mvns	r3, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4013      	ands	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	68da      	ldr	r2, [r3, #12]
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4313      	orrs	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002478:	2201      	movs	r2, #1
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	43db      	mvns	r3, r3
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4013      	ands	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	091b      	lsrs	r3, r3, #4
 800248e:	f003 0201 	and.w	r2, r3, #1
 8002492:	69fb      	ldr	r3, [r7, #28]
 8002494:	fa02 f303 	lsl.w	r3, r2, r3
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	4313      	orrs	r3, r2
 800249c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 0303 	and.w	r3, r3, #3
 80024ac:	2b03      	cmp	r3, #3
 80024ae:	d017      	beq.n	80024e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	2203      	movs	r2, #3
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	4013      	ands	r3, r2
 80024c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	689a      	ldr	r2, [r3, #8]
 80024cc:	69fb      	ldr	r3, [r7, #28]
 80024ce:	005b      	lsls	r3, r3, #1
 80024d0:	fa02 f303 	lsl.w	r3, r2, r3
 80024d4:	69ba      	ldr	r2, [r7, #24]
 80024d6:	4313      	orrs	r3, r2
 80024d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f003 0303 	and.w	r3, r3, #3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d123      	bne.n	8002534 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024ec:	69fb      	ldr	r3, [r7, #28]
 80024ee:	08da      	lsrs	r2, r3, #3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	3208      	adds	r2, #8
 80024f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024fa:	69fb      	ldr	r3, [r7, #28]
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	009b      	lsls	r3, r3, #2
 8002502:	220f      	movs	r2, #15
 8002504:	fa02 f303 	lsl.w	r3, r2, r3
 8002508:	43db      	mvns	r3, r3
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	4013      	ands	r3, r2
 800250e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	691a      	ldr	r2, [r3, #16]
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f003 0307 	and.w	r3, r3, #7
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	4313      	orrs	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	08da      	lsrs	r2, r3, #3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	3208      	adds	r2, #8
 800252e:	69b9      	ldr	r1, [r7, #24]
 8002530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	005b      	lsls	r3, r3, #1
 800253e:	2203      	movs	r2, #3
 8002540:	fa02 f303 	lsl.w	r3, r2, r3
 8002544:	43db      	mvns	r3, r3
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	4013      	ands	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f003 0203 	and.w	r2, r3, #3
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	69ba      	ldr	r2, [r7, #24]
 800255e:	4313      	orrs	r3, r2
 8002560:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002568:	683b      	ldr	r3, [r7, #0]
 800256a:	685b      	ldr	r3, [r3, #4]
 800256c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002570:	2b00      	cmp	r3, #0
 8002572:	f000 80b4 	beq.w	80026de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
 800257a:	4b60      	ldr	r3, [pc, #384]	; (80026fc <HAL_GPIO_Init+0x30c>)
 800257c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257e:	4a5f      	ldr	r2, [pc, #380]	; (80026fc <HAL_GPIO_Init+0x30c>)
 8002580:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002584:	6453      	str	r3, [r2, #68]	; 0x44
 8002586:	4b5d      	ldr	r3, [pc, #372]	; (80026fc <HAL_GPIO_Init+0x30c>)
 8002588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800258a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800258e:	60fb      	str	r3, [r7, #12]
 8002590:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002592:	4a5b      	ldr	r2, [pc, #364]	; (8002700 <HAL_GPIO_Init+0x310>)
 8002594:	69fb      	ldr	r3, [r7, #28]
 8002596:	089b      	lsrs	r3, r3, #2
 8002598:	3302      	adds	r3, #2
 800259a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800259e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025a0:	69fb      	ldr	r3, [r7, #28]
 80025a2:	f003 0303 	and.w	r3, r3, #3
 80025a6:	009b      	lsls	r3, r3, #2
 80025a8:	220f      	movs	r2, #15
 80025aa:	fa02 f303 	lsl.w	r3, r2, r3
 80025ae:	43db      	mvns	r3, r3
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	4013      	ands	r3, r2
 80025b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	4a52      	ldr	r2, [pc, #328]	; (8002704 <HAL_GPIO_Init+0x314>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d02b      	beq.n	8002616 <HAL_GPIO_Init+0x226>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	4a51      	ldr	r2, [pc, #324]	; (8002708 <HAL_GPIO_Init+0x318>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d025      	beq.n	8002612 <HAL_GPIO_Init+0x222>
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	4a50      	ldr	r2, [pc, #320]	; (800270c <HAL_GPIO_Init+0x31c>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d01f      	beq.n	800260e <HAL_GPIO_Init+0x21e>
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4a4f      	ldr	r2, [pc, #316]	; (8002710 <HAL_GPIO_Init+0x320>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d019      	beq.n	800260a <HAL_GPIO_Init+0x21a>
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	4a4e      	ldr	r2, [pc, #312]	; (8002714 <HAL_GPIO_Init+0x324>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d013      	beq.n	8002606 <HAL_GPIO_Init+0x216>
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	4a4d      	ldr	r2, [pc, #308]	; (8002718 <HAL_GPIO_Init+0x328>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d00d      	beq.n	8002602 <HAL_GPIO_Init+0x212>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	4a4c      	ldr	r2, [pc, #304]	; (800271c <HAL_GPIO_Init+0x32c>)
 80025ea:	4293      	cmp	r3, r2
 80025ec:	d007      	beq.n	80025fe <HAL_GPIO_Init+0x20e>
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	4a4b      	ldr	r2, [pc, #300]	; (8002720 <HAL_GPIO_Init+0x330>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d101      	bne.n	80025fa <HAL_GPIO_Init+0x20a>
 80025f6:	2307      	movs	r3, #7
 80025f8:	e00e      	b.n	8002618 <HAL_GPIO_Init+0x228>
 80025fa:	2308      	movs	r3, #8
 80025fc:	e00c      	b.n	8002618 <HAL_GPIO_Init+0x228>
 80025fe:	2306      	movs	r3, #6
 8002600:	e00a      	b.n	8002618 <HAL_GPIO_Init+0x228>
 8002602:	2305      	movs	r3, #5
 8002604:	e008      	b.n	8002618 <HAL_GPIO_Init+0x228>
 8002606:	2304      	movs	r3, #4
 8002608:	e006      	b.n	8002618 <HAL_GPIO_Init+0x228>
 800260a:	2303      	movs	r3, #3
 800260c:	e004      	b.n	8002618 <HAL_GPIO_Init+0x228>
 800260e:	2302      	movs	r3, #2
 8002610:	e002      	b.n	8002618 <HAL_GPIO_Init+0x228>
 8002612:	2301      	movs	r3, #1
 8002614:	e000      	b.n	8002618 <HAL_GPIO_Init+0x228>
 8002616:	2300      	movs	r3, #0
 8002618:	69fa      	ldr	r2, [r7, #28]
 800261a:	f002 0203 	and.w	r2, r2, #3
 800261e:	0092      	lsls	r2, r2, #2
 8002620:	4093      	lsls	r3, r2
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	4313      	orrs	r3, r2
 8002626:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002628:	4935      	ldr	r1, [pc, #212]	; (8002700 <HAL_GPIO_Init+0x310>)
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	089b      	lsrs	r3, r3, #2
 800262e:	3302      	adds	r3, #2
 8002630:	69ba      	ldr	r2, [r7, #24]
 8002632:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002636:	4b3b      	ldr	r3, [pc, #236]	; (8002724 <HAL_GPIO_Init+0x334>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	43db      	mvns	r3, r3
 8002640:	69ba      	ldr	r2, [r7, #24]
 8002642:	4013      	ands	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d003      	beq.n	800265a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002652:	69ba      	ldr	r2, [r7, #24]
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	4313      	orrs	r3, r2
 8002658:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800265a:	4a32      	ldr	r2, [pc, #200]	; (8002724 <HAL_GPIO_Init+0x334>)
 800265c:	69bb      	ldr	r3, [r7, #24]
 800265e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002660:	4b30      	ldr	r3, [pc, #192]	; (8002724 <HAL_GPIO_Init+0x334>)
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d003      	beq.n	8002684 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800267c:	69ba      	ldr	r2, [r7, #24]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	4313      	orrs	r3, r2
 8002682:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002684:	4a27      	ldr	r2, [pc, #156]	; (8002724 <HAL_GPIO_Init+0x334>)
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800268a:	4b26      	ldr	r3, [pc, #152]	; (8002724 <HAL_GPIO_Init+0x334>)
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	43db      	mvns	r3, r3
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	4013      	ands	r3, r2
 8002698:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d003      	beq.n	80026ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80026a6:	69ba      	ldr	r2, [r7, #24]
 80026a8:	693b      	ldr	r3, [r7, #16]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80026ae:	4a1d      	ldr	r2, [pc, #116]	; (8002724 <HAL_GPIO_Init+0x334>)
 80026b0:	69bb      	ldr	r3, [r7, #24]
 80026b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80026b4:	4b1b      	ldr	r3, [pc, #108]	; (8002724 <HAL_GPIO_Init+0x334>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026ba:	693b      	ldr	r3, [r7, #16]
 80026bc:	43db      	mvns	r3, r3
 80026be:	69ba      	ldr	r2, [r7, #24]
 80026c0:	4013      	ands	r3, r2
 80026c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d003      	beq.n	80026d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	4313      	orrs	r3, r2
 80026d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80026d8:	4a12      	ldr	r2, [pc, #72]	; (8002724 <HAL_GPIO_Init+0x334>)
 80026da:	69bb      	ldr	r3, [r7, #24]
 80026dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3301      	adds	r3, #1
 80026e2:	61fb      	str	r3, [r7, #28]
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	2b0f      	cmp	r3, #15
 80026e8:	f67f ae90 	bls.w	800240c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026ec:	bf00      	nop
 80026ee:	bf00      	nop
 80026f0:	3724      	adds	r7, #36	; 0x24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	40023800 	.word	0x40023800
 8002700:	40013800 	.word	0x40013800
 8002704:	40020000 	.word	0x40020000
 8002708:	40020400 	.word	0x40020400
 800270c:	40020800 	.word	0x40020800
 8002710:	40020c00 	.word	0x40020c00
 8002714:	40021000 	.word	0x40021000
 8002718:	40021400 	.word	0x40021400
 800271c:	40021800 	.word	0x40021800
 8002720:	40021c00 	.word	0x40021c00
 8002724:	40013c00 	.word	0x40013c00

08002728 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d101      	bne.n	800273a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002736:	2301      	movs	r3, #1
 8002738:	e267      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0301 	and.w	r3, r3, #1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d075      	beq.n	8002832 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002746:	4b88      	ldr	r3, [pc, #544]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	f003 030c 	and.w	r3, r3, #12
 800274e:	2b04      	cmp	r3, #4
 8002750:	d00c      	beq.n	800276c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002752:	4b85      	ldr	r3, [pc, #532]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800275a:	2b08      	cmp	r3, #8
 800275c:	d112      	bne.n	8002784 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800275e:	4b82      	ldr	r3, [pc, #520]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002766:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800276a:	d10b      	bne.n	8002784 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800276c:	4b7e      	ldr	r3, [pc, #504]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002774:	2b00      	cmp	r3, #0
 8002776:	d05b      	beq.n	8002830 <HAL_RCC_OscConfig+0x108>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d157      	bne.n	8002830 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	e242      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800278c:	d106      	bne.n	800279c <HAL_RCC_OscConfig+0x74>
 800278e:	4b76      	ldr	r3, [pc, #472]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a75      	ldr	r2, [pc, #468]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002794:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002798:	6013      	str	r3, [r2, #0]
 800279a:	e01d      	b.n	80027d8 <HAL_RCC_OscConfig+0xb0>
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80027a4:	d10c      	bne.n	80027c0 <HAL_RCC_OscConfig+0x98>
 80027a6:	4b70      	ldr	r3, [pc, #448]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a6f      	ldr	r2, [pc, #444]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027ac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	4b6d      	ldr	r3, [pc, #436]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	4a6c      	ldr	r2, [pc, #432]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027bc:	6013      	str	r3, [r2, #0]
 80027be:	e00b      	b.n	80027d8 <HAL_RCC_OscConfig+0xb0>
 80027c0:	4b69      	ldr	r3, [pc, #420]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4a68      	ldr	r2, [pc, #416]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80027ca:	6013      	str	r3, [r2, #0]
 80027cc:	4b66      	ldr	r3, [pc, #408]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a65      	ldr	r2, [pc, #404]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80027d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d013      	beq.n	8002808 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e0:	f7ff f91c 	bl	8001a1c <HAL_GetTick>
 80027e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027e6:	e008      	b.n	80027fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027e8:	f7ff f918 	bl	8001a1c <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	2b64      	cmp	r3, #100	; 0x64
 80027f4:	d901      	bls.n	80027fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e207      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027fa:	4b5b      	ldr	r3, [pc, #364]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f0      	beq.n	80027e8 <HAL_RCC_OscConfig+0xc0>
 8002806:	e014      	b.n	8002832 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002808:	f7ff f908 	bl	8001a1c <HAL_GetTick>
 800280c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800280e:	e008      	b.n	8002822 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002810:	f7ff f904 	bl	8001a1c <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	693b      	ldr	r3, [r7, #16]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	2b64      	cmp	r3, #100	; 0x64
 800281c:	d901      	bls.n	8002822 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e1f3      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002822:	4b51      	ldr	r3, [pc, #324]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1f0      	bne.n	8002810 <HAL_RCC_OscConfig+0xe8>
 800282e:	e000      	b.n	8002832 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002830:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0302 	and.w	r3, r3, #2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d063      	beq.n	8002906 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800283e:	4b4a      	ldr	r3, [pc, #296]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	f003 030c 	and.w	r3, r3, #12
 8002846:	2b00      	cmp	r3, #0
 8002848:	d00b      	beq.n	8002862 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800284a:	4b47      	ldr	r3, [pc, #284]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002852:	2b08      	cmp	r3, #8
 8002854:	d11c      	bne.n	8002890 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002856:	4b44      	ldr	r3, [pc, #272]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800285e:	2b00      	cmp	r3, #0
 8002860:	d116      	bne.n	8002890 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002862:	4b41      	ldr	r3, [pc, #260]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f003 0302 	and.w	r3, r3, #2
 800286a:	2b00      	cmp	r3, #0
 800286c:	d005      	beq.n	800287a <HAL_RCC_OscConfig+0x152>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	68db      	ldr	r3, [r3, #12]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d001      	beq.n	800287a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e1c7      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800287a:	4b3b      	ldr	r3, [pc, #236]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	691b      	ldr	r3, [r3, #16]
 8002886:	00db      	lsls	r3, r3, #3
 8002888:	4937      	ldr	r1, [pc, #220]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 800288a:	4313      	orrs	r3, r2
 800288c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800288e:	e03a      	b.n	8002906 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d020      	beq.n	80028da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002898:	4b34      	ldr	r3, [pc, #208]	; (800296c <HAL_RCC_OscConfig+0x244>)
 800289a:	2201      	movs	r2, #1
 800289c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289e:	f7ff f8bd 	bl	8001a1c <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028a6:	f7ff f8b9 	bl	8001a1c <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e1a8      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028b8:	4b2b      	ldr	r3, [pc, #172]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 0302 	and.w	r3, r3, #2
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d0f0      	beq.n	80028a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028c4:	4b28      	ldr	r3, [pc, #160]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	691b      	ldr	r3, [r3, #16]
 80028d0:	00db      	lsls	r3, r3, #3
 80028d2:	4925      	ldr	r1, [pc, #148]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80028d4:	4313      	orrs	r3, r2
 80028d6:	600b      	str	r3, [r1, #0]
 80028d8:	e015      	b.n	8002906 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80028da:	4b24      	ldr	r3, [pc, #144]	; (800296c <HAL_RCC_OscConfig+0x244>)
 80028dc:	2200      	movs	r2, #0
 80028de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028e0:	f7ff f89c 	bl	8001a1c <HAL_GetTick>
 80028e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028e6:	e008      	b.n	80028fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80028e8:	f7ff f898 	bl	8001a1c <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	2b02      	cmp	r3, #2
 80028f4:	d901      	bls.n	80028fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80028f6:	2303      	movs	r3, #3
 80028f8:	e187      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80028fa:	4b1b      	ldr	r3, [pc, #108]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f003 0302 	and.w	r3, r3, #2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d1f0      	bne.n	80028e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f003 0308 	and.w	r3, r3, #8
 800290e:	2b00      	cmp	r3, #0
 8002910:	d036      	beq.n	8002980 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695b      	ldr	r3, [r3, #20]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d016      	beq.n	8002948 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800291a:	4b15      	ldr	r3, [pc, #84]	; (8002970 <HAL_RCC_OscConfig+0x248>)
 800291c:	2201      	movs	r2, #1
 800291e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002920:	f7ff f87c 	bl	8001a1c <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002928:	f7ff f878 	bl	8001a1c <HAL_GetTick>
 800292c:	4602      	mov	r2, r0
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e167      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800293a:	4b0b      	ldr	r3, [pc, #44]	; (8002968 <HAL_RCC_OscConfig+0x240>)
 800293c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d0f0      	beq.n	8002928 <HAL_RCC_OscConfig+0x200>
 8002946:	e01b      	b.n	8002980 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002948:	4b09      	ldr	r3, [pc, #36]	; (8002970 <HAL_RCC_OscConfig+0x248>)
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800294e:	f7ff f865 	bl	8001a1c <HAL_GetTick>
 8002952:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002954:	e00e      	b.n	8002974 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002956:	f7ff f861 	bl	8001a1c <HAL_GetTick>
 800295a:	4602      	mov	r2, r0
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	1ad3      	subs	r3, r2, r3
 8002960:	2b02      	cmp	r3, #2
 8002962:	d907      	bls.n	8002974 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002964:	2303      	movs	r3, #3
 8002966:	e150      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
 8002968:	40023800 	.word	0x40023800
 800296c:	42470000 	.word	0x42470000
 8002970:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002974:	4b88      	ldr	r3, [pc, #544]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002976:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002978:	f003 0302 	and.w	r3, r3, #2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1ea      	bne.n	8002956 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	f003 0304 	and.w	r3, r3, #4
 8002988:	2b00      	cmp	r3, #0
 800298a:	f000 8097 	beq.w	8002abc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800298e:	2300      	movs	r3, #0
 8002990:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002992:	4b81      	ldr	r3, [pc, #516]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002996:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800299a:	2b00      	cmp	r3, #0
 800299c:	d10f      	bne.n	80029be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800299e:	2300      	movs	r3, #0
 80029a0:	60bb      	str	r3, [r7, #8]
 80029a2:	4b7d      	ldr	r3, [pc, #500]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	4a7c      	ldr	r2, [pc, #496]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 80029a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029ac:	6413      	str	r3, [r2, #64]	; 0x40
 80029ae:	4b7a      	ldr	r3, [pc, #488]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b6:	60bb      	str	r3, [r7, #8]
 80029b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029ba:	2301      	movs	r3, #1
 80029bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029be:	4b77      	ldr	r3, [pc, #476]	; (8002b9c <HAL_RCC_OscConfig+0x474>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d118      	bne.n	80029fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80029ca:	4b74      	ldr	r3, [pc, #464]	; (8002b9c <HAL_RCC_OscConfig+0x474>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a73      	ldr	r2, [pc, #460]	; (8002b9c <HAL_RCC_OscConfig+0x474>)
 80029d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80029d6:	f7ff f821 	bl	8001a1c <HAL_GetTick>
 80029da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029dc:	e008      	b.n	80029f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029de:	f7ff f81d 	bl	8001a1c <HAL_GetTick>
 80029e2:	4602      	mov	r2, r0
 80029e4:	693b      	ldr	r3, [r7, #16]
 80029e6:	1ad3      	subs	r3, r2, r3
 80029e8:	2b02      	cmp	r3, #2
 80029ea:	d901      	bls.n	80029f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80029ec:	2303      	movs	r3, #3
 80029ee:	e10c      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029f0:	4b6a      	ldr	r3, [pc, #424]	; (8002b9c <HAL_RCC_OscConfig+0x474>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d0f0      	beq.n	80029de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	2b01      	cmp	r3, #1
 8002a02:	d106      	bne.n	8002a12 <HAL_RCC_OscConfig+0x2ea>
 8002a04:	4b64      	ldr	r3, [pc, #400]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a08:	4a63      	ldr	r2, [pc, #396]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a0a:	f043 0301 	orr.w	r3, r3, #1
 8002a0e:	6713      	str	r3, [r2, #112]	; 0x70
 8002a10:	e01c      	b.n	8002a4c <HAL_RCC_OscConfig+0x324>
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	689b      	ldr	r3, [r3, #8]
 8002a16:	2b05      	cmp	r3, #5
 8002a18:	d10c      	bne.n	8002a34 <HAL_RCC_OscConfig+0x30c>
 8002a1a:	4b5f      	ldr	r3, [pc, #380]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a1e:	4a5e      	ldr	r2, [pc, #376]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a20:	f043 0304 	orr.w	r3, r3, #4
 8002a24:	6713      	str	r3, [r2, #112]	; 0x70
 8002a26:	4b5c      	ldr	r3, [pc, #368]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a2a:	4a5b      	ldr	r2, [pc, #364]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	6713      	str	r3, [r2, #112]	; 0x70
 8002a32:	e00b      	b.n	8002a4c <HAL_RCC_OscConfig+0x324>
 8002a34:	4b58      	ldr	r3, [pc, #352]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a38:	4a57      	ldr	r2, [pc, #348]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a3a:	f023 0301 	bic.w	r3, r3, #1
 8002a3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002a40:	4b55      	ldr	r3, [pc, #340]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a44:	4a54      	ldr	r2, [pc, #336]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a46:	f023 0304 	bic.w	r3, r3, #4
 8002a4a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d015      	beq.n	8002a80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a54:	f7fe ffe2 	bl	8001a1c <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a5a:	e00a      	b.n	8002a72 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a5c:	f7fe ffde 	bl	8001a1c <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d901      	bls.n	8002a72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002a6e:	2303      	movs	r3, #3
 8002a70:	e0cb      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002a72:	4b49      	ldr	r3, [pc, #292]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002a74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0ee      	beq.n	8002a5c <HAL_RCC_OscConfig+0x334>
 8002a7e:	e014      	b.n	8002aaa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a80:	f7fe ffcc 	bl	8001a1c <HAL_GetTick>
 8002a84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a86:	e00a      	b.n	8002a9e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a88:	f7fe ffc8 	bl	8001a1c <HAL_GetTick>
 8002a8c:	4602      	mov	r2, r0
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e0b5      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a9e:	4b3e      	ldr	r3, [pc, #248]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002aa0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d1ee      	bne.n	8002a88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002aaa:	7dfb      	ldrb	r3, [r7, #23]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d105      	bne.n	8002abc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ab0:	4b39      	ldr	r3, [pc, #228]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab4:	4a38      	ldr	r2, [pc, #224]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002ab6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002aba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	699b      	ldr	r3, [r3, #24]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	f000 80a1 	beq.w	8002c08 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ac6:	4b34      	ldr	r3, [pc, #208]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002ac8:	689b      	ldr	r3, [r3, #8]
 8002aca:	f003 030c 	and.w	r3, r3, #12
 8002ace:	2b08      	cmp	r3, #8
 8002ad0:	d05c      	beq.n	8002b8c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	2b02      	cmp	r3, #2
 8002ad8:	d141      	bne.n	8002b5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ada:	4b31      	ldr	r3, [pc, #196]	; (8002ba0 <HAL_RCC_OscConfig+0x478>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ae0:	f7fe ff9c 	bl	8001a1c <HAL_GetTick>
 8002ae4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ae8:	f7fe ff98 	bl	8001a1c <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e087      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002afa:	4b27      	ldr	r3, [pc, #156]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	69da      	ldr	r2, [r3, #28]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a1b      	ldr	r3, [r3, #32]
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b14:	019b      	lsls	r3, r3, #6
 8002b16:	431a      	orrs	r2, r3
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1c:	085b      	lsrs	r3, r3, #1
 8002b1e:	3b01      	subs	r3, #1
 8002b20:	041b      	lsls	r3, r3, #16
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	061b      	lsls	r3, r3, #24
 8002b2a:	491b      	ldr	r1, [pc, #108]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002b2c:	4313      	orrs	r3, r2
 8002b2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002b30:	4b1b      	ldr	r3, [pc, #108]	; (8002ba0 <HAL_RCC_OscConfig+0x478>)
 8002b32:	2201      	movs	r2, #1
 8002b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b36:	f7fe ff71 	bl	8001a1c <HAL_GetTick>
 8002b3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b3c:	e008      	b.n	8002b50 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b3e:	f7fe ff6d 	bl	8001a1c <HAL_GetTick>
 8002b42:	4602      	mov	r2, r0
 8002b44:	693b      	ldr	r3, [r7, #16]
 8002b46:	1ad3      	subs	r3, r2, r3
 8002b48:	2b02      	cmp	r3, #2
 8002b4a:	d901      	bls.n	8002b50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e05c      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b50:	4b11      	ldr	r3, [pc, #68]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d0f0      	beq.n	8002b3e <HAL_RCC_OscConfig+0x416>
 8002b5c:	e054      	b.n	8002c08 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b5e:	4b10      	ldr	r3, [pc, #64]	; (8002ba0 <HAL_RCC_OscConfig+0x478>)
 8002b60:	2200      	movs	r2, #0
 8002b62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b64:	f7fe ff5a 	bl	8001a1c <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b6c:	f7fe ff56 	bl	8001a1c <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e045      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b7e:	4b06      	ldr	r3, [pc, #24]	; (8002b98 <HAL_RCC_OscConfig+0x470>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d1f0      	bne.n	8002b6c <HAL_RCC_OscConfig+0x444>
 8002b8a:	e03d      	b.n	8002c08 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d107      	bne.n	8002ba4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002b94:	2301      	movs	r3, #1
 8002b96:	e038      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
 8002b98:	40023800 	.word	0x40023800
 8002b9c:	40007000 	.word	0x40007000
 8002ba0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ba4:	4b1b      	ldr	r3, [pc, #108]	; (8002c14 <HAL_RCC_OscConfig+0x4ec>)
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	699b      	ldr	r3, [r3, #24]
 8002bae:	2b01      	cmp	r3, #1
 8002bb0:	d028      	beq.n	8002c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002bbc:	429a      	cmp	r2, r3
 8002bbe:	d121      	bne.n	8002c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bca:	429a      	cmp	r2, r3
 8002bcc:	d11a      	bne.n	8002c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002bda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d111      	bne.n	8002c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bea:	085b      	lsrs	r3, r3, #1
 8002bec:	3b01      	subs	r3, #1
 8002bee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d107      	bne.n	8002c04 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bfe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d001      	beq.n	8002c08 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002c04:	2301      	movs	r3, #1
 8002c06:	e000      	b.n	8002c0a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c08:	2300      	movs	r3, #0
}
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	3718      	adds	r7, #24
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	40023800 	.word	0x40023800

08002c18 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b084      	sub	sp, #16
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d101      	bne.n	8002c2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e0cc      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002c2c:	4b68      	ldr	r3, [pc, #416]	; (8002dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	f003 0307 	and.w	r3, r3, #7
 8002c34:	683a      	ldr	r2, [r7, #0]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d90c      	bls.n	8002c54 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c3a:	4b65      	ldr	r3, [pc, #404]	; (8002dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c3c:	683a      	ldr	r2, [r7, #0]
 8002c3e:	b2d2      	uxtb	r2, r2
 8002c40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c42:	4b63      	ldr	r3, [pc, #396]	; (8002dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0307 	and.w	r3, r3, #7
 8002c4a:	683a      	ldr	r2, [r7, #0]
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d001      	beq.n	8002c54 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e0b8      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0302 	and.w	r3, r3, #2
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d020      	beq.n	8002ca2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f003 0304 	and.w	r3, r3, #4
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d005      	beq.n	8002c78 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002c6c:	4b59      	ldr	r3, [pc, #356]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c6e:	689b      	ldr	r3, [r3, #8]
 8002c70:	4a58      	ldr	r2, [pc, #352]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c72:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002c76:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0308 	and.w	r3, r3, #8
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d005      	beq.n	8002c90 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002c84:	4b53      	ldr	r3, [pc, #332]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	4a52      	ldr	r2, [pc, #328]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c8a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002c8e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c90:	4b50      	ldr	r3, [pc, #320]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	494d      	ldr	r1, [pc, #308]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d044      	beq.n	8002d38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d107      	bne.n	8002cc6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cb6:	4b47      	ldr	r3, [pc, #284]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d119      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cc2:	2301      	movs	r3, #1
 8002cc4:	e07f      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d003      	beq.n	8002cd6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002cd2:	2b03      	cmp	r3, #3
 8002cd4:	d107      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cd6:	4b3f      	ldr	r3, [pc, #252]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d109      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e06f      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ce6:	4b3b      	ldr	r3, [pc, #236]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0302 	and.w	r3, r3, #2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e067      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002cf6:	4b37      	ldr	r3, [pc, #220]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f023 0203 	bic.w	r2, r3, #3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	4934      	ldr	r1, [pc, #208]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d04:	4313      	orrs	r3, r2
 8002d06:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d08:	f7fe fe88 	bl	8001a1c <HAL_GetTick>
 8002d0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d0e:	e00a      	b.n	8002d26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d10:	f7fe fe84 	bl	8001a1c <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d901      	bls.n	8002d26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e04f      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d26:	4b2b      	ldr	r3, [pc, #172]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d28:	689b      	ldr	r3, [r3, #8]
 8002d2a:	f003 020c 	and.w	r2, r3, #12
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	009b      	lsls	r3, r3, #2
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d1eb      	bne.n	8002d10 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d38:	4b25      	ldr	r3, [pc, #148]	; (8002dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0307 	and.w	r3, r3, #7
 8002d40:	683a      	ldr	r2, [r7, #0]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d20c      	bcs.n	8002d60 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d46:	4b22      	ldr	r3, [pc, #136]	; (8002dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d48:	683a      	ldr	r2, [r7, #0]
 8002d4a:	b2d2      	uxtb	r2, r2
 8002d4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d4e:	4b20      	ldr	r3, [pc, #128]	; (8002dd0 <HAL_RCC_ClockConfig+0x1b8>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0307 	and.w	r3, r3, #7
 8002d56:	683a      	ldr	r2, [r7, #0]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d001      	beq.n	8002d60 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e032      	b.n	8002dc6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 0304 	and.w	r3, r3, #4
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d008      	beq.n	8002d7e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d6c:	4b19      	ldr	r3, [pc, #100]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	68db      	ldr	r3, [r3, #12]
 8002d78:	4916      	ldr	r1, [pc, #88]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d7a:	4313      	orrs	r3, r2
 8002d7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f003 0308 	and.w	r3, r3, #8
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d009      	beq.n	8002d9e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d8a:	4b12      	ldr	r3, [pc, #72]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	490e      	ldr	r1, [pc, #56]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d9e:	f000 f821 	bl	8002de4 <HAL_RCC_GetSysClockFreq>
 8002da2:	4602      	mov	r2, r0
 8002da4:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <HAL_RCC_ClockConfig+0x1bc>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	091b      	lsrs	r3, r3, #4
 8002daa:	f003 030f 	and.w	r3, r3, #15
 8002dae:	490a      	ldr	r1, [pc, #40]	; (8002dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002db0:	5ccb      	ldrb	r3, [r1, r3]
 8002db2:	fa22 f303 	lsr.w	r3, r2, r3
 8002db6:	4a09      	ldr	r2, [pc, #36]	; (8002ddc <HAL_RCC_ClockConfig+0x1c4>)
 8002db8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002dba:	4b09      	ldr	r3, [pc, #36]	; (8002de0 <HAL_RCC_ClockConfig+0x1c8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe fde8 	bl	8001994 <HAL_InitTick>

  return HAL_OK;
 8002dc4:	2300      	movs	r3, #0
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3710      	adds	r7, #16
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	40023c00 	.word	0x40023c00
 8002dd4:	40023800 	.word	0x40023800
 8002dd8:	08008630 	.word	0x08008630
 8002ddc:	20000004 	.word	0x20000004
 8002de0:	20000008 	.word	0x20000008

08002de4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002de4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002de8:	b090      	sub	sp, #64	; 0x40
 8002dea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002dec:	2300      	movs	r3, #0
 8002dee:	637b      	str	r3, [r7, #52]	; 0x34
 8002df0:	2300      	movs	r3, #0
 8002df2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002df4:	2300      	movs	r3, #0
 8002df6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002dfc:	4b59      	ldr	r3, [pc, #356]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f003 030c 	and.w	r3, r3, #12
 8002e04:	2b08      	cmp	r3, #8
 8002e06:	d00d      	beq.n	8002e24 <HAL_RCC_GetSysClockFreq+0x40>
 8002e08:	2b08      	cmp	r3, #8
 8002e0a:	f200 80a1 	bhi.w	8002f50 <HAL_RCC_GetSysClockFreq+0x16c>
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d002      	beq.n	8002e18 <HAL_RCC_GetSysClockFreq+0x34>
 8002e12:	2b04      	cmp	r3, #4
 8002e14:	d003      	beq.n	8002e1e <HAL_RCC_GetSysClockFreq+0x3a>
 8002e16:	e09b      	b.n	8002f50 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e18:	4b53      	ldr	r3, [pc, #332]	; (8002f68 <HAL_RCC_GetSysClockFreq+0x184>)
 8002e1a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002e1c:	e09b      	b.n	8002f56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e1e:	4b53      	ldr	r3, [pc, #332]	; (8002f6c <HAL_RCC_GetSysClockFreq+0x188>)
 8002e20:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002e22:	e098      	b.n	8002f56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e24:	4b4f      	ldr	r3, [pc, #316]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002e2c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e2e:	4b4d      	ldr	r3, [pc, #308]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d028      	beq.n	8002e8c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e3a:	4b4a      	ldr	r3, [pc, #296]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	099b      	lsrs	r3, r3, #6
 8002e40:	2200      	movs	r2, #0
 8002e42:	623b      	str	r3, [r7, #32]
 8002e44:	627a      	str	r2, [r7, #36]	; 0x24
 8002e46:	6a3b      	ldr	r3, [r7, #32]
 8002e48:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002e4c:	2100      	movs	r1, #0
 8002e4e:	4b47      	ldr	r3, [pc, #284]	; (8002f6c <HAL_RCC_GetSysClockFreq+0x188>)
 8002e50:	fb03 f201 	mul.w	r2, r3, r1
 8002e54:	2300      	movs	r3, #0
 8002e56:	fb00 f303 	mul.w	r3, r0, r3
 8002e5a:	4413      	add	r3, r2
 8002e5c:	4a43      	ldr	r2, [pc, #268]	; (8002f6c <HAL_RCC_GetSysClockFreq+0x188>)
 8002e5e:	fba0 1202 	umull	r1, r2, r0, r2
 8002e62:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002e64:	460a      	mov	r2, r1
 8002e66:	62ba      	str	r2, [r7, #40]	; 0x28
 8002e68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e6a:	4413      	add	r3, r2
 8002e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e70:	2200      	movs	r2, #0
 8002e72:	61bb      	str	r3, [r7, #24]
 8002e74:	61fa      	str	r2, [r7, #28]
 8002e76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002e7e:	f7fd ff03 	bl	8000c88 <__aeabi_uldivmod>
 8002e82:	4602      	mov	r2, r0
 8002e84:	460b      	mov	r3, r1
 8002e86:	4613      	mov	r3, r2
 8002e88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002e8a:	e053      	b.n	8002f34 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e8c:	4b35      	ldr	r3, [pc, #212]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	099b      	lsrs	r3, r3, #6
 8002e92:	2200      	movs	r2, #0
 8002e94:	613b      	str	r3, [r7, #16]
 8002e96:	617a      	str	r2, [r7, #20]
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002e9e:	f04f 0b00 	mov.w	fp, #0
 8002ea2:	4652      	mov	r2, sl
 8002ea4:	465b      	mov	r3, fp
 8002ea6:	f04f 0000 	mov.w	r0, #0
 8002eaa:	f04f 0100 	mov.w	r1, #0
 8002eae:	0159      	lsls	r1, r3, #5
 8002eb0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002eb4:	0150      	lsls	r0, r2, #5
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	ebb2 080a 	subs.w	r8, r2, sl
 8002ebe:	eb63 090b 	sbc.w	r9, r3, fp
 8002ec2:	f04f 0200 	mov.w	r2, #0
 8002ec6:	f04f 0300 	mov.w	r3, #0
 8002eca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002ece:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002ed2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002ed6:	ebb2 0408 	subs.w	r4, r2, r8
 8002eda:	eb63 0509 	sbc.w	r5, r3, r9
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	f04f 0300 	mov.w	r3, #0
 8002ee6:	00eb      	lsls	r3, r5, #3
 8002ee8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002eec:	00e2      	lsls	r2, r4, #3
 8002eee:	4614      	mov	r4, r2
 8002ef0:	461d      	mov	r5, r3
 8002ef2:	eb14 030a 	adds.w	r3, r4, sl
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	eb45 030b 	adc.w	r3, r5, fp
 8002efc:	607b      	str	r3, [r7, #4]
 8002efe:	f04f 0200 	mov.w	r2, #0
 8002f02:	f04f 0300 	mov.w	r3, #0
 8002f06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f0a:	4629      	mov	r1, r5
 8002f0c:	028b      	lsls	r3, r1, #10
 8002f0e:	4621      	mov	r1, r4
 8002f10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002f14:	4621      	mov	r1, r4
 8002f16:	028a      	lsls	r2, r1, #10
 8002f18:	4610      	mov	r0, r2
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f1e:	2200      	movs	r2, #0
 8002f20:	60bb      	str	r3, [r7, #8]
 8002f22:	60fa      	str	r2, [r7, #12]
 8002f24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f28:	f7fd feae 	bl	8000c88 <__aeabi_uldivmod>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	460b      	mov	r3, r1
 8002f30:	4613      	mov	r3, r2
 8002f32:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002f34:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	0c1b      	lsrs	r3, r3, #16
 8002f3a:	f003 0303 	and.w	r3, r3, #3
 8002f3e:	3301      	adds	r3, #1
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002f44:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f4c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f4e:	e002      	b.n	8002f56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f50:	4b05      	ldr	r3, [pc, #20]	; (8002f68 <HAL_RCC_GetSysClockFreq+0x184>)
 8002f52:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3740      	adds	r7, #64	; 0x40
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002f62:	bf00      	nop
 8002f64:	40023800 	.word	0x40023800
 8002f68:	00f42400 	.word	0x00f42400
 8002f6c:	017d7840 	.word	0x017d7840

08002f70 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f74:	4b03      	ldr	r3, [pc, #12]	; (8002f84 <HAL_RCC_GetHCLKFreq+0x14>)
 8002f76:	681b      	ldr	r3, [r3, #0]
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	20000004 	.word	0x20000004

08002f88 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d101      	bne.n	8002f9a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f96:	2301      	movs	r3, #1
 8002f98:	e041      	b.n	800301e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fa0:	b2db      	uxtb	r3, r3
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d106      	bne.n	8002fb4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7fe fb36 	bl	8001620 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4610      	mov	r0, r2
 8002fc8:	f000 fb2c 	bl	8003624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2201      	movs	r2, #1
 8002fe0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
	...

08003028 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
 8003030:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003032:	2300      	movs	r3, #0
 8003034:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003036:	683b      	ldr	r3, [r7, #0]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d109      	bne.n	8003050 <HAL_TIM_PWM_Start_IT+0x28>
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003042:	b2db      	uxtb	r3, r3
 8003044:	2b01      	cmp	r3, #1
 8003046:	bf14      	ite	ne
 8003048:	2301      	movne	r3, #1
 800304a:	2300      	moveq	r3, #0
 800304c:	b2db      	uxtb	r3, r3
 800304e:	e022      	b.n	8003096 <HAL_TIM_PWM_Start_IT+0x6e>
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	2b04      	cmp	r3, #4
 8003054:	d109      	bne.n	800306a <HAL_TIM_PWM_Start_IT+0x42>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800305c:	b2db      	uxtb	r3, r3
 800305e:	2b01      	cmp	r3, #1
 8003060:	bf14      	ite	ne
 8003062:	2301      	movne	r3, #1
 8003064:	2300      	moveq	r3, #0
 8003066:	b2db      	uxtb	r3, r3
 8003068:	e015      	b.n	8003096 <HAL_TIM_PWM_Start_IT+0x6e>
 800306a:	683b      	ldr	r3, [r7, #0]
 800306c:	2b08      	cmp	r3, #8
 800306e:	d109      	bne.n	8003084 <HAL_TIM_PWM_Start_IT+0x5c>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b01      	cmp	r3, #1
 800307a:	bf14      	ite	ne
 800307c:	2301      	movne	r3, #1
 800307e:	2300      	moveq	r3, #0
 8003080:	b2db      	uxtb	r3, r3
 8003082:	e008      	b.n	8003096 <HAL_TIM_PWM_Start_IT+0x6e>
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800308a:	b2db      	uxtb	r3, r3
 800308c:	2b01      	cmp	r3, #1
 800308e:	bf14      	ite	ne
 8003090:	2301      	movne	r3, #1
 8003092:	2300      	moveq	r3, #0
 8003094:	b2db      	uxtb	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d001      	beq.n	800309e <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e0c7      	b.n	800322e <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d104      	bne.n	80030ae <HAL_TIM_PWM_Start_IT+0x86>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2202      	movs	r2, #2
 80030a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80030ac:	e013      	b.n	80030d6 <HAL_TIM_PWM_Start_IT+0xae>
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	2b04      	cmp	r3, #4
 80030b2:	d104      	bne.n	80030be <HAL_TIM_PWM_Start_IT+0x96>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2202      	movs	r2, #2
 80030b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80030bc:	e00b      	b.n	80030d6 <HAL_TIM_PWM_Start_IT+0xae>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	2b08      	cmp	r3, #8
 80030c2:	d104      	bne.n	80030ce <HAL_TIM_PWM_Start_IT+0xa6>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2202      	movs	r2, #2
 80030c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80030cc:	e003      	b.n	80030d6 <HAL_TIM_PWM_Start_IT+0xae>
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2202      	movs	r2, #2
 80030d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	2b0c      	cmp	r3, #12
 80030da:	d841      	bhi.n	8003160 <HAL_TIM_PWM_Start_IT+0x138>
 80030dc:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <HAL_TIM_PWM_Start_IT+0xbc>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	08003119 	.word	0x08003119
 80030e8:	08003161 	.word	0x08003161
 80030ec:	08003161 	.word	0x08003161
 80030f0:	08003161 	.word	0x08003161
 80030f4:	0800312b 	.word	0x0800312b
 80030f8:	08003161 	.word	0x08003161
 80030fc:	08003161 	.word	0x08003161
 8003100:	08003161 	.word	0x08003161
 8003104:	0800313d 	.word	0x0800313d
 8003108:	08003161 	.word	0x08003161
 800310c:	08003161 	.word	0x08003161
 8003110:	08003161 	.word	0x08003161
 8003114:	0800314f 	.word	0x0800314f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	68da      	ldr	r2, [r3, #12]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f042 0202 	orr.w	r2, r2, #2
 8003126:	60da      	str	r2, [r3, #12]
      break;
 8003128:	e01d      	b.n	8003166 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68da      	ldr	r2, [r3, #12]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f042 0204 	orr.w	r2, r2, #4
 8003138:	60da      	str	r2, [r3, #12]
      break;
 800313a:	e014      	b.n	8003166 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f042 0208 	orr.w	r2, r2, #8
 800314a:	60da      	str	r2, [r3, #12]
      break;
 800314c:	e00b      	b.n	8003166 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	68da      	ldr	r2, [r3, #12]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f042 0210 	orr.w	r2, r2, #16
 800315c:	60da      	str	r2, [r3, #12]
      break;
 800315e:	e002      	b.n	8003166 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	73fb      	strb	r3, [r7, #15]
      break;
 8003164:	bf00      	nop
  }

  if (status == HAL_OK)
 8003166:	7bfb      	ldrb	r3, [r7, #15]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d15f      	bne.n	800322c <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2201      	movs	r2, #1
 8003172:	6839      	ldr	r1, [r7, #0]
 8003174:	4618      	mov	r0, r3
 8003176:	f000 fca5 	bl	8003ac4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a2e      	ldr	r2, [pc, #184]	; (8003238 <HAL_TIM_PWM_Start_IT+0x210>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d004      	beq.n	800318e <HAL_TIM_PWM_Start_IT+0x166>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a2c      	ldr	r2, [pc, #176]	; (800323c <HAL_TIM_PWM_Start_IT+0x214>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d101      	bne.n	8003192 <HAL_TIM_PWM_Start_IT+0x16a>
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <HAL_TIM_PWM_Start_IT+0x16c>
 8003192:	2300      	movs	r3, #0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d007      	beq.n	80031a8 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031a6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a22      	ldr	r2, [pc, #136]	; (8003238 <HAL_TIM_PWM_Start_IT+0x210>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d022      	beq.n	80031f8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031ba:	d01d      	beq.n	80031f8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a1f      	ldr	r2, [pc, #124]	; (8003240 <HAL_TIM_PWM_Start_IT+0x218>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d018      	beq.n	80031f8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a1e      	ldr	r2, [pc, #120]	; (8003244 <HAL_TIM_PWM_Start_IT+0x21c>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d013      	beq.n	80031f8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	4a1c      	ldr	r2, [pc, #112]	; (8003248 <HAL_TIM_PWM_Start_IT+0x220>)
 80031d6:	4293      	cmp	r3, r2
 80031d8:	d00e      	beq.n	80031f8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4a17      	ldr	r2, [pc, #92]	; (800323c <HAL_TIM_PWM_Start_IT+0x214>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d009      	beq.n	80031f8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a18      	ldr	r2, [pc, #96]	; (800324c <HAL_TIM_PWM_Start_IT+0x224>)
 80031ea:	4293      	cmp	r3, r2
 80031ec:	d004      	beq.n	80031f8 <HAL_TIM_PWM_Start_IT+0x1d0>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a17      	ldr	r2, [pc, #92]	; (8003250 <HAL_TIM_PWM_Start_IT+0x228>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d111      	bne.n	800321c <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	2b06      	cmp	r3, #6
 8003208:	d010      	beq.n	800322c <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f042 0201 	orr.w	r2, r2, #1
 8003218:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800321a:	e007      	b.n	800322c <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681a      	ldr	r2, [r3, #0]
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f042 0201 	orr.w	r2, r2, #1
 800322a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800322c:	7bfb      	ldrb	r3, [r7, #15]
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	40010000 	.word	0x40010000
 800323c:	40010400 	.word	0x40010400
 8003240:	40000400 	.word	0x40000400
 8003244:	40000800 	.word	0x40000800
 8003248:	40000c00 	.word	0x40000c00
 800324c:	40014000 	.word	0x40014000
 8003250:	40001800 	.word	0x40001800

08003254 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	691b      	ldr	r3, [r3, #16]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b02      	cmp	r3, #2
 8003268:	d122      	bne.n	80032b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	f003 0302 	and.w	r3, r3, #2
 8003274:	2b02      	cmp	r3, #2
 8003276:	d11b      	bne.n	80032b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0202 	mvn.w	r2, #2
 8003280:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2201      	movs	r2, #1
 8003286:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	699b      	ldr	r3, [r3, #24]
 800328e:	f003 0303 	and.w	r3, r3, #3
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f9b0 	bl	80035fc <HAL_TIM_IC_CaptureCallback>
 800329c:	e005      	b.n	80032aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f9a2 	bl	80035e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7fe f911 	bl	80014cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	f003 0304 	and.w	r3, r3, #4
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d122      	bne.n	8003304 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	f003 0304 	and.w	r3, r3, #4
 80032c8:	2b04      	cmp	r3, #4
 80032ca:	d11b      	bne.n	8003304 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f06f 0204 	mvn.w	r2, #4
 80032d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2202      	movs	r2, #2
 80032da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	699b      	ldr	r3, [r3, #24]
 80032e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d003      	beq.n	80032f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f986 	bl	80035fc <HAL_TIM_IC_CaptureCallback>
 80032f0:	e005      	b.n	80032fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 f978 	bl	80035e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f7fe f8e7 	bl	80014cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f003 0308 	and.w	r3, r3, #8
 800330e:	2b08      	cmp	r3, #8
 8003310:	d122      	bne.n	8003358 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	f003 0308 	and.w	r3, r3, #8
 800331c:	2b08      	cmp	r3, #8
 800331e:	d11b      	bne.n	8003358 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f06f 0208 	mvn.w	r2, #8
 8003328:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2204      	movs	r2, #4
 800332e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	f003 0303 	and.w	r3, r3, #3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f95c 	bl	80035fc <HAL_TIM_IC_CaptureCallback>
 8003344:	e005      	b.n	8003352 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003346:	6878      	ldr	r0, [r7, #4]
 8003348:	f000 f94e 	bl	80035e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7fe f8bd 	bl	80014cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2200      	movs	r2, #0
 8003356:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	691b      	ldr	r3, [r3, #16]
 800335e:	f003 0310 	and.w	r3, r3, #16
 8003362:	2b10      	cmp	r3, #16
 8003364:	d122      	bne.n	80033ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	f003 0310 	and.w	r3, r3, #16
 8003370:	2b10      	cmp	r3, #16
 8003372:	d11b      	bne.n	80033ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f06f 0210 	mvn.w	r2, #16
 800337c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2208      	movs	r2, #8
 8003382:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	69db      	ldr	r3, [r3, #28]
 800338a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800338e:	2b00      	cmp	r3, #0
 8003390:	d003      	beq.n	800339a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003392:	6878      	ldr	r0, [r7, #4]
 8003394:	f000 f932 	bl	80035fc <HAL_TIM_IC_CaptureCallback>
 8003398:	e005      	b.n	80033a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f924 	bl	80035e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033a0:	6878      	ldr	r0, [r7, #4]
 80033a2:	f7fe f893 	bl	80014cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2200      	movs	r2, #0
 80033aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f003 0301 	and.w	r3, r3, #1
 80033b6:	2b01      	cmp	r3, #1
 80033b8:	d10e      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	f003 0301 	and.w	r3, r3, #1
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d107      	bne.n	80033d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f06f 0201 	mvn.w	r2, #1
 80033d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f7fe f896 	bl	8001504 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	691b      	ldr	r3, [r3, #16]
 80033de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033e2:	2b80      	cmp	r3, #128	; 0x80
 80033e4:	d10e      	bne.n	8003404 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033f0:	2b80      	cmp	r3, #128	; 0x80
 80033f2:	d107      	bne.n	8003404 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80033fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 fc5e 	bl	8003cc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800340e:	2b40      	cmp	r3, #64	; 0x40
 8003410:	d10e      	bne.n	8003430 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800341c:	2b40      	cmp	r3, #64	; 0x40
 800341e:	d107      	bne.n	8003430 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 f8f0 	bl	8003610 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f003 0320 	and.w	r3, r3, #32
 800343a:	2b20      	cmp	r3, #32
 800343c:	d10e      	bne.n	800345c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	f003 0320 	and.w	r3, r3, #32
 8003448:	2b20      	cmp	r3, #32
 800344a:	d107      	bne.n	800345c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f06f 0220 	mvn.w	r2, #32
 8003454:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003456:	6878      	ldr	r0, [r7, #4]
 8003458:	f000 fc28 	bl	8003cac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800345c:	bf00      	nop
 800345e:	3708      	adds	r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	60f8      	str	r0, [r7, #12]
 800346c:	60b9      	str	r1, [r7, #8]
 800346e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003470:	2300      	movs	r3, #0
 8003472:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800347e:	2302      	movs	r3, #2
 8003480:	e0ae      	b.n	80035e0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2b0c      	cmp	r3, #12
 800348e:	f200 809f 	bhi.w	80035d0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003492:	a201      	add	r2, pc, #4	; (adr r2, 8003498 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003494:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003498:	080034cd 	.word	0x080034cd
 800349c:	080035d1 	.word	0x080035d1
 80034a0:	080035d1 	.word	0x080035d1
 80034a4:	080035d1 	.word	0x080035d1
 80034a8:	0800350d 	.word	0x0800350d
 80034ac:	080035d1 	.word	0x080035d1
 80034b0:	080035d1 	.word	0x080035d1
 80034b4:	080035d1 	.word	0x080035d1
 80034b8:	0800354f 	.word	0x0800354f
 80034bc:	080035d1 	.word	0x080035d1
 80034c0:	080035d1 	.word	0x080035d1
 80034c4:	080035d1 	.word	0x080035d1
 80034c8:	0800358f 	.word	0x0800358f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68b9      	ldr	r1, [r7, #8]
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 f946 	bl	8003764 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	699a      	ldr	r2, [r3, #24]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f042 0208 	orr.w	r2, r2, #8
 80034e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	699a      	ldr	r2, [r3, #24]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f022 0204 	bic.w	r2, r2, #4
 80034f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	6999      	ldr	r1, [r3, #24]
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	691a      	ldr	r2, [r3, #16]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	430a      	orrs	r2, r1
 8003508:	619a      	str	r2, [r3, #24]
      break;
 800350a:	e064      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	4618      	mov	r0, r3
 8003514:	f000 f996 	bl	8003844 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	699a      	ldr	r2, [r3, #24]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003526:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	699a      	ldr	r2, [r3, #24]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003536:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6999      	ldr	r1, [r3, #24]
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	021a      	lsls	r2, r3, #8
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	430a      	orrs	r2, r1
 800354a:	619a      	str	r2, [r3, #24]
      break;
 800354c:	e043      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	4618      	mov	r0, r3
 8003556:	f000 f9eb 	bl	8003930 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	69da      	ldr	r2, [r3, #28]
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f042 0208 	orr.w	r2, r2, #8
 8003568:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	69da      	ldr	r2, [r3, #28]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f022 0204 	bic.w	r2, r2, #4
 8003578:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	69d9      	ldr	r1, [r3, #28]
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	430a      	orrs	r2, r1
 800358a:	61da      	str	r2, [r3, #28]
      break;
 800358c:	e023      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68b9      	ldr	r1, [r7, #8]
 8003594:	4618      	mov	r0, r3
 8003596:	f000 fa3f 	bl	8003a18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	69da      	ldr	r2, [r3, #28]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	69da      	ldr	r2, [r3, #28]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	69d9      	ldr	r1, [r3, #28]
 80035c0:	68bb      	ldr	r3, [r7, #8]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	021a      	lsls	r2, r3, #8
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	430a      	orrs	r2, r1
 80035cc:	61da      	str	r2, [r3, #28]
      break;
 80035ce:	e002      	b.n	80035d6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	75fb      	strb	r3, [r7, #23]
      break;
 80035d4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80035de:	7dfb      	ldrb	r3, [r7, #23]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	3718      	adds	r7, #24
 80035e4:	46bd      	mov	sp, r7
 80035e6:	bd80      	pop	{r7, pc}

080035e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b083      	sub	sp, #12
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80035f0:	bf00      	nop
 80035f2:	370c      	adds	r7, #12
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr

080035fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b083      	sub	sp, #12
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003604:	bf00      	nop
 8003606:	370c      	adds	r7, #12
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr

08003610 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003622:	4770      	bx	lr

08003624 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003624:	b480      	push	{r7}
 8003626:	b085      	sub	sp, #20
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	4a40      	ldr	r2, [pc, #256]	; (8003738 <TIM_Base_SetConfig+0x114>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d013      	beq.n	8003664 <TIM_Base_SetConfig+0x40>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003642:	d00f      	beq.n	8003664 <TIM_Base_SetConfig+0x40>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a3d      	ldr	r2, [pc, #244]	; (800373c <TIM_Base_SetConfig+0x118>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d00b      	beq.n	8003664 <TIM_Base_SetConfig+0x40>
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	4a3c      	ldr	r2, [pc, #240]	; (8003740 <TIM_Base_SetConfig+0x11c>)
 8003650:	4293      	cmp	r3, r2
 8003652:	d007      	beq.n	8003664 <TIM_Base_SetConfig+0x40>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a3b      	ldr	r2, [pc, #236]	; (8003744 <TIM_Base_SetConfig+0x120>)
 8003658:	4293      	cmp	r3, r2
 800365a:	d003      	beq.n	8003664 <TIM_Base_SetConfig+0x40>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	4a3a      	ldr	r2, [pc, #232]	; (8003748 <TIM_Base_SetConfig+0x124>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d108      	bne.n	8003676 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800366a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	68fa      	ldr	r2, [r7, #12]
 8003672:	4313      	orrs	r3, r2
 8003674:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	4a2f      	ldr	r2, [pc, #188]	; (8003738 <TIM_Base_SetConfig+0x114>)
 800367a:	4293      	cmp	r3, r2
 800367c:	d02b      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003684:	d027      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	4a2c      	ldr	r2, [pc, #176]	; (800373c <TIM_Base_SetConfig+0x118>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d023      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	4a2b      	ldr	r2, [pc, #172]	; (8003740 <TIM_Base_SetConfig+0x11c>)
 8003692:	4293      	cmp	r3, r2
 8003694:	d01f      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	4a2a      	ldr	r2, [pc, #168]	; (8003744 <TIM_Base_SetConfig+0x120>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d01b      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	4a29      	ldr	r2, [pc, #164]	; (8003748 <TIM_Base_SetConfig+0x124>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d017      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a28      	ldr	r2, [pc, #160]	; (800374c <TIM_Base_SetConfig+0x128>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d013      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	4a27      	ldr	r2, [pc, #156]	; (8003750 <TIM_Base_SetConfig+0x12c>)
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d00f      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a26      	ldr	r2, [pc, #152]	; (8003754 <TIM_Base_SetConfig+0x130>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d00b      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	4a25      	ldr	r2, [pc, #148]	; (8003758 <TIM_Base_SetConfig+0x134>)
 80036c2:	4293      	cmp	r3, r2
 80036c4:	d007      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4a24      	ldr	r2, [pc, #144]	; (800375c <TIM_Base_SetConfig+0x138>)
 80036ca:	4293      	cmp	r3, r2
 80036cc:	d003      	beq.n	80036d6 <TIM_Base_SetConfig+0xb2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	4a23      	ldr	r2, [pc, #140]	; (8003760 <TIM_Base_SetConfig+0x13c>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d108      	bne.n	80036e8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68db      	ldr	r3, [r3, #12]
 80036e2:	68fa      	ldr	r2, [r7, #12]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	4313      	orrs	r3, r2
 80036f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	68fa      	ldr	r2, [r7, #12]
 80036fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	689a      	ldr	r2, [r3, #8]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	4a0a      	ldr	r2, [pc, #40]	; (8003738 <TIM_Base_SetConfig+0x114>)
 8003710:	4293      	cmp	r3, r2
 8003712:	d003      	beq.n	800371c <TIM_Base_SetConfig+0xf8>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a0c      	ldr	r2, [pc, #48]	; (8003748 <TIM_Base_SetConfig+0x124>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d103      	bne.n	8003724 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	691a      	ldr	r2, [r3, #16]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	615a      	str	r2, [r3, #20]
}
 800372a:	bf00      	nop
 800372c:	3714      	adds	r7, #20
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40010000 	.word	0x40010000
 800373c:	40000400 	.word	0x40000400
 8003740:	40000800 	.word	0x40000800
 8003744:	40000c00 	.word	0x40000c00
 8003748:	40010400 	.word	0x40010400
 800374c:	40014000 	.word	0x40014000
 8003750:	40014400 	.word	0x40014400
 8003754:	40014800 	.word	0x40014800
 8003758:	40001800 	.word	0x40001800
 800375c:	40001c00 	.word	0x40001c00
 8003760:	40002000 	.word	0x40002000

08003764 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003764:	b480      	push	{r7}
 8003766:	b087      	sub	sp, #28
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	f023 0201 	bic.w	r2, r3, #1
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	699b      	ldr	r3, [r3, #24]
 800378a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	f023 0303 	bic.w	r3, r3, #3
 800379a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	68fa      	ldr	r2, [r7, #12]
 80037a2:	4313      	orrs	r3, r2
 80037a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f023 0302 	bic.w	r3, r3, #2
 80037ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	4313      	orrs	r3, r2
 80037b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4a20      	ldr	r2, [pc, #128]	; (800383c <TIM_OC1_SetConfig+0xd8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d003      	beq.n	80037c8 <TIM_OC1_SetConfig+0x64>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a1f      	ldr	r2, [pc, #124]	; (8003840 <TIM_OC1_SetConfig+0xdc>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d10c      	bne.n	80037e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	f023 0308 	bic.w	r3, r3, #8
 80037ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	68db      	ldr	r3, [r3, #12]
 80037d4:	697a      	ldr	r2, [r7, #20]
 80037d6:	4313      	orrs	r3, r2
 80037d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	f023 0304 	bic.w	r3, r3, #4
 80037e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a15      	ldr	r2, [pc, #84]	; (800383c <TIM_OC1_SetConfig+0xd8>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d003      	beq.n	80037f2 <TIM_OC1_SetConfig+0x8e>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a14      	ldr	r2, [pc, #80]	; (8003840 <TIM_OC1_SetConfig+0xdc>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d111      	bne.n	8003816 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003800:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	695b      	ldr	r3, [r3, #20]
 8003806:	693a      	ldr	r2, [r7, #16]
 8003808:	4313      	orrs	r3, r2
 800380a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	699b      	ldr	r3, [r3, #24]
 8003810:	693a      	ldr	r2, [r7, #16]
 8003812:	4313      	orrs	r3, r2
 8003814:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685a      	ldr	r2, [r3, #4]
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	697a      	ldr	r2, [r7, #20]
 800382e:	621a      	str	r2, [r3, #32]
}
 8003830:	bf00      	nop
 8003832:	371c      	adds	r7, #28
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	40010000 	.word	0x40010000
 8003840:	40010400 	.word	0x40010400

08003844 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003844:	b480      	push	{r7}
 8003846:	b087      	sub	sp, #28
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
 800384c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	f023 0210 	bic.w	r2, r3, #16
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	685b      	ldr	r3, [r3, #4]
 8003864:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	699b      	ldr	r3, [r3, #24]
 800386a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003872:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800387a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	021b      	lsls	r3, r3, #8
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	4313      	orrs	r3, r2
 8003886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	f023 0320 	bic.w	r3, r3, #32
 800388e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	011b      	lsls	r3, r3, #4
 8003896:	697a      	ldr	r2, [r7, #20]
 8003898:	4313      	orrs	r3, r2
 800389a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	4a22      	ldr	r2, [pc, #136]	; (8003928 <TIM_OC2_SetConfig+0xe4>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d003      	beq.n	80038ac <TIM_OC2_SetConfig+0x68>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	4a21      	ldr	r2, [pc, #132]	; (800392c <TIM_OC2_SetConfig+0xe8>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d10d      	bne.n	80038c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80038b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	4313      	orrs	r3, r2
 80038be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80038c6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4a17      	ldr	r2, [pc, #92]	; (8003928 <TIM_OC2_SetConfig+0xe4>)
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d003      	beq.n	80038d8 <TIM_OC2_SetConfig+0x94>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	4a16      	ldr	r2, [pc, #88]	; (800392c <TIM_OC2_SetConfig+0xe8>)
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d113      	bne.n	8003900 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80038d8:	693b      	ldr	r3, [r7, #16]
 80038da:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80038de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80038e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	695b      	ldr	r3, [r3, #20]
 80038ec:	009b      	lsls	r3, r3, #2
 80038ee:	693a      	ldr	r2, [r7, #16]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	009b      	lsls	r3, r3, #2
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4313      	orrs	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	693a      	ldr	r2, [r7, #16]
 8003904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68fa      	ldr	r2, [r7, #12]
 800390a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	685a      	ldr	r2, [r3, #4]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	621a      	str	r2, [r3, #32]
}
 800391a:	bf00      	nop
 800391c:	371c      	adds	r7, #28
 800391e:	46bd      	mov	sp, r7
 8003920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40010000 	.word	0x40010000
 800392c:	40010400 	.word	0x40010400

08003930 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003930:	b480      	push	{r7}
 8003932:	b087      	sub	sp, #28
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
 8003938:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6a1b      	ldr	r3, [r3, #32]
 800393e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6a1b      	ldr	r3, [r3, #32]
 800394a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	685b      	ldr	r3, [r3, #4]
 8003950:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	69db      	ldr	r3, [r3, #28]
 8003956:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800395e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	f023 0303 	bic.w	r3, r3, #3
 8003966:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	4313      	orrs	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003978:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	689b      	ldr	r3, [r3, #8]
 800397e:	021b      	lsls	r3, r3, #8
 8003980:	697a      	ldr	r2, [r7, #20]
 8003982:	4313      	orrs	r3, r2
 8003984:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a21      	ldr	r2, [pc, #132]	; (8003a10 <TIM_OC3_SetConfig+0xe0>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d003      	beq.n	8003996 <TIM_OC3_SetConfig+0x66>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a20      	ldr	r2, [pc, #128]	; (8003a14 <TIM_OC3_SetConfig+0xe4>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d10d      	bne.n	80039b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800399c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800399e:	683b      	ldr	r3, [r7, #0]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	021b      	lsls	r3, r3, #8
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80039b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a16      	ldr	r2, [pc, #88]	; (8003a10 <TIM_OC3_SetConfig+0xe0>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d003      	beq.n	80039c2 <TIM_OC3_SetConfig+0x92>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a15      	ldr	r2, [pc, #84]	; (8003a14 <TIM_OC3_SetConfig+0xe4>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d113      	bne.n	80039ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80039c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80039d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	011b      	lsls	r3, r3, #4
 80039d8:	693a      	ldr	r2, [r7, #16]
 80039da:	4313      	orrs	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	699b      	ldr	r3, [r3, #24]
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	693a      	ldr	r2, [r7, #16]
 80039e6:	4313      	orrs	r3, r2
 80039e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	697a      	ldr	r2, [r7, #20]
 8003a02:	621a      	str	r2, [r3, #32]
}
 8003a04:	bf00      	nop
 8003a06:	371c      	adds	r7, #28
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0e:	4770      	bx	lr
 8003a10:	40010000 	.word	0x40010000
 8003a14:	40010400 	.word	0x40010400

08003a18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b087      	sub	sp, #28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6a1b      	ldr	r3, [r3, #32]
 8003a26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	021b      	lsls	r3, r3, #8
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003a62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	031b      	lsls	r3, r3, #12
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a12      	ldr	r2, [pc, #72]	; (8003abc <TIM_OC4_SetConfig+0xa4>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d003      	beq.n	8003a80 <TIM_OC4_SetConfig+0x68>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a11      	ldr	r2, [pc, #68]	; (8003ac0 <TIM_OC4_SetConfig+0xa8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d109      	bne.n	8003a94 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003a86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	019b      	lsls	r3, r3, #6
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	621a      	str	r2, [r3, #32]
}
 8003aae:	bf00      	nop
 8003ab0:	371c      	adds	r7, #28
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab8:	4770      	bx	lr
 8003aba:	bf00      	nop
 8003abc:	40010000 	.word	0x40010000
 8003ac0:	40010400 	.word	0x40010400

08003ac4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003ac4:	b480      	push	{r7}
 8003ac6:	b087      	sub	sp, #28
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	60f8      	str	r0, [r7, #12]
 8003acc:	60b9      	str	r1, [r7, #8]
 8003ace:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	f003 031f 	and.w	r3, r3, #31
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8003adc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6a1a      	ldr	r2, [r3, #32]
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	43db      	mvns	r3, r3
 8003ae6:	401a      	ands	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	6a1a      	ldr	r2, [r3, #32]
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	f003 031f 	and.w	r3, r3, #31
 8003af6:	6879      	ldr	r1, [r7, #4]
 8003af8:	fa01 f303 	lsl.w	r3, r1, r3
 8003afc:	431a      	orrs	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	621a      	str	r2, [r3, #32]
}
 8003b02:	bf00      	nop
 8003b04:	371c      	adds	r7, #28
 8003b06:	46bd      	mov	sp, r7
 8003b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0c:	4770      	bx	lr
	...

08003b10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b10:	b480      	push	{r7}
 8003b12:	b085      	sub	sp, #20
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	6078      	str	r0, [r7, #4]
 8003b18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d101      	bne.n	8003b28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b24:	2302      	movs	r3, #2
 8003b26:	e05a      	b.n	8003bde <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2202      	movs	r2, #2
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	689b      	ldr	r3, [r3, #8]
 8003b46:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b4e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	68fa      	ldr	r2, [r7, #12]
 8003b56:	4313      	orrs	r3, r2
 8003b58:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	68fa      	ldr	r2, [r7, #12]
 8003b60:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a21      	ldr	r2, [pc, #132]	; (8003bec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d022      	beq.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b74:	d01d      	beq.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a1d      	ldr	r2, [pc, #116]	; (8003bf0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d018      	beq.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a1b      	ldr	r2, [pc, #108]	; (8003bf4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d013      	beq.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a1a      	ldr	r2, [pc, #104]	; (8003bf8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d00e      	beq.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a18      	ldr	r2, [pc, #96]	; (8003bfc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d009      	beq.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a17      	ldr	r2, [pc, #92]	; (8003c00 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d004      	beq.n	8003bb2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	4a15      	ldr	r2, [pc, #84]	; (8003c04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003bae:	4293      	cmp	r3, r2
 8003bb0:	d10c      	bne.n	8003bcc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	68ba      	ldr	r2, [r7, #8]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	68ba      	ldr	r2, [r7, #8]
 8003bca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	3714      	adds	r7, #20
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	40010000 	.word	0x40010000
 8003bf0:	40000400 	.word	0x40000400
 8003bf4:	40000800 	.word	0x40000800
 8003bf8:	40000c00 	.word	0x40000c00
 8003bfc:	40010400 	.word	0x40010400
 8003c00:	40014000 	.word	0x40014000
 8003c04:	40001800 	.word	0x40001800

08003c08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003c08:	b480      	push	{r7}
 8003c0a:	b085      	sub	sp, #20
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
 8003c10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003c12:	2300      	movs	r3, #0
 8003c14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d101      	bne.n	8003c24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003c20:	2302      	movs	r3, #2
 8003c22:	e03d      	b.n	8003ca0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	4313      	orrs	r3, r2
 8003c46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	691b      	ldr	r3, [r3, #16]
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	695b      	ldr	r3, [r3, #20]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	69db      	ldr	r3, [r3, #28]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	68fa      	ldr	r2, [r7, #12]
 8003c94:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003c9e:	2300      	movs	r3, #0
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	3714      	adds	r7, #20
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <__errno>:
 8003cd4:	4b01      	ldr	r3, [pc, #4]	; (8003cdc <__errno+0x8>)
 8003cd6:	6818      	ldr	r0, [r3, #0]
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	20000010 	.word	0x20000010

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	4d0d      	ldr	r5, [pc, #52]	; (8003d18 <__libc_init_array+0x38>)
 8003ce4:	4c0d      	ldr	r4, [pc, #52]	; (8003d1c <__libc_init_array+0x3c>)
 8003ce6:	1b64      	subs	r4, r4, r5
 8003ce8:	10a4      	asrs	r4, r4, #2
 8003cea:	2600      	movs	r6, #0
 8003cec:	42a6      	cmp	r6, r4
 8003cee:	d109      	bne.n	8003d04 <__libc_init_array+0x24>
 8003cf0:	4d0b      	ldr	r5, [pc, #44]	; (8003d20 <__libc_init_array+0x40>)
 8003cf2:	4c0c      	ldr	r4, [pc, #48]	; (8003d24 <__libc_init_array+0x44>)
 8003cf4:	f004 fc90 	bl	8008618 <_init>
 8003cf8:	1b64      	subs	r4, r4, r5
 8003cfa:	10a4      	asrs	r4, r4, #2
 8003cfc:	2600      	movs	r6, #0
 8003cfe:	42a6      	cmp	r6, r4
 8003d00:	d105      	bne.n	8003d0e <__libc_init_array+0x2e>
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d08:	4798      	blx	r3
 8003d0a:	3601      	adds	r6, #1
 8003d0c:	e7ee      	b.n	8003cec <__libc_init_array+0xc>
 8003d0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003d12:	4798      	blx	r3
 8003d14:	3601      	adds	r6, #1
 8003d16:	e7f2      	b.n	8003cfe <__libc_init_array+0x1e>
 8003d18:	08008aec 	.word	0x08008aec
 8003d1c:	08008aec 	.word	0x08008aec
 8003d20:	08008aec 	.word	0x08008aec
 8003d24:	08008af0 	.word	0x08008af0

08003d28 <memset>:
 8003d28:	4402      	add	r2, r0
 8003d2a:	4603      	mov	r3, r0
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d100      	bne.n	8003d32 <memset+0xa>
 8003d30:	4770      	bx	lr
 8003d32:	f803 1b01 	strb.w	r1, [r3], #1
 8003d36:	e7f9      	b.n	8003d2c <memset+0x4>

08003d38 <__cvt>:
 8003d38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003d3c:	ec55 4b10 	vmov	r4, r5, d0
 8003d40:	2d00      	cmp	r5, #0
 8003d42:	460e      	mov	r6, r1
 8003d44:	4619      	mov	r1, r3
 8003d46:	462b      	mov	r3, r5
 8003d48:	bfbb      	ittet	lt
 8003d4a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8003d4e:	461d      	movlt	r5, r3
 8003d50:	2300      	movge	r3, #0
 8003d52:	232d      	movlt	r3, #45	; 0x2d
 8003d54:	700b      	strb	r3, [r1, #0]
 8003d56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d58:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003d5c:	4691      	mov	r9, r2
 8003d5e:	f023 0820 	bic.w	r8, r3, #32
 8003d62:	bfbc      	itt	lt
 8003d64:	4622      	movlt	r2, r4
 8003d66:	4614      	movlt	r4, r2
 8003d68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003d6c:	d005      	beq.n	8003d7a <__cvt+0x42>
 8003d6e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003d72:	d100      	bne.n	8003d76 <__cvt+0x3e>
 8003d74:	3601      	adds	r6, #1
 8003d76:	2102      	movs	r1, #2
 8003d78:	e000      	b.n	8003d7c <__cvt+0x44>
 8003d7a:	2103      	movs	r1, #3
 8003d7c:	ab03      	add	r3, sp, #12
 8003d7e:	9301      	str	r3, [sp, #4]
 8003d80:	ab02      	add	r3, sp, #8
 8003d82:	9300      	str	r3, [sp, #0]
 8003d84:	ec45 4b10 	vmov	d0, r4, r5
 8003d88:	4653      	mov	r3, sl
 8003d8a:	4632      	mov	r2, r6
 8003d8c:	f001 fdac 	bl	80058e8 <_dtoa_r>
 8003d90:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003d94:	4607      	mov	r7, r0
 8003d96:	d102      	bne.n	8003d9e <__cvt+0x66>
 8003d98:	f019 0f01 	tst.w	r9, #1
 8003d9c:	d022      	beq.n	8003de4 <__cvt+0xac>
 8003d9e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003da2:	eb07 0906 	add.w	r9, r7, r6
 8003da6:	d110      	bne.n	8003dca <__cvt+0x92>
 8003da8:	783b      	ldrb	r3, [r7, #0]
 8003daa:	2b30      	cmp	r3, #48	; 0x30
 8003dac:	d10a      	bne.n	8003dc4 <__cvt+0x8c>
 8003dae:	2200      	movs	r2, #0
 8003db0:	2300      	movs	r3, #0
 8003db2:	4620      	mov	r0, r4
 8003db4:	4629      	mov	r1, r5
 8003db6:	f7fc fe87 	bl	8000ac8 <__aeabi_dcmpeq>
 8003dba:	b918      	cbnz	r0, 8003dc4 <__cvt+0x8c>
 8003dbc:	f1c6 0601 	rsb	r6, r6, #1
 8003dc0:	f8ca 6000 	str.w	r6, [sl]
 8003dc4:	f8da 3000 	ldr.w	r3, [sl]
 8003dc8:	4499      	add	r9, r3
 8003dca:	2200      	movs	r2, #0
 8003dcc:	2300      	movs	r3, #0
 8003dce:	4620      	mov	r0, r4
 8003dd0:	4629      	mov	r1, r5
 8003dd2:	f7fc fe79 	bl	8000ac8 <__aeabi_dcmpeq>
 8003dd6:	b108      	cbz	r0, 8003ddc <__cvt+0xa4>
 8003dd8:	f8cd 900c 	str.w	r9, [sp, #12]
 8003ddc:	2230      	movs	r2, #48	; 0x30
 8003dde:	9b03      	ldr	r3, [sp, #12]
 8003de0:	454b      	cmp	r3, r9
 8003de2:	d307      	bcc.n	8003df4 <__cvt+0xbc>
 8003de4:	9b03      	ldr	r3, [sp, #12]
 8003de6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003de8:	1bdb      	subs	r3, r3, r7
 8003dea:	4638      	mov	r0, r7
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	b004      	add	sp, #16
 8003df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003df4:	1c59      	adds	r1, r3, #1
 8003df6:	9103      	str	r1, [sp, #12]
 8003df8:	701a      	strb	r2, [r3, #0]
 8003dfa:	e7f0      	b.n	8003dde <__cvt+0xa6>

08003dfc <__exponent>:
 8003dfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2900      	cmp	r1, #0
 8003e02:	bfb8      	it	lt
 8003e04:	4249      	neglt	r1, r1
 8003e06:	f803 2b02 	strb.w	r2, [r3], #2
 8003e0a:	bfb4      	ite	lt
 8003e0c:	222d      	movlt	r2, #45	; 0x2d
 8003e0e:	222b      	movge	r2, #43	; 0x2b
 8003e10:	2909      	cmp	r1, #9
 8003e12:	7042      	strb	r2, [r0, #1]
 8003e14:	dd2a      	ble.n	8003e6c <__exponent+0x70>
 8003e16:	f10d 0407 	add.w	r4, sp, #7
 8003e1a:	46a4      	mov	ip, r4
 8003e1c:	270a      	movs	r7, #10
 8003e1e:	46a6      	mov	lr, r4
 8003e20:	460a      	mov	r2, r1
 8003e22:	fb91 f6f7 	sdiv	r6, r1, r7
 8003e26:	fb07 1516 	mls	r5, r7, r6, r1
 8003e2a:	3530      	adds	r5, #48	; 0x30
 8003e2c:	2a63      	cmp	r2, #99	; 0x63
 8003e2e:	f104 34ff 	add.w	r4, r4, #4294967295
 8003e32:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003e36:	4631      	mov	r1, r6
 8003e38:	dcf1      	bgt.n	8003e1e <__exponent+0x22>
 8003e3a:	3130      	adds	r1, #48	; 0x30
 8003e3c:	f1ae 0502 	sub.w	r5, lr, #2
 8003e40:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003e44:	1c44      	adds	r4, r0, #1
 8003e46:	4629      	mov	r1, r5
 8003e48:	4561      	cmp	r1, ip
 8003e4a:	d30a      	bcc.n	8003e62 <__exponent+0x66>
 8003e4c:	f10d 0209 	add.w	r2, sp, #9
 8003e50:	eba2 020e 	sub.w	r2, r2, lr
 8003e54:	4565      	cmp	r5, ip
 8003e56:	bf88      	it	hi
 8003e58:	2200      	movhi	r2, #0
 8003e5a:	4413      	add	r3, r2
 8003e5c:	1a18      	subs	r0, r3, r0
 8003e5e:	b003      	add	sp, #12
 8003e60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003e66:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003e6a:	e7ed      	b.n	8003e48 <__exponent+0x4c>
 8003e6c:	2330      	movs	r3, #48	; 0x30
 8003e6e:	3130      	adds	r1, #48	; 0x30
 8003e70:	7083      	strb	r3, [r0, #2]
 8003e72:	70c1      	strb	r1, [r0, #3]
 8003e74:	1d03      	adds	r3, r0, #4
 8003e76:	e7f1      	b.n	8003e5c <__exponent+0x60>

08003e78 <_printf_float>:
 8003e78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e7c:	ed2d 8b02 	vpush	{d8}
 8003e80:	b08d      	sub	sp, #52	; 0x34
 8003e82:	460c      	mov	r4, r1
 8003e84:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8003e88:	4616      	mov	r6, r2
 8003e8a:	461f      	mov	r7, r3
 8003e8c:	4605      	mov	r5, r0
 8003e8e:	f002 fe89 	bl	8006ba4 <_localeconv_r>
 8003e92:	f8d0 a000 	ldr.w	sl, [r0]
 8003e96:	4650      	mov	r0, sl
 8003e98:	f7fc f99a 	bl	80001d0 <strlen>
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	930a      	str	r3, [sp, #40]	; 0x28
 8003ea0:	6823      	ldr	r3, [r4, #0]
 8003ea2:	9305      	str	r3, [sp, #20]
 8003ea4:	f8d8 3000 	ldr.w	r3, [r8]
 8003ea8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8003eac:	3307      	adds	r3, #7
 8003eae:	f023 0307 	bic.w	r3, r3, #7
 8003eb2:	f103 0208 	add.w	r2, r3, #8
 8003eb6:	f8c8 2000 	str.w	r2, [r8]
 8003eba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ebe:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003ec2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003ec6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003eca:	9307      	str	r3, [sp, #28]
 8003ecc:	f8cd 8018 	str.w	r8, [sp, #24]
 8003ed0:	ee08 0a10 	vmov	s16, r0
 8003ed4:	4b9f      	ldr	r3, [pc, #636]	; (8004154 <_printf_float+0x2dc>)
 8003ed6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003eda:	f04f 32ff 	mov.w	r2, #4294967295
 8003ede:	f7fc fe25 	bl	8000b2c <__aeabi_dcmpun>
 8003ee2:	bb88      	cbnz	r0, 8003f48 <_printf_float+0xd0>
 8003ee4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003ee8:	4b9a      	ldr	r3, [pc, #616]	; (8004154 <_printf_float+0x2dc>)
 8003eea:	f04f 32ff 	mov.w	r2, #4294967295
 8003eee:	f7fc fdff 	bl	8000af0 <__aeabi_dcmple>
 8003ef2:	bb48      	cbnz	r0, 8003f48 <_printf_float+0xd0>
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	4640      	mov	r0, r8
 8003efa:	4649      	mov	r1, r9
 8003efc:	f7fc fdee 	bl	8000adc <__aeabi_dcmplt>
 8003f00:	b110      	cbz	r0, 8003f08 <_printf_float+0x90>
 8003f02:	232d      	movs	r3, #45	; 0x2d
 8003f04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f08:	4b93      	ldr	r3, [pc, #588]	; (8004158 <_printf_float+0x2e0>)
 8003f0a:	4894      	ldr	r0, [pc, #592]	; (800415c <_printf_float+0x2e4>)
 8003f0c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8003f10:	bf94      	ite	ls
 8003f12:	4698      	movls	r8, r3
 8003f14:	4680      	movhi	r8, r0
 8003f16:	2303      	movs	r3, #3
 8003f18:	6123      	str	r3, [r4, #16]
 8003f1a:	9b05      	ldr	r3, [sp, #20]
 8003f1c:	f023 0204 	bic.w	r2, r3, #4
 8003f20:	6022      	str	r2, [r4, #0]
 8003f22:	f04f 0900 	mov.w	r9, #0
 8003f26:	9700      	str	r7, [sp, #0]
 8003f28:	4633      	mov	r3, r6
 8003f2a:	aa0b      	add	r2, sp, #44	; 0x2c
 8003f2c:	4621      	mov	r1, r4
 8003f2e:	4628      	mov	r0, r5
 8003f30:	f000 f9d8 	bl	80042e4 <_printf_common>
 8003f34:	3001      	adds	r0, #1
 8003f36:	f040 8090 	bne.w	800405a <_printf_float+0x1e2>
 8003f3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003f3e:	b00d      	add	sp, #52	; 0x34
 8003f40:	ecbd 8b02 	vpop	{d8}
 8003f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f48:	4642      	mov	r2, r8
 8003f4a:	464b      	mov	r3, r9
 8003f4c:	4640      	mov	r0, r8
 8003f4e:	4649      	mov	r1, r9
 8003f50:	f7fc fdec 	bl	8000b2c <__aeabi_dcmpun>
 8003f54:	b140      	cbz	r0, 8003f68 <_printf_float+0xf0>
 8003f56:	464b      	mov	r3, r9
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	bfbc      	itt	lt
 8003f5c:	232d      	movlt	r3, #45	; 0x2d
 8003f5e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8003f62:	487f      	ldr	r0, [pc, #508]	; (8004160 <_printf_float+0x2e8>)
 8003f64:	4b7f      	ldr	r3, [pc, #508]	; (8004164 <_printf_float+0x2ec>)
 8003f66:	e7d1      	b.n	8003f0c <_printf_float+0x94>
 8003f68:	6863      	ldr	r3, [r4, #4]
 8003f6a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8003f6e:	9206      	str	r2, [sp, #24]
 8003f70:	1c5a      	adds	r2, r3, #1
 8003f72:	d13f      	bne.n	8003ff4 <_printf_float+0x17c>
 8003f74:	2306      	movs	r3, #6
 8003f76:	6063      	str	r3, [r4, #4]
 8003f78:	9b05      	ldr	r3, [sp, #20]
 8003f7a:	6861      	ldr	r1, [r4, #4]
 8003f7c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003f80:	2300      	movs	r3, #0
 8003f82:	9303      	str	r3, [sp, #12]
 8003f84:	ab0a      	add	r3, sp, #40	; 0x28
 8003f86:	e9cd b301 	strd	fp, r3, [sp, #4]
 8003f8a:	ab09      	add	r3, sp, #36	; 0x24
 8003f8c:	ec49 8b10 	vmov	d0, r8, r9
 8003f90:	9300      	str	r3, [sp, #0]
 8003f92:	6022      	str	r2, [r4, #0]
 8003f94:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003f98:	4628      	mov	r0, r5
 8003f9a:	f7ff fecd 	bl	8003d38 <__cvt>
 8003f9e:	9b06      	ldr	r3, [sp, #24]
 8003fa0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003fa2:	2b47      	cmp	r3, #71	; 0x47
 8003fa4:	4680      	mov	r8, r0
 8003fa6:	d108      	bne.n	8003fba <_printf_float+0x142>
 8003fa8:	1cc8      	adds	r0, r1, #3
 8003faa:	db02      	blt.n	8003fb2 <_printf_float+0x13a>
 8003fac:	6863      	ldr	r3, [r4, #4]
 8003fae:	4299      	cmp	r1, r3
 8003fb0:	dd41      	ble.n	8004036 <_printf_float+0x1be>
 8003fb2:	f1ab 0b02 	sub.w	fp, fp, #2
 8003fb6:	fa5f fb8b 	uxtb.w	fp, fp
 8003fba:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8003fbe:	d820      	bhi.n	8004002 <_printf_float+0x18a>
 8003fc0:	3901      	subs	r1, #1
 8003fc2:	465a      	mov	r2, fp
 8003fc4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003fc8:	9109      	str	r1, [sp, #36]	; 0x24
 8003fca:	f7ff ff17 	bl	8003dfc <__exponent>
 8003fce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003fd0:	1813      	adds	r3, r2, r0
 8003fd2:	2a01      	cmp	r2, #1
 8003fd4:	4681      	mov	r9, r0
 8003fd6:	6123      	str	r3, [r4, #16]
 8003fd8:	dc02      	bgt.n	8003fe0 <_printf_float+0x168>
 8003fda:	6822      	ldr	r2, [r4, #0]
 8003fdc:	07d2      	lsls	r2, r2, #31
 8003fde:	d501      	bpl.n	8003fe4 <_printf_float+0x16c>
 8003fe0:	3301      	adds	r3, #1
 8003fe2:	6123      	str	r3, [r4, #16]
 8003fe4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d09c      	beq.n	8003f26 <_printf_float+0xae>
 8003fec:	232d      	movs	r3, #45	; 0x2d
 8003fee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ff2:	e798      	b.n	8003f26 <_printf_float+0xae>
 8003ff4:	9a06      	ldr	r2, [sp, #24]
 8003ff6:	2a47      	cmp	r2, #71	; 0x47
 8003ff8:	d1be      	bne.n	8003f78 <_printf_float+0x100>
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d1bc      	bne.n	8003f78 <_printf_float+0x100>
 8003ffe:	2301      	movs	r3, #1
 8004000:	e7b9      	b.n	8003f76 <_printf_float+0xfe>
 8004002:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004006:	d118      	bne.n	800403a <_printf_float+0x1c2>
 8004008:	2900      	cmp	r1, #0
 800400a:	6863      	ldr	r3, [r4, #4]
 800400c:	dd0b      	ble.n	8004026 <_printf_float+0x1ae>
 800400e:	6121      	str	r1, [r4, #16]
 8004010:	b913      	cbnz	r3, 8004018 <_printf_float+0x1a0>
 8004012:	6822      	ldr	r2, [r4, #0]
 8004014:	07d0      	lsls	r0, r2, #31
 8004016:	d502      	bpl.n	800401e <_printf_float+0x1a6>
 8004018:	3301      	adds	r3, #1
 800401a:	440b      	add	r3, r1
 800401c:	6123      	str	r3, [r4, #16]
 800401e:	65a1      	str	r1, [r4, #88]	; 0x58
 8004020:	f04f 0900 	mov.w	r9, #0
 8004024:	e7de      	b.n	8003fe4 <_printf_float+0x16c>
 8004026:	b913      	cbnz	r3, 800402e <_printf_float+0x1b6>
 8004028:	6822      	ldr	r2, [r4, #0]
 800402a:	07d2      	lsls	r2, r2, #31
 800402c:	d501      	bpl.n	8004032 <_printf_float+0x1ba>
 800402e:	3302      	adds	r3, #2
 8004030:	e7f4      	b.n	800401c <_printf_float+0x1a4>
 8004032:	2301      	movs	r3, #1
 8004034:	e7f2      	b.n	800401c <_printf_float+0x1a4>
 8004036:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800403a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800403c:	4299      	cmp	r1, r3
 800403e:	db05      	blt.n	800404c <_printf_float+0x1d4>
 8004040:	6823      	ldr	r3, [r4, #0]
 8004042:	6121      	str	r1, [r4, #16]
 8004044:	07d8      	lsls	r0, r3, #31
 8004046:	d5ea      	bpl.n	800401e <_printf_float+0x1a6>
 8004048:	1c4b      	adds	r3, r1, #1
 800404a:	e7e7      	b.n	800401c <_printf_float+0x1a4>
 800404c:	2900      	cmp	r1, #0
 800404e:	bfd4      	ite	le
 8004050:	f1c1 0202 	rsble	r2, r1, #2
 8004054:	2201      	movgt	r2, #1
 8004056:	4413      	add	r3, r2
 8004058:	e7e0      	b.n	800401c <_printf_float+0x1a4>
 800405a:	6823      	ldr	r3, [r4, #0]
 800405c:	055a      	lsls	r2, r3, #21
 800405e:	d407      	bmi.n	8004070 <_printf_float+0x1f8>
 8004060:	6923      	ldr	r3, [r4, #16]
 8004062:	4642      	mov	r2, r8
 8004064:	4631      	mov	r1, r6
 8004066:	4628      	mov	r0, r5
 8004068:	47b8      	blx	r7
 800406a:	3001      	adds	r0, #1
 800406c:	d12c      	bne.n	80040c8 <_printf_float+0x250>
 800406e:	e764      	b.n	8003f3a <_printf_float+0xc2>
 8004070:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004074:	f240 80e0 	bls.w	8004238 <_printf_float+0x3c0>
 8004078:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800407c:	2200      	movs	r2, #0
 800407e:	2300      	movs	r3, #0
 8004080:	f7fc fd22 	bl	8000ac8 <__aeabi_dcmpeq>
 8004084:	2800      	cmp	r0, #0
 8004086:	d034      	beq.n	80040f2 <_printf_float+0x27a>
 8004088:	4a37      	ldr	r2, [pc, #220]	; (8004168 <_printf_float+0x2f0>)
 800408a:	2301      	movs	r3, #1
 800408c:	4631      	mov	r1, r6
 800408e:	4628      	mov	r0, r5
 8004090:	47b8      	blx	r7
 8004092:	3001      	adds	r0, #1
 8004094:	f43f af51 	beq.w	8003f3a <_printf_float+0xc2>
 8004098:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800409c:	429a      	cmp	r2, r3
 800409e:	db02      	blt.n	80040a6 <_printf_float+0x22e>
 80040a0:	6823      	ldr	r3, [r4, #0]
 80040a2:	07d8      	lsls	r0, r3, #31
 80040a4:	d510      	bpl.n	80040c8 <_printf_float+0x250>
 80040a6:	ee18 3a10 	vmov	r3, s16
 80040aa:	4652      	mov	r2, sl
 80040ac:	4631      	mov	r1, r6
 80040ae:	4628      	mov	r0, r5
 80040b0:	47b8      	blx	r7
 80040b2:	3001      	adds	r0, #1
 80040b4:	f43f af41 	beq.w	8003f3a <_printf_float+0xc2>
 80040b8:	f04f 0800 	mov.w	r8, #0
 80040bc:	f104 091a 	add.w	r9, r4, #26
 80040c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80040c2:	3b01      	subs	r3, #1
 80040c4:	4543      	cmp	r3, r8
 80040c6:	dc09      	bgt.n	80040dc <_printf_float+0x264>
 80040c8:	6823      	ldr	r3, [r4, #0]
 80040ca:	079b      	lsls	r3, r3, #30
 80040cc:	f100 8105 	bmi.w	80042da <_printf_float+0x462>
 80040d0:	68e0      	ldr	r0, [r4, #12]
 80040d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80040d4:	4298      	cmp	r0, r3
 80040d6:	bfb8      	it	lt
 80040d8:	4618      	movlt	r0, r3
 80040da:	e730      	b.n	8003f3e <_printf_float+0xc6>
 80040dc:	2301      	movs	r3, #1
 80040de:	464a      	mov	r2, r9
 80040e0:	4631      	mov	r1, r6
 80040e2:	4628      	mov	r0, r5
 80040e4:	47b8      	blx	r7
 80040e6:	3001      	adds	r0, #1
 80040e8:	f43f af27 	beq.w	8003f3a <_printf_float+0xc2>
 80040ec:	f108 0801 	add.w	r8, r8, #1
 80040f0:	e7e6      	b.n	80040c0 <_printf_float+0x248>
 80040f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	dc39      	bgt.n	800416c <_printf_float+0x2f4>
 80040f8:	4a1b      	ldr	r2, [pc, #108]	; (8004168 <_printf_float+0x2f0>)
 80040fa:	2301      	movs	r3, #1
 80040fc:	4631      	mov	r1, r6
 80040fe:	4628      	mov	r0, r5
 8004100:	47b8      	blx	r7
 8004102:	3001      	adds	r0, #1
 8004104:	f43f af19 	beq.w	8003f3a <_printf_float+0xc2>
 8004108:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800410c:	4313      	orrs	r3, r2
 800410e:	d102      	bne.n	8004116 <_printf_float+0x29e>
 8004110:	6823      	ldr	r3, [r4, #0]
 8004112:	07d9      	lsls	r1, r3, #31
 8004114:	d5d8      	bpl.n	80040c8 <_printf_float+0x250>
 8004116:	ee18 3a10 	vmov	r3, s16
 800411a:	4652      	mov	r2, sl
 800411c:	4631      	mov	r1, r6
 800411e:	4628      	mov	r0, r5
 8004120:	47b8      	blx	r7
 8004122:	3001      	adds	r0, #1
 8004124:	f43f af09 	beq.w	8003f3a <_printf_float+0xc2>
 8004128:	f04f 0900 	mov.w	r9, #0
 800412c:	f104 0a1a 	add.w	sl, r4, #26
 8004130:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004132:	425b      	negs	r3, r3
 8004134:	454b      	cmp	r3, r9
 8004136:	dc01      	bgt.n	800413c <_printf_float+0x2c4>
 8004138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800413a:	e792      	b.n	8004062 <_printf_float+0x1ea>
 800413c:	2301      	movs	r3, #1
 800413e:	4652      	mov	r2, sl
 8004140:	4631      	mov	r1, r6
 8004142:	4628      	mov	r0, r5
 8004144:	47b8      	blx	r7
 8004146:	3001      	adds	r0, #1
 8004148:	f43f aef7 	beq.w	8003f3a <_printf_float+0xc2>
 800414c:	f109 0901 	add.w	r9, r9, #1
 8004150:	e7ee      	b.n	8004130 <_printf_float+0x2b8>
 8004152:	bf00      	nop
 8004154:	7fefffff 	.word	0x7fefffff
 8004158:	08008644 	.word	0x08008644
 800415c:	08008648 	.word	0x08008648
 8004160:	08008650 	.word	0x08008650
 8004164:	0800864c 	.word	0x0800864c
 8004168:	08008654 	.word	0x08008654
 800416c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800416e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004170:	429a      	cmp	r2, r3
 8004172:	bfa8      	it	ge
 8004174:	461a      	movge	r2, r3
 8004176:	2a00      	cmp	r2, #0
 8004178:	4691      	mov	r9, r2
 800417a:	dc37      	bgt.n	80041ec <_printf_float+0x374>
 800417c:	f04f 0b00 	mov.w	fp, #0
 8004180:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004184:	f104 021a 	add.w	r2, r4, #26
 8004188:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800418a:	9305      	str	r3, [sp, #20]
 800418c:	eba3 0309 	sub.w	r3, r3, r9
 8004190:	455b      	cmp	r3, fp
 8004192:	dc33      	bgt.n	80041fc <_printf_float+0x384>
 8004194:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004198:	429a      	cmp	r2, r3
 800419a:	db3b      	blt.n	8004214 <_printf_float+0x39c>
 800419c:	6823      	ldr	r3, [r4, #0]
 800419e:	07da      	lsls	r2, r3, #31
 80041a0:	d438      	bmi.n	8004214 <_printf_float+0x39c>
 80041a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80041a4:	9a05      	ldr	r2, [sp, #20]
 80041a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80041a8:	1a9a      	subs	r2, r3, r2
 80041aa:	eba3 0901 	sub.w	r9, r3, r1
 80041ae:	4591      	cmp	r9, r2
 80041b0:	bfa8      	it	ge
 80041b2:	4691      	movge	r9, r2
 80041b4:	f1b9 0f00 	cmp.w	r9, #0
 80041b8:	dc35      	bgt.n	8004226 <_printf_float+0x3ae>
 80041ba:	f04f 0800 	mov.w	r8, #0
 80041be:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80041c2:	f104 0a1a 	add.w	sl, r4, #26
 80041c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041ca:	1a9b      	subs	r3, r3, r2
 80041cc:	eba3 0309 	sub.w	r3, r3, r9
 80041d0:	4543      	cmp	r3, r8
 80041d2:	f77f af79 	ble.w	80040c8 <_printf_float+0x250>
 80041d6:	2301      	movs	r3, #1
 80041d8:	4652      	mov	r2, sl
 80041da:	4631      	mov	r1, r6
 80041dc:	4628      	mov	r0, r5
 80041de:	47b8      	blx	r7
 80041e0:	3001      	adds	r0, #1
 80041e2:	f43f aeaa 	beq.w	8003f3a <_printf_float+0xc2>
 80041e6:	f108 0801 	add.w	r8, r8, #1
 80041ea:	e7ec      	b.n	80041c6 <_printf_float+0x34e>
 80041ec:	4613      	mov	r3, r2
 80041ee:	4631      	mov	r1, r6
 80041f0:	4642      	mov	r2, r8
 80041f2:	4628      	mov	r0, r5
 80041f4:	47b8      	blx	r7
 80041f6:	3001      	adds	r0, #1
 80041f8:	d1c0      	bne.n	800417c <_printf_float+0x304>
 80041fa:	e69e      	b.n	8003f3a <_printf_float+0xc2>
 80041fc:	2301      	movs	r3, #1
 80041fe:	4631      	mov	r1, r6
 8004200:	4628      	mov	r0, r5
 8004202:	9205      	str	r2, [sp, #20]
 8004204:	47b8      	blx	r7
 8004206:	3001      	adds	r0, #1
 8004208:	f43f ae97 	beq.w	8003f3a <_printf_float+0xc2>
 800420c:	9a05      	ldr	r2, [sp, #20]
 800420e:	f10b 0b01 	add.w	fp, fp, #1
 8004212:	e7b9      	b.n	8004188 <_printf_float+0x310>
 8004214:	ee18 3a10 	vmov	r3, s16
 8004218:	4652      	mov	r2, sl
 800421a:	4631      	mov	r1, r6
 800421c:	4628      	mov	r0, r5
 800421e:	47b8      	blx	r7
 8004220:	3001      	adds	r0, #1
 8004222:	d1be      	bne.n	80041a2 <_printf_float+0x32a>
 8004224:	e689      	b.n	8003f3a <_printf_float+0xc2>
 8004226:	9a05      	ldr	r2, [sp, #20]
 8004228:	464b      	mov	r3, r9
 800422a:	4442      	add	r2, r8
 800422c:	4631      	mov	r1, r6
 800422e:	4628      	mov	r0, r5
 8004230:	47b8      	blx	r7
 8004232:	3001      	adds	r0, #1
 8004234:	d1c1      	bne.n	80041ba <_printf_float+0x342>
 8004236:	e680      	b.n	8003f3a <_printf_float+0xc2>
 8004238:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800423a:	2a01      	cmp	r2, #1
 800423c:	dc01      	bgt.n	8004242 <_printf_float+0x3ca>
 800423e:	07db      	lsls	r3, r3, #31
 8004240:	d538      	bpl.n	80042b4 <_printf_float+0x43c>
 8004242:	2301      	movs	r3, #1
 8004244:	4642      	mov	r2, r8
 8004246:	4631      	mov	r1, r6
 8004248:	4628      	mov	r0, r5
 800424a:	47b8      	blx	r7
 800424c:	3001      	adds	r0, #1
 800424e:	f43f ae74 	beq.w	8003f3a <_printf_float+0xc2>
 8004252:	ee18 3a10 	vmov	r3, s16
 8004256:	4652      	mov	r2, sl
 8004258:	4631      	mov	r1, r6
 800425a:	4628      	mov	r0, r5
 800425c:	47b8      	blx	r7
 800425e:	3001      	adds	r0, #1
 8004260:	f43f ae6b 	beq.w	8003f3a <_printf_float+0xc2>
 8004264:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004268:	2200      	movs	r2, #0
 800426a:	2300      	movs	r3, #0
 800426c:	f7fc fc2c 	bl	8000ac8 <__aeabi_dcmpeq>
 8004270:	b9d8      	cbnz	r0, 80042aa <_printf_float+0x432>
 8004272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004274:	f108 0201 	add.w	r2, r8, #1
 8004278:	3b01      	subs	r3, #1
 800427a:	4631      	mov	r1, r6
 800427c:	4628      	mov	r0, r5
 800427e:	47b8      	blx	r7
 8004280:	3001      	adds	r0, #1
 8004282:	d10e      	bne.n	80042a2 <_printf_float+0x42a>
 8004284:	e659      	b.n	8003f3a <_printf_float+0xc2>
 8004286:	2301      	movs	r3, #1
 8004288:	4652      	mov	r2, sl
 800428a:	4631      	mov	r1, r6
 800428c:	4628      	mov	r0, r5
 800428e:	47b8      	blx	r7
 8004290:	3001      	adds	r0, #1
 8004292:	f43f ae52 	beq.w	8003f3a <_printf_float+0xc2>
 8004296:	f108 0801 	add.w	r8, r8, #1
 800429a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800429c:	3b01      	subs	r3, #1
 800429e:	4543      	cmp	r3, r8
 80042a0:	dcf1      	bgt.n	8004286 <_printf_float+0x40e>
 80042a2:	464b      	mov	r3, r9
 80042a4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80042a8:	e6dc      	b.n	8004064 <_printf_float+0x1ec>
 80042aa:	f04f 0800 	mov.w	r8, #0
 80042ae:	f104 0a1a 	add.w	sl, r4, #26
 80042b2:	e7f2      	b.n	800429a <_printf_float+0x422>
 80042b4:	2301      	movs	r3, #1
 80042b6:	4642      	mov	r2, r8
 80042b8:	e7df      	b.n	800427a <_printf_float+0x402>
 80042ba:	2301      	movs	r3, #1
 80042bc:	464a      	mov	r2, r9
 80042be:	4631      	mov	r1, r6
 80042c0:	4628      	mov	r0, r5
 80042c2:	47b8      	blx	r7
 80042c4:	3001      	adds	r0, #1
 80042c6:	f43f ae38 	beq.w	8003f3a <_printf_float+0xc2>
 80042ca:	f108 0801 	add.w	r8, r8, #1
 80042ce:	68e3      	ldr	r3, [r4, #12]
 80042d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80042d2:	1a5b      	subs	r3, r3, r1
 80042d4:	4543      	cmp	r3, r8
 80042d6:	dcf0      	bgt.n	80042ba <_printf_float+0x442>
 80042d8:	e6fa      	b.n	80040d0 <_printf_float+0x258>
 80042da:	f04f 0800 	mov.w	r8, #0
 80042de:	f104 0919 	add.w	r9, r4, #25
 80042e2:	e7f4      	b.n	80042ce <_printf_float+0x456>

080042e4 <_printf_common>:
 80042e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80042e8:	4616      	mov	r6, r2
 80042ea:	4699      	mov	r9, r3
 80042ec:	688a      	ldr	r2, [r1, #8]
 80042ee:	690b      	ldr	r3, [r1, #16]
 80042f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80042f4:	4293      	cmp	r3, r2
 80042f6:	bfb8      	it	lt
 80042f8:	4613      	movlt	r3, r2
 80042fa:	6033      	str	r3, [r6, #0]
 80042fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004300:	4607      	mov	r7, r0
 8004302:	460c      	mov	r4, r1
 8004304:	b10a      	cbz	r2, 800430a <_printf_common+0x26>
 8004306:	3301      	adds	r3, #1
 8004308:	6033      	str	r3, [r6, #0]
 800430a:	6823      	ldr	r3, [r4, #0]
 800430c:	0699      	lsls	r1, r3, #26
 800430e:	bf42      	ittt	mi
 8004310:	6833      	ldrmi	r3, [r6, #0]
 8004312:	3302      	addmi	r3, #2
 8004314:	6033      	strmi	r3, [r6, #0]
 8004316:	6825      	ldr	r5, [r4, #0]
 8004318:	f015 0506 	ands.w	r5, r5, #6
 800431c:	d106      	bne.n	800432c <_printf_common+0x48>
 800431e:	f104 0a19 	add.w	sl, r4, #25
 8004322:	68e3      	ldr	r3, [r4, #12]
 8004324:	6832      	ldr	r2, [r6, #0]
 8004326:	1a9b      	subs	r3, r3, r2
 8004328:	42ab      	cmp	r3, r5
 800432a:	dc26      	bgt.n	800437a <_printf_common+0x96>
 800432c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004330:	1e13      	subs	r3, r2, #0
 8004332:	6822      	ldr	r2, [r4, #0]
 8004334:	bf18      	it	ne
 8004336:	2301      	movne	r3, #1
 8004338:	0692      	lsls	r2, r2, #26
 800433a:	d42b      	bmi.n	8004394 <_printf_common+0xb0>
 800433c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004340:	4649      	mov	r1, r9
 8004342:	4638      	mov	r0, r7
 8004344:	47c0      	blx	r8
 8004346:	3001      	adds	r0, #1
 8004348:	d01e      	beq.n	8004388 <_printf_common+0xa4>
 800434a:	6823      	ldr	r3, [r4, #0]
 800434c:	68e5      	ldr	r5, [r4, #12]
 800434e:	6832      	ldr	r2, [r6, #0]
 8004350:	f003 0306 	and.w	r3, r3, #6
 8004354:	2b04      	cmp	r3, #4
 8004356:	bf08      	it	eq
 8004358:	1aad      	subeq	r5, r5, r2
 800435a:	68a3      	ldr	r3, [r4, #8]
 800435c:	6922      	ldr	r2, [r4, #16]
 800435e:	bf0c      	ite	eq
 8004360:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004364:	2500      	movne	r5, #0
 8004366:	4293      	cmp	r3, r2
 8004368:	bfc4      	itt	gt
 800436a:	1a9b      	subgt	r3, r3, r2
 800436c:	18ed      	addgt	r5, r5, r3
 800436e:	2600      	movs	r6, #0
 8004370:	341a      	adds	r4, #26
 8004372:	42b5      	cmp	r5, r6
 8004374:	d11a      	bne.n	80043ac <_printf_common+0xc8>
 8004376:	2000      	movs	r0, #0
 8004378:	e008      	b.n	800438c <_printf_common+0xa8>
 800437a:	2301      	movs	r3, #1
 800437c:	4652      	mov	r2, sl
 800437e:	4649      	mov	r1, r9
 8004380:	4638      	mov	r0, r7
 8004382:	47c0      	blx	r8
 8004384:	3001      	adds	r0, #1
 8004386:	d103      	bne.n	8004390 <_printf_common+0xac>
 8004388:	f04f 30ff 	mov.w	r0, #4294967295
 800438c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004390:	3501      	adds	r5, #1
 8004392:	e7c6      	b.n	8004322 <_printf_common+0x3e>
 8004394:	18e1      	adds	r1, r4, r3
 8004396:	1c5a      	adds	r2, r3, #1
 8004398:	2030      	movs	r0, #48	; 0x30
 800439a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800439e:	4422      	add	r2, r4
 80043a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80043a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80043a8:	3302      	adds	r3, #2
 80043aa:	e7c7      	b.n	800433c <_printf_common+0x58>
 80043ac:	2301      	movs	r3, #1
 80043ae:	4622      	mov	r2, r4
 80043b0:	4649      	mov	r1, r9
 80043b2:	4638      	mov	r0, r7
 80043b4:	47c0      	blx	r8
 80043b6:	3001      	adds	r0, #1
 80043b8:	d0e6      	beq.n	8004388 <_printf_common+0xa4>
 80043ba:	3601      	adds	r6, #1
 80043bc:	e7d9      	b.n	8004372 <_printf_common+0x8e>
	...

080043c0 <_printf_i>:
 80043c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80043c4:	7e0f      	ldrb	r7, [r1, #24]
 80043c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80043c8:	2f78      	cmp	r7, #120	; 0x78
 80043ca:	4691      	mov	r9, r2
 80043cc:	4680      	mov	r8, r0
 80043ce:	460c      	mov	r4, r1
 80043d0:	469a      	mov	sl, r3
 80043d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80043d6:	d807      	bhi.n	80043e8 <_printf_i+0x28>
 80043d8:	2f62      	cmp	r7, #98	; 0x62
 80043da:	d80a      	bhi.n	80043f2 <_printf_i+0x32>
 80043dc:	2f00      	cmp	r7, #0
 80043de:	f000 80d8 	beq.w	8004592 <_printf_i+0x1d2>
 80043e2:	2f58      	cmp	r7, #88	; 0x58
 80043e4:	f000 80a3 	beq.w	800452e <_printf_i+0x16e>
 80043e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80043ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80043f0:	e03a      	b.n	8004468 <_printf_i+0xa8>
 80043f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80043f6:	2b15      	cmp	r3, #21
 80043f8:	d8f6      	bhi.n	80043e8 <_printf_i+0x28>
 80043fa:	a101      	add	r1, pc, #4	; (adr r1, 8004400 <_printf_i+0x40>)
 80043fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004400:	08004459 	.word	0x08004459
 8004404:	0800446d 	.word	0x0800446d
 8004408:	080043e9 	.word	0x080043e9
 800440c:	080043e9 	.word	0x080043e9
 8004410:	080043e9 	.word	0x080043e9
 8004414:	080043e9 	.word	0x080043e9
 8004418:	0800446d 	.word	0x0800446d
 800441c:	080043e9 	.word	0x080043e9
 8004420:	080043e9 	.word	0x080043e9
 8004424:	080043e9 	.word	0x080043e9
 8004428:	080043e9 	.word	0x080043e9
 800442c:	08004579 	.word	0x08004579
 8004430:	0800449d 	.word	0x0800449d
 8004434:	0800455b 	.word	0x0800455b
 8004438:	080043e9 	.word	0x080043e9
 800443c:	080043e9 	.word	0x080043e9
 8004440:	0800459b 	.word	0x0800459b
 8004444:	080043e9 	.word	0x080043e9
 8004448:	0800449d 	.word	0x0800449d
 800444c:	080043e9 	.word	0x080043e9
 8004450:	080043e9 	.word	0x080043e9
 8004454:	08004563 	.word	0x08004563
 8004458:	682b      	ldr	r3, [r5, #0]
 800445a:	1d1a      	adds	r2, r3, #4
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	602a      	str	r2, [r5, #0]
 8004460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004464:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004468:	2301      	movs	r3, #1
 800446a:	e0a3      	b.n	80045b4 <_printf_i+0x1f4>
 800446c:	6820      	ldr	r0, [r4, #0]
 800446e:	6829      	ldr	r1, [r5, #0]
 8004470:	0606      	lsls	r6, r0, #24
 8004472:	f101 0304 	add.w	r3, r1, #4
 8004476:	d50a      	bpl.n	800448e <_printf_i+0xce>
 8004478:	680e      	ldr	r6, [r1, #0]
 800447a:	602b      	str	r3, [r5, #0]
 800447c:	2e00      	cmp	r6, #0
 800447e:	da03      	bge.n	8004488 <_printf_i+0xc8>
 8004480:	232d      	movs	r3, #45	; 0x2d
 8004482:	4276      	negs	r6, r6
 8004484:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004488:	485e      	ldr	r0, [pc, #376]	; (8004604 <_printf_i+0x244>)
 800448a:	230a      	movs	r3, #10
 800448c:	e019      	b.n	80044c2 <_printf_i+0x102>
 800448e:	680e      	ldr	r6, [r1, #0]
 8004490:	602b      	str	r3, [r5, #0]
 8004492:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004496:	bf18      	it	ne
 8004498:	b236      	sxthne	r6, r6
 800449a:	e7ef      	b.n	800447c <_printf_i+0xbc>
 800449c:	682b      	ldr	r3, [r5, #0]
 800449e:	6820      	ldr	r0, [r4, #0]
 80044a0:	1d19      	adds	r1, r3, #4
 80044a2:	6029      	str	r1, [r5, #0]
 80044a4:	0601      	lsls	r1, r0, #24
 80044a6:	d501      	bpl.n	80044ac <_printf_i+0xec>
 80044a8:	681e      	ldr	r6, [r3, #0]
 80044aa:	e002      	b.n	80044b2 <_printf_i+0xf2>
 80044ac:	0646      	lsls	r6, r0, #25
 80044ae:	d5fb      	bpl.n	80044a8 <_printf_i+0xe8>
 80044b0:	881e      	ldrh	r6, [r3, #0]
 80044b2:	4854      	ldr	r0, [pc, #336]	; (8004604 <_printf_i+0x244>)
 80044b4:	2f6f      	cmp	r7, #111	; 0x6f
 80044b6:	bf0c      	ite	eq
 80044b8:	2308      	moveq	r3, #8
 80044ba:	230a      	movne	r3, #10
 80044bc:	2100      	movs	r1, #0
 80044be:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80044c2:	6865      	ldr	r5, [r4, #4]
 80044c4:	60a5      	str	r5, [r4, #8]
 80044c6:	2d00      	cmp	r5, #0
 80044c8:	bfa2      	ittt	ge
 80044ca:	6821      	ldrge	r1, [r4, #0]
 80044cc:	f021 0104 	bicge.w	r1, r1, #4
 80044d0:	6021      	strge	r1, [r4, #0]
 80044d2:	b90e      	cbnz	r6, 80044d8 <_printf_i+0x118>
 80044d4:	2d00      	cmp	r5, #0
 80044d6:	d04d      	beq.n	8004574 <_printf_i+0x1b4>
 80044d8:	4615      	mov	r5, r2
 80044da:	fbb6 f1f3 	udiv	r1, r6, r3
 80044de:	fb03 6711 	mls	r7, r3, r1, r6
 80044e2:	5dc7      	ldrb	r7, [r0, r7]
 80044e4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80044e8:	4637      	mov	r7, r6
 80044ea:	42bb      	cmp	r3, r7
 80044ec:	460e      	mov	r6, r1
 80044ee:	d9f4      	bls.n	80044da <_printf_i+0x11a>
 80044f0:	2b08      	cmp	r3, #8
 80044f2:	d10b      	bne.n	800450c <_printf_i+0x14c>
 80044f4:	6823      	ldr	r3, [r4, #0]
 80044f6:	07de      	lsls	r6, r3, #31
 80044f8:	d508      	bpl.n	800450c <_printf_i+0x14c>
 80044fa:	6923      	ldr	r3, [r4, #16]
 80044fc:	6861      	ldr	r1, [r4, #4]
 80044fe:	4299      	cmp	r1, r3
 8004500:	bfde      	ittt	le
 8004502:	2330      	movle	r3, #48	; 0x30
 8004504:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004508:	f105 35ff 	addle.w	r5, r5, #4294967295
 800450c:	1b52      	subs	r2, r2, r5
 800450e:	6122      	str	r2, [r4, #16]
 8004510:	f8cd a000 	str.w	sl, [sp]
 8004514:	464b      	mov	r3, r9
 8004516:	aa03      	add	r2, sp, #12
 8004518:	4621      	mov	r1, r4
 800451a:	4640      	mov	r0, r8
 800451c:	f7ff fee2 	bl	80042e4 <_printf_common>
 8004520:	3001      	adds	r0, #1
 8004522:	d14c      	bne.n	80045be <_printf_i+0x1fe>
 8004524:	f04f 30ff 	mov.w	r0, #4294967295
 8004528:	b004      	add	sp, #16
 800452a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800452e:	4835      	ldr	r0, [pc, #212]	; (8004604 <_printf_i+0x244>)
 8004530:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004534:	6829      	ldr	r1, [r5, #0]
 8004536:	6823      	ldr	r3, [r4, #0]
 8004538:	f851 6b04 	ldr.w	r6, [r1], #4
 800453c:	6029      	str	r1, [r5, #0]
 800453e:	061d      	lsls	r5, r3, #24
 8004540:	d514      	bpl.n	800456c <_printf_i+0x1ac>
 8004542:	07df      	lsls	r7, r3, #31
 8004544:	bf44      	itt	mi
 8004546:	f043 0320 	orrmi.w	r3, r3, #32
 800454a:	6023      	strmi	r3, [r4, #0]
 800454c:	b91e      	cbnz	r6, 8004556 <_printf_i+0x196>
 800454e:	6823      	ldr	r3, [r4, #0]
 8004550:	f023 0320 	bic.w	r3, r3, #32
 8004554:	6023      	str	r3, [r4, #0]
 8004556:	2310      	movs	r3, #16
 8004558:	e7b0      	b.n	80044bc <_printf_i+0xfc>
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	f043 0320 	orr.w	r3, r3, #32
 8004560:	6023      	str	r3, [r4, #0]
 8004562:	2378      	movs	r3, #120	; 0x78
 8004564:	4828      	ldr	r0, [pc, #160]	; (8004608 <_printf_i+0x248>)
 8004566:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800456a:	e7e3      	b.n	8004534 <_printf_i+0x174>
 800456c:	0659      	lsls	r1, r3, #25
 800456e:	bf48      	it	mi
 8004570:	b2b6      	uxthmi	r6, r6
 8004572:	e7e6      	b.n	8004542 <_printf_i+0x182>
 8004574:	4615      	mov	r5, r2
 8004576:	e7bb      	b.n	80044f0 <_printf_i+0x130>
 8004578:	682b      	ldr	r3, [r5, #0]
 800457a:	6826      	ldr	r6, [r4, #0]
 800457c:	6961      	ldr	r1, [r4, #20]
 800457e:	1d18      	adds	r0, r3, #4
 8004580:	6028      	str	r0, [r5, #0]
 8004582:	0635      	lsls	r5, r6, #24
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	d501      	bpl.n	800458c <_printf_i+0x1cc>
 8004588:	6019      	str	r1, [r3, #0]
 800458a:	e002      	b.n	8004592 <_printf_i+0x1d2>
 800458c:	0670      	lsls	r0, r6, #25
 800458e:	d5fb      	bpl.n	8004588 <_printf_i+0x1c8>
 8004590:	8019      	strh	r1, [r3, #0]
 8004592:	2300      	movs	r3, #0
 8004594:	6123      	str	r3, [r4, #16]
 8004596:	4615      	mov	r5, r2
 8004598:	e7ba      	b.n	8004510 <_printf_i+0x150>
 800459a:	682b      	ldr	r3, [r5, #0]
 800459c:	1d1a      	adds	r2, r3, #4
 800459e:	602a      	str	r2, [r5, #0]
 80045a0:	681d      	ldr	r5, [r3, #0]
 80045a2:	6862      	ldr	r2, [r4, #4]
 80045a4:	2100      	movs	r1, #0
 80045a6:	4628      	mov	r0, r5
 80045a8:	f7fb fe1a 	bl	80001e0 <memchr>
 80045ac:	b108      	cbz	r0, 80045b2 <_printf_i+0x1f2>
 80045ae:	1b40      	subs	r0, r0, r5
 80045b0:	6060      	str	r0, [r4, #4]
 80045b2:	6863      	ldr	r3, [r4, #4]
 80045b4:	6123      	str	r3, [r4, #16]
 80045b6:	2300      	movs	r3, #0
 80045b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80045bc:	e7a8      	b.n	8004510 <_printf_i+0x150>
 80045be:	6923      	ldr	r3, [r4, #16]
 80045c0:	462a      	mov	r2, r5
 80045c2:	4649      	mov	r1, r9
 80045c4:	4640      	mov	r0, r8
 80045c6:	47d0      	blx	sl
 80045c8:	3001      	adds	r0, #1
 80045ca:	d0ab      	beq.n	8004524 <_printf_i+0x164>
 80045cc:	6823      	ldr	r3, [r4, #0]
 80045ce:	079b      	lsls	r3, r3, #30
 80045d0:	d413      	bmi.n	80045fa <_printf_i+0x23a>
 80045d2:	68e0      	ldr	r0, [r4, #12]
 80045d4:	9b03      	ldr	r3, [sp, #12]
 80045d6:	4298      	cmp	r0, r3
 80045d8:	bfb8      	it	lt
 80045da:	4618      	movlt	r0, r3
 80045dc:	e7a4      	b.n	8004528 <_printf_i+0x168>
 80045de:	2301      	movs	r3, #1
 80045e0:	4632      	mov	r2, r6
 80045e2:	4649      	mov	r1, r9
 80045e4:	4640      	mov	r0, r8
 80045e6:	47d0      	blx	sl
 80045e8:	3001      	adds	r0, #1
 80045ea:	d09b      	beq.n	8004524 <_printf_i+0x164>
 80045ec:	3501      	adds	r5, #1
 80045ee:	68e3      	ldr	r3, [r4, #12]
 80045f0:	9903      	ldr	r1, [sp, #12]
 80045f2:	1a5b      	subs	r3, r3, r1
 80045f4:	42ab      	cmp	r3, r5
 80045f6:	dcf2      	bgt.n	80045de <_printf_i+0x21e>
 80045f8:	e7eb      	b.n	80045d2 <_printf_i+0x212>
 80045fa:	2500      	movs	r5, #0
 80045fc:	f104 0619 	add.w	r6, r4, #25
 8004600:	e7f5      	b.n	80045ee <_printf_i+0x22e>
 8004602:	bf00      	nop
 8004604:	08008656 	.word	0x08008656
 8004608:	08008667 	.word	0x08008667

0800460c <_scanf_float>:
 800460c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004610:	b087      	sub	sp, #28
 8004612:	4617      	mov	r7, r2
 8004614:	9303      	str	r3, [sp, #12]
 8004616:	688b      	ldr	r3, [r1, #8]
 8004618:	1e5a      	subs	r2, r3, #1
 800461a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800461e:	bf83      	ittte	hi
 8004620:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004624:	195b      	addhi	r3, r3, r5
 8004626:	9302      	strhi	r3, [sp, #8]
 8004628:	2300      	movls	r3, #0
 800462a:	bf86      	itte	hi
 800462c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004630:	608b      	strhi	r3, [r1, #8]
 8004632:	9302      	strls	r3, [sp, #8]
 8004634:	680b      	ldr	r3, [r1, #0]
 8004636:	468b      	mov	fp, r1
 8004638:	2500      	movs	r5, #0
 800463a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800463e:	f84b 3b1c 	str.w	r3, [fp], #28
 8004642:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004646:	4680      	mov	r8, r0
 8004648:	460c      	mov	r4, r1
 800464a:	465e      	mov	r6, fp
 800464c:	46aa      	mov	sl, r5
 800464e:	46a9      	mov	r9, r5
 8004650:	9501      	str	r5, [sp, #4]
 8004652:	68a2      	ldr	r2, [r4, #8]
 8004654:	b152      	cbz	r2, 800466c <_scanf_float+0x60>
 8004656:	683b      	ldr	r3, [r7, #0]
 8004658:	781b      	ldrb	r3, [r3, #0]
 800465a:	2b4e      	cmp	r3, #78	; 0x4e
 800465c:	d864      	bhi.n	8004728 <_scanf_float+0x11c>
 800465e:	2b40      	cmp	r3, #64	; 0x40
 8004660:	d83c      	bhi.n	80046dc <_scanf_float+0xd0>
 8004662:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8004666:	b2c8      	uxtb	r0, r1
 8004668:	280e      	cmp	r0, #14
 800466a:	d93a      	bls.n	80046e2 <_scanf_float+0xd6>
 800466c:	f1b9 0f00 	cmp.w	r9, #0
 8004670:	d003      	beq.n	800467a <_scanf_float+0x6e>
 8004672:	6823      	ldr	r3, [r4, #0]
 8004674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004678:	6023      	str	r3, [r4, #0]
 800467a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800467e:	f1ba 0f01 	cmp.w	sl, #1
 8004682:	f200 8113 	bhi.w	80048ac <_scanf_float+0x2a0>
 8004686:	455e      	cmp	r6, fp
 8004688:	f200 8105 	bhi.w	8004896 <_scanf_float+0x28a>
 800468c:	2501      	movs	r5, #1
 800468e:	4628      	mov	r0, r5
 8004690:	b007      	add	sp, #28
 8004692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004696:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800469a:	2a0d      	cmp	r2, #13
 800469c:	d8e6      	bhi.n	800466c <_scanf_float+0x60>
 800469e:	a101      	add	r1, pc, #4	; (adr r1, 80046a4 <_scanf_float+0x98>)
 80046a0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80046a4:	080047e3 	.word	0x080047e3
 80046a8:	0800466d 	.word	0x0800466d
 80046ac:	0800466d 	.word	0x0800466d
 80046b0:	0800466d 	.word	0x0800466d
 80046b4:	08004843 	.word	0x08004843
 80046b8:	0800481b 	.word	0x0800481b
 80046bc:	0800466d 	.word	0x0800466d
 80046c0:	0800466d 	.word	0x0800466d
 80046c4:	080047f1 	.word	0x080047f1
 80046c8:	0800466d 	.word	0x0800466d
 80046cc:	0800466d 	.word	0x0800466d
 80046d0:	0800466d 	.word	0x0800466d
 80046d4:	0800466d 	.word	0x0800466d
 80046d8:	080047a9 	.word	0x080047a9
 80046dc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80046e0:	e7db      	b.n	800469a <_scanf_float+0x8e>
 80046e2:	290e      	cmp	r1, #14
 80046e4:	d8c2      	bhi.n	800466c <_scanf_float+0x60>
 80046e6:	a001      	add	r0, pc, #4	; (adr r0, 80046ec <_scanf_float+0xe0>)
 80046e8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80046ec:	0800479b 	.word	0x0800479b
 80046f0:	0800466d 	.word	0x0800466d
 80046f4:	0800479b 	.word	0x0800479b
 80046f8:	0800482f 	.word	0x0800482f
 80046fc:	0800466d 	.word	0x0800466d
 8004700:	08004749 	.word	0x08004749
 8004704:	08004785 	.word	0x08004785
 8004708:	08004785 	.word	0x08004785
 800470c:	08004785 	.word	0x08004785
 8004710:	08004785 	.word	0x08004785
 8004714:	08004785 	.word	0x08004785
 8004718:	08004785 	.word	0x08004785
 800471c:	08004785 	.word	0x08004785
 8004720:	08004785 	.word	0x08004785
 8004724:	08004785 	.word	0x08004785
 8004728:	2b6e      	cmp	r3, #110	; 0x6e
 800472a:	d809      	bhi.n	8004740 <_scanf_float+0x134>
 800472c:	2b60      	cmp	r3, #96	; 0x60
 800472e:	d8b2      	bhi.n	8004696 <_scanf_float+0x8a>
 8004730:	2b54      	cmp	r3, #84	; 0x54
 8004732:	d077      	beq.n	8004824 <_scanf_float+0x218>
 8004734:	2b59      	cmp	r3, #89	; 0x59
 8004736:	d199      	bne.n	800466c <_scanf_float+0x60>
 8004738:	2d07      	cmp	r5, #7
 800473a:	d197      	bne.n	800466c <_scanf_float+0x60>
 800473c:	2508      	movs	r5, #8
 800473e:	e029      	b.n	8004794 <_scanf_float+0x188>
 8004740:	2b74      	cmp	r3, #116	; 0x74
 8004742:	d06f      	beq.n	8004824 <_scanf_float+0x218>
 8004744:	2b79      	cmp	r3, #121	; 0x79
 8004746:	e7f6      	b.n	8004736 <_scanf_float+0x12a>
 8004748:	6821      	ldr	r1, [r4, #0]
 800474a:	05c8      	lsls	r0, r1, #23
 800474c:	d51a      	bpl.n	8004784 <_scanf_float+0x178>
 800474e:	9b02      	ldr	r3, [sp, #8]
 8004750:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004754:	6021      	str	r1, [r4, #0]
 8004756:	f109 0901 	add.w	r9, r9, #1
 800475a:	b11b      	cbz	r3, 8004764 <_scanf_float+0x158>
 800475c:	3b01      	subs	r3, #1
 800475e:	3201      	adds	r2, #1
 8004760:	9302      	str	r3, [sp, #8]
 8004762:	60a2      	str	r2, [r4, #8]
 8004764:	68a3      	ldr	r3, [r4, #8]
 8004766:	3b01      	subs	r3, #1
 8004768:	60a3      	str	r3, [r4, #8]
 800476a:	6923      	ldr	r3, [r4, #16]
 800476c:	3301      	adds	r3, #1
 800476e:	6123      	str	r3, [r4, #16]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	3b01      	subs	r3, #1
 8004774:	2b00      	cmp	r3, #0
 8004776:	607b      	str	r3, [r7, #4]
 8004778:	f340 8084 	ble.w	8004884 <_scanf_float+0x278>
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	3301      	adds	r3, #1
 8004780:	603b      	str	r3, [r7, #0]
 8004782:	e766      	b.n	8004652 <_scanf_float+0x46>
 8004784:	eb1a 0f05 	cmn.w	sl, r5
 8004788:	f47f af70 	bne.w	800466c <_scanf_float+0x60>
 800478c:	6822      	ldr	r2, [r4, #0]
 800478e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8004792:	6022      	str	r2, [r4, #0]
 8004794:	f806 3b01 	strb.w	r3, [r6], #1
 8004798:	e7e4      	b.n	8004764 <_scanf_float+0x158>
 800479a:	6822      	ldr	r2, [r4, #0]
 800479c:	0610      	lsls	r0, r2, #24
 800479e:	f57f af65 	bpl.w	800466c <_scanf_float+0x60>
 80047a2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047a6:	e7f4      	b.n	8004792 <_scanf_float+0x186>
 80047a8:	f1ba 0f00 	cmp.w	sl, #0
 80047ac:	d10e      	bne.n	80047cc <_scanf_float+0x1c0>
 80047ae:	f1b9 0f00 	cmp.w	r9, #0
 80047b2:	d10e      	bne.n	80047d2 <_scanf_float+0x1c6>
 80047b4:	6822      	ldr	r2, [r4, #0]
 80047b6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80047ba:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80047be:	d108      	bne.n	80047d2 <_scanf_float+0x1c6>
 80047c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80047c4:	6022      	str	r2, [r4, #0]
 80047c6:	f04f 0a01 	mov.w	sl, #1
 80047ca:	e7e3      	b.n	8004794 <_scanf_float+0x188>
 80047cc:	f1ba 0f02 	cmp.w	sl, #2
 80047d0:	d055      	beq.n	800487e <_scanf_float+0x272>
 80047d2:	2d01      	cmp	r5, #1
 80047d4:	d002      	beq.n	80047dc <_scanf_float+0x1d0>
 80047d6:	2d04      	cmp	r5, #4
 80047d8:	f47f af48 	bne.w	800466c <_scanf_float+0x60>
 80047dc:	3501      	adds	r5, #1
 80047de:	b2ed      	uxtb	r5, r5
 80047e0:	e7d8      	b.n	8004794 <_scanf_float+0x188>
 80047e2:	f1ba 0f01 	cmp.w	sl, #1
 80047e6:	f47f af41 	bne.w	800466c <_scanf_float+0x60>
 80047ea:	f04f 0a02 	mov.w	sl, #2
 80047ee:	e7d1      	b.n	8004794 <_scanf_float+0x188>
 80047f0:	b97d      	cbnz	r5, 8004812 <_scanf_float+0x206>
 80047f2:	f1b9 0f00 	cmp.w	r9, #0
 80047f6:	f47f af3c 	bne.w	8004672 <_scanf_float+0x66>
 80047fa:	6822      	ldr	r2, [r4, #0]
 80047fc:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004800:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8004804:	f47f af39 	bne.w	800467a <_scanf_float+0x6e>
 8004808:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800480c:	6022      	str	r2, [r4, #0]
 800480e:	2501      	movs	r5, #1
 8004810:	e7c0      	b.n	8004794 <_scanf_float+0x188>
 8004812:	2d03      	cmp	r5, #3
 8004814:	d0e2      	beq.n	80047dc <_scanf_float+0x1d0>
 8004816:	2d05      	cmp	r5, #5
 8004818:	e7de      	b.n	80047d8 <_scanf_float+0x1cc>
 800481a:	2d02      	cmp	r5, #2
 800481c:	f47f af26 	bne.w	800466c <_scanf_float+0x60>
 8004820:	2503      	movs	r5, #3
 8004822:	e7b7      	b.n	8004794 <_scanf_float+0x188>
 8004824:	2d06      	cmp	r5, #6
 8004826:	f47f af21 	bne.w	800466c <_scanf_float+0x60>
 800482a:	2507      	movs	r5, #7
 800482c:	e7b2      	b.n	8004794 <_scanf_float+0x188>
 800482e:	6822      	ldr	r2, [r4, #0]
 8004830:	0591      	lsls	r1, r2, #22
 8004832:	f57f af1b 	bpl.w	800466c <_scanf_float+0x60>
 8004836:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800483a:	6022      	str	r2, [r4, #0]
 800483c:	f8cd 9004 	str.w	r9, [sp, #4]
 8004840:	e7a8      	b.n	8004794 <_scanf_float+0x188>
 8004842:	6822      	ldr	r2, [r4, #0]
 8004844:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004848:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800484c:	d006      	beq.n	800485c <_scanf_float+0x250>
 800484e:	0550      	lsls	r0, r2, #21
 8004850:	f57f af0c 	bpl.w	800466c <_scanf_float+0x60>
 8004854:	f1b9 0f00 	cmp.w	r9, #0
 8004858:	f43f af0f 	beq.w	800467a <_scanf_float+0x6e>
 800485c:	0591      	lsls	r1, r2, #22
 800485e:	bf58      	it	pl
 8004860:	9901      	ldrpl	r1, [sp, #4]
 8004862:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004866:	bf58      	it	pl
 8004868:	eba9 0101 	subpl.w	r1, r9, r1
 800486c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004870:	bf58      	it	pl
 8004872:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004876:	6022      	str	r2, [r4, #0]
 8004878:	f04f 0900 	mov.w	r9, #0
 800487c:	e78a      	b.n	8004794 <_scanf_float+0x188>
 800487e:	f04f 0a03 	mov.w	sl, #3
 8004882:	e787      	b.n	8004794 <_scanf_float+0x188>
 8004884:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8004888:	4639      	mov	r1, r7
 800488a:	4640      	mov	r0, r8
 800488c:	4798      	blx	r3
 800488e:	2800      	cmp	r0, #0
 8004890:	f43f aedf 	beq.w	8004652 <_scanf_float+0x46>
 8004894:	e6ea      	b.n	800466c <_scanf_float+0x60>
 8004896:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800489a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800489e:	463a      	mov	r2, r7
 80048a0:	4640      	mov	r0, r8
 80048a2:	4798      	blx	r3
 80048a4:	6923      	ldr	r3, [r4, #16]
 80048a6:	3b01      	subs	r3, #1
 80048a8:	6123      	str	r3, [r4, #16]
 80048aa:	e6ec      	b.n	8004686 <_scanf_float+0x7a>
 80048ac:	1e6b      	subs	r3, r5, #1
 80048ae:	2b06      	cmp	r3, #6
 80048b0:	d825      	bhi.n	80048fe <_scanf_float+0x2f2>
 80048b2:	2d02      	cmp	r5, #2
 80048b4:	d836      	bhi.n	8004924 <_scanf_float+0x318>
 80048b6:	455e      	cmp	r6, fp
 80048b8:	f67f aee8 	bls.w	800468c <_scanf_float+0x80>
 80048bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80048c0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80048c4:	463a      	mov	r2, r7
 80048c6:	4640      	mov	r0, r8
 80048c8:	4798      	blx	r3
 80048ca:	6923      	ldr	r3, [r4, #16]
 80048cc:	3b01      	subs	r3, #1
 80048ce:	6123      	str	r3, [r4, #16]
 80048d0:	e7f1      	b.n	80048b6 <_scanf_float+0x2aa>
 80048d2:	9802      	ldr	r0, [sp, #8]
 80048d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80048d8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80048dc:	9002      	str	r0, [sp, #8]
 80048de:	463a      	mov	r2, r7
 80048e0:	4640      	mov	r0, r8
 80048e2:	4798      	blx	r3
 80048e4:	6923      	ldr	r3, [r4, #16]
 80048e6:	3b01      	subs	r3, #1
 80048e8:	6123      	str	r3, [r4, #16]
 80048ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80048ee:	fa5f fa8a 	uxtb.w	sl, sl
 80048f2:	f1ba 0f02 	cmp.w	sl, #2
 80048f6:	d1ec      	bne.n	80048d2 <_scanf_float+0x2c6>
 80048f8:	3d03      	subs	r5, #3
 80048fa:	b2ed      	uxtb	r5, r5
 80048fc:	1b76      	subs	r6, r6, r5
 80048fe:	6823      	ldr	r3, [r4, #0]
 8004900:	05da      	lsls	r2, r3, #23
 8004902:	d52f      	bpl.n	8004964 <_scanf_float+0x358>
 8004904:	055b      	lsls	r3, r3, #21
 8004906:	d510      	bpl.n	800492a <_scanf_float+0x31e>
 8004908:	455e      	cmp	r6, fp
 800490a:	f67f aebf 	bls.w	800468c <_scanf_float+0x80>
 800490e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004912:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004916:	463a      	mov	r2, r7
 8004918:	4640      	mov	r0, r8
 800491a:	4798      	blx	r3
 800491c:	6923      	ldr	r3, [r4, #16]
 800491e:	3b01      	subs	r3, #1
 8004920:	6123      	str	r3, [r4, #16]
 8004922:	e7f1      	b.n	8004908 <_scanf_float+0x2fc>
 8004924:	46aa      	mov	sl, r5
 8004926:	9602      	str	r6, [sp, #8]
 8004928:	e7df      	b.n	80048ea <_scanf_float+0x2de>
 800492a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800492e:	6923      	ldr	r3, [r4, #16]
 8004930:	2965      	cmp	r1, #101	; 0x65
 8004932:	f103 33ff 	add.w	r3, r3, #4294967295
 8004936:	f106 35ff 	add.w	r5, r6, #4294967295
 800493a:	6123      	str	r3, [r4, #16]
 800493c:	d00c      	beq.n	8004958 <_scanf_float+0x34c>
 800493e:	2945      	cmp	r1, #69	; 0x45
 8004940:	d00a      	beq.n	8004958 <_scanf_float+0x34c>
 8004942:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004946:	463a      	mov	r2, r7
 8004948:	4640      	mov	r0, r8
 800494a:	4798      	blx	r3
 800494c:	6923      	ldr	r3, [r4, #16]
 800494e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004952:	3b01      	subs	r3, #1
 8004954:	1eb5      	subs	r5, r6, #2
 8004956:	6123      	str	r3, [r4, #16]
 8004958:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800495c:	463a      	mov	r2, r7
 800495e:	4640      	mov	r0, r8
 8004960:	4798      	blx	r3
 8004962:	462e      	mov	r6, r5
 8004964:	6825      	ldr	r5, [r4, #0]
 8004966:	f015 0510 	ands.w	r5, r5, #16
 800496a:	d159      	bne.n	8004a20 <_scanf_float+0x414>
 800496c:	7035      	strb	r5, [r6, #0]
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004974:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004978:	d11b      	bne.n	80049b2 <_scanf_float+0x3a6>
 800497a:	9b01      	ldr	r3, [sp, #4]
 800497c:	454b      	cmp	r3, r9
 800497e:	eba3 0209 	sub.w	r2, r3, r9
 8004982:	d123      	bne.n	80049cc <_scanf_float+0x3c0>
 8004984:	2200      	movs	r2, #0
 8004986:	4659      	mov	r1, fp
 8004988:	4640      	mov	r0, r8
 800498a:	f000 fe97 	bl	80056bc <_strtod_r>
 800498e:	6822      	ldr	r2, [r4, #0]
 8004990:	9b03      	ldr	r3, [sp, #12]
 8004992:	f012 0f02 	tst.w	r2, #2
 8004996:	ec57 6b10 	vmov	r6, r7, d0
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	d021      	beq.n	80049e2 <_scanf_float+0x3d6>
 800499e:	9903      	ldr	r1, [sp, #12]
 80049a0:	1d1a      	adds	r2, r3, #4
 80049a2:	600a      	str	r2, [r1, #0]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	e9c3 6700 	strd	r6, r7, [r3]
 80049aa:	68e3      	ldr	r3, [r4, #12]
 80049ac:	3301      	adds	r3, #1
 80049ae:	60e3      	str	r3, [r4, #12]
 80049b0:	e66d      	b.n	800468e <_scanf_float+0x82>
 80049b2:	9b04      	ldr	r3, [sp, #16]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d0e5      	beq.n	8004984 <_scanf_float+0x378>
 80049b8:	9905      	ldr	r1, [sp, #20]
 80049ba:	230a      	movs	r3, #10
 80049bc:	462a      	mov	r2, r5
 80049be:	3101      	adds	r1, #1
 80049c0:	4640      	mov	r0, r8
 80049c2:	f000 ff03 	bl	80057cc <_strtol_r>
 80049c6:	9b04      	ldr	r3, [sp, #16]
 80049c8:	9e05      	ldr	r6, [sp, #20]
 80049ca:	1ac2      	subs	r2, r0, r3
 80049cc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80049d0:	429e      	cmp	r6, r3
 80049d2:	bf28      	it	cs
 80049d4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80049d8:	4912      	ldr	r1, [pc, #72]	; (8004a24 <_scanf_float+0x418>)
 80049da:	4630      	mov	r0, r6
 80049dc:	f000 f82c 	bl	8004a38 <siprintf>
 80049e0:	e7d0      	b.n	8004984 <_scanf_float+0x378>
 80049e2:	9903      	ldr	r1, [sp, #12]
 80049e4:	f012 0f04 	tst.w	r2, #4
 80049e8:	f103 0204 	add.w	r2, r3, #4
 80049ec:	600a      	str	r2, [r1, #0]
 80049ee:	d1d9      	bne.n	80049a4 <_scanf_float+0x398>
 80049f0:	f8d3 8000 	ldr.w	r8, [r3]
 80049f4:	ee10 2a10 	vmov	r2, s0
 80049f8:	ee10 0a10 	vmov	r0, s0
 80049fc:	463b      	mov	r3, r7
 80049fe:	4639      	mov	r1, r7
 8004a00:	f7fc f894 	bl	8000b2c <__aeabi_dcmpun>
 8004a04:	b128      	cbz	r0, 8004a12 <_scanf_float+0x406>
 8004a06:	4808      	ldr	r0, [pc, #32]	; (8004a28 <_scanf_float+0x41c>)
 8004a08:	f000 f810 	bl	8004a2c <nanf>
 8004a0c:	ed88 0a00 	vstr	s0, [r8]
 8004a10:	e7cb      	b.n	80049aa <_scanf_float+0x39e>
 8004a12:	4630      	mov	r0, r6
 8004a14:	4639      	mov	r1, r7
 8004a16:	f7fc f8e7 	bl	8000be8 <__aeabi_d2f>
 8004a1a:	f8c8 0000 	str.w	r0, [r8]
 8004a1e:	e7c4      	b.n	80049aa <_scanf_float+0x39e>
 8004a20:	2500      	movs	r5, #0
 8004a22:	e634      	b.n	800468e <_scanf_float+0x82>
 8004a24:	08008678 	.word	0x08008678
 8004a28:	08008a80 	.word	0x08008a80

08004a2c <nanf>:
 8004a2c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8004a34 <nanf+0x8>
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	7fc00000 	.word	0x7fc00000

08004a38 <siprintf>:
 8004a38:	b40e      	push	{r1, r2, r3}
 8004a3a:	b500      	push	{lr}
 8004a3c:	b09c      	sub	sp, #112	; 0x70
 8004a3e:	ab1d      	add	r3, sp, #116	; 0x74
 8004a40:	9002      	str	r0, [sp, #8]
 8004a42:	9006      	str	r0, [sp, #24]
 8004a44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a48:	4809      	ldr	r0, [pc, #36]	; (8004a70 <siprintf+0x38>)
 8004a4a:	9107      	str	r1, [sp, #28]
 8004a4c:	9104      	str	r1, [sp, #16]
 8004a4e:	4909      	ldr	r1, [pc, #36]	; (8004a74 <siprintf+0x3c>)
 8004a50:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a54:	9105      	str	r1, [sp, #20]
 8004a56:	6800      	ldr	r0, [r0, #0]
 8004a58:	9301      	str	r3, [sp, #4]
 8004a5a:	a902      	add	r1, sp, #8
 8004a5c:	f002 fee2 	bl	8007824 <_svfiprintf_r>
 8004a60:	9b02      	ldr	r3, [sp, #8]
 8004a62:	2200      	movs	r2, #0
 8004a64:	701a      	strb	r2, [r3, #0]
 8004a66:	b01c      	add	sp, #112	; 0x70
 8004a68:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a6c:	b003      	add	sp, #12
 8004a6e:	4770      	bx	lr
 8004a70:	20000010 	.word	0x20000010
 8004a74:	ffff0208 	.word	0xffff0208

08004a78 <sulp>:
 8004a78:	b570      	push	{r4, r5, r6, lr}
 8004a7a:	4604      	mov	r4, r0
 8004a7c:	460d      	mov	r5, r1
 8004a7e:	ec45 4b10 	vmov	d0, r4, r5
 8004a82:	4616      	mov	r6, r2
 8004a84:	f002 fc2c 	bl	80072e0 <__ulp>
 8004a88:	ec51 0b10 	vmov	r0, r1, d0
 8004a8c:	b17e      	cbz	r6, 8004aae <sulp+0x36>
 8004a8e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8004a92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	dd09      	ble.n	8004aae <sulp+0x36>
 8004a9a:	051b      	lsls	r3, r3, #20
 8004a9c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004aa0:	2400      	movs	r4, #0
 8004aa2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004aa6:	4622      	mov	r2, r4
 8004aa8:	462b      	mov	r3, r5
 8004aaa:	f7fb fda5 	bl	80005f8 <__aeabi_dmul>
 8004aae:	bd70      	pop	{r4, r5, r6, pc}

08004ab0 <_strtod_l>:
 8004ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab4:	ed2d 8b02 	vpush	{d8}
 8004ab8:	b09d      	sub	sp, #116	; 0x74
 8004aba:	461f      	mov	r7, r3
 8004abc:	2300      	movs	r3, #0
 8004abe:	9318      	str	r3, [sp, #96]	; 0x60
 8004ac0:	4ba2      	ldr	r3, [pc, #648]	; (8004d4c <_strtod_l+0x29c>)
 8004ac2:	9213      	str	r2, [sp, #76]	; 0x4c
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	9305      	str	r3, [sp, #20]
 8004ac8:	4604      	mov	r4, r0
 8004aca:	4618      	mov	r0, r3
 8004acc:	4688      	mov	r8, r1
 8004ace:	f7fb fb7f 	bl	80001d0 <strlen>
 8004ad2:	f04f 0a00 	mov.w	sl, #0
 8004ad6:	4605      	mov	r5, r0
 8004ad8:	f04f 0b00 	mov.w	fp, #0
 8004adc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004ae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ae2:	781a      	ldrb	r2, [r3, #0]
 8004ae4:	2a2b      	cmp	r2, #43	; 0x2b
 8004ae6:	d04e      	beq.n	8004b86 <_strtod_l+0xd6>
 8004ae8:	d83b      	bhi.n	8004b62 <_strtod_l+0xb2>
 8004aea:	2a0d      	cmp	r2, #13
 8004aec:	d834      	bhi.n	8004b58 <_strtod_l+0xa8>
 8004aee:	2a08      	cmp	r2, #8
 8004af0:	d834      	bhi.n	8004b5c <_strtod_l+0xac>
 8004af2:	2a00      	cmp	r2, #0
 8004af4:	d03e      	beq.n	8004b74 <_strtod_l+0xc4>
 8004af6:	2300      	movs	r3, #0
 8004af8:	930a      	str	r3, [sp, #40]	; 0x28
 8004afa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8004afc:	7833      	ldrb	r3, [r6, #0]
 8004afe:	2b30      	cmp	r3, #48	; 0x30
 8004b00:	f040 80b0 	bne.w	8004c64 <_strtod_l+0x1b4>
 8004b04:	7873      	ldrb	r3, [r6, #1]
 8004b06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004b0a:	2b58      	cmp	r3, #88	; 0x58
 8004b0c:	d168      	bne.n	8004be0 <_strtod_l+0x130>
 8004b0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b10:	9301      	str	r3, [sp, #4]
 8004b12:	ab18      	add	r3, sp, #96	; 0x60
 8004b14:	9702      	str	r7, [sp, #8]
 8004b16:	9300      	str	r3, [sp, #0]
 8004b18:	4a8d      	ldr	r2, [pc, #564]	; (8004d50 <_strtod_l+0x2a0>)
 8004b1a:	ab19      	add	r3, sp, #100	; 0x64
 8004b1c:	a917      	add	r1, sp, #92	; 0x5c
 8004b1e:	4620      	mov	r0, r4
 8004b20:	f001 fd38 	bl	8006594 <__gethex>
 8004b24:	f010 0707 	ands.w	r7, r0, #7
 8004b28:	4605      	mov	r5, r0
 8004b2a:	d005      	beq.n	8004b38 <_strtod_l+0x88>
 8004b2c:	2f06      	cmp	r7, #6
 8004b2e:	d12c      	bne.n	8004b8a <_strtod_l+0xda>
 8004b30:	3601      	adds	r6, #1
 8004b32:	2300      	movs	r3, #0
 8004b34:	9617      	str	r6, [sp, #92]	; 0x5c
 8004b36:	930a      	str	r3, [sp, #40]	; 0x28
 8004b38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	f040 8590 	bne.w	8005660 <_strtod_l+0xbb0>
 8004b40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004b42:	b1eb      	cbz	r3, 8004b80 <_strtod_l+0xd0>
 8004b44:	4652      	mov	r2, sl
 8004b46:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004b4a:	ec43 2b10 	vmov	d0, r2, r3
 8004b4e:	b01d      	add	sp, #116	; 0x74
 8004b50:	ecbd 8b02 	vpop	{d8}
 8004b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b58:	2a20      	cmp	r2, #32
 8004b5a:	d1cc      	bne.n	8004af6 <_strtod_l+0x46>
 8004b5c:	3301      	adds	r3, #1
 8004b5e:	9317      	str	r3, [sp, #92]	; 0x5c
 8004b60:	e7be      	b.n	8004ae0 <_strtod_l+0x30>
 8004b62:	2a2d      	cmp	r2, #45	; 0x2d
 8004b64:	d1c7      	bne.n	8004af6 <_strtod_l+0x46>
 8004b66:	2201      	movs	r2, #1
 8004b68:	920a      	str	r2, [sp, #40]	; 0x28
 8004b6a:	1c5a      	adds	r2, r3, #1
 8004b6c:	9217      	str	r2, [sp, #92]	; 0x5c
 8004b6e:	785b      	ldrb	r3, [r3, #1]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d1c2      	bne.n	8004afa <_strtod_l+0x4a>
 8004b74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004b76:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	f040 856e 	bne.w	800565c <_strtod_l+0xbac>
 8004b80:	4652      	mov	r2, sl
 8004b82:	465b      	mov	r3, fp
 8004b84:	e7e1      	b.n	8004b4a <_strtod_l+0x9a>
 8004b86:	2200      	movs	r2, #0
 8004b88:	e7ee      	b.n	8004b68 <_strtod_l+0xb8>
 8004b8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8004b8c:	b13a      	cbz	r2, 8004b9e <_strtod_l+0xee>
 8004b8e:	2135      	movs	r1, #53	; 0x35
 8004b90:	a81a      	add	r0, sp, #104	; 0x68
 8004b92:	f002 fcb0 	bl	80074f6 <__copybits>
 8004b96:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004b98:	4620      	mov	r0, r4
 8004b9a:	f002 f86f 	bl	8006c7c <_Bfree>
 8004b9e:	3f01      	subs	r7, #1
 8004ba0:	2f04      	cmp	r7, #4
 8004ba2:	d806      	bhi.n	8004bb2 <_strtod_l+0x102>
 8004ba4:	e8df f007 	tbb	[pc, r7]
 8004ba8:	1714030a 	.word	0x1714030a
 8004bac:	0a          	.byte	0x0a
 8004bad:	00          	.byte	0x00
 8004bae:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8004bb2:	0728      	lsls	r0, r5, #28
 8004bb4:	d5c0      	bpl.n	8004b38 <_strtod_l+0x88>
 8004bb6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8004bba:	e7bd      	b.n	8004b38 <_strtod_l+0x88>
 8004bbc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8004bc0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004bc2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004bc6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004bca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8004bce:	e7f0      	b.n	8004bb2 <_strtod_l+0x102>
 8004bd0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8004d54 <_strtod_l+0x2a4>
 8004bd4:	e7ed      	b.n	8004bb2 <_strtod_l+0x102>
 8004bd6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8004bda:	f04f 3aff 	mov.w	sl, #4294967295
 8004bde:	e7e8      	b.n	8004bb2 <_strtod_l+0x102>
 8004be0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004be2:	1c5a      	adds	r2, r3, #1
 8004be4:	9217      	str	r2, [sp, #92]	; 0x5c
 8004be6:	785b      	ldrb	r3, [r3, #1]
 8004be8:	2b30      	cmp	r3, #48	; 0x30
 8004bea:	d0f9      	beq.n	8004be0 <_strtod_l+0x130>
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d0a3      	beq.n	8004b38 <_strtod_l+0x88>
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	f04f 0900 	mov.w	r9, #0
 8004bf6:	9304      	str	r3, [sp, #16]
 8004bf8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004bfa:	9308      	str	r3, [sp, #32]
 8004bfc:	f8cd 901c 	str.w	r9, [sp, #28]
 8004c00:	464f      	mov	r7, r9
 8004c02:	220a      	movs	r2, #10
 8004c04:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8004c06:	7806      	ldrb	r6, [r0, #0]
 8004c08:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8004c0c:	b2d9      	uxtb	r1, r3
 8004c0e:	2909      	cmp	r1, #9
 8004c10:	d92a      	bls.n	8004c68 <_strtod_l+0x1b8>
 8004c12:	9905      	ldr	r1, [sp, #20]
 8004c14:	462a      	mov	r2, r5
 8004c16:	f002 ff1f 	bl	8007a58 <strncmp>
 8004c1a:	b398      	cbz	r0, 8004c84 <_strtod_l+0x1d4>
 8004c1c:	2000      	movs	r0, #0
 8004c1e:	4632      	mov	r2, r6
 8004c20:	463d      	mov	r5, r7
 8004c22:	9005      	str	r0, [sp, #20]
 8004c24:	4603      	mov	r3, r0
 8004c26:	2a65      	cmp	r2, #101	; 0x65
 8004c28:	d001      	beq.n	8004c2e <_strtod_l+0x17e>
 8004c2a:	2a45      	cmp	r2, #69	; 0x45
 8004c2c:	d118      	bne.n	8004c60 <_strtod_l+0x1b0>
 8004c2e:	b91d      	cbnz	r5, 8004c38 <_strtod_l+0x188>
 8004c30:	9a04      	ldr	r2, [sp, #16]
 8004c32:	4302      	orrs	r2, r0
 8004c34:	d09e      	beq.n	8004b74 <_strtod_l+0xc4>
 8004c36:	2500      	movs	r5, #0
 8004c38:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8004c3c:	f108 0201 	add.w	r2, r8, #1
 8004c40:	9217      	str	r2, [sp, #92]	; 0x5c
 8004c42:	f898 2001 	ldrb.w	r2, [r8, #1]
 8004c46:	2a2b      	cmp	r2, #43	; 0x2b
 8004c48:	d075      	beq.n	8004d36 <_strtod_l+0x286>
 8004c4a:	2a2d      	cmp	r2, #45	; 0x2d
 8004c4c:	d07b      	beq.n	8004d46 <_strtod_l+0x296>
 8004c4e:	f04f 0c00 	mov.w	ip, #0
 8004c52:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004c56:	2909      	cmp	r1, #9
 8004c58:	f240 8082 	bls.w	8004d60 <_strtod_l+0x2b0>
 8004c5c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8004c60:	2600      	movs	r6, #0
 8004c62:	e09d      	b.n	8004da0 <_strtod_l+0x2f0>
 8004c64:	2300      	movs	r3, #0
 8004c66:	e7c4      	b.n	8004bf2 <_strtod_l+0x142>
 8004c68:	2f08      	cmp	r7, #8
 8004c6a:	bfd8      	it	le
 8004c6c:	9907      	ldrle	r1, [sp, #28]
 8004c6e:	f100 0001 	add.w	r0, r0, #1
 8004c72:	bfda      	itte	le
 8004c74:	fb02 3301 	mlale	r3, r2, r1, r3
 8004c78:	9307      	strle	r3, [sp, #28]
 8004c7a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8004c7e:	3701      	adds	r7, #1
 8004c80:	9017      	str	r0, [sp, #92]	; 0x5c
 8004c82:	e7bf      	b.n	8004c04 <_strtod_l+0x154>
 8004c84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004c86:	195a      	adds	r2, r3, r5
 8004c88:	9217      	str	r2, [sp, #92]	; 0x5c
 8004c8a:	5d5a      	ldrb	r2, [r3, r5]
 8004c8c:	2f00      	cmp	r7, #0
 8004c8e:	d037      	beq.n	8004d00 <_strtod_l+0x250>
 8004c90:	9005      	str	r0, [sp, #20]
 8004c92:	463d      	mov	r5, r7
 8004c94:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004c98:	2b09      	cmp	r3, #9
 8004c9a:	d912      	bls.n	8004cc2 <_strtod_l+0x212>
 8004c9c:	2301      	movs	r3, #1
 8004c9e:	e7c2      	b.n	8004c26 <_strtod_l+0x176>
 8004ca0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004ca2:	1c5a      	adds	r2, r3, #1
 8004ca4:	9217      	str	r2, [sp, #92]	; 0x5c
 8004ca6:	785a      	ldrb	r2, [r3, #1]
 8004ca8:	3001      	adds	r0, #1
 8004caa:	2a30      	cmp	r2, #48	; 0x30
 8004cac:	d0f8      	beq.n	8004ca0 <_strtod_l+0x1f0>
 8004cae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004cb2:	2b08      	cmp	r3, #8
 8004cb4:	f200 84d9 	bhi.w	800566a <_strtod_l+0xbba>
 8004cb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004cba:	9005      	str	r0, [sp, #20]
 8004cbc:	2000      	movs	r0, #0
 8004cbe:	9308      	str	r3, [sp, #32]
 8004cc0:	4605      	mov	r5, r0
 8004cc2:	3a30      	subs	r2, #48	; 0x30
 8004cc4:	f100 0301 	add.w	r3, r0, #1
 8004cc8:	d014      	beq.n	8004cf4 <_strtod_l+0x244>
 8004cca:	9905      	ldr	r1, [sp, #20]
 8004ccc:	4419      	add	r1, r3
 8004cce:	9105      	str	r1, [sp, #20]
 8004cd0:	462b      	mov	r3, r5
 8004cd2:	eb00 0e05 	add.w	lr, r0, r5
 8004cd6:	210a      	movs	r1, #10
 8004cd8:	4573      	cmp	r3, lr
 8004cda:	d113      	bne.n	8004d04 <_strtod_l+0x254>
 8004cdc:	182b      	adds	r3, r5, r0
 8004cde:	2b08      	cmp	r3, #8
 8004ce0:	f105 0501 	add.w	r5, r5, #1
 8004ce4:	4405      	add	r5, r0
 8004ce6:	dc1c      	bgt.n	8004d22 <_strtod_l+0x272>
 8004ce8:	9907      	ldr	r1, [sp, #28]
 8004cea:	230a      	movs	r3, #10
 8004cec:	fb03 2301 	mla	r3, r3, r1, r2
 8004cf0:	9307      	str	r3, [sp, #28]
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004cf6:	1c51      	adds	r1, r2, #1
 8004cf8:	9117      	str	r1, [sp, #92]	; 0x5c
 8004cfa:	7852      	ldrb	r2, [r2, #1]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	e7c9      	b.n	8004c94 <_strtod_l+0x1e4>
 8004d00:	4638      	mov	r0, r7
 8004d02:	e7d2      	b.n	8004caa <_strtod_l+0x1fa>
 8004d04:	2b08      	cmp	r3, #8
 8004d06:	dc04      	bgt.n	8004d12 <_strtod_l+0x262>
 8004d08:	9e07      	ldr	r6, [sp, #28]
 8004d0a:	434e      	muls	r6, r1
 8004d0c:	9607      	str	r6, [sp, #28]
 8004d0e:	3301      	adds	r3, #1
 8004d10:	e7e2      	b.n	8004cd8 <_strtod_l+0x228>
 8004d12:	f103 0c01 	add.w	ip, r3, #1
 8004d16:	f1bc 0f10 	cmp.w	ip, #16
 8004d1a:	bfd8      	it	le
 8004d1c:	fb01 f909 	mulle.w	r9, r1, r9
 8004d20:	e7f5      	b.n	8004d0e <_strtod_l+0x25e>
 8004d22:	2d10      	cmp	r5, #16
 8004d24:	bfdc      	itt	le
 8004d26:	230a      	movle	r3, #10
 8004d28:	fb03 2909 	mlale	r9, r3, r9, r2
 8004d2c:	e7e1      	b.n	8004cf2 <_strtod_l+0x242>
 8004d2e:	2300      	movs	r3, #0
 8004d30:	9305      	str	r3, [sp, #20]
 8004d32:	2301      	movs	r3, #1
 8004d34:	e77c      	b.n	8004c30 <_strtod_l+0x180>
 8004d36:	f04f 0c00 	mov.w	ip, #0
 8004d3a:	f108 0202 	add.w	r2, r8, #2
 8004d3e:	9217      	str	r2, [sp, #92]	; 0x5c
 8004d40:	f898 2002 	ldrb.w	r2, [r8, #2]
 8004d44:	e785      	b.n	8004c52 <_strtod_l+0x1a2>
 8004d46:	f04f 0c01 	mov.w	ip, #1
 8004d4a:	e7f6      	b.n	8004d3a <_strtod_l+0x28a>
 8004d4c:	080088c8 	.word	0x080088c8
 8004d50:	08008680 	.word	0x08008680
 8004d54:	7ff00000 	.word	0x7ff00000
 8004d58:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004d5a:	1c51      	adds	r1, r2, #1
 8004d5c:	9117      	str	r1, [sp, #92]	; 0x5c
 8004d5e:	7852      	ldrb	r2, [r2, #1]
 8004d60:	2a30      	cmp	r2, #48	; 0x30
 8004d62:	d0f9      	beq.n	8004d58 <_strtod_l+0x2a8>
 8004d64:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004d68:	2908      	cmp	r1, #8
 8004d6a:	f63f af79 	bhi.w	8004c60 <_strtod_l+0x1b0>
 8004d6e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8004d72:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004d74:	9206      	str	r2, [sp, #24]
 8004d76:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8004d78:	1c51      	adds	r1, r2, #1
 8004d7a:	9117      	str	r1, [sp, #92]	; 0x5c
 8004d7c:	7852      	ldrb	r2, [r2, #1]
 8004d7e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8004d82:	2e09      	cmp	r6, #9
 8004d84:	d937      	bls.n	8004df6 <_strtod_l+0x346>
 8004d86:	9e06      	ldr	r6, [sp, #24]
 8004d88:	1b89      	subs	r1, r1, r6
 8004d8a:	2908      	cmp	r1, #8
 8004d8c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8004d90:	dc02      	bgt.n	8004d98 <_strtod_l+0x2e8>
 8004d92:	4576      	cmp	r6, lr
 8004d94:	bfa8      	it	ge
 8004d96:	4676      	movge	r6, lr
 8004d98:	f1bc 0f00 	cmp.w	ip, #0
 8004d9c:	d000      	beq.n	8004da0 <_strtod_l+0x2f0>
 8004d9e:	4276      	negs	r6, r6
 8004da0:	2d00      	cmp	r5, #0
 8004da2:	d14d      	bne.n	8004e40 <_strtod_l+0x390>
 8004da4:	9904      	ldr	r1, [sp, #16]
 8004da6:	4301      	orrs	r1, r0
 8004da8:	f47f aec6 	bne.w	8004b38 <_strtod_l+0x88>
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f47f aee1 	bne.w	8004b74 <_strtod_l+0xc4>
 8004db2:	2a69      	cmp	r2, #105	; 0x69
 8004db4:	d027      	beq.n	8004e06 <_strtod_l+0x356>
 8004db6:	dc24      	bgt.n	8004e02 <_strtod_l+0x352>
 8004db8:	2a49      	cmp	r2, #73	; 0x49
 8004dba:	d024      	beq.n	8004e06 <_strtod_l+0x356>
 8004dbc:	2a4e      	cmp	r2, #78	; 0x4e
 8004dbe:	f47f aed9 	bne.w	8004b74 <_strtod_l+0xc4>
 8004dc2:	499f      	ldr	r1, [pc, #636]	; (8005040 <_strtod_l+0x590>)
 8004dc4:	a817      	add	r0, sp, #92	; 0x5c
 8004dc6:	f001 fe3d 	bl	8006a44 <__match>
 8004dca:	2800      	cmp	r0, #0
 8004dcc:	f43f aed2 	beq.w	8004b74 <_strtod_l+0xc4>
 8004dd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	2b28      	cmp	r3, #40	; 0x28
 8004dd6:	d12d      	bne.n	8004e34 <_strtod_l+0x384>
 8004dd8:	499a      	ldr	r1, [pc, #616]	; (8005044 <_strtod_l+0x594>)
 8004dda:	aa1a      	add	r2, sp, #104	; 0x68
 8004ddc:	a817      	add	r0, sp, #92	; 0x5c
 8004dde:	f001 fe45 	bl	8006a6c <__hexnan>
 8004de2:	2805      	cmp	r0, #5
 8004de4:	d126      	bne.n	8004e34 <_strtod_l+0x384>
 8004de6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004de8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8004dec:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8004df0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8004df4:	e6a0      	b.n	8004b38 <_strtod_l+0x88>
 8004df6:	210a      	movs	r1, #10
 8004df8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8004dfc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8004e00:	e7b9      	b.n	8004d76 <_strtod_l+0x2c6>
 8004e02:	2a6e      	cmp	r2, #110	; 0x6e
 8004e04:	e7db      	b.n	8004dbe <_strtod_l+0x30e>
 8004e06:	4990      	ldr	r1, [pc, #576]	; (8005048 <_strtod_l+0x598>)
 8004e08:	a817      	add	r0, sp, #92	; 0x5c
 8004e0a:	f001 fe1b 	bl	8006a44 <__match>
 8004e0e:	2800      	cmp	r0, #0
 8004e10:	f43f aeb0 	beq.w	8004b74 <_strtod_l+0xc4>
 8004e14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e16:	498d      	ldr	r1, [pc, #564]	; (800504c <_strtod_l+0x59c>)
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	a817      	add	r0, sp, #92	; 0x5c
 8004e1c:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e1e:	f001 fe11 	bl	8006a44 <__match>
 8004e22:	b910      	cbnz	r0, 8004e2a <_strtod_l+0x37a>
 8004e24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8004e26:	3301      	adds	r3, #1
 8004e28:	9317      	str	r3, [sp, #92]	; 0x5c
 8004e2a:	f8df b230 	ldr.w	fp, [pc, #560]	; 800505c <_strtod_l+0x5ac>
 8004e2e:	f04f 0a00 	mov.w	sl, #0
 8004e32:	e681      	b.n	8004b38 <_strtod_l+0x88>
 8004e34:	4886      	ldr	r0, [pc, #536]	; (8005050 <_strtod_l+0x5a0>)
 8004e36:	f002 fdf7 	bl	8007a28 <nan>
 8004e3a:	ec5b ab10 	vmov	sl, fp, d0
 8004e3e:	e67b      	b.n	8004b38 <_strtod_l+0x88>
 8004e40:	9b05      	ldr	r3, [sp, #20]
 8004e42:	9807      	ldr	r0, [sp, #28]
 8004e44:	1af3      	subs	r3, r6, r3
 8004e46:	2f00      	cmp	r7, #0
 8004e48:	bf08      	it	eq
 8004e4a:	462f      	moveq	r7, r5
 8004e4c:	2d10      	cmp	r5, #16
 8004e4e:	9306      	str	r3, [sp, #24]
 8004e50:	46a8      	mov	r8, r5
 8004e52:	bfa8      	it	ge
 8004e54:	f04f 0810 	movge.w	r8, #16
 8004e58:	f7fb fb54 	bl	8000504 <__aeabi_ui2d>
 8004e5c:	2d09      	cmp	r5, #9
 8004e5e:	4682      	mov	sl, r0
 8004e60:	468b      	mov	fp, r1
 8004e62:	dd13      	ble.n	8004e8c <_strtod_l+0x3dc>
 8004e64:	4b7b      	ldr	r3, [pc, #492]	; (8005054 <_strtod_l+0x5a4>)
 8004e66:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004e6a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004e6e:	f7fb fbc3 	bl	80005f8 <__aeabi_dmul>
 8004e72:	4682      	mov	sl, r0
 8004e74:	4648      	mov	r0, r9
 8004e76:	468b      	mov	fp, r1
 8004e78:	f7fb fb44 	bl	8000504 <__aeabi_ui2d>
 8004e7c:	4602      	mov	r2, r0
 8004e7e:	460b      	mov	r3, r1
 8004e80:	4650      	mov	r0, sl
 8004e82:	4659      	mov	r1, fp
 8004e84:	f7fb fa02 	bl	800028c <__adddf3>
 8004e88:	4682      	mov	sl, r0
 8004e8a:	468b      	mov	fp, r1
 8004e8c:	2d0f      	cmp	r5, #15
 8004e8e:	dc38      	bgt.n	8004f02 <_strtod_l+0x452>
 8004e90:	9b06      	ldr	r3, [sp, #24]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	f43f ae50 	beq.w	8004b38 <_strtod_l+0x88>
 8004e98:	dd24      	ble.n	8004ee4 <_strtod_l+0x434>
 8004e9a:	2b16      	cmp	r3, #22
 8004e9c:	dc0b      	bgt.n	8004eb6 <_strtod_l+0x406>
 8004e9e:	496d      	ldr	r1, [pc, #436]	; (8005054 <_strtod_l+0x5a4>)
 8004ea0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004ea4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ea8:	4652      	mov	r2, sl
 8004eaa:	465b      	mov	r3, fp
 8004eac:	f7fb fba4 	bl	80005f8 <__aeabi_dmul>
 8004eb0:	4682      	mov	sl, r0
 8004eb2:	468b      	mov	fp, r1
 8004eb4:	e640      	b.n	8004b38 <_strtod_l+0x88>
 8004eb6:	9a06      	ldr	r2, [sp, #24]
 8004eb8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	db20      	blt.n	8004f02 <_strtod_l+0x452>
 8004ec0:	4c64      	ldr	r4, [pc, #400]	; (8005054 <_strtod_l+0x5a4>)
 8004ec2:	f1c5 050f 	rsb	r5, r5, #15
 8004ec6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8004eca:	4652      	mov	r2, sl
 8004ecc:	465b      	mov	r3, fp
 8004ece:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ed2:	f7fb fb91 	bl	80005f8 <__aeabi_dmul>
 8004ed6:	9b06      	ldr	r3, [sp, #24]
 8004ed8:	1b5d      	subs	r5, r3, r5
 8004eda:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8004ede:	e9d4 2300 	ldrd	r2, r3, [r4]
 8004ee2:	e7e3      	b.n	8004eac <_strtod_l+0x3fc>
 8004ee4:	9b06      	ldr	r3, [sp, #24]
 8004ee6:	3316      	adds	r3, #22
 8004ee8:	db0b      	blt.n	8004f02 <_strtod_l+0x452>
 8004eea:	9b05      	ldr	r3, [sp, #20]
 8004eec:	1b9e      	subs	r6, r3, r6
 8004eee:	4b59      	ldr	r3, [pc, #356]	; (8005054 <_strtod_l+0x5a4>)
 8004ef0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8004ef4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004ef8:	4650      	mov	r0, sl
 8004efa:	4659      	mov	r1, fp
 8004efc:	f7fb fca6 	bl	800084c <__aeabi_ddiv>
 8004f00:	e7d6      	b.n	8004eb0 <_strtod_l+0x400>
 8004f02:	9b06      	ldr	r3, [sp, #24]
 8004f04:	eba5 0808 	sub.w	r8, r5, r8
 8004f08:	4498      	add	r8, r3
 8004f0a:	f1b8 0f00 	cmp.w	r8, #0
 8004f0e:	dd74      	ble.n	8004ffa <_strtod_l+0x54a>
 8004f10:	f018 030f 	ands.w	r3, r8, #15
 8004f14:	d00a      	beq.n	8004f2c <_strtod_l+0x47c>
 8004f16:	494f      	ldr	r1, [pc, #316]	; (8005054 <_strtod_l+0x5a4>)
 8004f18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004f1c:	4652      	mov	r2, sl
 8004f1e:	465b      	mov	r3, fp
 8004f20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004f24:	f7fb fb68 	bl	80005f8 <__aeabi_dmul>
 8004f28:	4682      	mov	sl, r0
 8004f2a:	468b      	mov	fp, r1
 8004f2c:	f038 080f 	bics.w	r8, r8, #15
 8004f30:	d04f      	beq.n	8004fd2 <_strtod_l+0x522>
 8004f32:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8004f36:	dd22      	ble.n	8004f7e <_strtod_l+0x4ce>
 8004f38:	2500      	movs	r5, #0
 8004f3a:	462e      	mov	r6, r5
 8004f3c:	9507      	str	r5, [sp, #28]
 8004f3e:	9505      	str	r5, [sp, #20]
 8004f40:	2322      	movs	r3, #34	; 0x22
 8004f42:	f8df b118 	ldr.w	fp, [pc, #280]	; 800505c <_strtod_l+0x5ac>
 8004f46:	6023      	str	r3, [r4, #0]
 8004f48:	f04f 0a00 	mov.w	sl, #0
 8004f4c:	9b07      	ldr	r3, [sp, #28]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f43f adf2 	beq.w	8004b38 <_strtod_l+0x88>
 8004f54:	9918      	ldr	r1, [sp, #96]	; 0x60
 8004f56:	4620      	mov	r0, r4
 8004f58:	f001 fe90 	bl	8006c7c <_Bfree>
 8004f5c:	9905      	ldr	r1, [sp, #20]
 8004f5e:	4620      	mov	r0, r4
 8004f60:	f001 fe8c 	bl	8006c7c <_Bfree>
 8004f64:	4631      	mov	r1, r6
 8004f66:	4620      	mov	r0, r4
 8004f68:	f001 fe88 	bl	8006c7c <_Bfree>
 8004f6c:	9907      	ldr	r1, [sp, #28]
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f001 fe84 	bl	8006c7c <_Bfree>
 8004f74:	4629      	mov	r1, r5
 8004f76:	4620      	mov	r0, r4
 8004f78:	f001 fe80 	bl	8006c7c <_Bfree>
 8004f7c:	e5dc      	b.n	8004b38 <_strtod_l+0x88>
 8004f7e:	4b36      	ldr	r3, [pc, #216]	; (8005058 <_strtod_l+0x5a8>)
 8004f80:	9304      	str	r3, [sp, #16]
 8004f82:	2300      	movs	r3, #0
 8004f84:	ea4f 1828 	mov.w	r8, r8, asr #4
 8004f88:	4650      	mov	r0, sl
 8004f8a:	4659      	mov	r1, fp
 8004f8c:	4699      	mov	r9, r3
 8004f8e:	f1b8 0f01 	cmp.w	r8, #1
 8004f92:	dc21      	bgt.n	8004fd8 <_strtod_l+0x528>
 8004f94:	b10b      	cbz	r3, 8004f9a <_strtod_l+0x4ea>
 8004f96:	4682      	mov	sl, r0
 8004f98:	468b      	mov	fp, r1
 8004f9a:	4b2f      	ldr	r3, [pc, #188]	; (8005058 <_strtod_l+0x5a8>)
 8004f9c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8004fa0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8004fa4:	4652      	mov	r2, sl
 8004fa6:	465b      	mov	r3, fp
 8004fa8:	e9d9 0100 	ldrd	r0, r1, [r9]
 8004fac:	f7fb fb24 	bl	80005f8 <__aeabi_dmul>
 8004fb0:	4b2a      	ldr	r3, [pc, #168]	; (800505c <_strtod_l+0x5ac>)
 8004fb2:	460a      	mov	r2, r1
 8004fb4:	400b      	ands	r3, r1
 8004fb6:	492a      	ldr	r1, [pc, #168]	; (8005060 <_strtod_l+0x5b0>)
 8004fb8:	428b      	cmp	r3, r1
 8004fba:	4682      	mov	sl, r0
 8004fbc:	d8bc      	bhi.n	8004f38 <_strtod_l+0x488>
 8004fbe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8004fc2:	428b      	cmp	r3, r1
 8004fc4:	bf86      	itte	hi
 8004fc6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005064 <_strtod_l+0x5b4>
 8004fca:	f04f 3aff 	movhi.w	sl, #4294967295
 8004fce:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	9304      	str	r3, [sp, #16]
 8004fd6:	e084      	b.n	80050e2 <_strtod_l+0x632>
 8004fd8:	f018 0f01 	tst.w	r8, #1
 8004fdc:	d005      	beq.n	8004fea <_strtod_l+0x53a>
 8004fde:	9b04      	ldr	r3, [sp, #16]
 8004fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fe4:	f7fb fb08 	bl	80005f8 <__aeabi_dmul>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	9a04      	ldr	r2, [sp, #16]
 8004fec:	3208      	adds	r2, #8
 8004fee:	f109 0901 	add.w	r9, r9, #1
 8004ff2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8004ff6:	9204      	str	r2, [sp, #16]
 8004ff8:	e7c9      	b.n	8004f8e <_strtod_l+0x4de>
 8004ffa:	d0ea      	beq.n	8004fd2 <_strtod_l+0x522>
 8004ffc:	f1c8 0800 	rsb	r8, r8, #0
 8005000:	f018 020f 	ands.w	r2, r8, #15
 8005004:	d00a      	beq.n	800501c <_strtod_l+0x56c>
 8005006:	4b13      	ldr	r3, [pc, #76]	; (8005054 <_strtod_l+0x5a4>)
 8005008:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800500c:	4650      	mov	r0, sl
 800500e:	4659      	mov	r1, fp
 8005010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005014:	f7fb fc1a 	bl	800084c <__aeabi_ddiv>
 8005018:	4682      	mov	sl, r0
 800501a:	468b      	mov	fp, r1
 800501c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005020:	d0d7      	beq.n	8004fd2 <_strtod_l+0x522>
 8005022:	f1b8 0f1f 	cmp.w	r8, #31
 8005026:	dd1f      	ble.n	8005068 <_strtod_l+0x5b8>
 8005028:	2500      	movs	r5, #0
 800502a:	462e      	mov	r6, r5
 800502c:	9507      	str	r5, [sp, #28]
 800502e:	9505      	str	r5, [sp, #20]
 8005030:	2322      	movs	r3, #34	; 0x22
 8005032:	f04f 0a00 	mov.w	sl, #0
 8005036:	f04f 0b00 	mov.w	fp, #0
 800503a:	6023      	str	r3, [r4, #0]
 800503c:	e786      	b.n	8004f4c <_strtod_l+0x49c>
 800503e:	bf00      	nop
 8005040:	08008651 	.word	0x08008651
 8005044:	08008694 	.word	0x08008694
 8005048:	08008649 	.word	0x08008649
 800504c:	080087d4 	.word	0x080087d4
 8005050:	08008a80 	.word	0x08008a80
 8005054:	08008960 	.word	0x08008960
 8005058:	08008938 	.word	0x08008938
 800505c:	7ff00000 	.word	0x7ff00000
 8005060:	7ca00000 	.word	0x7ca00000
 8005064:	7fefffff 	.word	0x7fefffff
 8005068:	f018 0310 	ands.w	r3, r8, #16
 800506c:	bf18      	it	ne
 800506e:	236a      	movne	r3, #106	; 0x6a
 8005070:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8005420 <_strtod_l+0x970>
 8005074:	9304      	str	r3, [sp, #16]
 8005076:	4650      	mov	r0, sl
 8005078:	4659      	mov	r1, fp
 800507a:	2300      	movs	r3, #0
 800507c:	f018 0f01 	tst.w	r8, #1
 8005080:	d004      	beq.n	800508c <_strtod_l+0x5dc>
 8005082:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005086:	f7fb fab7 	bl	80005f8 <__aeabi_dmul>
 800508a:	2301      	movs	r3, #1
 800508c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005090:	f109 0908 	add.w	r9, r9, #8
 8005094:	d1f2      	bne.n	800507c <_strtod_l+0x5cc>
 8005096:	b10b      	cbz	r3, 800509c <_strtod_l+0x5ec>
 8005098:	4682      	mov	sl, r0
 800509a:	468b      	mov	fp, r1
 800509c:	9b04      	ldr	r3, [sp, #16]
 800509e:	b1c3      	cbz	r3, 80050d2 <_strtod_l+0x622>
 80050a0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80050a4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	4659      	mov	r1, fp
 80050ac:	dd11      	ble.n	80050d2 <_strtod_l+0x622>
 80050ae:	2b1f      	cmp	r3, #31
 80050b0:	f340 8124 	ble.w	80052fc <_strtod_l+0x84c>
 80050b4:	2b34      	cmp	r3, #52	; 0x34
 80050b6:	bfde      	ittt	le
 80050b8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80050bc:	f04f 33ff 	movle.w	r3, #4294967295
 80050c0:	fa03 f202 	lslle.w	r2, r3, r2
 80050c4:	f04f 0a00 	mov.w	sl, #0
 80050c8:	bfcc      	ite	gt
 80050ca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80050ce:	ea02 0b01 	andle.w	fp, r2, r1
 80050d2:	2200      	movs	r2, #0
 80050d4:	2300      	movs	r3, #0
 80050d6:	4650      	mov	r0, sl
 80050d8:	4659      	mov	r1, fp
 80050da:	f7fb fcf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80050de:	2800      	cmp	r0, #0
 80050e0:	d1a2      	bne.n	8005028 <_strtod_l+0x578>
 80050e2:	9b07      	ldr	r3, [sp, #28]
 80050e4:	9300      	str	r3, [sp, #0]
 80050e6:	9908      	ldr	r1, [sp, #32]
 80050e8:	462b      	mov	r3, r5
 80050ea:	463a      	mov	r2, r7
 80050ec:	4620      	mov	r0, r4
 80050ee:	f001 fe2d 	bl	8006d4c <__s2b>
 80050f2:	9007      	str	r0, [sp, #28]
 80050f4:	2800      	cmp	r0, #0
 80050f6:	f43f af1f 	beq.w	8004f38 <_strtod_l+0x488>
 80050fa:	9b05      	ldr	r3, [sp, #20]
 80050fc:	1b9e      	subs	r6, r3, r6
 80050fe:	9b06      	ldr	r3, [sp, #24]
 8005100:	2b00      	cmp	r3, #0
 8005102:	bfb4      	ite	lt
 8005104:	4633      	movlt	r3, r6
 8005106:	2300      	movge	r3, #0
 8005108:	930c      	str	r3, [sp, #48]	; 0x30
 800510a:	9b06      	ldr	r3, [sp, #24]
 800510c:	2500      	movs	r5, #0
 800510e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005112:	9312      	str	r3, [sp, #72]	; 0x48
 8005114:	462e      	mov	r6, r5
 8005116:	9b07      	ldr	r3, [sp, #28]
 8005118:	4620      	mov	r0, r4
 800511a:	6859      	ldr	r1, [r3, #4]
 800511c:	f001 fd6e 	bl	8006bfc <_Balloc>
 8005120:	9005      	str	r0, [sp, #20]
 8005122:	2800      	cmp	r0, #0
 8005124:	f43f af0c 	beq.w	8004f40 <_strtod_l+0x490>
 8005128:	9b07      	ldr	r3, [sp, #28]
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	3202      	adds	r2, #2
 800512e:	f103 010c 	add.w	r1, r3, #12
 8005132:	0092      	lsls	r2, r2, #2
 8005134:	300c      	adds	r0, #12
 8005136:	f001 fd53 	bl	8006be0 <memcpy>
 800513a:	ec4b ab10 	vmov	d0, sl, fp
 800513e:	aa1a      	add	r2, sp, #104	; 0x68
 8005140:	a919      	add	r1, sp, #100	; 0x64
 8005142:	4620      	mov	r0, r4
 8005144:	f002 f948 	bl	80073d8 <__d2b>
 8005148:	ec4b ab18 	vmov	d8, sl, fp
 800514c:	9018      	str	r0, [sp, #96]	; 0x60
 800514e:	2800      	cmp	r0, #0
 8005150:	f43f aef6 	beq.w	8004f40 <_strtod_l+0x490>
 8005154:	2101      	movs	r1, #1
 8005156:	4620      	mov	r0, r4
 8005158:	f001 fe92 	bl	8006e80 <__i2b>
 800515c:	4606      	mov	r6, r0
 800515e:	2800      	cmp	r0, #0
 8005160:	f43f aeee 	beq.w	8004f40 <_strtod_l+0x490>
 8005164:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005166:	9904      	ldr	r1, [sp, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	bfab      	itete	ge
 800516c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800516e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005170:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005172:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005176:	bfac      	ite	ge
 8005178:	eb03 0902 	addge.w	r9, r3, r2
 800517c:	1ad7      	sublt	r7, r2, r3
 800517e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005180:	eba3 0801 	sub.w	r8, r3, r1
 8005184:	4490      	add	r8, r2
 8005186:	4ba1      	ldr	r3, [pc, #644]	; (800540c <_strtod_l+0x95c>)
 8005188:	f108 38ff 	add.w	r8, r8, #4294967295
 800518c:	4598      	cmp	r8, r3
 800518e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005192:	f280 80c7 	bge.w	8005324 <_strtod_l+0x874>
 8005196:	eba3 0308 	sub.w	r3, r3, r8
 800519a:	2b1f      	cmp	r3, #31
 800519c:	eba2 0203 	sub.w	r2, r2, r3
 80051a0:	f04f 0101 	mov.w	r1, #1
 80051a4:	f300 80b1 	bgt.w	800530a <_strtod_l+0x85a>
 80051a8:	fa01 f303 	lsl.w	r3, r1, r3
 80051ac:	930d      	str	r3, [sp, #52]	; 0x34
 80051ae:	2300      	movs	r3, #0
 80051b0:	9308      	str	r3, [sp, #32]
 80051b2:	eb09 0802 	add.w	r8, r9, r2
 80051b6:	9b04      	ldr	r3, [sp, #16]
 80051b8:	45c1      	cmp	r9, r8
 80051ba:	4417      	add	r7, r2
 80051bc:	441f      	add	r7, r3
 80051be:	464b      	mov	r3, r9
 80051c0:	bfa8      	it	ge
 80051c2:	4643      	movge	r3, r8
 80051c4:	42bb      	cmp	r3, r7
 80051c6:	bfa8      	it	ge
 80051c8:	463b      	movge	r3, r7
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	bfc2      	ittt	gt
 80051ce:	eba8 0803 	subgt.w	r8, r8, r3
 80051d2:	1aff      	subgt	r7, r7, r3
 80051d4:	eba9 0903 	subgt.w	r9, r9, r3
 80051d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80051da:	2b00      	cmp	r3, #0
 80051dc:	dd17      	ble.n	800520e <_strtod_l+0x75e>
 80051de:	4631      	mov	r1, r6
 80051e0:	461a      	mov	r2, r3
 80051e2:	4620      	mov	r0, r4
 80051e4:	f001 ff0c 	bl	8007000 <__pow5mult>
 80051e8:	4606      	mov	r6, r0
 80051ea:	2800      	cmp	r0, #0
 80051ec:	f43f aea8 	beq.w	8004f40 <_strtod_l+0x490>
 80051f0:	4601      	mov	r1, r0
 80051f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80051f4:	4620      	mov	r0, r4
 80051f6:	f001 fe59 	bl	8006eac <__multiply>
 80051fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80051fc:	2800      	cmp	r0, #0
 80051fe:	f43f ae9f 	beq.w	8004f40 <_strtod_l+0x490>
 8005202:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005204:	4620      	mov	r0, r4
 8005206:	f001 fd39 	bl	8006c7c <_Bfree>
 800520a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800520c:	9318      	str	r3, [sp, #96]	; 0x60
 800520e:	f1b8 0f00 	cmp.w	r8, #0
 8005212:	f300 808c 	bgt.w	800532e <_strtod_l+0x87e>
 8005216:	9b06      	ldr	r3, [sp, #24]
 8005218:	2b00      	cmp	r3, #0
 800521a:	dd08      	ble.n	800522e <_strtod_l+0x77e>
 800521c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800521e:	9905      	ldr	r1, [sp, #20]
 8005220:	4620      	mov	r0, r4
 8005222:	f001 feed 	bl	8007000 <__pow5mult>
 8005226:	9005      	str	r0, [sp, #20]
 8005228:	2800      	cmp	r0, #0
 800522a:	f43f ae89 	beq.w	8004f40 <_strtod_l+0x490>
 800522e:	2f00      	cmp	r7, #0
 8005230:	dd08      	ble.n	8005244 <_strtod_l+0x794>
 8005232:	9905      	ldr	r1, [sp, #20]
 8005234:	463a      	mov	r2, r7
 8005236:	4620      	mov	r0, r4
 8005238:	f001 ff3c 	bl	80070b4 <__lshift>
 800523c:	9005      	str	r0, [sp, #20]
 800523e:	2800      	cmp	r0, #0
 8005240:	f43f ae7e 	beq.w	8004f40 <_strtod_l+0x490>
 8005244:	f1b9 0f00 	cmp.w	r9, #0
 8005248:	dd08      	ble.n	800525c <_strtod_l+0x7ac>
 800524a:	4631      	mov	r1, r6
 800524c:	464a      	mov	r2, r9
 800524e:	4620      	mov	r0, r4
 8005250:	f001 ff30 	bl	80070b4 <__lshift>
 8005254:	4606      	mov	r6, r0
 8005256:	2800      	cmp	r0, #0
 8005258:	f43f ae72 	beq.w	8004f40 <_strtod_l+0x490>
 800525c:	9a05      	ldr	r2, [sp, #20]
 800525e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005260:	4620      	mov	r0, r4
 8005262:	f001 ffb3 	bl	80071cc <__mdiff>
 8005266:	4605      	mov	r5, r0
 8005268:	2800      	cmp	r0, #0
 800526a:	f43f ae69 	beq.w	8004f40 <_strtod_l+0x490>
 800526e:	68c3      	ldr	r3, [r0, #12]
 8005270:	930b      	str	r3, [sp, #44]	; 0x2c
 8005272:	2300      	movs	r3, #0
 8005274:	60c3      	str	r3, [r0, #12]
 8005276:	4631      	mov	r1, r6
 8005278:	f001 ff8c 	bl	8007194 <__mcmp>
 800527c:	2800      	cmp	r0, #0
 800527e:	da60      	bge.n	8005342 <_strtod_l+0x892>
 8005280:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005282:	ea53 030a 	orrs.w	r3, r3, sl
 8005286:	f040 8082 	bne.w	800538e <_strtod_l+0x8de>
 800528a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800528e:	2b00      	cmp	r3, #0
 8005290:	d17d      	bne.n	800538e <_strtod_l+0x8de>
 8005292:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005296:	0d1b      	lsrs	r3, r3, #20
 8005298:	051b      	lsls	r3, r3, #20
 800529a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800529e:	d976      	bls.n	800538e <_strtod_l+0x8de>
 80052a0:	696b      	ldr	r3, [r5, #20]
 80052a2:	b913      	cbnz	r3, 80052aa <_strtod_l+0x7fa>
 80052a4:	692b      	ldr	r3, [r5, #16]
 80052a6:	2b01      	cmp	r3, #1
 80052a8:	dd71      	ble.n	800538e <_strtod_l+0x8de>
 80052aa:	4629      	mov	r1, r5
 80052ac:	2201      	movs	r2, #1
 80052ae:	4620      	mov	r0, r4
 80052b0:	f001 ff00 	bl	80070b4 <__lshift>
 80052b4:	4631      	mov	r1, r6
 80052b6:	4605      	mov	r5, r0
 80052b8:	f001 ff6c 	bl	8007194 <__mcmp>
 80052bc:	2800      	cmp	r0, #0
 80052be:	dd66      	ble.n	800538e <_strtod_l+0x8de>
 80052c0:	9904      	ldr	r1, [sp, #16]
 80052c2:	4a53      	ldr	r2, [pc, #332]	; (8005410 <_strtod_l+0x960>)
 80052c4:	465b      	mov	r3, fp
 80052c6:	2900      	cmp	r1, #0
 80052c8:	f000 8081 	beq.w	80053ce <_strtod_l+0x91e>
 80052cc:	ea02 010b 	and.w	r1, r2, fp
 80052d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80052d4:	dc7b      	bgt.n	80053ce <_strtod_l+0x91e>
 80052d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80052da:	f77f aea9 	ble.w	8005030 <_strtod_l+0x580>
 80052de:	4b4d      	ldr	r3, [pc, #308]	; (8005414 <_strtod_l+0x964>)
 80052e0:	4650      	mov	r0, sl
 80052e2:	4659      	mov	r1, fp
 80052e4:	2200      	movs	r2, #0
 80052e6:	f7fb f987 	bl	80005f8 <__aeabi_dmul>
 80052ea:	460b      	mov	r3, r1
 80052ec:	4303      	orrs	r3, r0
 80052ee:	bf08      	it	eq
 80052f0:	2322      	moveq	r3, #34	; 0x22
 80052f2:	4682      	mov	sl, r0
 80052f4:	468b      	mov	fp, r1
 80052f6:	bf08      	it	eq
 80052f8:	6023      	streq	r3, [r4, #0]
 80052fa:	e62b      	b.n	8004f54 <_strtod_l+0x4a4>
 80052fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005300:	fa02 f303 	lsl.w	r3, r2, r3
 8005304:	ea03 0a0a 	and.w	sl, r3, sl
 8005308:	e6e3      	b.n	80050d2 <_strtod_l+0x622>
 800530a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800530e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005312:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005316:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800531a:	fa01 f308 	lsl.w	r3, r1, r8
 800531e:	9308      	str	r3, [sp, #32]
 8005320:	910d      	str	r1, [sp, #52]	; 0x34
 8005322:	e746      	b.n	80051b2 <_strtod_l+0x702>
 8005324:	2300      	movs	r3, #0
 8005326:	9308      	str	r3, [sp, #32]
 8005328:	2301      	movs	r3, #1
 800532a:	930d      	str	r3, [sp, #52]	; 0x34
 800532c:	e741      	b.n	80051b2 <_strtod_l+0x702>
 800532e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005330:	4642      	mov	r2, r8
 8005332:	4620      	mov	r0, r4
 8005334:	f001 febe 	bl	80070b4 <__lshift>
 8005338:	9018      	str	r0, [sp, #96]	; 0x60
 800533a:	2800      	cmp	r0, #0
 800533c:	f47f af6b 	bne.w	8005216 <_strtod_l+0x766>
 8005340:	e5fe      	b.n	8004f40 <_strtod_l+0x490>
 8005342:	465f      	mov	r7, fp
 8005344:	d16e      	bne.n	8005424 <_strtod_l+0x974>
 8005346:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005348:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800534c:	b342      	cbz	r2, 80053a0 <_strtod_l+0x8f0>
 800534e:	4a32      	ldr	r2, [pc, #200]	; (8005418 <_strtod_l+0x968>)
 8005350:	4293      	cmp	r3, r2
 8005352:	d128      	bne.n	80053a6 <_strtod_l+0x8f6>
 8005354:	9b04      	ldr	r3, [sp, #16]
 8005356:	4651      	mov	r1, sl
 8005358:	b1eb      	cbz	r3, 8005396 <_strtod_l+0x8e6>
 800535a:	4b2d      	ldr	r3, [pc, #180]	; (8005410 <_strtod_l+0x960>)
 800535c:	403b      	ands	r3, r7
 800535e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005362:	f04f 32ff 	mov.w	r2, #4294967295
 8005366:	d819      	bhi.n	800539c <_strtod_l+0x8ec>
 8005368:	0d1b      	lsrs	r3, r3, #20
 800536a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800536e:	fa02 f303 	lsl.w	r3, r2, r3
 8005372:	4299      	cmp	r1, r3
 8005374:	d117      	bne.n	80053a6 <_strtod_l+0x8f6>
 8005376:	4b29      	ldr	r3, [pc, #164]	; (800541c <_strtod_l+0x96c>)
 8005378:	429f      	cmp	r7, r3
 800537a:	d102      	bne.n	8005382 <_strtod_l+0x8d2>
 800537c:	3101      	adds	r1, #1
 800537e:	f43f addf 	beq.w	8004f40 <_strtod_l+0x490>
 8005382:	4b23      	ldr	r3, [pc, #140]	; (8005410 <_strtod_l+0x960>)
 8005384:	403b      	ands	r3, r7
 8005386:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800538a:	f04f 0a00 	mov.w	sl, #0
 800538e:	9b04      	ldr	r3, [sp, #16]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d1a4      	bne.n	80052de <_strtod_l+0x82e>
 8005394:	e5de      	b.n	8004f54 <_strtod_l+0x4a4>
 8005396:	f04f 33ff 	mov.w	r3, #4294967295
 800539a:	e7ea      	b.n	8005372 <_strtod_l+0x8c2>
 800539c:	4613      	mov	r3, r2
 800539e:	e7e8      	b.n	8005372 <_strtod_l+0x8c2>
 80053a0:	ea53 030a 	orrs.w	r3, r3, sl
 80053a4:	d08c      	beq.n	80052c0 <_strtod_l+0x810>
 80053a6:	9b08      	ldr	r3, [sp, #32]
 80053a8:	b1db      	cbz	r3, 80053e2 <_strtod_l+0x932>
 80053aa:	423b      	tst	r3, r7
 80053ac:	d0ef      	beq.n	800538e <_strtod_l+0x8de>
 80053ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053b0:	9a04      	ldr	r2, [sp, #16]
 80053b2:	4650      	mov	r0, sl
 80053b4:	4659      	mov	r1, fp
 80053b6:	b1c3      	cbz	r3, 80053ea <_strtod_l+0x93a>
 80053b8:	f7ff fb5e 	bl	8004a78 <sulp>
 80053bc:	4602      	mov	r2, r0
 80053be:	460b      	mov	r3, r1
 80053c0:	ec51 0b18 	vmov	r0, r1, d8
 80053c4:	f7fa ff62 	bl	800028c <__adddf3>
 80053c8:	4682      	mov	sl, r0
 80053ca:	468b      	mov	fp, r1
 80053cc:	e7df      	b.n	800538e <_strtod_l+0x8de>
 80053ce:	4013      	ands	r3, r2
 80053d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80053d4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80053d8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80053dc:	f04f 3aff 	mov.w	sl, #4294967295
 80053e0:	e7d5      	b.n	800538e <_strtod_l+0x8de>
 80053e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80053e4:	ea13 0f0a 	tst.w	r3, sl
 80053e8:	e7e0      	b.n	80053ac <_strtod_l+0x8fc>
 80053ea:	f7ff fb45 	bl	8004a78 <sulp>
 80053ee:	4602      	mov	r2, r0
 80053f0:	460b      	mov	r3, r1
 80053f2:	ec51 0b18 	vmov	r0, r1, d8
 80053f6:	f7fa ff47 	bl	8000288 <__aeabi_dsub>
 80053fa:	2200      	movs	r2, #0
 80053fc:	2300      	movs	r3, #0
 80053fe:	4682      	mov	sl, r0
 8005400:	468b      	mov	fp, r1
 8005402:	f7fb fb61 	bl	8000ac8 <__aeabi_dcmpeq>
 8005406:	2800      	cmp	r0, #0
 8005408:	d0c1      	beq.n	800538e <_strtod_l+0x8de>
 800540a:	e611      	b.n	8005030 <_strtod_l+0x580>
 800540c:	fffffc02 	.word	0xfffffc02
 8005410:	7ff00000 	.word	0x7ff00000
 8005414:	39500000 	.word	0x39500000
 8005418:	000fffff 	.word	0x000fffff
 800541c:	7fefffff 	.word	0x7fefffff
 8005420:	080086a8 	.word	0x080086a8
 8005424:	4631      	mov	r1, r6
 8005426:	4628      	mov	r0, r5
 8005428:	f002 f832 	bl	8007490 <__ratio>
 800542c:	ec59 8b10 	vmov	r8, r9, d0
 8005430:	ee10 0a10 	vmov	r0, s0
 8005434:	2200      	movs	r2, #0
 8005436:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800543a:	4649      	mov	r1, r9
 800543c:	f7fb fb58 	bl	8000af0 <__aeabi_dcmple>
 8005440:	2800      	cmp	r0, #0
 8005442:	d07a      	beq.n	800553a <_strtod_l+0xa8a>
 8005444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005446:	2b00      	cmp	r3, #0
 8005448:	d04a      	beq.n	80054e0 <_strtod_l+0xa30>
 800544a:	4b95      	ldr	r3, [pc, #596]	; (80056a0 <_strtod_l+0xbf0>)
 800544c:	2200      	movs	r2, #0
 800544e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005452:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80056a0 <_strtod_l+0xbf0>
 8005456:	f04f 0800 	mov.w	r8, #0
 800545a:	4b92      	ldr	r3, [pc, #584]	; (80056a4 <_strtod_l+0xbf4>)
 800545c:	403b      	ands	r3, r7
 800545e:	930d      	str	r3, [sp, #52]	; 0x34
 8005460:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005462:	4b91      	ldr	r3, [pc, #580]	; (80056a8 <_strtod_l+0xbf8>)
 8005464:	429a      	cmp	r2, r3
 8005466:	f040 80b0 	bne.w	80055ca <_strtod_l+0xb1a>
 800546a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800546e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8005472:	ec4b ab10 	vmov	d0, sl, fp
 8005476:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800547a:	f001 ff31 	bl	80072e0 <__ulp>
 800547e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005482:	ec53 2b10 	vmov	r2, r3, d0
 8005486:	f7fb f8b7 	bl	80005f8 <__aeabi_dmul>
 800548a:	4652      	mov	r2, sl
 800548c:	465b      	mov	r3, fp
 800548e:	f7fa fefd 	bl	800028c <__adddf3>
 8005492:	460b      	mov	r3, r1
 8005494:	4983      	ldr	r1, [pc, #524]	; (80056a4 <_strtod_l+0xbf4>)
 8005496:	4a85      	ldr	r2, [pc, #532]	; (80056ac <_strtod_l+0xbfc>)
 8005498:	4019      	ands	r1, r3
 800549a:	4291      	cmp	r1, r2
 800549c:	4682      	mov	sl, r0
 800549e:	d960      	bls.n	8005562 <_strtod_l+0xab2>
 80054a0:	ee18 3a90 	vmov	r3, s17
 80054a4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d104      	bne.n	80054b6 <_strtod_l+0xa06>
 80054ac:	ee18 3a10 	vmov	r3, s16
 80054b0:	3301      	adds	r3, #1
 80054b2:	f43f ad45 	beq.w	8004f40 <_strtod_l+0x490>
 80054b6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80056b8 <_strtod_l+0xc08>
 80054ba:	f04f 3aff 	mov.w	sl, #4294967295
 80054be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80054c0:	4620      	mov	r0, r4
 80054c2:	f001 fbdb 	bl	8006c7c <_Bfree>
 80054c6:	9905      	ldr	r1, [sp, #20]
 80054c8:	4620      	mov	r0, r4
 80054ca:	f001 fbd7 	bl	8006c7c <_Bfree>
 80054ce:	4631      	mov	r1, r6
 80054d0:	4620      	mov	r0, r4
 80054d2:	f001 fbd3 	bl	8006c7c <_Bfree>
 80054d6:	4629      	mov	r1, r5
 80054d8:	4620      	mov	r0, r4
 80054da:	f001 fbcf 	bl	8006c7c <_Bfree>
 80054de:	e61a      	b.n	8005116 <_strtod_l+0x666>
 80054e0:	f1ba 0f00 	cmp.w	sl, #0
 80054e4:	d11b      	bne.n	800551e <_strtod_l+0xa6e>
 80054e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80054ea:	b9f3      	cbnz	r3, 800552a <_strtod_l+0xa7a>
 80054ec:	4b6c      	ldr	r3, [pc, #432]	; (80056a0 <_strtod_l+0xbf0>)
 80054ee:	2200      	movs	r2, #0
 80054f0:	4640      	mov	r0, r8
 80054f2:	4649      	mov	r1, r9
 80054f4:	f7fb faf2 	bl	8000adc <__aeabi_dcmplt>
 80054f8:	b9d0      	cbnz	r0, 8005530 <_strtod_l+0xa80>
 80054fa:	4640      	mov	r0, r8
 80054fc:	4649      	mov	r1, r9
 80054fe:	4b6c      	ldr	r3, [pc, #432]	; (80056b0 <_strtod_l+0xc00>)
 8005500:	2200      	movs	r2, #0
 8005502:	f7fb f879 	bl	80005f8 <__aeabi_dmul>
 8005506:	4680      	mov	r8, r0
 8005508:	4689      	mov	r9, r1
 800550a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800550e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8005512:	9315      	str	r3, [sp, #84]	; 0x54
 8005514:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8005518:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800551c:	e79d      	b.n	800545a <_strtod_l+0x9aa>
 800551e:	f1ba 0f01 	cmp.w	sl, #1
 8005522:	d102      	bne.n	800552a <_strtod_l+0xa7a>
 8005524:	2f00      	cmp	r7, #0
 8005526:	f43f ad83 	beq.w	8005030 <_strtod_l+0x580>
 800552a:	4b62      	ldr	r3, [pc, #392]	; (80056b4 <_strtod_l+0xc04>)
 800552c:	2200      	movs	r2, #0
 800552e:	e78e      	b.n	800544e <_strtod_l+0x99e>
 8005530:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80056b0 <_strtod_l+0xc00>
 8005534:	f04f 0800 	mov.w	r8, #0
 8005538:	e7e7      	b.n	800550a <_strtod_l+0xa5a>
 800553a:	4b5d      	ldr	r3, [pc, #372]	; (80056b0 <_strtod_l+0xc00>)
 800553c:	4640      	mov	r0, r8
 800553e:	4649      	mov	r1, r9
 8005540:	2200      	movs	r2, #0
 8005542:	f7fb f859 	bl	80005f8 <__aeabi_dmul>
 8005546:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005548:	4680      	mov	r8, r0
 800554a:	4689      	mov	r9, r1
 800554c:	b933      	cbnz	r3, 800555c <_strtod_l+0xaac>
 800554e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005552:	900e      	str	r0, [sp, #56]	; 0x38
 8005554:	930f      	str	r3, [sp, #60]	; 0x3c
 8005556:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800555a:	e7dd      	b.n	8005518 <_strtod_l+0xa68>
 800555c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8005560:	e7f9      	b.n	8005556 <_strtod_l+0xaa6>
 8005562:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8005566:	9b04      	ldr	r3, [sp, #16]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d1a8      	bne.n	80054be <_strtod_l+0xa0e>
 800556c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005570:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005572:	0d1b      	lsrs	r3, r3, #20
 8005574:	051b      	lsls	r3, r3, #20
 8005576:	429a      	cmp	r2, r3
 8005578:	d1a1      	bne.n	80054be <_strtod_l+0xa0e>
 800557a:	4640      	mov	r0, r8
 800557c:	4649      	mov	r1, r9
 800557e:	f7fb fb9b 	bl	8000cb8 <__aeabi_d2lz>
 8005582:	f7fb f80b 	bl	800059c <__aeabi_l2d>
 8005586:	4602      	mov	r2, r0
 8005588:	460b      	mov	r3, r1
 800558a:	4640      	mov	r0, r8
 800558c:	4649      	mov	r1, r9
 800558e:	f7fa fe7b 	bl	8000288 <__aeabi_dsub>
 8005592:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005594:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005598:	ea43 030a 	orr.w	r3, r3, sl
 800559c:	4313      	orrs	r3, r2
 800559e:	4680      	mov	r8, r0
 80055a0:	4689      	mov	r9, r1
 80055a2:	d055      	beq.n	8005650 <_strtod_l+0xba0>
 80055a4:	a336      	add	r3, pc, #216	; (adr r3, 8005680 <_strtod_l+0xbd0>)
 80055a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055aa:	f7fb fa97 	bl	8000adc <__aeabi_dcmplt>
 80055ae:	2800      	cmp	r0, #0
 80055b0:	f47f acd0 	bne.w	8004f54 <_strtod_l+0x4a4>
 80055b4:	a334      	add	r3, pc, #208	; (adr r3, 8005688 <_strtod_l+0xbd8>)
 80055b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055ba:	4640      	mov	r0, r8
 80055bc:	4649      	mov	r1, r9
 80055be:	f7fb faab 	bl	8000b18 <__aeabi_dcmpgt>
 80055c2:	2800      	cmp	r0, #0
 80055c4:	f43f af7b 	beq.w	80054be <_strtod_l+0xa0e>
 80055c8:	e4c4      	b.n	8004f54 <_strtod_l+0x4a4>
 80055ca:	9b04      	ldr	r3, [sp, #16]
 80055cc:	b333      	cbz	r3, 800561c <_strtod_l+0xb6c>
 80055ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80055d0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80055d4:	d822      	bhi.n	800561c <_strtod_l+0xb6c>
 80055d6:	a32e      	add	r3, pc, #184	; (adr r3, 8005690 <_strtod_l+0xbe0>)
 80055d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055dc:	4640      	mov	r0, r8
 80055de:	4649      	mov	r1, r9
 80055e0:	f7fb fa86 	bl	8000af0 <__aeabi_dcmple>
 80055e4:	b1a0      	cbz	r0, 8005610 <_strtod_l+0xb60>
 80055e6:	4649      	mov	r1, r9
 80055e8:	4640      	mov	r0, r8
 80055ea:	f7fb fadd 	bl	8000ba8 <__aeabi_d2uiz>
 80055ee:	2801      	cmp	r0, #1
 80055f0:	bf38      	it	cc
 80055f2:	2001      	movcc	r0, #1
 80055f4:	f7fa ff86 	bl	8000504 <__aeabi_ui2d>
 80055f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80055fa:	4680      	mov	r8, r0
 80055fc:	4689      	mov	r9, r1
 80055fe:	bb23      	cbnz	r3, 800564a <_strtod_l+0xb9a>
 8005600:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005604:	9010      	str	r0, [sp, #64]	; 0x40
 8005606:	9311      	str	r3, [sp, #68]	; 0x44
 8005608:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800560c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005612:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005614:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8005618:	1a9b      	subs	r3, r3, r2
 800561a:	9309      	str	r3, [sp, #36]	; 0x24
 800561c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005620:	eeb0 0a48 	vmov.f32	s0, s16
 8005624:	eef0 0a68 	vmov.f32	s1, s17
 8005628:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800562c:	f001 fe58 	bl	80072e0 <__ulp>
 8005630:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005634:	ec53 2b10 	vmov	r2, r3, d0
 8005638:	f7fa ffde 	bl	80005f8 <__aeabi_dmul>
 800563c:	ec53 2b18 	vmov	r2, r3, d8
 8005640:	f7fa fe24 	bl	800028c <__adddf3>
 8005644:	4682      	mov	sl, r0
 8005646:	468b      	mov	fp, r1
 8005648:	e78d      	b.n	8005566 <_strtod_l+0xab6>
 800564a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800564e:	e7db      	b.n	8005608 <_strtod_l+0xb58>
 8005650:	a311      	add	r3, pc, #68	; (adr r3, 8005698 <_strtod_l+0xbe8>)
 8005652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005656:	f7fb fa41 	bl	8000adc <__aeabi_dcmplt>
 800565a:	e7b2      	b.n	80055c2 <_strtod_l+0xb12>
 800565c:	2300      	movs	r3, #0
 800565e:	930a      	str	r3, [sp, #40]	; 0x28
 8005660:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005662:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005664:	6013      	str	r3, [r2, #0]
 8005666:	f7ff ba6b 	b.w	8004b40 <_strtod_l+0x90>
 800566a:	2a65      	cmp	r2, #101	; 0x65
 800566c:	f43f ab5f 	beq.w	8004d2e <_strtod_l+0x27e>
 8005670:	2a45      	cmp	r2, #69	; 0x45
 8005672:	f43f ab5c 	beq.w	8004d2e <_strtod_l+0x27e>
 8005676:	2301      	movs	r3, #1
 8005678:	f7ff bb94 	b.w	8004da4 <_strtod_l+0x2f4>
 800567c:	f3af 8000 	nop.w
 8005680:	94a03595 	.word	0x94a03595
 8005684:	3fdfffff 	.word	0x3fdfffff
 8005688:	35afe535 	.word	0x35afe535
 800568c:	3fe00000 	.word	0x3fe00000
 8005690:	ffc00000 	.word	0xffc00000
 8005694:	41dfffff 	.word	0x41dfffff
 8005698:	94a03595 	.word	0x94a03595
 800569c:	3fcfffff 	.word	0x3fcfffff
 80056a0:	3ff00000 	.word	0x3ff00000
 80056a4:	7ff00000 	.word	0x7ff00000
 80056a8:	7fe00000 	.word	0x7fe00000
 80056ac:	7c9fffff 	.word	0x7c9fffff
 80056b0:	3fe00000 	.word	0x3fe00000
 80056b4:	bff00000 	.word	0xbff00000
 80056b8:	7fefffff 	.word	0x7fefffff

080056bc <_strtod_r>:
 80056bc:	4b01      	ldr	r3, [pc, #4]	; (80056c4 <_strtod_r+0x8>)
 80056be:	f7ff b9f7 	b.w	8004ab0 <_strtod_l>
 80056c2:	bf00      	nop
 80056c4:	20000078 	.word	0x20000078

080056c8 <_strtol_l.constprop.0>:
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056ce:	d001      	beq.n	80056d4 <_strtol_l.constprop.0+0xc>
 80056d0:	2b24      	cmp	r3, #36	; 0x24
 80056d2:	d906      	bls.n	80056e2 <_strtol_l.constprop.0+0x1a>
 80056d4:	f7fe fafe 	bl	8003cd4 <__errno>
 80056d8:	2316      	movs	r3, #22
 80056da:	6003      	str	r3, [r0, #0]
 80056dc:	2000      	movs	r0, #0
 80056de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056e2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80057c8 <_strtol_l.constprop.0+0x100>
 80056e6:	460d      	mov	r5, r1
 80056e8:	462e      	mov	r6, r5
 80056ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80056ee:	f814 700c 	ldrb.w	r7, [r4, ip]
 80056f2:	f017 0708 	ands.w	r7, r7, #8
 80056f6:	d1f7      	bne.n	80056e8 <_strtol_l.constprop.0+0x20>
 80056f8:	2c2d      	cmp	r4, #45	; 0x2d
 80056fa:	d132      	bne.n	8005762 <_strtol_l.constprop.0+0x9a>
 80056fc:	782c      	ldrb	r4, [r5, #0]
 80056fe:	2701      	movs	r7, #1
 8005700:	1cb5      	adds	r5, r6, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d05b      	beq.n	80057be <_strtol_l.constprop.0+0xf6>
 8005706:	2b10      	cmp	r3, #16
 8005708:	d109      	bne.n	800571e <_strtol_l.constprop.0+0x56>
 800570a:	2c30      	cmp	r4, #48	; 0x30
 800570c:	d107      	bne.n	800571e <_strtol_l.constprop.0+0x56>
 800570e:	782c      	ldrb	r4, [r5, #0]
 8005710:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005714:	2c58      	cmp	r4, #88	; 0x58
 8005716:	d14d      	bne.n	80057b4 <_strtol_l.constprop.0+0xec>
 8005718:	786c      	ldrb	r4, [r5, #1]
 800571a:	2310      	movs	r3, #16
 800571c:	3502      	adds	r5, #2
 800571e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005722:	f108 38ff 	add.w	r8, r8, #4294967295
 8005726:	f04f 0c00 	mov.w	ip, #0
 800572a:	fbb8 f9f3 	udiv	r9, r8, r3
 800572e:	4666      	mov	r6, ip
 8005730:	fb03 8a19 	mls	sl, r3, r9, r8
 8005734:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005738:	f1be 0f09 	cmp.w	lr, #9
 800573c:	d816      	bhi.n	800576c <_strtol_l.constprop.0+0xa4>
 800573e:	4674      	mov	r4, lr
 8005740:	42a3      	cmp	r3, r4
 8005742:	dd24      	ble.n	800578e <_strtol_l.constprop.0+0xc6>
 8005744:	f1bc 0f00 	cmp.w	ip, #0
 8005748:	db1e      	blt.n	8005788 <_strtol_l.constprop.0+0xc0>
 800574a:	45b1      	cmp	r9, r6
 800574c:	d31c      	bcc.n	8005788 <_strtol_l.constprop.0+0xc0>
 800574e:	d101      	bne.n	8005754 <_strtol_l.constprop.0+0x8c>
 8005750:	45a2      	cmp	sl, r4
 8005752:	db19      	blt.n	8005788 <_strtol_l.constprop.0+0xc0>
 8005754:	fb06 4603 	mla	r6, r6, r3, r4
 8005758:	f04f 0c01 	mov.w	ip, #1
 800575c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005760:	e7e8      	b.n	8005734 <_strtol_l.constprop.0+0x6c>
 8005762:	2c2b      	cmp	r4, #43	; 0x2b
 8005764:	bf04      	itt	eq
 8005766:	782c      	ldrbeq	r4, [r5, #0]
 8005768:	1cb5      	addeq	r5, r6, #2
 800576a:	e7ca      	b.n	8005702 <_strtol_l.constprop.0+0x3a>
 800576c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8005770:	f1be 0f19 	cmp.w	lr, #25
 8005774:	d801      	bhi.n	800577a <_strtol_l.constprop.0+0xb2>
 8005776:	3c37      	subs	r4, #55	; 0x37
 8005778:	e7e2      	b.n	8005740 <_strtol_l.constprop.0+0x78>
 800577a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800577e:	f1be 0f19 	cmp.w	lr, #25
 8005782:	d804      	bhi.n	800578e <_strtol_l.constprop.0+0xc6>
 8005784:	3c57      	subs	r4, #87	; 0x57
 8005786:	e7db      	b.n	8005740 <_strtol_l.constprop.0+0x78>
 8005788:	f04f 3cff 	mov.w	ip, #4294967295
 800578c:	e7e6      	b.n	800575c <_strtol_l.constprop.0+0x94>
 800578e:	f1bc 0f00 	cmp.w	ip, #0
 8005792:	da05      	bge.n	80057a0 <_strtol_l.constprop.0+0xd8>
 8005794:	2322      	movs	r3, #34	; 0x22
 8005796:	6003      	str	r3, [r0, #0]
 8005798:	4646      	mov	r6, r8
 800579a:	b942      	cbnz	r2, 80057ae <_strtol_l.constprop.0+0xe6>
 800579c:	4630      	mov	r0, r6
 800579e:	e79e      	b.n	80056de <_strtol_l.constprop.0+0x16>
 80057a0:	b107      	cbz	r7, 80057a4 <_strtol_l.constprop.0+0xdc>
 80057a2:	4276      	negs	r6, r6
 80057a4:	2a00      	cmp	r2, #0
 80057a6:	d0f9      	beq.n	800579c <_strtol_l.constprop.0+0xd4>
 80057a8:	f1bc 0f00 	cmp.w	ip, #0
 80057ac:	d000      	beq.n	80057b0 <_strtol_l.constprop.0+0xe8>
 80057ae:	1e69      	subs	r1, r5, #1
 80057b0:	6011      	str	r1, [r2, #0]
 80057b2:	e7f3      	b.n	800579c <_strtol_l.constprop.0+0xd4>
 80057b4:	2430      	movs	r4, #48	; 0x30
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1b1      	bne.n	800571e <_strtol_l.constprop.0+0x56>
 80057ba:	2308      	movs	r3, #8
 80057bc:	e7af      	b.n	800571e <_strtol_l.constprop.0+0x56>
 80057be:	2c30      	cmp	r4, #48	; 0x30
 80057c0:	d0a5      	beq.n	800570e <_strtol_l.constprop.0+0x46>
 80057c2:	230a      	movs	r3, #10
 80057c4:	e7ab      	b.n	800571e <_strtol_l.constprop.0+0x56>
 80057c6:	bf00      	nop
 80057c8:	080086d1 	.word	0x080086d1

080057cc <_strtol_r>:
 80057cc:	f7ff bf7c 	b.w	80056c8 <_strtol_l.constprop.0>

080057d0 <quorem>:
 80057d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	6903      	ldr	r3, [r0, #16]
 80057d6:	690c      	ldr	r4, [r1, #16]
 80057d8:	42a3      	cmp	r3, r4
 80057da:	4607      	mov	r7, r0
 80057dc:	f2c0 8081 	blt.w	80058e2 <quorem+0x112>
 80057e0:	3c01      	subs	r4, #1
 80057e2:	f101 0814 	add.w	r8, r1, #20
 80057e6:	f100 0514 	add.w	r5, r0, #20
 80057ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057ee:	9301      	str	r3, [sp, #4]
 80057f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80057f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057f8:	3301      	adds	r3, #1
 80057fa:	429a      	cmp	r2, r3
 80057fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005800:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005804:	fbb2 f6f3 	udiv	r6, r2, r3
 8005808:	d331      	bcc.n	800586e <quorem+0x9e>
 800580a:	f04f 0e00 	mov.w	lr, #0
 800580e:	4640      	mov	r0, r8
 8005810:	46ac      	mov	ip, r5
 8005812:	46f2      	mov	sl, lr
 8005814:	f850 2b04 	ldr.w	r2, [r0], #4
 8005818:	b293      	uxth	r3, r2
 800581a:	fb06 e303 	mla	r3, r6, r3, lr
 800581e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005822:	b29b      	uxth	r3, r3
 8005824:	ebaa 0303 	sub.w	r3, sl, r3
 8005828:	f8dc a000 	ldr.w	sl, [ip]
 800582c:	0c12      	lsrs	r2, r2, #16
 800582e:	fa13 f38a 	uxtah	r3, r3, sl
 8005832:	fb06 e202 	mla	r2, r6, r2, lr
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	9b00      	ldr	r3, [sp, #0]
 800583a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800583e:	b292      	uxth	r2, r2
 8005840:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005844:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005848:	f8bd 3000 	ldrh.w	r3, [sp]
 800584c:	4581      	cmp	r9, r0
 800584e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005852:	f84c 3b04 	str.w	r3, [ip], #4
 8005856:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800585a:	d2db      	bcs.n	8005814 <quorem+0x44>
 800585c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005860:	b92b      	cbnz	r3, 800586e <quorem+0x9e>
 8005862:	9b01      	ldr	r3, [sp, #4]
 8005864:	3b04      	subs	r3, #4
 8005866:	429d      	cmp	r5, r3
 8005868:	461a      	mov	r2, r3
 800586a:	d32e      	bcc.n	80058ca <quorem+0xfa>
 800586c:	613c      	str	r4, [r7, #16]
 800586e:	4638      	mov	r0, r7
 8005870:	f001 fc90 	bl	8007194 <__mcmp>
 8005874:	2800      	cmp	r0, #0
 8005876:	db24      	blt.n	80058c2 <quorem+0xf2>
 8005878:	3601      	adds	r6, #1
 800587a:	4628      	mov	r0, r5
 800587c:	f04f 0c00 	mov.w	ip, #0
 8005880:	f858 2b04 	ldr.w	r2, [r8], #4
 8005884:	f8d0 e000 	ldr.w	lr, [r0]
 8005888:	b293      	uxth	r3, r2
 800588a:	ebac 0303 	sub.w	r3, ip, r3
 800588e:	0c12      	lsrs	r2, r2, #16
 8005890:	fa13 f38e 	uxtah	r3, r3, lr
 8005894:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005898:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800589c:	b29b      	uxth	r3, r3
 800589e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058a2:	45c1      	cmp	r9, r8
 80058a4:	f840 3b04 	str.w	r3, [r0], #4
 80058a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80058ac:	d2e8      	bcs.n	8005880 <quorem+0xb0>
 80058ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058b6:	b922      	cbnz	r2, 80058c2 <quorem+0xf2>
 80058b8:	3b04      	subs	r3, #4
 80058ba:	429d      	cmp	r5, r3
 80058bc:	461a      	mov	r2, r3
 80058be:	d30a      	bcc.n	80058d6 <quorem+0x106>
 80058c0:	613c      	str	r4, [r7, #16]
 80058c2:	4630      	mov	r0, r6
 80058c4:	b003      	add	sp, #12
 80058c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ca:	6812      	ldr	r2, [r2, #0]
 80058cc:	3b04      	subs	r3, #4
 80058ce:	2a00      	cmp	r2, #0
 80058d0:	d1cc      	bne.n	800586c <quorem+0x9c>
 80058d2:	3c01      	subs	r4, #1
 80058d4:	e7c7      	b.n	8005866 <quorem+0x96>
 80058d6:	6812      	ldr	r2, [r2, #0]
 80058d8:	3b04      	subs	r3, #4
 80058da:	2a00      	cmp	r2, #0
 80058dc:	d1f0      	bne.n	80058c0 <quorem+0xf0>
 80058de:	3c01      	subs	r4, #1
 80058e0:	e7eb      	b.n	80058ba <quorem+0xea>
 80058e2:	2000      	movs	r0, #0
 80058e4:	e7ee      	b.n	80058c4 <quorem+0xf4>
	...

080058e8 <_dtoa_r>:
 80058e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058ec:	ed2d 8b04 	vpush	{d8-d9}
 80058f0:	ec57 6b10 	vmov	r6, r7, d0
 80058f4:	b093      	sub	sp, #76	; 0x4c
 80058f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80058f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80058fc:	9106      	str	r1, [sp, #24]
 80058fe:	ee10 aa10 	vmov	sl, s0
 8005902:	4604      	mov	r4, r0
 8005904:	9209      	str	r2, [sp, #36]	; 0x24
 8005906:	930c      	str	r3, [sp, #48]	; 0x30
 8005908:	46bb      	mov	fp, r7
 800590a:	b975      	cbnz	r5, 800592a <_dtoa_r+0x42>
 800590c:	2010      	movs	r0, #16
 800590e:	f001 f94d 	bl	8006bac <malloc>
 8005912:	4602      	mov	r2, r0
 8005914:	6260      	str	r0, [r4, #36]	; 0x24
 8005916:	b920      	cbnz	r0, 8005922 <_dtoa_r+0x3a>
 8005918:	4ba7      	ldr	r3, [pc, #668]	; (8005bb8 <_dtoa_r+0x2d0>)
 800591a:	21ea      	movs	r1, #234	; 0xea
 800591c:	48a7      	ldr	r0, [pc, #668]	; (8005bbc <_dtoa_r+0x2d4>)
 800591e:	f002 f8bd 	bl	8007a9c <__assert_func>
 8005922:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005926:	6005      	str	r5, [r0, #0]
 8005928:	60c5      	str	r5, [r0, #12]
 800592a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800592c:	6819      	ldr	r1, [r3, #0]
 800592e:	b151      	cbz	r1, 8005946 <_dtoa_r+0x5e>
 8005930:	685a      	ldr	r2, [r3, #4]
 8005932:	604a      	str	r2, [r1, #4]
 8005934:	2301      	movs	r3, #1
 8005936:	4093      	lsls	r3, r2
 8005938:	608b      	str	r3, [r1, #8]
 800593a:	4620      	mov	r0, r4
 800593c:	f001 f99e 	bl	8006c7c <_Bfree>
 8005940:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
 8005946:	1e3b      	subs	r3, r7, #0
 8005948:	bfaa      	itet	ge
 800594a:	2300      	movge	r3, #0
 800594c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005950:	f8c8 3000 	strge.w	r3, [r8]
 8005954:	4b9a      	ldr	r3, [pc, #616]	; (8005bc0 <_dtoa_r+0x2d8>)
 8005956:	bfbc      	itt	lt
 8005958:	2201      	movlt	r2, #1
 800595a:	f8c8 2000 	strlt.w	r2, [r8]
 800595e:	ea33 030b 	bics.w	r3, r3, fp
 8005962:	d11b      	bne.n	800599c <_dtoa_r+0xb4>
 8005964:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005966:	f242 730f 	movw	r3, #9999	; 0x270f
 800596a:	6013      	str	r3, [r2, #0]
 800596c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005970:	4333      	orrs	r3, r6
 8005972:	f000 8592 	beq.w	800649a <_dtoa_r+0xbb2>
 8005976:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005978:	b963      	cbnz	r3, 8005994 <_dtoa_r+0xac>
 800597a:	4b92      	ldr	r3, [pc, #584]	; (8005bc4 <_dtoa_r+0x2dc>)
 800597c:	e022      	b.n	80059c4 <_dtoa_r+0xdc>
 800597e:	4b92      	ldr	r3, [pc, #584]	; (8005bc8 <_dtoa_r+0x2e0>)
 8005980:	9301      	str	r3, [sp, #4]
 8005982:	3308      	adds	r3, #8
 8005984:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005986:	6013      	str	r3, [r2, #0]
 8005988:	9801      	ldr	r0, [sp, #4]
 800598a:	b013      	add	sp, #76	; 0x4c
 800598c:	ecbd 8b04 	vpop	{d8-d9}
 8005990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005994:	4b8b      	ldr	r3, [pc, #556]	; (8005bc4 <_dtoa_r+0x2dc>)
 8005996:	9301      	str	r3, [sp, #4]
 8005998:	3303      	adds	r3, #3
 800599a:	e7f3      	b.n	8005984 <_dtoa_r+0x9c>
 800599c:	2200      	movs	r2, #0
 800599e:	2300      	movs	r3, #0
 80059a0:	4650      	mov	r0, sl
 80059a2:	4659      	mov	r1, fp
 80059a4:	f7fb f890 	bl	8000ac8 <__aeabi_dcmpeq>
 80059a8:	ec4b ab19 	vmov	d9, sl, fp
 80059ac:	4680      	mov	r8, r0
 80059ae:	b158      	cbz	r0, 80059c8 <_dtoa_r+0xe0>
 80059b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059b2:	2301      	movs	r3, #1
 80059b4:	6013      	str	r3, [r2, #0]
 80059b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	f000 856b 	beq.w	8006494 <_dtoa_r+0xbac>
 80059be:	4883      	ldr	r0, [pc, #524]	; (8005bcc <_dtoa_r+0x2e4>)
 80059c0:	6018      	str	r0, [r3, #0]
 80059c2:	1e43      	subs	r3, r0, #1
 80059c4:	9301      	str	r3, [sp, #4]
 80059c6:	e7df      	b.n	8005988 <_dtoa_r+0xa0>
 80059c8:	ec4b ab10 	vmov	d0, sl, fp
 80059cc:	aa10      	add	r2, sp, #64	; 0x40
 80059ce:	a911      	add	r1, sp, #68	; 0x44
 80059d0:	4620      	mov	r0, r4
 80059d2:	f001 fd01 	bl	80073d8 <__d2b>
 80059d6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80059da:	ee08 0a10 	vmov	s16, r0
 80059de:	2d00      	cmp	r5, #0
 80059e0:	f000 8084 	beq.w	8005aec <_dtoa_r+0x204>
 80059e4:	ee19 3a90 	vmov	r3, s19
 80059e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80059ec:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80059f0:	4656      	mov	r6, sl
 80059f2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80059f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80059fa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80059fe:	4b74      	ldr	r3, [pc, #464]	; (8005bd0 <_dtoa_r+0x2e8>)
 8005a00:	2200      	movs	r2, #0
 8005a02:	4630      	mov	r0, r6
 8005a04:	4639      	mov	r1, r7
 8005a06:	f7fa fc3f 	bl	8000288 <__aeabi_dsub>
 8005a0a:	a365      	add	r3, pc, #404	; (adr r3, 8005ba0 <_dtoa_r+0x2b8>)
 8005a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a10:	f7fa fdf2 	bl	80005f8 <__aeabi_dmul>
 8005a14:	a364      	add	r3, pc, #400	; (adr r3, 8005ba8 <_dtoa_r+0x2c0>)
 8005a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a1a:	f7fa fc37 	bl	800028c <__adddf3>
 8005a1e:	4606      	mov	r6, r0
 8005a20:	4628      	mov	r0, r5
 8005a22:	460f      	mov	r7, r1
 8005a24:	f7fa fd7e 	bl	8000524 <__aeabi_i2d>
 8005a28:	a361      	add	r3, pc, #388	; (adr r3, 8005bb0 <_dtoa_r+0x2c8>)
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f7fa fde3 	bl	80005f8 <__aeabi_dmul>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4630      	mov	r0, r6
 8005a38:	4639      	mov	r1, r7
 8005a3a:	f7fa fc27 	bl	800028c <__adddf3>
 8005a3e:	4606      	mov	r6, r0
 8005a40:	460f      	mov	r7, r1
 8005a42:	f7fb f889 	bl	8000b58 <__aeabi_d2iz>
 8005a46:	2200      	movs	r2, #0
 8005a48:	9000      	str	r0, [sp, #0]
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	4630      	mov	r0, r6
 8005a4e:	4639      	mov	r1, r7
 8005a50:	f7fb f844 	bl	8000adc <__aeabi_dcmplt>
 8005a54:	b150      	cbz	r0, 8005a6c <_dtoa_r+0x184>
 8005a56:	9800      	ldr	r0, [sp, #0]
 8005a58:	f7fa fd64 	bl	8000524 <__aeabi_i2d>
 8005a5c:	4632      	mov	r2, r6
 8005a5e:	463b      	mov	r3, r7
 8005a60:	f7fb f832 	bl	8000ac8 <__aeabi_dcmpeq>
 8005a64:	b910      	cbnz	r0, 8005a6c <_dtoa_r+0x184>
 8005a66:	9b00      	ldr	r3, [sp, #0]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	9300      	str	r3, [sp, #0]
 8005a6c:	9b00      	ldr	r3, [sp, #0]
 8005a6e:	2b16      	cmp	r3, #22
 8005a70:	d85a      	bhi.n	8005b28 <_dtoa_r+0x240>
 8005a72:	9a00      	ldr	r2, [sp, #0]
 8005a74:	4b57      	ldr	r3, [pc, #348]	; (8005bd4 <_dtoa_r+0x2ec>)
 8005a76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a7e:	ec51 0b19 	vmov	r0, r1, d9
 8005a82:	f7fb f82b 	bl	8000adc <__aeabi_dcmplt>
 8005a86:	2800      	cmp	r0, #0
 8005a88:	d050      	beq.n	8005b2c <_dtoa_r+0x244>
 8005a8a:	9b00      	ldr	r3, [sp, #0]
 8005a8c:	3b01      	subs	r3, #1
 8005a8e:	9300      	str	r3, [sp, #0]
 8005a90:	2300      	movs	r3, #0
 8005a92:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005a96:	1b5d      	subs	r5, r3, r5
 8005a98:	1e6b      	subs	r3, r5, #1
 8005a9a:	9305      	str	r3, [sp, #20]
 8005a9c:	bf45      	ittet	mi
 8005a9e:	f1c5 0301 	rsbmi	r3, r5, #1
 8005aa2:	9304      	strmi	r3, [sp, #16]
 8005aa4:	2300      	movpl	r3, #0
 8005aa6:	2300      	movmi	r3, #0
 8005aa8:	bf4c      	ite	mi
 8005aaa:	9305      	strmi	r3, [sp, #20]
 8005aac:	9304      	strpl	r3, [sp, #16]
 8005aae:	9b00      	ldr	r3, [sp, #0]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	db3d      	blt.n	8005b30 <_dtoa_r+0x248>
 8005ab4:	9b05      	ldr	r3, [sp, #20]
 8005ab6:	9a00      	ldr	r2, [sp, #0]
 8005ab8:	920a      	str	r2, [sp, #40]	; 0x28
 8005aba:	4413      	add	r3, r2
 8005abc:	9305      	str	r3, [sp, #20]
 8005abe:	2300      	movs	r3, #0
 8005ac0:	9307      	str	r3, [sp, #28]
 8005ac2:	9b06      	ldr	r3, [sp, #24]
 8005ac4:	2b09      	cmp	r3, #9
 8005ac6:	f200 8089 	bhi.w	8005bdc <_dtoa_r+0x2f4>
 8005aca:	2b05      	cmp	r3, #5
 8005acc:	bfc4      	itt	gt
 8005ace:	3b04      	subgt	r3, #4
 8005ad0:	9306      	strgt	r3, [sp, #24]
 8005ad2:	9b06      	ldr	r3, [sp, #24]
 8005ad4:	f1a3 0302 	sub.w	r3, r3, #2
 8005ad8:	bfcc      	ite	gt
 8005ada:	2500      	movgt	r5, #0
 8005adc:	2501      	movle	r5, #1
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	f200 8087 	bhi.w	8005bf2 <_dtoa_r+0x30a>
 8005ae4:	e8df f003 	tbb	[pc, r3]
 8005ae8:	59383a2d 	.word	0x59383a2d
 8005aec:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005af0:	441d      	add	r5, r3
 8005af2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005af6:	2b20      	cmp	r3, #32
 8005af8:	bfc1      	itttt	gt
 8005afa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005afe:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005b02:	fa0b f303 	lslgt.w	r3, fp, r3
 8005b06:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005b0a:	bfda      	itte	le
 8005b0c:	f1c3 0320 	rsble	r3, r3, #32
 8005b10:	fa06 f003 	lslle.w	r0, r6, r3
 8005b14:	4318      	orrgt	r0, r3
 8005b16:	f7fa fcf5 	bl	8000504 <__aeabi_ui2d>
 8005b1a:	2301      	movs	r3, #1
 8005b1c:	4606      	mov	r6, r0
 8005b1e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005b22:	3d01      	subs	r5, #1
 8005b24:	930e      	str	r3, [sp, #56]	; 0x38
 8005b26:	e76a      	b.n	80059fe <_dtoa_r+0x116>
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e7b2      	b.n	8005a92 <_dtoa_r+0x1aa>
 8005b2c:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b2e:	e7b1      	b.n	8005a94 <_dtoa_r+0x1ac>
 8005b30:	9b04      	ldr	r3, [sp, #16]
 8005b32:	9a00      	ldr	r2, [sp, #0]
 8005b34:	1a9b      	subs	r3, r3, r2
 8005b36:	9304      	str	r3, [sp, #16]
 8005b38:	4253      	negs	r3, r2
 8005b3a:	9307      	str	r3, [sp, #28]
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	930a      	str	r3, [sp, #40]	; 0x28
 8005b40:	e7bf      	b.n	8005ac2 <_dtoa_r+0x1da>
 8005b42:	2300      	movs	r3, #0
 8005b44:	9308      	str	r3, [sp, #32]
 8005b46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	dc55      	bgt.n	8005bf8 <_dtoa_r+0x310>
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005b52:	461a      	mov	r2, r3
 8005b54:	9209      	str	r2, [sp, #36]	; 0x24
 8005b56:	e00c      	b.n	8005b72 <_dtoa_r+0x28a>
 8005b58:	2301      	movs	r3, #1
 8005b5a:	e7f3      	b.n	8005b44 <_dtoa_r+0x25c>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005b60:	9308      	str	r3, [sp, #32]
 8005b62:	9b00      	ldr	r3, [sp, #0]
 8005b64:	4413      	add	r3, r2
 8005b66:	9302      	str	r3, [sp, #8]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	2b01      	cmp	r3, #1
 8005b6c:	9303      	str	r3, [sp, #12]
 8005b6e:	bfb8      	it	lt
 8005b70:	2301      	movlt	r3, #1
 8005b72:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005b74:	2200      	movs	r2, #0
 8005b76:	6042      	str	r2, [r0, #4]
 8005b78:	2204      	movs	r2, #4
 8005b7a:	f102 0614 	add.w	r6, r2, #20
 8005b7e:	429e      	cmp	r6, r3
 8005b80:	6841      	ldr	r1, [r0, #4]
 8005b82:	d93d      	bls.n	8005c00 <_dtoa_r+0x318>
 8005b84:	4620      	mov	r0, r4
 8005b86:	f001 f839 	bl	8006bfc <_Balloc>
 8005b8a:	9001      	str	r0, [sp, #4]
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	d13b      	bne.n	8005c08 <_dtoa_r+0x320>
 8005b90:	4b11      	ldr	r3, [pc, #68]	; (8005bd8 <_dtoa_r+0x2f0>)
 8005b92:	4602      	mov	r2, r0
 8005b94:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005b98:	e6c0      	b.n	800591c <_dtoa_r+0x34>
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	e7df      	b.n	8005b5e <_dtoa_r+0x276>
 8005b9e:	bf00      	nop
 8005ba0:	636f4361 	.word	0x636f4361
 8005ba4:	3fd287a7 	.word	0x3fd287a7
 8005ba8:	8b60c8b3 	.word	0x8b60c8b3
 8005bac:	3fc68a28 	.word	0x3fc68a28
 8005bb0:	509f79fb 	.word	0x509f79fb
 8005bb4:	3fd34413 	.word	0x3fd34413
 8005bb8:	080087de 	.word	0x080087de
 8005bbc:	080087f5 	.word	0x080087f5
 8005bc0:	7ff00000 	.word	0x7ff00000
 8005bc4:	080087da 	.word	0x080087da
 8005bc8:	080087d1 	.word	0x080087d1
 8005bcc:	08008655 	.word	0x08008655
 8005bd0:	3ff80000 	.word	0x3ff80000
 8005bd4:	08008960 	.word	0x08008960
 8005bd8:	08008850 	.word	0x08008850
 8005bdc:	2501      	movs	r5, #1
 8005bde:	2300      	movs	r3, #0
 8005be0:	9306      	str	r3, [sp, #24]
 8005be2:	9508      	str	r5, [sp, #32]
 8005be4:	f04f 33ff 	mov.w	r3, #4294967295
 8005be8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005bec:	2200      	movs	r2, #0
 8005bee:	2312      	movs	r3, #18
 8005bf0:	e7b0      	b.n	8005b54 <_dtoa_r+0x26c>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	9308      	str	r3, [sp, #32]
 8005bf6:	e7f5      	b.n	8005be4 <_dtoa_r+0x2fc>
 8005bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bfa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005bfe:	e7b8      	b.n	8005b72 <_dtoa_r+0x28a>
 8005c00:	3101      	adds	r1, #1
 8005c02:	6041      	str	r1, [r0, #4]
 8005c04:	0052      	lsls	r2, r2, #1
 8005c06:	e7b8      	b.n	8005b7a <_dtoa_r+0x292>
 8005c08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c0a:	9a01      	ldr	r2, [sp, #4]
 8005c0c:	601a      	str	r2, [r3, #0]
 8005c0e:	9b03      	ldr	r3, [sp, #12]
 8005c10:	2b0e      	cmp	r3, #14
 8005c12:	f200 809d 	bhi.w	8005d50 <_dtoa_r+0x468>
 8005c16:	2d00      	cmp	r5, #0
 8005c18:	f000 809a 	beq.w	8005d50 <_dtoa_r+0x468>
 8005c1c:	9b00      	ldr	r3, [sp, #0]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	dd32      	ble.n	8005c88 <_dtoa_r+0x3a0>
 8005c22:	4ab7      	ldr	r2, [pc, #732]	; (8005f00 <_dtoa_r+0x618>)
 8005c24:	f003 030f 	and.w	r3, r3, #15
 8005c28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005c2c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c30:	9b00      	ldr	r3, [sp, #0]
 8005c32:	05d8      	lsls	r0, r3, #23
 8005c34:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005c38:	d516      	bpl.n	8005c68 <_dtoa_r+0x380>
 8005c3a:	4bb2      	ldr	r3, [pc, #712]	; (8005f04 <_dtoa_r+0x61c>)
 8005c3c:	ec51 0b19 	vmov	r0, r1, d9
 8005c40:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c44:	f7fa fe02 	bl	800084c <__aeabi_ddiv>
 8005c48:	f007 070f 	and.w	r7, r7, #15
 8005c4c:	4682      	mov	sl, r0
 8005c4e:	468b      	mov	fp, r1
 8005c50:	2503      	movs	r5, #3
 8005c52:	4eac      	ldr	r6, [pc, #688]	; (8005f04 <_dtoa_r+0x61c>)
 8005c54:	b957      	cbnz	r7, 8005c6c <_dtoa_r+0x384>
 8005c56:	4642      	mov	r2, r8
 8005c58:	464b      	mov	r3, r9
 8005c5a:	4650      	mov	r0, sl
 8005c5c:	4659      	mov	r1, fp
 8005c5e:	f7fa fdf5 	bl	800084c <__aeabi_ddiv>
 8005c62:	4682      	mov	sl, r0
 8005c64:	468b      	mov	fp, r1
 8005c66:	e028      	b.n	8005cba <_dtoa_r+0x3d2>
 8005c68:	2502      	movs	r5, #2
 8005c6a:	e7f2      	b.n	8005c52 <_dtoa_r+0x36a>
 8005c6c:	07f9      	lsls	r1, r7, #31
 8005c6e:	d508      	bpl.n	8005c82 <_dtoa_r+0x39a>
 8005c70:	4640      	mov	r0, r8
 8005c72:	4649      	mov	r1, r9
 8005c74:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c78:	f7fa fcbe 	bl	80005f8 <__aeabi_dmul>
 8005c7c:	3501      	adds	r5, #1
 8005c7e:	4680      	mov	r8, r0
 8005c80:	4689      	mov	r9, r1
 8005c82:	107f      	asrs	r7, r7, #1
 8005c84:	3608      	adds	r6, #8
 8005c86:	e7e5      	b.n	8005c54 <_dtoa_r+0x36c>
 8005c88:	f000 809b 	beq.w	8005dc2 <_dtoa_r+0x4da>
 8005c8c:	9b00      	ldr	r3, [sp, #0]
 8005c8e:	4f9d      	ldr	r7, [pc, #628]	; (8005f04 <_dtoa_r+0x61c>)
 8005c90:	425e      	negs	r6, r3
 8005c92:	4b9b      	ldr	r3, [pc, #620]	; (8005f00 <_dtoa_r+0x618>)
 8005c94:	f006 020f 	and.w	r2, r6, #15
 8005c98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca0:	ec51 0b19 	vmov	r0, r1, d9
 8005ca4:	f7fa fca8 	bl	80005f8 <__aeabi_dmul>
 8005ca8:	1136      	asrs	r6, r6, #4
 8005caa:	4682      	mov	sl, r0
 8005cac:	468b      	mov	fp, r1
 8005cae:	2300      	movs	r3, #0
 8005cb0:	2502      	movs	r5, #2
 8005cb2:	2e00      	cmp	r6, #0
 8005cb4:	d17a      	bne.n	8005dac <_dtoa_r+0x4c4>
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1d3      	bne.n	8005c62 <_dtoa_r+0x37a>
 8005cba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	f000 8082 	beq.w	8005dc6 <_dtoa_r+0x4de>
 8005cc2:	4b91      	ldr	r3, [pc, #580]	; (8005f08 <_dtoa_r+0x620>)
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	4650      	mov	r0, sl
 8005cc8:	4659      	mov	r1, fp
 8005cca:	f7fa ff07 	bl	8000adc <__aeabi_dcmplt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	d079      	beq.n	8005dc6 <_dtoa_r+0x4de>
 8005cd2:	9b03      	ldr	r3, [sp, #12]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d076      	beq.n	8005dc6 <_dtoa_r+0x4de>
 8005cd8:	9b02      	ldr	r3, [sp, #8]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	dd36      	ble.n	8005d4c <_dtoa_r+0x464>
 8005cde:	9b00      	ldr	r3, [sp, #0]
 8005ce0:	4650      	mov	r0, sl
 8005ce2:	4659      	mov	r1, fp
 8005ce4:	1e5f      	subs	r7, r3, #1
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	4b88      	ldr	r3, [pc, #544]	; (8005f0c <_dtoa_r+0x624>)
 8005cea:	f7fa fc85 	bl	80005f8 <__aeabi_dmul>
 8005cee:	9e02      	ldr	r6, [sp, #8]
 8005cf0:	4682      	mov	sl, r0
 8005cf2:	468b      	mov	fp, r1
 8005cf4:	3501      	adds	r5, #1
 8005cf6:	4628      	mov	r0, r5
 8005cf8:	f7fa fc14 	bl	8000524 <__aeabi_i2d>
 8005cfc:	4652      	mov	r2, sl
 8005cfe:	465b      	mov	r3, fp
 8005d00:	f7fa fc7a 	bl	80005f8 <__aeabi_dmul>
 8005d04:	4b82      	ldr	r3, [pc, #520]	; (8005f10 <_dtoa_r+0x628>)
 8005d06:	2200      	movs	r2, #0
 8005d08:	f7fa fac0 	bl	800028c <__adddf3>
 8005d0c:	46d0      	mov	r8, sl
 8005d0e:	46d9      	mov	r9, fp
 8005d10:	4682      	mov	sl, r0
 8005d12:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005d16:	2e00      	cmp	r6, #0
 8005d18:	d158      	bne.n	8005dcc <_dtoa_r+0x4e4>
 8005d1a:	4b7e      	ldr	r3, [pc, #504]	; (8005f14 <_dtoa_r+0x62c>)
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	4640      	mov	r0, r8
 8005d20:	4649      	mov	r1, r9
 8005d22:	f7fa fab1 	bl	8000288 <__aeabi_dsub>
 8005d26:	4652      	mov	r2, sl
 8005d28:	465b      	mov	r3, fp
 8005d2a:	4680      	mov	r8, r0
 8005d2c:	4689      	mov	r9, r1
 8005d2e:	f7fa fef3 	bl	8000b18 <__aeabi_dcmpgt>
 8005d32:	2800      	cmp	r0, #0
 8005d34:	f040 8295 	bne.w	8006262 <_dtoa_r+0x97a>
 8005d38:	4652      	mov	r2, sl
 8005d3a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005d3e:	4640      	mov	r0, r8
 8005d40:	4649      	mov	r1, r9
 8005d42:	f7fa fecb 	bl	8000adc <__aeabi_dcmplt>
 8005d46:	2800      	cmp	r0, #0
 8005d48:	f040 8289 	bne.w	800625e <_dtoa_r+0x976>
 8005d4c:	ec5b ab19 	vmov	sl, fp, d9
 8005d50:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	f2c0 8148 	blt.w	8005fe8 <_dtoa_r+0x700>
 8005d58:	9a00      	ldr	r2, [sp, #0]
 8005d5a:	2a0e      	cmp	r2, #14
 8005d5c:	f300 8144 	bgt.w	8005fe8 <_dtoa_r+0x700>
 8005d60:	4b67      	ldr	r3, [pc, #412]	; (8005f00 <_dtoa_r+0x618>)
 8005d62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d66:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005d6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	f280 80d5 	bge.w	8005f1c <_dtoa_r+0x634>
 8005d72:	9b03      	ldr	r3, [sp, #12]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f300 80d1 	bgt.w	8005f1c <_dtoa_r+0x634>
 8005d7a:	f040 826f 	bne.w	800625c <_dtoa_r+0x974>
 8005d7e:	4b65      	ldr	r3, [pc, #404]	; (8005f14 <_dtoa_r+0x62c>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	4640      	mov	r0, r8
 8005d84:	4649      	mov	r1, r9
 8005d86:	f7fa fc37 	bl	80005f8 <__aeabi_dmul>
 8005d8a:	4652      	mov	r2, sl
 8005d8c:	465b      	mov	r3, fp
 8005d8e:	f7fa feb9 	bl	8000b04 <__aeabi_dcmpge>
 8005d92:	9e03      	ldr	r6, [sp, #12]
 8005d94:	4637      	mov	r7, r6
 8005d96:	2800      	cmp	r0, #0
 8005d98:	f040 8245 	bne.w	8006226 <_dtoa_r+0x93e>
 8005d9c:	9d01      	ldr	r5, [sp, #4]
 8005d9e:	2331      	movs	r3, #49	; 0x31
 8005da0:	f805 3b01 	strb.w	r3, [r5], #1
 8005da4:	9b00      	ldr	r3, [sp, #0]
 8005da6:	3301      	adds	r3, #1
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	e240      	b.n	800622e <_dtoa_r+0x946>
 8005dac:	07f2      	lsls	r2, r6, #31
 8005dae:	d505      	bpl.n	8005dbc <_dtoa_r+0x4d4>
 8005db0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005db4:	f7fa fc20 	bl	80005f8 <__aeabi_dmul>
 8005db8:	3501      	adds	r5, #1
 8005dba:	2301      	movs	r3, #1
 8005dbc:	1076      	asrs	r6, r6, #1
 8005dbe:	3708      	adds	r7, #8
 8005dc0:	e777      	b.n	8005cb2 <_dtoa_r+0x3ca>
 8005dc2:	2502      	movs	r5, #2
 8005dc4:	e779      	b.n	8005cba <_dtoa_r+0x3d2>
 8005dc6:	9f00      	ldr	r7, [sp, #0]
 8005dc8:	9e03      	ldr	r6, [sp, #12]
 8005dca:	e794      	b.n	8005cf6 <_dtoa_r+0x40e>
 8005dcc:	9901      	ldr	r1, [sp, #4]
 8005dce:	4b4c      	ldr	r3, [pc, #304]	; (8005f00 <_dtoa_r+0x618>)
 8005dd0:	4431      	add	r1, r6
 8005dd2:	910d      	str	r1, [sp, #52]	; 0x34
 8005dd4:	9908      	ldr	r1, [sp, #32]
 8005dd6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005dda:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005dde:	2900      	cmp	r1, #0
 8005de0:	d043      	beq.n	8005e6a <_dtoa_r+0x582>
 8005de2:	494d      	ldr	r1, [pc, #308]	; (8005f18 <_dtoa_r+0x630>)
 8005de4:	2000      	movs	r0, #0
 8005de6:	f7fa fd31 	bl	800084c <__aeabi_ddiv>
 8005dea:	4652      	mov	r2, sl
 8005dec:	465b      	mov	r3, fp
 8005dee:	f7fa fa4b 	bl	8000288 <__aeabi_dsub>
 8005df2:	9d01      	ldr	r5, [sp, #4]
 8005df4:	4682      	mov	sl, r0
 8005df6:	468b      	mov	fp, r1
 8005df8:	4649      	mov	r1, r9
 8005dfa:	4640      	mov	r0, r8
 8005dfc:	f7fa feac 	bl	8000b58 <__aeabi_d2iz>
 8005e00:	4606      	mov	r6, r0
 8005e02:	f7fa fb8f 	bl	8000524 <__aeabi_i2d>
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	4640      	mov	r0, r8
 8005e0c:	4649      	mov	r1, r9
 8005e0e:	f7fa fa3b 	bl	8000288 <__aeabi_dsub>
 8005e12:	3630      	adds	r6, #48	; 0x30
 8005e14:	f805 6b01 	strb.w	r6, [r5], #1
 8005e18:	4652      	mov	r2, sl
 8005e1a:	465b      	mov	r3, fp
 8005e1c:	4680      	mov	r8, r0
 8005e1e:	4689      	mov	r9, r1
 8005e20:	f7fa fe5c 	bl	8000adc <__aeabi_dcmplt>
 8005e24:	2800      	cmp	r0, #0
 8005e26:	d163      	bne.n	8005ef0 <_dtoa_r+0x608>
 8005e28:	4642      	mov	r2, r8
 8005e2a:	464b      	mov	r3, r9
 8005e2c:	4936      	ldr	r1, [pc, #216]	; (8005f08 <_dtoa_r+0x620>)
 8005e2e:	2000      	movs	r0, #0
 8005e30:	f7fa fa2a 	bl	8000288 <__aeabi_dsub>
 8005e34:	4652      	mov	r2, sl
 8005e36:	465b      	mov	r3, fp
 8005e38:	f7fa fe50 	bl	8000adc <__aeabi_dcmplt>
 8005e3c:	2800      	cmp	r0, #0
 8005e3e:	f040 80b5 	bne.w	8005fac <_dtoa_r+0x6c4>
 8005e42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e44:	429d      	cmp	r5, r3
 8005e46:	d081      	beq.n	8005d4c <_dtoa_r+0x464>
 8005e48:	4b30      	ldr	r3, [pc, #192]	; (8005f0c <_dtoa_r+0x624>)
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	4650      	mov	r0, sl
 8005e4e:	4659      	mov	r1, fp
 8005e50:	f7fa fbd2 	bl	80005f8 <__aeabi_dmul>
 8005e54:	4b2d      	ldr	r3, [pc, #180]	; (8005f0c <_dtoa_r+0x624>)
 8005e56:	4682      	mov	sl, r0
 8005e58:	468b      	mov	fp, r1
 8005e5a:	4640      	mov	r0, r8
 8005e5c:	4649      	mov	r1, r9
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f7fa fbca 	bl	80005f8 <__aeabi_dmul>
 8005e64:	4680      	mov	r8, r0
 8005e66:	4689      	mov	r9, r1
 8005e68:	e7c6      	b.n	8005df8 <_dtoa_r+0x510>
 8005e6a:	4650      	mov	r0, sl
 8005e6c:	4659      	mov	r1, fp
 8005e6e:	f7fa fbc3 	bl	80005f8 <__aeabi_dmul>
 8005e72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e74:	9d01      	ldr	r5, [sp, #4]
 8005e76:	930f      	str	r3, [sp, #60]	; 0x3c
 8005e78:	4682      	mov	sl, r0
 8005e7a:	468b      	mov	fp, r1
 8005e7c:	4649      	mov	r1, r9
 8005e7e:	4640      	mov	r0, r8
 8005e80:	f7fa fe6a 	bl	8000b58 <__aeabi_d2iz>
 8005e84:	4606      	mov	r6, r0
 8005e86:	f7fa fb4d 	bl	8000524 <__aeabi_i2d>
 8005e8a:	3630      	adds	r6, #48	; 0x30
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	460b      	mov	r3, r1
 8005e90:	4640      	mov	r0, r8
 8005e92:	4649      	mov	r1, r9
 8005e94:	f7fa f9f8 	bl	8000288 <__aeabi_dsub>
 8005e98:	f805 6b01 	strb.w	r6, [r5], #1
 8005e9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e9e:	429d      	cmp	r5, r3
 8005ea0:	4680      	mov	r8, r0
 8005ea2:	4689      	mov	r9, r1
 8005ea4:	f04f 0200 	mov.w	r2, #0
 8005ea8:	d124      	bne.n	8005ef4 <_dtoa_r+0x60c>
 8005eaa:	4b1b      	ldr	r3, [pc, #108]	; (8005f18 <_dtoa_r+0x630>)
 8005eac:	4650      	mov	r0, sl
 8005eae:	4659      	mov	r1, fp
 8005eb0:	f7fa f9ec 	bl	800028c <__adddf3>
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	460b      	mov	r3, r1
 8005eb8:	4640      	mov	r0, r8
 8005eba:	4649      	mov	r1, r9
 8005ebc:	f7fa fe2c 	bl	8000b18 <__aeabi_dcmpgt>
 8005ec0:	2800      	cmp	r0, #0
 8005ec2:	d173      	bne.n	8005fac <_dtoa_r+0x6c4>
 8005ec4:	4652      	mov	r2, sl
 8005ec6:	465b      	mov	r3, fp
 8005ec8:	4913      	ldr	r1, [pc, #76]	; (8005f18 <_dtoa_r+0x630>)
 8005eca:	2000      	movs	r0, #0
 8005ecc:	f7fa f9dc 	bl	8000288 <__aeabi_dsub>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	4640      	mov	r0, r8
 8005ed6:	4649      	mov	r1, r9
 8005ed8:	f7fa fe00 	bl	8000adc <__aeabi_dcmplt>
 8005edc:	2800      	cmp	r0, #0
 8005ede:	f43f af35 	beq.w	8005d4c <_dtoa_r+0x464>
 8005ee2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005ee4:	1e6b      	subs	r3, r5, #1
 8005ee6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ee8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005eec:	2b30      	cmp	r3, #48	; 0x30
 8005eee:	d0f8      	beq.n	8005ee2 <_dtoa_r+0x5fa>
 8005ef0:	9700      	str	r7, [sp, #0]
 8005ef2:	e049      	b.n	8005f88 <_dtoa_r+0x6a0>
 8005ef4:	4b05      	ldr	r3, [pc, #20]	; (8005f0c <_dtoa_r+0x624>)
 8005ef6:	f7fa fb7f 	bl	80005f8 <__aeabi_dmul>
 8005efa:	4680      	mov	r8, r0
 8005efc:	4689      	mov	r9, r1
 8005efe:	e7bd      	b.n	8005e7c <_dtoa_r+0x594>
 8005f00:	08008960 	.word	0x08008960
 8005f04:	08008938 	.word	0x08008938
 8005f08:	3ff00000 	.word	0x3ff00000
 8005f0c:	40240000 	.word	0x40240000
 8005f10:	401c0000 	.word	0x401c0000
 8005f14:	40140000 	.word	0x40140000
 8005f18:	3fe00000 	.word	0x3fe00000
 8005f1c:	9d01      	ldr	r5, [sp, #4]
 8005f1e:	4656      	mov	r6, sl
 8005f20:	465f      	mov	r7, fp
 8005f22:	4642      	mov	r2, r8
 8005f24:	464b      	mov	r3, r9
 8005f26:	4630      	mov	r0, r6
 8005f28:	4639      	mov	r1, r7
 8005f2a:	f7fa fc8f 	bl	800084c <__aeabi_ddiv>
 8005f2e:	f7fa fe13 	bl	8000b58 <__aeabi_d2iz>
 8005f32:	4682      	mov	sl, r0
 8005f34:	f7fa faf6 	bl	8000524 <__aeabi_i2d>
 8005f38:	4642      	mov	r2, r8
 8005f3a:	464b      	mov	r3, r9
 8005f3c:	f7fa fb5c 	bl	80005f8 <__aeabi_dmul>
 8005f40:	4602      	mov	r2, r0
 8005f42:	460b      	mov	r3, r1
 8005f44:	4630      	mov	r0, r6
 8005f46:	4639      	mov	r1, r7
 8005f48:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005f4c:	f7fa f99c 	bl	8000288 <__aeabi_dsub>
 8005f50:	f805 6b01 	strb.w	r6, [r5], #1
 8005f54:	9e01      	ldr	r6, [sp, #4]
 8005f56:	9f03      	ldr	r7, [sp, #12]
 8005f58:	1bae      	subs	r6, r5, r6
 8005f5a:	42b7      	cmp	r7, r6
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	d135      	bne.n	8005fce <_dtoa_r+0x6e6>
 8005f62:	f7fa f993 	bl	800028c <__adddf3>
 8005f66:	4642      	mov	r2, r8
 8005f68:	464b      	mov	r3, r9
 8005f6a:	4606      	mov	r6, r0
 8005f6c:	460f      	mov	r7, r1
 8005f6e:	f7fa fdd3 	bl	8000b18 <__aeabi_dcmpgt>
 8005f72:	b9d0      	cbnz	r0, 8005faa <_dtoa_r+0x6c2>
 8005f74:	4642      	mov	r2, r8
 8005f76:	464b      	mov	r3, r9
 8005f78:	4630      	mov	r0, r6
 8005f7a:	4639      	mov	r1, r7
 8005f7c:	f7fa fda4 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f80:	b110      	cbz	r0, 8005f88 <_dtoa_r+0x6a0>
 8005f82:	f01a 0f01 	tst.w	sl, #1
 8005f86:	d110      	bne.n	8005faa <_dtoa_r+0x6c2>
 8005f88:	4620      	mov	r0, r4
 8005f8a:	ee18 1a10 	vmov	r1, s16
 8005f8e:	f000 fe75 	bl	8006c7c <_Bfree>
 8005f92:	2300      	movs	r3, #0
 8005f94:	9800      	ldr	r0, [sp, #0]
 8005f96:	702b      	strb	r3, [r5, #0]
 8005f98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	6018      	str	r0, [r3, #0]
 8005f9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	f43f acf1 	beq.w	8005988 <_dtoa_r+0xa0>
 8005fa6:	601d      	str	r5, [r3, #0]
 8005fa8:	e4ee      	b.n	8005988 <_dtoa_r+0xa0>
 8005faa:	9f00      	ldr	r7, [sp, #0]
 8005fac:	462b      	mov	r3, r5
 8005fae:	461d      	mov	r5, r3
 8005fb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005fb4:	2a39      	cmp	r2, #57	; 0x39
 8005fb6:	d106      	bne.n	8005fc6 <_dtoa_r+0x6de>
 8005fb8:	9a01      	ldr	r2, [sp, #4]
 8005fba:	429a      	cmp	r2, r3
 8005fbc:	d1f7      	bne.n	8005fae <_dtoa_r+0x6c6>
 8005fbe:	9901      	ldr	r1, [sp, #4]
 8005fc0:	2230      	movs	r2, #48	; 0x30
 8005fc2:	3701      	adds	r7, #1
 8005fc4:	700a      	strb	r2, [r1, #0]
 8005fc6:	781a      	ldrb	r2, [r3, #0]
 8005fc8:	3201      	adds	r2, #1
 8005fca:	701a      	strb	r2, [r3, #0]
 8005fcc:	e790      	b.n	8005ef0 <_dtoa_r+0x608>
 8005fce:	4ba6      	ldr	r3, [pc, #664]	; (8006268 <_dtoa_r+0x980>)
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f7fa fb11 	bl	80005f8 <__aeabi_dmul>
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	2300      	movs	r3, #0
 8005fda:	4606      	mov	r6, r0
 8005fdc:	460f      	mov	r7, r1
 8005fde:	f7fa fd73 	bl	8000ac8 <__aeabi_dcmpeq>
 8005fe2:	2800      	cmp	r0, #0
 8005fe4:	d09d      	beq.n	8005f22 <_dtoa_r+0x63a>
 8005fe6:	e7cf      	b.n	8005f88 <_dtoa_r+0x6a0>
 8005fe8:	9a08      	ldr	r2, [sp, #32]
 8005fea:	2a00      	cmp	r2, #0
 8005fec:	f000 80d7 	beq.w	800619e <_dtoa_r+0x8b6>
 8005ff0:	9a06      	ldr	r2, [sp, #24]
 8005ff2:	2a01      	cmp	r2, #1
 8005ff4:	f300 80ba 	bgt.w	800616c <_dtoa_r+0x884>
 8005ff8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005ffa:	2a00      	cmp	r2, #0
 8005ffc:	f000 80b2 	beq.w	8006164 <_dtoa_r+0x87c>
 8006000:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006004:	9e07      	ldr	r6, [sp, #28]
 8006006:	9d04      	ldr	r5, [sp, #16]
 8006008:	9a04      	ldr	r2, [sp, #16]
 800600a:	441a      	add	r2, r3
 800600c:	9204      	str	r2, [sp, #16]
 800600e:	9a05      	ldr	r2, [sp, #20]
 8006010:	2101      	movs	r1, #1
 8006012:	441a      	add	r2, r3
 8006014:	4620      	mov	r0, r4
 8006016:	9205      	str	r2, [sp, #20]
 8006018:	f000 ff32 	bl	8006e80 <__i2b>
 800601c:	4607      	mov	r7, r0
 800601e:	2d00      	cmp	r5, #0
 8006020:	dd0c      	ble.n	800603c <_dtoa_r+0x754>
 8006022:	9b05      	ldr	r3, [sp, #20]
 8006024:	2b00      	cmp	r3, #0
 8006026:	dd09      	ble.n	800603c <_dtoa_r+0x754>
 8006028:	42ab      	cmp	r3, r5
 800602a:	9a04      	ldr	r2, [sp, #16]
 800602c:	bfa8      	it	ge
 800602e:	462b      	movge	r3, r5
 8006030:	1ad2      	subs	r2, r2, r3
 8006032:	9204      	str	r2, [sp, #16]
 8006034:	9a05      	ldr	r2, [sp, #20]
 8006036:	1aed      	subs	r5, r5, r3
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	9305      	str	r3, [sp, #20]
 800603c:	9b07      	ldr	r3, [sp, #28]
 800603e:	b31b      	cbz	r3, 8006088 <_dtoa_r+0x7a0>
 8006040:	9b08      	ldr	r3, [sp, #32]
 8006042:	2b00      	cmp	r3, #0
 8006044:	f000 80af 	beq.w	80061a6 <_dtoa_r+0x8be>
 8006048:	2e00      	cmp	r6, #0
 800604a:	dd13      	ble.n	8006074 <_dtoa_r+0x78c>
 800604c:	4639      	mov	r1, r7
 800604e:	4632      	mov	r2, r6
 8006050:	4620      	mov	r0, r4
 8006052:	f000 ffd5 	bl	8007000 <__pow5mult>
 8006056:	ee18 2a10 	vmov	r2, s16
 800605a:	4601      	mov	r1, r0
 800605c:	4607      	mov	r7, r0
 800605e:	4620      	mov	r0, r4
 8006060:	f000 ff24 	bl	8006eac <__multiply>
 8006064:	ee18 1a10 	vmov	r1, s16
 8006068:	4680      	mov	r8, r0
 800606a:	4620      	mov	r0, r4
 800606c:	f000 fe06 	bl	8006c7c <_Bfree>
 8006070:	ee08 8a10 	vmov	s16, r8
 8006074:	9b07      	ldr	r3, [sp, #28]
 8006076:	1b9a      	subs	r2, r3, r6
 8006078:	d006      	beq.n	8006088 <_dtoa_r+0x7a0>
 800607a:	ee18 1a10 	vmov	r1, s16
 800607e:	4620      	mov	r0, r4
 8006080:	f000 ffbe 	bl	8007000 <__pow5mult>
 8006084:	ee08 0a10 	vmov	s16, r0
 8006088:	2101      	movs	r1, #1
 800608a:	4620      	mov	r0, r4
 800608c:	f000 fef8 	bl	8006e80 <__i2b>
 8006090:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006092:	2b00      	cmp	r3, #0
 8006094:	4606      	mov	r6, r0
 8006096:	f340 8088 	ble.w	80061aa <_dtoa_r+0x8c2>
 800609a:	461a      	mov	r2, r3
 800609c:	4601      	mov	r1, r0
 800609e:	4620      	mov	r0, r4
 80060a0:	f000 ffae 	bl	8007000 <__pow5mult>
 80060a4:	9b06      	ldr	r3, [sp, #24]
 80060a6:	2b01      	cmp	r3, #1
 80060a8:	4606      	mov	r6, r0
 80060aa:	f340 8081 	ble.w	80061b0 <_dtoa_r+0x8c8>
 80060ae:	f04f 0800 	mov.w	r8, #0
 80060b2:	6933      	ldr	r3, [r6, #16]
 80060b4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80060b8:	6918      	ldr	r0, [r3, #16]
 80060ba:	f000 fe91 	bl	8006de0 <__hi0bits>
 80060be:	f1c0 0020 	rsb	r0, r0, #32
 80060c2:	9b05      	ldr	r3, [sp, #20]
 80060c4:	4418      	add	r0, r3
 80060c6:	f010 001f 	ands.w	r0, r0, #31
 80060ca:	f000 8092 	beq.w	80061f2 <_dtoa_r+0x90a>
 80060ce:	f1c0 0320 	rsb	r3, r0, #32
 80060d2:	2b04      	cmp	r3, #4
 80060d4:	f340 808a 	ble.w	80061ec <_dtoa_r+0x904>
 80060d8:	f1c0 001c 	rsb	r0, r0, #28
 80060dc:	9b04      	ldr	r3, [sp, #16]
 80060de:	4403      	add	r3, r0
 80060e0:	9304      	str	r3, [sp, #16]
 80060e2:	9b05      	ldr	r3, [sp, #20]
 80060e4:	4403      	add	r3, r0
 80060e6:	4405      	add	r5, r0
 80060e8:	9305      	str	r3, [sp, #20]
 80060ea:	9b04      	ldr	r3, [sp, #16]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dd07      	ble.n	8006100 <_dtoa_r+0x818>
 80060f0:	ee18 1a10 	vmov	r1, s16
 80060f4:	461a      	mov	r2, r3
 80060f6:	4620      	mov	r0, r4
 80060f8:	f000 ffdc 	bl	80070b4 <__lshift>
 80060fc:	ee08 0a10 	vmov	s16, r0
 8006100:	9b05      	ldr	r3, [sp, #20]
 8006102:	2b00      	cmp	r3, #0
 8006104:	dd05      	ble.n	8006112 <_dtoa_r+0x82a>
 8006106:	4631      	mov	r1, r6
 8006108:	461a      	mov	r2, r3
 800610a:	4620      	mov	r0, r4
 800610c:	f000 ffd2 	bl	80070b4 <__lshift>
 8006110:	4606      	mov	r6, r0
 8006112:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006114:	2b00      	cmp	r3, #0
 8006116:	d06e      	beq.n	80061f6 <_dtoa_r+0x90e>
 8006118:	ee18 0a10 	vmov	r0, s16
 800611c:	4631      	mov	r1, r6
 800611e:	f001 f839 	bl	8007194 <__mcmp>
 8006122:	2800      	cmp	r0, #0
 8006124:	da67      	bge.n	80061f6 <_dtoa_r+0x90e>
 8006126:	9b00      	ldr	r3, [sp, #0]
 8006128:	3b01      	subs	r3, #1
 800612a:	ee18 1a10 	vmov	r1, s16
 800612e:	9300      	str	r3, [sp, #0]
 8006130:	220a      	movs	r2, #10
 8006132:	2300      	movs	r3, #0
 8006134:	4620      	mov	r0, r4
 8006136:	f000 fdc3 	bl	8006cc0 <__multadd>
 800613a:	9b08      	ldr	r3, [sp, #32]
 800613c:	ee08 0a10 	vmov	s16, r0
 8006140:	2b00      	cmp	r3, #0
 8006142:	f000 81b1 	beq.w	80064a8 <_dtoa_r+0xbc0>
 8006146:	2300      	movs	r3, #0
 8006148:	4639      	mov	r1, r7
 800614a:	220a      	movs	r2, #10
 800614c:	4620      	mov	r0, r4
 800614e:	f000 fdb7 	bl	8006cc0 <__multadd>
 8006152:	9b02      	ldr	r3, [sp, #8]
 8006154:	2b00      	cmp	r3, #0
 8006156:	4607      	mov	r7, r0
 8006158:	f300 808e 	bgt.w	8006278 <_dtoa_r+0x990>
 800615c:	9b06      	ldr	r3, [sp, #24]
 800615e:	2b02      	cmp	r3, #2
 8006160:	dc51      	bgt.n	8006206 <_dtoa_r+0x91e>
 8006162:	e089      	b.n	8006278 <_dtoa_r+0x990>
 8006164:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006166:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800616a:	e74b      	b.n	8006004 <_dtoa_r+0x71c>
 800616c:	9b03      	ldr	r3, [sp, #12]
 800616e:	1e5e      	subs	r6, r3, #1
 8006170:	9b07      	ldr	r3, [sp, #28]
 8006172:	42b3      	cmp	r3, r6
 8006174:	bfbf      	itttt	lt
 8006176:	9b07      	ldrlt	r3, [sp, #28]
 8006178:	9607      	strlt	r6, [sp, #28]
 800617a:	1af2      	sublt	r2, r6, r3
 800617c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800617e:	bfb6      	itet	lt
 8006180:	189b      	addlt	r3, r3, r2
 8006182:	1b9e      	subge	r6, r3, r6
 8006184:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006186:	9b03      	ldr	r3, [sp, #12]
 8006188:	bfb8      	it	lt
 800618a:	2600      	movlt	r6, #0
 800618c:	2b00      	cmp	r3, #0
 800618e:	bfb7      	itett	lt
 8006190:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006194:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006198:	1a9d      	sublt	r5, r3, r2
 800619a:	2300      	movlt	r3, #0
 800619c:	e734      	b.n	8006008 <_dtoa_r+0x720>
 800619e:	9e07      	ldr	r6, [sp, #28]
 80061a0:	9d04      	ldr	r5, [sp, #16]
 80061a2:	9f08      	ldr	r7, [sp, #32]
 80061a4:	e73b      	b.n	800601e <_dtoa_r+0x736>
 80061a6:	9a07      	ldr	r2, [sp, #28]
 80061a8:	e767      	b.n	800607a <_dtoa_r+0x792>
 80061aa:	9b06      	ldr	r3, [sp, #24]
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	dc18      	bgt.n	80061e2 <_dtoa_r+0x8fa>
 80061b0:	f1ba 0f00 	cmp.w	sl, #0
 80061b4:	d115      	bne.n	80061e2 <_dtoa_r+0x8fa>
 80061b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80061ba:	b993      	cbnz	r3, 80061e2 <_dtoa_r+0x8fa>
 80061bc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80061c0:	0d1b      	lsrs	r3, r3, #20
 80061c2:	051b      	lsls	r3, r3, #20
 80061c4:	b183      	cbz	r3, 80061e8 <_dtoa_r+0x900>
 80061c6:	9b04      	ldr	r3, [sp, #16]
 80061c8:	3301      	adds	r3, #1
 80061ca:	9304      	str	r3, [sp, #16]
 80061cc:	9b05      	ldr	r3, [sp, #20]
 80061ce:	3301      	adds	r3, #1
 80061d0:	9305      	str	r3, [sp, #20]
 80061d2:	f04f 0801 	mov.w	r8, #1
 80061d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061d8:	2b00      	cmp	r3, #0
 80061da:	f47f af6a 	bne.w	80060b2 <_dtoa_r+0x7ca>
 80061de:	2001      	movs	r0, #1
 80061e0:	e76f      	b.n	80060c2 <_dtoa_r+0x7da>
 80061e2:	f04f 0800 	mov.w	r8, #0
 80061e6:	e7f6      	b.n	80061d6 <_dtoa_r+0x8ee>
 80061e8:	4698      	mov	r8, r3
 80061ea:	e7f4      	b.n	80061d6 <_dtoa_r+0x8ee>
 80061ec:	f43f af7d 	beq.w	80060ea <_dtoa_r+0x802>
 80061f0:	4618      	mov	r0, r3
 80061f2:	301c      	adds	r0, #28
 80061f4:	e772      	b.n	80060dc <_dtoa_r+0x7f4>
 80061f6:	9b03      	ldr	r3, [sp, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	dc37      	bgt.n	800626c <_dtoa_r+0x984>
 80061fc:	9b06      	ldr	r3, [sp, #24]
 80061fe:	2b02      	cmp	r3, #2
 8006200:	dd34      	ble.n	800626c <_dtoa_r+0x984>
 8006202:	9b03      	ldr	r3, [sp, #12]
 8006204:	9302      	str	r3, [sp, #8]
 8006206:	9b02      	ldr	r3, [sp, #8]
 8006208:	b96b      	cbnz	r3, 8006226 <_dtoa_r+0x93e>
 800620a:	4631      	mov	r1, r6
 800620c:	2205      	movs	r2, #5
 800620e:	4620      	mov	r0, r4
 8006210:	f000 fd56 	bl	8006cc0 <__multadd>
 8006214:	4601      	mov	r1, r0
 8006216:	4606      	mov	r6, r0
 8006218:	ee18 0a10 	vmov	r0, s16
 800621c:	f000 ffba 	bl	8007194 <__mcmp>
 8006220:	2800      	cmp	r0, #0
 8006222:	f73f adbb 	bgt.w	8005d9c <_dtoa_r+0x4b4>
 8006226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006228:	9d01      	ldr	r5, [sp, #4]
 800622a:	43db      	mvns	r3, r3
 800622c:	9300      	str	r3, [sp, #0]
 800622e:	f04f 0800 	mov.w	r8, #0
 8006232:	4631      	mov	r1, r6
 8006234:	4620      	mov	r0, r4
 8006236:	f000 fd21 	bl	8006c7c <_Bfree>
 800623a:	2f00      	cmp	r7, #0
 800623c:	f43f aea4 	beq.w	8005f88 <_dtoa_r+0x6a0>
 8006240:	f1b8 0f00 	cmp.w	r8, #0
 8006244:	d005      	beq.n	8006252 <_dtoa_r+0x96a>
 8006246:	45b8      	cmp	r8, r7
 8006248:	d003      	beq.n	8006252 <_dtoa_r+0x96a>
 800624a:	4641      	mov	r1, r8
 800624c:	4620      	mov	r0, r4
 800624e:	f000 fd15 	bl	8006c7c <_Bfree>
 8006252:	4639      	mov	r1, r7
 8006254:	4620      	mov	r0, r4
 8006256:	f000 fd11 	bl	8006c7c <_Bfree>
 800625a:	e695      	b.n	8005f88 <_dtoa_r+0x6a0>
 800625c:	2600      	movs	r6, #0
 800625e:	4637      	mov	r7, r6
 8006260:	e7e1      	b.n	8006226 <_dtoa_r+0x93e>
 8006262:	9700      	str	r7, [sp, #0]
 8006264:	4637      	mov	r7, r6
 8006266:	e599      	b.n	8005d9c <_dtoa_r+0x4b4>
 8006268:	40240000 	.word	0x40240000
 800626c:	9b08      	ldr	r3, [sp, #32]
 800626e:	2b00      	cmp	r3, #0
 8006270:	f000 80ca 	beq.w	8006408 <_dtoa_r+0xb20>
 8006274:	9b03      	ldr	r3, [sp, #12]
 8006276:	9302      	str	r3, [sp, #8]
 8006278:	2d00      	cmp	r5, #0
 800627a:	dd05      	ble.n	8006288 <_dtoa_r+0x9a0>
 800627c:	4639      	mov	r1, r7
 800627e:	462a      	mov	r2, r5
 8006280:	4620      	mov	r0, r4
 8006282:	f000 ff17 	bl	80070b4 <__lshift>
 8006286:	4607      	mov	r7, r0
 8006288:	f1b8 0f00 	cmp.w	r8, #0
 800628c:	d05b      	beq.n	8006346 <_dtoa_r+0xa5e>
 800628e:	6879      	ldr	r1, [r7, #4]
 8006290:	4620      	mov	r0, r4
 8006292:	f000 fcb3 	bl	8006bfc <_Balloc>
 8006296:	4605      	mov	r5, r0
 8006298:	b928      	cbnz	r0, 80062a6 <_dtoa_r+0x9be>
 800629a:	4b87      	ldr	r3, [pc, #540]	; (80064b8 <_dtoa_r+0xbd0>)
 800629c:	4602      	mov	r2, r0
 800629e:	f240 21ea 	movw	r1, #746	; 0x2ea
 80062a2:	f7ff bb3b 	b.w	800591c <_dtoa_r+0x34>
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	3202      	adds	r2, #2
 80062aa:	0092      	lsls	r2, r2, #2
 80062ac:	f107 010c 	add.w	r1, r7, #12
 80062b0:	300c      	adds	r0, #12
 80062b2:	f000 fc95 	bl	8006be0 <memcpy>
 80062b6:	2201      	movs	r2, #1
 80062b8:	4629      	mov	r1, r5
 80062ba:	4620      	mov	r0, r4
 80062bc:	f000 fefa 	bl	80070b4 <__lshift>
 80062c0:	9b01      	ldr	r3, [sp, #4]
 80062c2:	f103 0901 	add.w	r9, r3, #1
 80062c6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80062ca:	4413      	add	r3, r2
 80062cc:	9305      	str	r3, [sp, #20]
 80062ce:	f00a 0301 	and.w	r3, sl, #1
 80062d2:	46b8      	mov	r8, r7
 80062d4:	9304      	str	r3, [sp, #16]
 80062d6:	4607      	mov	r7, r0
 80062d8:	4631      	mov	r1, r6
 80062da:	ee18 0a10 	vmov	r0, s16
 80062de:	f7ff fa77 	bl	80057d0 <quorem>
 80062e2:	4641      	mov	r1, r8
 80062e4:	9002      	str	r0, [sp, #8]
 80062e6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80062ea:	ee18 0a10 	vmov	r0, s16
 80062ee:	f000 ff51 	bl	8007194 <__mcmp>
 80062f2:	463a      	mov	r2, r7
 80062f4:	9003      	str	r0, [sp, #12]
 80062f6:	4631      	mov	r1, r6
 80062f8:	4620      	mov	r0, r4
 80062fa:	f000 ff67 	bl	80071cc <__mdiff>
 80062fe:	68c2      	ldr	r2, [r0, #12]
 8006300:	f109 3bff 	add.w	fp, r9, #4294967295
 8006304:	4605      	mov	r5, r0
 8006306:	bb02      	cbnz	r2, 800634a <_dtoa_r+0xa62>
 8006308:	4601      	mov	r1, r0
 800630a:	ee18 0a10 	vmov	r0, s16
 800630e:	f000 ff41 	bl	8007194 <__mcmp>
 8006312:	4602      	mov	r2, r0
 8006314:	4629      	mov	r1, r5
 8006316:	4620      	mov	r0, r4
 8006318:	9207      	str	r2, [sp, #28]
 800631a:	f000 fcaf 	bl	8006c7c <_Bfree>
 800631e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006322:	ea43 0102 	orr.w	r1, r3, r2
 8006326:	9b04      	ldr	r3, [sp, #16]
 8006328:	430b      	orrs	r3, r1
 800632a:	464d      	mov	r5, r9
 800632c:	d10f      	bne.n	800634e <_dtoa_r+0xa66>
 800632e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006332:	d02a      	beq.n	800638a <_dtoa_r+0xaa2>
 8006334:	9b03      	ldr	r3, [sp, #12]
 8006336:	2b00      	cmp	r3, #0
 8006338:	dd02      	ble.n	8006340 <_dtoa_r+0xa58>
 800633a:	9b02      	ldr	r3, [sp, #8]
 800633c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006340:	f88b a000 	strb.w	sl, [fp]
 8006344:	e775      	b.n	8006232 <_dtoa_r+0x94a>
 8006346:	4638      	mov	r0, r7
 8006348:	e7ba      	b.n	80062c0 <_dtoa_r+0x9d8>
 800634a:	2201      	movs	r2, #1
 800634c:	e7e2      	b.n	8006314 <_dtoa_r+0xa2c>
 800634e:	9b03      	ldr	r3, [sp, #12]
 8006350:	2b00      	cmp	r3, #0
 8006352:	db04      	blt.n	800635e <_dtoa_r+0xa76>
 8006354:	9906      	ldr	r1, [sp, #24]
 8006356:	430b      	orrs	r3, r1
 8006358:	9904      	ldr	r1, [sp, #16]
 800635a:	430b      	orrs	r3, r1
 800635c:	d122      	bne.n	80063a4 <_dtoa_r+0xabc>
 800635e:	2a00      	cmp	r2, #0
 8006360:	ddee      	ble.n	8006340 <_dtoa_r+0xa58>
 8006362:	ee18 1a10 	vmov	r1, s16
 8006366:	2201      	movs	r2, #1
 8006368:	4620      	mov	r0, r4
 800636a:	f000 fea3 	bl	80070b4 <__lshift>
 800636e:	4631      	mov	r1, r6
 8006370:	ee08 0a10 	vmov	s16, r0
 8006374:	f000 ff0e 	bl	8007194 <__mcmp>
 8006378:	2800      	cmp	r0, #0
 800637a:	dc03      	bgt.n	8006384 <_dtoa_r+0xa9c>
 800637c:	d1e0      	bne.n	8006340 <_dtoa_r+0xa58>
 800637e:	f01a 0f01 	tst.w	sl, #1
 8006382:	d0dd      	beq.n	8006340 <_dtoa_r+0xa58>
 8006384:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006388:	d1d7      	bne.n	800633a <_dtoa_r+0xa52>
 800638a:	2339      	movs	r3, #57	; 0x39
 800638c:	f88b 3000 	strb.w	r3, [fp]
 8006390:	462b      	mov	r3, r5
 8006392:	461d      	mov	r5, r3
 8006394:	3b01      	subs	r3, #1
 8006396:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800639a:	2a39      	cmp	r2, #57	; 0x39
 800639c:	d071      	beq.n	8006482 <_dtoa_r+0xb9a>
 800639e:	3201      	adds	r2, #1
 80063a0:	701a      	strb	r2, [r3, #0]
 80063a2:	e746      	b.n	8006232 <_dtoa_r+0x94a>
 80063a4:	2a00      	cmp	r2, #0
 80063a6:	dd07      	ble.n	80063b8 <_dtoa_r+0xad0>
 80063a8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063ac:	d0ed      	beq.n	800638a <_dtoa_r+0xaa2>
 80063ae:	f10a 0301 	add.w	r3, sl, #1
 80063b2:	f88b 3000 	strb.w	r3, [fp]
 80063b6:	e73c      	b.n	8006232 <_dtoa_r+0x94a>
 80063b8:	9b05      	ldr	r3, [sp, #20]
 80063ba:	f809 ac01 	strb.w	sl, [r9, #-1]
 80063be:	4599      	cmp	r9, r3
 80063c0:	d047      	beq.n	8006452 <_dtoa_r+0xb6a>
 80063c2:	ee18 1a10 	vmov	r1, s16
 80063c6:	2300      	movs	r3, #0
 80063c8:	220a      	movs	r2, #10
 80063ca:	4620      	mov	r0, r4
 80063cc:	f000 fc78 	bl	8006cc0 <__multadd>
 80063d0:	45b8      	cmp	r8, r7
 80063d2:	ee08 0a10 	vmov	s16, r0
 80063d6:	f04f 0300 	mov.w	r3, #0
 80063da:	f04f 020a 	mov.w	r2, #10
 80063de:	4641      	mov	r1, r8
 80063e0:	4620      	mov	r0, r4
 80063e2:	d106      	bne.n	80063f2 <_dtoa_r+0xb0a>
 80063e4:	f000 fc6c 	bl	8006cc0 <__multadd>
 80063e8:	4680      	mov	r8, r0
 80063ea:	4607      	mov	r7, r0
 80063ec:	f109 0901 	add.w	r9, r9, #1
 80063f0:	e772      	b.n	80062d8 <_dtoa_r+0x9f0>
 80063f2:	f000 fc65 	bl	8006cc0 <__multadd>
 80063f6:	4639      	mov	r1, r7
 80063f8:	4680      	mov	r8, r0
 80063fa:	2300      	movs	r3, #0
 80063fc:	220a      	movs	r2, #10
 80063fe:	4620      	mov	r0, r4
 8006400:	f000 fc5e 	bl	8006cc0 <__multadd>
 8006404:	4607      	mov	r7, r0
 8006406:	e7f1      	b.n	80063ec <_dtoa_r+0xb04>
 8006408:	9b03      	ldr	r3, [sp, #12]
 800640a:	9302      	str	r3, [sp, #8]
 800640c:	9d01      	ldr	r5, [sp, #4]
 800640e:	ee18 0a10 	vmov	r0, s16
 8006412:	4631      	mov	r1, r6
 8006414:	f7ff f9dc 	bl	80057d0 <quorem>
 8006418:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800641c:	9b01      	ldr	r3, [sp, #4]
 800641e:	f805 ab01 	strb.w	sl, [r5], #1
 8006422:	1aea      	subs	r2, r5, r3
 8006424:	9b02      	ldr	r3, [sp, #8]
 8006426:	4293      	cmp	r3, r2
 8006428:	dd09      	ble.n	800643e <_dtoa_r+0xb56>
 800642a:	ee18 1a10 	vmov	r1, s16
 800642e:	2300      	movs	r3, #0
 8006430:	220a      	movs	r2, #10
 8006432:	4620      	mov	r0, r4
 8006434:	f000 fc44 	bl	8006cc0 <__multadd>
 8006438:	ee08 0a10 	vmov	s16, r0
 800643c:	e7e7      	b.n	800640e <_dtoa_r+0xb26>
 800643e:	9b02      	ldr	r3, [sp, #8]
 8006440:	2b00      	cmp	r3, #0
 8006442:	bfc8      	it	gt
 8006444:	461d      	movgt	r5, r3
 8006446:	9b01      	ldr	r3, [sp, #4]
 8006448:	bfd8      	it	le
 800644a:	2501      	movle	r5, #1
 800644c:	441d      	add	r5, r3
 800644e:	f04f 0800 	mov.w	r8, #0
 8006452:	ee18 1a10 	vmov	r1, s16
 8006456:	2201      	movs	r2, #1
 8006458:	4620      	mov	r0, r4
 800645a:	f000 fe2b 	bl	80070b4 <__lshift>
 800645e:	4631      	mov	r1, r6
 8006460:	ee08 0a10 	vmov	s16, r0
 8006464:	f000 fe96 	bl	8007194 <__mcmp>
 8006468:	2800      	cmp	r0, #0
 800646a:	dc91      	bgt.n	8006390 <_dtoa_r+0xaa8>
 800646c:	d102      	bne.n	8006474 <_dtoa_r+0xb8c>
 800646e:	f01a 0f01 	tst.w	sl, #1
 8006472:	d18d      	bne.n	8006390 <_dtoa_r+0xaa8>
 8006474:	462b      	mov	r3, r5
 8006476:	461d      	mov	r5, r3
 8006478:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800647c:	2a30      	cmp	r2, #48	; 0x30
 800647e:	d0fa      	beq.n	8006476 <_dtoa_r+0xb8e>
 8006480:	e6d7      	b.n	8006232 <_dtoa_r+0x94a>
 8006482:	9a01      	ldr	r2, [sp, #4]
 8006484:	429a      	cmp	r2, r3
 8006486:	d184      	bne.n	8006392 <_dtoa_r+0xaaa>
 8006488:	9b00      	ldr	r3, [sp, #0]
 800648a:	3301      	adds	r3, #1
 800648c:	9300      	str	r3, [sp, #0]
 800648e:	2331      	movs	r3, #49	; 0x31
 8006490:	7013      	strb	r3, [r2, #0]
 8006492:	e6ce      	b.n	8006232 <_dtoa_r+0x94a>
 8006494:	4b09      	ldr	r3, [pc, #36]	; (80064bc <_dtoa_r+0xbd4>)
 8006496:	f7ff ba95 	b.w	80059c4 <_dtoa_r+0xdc>
 800649a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800649c:	2b00      	cmp	r3, #0
 800649e:	f47f aa6e 	bne.w	800597e <_dtoa_r+0x96>
 80064a2:	4b07      	ldr	r3, [pc, #28]	; (80064c0 <_dtoa_r+0xbd8>)
 80064a4:	f7ff ba8e 	b.w	80059c4 <_dtoa_r+0xdc>
 80064a8:	9b02      	ldr	r3, [sp, #8]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	dcae      	bgt.n	800640c <_dtoa_r+0xb24>
 80064ae:	9b06      	ldr	r3, [sp, #24]
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	f73f aea8 	bgt.w	8006206 <_dtoa_r+0x91e>
 80064b6:	e7a9      	b.n	800640c <_dtoa_r+0xb24>
 80064b8:	08008850 	.word	0x08008850
 80064bc:	08008654 	.word	0x08008654
 80064c0:	080087d1 	.word	0x080087d1

080064c4 <rshift>:
 80064c4:	6903      	ldr	r3, [r0, #16]
 80064c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80064ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80064ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 80064d2:	f100 0414 	add.w	r4, r0, #20
 80064d6:	dd45      	ble.n	8006564 <rshift+0xa0>
 80064d8:	f011 011f 	ands.w	r1, r1, #31
 80064dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80064e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80064e4:	d10c      	bne.n	8006500 <rshift+0x3c>
 80064e6:	f100 0710 	add.w	r7, r0, #16
 80064ea:	4629      	mov	r1, r5
 80064ec:	42b1      	cmp	r1, r6
 80064ee:	d334      	bcc.n	800655a <rshift+0x96>
 80064f0:	1a9b      	subs	r3, r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	1eea      	subs	r2, r5, #3
 80064f6:	4296      	cmp	r6, r2
 80064f8:	bf38      	it	cc
 80064fa:	2300      	movcc	r3, #0
 80064fc:	4423      	add	r3, r4
 80064fe:	e015      	b.n	800652c <rshift+0x68>
 8006500:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006504:	f1c1 0820 	rsb	r8, r1, #32
 8006508:	40cf      	lsrs	r7, r1
 800650a:	f105 0e04 	add.w	lr, r5, #4
 800650e:	46a1      	mov	r9, r4
 8006510:	4576      	cmp	r6, lr
 8006512:	46f4      	mov	ip, lr
 8006514:	d815      	bhi.n	8006542 <rshift+0x7e>
 8006516:	1a9a      	subs	r2, r3, r2
 8006518:	0092      	lsls	r2, r2, #2
 800651a:	3a04      	subs	r2, #4
 800651c:	3501      	adds	r5, #1
 800651e:	42ae      	cmp	r6, r5
 8006520:	bf38      	it	cc
 8006522:	2200      	movcc	r2, #0
 8006524:	18a3      	adds	r3, r4, r2
 8006526:	50a7      	str	r7, [r4, r2]
 8006528:	b107      	cbz	r7, 800652c <rshift+0x68>
 800652a:	3304      	adds	r3, #4
 800652c:	1b1a      	subs	r2, r3, r4
 800652e:	42a3      	cmp	r3, r4
 8006530:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006534:	bf08      	it	eq
 8006536:	2300      	moveq	r3, #0
 8006538:	6102      	str	r2, [r0, #16]
 800653a:	bf08      	it	eq
 800653c:	6143      	streq	r3, [r0, #20]
 800653e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006542:	f8dc c000 	ldr.w	ip, [ip]
 8006546:	fa0c fc08 	lsl.w	ip, ip, r8
 800654a:	ea4c 0707 	orr.w	r7, ip, r7
 800654e:	f849 7b04 	str.w	r7, [r9], #4
 8006552:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006556:	40cf      	lsrs	r7, r1
 8006558:	e7da      	b.n	8006510 <rshift+0x4c>
 800655a:	f851 cb04 	ldr.w	ip, [r1], #4
 800655e:	f847 cf04 	str.w	ip, [r7, #4]!
 8006562:	e7c3      	b.n	80064ec <rshift+0x28>
 8006564:	4623      	mov	r3, r4
 8006566:	e7e1      	b.n	800652c <rshift+0x68>

08006568 <__hexdig_fun>:
 8006568:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800656c:	2b09      	cmp	r3, #9
 800656e:	d802      	bhi.n	8006576 <__hexdig_fun+0xe>
 8006570:	3820      	subs	r0, #32
 8006572:	b2c0      	uxtb	r0, r0
 8006574:	4770      	bx	lr
 8006576:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800657a:	2b05      	cmp	r3, #5
 800657c:	d801      	bhi.n	8006582 <__hexdig_fun+0x1a>
 800657e:	3847      	subs	r0, #71	; 0x47
 8006580:	e7f7      	b.n	8006572 <__hexdig_fun+0xa>
 8006582:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006586:	2b05      	cmp	r3, #5
 8006588:	d801      	bhi.n	800658e <__hexdig_fun+0x26>
 800658a:	3827      	subs	r0, #39	; 0x27
 800658c:	e7f1      	b.n	8006572 <__hexdig_fun+0xa>
 800658e:	2000      	movs	r0, #0
 8006590:	4770      	bx	lr
	...

08006594 <__gethex>:
 8006594:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006598:	ed2d 8b02 	vpush	{d8}
 800659c:	b089      	sub	sp, #36	; 0x24
 800659e:	ee08 0a10 	vmov	s16, r0
 80065a2:	9304      	str	r3, [sp, #16]
 80065a4:	4bb4      	ldr	r3, [pc, #720]	; (8006878 <__gethex+0x2e4>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	9301      	str	r3, [sp, #4]
 80065aa:	4618      	mov	r0, r3
 80065ac:	468b      	mov	fp, r1
 80065ae:	4690      	mov	r8, r2
 80065b0:	f7f9 fe0e 	bl	80001d0 <strlen>
 80065b4:	9b01      	ldr	r3, [sp, #4]
 80065b6:	f8db 2000 	ldr.w	r2, [fp]
 80065ba:	4403      	add	r3, r0
 80065bc:	4682      	mov	sl, r0
 80065be:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80065c2:	9305      	str	r3, [sp, #20]
 80065c4:	1c93      	adds	r3, r2, #2
 80065c6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80065ca:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80065ce:	32fe      	adds	r2, #254	; 0xfe
 80065d0:	18d1      	adds	r1, r2, r3
 80065d2:	461f      	mov	r7, r3
 80065d4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80065d8:	9100      	str	r1, [sp, #0]
 80065da:	2830      	cmp	r0, #48	; 0x30
 80065dc:	d0f8      	beq.n	80065d0 <__gethex+0x3c>
 80065de:	f7ff ffc3 	bl	8006568 <__hexdig_fun>
 80065e2:	4604      	mov	r4, r0
 80065e4:	2800      	cmp	r0, #0
 80065e6:	d13a      	bne.n	800665e <__gethex+0xca>
 80065e8:	9901      	ldr	r1, [sp, #4]
 80065ea:	4652      	mov	r2, sl
 80065ec:	4638      	mov	r0, r7
 80065ee:	f001 fa33 	bl	8007a58 <strncmp>
 80065f2:	4605      	mov	r5, r0
 80065f4:	2800      	cmp	r0, #0
 80065f6:	d168      	bne.n	80066ca <__gethex+0x136>
 80065f8:	f817 000a 	ldrb.w	r0, [r7, sl]
 80065fc:	eb07 060a 	add.w	r6, r7, sl
 8006600:	f7ff ffb2 	bl	8006568 <__hexdig_fun>
 8006604:	2800      	cmp	r0, #0
 8006606:	d062      	beq.n	80066ce <__gethex+0x13a>
 8006608:	4633      	mov	r3, r6
 800660a:	7818      	ldrb	r0, [r3, #0]
 800660c:	2830      	cmp	r0, #48	; 0x30
 800660e:	461f      	mov	r7, r3
 8006610:	f103 0301 	add.w	r3, r3, #1
 8006614:	d0f9      	beq.n	800660a <__gethex+0x76>
 8006616:	f7ff ffa7 	bl	8006568 <__hexdig_fun>
 800661a:	2301      	movs	r3, #1
 800661c:	fab0 f480 	clz	r4, r0
 8006620:	0964      	lsrs	r4, r4, #5
 8006622:	4635      	mov	r5, r6
 8006624:	9300      	str	r3, [sp, #0]
 8006626:	463a      	mov	r2, r7
 8006628:	4616      	mov	r6, r2
 800662a:	3201      	adds	r2, #1
 800662c:	7830      	ldrb	r0, [r6, #0]
 800662e:	f7ff ff9b 	bl	8006568 <__hexdig_fun>
 8006632:	2800      	cmp	r0, #0
 8006634:	d1f8      	bne.n	8006628 <__gethex+0x94>
 8006636:	9901      	ldr	r1, [sp, #4]
 8006638:	4652      	mov	r2, sl
 800663a:	4630      	mov	r0, r6
 800663c:	f001 fa0c 	bl	8007a58 <strncmp>
 8006640:	b980      	cbnz	r0, 8006664 <__gethex+0xd0>
 8006642:	b94d      	cbnz	r5, 8006658 <__gethex+0xc4>
 8006644:	eb06 050a 	add.w	r5, r6, sl
 8006648:	462a      	mov	r2, r5
 800664a:	4616      	mov	r6, r2
 800664c:	3201      	adds	r2, #1
 800664e:	7830      	ldrb	r0, [r6, #0]
 8006650:	f7ff ff8a 	bl	8006568 <__hexdig_fun>
 8006654:	2800      	cmp	r0, #0
 8006656:	d1f8      	bne.n	800664a <__gethex+0xb6>
 8006658:	1bad      	subs	r5, r5, r6
 800665a:	00ad      	lsls	r5, r5, #2
 800665c:	e004      	b.n	8006668 <__gethex+0xd4>
 800665e:	2400      	movs	r4, #0
 8006660:	4625      	mov	r5, r4
 8006662:	e7e0      	b.n	8006626 <__gethex+0x92>
 8006664:	2d00      	cmp	r5, #0
 8006666:	d1f7      	bne.n	8006658 <__gethex+0xc4>
 8006668:	7833      	ldrb	r3, [r6, #0]
 800666a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800666e:	2b50      	cmp	r3, #80	; 0x50
 8006670:	d13b      	bne.n	80066ea <__gethex+0x156>
 8006672:	7873      	ldrb	r3, [r6, #1]
 8006674:	2b2b      	cmp	r3, #43	; 0x2b
 8006676:	d02c      	beq.n	80066d2 <__gethex+0x13e>
 8006678:	2b2d      	cmp	r3, #45	; 0x2d
 800667a:	d02e      	beq.n	80066da <__gethex+0x146>
 800667c:	1c71      	adds	r1, r6, #1
 800667e:	f04f 0900 	mov.w	r9, #0
 8006682:	7808      	ldrb	r0, [r1, #0]
 8006684:	f7ff ff70 	bl	8006568 <__hexdig_fun>
 8006688:	1e43      	subs	r3, r0, #1
 800668a:	b2db      	uxtb	r3, r3
 800668c:	2b18      	cmp	r3, #24
 800668e:	d82c      	bhi.n	80066ea <__gethex+0x156>
 8006690:	f1a0 0210 	sub.w	r2, r0, #16
 8006694:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006698:	f7ff ff66 	bl	8006568 <__hexdig_fun>
 800669c:	1e43      	subs	r3, r0, #1
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b18      	cmp	r3, #24
 80066a2:	d91d      	bls.n	80066e0 <__gethex+0x14c>
 80066a4:	f1b9 0f00 	cmp.w	r9, #0
 80066a8:	d000      	beq.n	80066ac <__gethex+0x118>
 80066aa:	4252      	negs	r2, r2
 80066ac:	4415      	add	r5, r2
 80066ae:	f8cb 1000 	str.w	r1, [fp]
 80066b2:	b1e4      	cbz	r4, 80066ee <__gethex+0x15a>
 80066b4:	9b00      	ldr	r3, [sp, #0]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	bf14      	ite	ne
 80066ba:	2700      	movne	r7, #0
 80066bc:	2706      	moveq	r7, #6
 80066be:	4638      	mov	r0, r7
 80066c0:	b009      	add	sp, #36	; 0x24
 80066c2:	ecbd 8b02 	vpop	{d8}
 80066c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ca:	463e      	mov	r6, r7
 80066cc:	4625      	mov	r5, r4
 80066ce:	2401      	movs	r4, #1
 80066d0:	e7ca      	b.n	8006668 <__gethex+0xd4>
 80066d2:	f04f 0900 	mov.w	r9, #0
 80066d6:	1cb1      	adds	r1, r6, #2
 80066d8:	e7d3      	b.n	8006682 <__gethex+0xee>
 80066da:	f04f 0901 	mov.w	r9, #1
 80066de:	e7fa      	b.n	80066d6 <__gethex+0x142>
 80066e0:	230a      	movs	r3, #10
 80066e2:	fb03 0202 	mla	r2, r3, r2, r0
 80066e6:	3a10      	subs	r2, #16
 80066e8:	e7d4      	b.n	8006694 <__gethex+0x100>
 80066ea:	4631      	mov	r1, r6
 80066ec:	e7df      	b.n	80066ae <__gethex+0x11a>
 80066ee:	1bf3      	subs	r3, r6, r7
 80066f0:	3b01      	subs	r3, #1
 80066f2:	4621      	mov	r1, r4
 80066f4:	2b07      	cmp	r3, #7
 80066f6:	dc0b      	bgt.n	8006710 <__gethex+0x17c>
 80066f8:	ee18 0a10 	vmov	r0, s16
 80066fc:	f000 fa7e 	bl	8006bfc <_Balloc>
 8006700:	4604      	mov	r4, r0
 8006702:	b940      	cbnz	r0, 8006716 <__gethex+0x182>
 8006704:	4b5d      	ldr	r3, [pc, #372]	; (800687c <__gethex+0x2e8>)
 8006706:	4602      	mov	r2, r0
 8006708:	21de      	movs	r1, #222	; 0xde
 800670a:	485d      	ldr	r0, [pc, #372]	; (8006880 <__gethex+0x2ec>)
 800670c:	f001 f9c6 	bl	8007a9c <__assert_func>
 8006710:	3101      	adds	r1, #1
 8006712:	105b      	asrs	r3, r3, #1
 8006714:	e7ee      	b.n	80066f4 <__gethex+0x160>
 8006716:	f100 0914 	add.w	r9, r0, #20
 800671a:	f04f 0b00 	mov.w	fp, #0
 800671e:	f1ca 0301 	rsb	r3, sl, #1
 8006722:	f8cd 9008 	str.w	r9, [sp, #8]
 8006726:	f8cd b000 	str.w	fp, [sp]
 800672a:	9306      	str	r3, [sp, #24]
 800672c:	42b7      	cmp	r7, r6
 800672e:	d340      	bcc.n	80067b2 <__gethex+0x21e>
 8006730:	9802      	ldr	r0, [sp, #8]
 8006732:	9b00      	ldr	r3, [sp, #0]
 8006734:	f840 3b04 	str.w	r3, [r0], #4
 8006738:	eba0 0009 	sub.w	r0, r0, r9
 800673c:	1080      	asrs	r0, r0, #2
 800673e:	0146      	lsls	r6, r0, #5
 8006740:	6120      	str	r0, [r4, #16]
 8006742:	4618      	mov	r0, r3
 8006744:	f000 fb4c 	bl	8006de0 <__hi0bits>
 8006748:	1a30      	subs	r0, r6, r0
 800674a:	f8d8 6000 	ldr.w	r6, [r8]
 800674e:	42b0      	cmp	r0, r6
 8006750:	dd63      	ble.n	800681a <__gethex+0x286>
 8006752:	1b87      	subs	r7, r0, r6
 8006754:	4639      	mov	r1, r7
 8006756:	4620      	mov	r0, r4
 8006758:	f000 fef0 	bl	800753c <__any_on>
 800675c:	4682      	mov	sl, r0
 800675e:	b1a8      	cbz	r0, 800678c <__gethex+0x1f8>
 8006760:	1e7b      	subs	r3, r7, #1
 8006762:	1159      	asrs	r1, r3, #5
 8006764:	f003 021f 	and.w	r2, r3, #31
 8006768:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800676c:	f04f 0a01 	mov.w	sl, #1
 8006770:	fa0a f202 	lsl.w	r2, sl, r2
 8006774:	420a      	tst	r2, r1
 8006776:	d009      	beq.n	800678c <__gethex+0x1f8>
 8006778:	4553      	cmp	r3, sl
 800677a:	dd05      	ble.n	8006788 <__gethex+0x1f4>
 800677c:	1eb9      	subs	r1, r7, #2
 800677e:	4620      	mov	r0, r4
 8006780:	f000 fedc 	bl	800753c <__any_on>
 8006784:	2800      	cmp	r0, #0
 8006786:	d145      	bne.n	8006814 <__gethex+0x280>
 8006788:	f04f 0a02 	mov.w	sl, #2
 800678c:	4639      	mov	r1, r7
 800678e:	4620      	mov	r0, r4
 8006790:	f7ff fe98 	bl	80064c4 <rshift>
 8006794:	443d      	add	r5, r7
 8006796:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800679a:	42ab      	cmp	r3, r5
 800679c:	da4c      	bge.n	8006838 <__gethex+0x2a4>
 800679e:	ee18 0a10 	vmov	r0, s16
 80067a2:	4621      	mov	r1, r4
 80067a4:	f000 fa6a 	bl	8006c7c <_Bfree>
 80067a8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80067aa:	2300      	movs	r3, #0
 80067ac:	6013      	str	r3, [r2, #0]
 80067ae:	27a3      	movs	r7, #163	; 0xa3
 80067b0:	e785      	b.n	80066be <__gethex+0x12a>
 80067b2:	1e73      	subs	r3, r6, #1
 80067b4:	9a05      	ldr	r2, [sp, #20]
 80067b6:	9303      	str	r3, [sp, #12]
 80067b8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80067bc:	4293      	cmp	r3, r2
 80067be:	d019      	beq.n	80067f4 <__gethex+0x260>
 80067c0:	f1bb 0f20 	cmp.w	fp, #32
 80067c4:	d107      	bne.n	80067d6 <__gethex+0x242>
 80067c6:	9b02      	ldr	r3, [sp, #8]
 80067c8:	9a00      	ldr	r2, [sp, #0]
 80067ca:	f843 2b04 	str.w	r2, [r3], #4
 80067ce:	9302      	str	r3, [sp, #8]
 80067d0:	2300      	movs	r3, #0
 80067d2:	9300      	str	r3, [sp, #0]
 80067d4:	469b      	mov	fp, r3
 80067d6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80067da:	f7ff fec5 	bl	8006568 <__hexdig_fun>
 80067de:	9b00      	ldr	r3, [sp, #0]
 80067e0:	f000 000f 	and.w	r0, r0, #15
 80067e4:	fa00 f00b 	lsl.w	r0, r0, fp
 80067e8:	4303      	orrs	r3, r0
 80067ea:	9300      	str	r3, [sp, #0]
 80067ec:	f10b 0b04 	add.w	fp, fp, #4
 80067f0:	9b03      	ldr	r3, [sp, #12]
 80067f2:	e00d      	b.n	8006810 <__gethex+0x27c>
 80067f4:	9b03      	ldr	r3, [sp, #12]
 80067f6:	9a06      	ldr	r2, [sp, #24]
 80067f8:	4413      	add	r3, r2
 80067fa:	42bb      	cmp	r3, r7
 80067fc:	d3e0      	bcc.n	80067c0 <__gethex+0x22c>
 80067fe:	4618      	mov	r0, r3
 8006800:	9901      	ldr	r1, [sp, #4]
 8006802:	9307      	str	r3, [sp, #28]
 8006804:	4652      	mov	r2, sl
 8006806:	f001 f927 	bl	8007a58 <strncmp>
 800680a:	9b07      	ldr	r3, [sp, #28]
 800680c:	2800      	cmp	r0, #0
 800680e:	d1d7      	bne.n	80067c0 <__gethex+0x22c>
 8006810:	461e      	mov	r6, r3
 8006812:	e78b      	b.n	800672c <__gethex+0x198>
 8006814:	f04f 0a03 	mov.w	sl, #3
 8006818:	e7b8      	b.n	800678c <__gethex+0x1f8>
 800681a:	da0a      	bge.n	8006832 <__gethex+0x29e>
 800681c:	1a37      	subs	r7, r6, r0
 800681e:	4621      	mov	r1, r4
 8006820:	ee18 0a10 	vmov	r0, s16
 8006824:	463a      	mov	r2, r7
 8006826:	f000 fc45 	bl	80070b4 <__lshift>
 800682a:	1bed      	subs	r5, r5, r7
 800682c:	4604      	mov	r4, r0
 800682e:	f100 0914 	add.w	r9, r0, #20
 8006832:	f04f 0a00 	mov.w	sl, #0
 8006836:	e7ae      	b.n	8006796 <__gethex+0x202>
 8006838:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800683c:	42a8      	cmp	r0, r5
 800683e:	dd72      	ble.n	8006926 <__gethex+0x392>
 8006840:	1b45      	subs	r5, r0, r5
 8006842:	42ae      	cmp	r6, r5
 8006844:	dc36      	bgt.n	80068b4 <__gethex+0x320>
 8006846:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800684a:	2b02      	cmp	r3, #2
 800684c:	d02a      	beq.n	80068a4 <__gethex+0x310>
 800684e:	2b03      	cmp	r3, #3
 8006850:	d02c      	beq.n	80068ac <__gethex+0x318>
 8006852:	2b01      	cmp	r3, #1
 8006854:	d11c      	bne.n	8006890 <__gethex+0x2fc>
 8006856:	42ae      	cmp	r6, r5
 8006858:	d11a      	bne.n	8006890 <__gethex+0x2fc>
 800685a:	2e01      	cmp	r6, #1
 800685c:	d112      	bne.n	8006884 <__gethex+0x2f0>
 800685e:	9a04      	ldr	r2, [sp, #16]
 8006860:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006864:	6013      	str	r3, [r2, #0]
 8006866:	2301      	movs	r3, #1
 8006868:	6123      	str	r3, [r4, #16]
 800686a:	f8c9 3000 	str.w	r3, [r9]
 800686e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006870:	2762      	movs	r7, #98	; 0x62
 8006872:	601c      	str	r4, [r3, #0]
 8006874:	e723      	b.n	80066be <__gethex+0x12a>
 8006876:	bf00      	nop
 8006878:	080088c8 	.word	0x080088c8
 800687c:	08008850 	.word	0x08008850
 8006880:	08008861 	.word	0x08008861
 8006884:	1e71      	subs	r1, r6, #1
 8006886:	4620      	mov	r0, r4
 8006888:	f000 fe58 	bl	800753c <__any_on>
 800688c:	2800      	cmp	r0, #0
 800688e:	d1e6      	bne.n	800685e <__gethex+0x2ca>
 8006890:	ee18 0a10 	vmov	r0, s16
 8006894:	4621      	mov	r1, r4
 8006896:	f000 f9f1 	bl	8006c7c <_Bfree>
 800689a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800689c:	2300      	movs	r3, #0
 800689e:	6013      	str	r3, [r2, #0]
 80068a0:	2750      	movs	r7, #80	; 0x50
 80068a2:	e70c      	b.n	80066be <__gethex+0x12a>
 80068a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d1f2      	bne.n	8006890 <__gethex+0x2fc>
 80068aa:	e7d8      	b.n	800685e <__gethex+0x2ca>
 80068ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d1d5      	bne.n	800685e <__gethex+0x2ca>
 80068b2:	e7ed      	b.n	8006890 <__gethex+0x2fc>
 80068b4:	1e6f      	subs	r7, r5, #1
 80068b6:	f1ba 0f00 	cmp.w	sl, #0
 80068ba:	d131      	bne.n	8006920 <__gethex+0x38c>
 80068bc:	b127      	cbz	r7, 80068c8 <__gethex+0x334>
 80068be:	4639      	mov	r1, r7
 80068c0:	4620      	mov	r0, r4
 80068c2:	f000 fe3b 	bl	800753c <__any_on>
 80068c6:	4682      	mov	sl, r0
 80068c8:	117b      	asrs	r3, r7, #5
 80068ca:	2101      	movs	r1, #1
 80068cc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80068d0:	f007 071f 	and.w	r7, r7, #31
 80068d4:	fa01 f707 	lsl.w	r7, r1, r7
 80068d8:	421f      	tst	r7, r3
 80068da:	4629      	mov	r1, r5
 80068dc:	4620      	mov	r0, r4
 80068de:	bf18      	it	ne
 80068e0:	f04a 0a02 	orrne.w	sl, sl, #2
 80068e4:	1b76      	subs	r6, r6, r5
 80068e6:	f7ff fded 	bl	80064c4 <rshift>
 80068ea:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80068ee:	2702      	movs	r7, #2
 80068f0:	f1ba 0f00 	cmp.w	sl, #0
 80068f4:	d048      	beq.n	8006988 <__gethex+0x3f4>
 80068f6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d015      	beq.n	800692a <__gethex+0x396>
 80068fe:	2b03      	cmp	r3, #3
 8006900:	d017      	beq.n	8006932 <__gethex+0x39e>
 8006902:	2b01      	cmp	r3, #1
 8006904:	d109      	bne.n	800691a <__gethex+0x386>
 8006906:	f01a 0f02 	tst.w	sl, #2
 800690a:	d006      	beq.n	800691a <__gethex+0x386>
 800690c:	f8d9 0000 	ldr.w	r0, [r9]
 8006910:	ea4a 0a00 	orr.w	sl, sl, r0
 8006914:	f01a 0f01 	tst.w	sl, #1
 8006918:	d10e      	bne.n	8006938 <__gethex+0x3a4>
 800691a:	f047 0710 	orr.w	r7, r7, #16
 800691e:	e033      	b.n	8006988 <__gethex+0x3f4>
 8006920:	f04f 0a01 	mov.w	sl, #1
 8006924:	e7d0      	b.n	80068c8 <__gethex+0x334>
 8006926:	2701      	movs	r7, #1
 8006928:	e7e2      	b.n	80068f0 <__gethex+0x35c>
 800692a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800692c:	f1c3 0301 	rsb	r3, r3, #1
 8006930:	9315      	str	r3, [sp, #84]	; 0x54
 8006932:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006934:	2b00      	cmp	r3, #0
 8006936:	d0f0      	beq.n	800691a <__gethex+0x386>
 8006938:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800693c:	f104 0314 	add.w	r3, r4, #20
 8006940:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006944:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006948:	f04f 0c00 	mov.w	ip, #0
 800694c:	4618      	mov	r0, r3
 800694e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006952:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006956:	d01c      	beq.n	8006992 <__gethex+0x3fe>
 8006958:	3201      	adds	r2, #1
 800695a:	6002      	str	r2, [r0, #0]
 800695c:	2f02      	cmp	r7, #2
 800695e:	f104 0314 	add.w	r3, r4, #20
 8006962:	d13f      	bne.n	80069e4 <__gethex+0x450>
 8006964:	f8d8 2000 	ldr.w	r2, [r8]
 8006968:	3a01      	subs	r2, #1
 800696a:	42b2      	cmp	r2, r6
 800696c:	d10a      	bne.n	8006984 <__gethex+0x3f0>
 800696e:	1171      	asrs	r1, r6, #5
 8006970:	2201      	movs	r2, #1
 8006972:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006976:	f006 061f 	and.w	r6, r6, #31
 800697a:	fa02 f606 	lsl.w	r6, r2, r6
 800697e:	421e      	tst	r6, r3
 8006980:	bf18      	it	ne
 8006982:	4617      	movne	r7, r2
 8006984:	f047 0720 	orr.w	r7, r7, #32
 8006988:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800698a:	601c      	str	r4, [r3, #0]
 800698c:	9b04      	ldr	r3, [sp, #16]
 800698e:	601d      	str	r5, [r3, #0]
 8006990:	e695      	b.n	80066be <__gethex+0x12a>
 8006992:	4299      	cmp	r1, r3
 8006994:	f843 cc04 	str.w	ip, [r3, #-4]
 8006998:	d8d8      	bhi.n	800694c <__gethex+0x3b8>
 800699a:	68a3      	ldr	r3, [r4, #8]
 800699c:	459b      	cmp	fp, r3
 800699e:	db19      	blt.n	80069d4 <__gethex+0x440>
 80069a0:	6861      	ldr	r1, [r4, #4]
 80069a2:	ee18 0a10 	vmov	r0, s16
 80069a6:	3101      	adds	r1, #1
 80069a8:	f000 f928 	bl	8006bfc <_Balloc>
 80069ac:	4681      	mov	r9, r0
 80069ae:	b918      	cbnz	r0, 80069b8 <__gethex+0x424>
 80069b0:	4b1a      	ldr	r3, [pc, #104]	; (8006a1c <__gethex+0x488>)
 80069b2:	4602      	mov	r2, r0
 80069b4:	2184      	movs	r1, #132	; 0x84
 80069b6:	e6a8      	b.n	800670a <__gethex+0x176>
 80069b8:	6922      	ldr	r2, [r4, #16]
 80069ba:	3202      	adds	r2, #2
 80069bc:	f104 010c 	add.w	r1, r4, #12
 80069c0:	0092      	lsls	r2, r2, #2
 80069c2:	300c      	adds	r0, #12
 80069c4:	f000 f90c 	bl	8006be0 <memcpy>
 80069c8:	4621      	mov	r1, r4
 80069ca:	ee18 0a10 	vmov	r0, s16
 80069ce:	f000 f955 	bl	8006c7c <_Bfree>
 80069d2:	464c      	mov	r4, r9
 80069d4:	6923      	ldr	r3, [r4, #16]
 80069d6:	1c5a      	adds	r2, r3, #1
 80069d8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80069dc:	6122      	str	r2, [r4, #16]
 80069de:	2201      	movs	r2, #1
 80069e0:	615a      	str	r2, [r3, #20]
 80069e2:	e7bb      	b.n	800695c <__gethex+0x3c8>
 80069e4:	6922      	ldr	r2, [r4, #16]
 80069e6:	455a      	cmp	r2, fp
 80069e8:	dd0b      	ble.n	8006a02 <__gethex+0x46e>
 80069ea:	2101      	movs	r1, #1
 80069ec:	4620      	mov	r0, r4
 80069ee:	f7ff fd69 	bl	80064c4 <rshift>
 80069f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80069f6:	3501      	adds	r5, #1
 80069f8:	42ab      	cmp	r3, r5
 80069fa:	f6ff aed0 	blt.w	800679e <__gethex+0x20a>
 80069fe:	2701      	movs	r7, #1
 8006a00:	e7c0      	b.n	8006984 <__gethex+0x3f0>
 8006a02:	f016 061f 	ands.w	r6, r6, #31
 8006a06:	d0fa      	beq.n	80069fe <__gethex+0x46a>
 8006a08:	4453      	add	r3, sl
 8006a0a:	f1c6 0620 	rsb	r6, r6, #32
 8006a0e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006a12:	f000 f9e5 	bl	8006de0 <__hi0bits>
 8006a16:	42b0      	cmp	r0, r6
 8006a18:	dbe7      	blt.n	80069ea <__gethex+0x456>
 8006a1a:	e7f0      	b.n	80069fe <__gethex+0x46a>
 8006a1c:	08008850 	.word	0x08008850

08006a20 <L_shift>:
 8006a20:	f1c2 0208 	rsb	r2, r2, #8
 8006a24:	0092      	lsls	r2, r2, #2
 8006a26:	b570      	push	{r4, r5, r6, lr}
 8006a28:	f1c2 0620 	rsb	r6, r2, #32
 8006a2c:	6843      	ldr	r3, [r0, #4]
 8006a2e:	6804      	ldr	r4, [r0, #0]
 8006a30:	fa03 f506 	lsl.w	r5, r3, r6
 8006a34:	432c      	orrs	r4, r5
 8006a36:	40d3      	lsrs	r3, r2
 8006a38:	6004      	str	r4, [r0, #0]
 8006a3a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006a3e:	4288      	cmp	r0, r1
 8006a40:	d3f4      	bcc.n	8006a2c <L_shift+0xc>
 8006a42:	bd70      	pop	{r4, r5, r6, pc}

08006a44 <__match>:
 8006a44:	b530      	push	{r4, r5, lr}
 8006a46:	6803      	ldr	r3, [r0, #0]
 8006a48:	3301      	adds	r3, #1
 8006a4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a4e:	b914      	cbnz	r4, 8006a56 <__match+0x12>
 8006a50:	6003      	str	r3, [r0, #0]
 8006a52:	2001      	movs	r0, #1
 8006a54:	bd30      	pop	{r4, r5, pc}
 8006a56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a5a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006a5e:	2d19      	cmp	r5, #25
 8006a60:	bf98      	it	ls
 8006a62:	3220      	addls	r2, #32
 8006a64:	42a2      	cmp	r2, r4
 8006a66:	d0f0      	beq.n	8006a4a <__match+0x6>
 8006a68:	2000      	movs	r0, #0
 8006a6a:	e7f3      	b.n	8006a54 <__match+0x10>

08006a6c <__hexnan>:
 8006a6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a70:	680b      	ldr	r3, [r1, #0]
 8006a72:	115e      	asrs	r6, r3, #5
 8006a74:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006a78:	f013 031f 	ands.w	r3, r3, #31
 8006a7c:	b087      	sub	sp, #28
 8006a7e:	bf18      	it	ne
 8006a80:	3604      	addne	r6, #4
 8006a82:	2500      	movs	r5, #0
 8006a84:	1f37      	subs	r7, r6, #4
 8006a86:	4690      	mov	r8, r2
 8006a88:	6802      	ldr	r2, [r0, #0]
 8006a8a:	9301      	str	r3, [sp, #4]
 8006a8c:	4682      	mov	sl, r0
 8006a8e:	f846 5c04 	str.w	r5, [r6, #-4]
 8006a92:	46b9      	mov	r9, r7
 8006a94:	463c      	mov	r4, r7
 8006a96:	9502      	str	r5, [sp, #8]
 8006a98:	46ab      	mov	fp, r5
 8006a9a:	7851      	ldrb	r1, [r2, #1]
 8006a9c:	1c53      	adds	r3, r2, #1
 8006a9e:	9303      	str	r3, [sp, #12]
 8006aa0:	b341      	cbz	r1, 8006af4 <__hexnan+0x88>
 8006aa2:	4608      	mov	r0, r1
 8006aa4:	9205      	str	r2, [sp, #20]
 8006aa6:	9104      	str	r1, [sp, #16]
 8006aa8:	f7ff fd5e 	bl	8006568 <__hexdig_fun>
 8006aac:	2800      	cmp	r0, #0
 8006aae:	d14f      	bne.n	8006b50 <__hexnan+0xe4>
 8006ab0:	9904      	ldr	r1, [sp, #16]
 8006ab2:	9a05      	ldr	r2, [sp, #20]
 8006ab4:	2920      	cmp	r1, #32
 8006ab6:	d818      	bhi.n	8006aea <__hexnan+0x7e>
 8006ab8:	9b02      	ldr	r3, [sp, #8]
 8006aba:	459b      	cmp	fp, r3
 8006abc:	dd13      	ble.n	8006ae6 <__hexnan+0x7a>
 8006abe:	454c      	cmp	r4, r9
 8006ac0:	d206      	bcs.n	8006ad0 <__hexnan+0x64>
 8006ac2:	2d07      	cmp	r5, #7
 8006ac4:	dc04      	bgt.n	8006ad0 <__hexnan+0x64>
 8006ac6:	462a      	mov	r2, r5
 8006ac8:	4649      	mov	r1, r9
 8006aca:	4620      	mov	r0, r4
 8006acc:	f7ff ffa8 	bl	8006a20 <L_shift>
 8006ad0:	4544      	cmp	r4, r8
 8006ad2:	d950      	bls.n	8006b76 <__hexnan+0x10a>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	f1a4 0904 	sub.w	r9, r4, #4
 8006ada:	f844 3c04 	str.w	r3, [r4, #-4]
 8006ade:	f8cd b008 	str.w	fp, [sp, #8]
 8006ae2:	464c      	mov	r4, r9
 8006ae4:	461d      	mov	r5, r3
 8006ae6:	9a03      	ldr	r2, [sp, #12]
 8006ae8:	e7d7      	b.n	8006a9a <__hexnan+0x2e>
 8006aea:	2929      	cmp	r1, #41	; 0x29
 8006aec:	d156      	bne.n	8006b9c <__hexnan+0x130>
 8006aee:	3202      	adds	r2, #2
 8006af0:	f8ca 2000 	str.w	r2, [sl]
 8006af4:	f1bb 0f00 	cmp.w	fp, #0
 8006af8:	d050      	beq.n	8006b9c <__hexnan+0x130>
 8006afa:	454c      	cmp	r4, r9
 8006afc:	d206      	bcs.n	8006b0c <__hexnan+0xa0>
 8006afe:	2d07      	cmp	r5, #7
 8006b00:	dc04      	bgt.n	8006b0c <__hexnan+0xa0>
 8006b02:	462a      	mov	r2, r5
 8006b04:	4649      	mov	r1, r9
 8006b06:	4620      	mov	r0, r4
 8006b08:	f7ff ff8a 	bl	8006a20 <L_shift>
 8006b0c:	4544      	cmp	r4, r8
 8006b0e:	d934      	bls.n	8006b7a <__hexnan+0x10e>
 8006b10:	f1a8 0204 	sub.w	r2, r8, #4
 8006b14:	4623      	mov	r3, r4
 8006b16:	f853 1b04 	ldr.w	r1, [r3], #4
 8006b1a:	f842 1f04 	str.w	r1, [r2, #4]!
 8006b1e:	429f      	cmp	r7, r3
 8006b20:	d2f9      	bcs.n	8006b16 <__hexnan+0xaa>
 8006b22:	1b3b      	subs	r3, r7, r4
 8006b24:	f023 0303 	bic.w	r3, r3, #3
 8006b28:	3304      	adds	r3, #4
 8006b2a:	3401      	adds	r4, #1
 8006b2c:	3e03      	subs	r6, #3
 8006b2e:	42b4      	cmp	r4, r6
 8006b30:	bf88      	it	hi
 8006b32:	2304      	movhi	r3, #4
 8006b34:	4443      	add	r3, r8
 8006b36:	2200      	movs	r2, #0
 8006b38:	f843 2b04 	str.w	r2, [r3], #4
 8006b3c:	429f      	cmp	r7, r3
 8006b3e:	d2fb      	bcs.n	8006b38 <__hexnan+0xcc>
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	b91b      	cbnz	r3, 8006b4c <__hexnan+0xe0>
 8006b44:	4547      	cmp	r7, r8
 8006b46:	d127      	bne.n	8006b98 <__hexnan+0x12c>
 8006b48:	2301      	movs	r3, #1
 8006b4a:	603b      	str	r3, [r7, #0]
 8006b4c:	2005      	movs	r0, #5
 8006b4e:	e026      	b.n	8006b9e <__hexnan+0x132>
 8006b50:	3501      	adds	r5, #1
 8006b52:	2d08      	cmp	r5, #8
 8006b54:	f10b 0b01 	add.w	fp, fp, #1
 8006b58:	dd06      	ble.n	8006b68 <__hexnan+0xfc>
 8006b5a:	4544      	cmp	r4, r8
 8006b5c:	d9c3      	bls.n	8006ae6 <__hexnan+0x7a>
 8006b5e:	2300      	movs	r3, #0
 8006b60:	f844 3c04 	str.w	r3, [r4, #-4]
 8006b64:	2501      	movs	r5, #1
 8006b66:	3c04      	subs	r4, #4
 8006b68:	6822      	ldr	r2, [r4, #0]
 8006b6a:	f000 000f 	and.w	r0, r0, #15
 8006b6e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006b72:	6022      	str	r2, [r4, #0]
 8006b74:	e7b7      	b.n	8006ae6 <__hexnan+0x7a>
 8006b76:	2508      	movs	r5, #8
 8006b78:	e7b5      	b.n	8006ae6 <__hexnan+0x7a>
 8006b7a:	9b01      	ldr	r3, [sp, #4]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d0df      	beq.n	8006b40 <__hexnan+0xd4>
 8006b80:	f04f 32ff 	mov.w	r2, #4294967295
 8006b84:	f1c3 0320 	rsb	r3, r3, #32
 8006b88:	fa22 f303 	lsr.w	r3, r2, r3
 8006b8c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006b90:	401a      	ands	r2, r3
 8006b92:	f846 2c04 	str.w	r2, [r6, #-4]
 8006b96:	e7d3      	b.n	8006b40 <__hexnan+0xd4>
 8006b98:	3f04      	subs	r7, #4
 8006b9a:	e7d1      	b.n	8006b40 <__hexnan+0xd4>
 8006b9c:	2004      	movs	r0, #4
 8006b9e:	b007      	add	sp, #28
 8006ba0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006ba4 <_localeconv_r>:
 8006ba4:	4800      	ldr	r0, [pc, #0]	; (8006ba8 <_localeconv_r+0x4>)
 8006ba6:	4770      	bx	lr
 8006ba8:	20000168 	.word	0x20000168

08006bac <malloc>:
 8006bac:	4b02      	ldr	r3, [pc, #8]	; (8006bb8 <malloc+0xc>)
 8006bae:	4601      	mov	r1, r0
 8006bb0:	6818      	ldr	r0, [r3, #0]
 8006bb2:	f000 bd67 	b.w	8007684 <_malloc_r>
 8006bb6:	bf00      	nop
 8006bb8:	20000010 	.word	0x20000010

08006bbc <__ascii_mbtowc>:
 8006bbc:	b082      	sub	sp, #8
 8006bbe:	b901      	cbnz	r1, 8006bc2 <__ascii_mbtowc+0x6>
 8006bc0:	a901      	add	r1, sp, #4
 8006bc2:	b142      	cbz	r2, 8006bd6 <__ascii_mbtowc+0x1a>
 8006bc4:	b14b      	cbz	r3, 8006bda <__ascii_mbtowc+0x1e>
 8006bc6:	7813      	ldrb	r3, [r2, #0]
 8006bc8:	600b      	str	r3, [r1, #0]
 8006bca:	7812      	ldrb	r2, [r2, #0]
 8006bcc:	1e10      	subs	r0, r2, #0
 8006bce:	bf18      	it	ne
 8006bd0:	2001      	movne	r0, #1
 8006bd2:	b002      	add	sp, #8
 8006bd4:	4770      	bx	lr
 8006bd6:	4610      	mov	r0, r2
 8006bd8:	e7fb      	b.n	8006bd2 <__ascii_mbtowc+0x16>
 8006bda:	f06f 0001 	mvn.w	r0, #1
 8006bde:	e7f8      	b.n	8006bd2 <__ascii_mbtowc+0x16>

08006be0 <memcpy>:
 8006be0:	440a      	add	r2, r1
 8006be2:	4291      	cmp	r1, r2
 8006be4:	f100 33ff 	add.w	r3, r0, #4294967295
 8006be8:	d100      	bne.n	8006bec <memcpy+0xc>
 8006bea:	4770      	bx	lr
 8006bec:	b510      	push	{r4, lr}
 8006bee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006bf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006bf6:	4291      	cmp	r1, r2
 8006bf8:	d1f9      	bne.n	8006bee <memcpy+0xe>
 8006bfa:	bd10      	pop	{r4, pc}

08006bfc <_Balloc>:
 8006bfc:	b570      	push	{r4, r5, r6, lr}
 8006bfe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006c00:	4604      	mov	r4, r0
 8006c02:	460d      	mov	r5, r1
 8006c04:	b976      	cbnz	r6, 8006c24 <_Balloc+0x28>
 8006c06:	2010      	movs	r0, #16
 8006c08:	f7ff ffd0 	bl	8006bac <malloc>
 8006c0c:	4602      	mov	r2, r0
 8006c0e:	6260      	str	r0, [r4, #36]	; 0x24
 8006c10:	b920      	cbnz	r0, 8006c1c <_Balloc+0x20>
 8006c12:	4b18      	ldr	r3, [pc, #96]	; (8006c74 <_Balloc+0x78>)
 8006c14:	4818      	ldr	r0, [pc, #96]	; (8006c78 <_Balloc+0x7c>)
 8006c16:	2166      	movs	r1, #102	; 0x66
 8006c18:	f000 ff40 	bl	8007a9c <__assert_func>
 8006c1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c20:	6006      	str	r6, [r0, #0]
 8006c22:	60c6      	str	r6, [r0, #12]
 8006c24:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006c26:	68f3      	ldr	r3, [r6, #12]
 8006c28:	b183      	cbz	r3, 8006c4c <_Balloc+0x50>
 8006c2a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c32:	b9b8      	cbnz	r0, 8006c64 <_Balloc+0x68>
 8006c34:	2101      	movs	r1, #1
 8006c36:	fa01 f605 	lsl.w	r6, r1, r5
 8006c3a:	1d72      	adds	r2, r6, #5
 8006c3c:	0092      	lsls	r2, r2, #2
 8006c3e:	4620      	mov	r0, r4
 8006c40:	f000 fc9d 	bl	800757e <_calloc_r>
 8006c44:	b160      	cbz	r0, 8006c60 <_Balloc+0x64>
 8006c46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c4a:	e00e      	b.n	8006c6a <_Balloc+0x6e>
 8006c4c:	2221      	movs	r2, #33	; 0x21
 8006c4e:	2104      	movs	r1, #4
 8006c50:	4620      	mov	r0, r4
 8006c52:	f000 fc94 	bl	800757e <_calloc_r>
 8006c56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c58:	60f0      	str	r0, [r6, #12]
 8006c5a:	68db      	ldr	r3, [r3, #12]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d1e4      	bne.n	8006c2a <_Balloc+0x2e>
 8006c60:	2000      	movs	r0, #0
 8006c62:	bd70      	pop	{r4, r5, r6, pc}
 8006c64:	6802      	ldr	r2, [r0, #0]
 8006c66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c70:	e7f7      	b.n	8006c62 <_Balloc+0x66>
 8006c72:	bf00      	nop
 8006c74:	080087de 	.word	0x080087de
 8006c78:	080088dc 	.word	0x080088dc

08006c7c <_Bfree>:
 8006c7c:	b570      	push	{r4, r5, r6, lr}
 8006c7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006c80:	4605      	mov	r5, r0
 8006c82:	460c      	mov	r4, r1
 8006c84:	b976      	cbnz	r6, 8006ca4 <_Bfree+0x28>
 8006c86:	2010      	movs	r0, #16
 8006c88:	f7ff ff90 	bl	8006bac <malloc>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	6268      	str	r0, [r5, #36]	; 0x24
 8006c90:	b920      	cbnz	r0, 8006c9c <_Bfree+0x20>
 8006c92:	4b09      	ldr	r3, [pc, #36]	; (8006cb8 <_Bfree+0x3c>)
 8006c94:	4809      	ldr	r0, [pc, #36]	; (8006cbc <_Bfree+0x40>)
 8006c96:	218a      	movs	r1, #138	; 0x8a
 8006c98:	f000 ff00 	bl	8007a9c <__assert_func>
 8006c9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ca0:	6006      	str	r6, [r0, #0]
 8006ca2:	60c6      	str	r6, [r0, #12]
 8006ca4:	b13c      	cbz	r4, 8006cb6 <_Bfree+0x3a>
 8006ca6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ca8:	6862      	ldr	r2, [r4, #4]
 8006caa:	68db      	ldr	r3, [r3, #12]
 8006cac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006cb0:	6021      	str	r1, [r4, #0]
 8006cb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006cb6:	bd70      	pop	{r4, r5, r6, pc}
 8006cb8:	080087de 	.word	0x080087de
 8006cbc:	080088dc 	.word	0x080088dc

08006cc0 <__multadd>:
 8006cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006cc4:	690d      	ldr	r5, [r1, #16]
 8006cc6:	4607      	mov	r7, r0
 8006cc8:	460c      	mov	r4, r1
 8006cca:	461e      	mov	r6, r3
 8006ccc:	f101 0c14 	add.w	ip, r1, #20
 8006cd0:	2000      	movs	r0, #0
 8006cd2:	f8dc 3000 	ldr.w	r3, [ip]
 8006cd6:	b299      	uxth	r1, r3
 8006cd8:	fb02 6101 	mla	r1, r2, r1, r6
 8006cdc:	0c1e      	lsrs	r6, r3, #16
 8006cde:	0c0b      	lsrs	r3, r1, #16
 8006ce0:	fb02 3306 	mla	r3, r2, r6, r3
 8006ce4:	b289      	uxth	r1, r1
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006cec:	4285      	cmp	r5, r0
 8006cee:	f84c 1b04 	str.w	r1, [ip], #4
 8006cf2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cf6:	dcec      	bgt.n	8006cd2 <__multadd+0x12>
 8006cf8:	b30e      	cbz	r6, 8006d3e <__multadd+0x7e>
 8006cfa:	68a3      	ldr	r3, [r4, #8]
 8006cfc:	42ab      	cmp	r3, r5
 8006cfe:	dc19      	bgt.n	8006d34 <__multadd+0x74>
 8006d00:	6861      	ldr	r1, [r4, #4]
 8006d02:	4638      	mov	r0, r7
 8006d04:	3101      	adds	r1, #1
 8006d06:	f7ff ff79 	bl	8006bfc <_Balloc>
 8006d0a:	4680      	mov	r8, r0
 8006d0c:	b928      	cbnz	r0, 8006d1a <__multadd+0x5a>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	4b0c      	ldr	r3, [pc, #48]	; (8006d44 <__multadd+0x84>)
 8006d12:	480d      	ldr	r0, [pc, #52]	; (8006d48 <__multadd+0x88>)
 8006d14:	21b5      	movs	r1, #181	; 0xb5
 8006d16:	f000 fec1 	bl	8007a9c <__assert_func>
 8006d1a:	6922      	ldr	r2, [r4, #16]
 8006d1c:	3202      	adds	r2, #2
 8006d1e:	f104 010c 	add.w	r1, r4, #12
 8006d22:	0092      	lsls	r2, r2, #2
 8006d24:	300c      	adds	r0, #12
 8006d26:	f7ff ff5b 	bl	8006be0 <memcpy>
 8006d2a:	4621      	mov	r1, r4
 8006d2c:	4638      	mov	r0, r7
 8006d2e:	f7ff ffa5 	bl	8006c7c <_Bfree>
 8006d32:	4644      	mov	r4, r8
 8006d34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d38:	3501      	adds	r5, #1
 8006d3a:	615e      	str	r6, [r3, #20]
 8006d3c:	6125      	str	r5, [r4, #16]
 8006d3e:	4620      	mov	r0, r4
 8006d40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d44:	08008850 	.word	0x08008850
 8006d48:	080088dc 	.word	0x080088dc

08006d4c <__s2b>:
 8006d4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d50:	460c      	mov	r4, r1
 8006d52:	4615      	mov	r5, r2
 8006d54:	461f      	mov	r7, r3
 8006d56:	2209      	movs	r2, #9
 8006d58:	3308      	adds	r3, #8
 8006d5a:	4606      	mov	r6, r0
 8006d5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d60:	2100      	movs	r1, #0
 8006d62:	2201      	movs	r2, #1
 8006d64:	429a      	cmp	r2, r3
 8006d66:	db09      	blt.n	8006d7c <__s2b+0x30>
 8006d68:	4630      	mov	r0, r6
 8006d6a:	f7ff ff47 	bl	8006bfc <_Balloc>
 8006d6e:	b940      	cbnz	r0, 8006d82 <__s2b+0x36>
 8006d70:	4602      	mov	r2, r0
 8006d72:	4b19      	ldr	r3, [pc, #100]	; (8006dd8 <__s2b+0x8c>)
 8006d74:	4819      	ldr	r0, [pc, #100]	; (8006ddc <__s2b+0x90>)
 8006d76:	21ce      	movs	r1, #206	; 0xce
 8006d78:	f000 fe90 	bl	8007a9c <__assert_func>
 8006d7c:	0052      	lsls	r2, r2, #1
 8006d7e:	3101      	adds	r1, #1
 8006d80:	e7f0      	b.n	8006d64 <__s2b+0x18>
 8006d82:	9b08      	ldr	r3, [sp, #32]
 8006d84:	6143      	str	r3, [r0, #20]
 8006d86:	2d09      	cmp	r5, #9
 8006d88:	f04f 0301 	mov.w	r3, #1
 8006d8c:	6103      	str	r3, [r0, #16]
 8006d8e:	dd16      	ble.n	8006dbe <__s2b+0x72>
 8006d90:	f104 0909 	add.w	r9, r4, #9
 8006d94:	46c8      	mov	r8, r9
 8006d96:	442c      	add	r4, r5
 8006d98:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006d9c:	4601      	mov	r1, r0
 8006d9e:	3b30      	subs	r3, #48	; 0x30
 8006da0:	220a      	movs	r2, #10
 8006da2:	4630      	mov	r0, r6
 8006da4:	f7ff ff8c 	bl	8006cc0 <__multadd>
 8006da8:	45a0      	cmp	r8, r4
 8006daa:	d1f5      	bne.n	8006d98 <__s2b+0x4c>
 8006dac:	f1a5 0408 	sub.w	r4, r5, #8
 8006db0:	444c      	add	r4, r9
 8006db2:	1b2d      	subs	r5, r5, r4
 8006db4:	1963      	adds	r3, r4, r5
 8006db6:	42bb      	cmp	r3, r7
 8006db8:	db04      	blt.n	8006dc4 <__s2b+0x78>
 8006dba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006dbe:	340a      	adds	r4, #10
 8006dc0:	2509      	movs	r5, #9
 8006dc2:	e7f6      	b.n	8006db2 <__s2b+0x66>
 8006dc4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006dc8:	4601      	mov	r1, r0
 8006dca:	3b30      	subs	r3, #48	; 0x30
 8006dcc:	220a      	movs	r2, #10
 8006dce:	4630      	mov	r0, r6
 8006dd0:	f7ff ff76 	bl	8006cc0 <__multadd>
 8006dd4:	e7ee      	b.n	8006db4 <__s2b+0x68>
 8006dd6:	bf00      	nop
 8006dd8:	08008850 	.word	0x08008850
 8006ddc:	080088dc 	.word	0x080088dc

08006de0 <__hi0bits>:
 8006de0:	0c03      	lsrs	r3, r0, #16
 8006de2:	041b      	lsls	r3, r3, #16
 8006de4:	b9d3      	cbnz	r3, 8006e1c <__hi0bits+0x3c>
 8006de6:	0400      	lsls	r0, r0, #16
 8006de8:	2310      	movs	r3, #16
 8006dea:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006dee:	bf04      	itt	eq
 8006df0:	0200      	lsleq	r0, r0, #8
 8006df2:	3308      	addeq	r3, #8
 8006df4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006df8:	bf04      	itt	eq
 8006dfa:	0100      	lsleq	r0, r0, #4
 8006dfc:	3304      	addeq	r3, #4
 8006dfe:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006e02:	bf04      	itt	eq
 8006e04:	0080      	lsleq	r0, r0, #2
 8006e06:	3302      	addeq	r3, #2
 8006e08:	2800      	cmp	r0, #0
 8006e0a:	db05      	blt.n	8006e18 <__hi0bits+0x38>
 8006e0c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006e10:	f103 0301 	add.w	r3, r3, #1
 8006e14:	bf08      	it	eq
 8006e16:	2320      	moveq	r3, #32
 8006e18:	4618      	mov	r0, r3
 8006e1a:	4770      	bx	lr
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	e7e4      	b.n	8006dea <__hi0bits+0xa>

08006e20 <__lo0bits>:
 8006e20:	6803      	ldr	r3, [r0, #0]
 8006e22:	f013 0207 	ands.w	r2, r3, #7
 8006e26:	4601      	mov	r1, r0
 8006e28:	d00b      	beq.n	8006e42 <__lo0bits+0x22>
 8006e2a:	07da      	lsls	r2, r3, #31
 8006e2c:	d423      	bmi.n	8006e76 <__lo0bits+0x56>
 8006e2e:	0798      	lsls	r0, r3, #30
 8006e30:	bf49      	itett	mi
 8006e32:	085b      	lsrmi	r3, r3, #1
 8006e34:	089b      	lsrpl	r3, r3, #2
 8006e36:	2001      	movmi	r0, #1
 8006e38:	600b      	strmi	r3, [r1, #0]
 8006e3a:	bf5c      	itt	pl
 8006e3c:	600b      	strpl	r3, [r1, #0]
 8006e3e:	2002      	movpl	r0, #2
 8006e40:	4770      	bx	lr
 8006e42:	b298      	uxth	r0, r3
 8006e44:	b9a8      	cbnz	r0, 8006e72 <__lo0bits+0x52>
 8006e46:	0c1b      	lsrs	r3, r3, #16
 8006e48:	2010      	movs	r0, #16
 8006e4a:	b2da      	uxtb	r2, r3
 8006e4c:	b90a      	cbnz	r2, 8006e52 <__lo0bits+0x32>
 8006e4e:	3008      	adds	r0, #8
 8006e50:	0a1b      	lsrs	r3, r3, #8
 8006e52:	071a      	lsls	r2, r3, #28
 8006e54:	bf04      	itt	eq
 8006e56:	091b      	lsreq	r3, r3, #4
 8006e58:	3004      	addeq	r0, #4
 8006e5a:	079a      	lsls	r2, r3, #30
 8006e5c:	bf04      	itt	eq
 8006e5e:	089b      	lsreq	r3, r3, #2
 8006e60:	3002      	addeq	r0, #2
 8006e62:	07da      	lsls	r2, r3, #31
 8006e64:	d403      	bmi.n	8006e6e <__lo0bits+0x4e>
 8006e66:	085b      	lsrs	r3, r3, #1
 8006e68:	f100 0001 	add.w	r0, r0, #1
 8006e6c:	d005      	beq.n	8006e7a <__lo0bits+0x5a>
 8006e6e:	600b      	str	r3, [r1, #0]
 8006e70:	4770      	bx	lr
 8006e72:	4610      	mov	r0, r2
 8006e74:	e7e9      	b.n	8006e4a <__lo0bits+0x2a>
 8006e76:	2000      	movs	r0, #0
 8006e78:	4770      	bx	lr
 8006e7a:	2020      	movs	r0, #32
 8006e7c:	4770      	bx	lr
	...

08006e80 <__i2b>:
 8006e80:	b510      	push	{r4, lr}
 8006e82:	460c      	mov	r4, r1
 8006e84:	2101      	movs	r1, #1
 8006e86:	f7ff feb9 	bl	8006bfc <_Balloc>
 8006e8a:	4602      	mov	r2, r0
 8006e8c:	b928      	cbnz	r0, 8006e9a <__i2b+0x1a>
 8006e8e:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <__i2b+0x24>)
 8006e90:	4805      	ldr	r0, [pc, #20]	; (8006ea8 <__i2b+0x28>)
 8006e92:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006e96:	f000 fe01 	bl	8007a9c <__assert_func>
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	6144      	str	r4, [r0, #20]
 8006e9e:	6103      	str	r3, [r0, #16]
 8006ea0:	bd10      	pop	{r4, pc}
 8006ea2:	bf00      	nop
 8006ea4:	08008850 	.word	0x08008850
 8006ea8:	080088dc 	.word	0x080088dc

08006eac <__multiply>:
 8006eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb0:	4691      	mov	r9, r2
 8006eb2:	690a      	ldr	r2, [r1, #16]
 8006eb4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	bfb8      	it	lt
 8006ebc:	460b      	movlt	r3, r1
 8006ebe:	460c      	mov	r4, r1
 8006ec0:	bfbc      	itt	lt
 8006ec2:	464c      	movlt	r4, r9
 8006ec4:	4699      	movlt	r9, r3
 8006ec6:	6927      	ldr	r7, [r4, #16]
 8006ec8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006ecc:	68a3      	ldr	r3, [r4, #8]
 8006ece:	6861      	ldr	r1, [r4, #4]
 8006ed0:	eb07 060a 	add.w	r6, r7, sl
 8006ed4:	42b3      	cmp	r3, r6
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	bfb8      	it	lt
 8006eda:	3101      	addlt	r1, #1
 8006edc:	f7ff fe8e 	bl	8006bfc <_Balloc>
 8006ee0:	b930      	cbnz	r0, 8006ef0 <__multiply+0x44>
 8006ee2:	4602      	mov	r2, r0
 8006ee4:	4b44      	ldr	r3, [pc, #272]	; (8006ff8 <__multiply+0x14c>)
 8006ee6:	4845      	ldr	r0, [pc, #276]	; (8006ffc <__multiply+0x150>)
 8006ee8:	f240 115d 	movw	r1, #349	; 0x15d
 8006eec:	f000 fdd6 	bl	8007a9c <__assert_func>
 8006ef0:	f100 0514 	add.w	r5, r0, #20
 8006ef4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006ef8:	462b      	mov	r3, r5
 8006efa:	2200      	movs	r2, #0
 8006efc:	4543      	cmp	r3, r8
 8006efe:	d321      	bcc.n	8006f44 <__multiply+0x98>
 8006f00:	f104 0314 	add.w	r3, r4, #20
 8006f04:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006f08:	f109 0314 	add.w	r3, r9, #20
 8006f0c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006f10:	9202      	str	r2, [sp, #8]
 8006f12:	1b3a      	subs	r2, r7, r4
 8006f14:	3a15      	subs	r2, #21
 8006f16:	f022 0203 	bic.w	r2, r2, #3
 8006f1a:	3204      	adds	r2, #4
 8006f1c:	f104 0115 	add.w	r1, r4, #21
 8006f20:	428f      	cmp	r7, r1
 8006f22:	bf38      	it	cc
 8006f24:	2204      	movcc	r2, #4
 8006f26:	9201      	str	r2, [sp, #4]
 8006f28:	9a02      	ldr	r2, [sp, #8]
 8006f2a:	9303      	str	r3, [sp, #12]
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d80c      	bhi.n	8006f4a <__multiply+0x9e>
 8006f30:	2e00      	cmp	r6, #0
 8006f32:	dd03      	ble.n	8006f3c <__multiply+0x90>
 8006f34:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d05a      	beq.n	8006ff2 <__multiply+0x146>
 8006f3c:	6106      	str	r6, [r0, #16]
 8006f3e:	b005      	add	sp, #20
 8006f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f44:	f843 2b04 	str.w	r2, [r3], #4
 8006f48:	e7d8      	b.n	8006efc <__multiply+0x50>
 8006f4a:	f8b3 a000 	ldrh.w	sl, [r3]
 8006f4e:	f1ba 0f00 	cmp.w	sl, #0
 8006f52:	d024      	beq.n	8006f9e <__multiply+0xf2>
 8006f54:	f104 0e14 	add.w	lr, r4, #20
 8006f58:	46a9      	mov	r9, r5
 8006f5a:	f04f 0c00 	mov.w	ip, #0
 8006f5e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006f62:	f8d9 1000 	ldr.w	r1, [r9]
 8006f66:	fa1f fb82 	uxth.w	fp, r2
 8006f6a:	b289      	uxth	r1, r1
 8006f6c:	fb0a 110b 	mla	r1, sl, fp, r1
 8006f70:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006f74:	f8d9 2000 	ldr.w	r2, [r9]
 8006f78:	4461      	add	r1, ip
 8006f7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f7e:	fb0a c20b 	mla	r2, sl, fp, ip
 8006f82:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006f86:	b289      	uxth	r1, r1
 8006f88:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006f8c:	4577      	cmp	r7, lr
 8006f8e:	f849 1b04 	str.w	r1, [r9], #4
 8006f92:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006f96:	d8e2      	bhi.n	8006f5e <__multiply+0xb2>
 8006f98:	9a01      	ldr	r2, [sp, #4]
 8006f9a:	f845 c002 	str.w	ip, [r5, r2]
 8006f9e:	9a03      	ldr	r2, [sp, #12]
 8006fa0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	f1b9 0f00 	cmp.w	r9, #0
 8006faa:	d020      	beq.n	8006fee <__multiply+0x142>
 8006fac:	6829      	ldr	r1, [r5, #0]
 8006fae:	f104 0c14 	add.w	ip, r4, #20
 8006fb2:	46ae      	mov	lr, r5
 8006fb4:	f04f 0a00 	mov.w	sl, #0
 8006fb8:	f8bc b000 	ldrh.w	fp, [ip]
 8006fbc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006fc0:	fb09 220b 	mla	r2, r9, fp, r2
 8006fc4:	4492      	add	sl, r2
 8006fc6:	b289      	uxth	r1, r1
 8006fc8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006fcc:	f84e 1b04 	str.w	r1, [lr], #4
 8006fd0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006fd4:	f8be 1000 	ldrh.w	r1, [lr]
 8006fd8:	0c12      	lsrs	r2, r2, #16
 8006fda:	fb09 1102 	mla	r1, r9, r2, r1
 8006fde:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006fe2:	4567      	cmp	r7, ip
 8006fe4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006fe8:	d8e6      	bhi.n	8006fb8 <__multiply+0x10c>
 8006fea:	9a01      	ldr	r2, [sp, #4]
 8006fec:	50a9      	str	r1, [r5, r2]
 8006fee:	3504      	adds	r5, #4
 8006ff0:	e79a      	b.n	8006f28 <__multiply+0x7c>
 8006ff2:	3e01      	subs	r6, #1
 8006ff4:	e79c      	b.n	8006f30 <__multiply+0x84>
 8006ff6:	bf00      	nop
 8006ff8:	08008850 	.word	0x08008850
 8006ffc:	080088dc 	.word	0x080088dc

08007000 <__pow5mult>:
 8007000:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007004:	4615      	mov	r5, r2
 8007006:	f012 0203 	ands.w	r2, r2, #3
 800700a:	4606      	mov	r6, r0
 800700c:	460f      	mov	r7, r1
 800700e:	d007      	beq.n	8007020 <__pow5mult+0x20>
 8007010:	4c25      	ldr	r4, [pc, #148]	; (80070a8 <__pow5mult+0xa8>)
 8007012:	3a01      	subs	r2, #1
 8007014:	2300      	movs	r3, #0
 8007016:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800701a:	f7ff fe51 	bl	8006cc0 <__multadd>
 800701e:	4607      	mov	r7, r0
 8007020:	10ad      	asrs	r5, r5, #2
 8007022:	d03d      	beq.n	80070a0 <__pow5mult+0xa0>
 8007024:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007026:	b97c      	cbnz	r4, 8007048 <__pow5mult+0x48>
 8007028:	2010      	movs	r0, #16
 800702a:	f7ff fdbf 	bl	8006bac <malloc>
 800702e:	4602      	mov	r2, r0
 8007030:	6270      	str	r0, [r6, #36]	; 0x24
 8007032:	b928      	cbnz	r0, 8007040 <__pow5mult+0x40>
 8007034:	4b1d      	ldr	r3, [pc, #116]	; (80070ac <__pow5mult+0xac>)
 8007036:	481e      	ldr	r0, [pc, #120]	; (80070b0 <__pow5mult+0xb0>)
 8007038:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800703c:	f000 fd2e 	bl	8007a9c <__assert_func>
 8007040:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007044:	6004      	str	r4, [r0, #0]
 8007046:	60c4      	str	r4, [r0, #12]
 8007048:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800704c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007050:	b94c      	cbnz	r4, 8007066 <__pow5mult+0x66>
 8007052:	f240 2171 	movw	r1, #625	; 0x271
 8007056:	4630      	mov	r0, r6
 8007058:	f7ff ff12 	bl	8006e80 <__i2b>
 800705c:	2300      	movs	r3, #0
 800705e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007062:	4604      	mov	r4, r0
 8007064:	6003      	str	r3, [r0, #0]
 8007066:	f04f 0900 	mov.w	r9, #0
 800706a:	07eb      	lsls	r3, r5, #31
 800706c:	d50a      	bpl.n	8007084 <__pow5mult+0x84>
 800706e:	4639      	mov	r1, r7
 8007070:	4622      	mov	r2, r4
 8007072:	4630      	mov	r0, r6
 8007074:	f7ff ff1a 	bl	8006eac <__multiply>
 8007078:	4639      	mov	r1, r7
 800707a:	4680      	mov	r8, r0
 800707c:	4630      	mov	r0, r6
 800707e:	f7ff fdfd 	bl	8006c7c <_Bfree>
 8007082:	4647      	mov	r7, r8
 8007084:	106d      	asrs	r5, r5, #1
 8007086:	d00b      	beq.n	80070a0 <__pow5mult+0xa0>
 8007088:	6820      	ldr	r0, [r4, #0]
 800708a:	b938      	cbnz	r0, 800709c <__pow5mult+0x9c>
 800708c:	4622      	mov	r2, r4
 800708e:	4621      	mov	r1, r4
 8007090:	4630      	mov	r0, r6
 8007092:	f7ff ff0b 	bl	8006eac <__multiply>
 8007096:	6020      	str	r0, [r4, #0]
 8007098:	f8c0 9000 	str.w	r9, [r0]
 800709c:	4604      	mov	r4, r0
 800709e:	e7e4      	b.n	800706a <__pow5mult+0x6a>
 80070a0:	4638      	mov	r0, r7
 80070a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070a6:	bf00      	nop
 80070a8:	08008a28 	.word	0x08008a28
 80070ac:	080087de 	.word	0x080087de
 80070b0:	080088dc 	.word	0x080088dc

080070b4 <__lshift>:
 80070b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070b8:	460c      	mov	r4, r1
 80070ba:	6849      	ldr	r1, [r1, #4]
 80070bc:	6923      	ldr	r3, [r4, #16]
 80070be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80070c2:	68a3      	ldr	r3, [r4, #8]
 80070c4:	4607      	mov	r7, r0
 80070c6:	4691      	mov	r9, r2
 80070c8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80070cc:	f108 0601 	add.w	r6, r8, #1
 80070d0:	42b3      	cmp	r3, r6
 80070d2:	db0b      	blt.n	80070ec <__lshift+0x38>
 80070d4:	4638      	mov	r0, r7
 80070d6:	f7ff fd91 	bl	8006bfc <_Balloc>
 80070da:	4605      	mov	r5, r0
 80070dc:	b948      	cbnz	r0, 80070f2 <__lshift+0x3e>
 80070de:	4602      	mov	r2, r0
 80070e0:	4b2a      	ldr	r3, [pc, #168]	; (800718c <__lshift+0xd8>)
 80070e2:	482b      	ldr	r0, [pc, #172]	; (8007190 <__lshift+0xdc>)
 80070e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80070e8:	f000 fcd8 	bl	8007a9c <__assert_func>
 80070ec:	3101      	adds	r1, #1
 80070ee:	005b      	lsls	r3, r3, #1
 80070f0:	e7ee      	b.n	80070d0 <__lshift+0x1c>
 80070f2:	2300      	movs	r3, #0
 80070f4:	f100 0114 	add.w	r1, r0, #20
 80070f8:	f100 0210 	add.w	r2, r0, #16
 80070fc:	4618      	mov	r0, r3
 80070fe:	4553      	cmp	r3, sl
 8007100:	db37      	blt.n	8007172 <__lshift+0xbe>
 8007102:	6920      	ldr	r0, [r4, #16]
 8007104:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007108:	f104 0314 	add.w	r3, r4, #20
 800710c:	f019 091f 	ands.w	r9, r9, #31
 8007110:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007114:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007118:	d02f      	beq.n	800717a <__lshift+0xc6>
 800711a:	f1c9 0e20 	rsb	lr, r9, #32
 800711e:	468a      	mov	sl, r1
 8007120:	f04f 0c00 	mov.w	ip, #0
 8007124:	681a      	ldr	r2, [r3, #0]
 8007126:	fa02 f209 	lsl.w	r2, r2, r9
 800712a:	ea42 020c 	orr.w	r2, r2, ip
 800712e:	f84a 2b04 	str.w	r2, [sl], #4
 8007132:	f853 2b04 	ldr.w	r2, [r3], #4
 8007136:	4298      	cmp	r0, r3
 8007138:	fa22 fc0e 	lsr.w	ip, r2, lr
 800713c:	d8f2      	bhi.n	8007124 <__lshift+0x70>
 800713e:	1b03      	subs	r3, r0, r4
 8007140:	3b15      	subs	r3, #21
 8007142:	f023 0303 	bic.w	r3, r3, #3
 8007146:	3304      	adds	r3, #4
 8007148:	f104 0215 	add.w	r2, r4, #21
 800714c:	4290      	cmp	r0, r2
 800714e:	bf38      	it	cc
 8007150:	2304      	movcc	r3, #4
 8007152:	f841 c003 	str.w	ip, [r1, r3]
 8007156:	f1bc 0f00 	cmp.w	ip, #0
 800715a:	d001      	beq.n	8007160 <__lshift+0xac>
 800715c:	f108 0602 	add.w	r6, r8, #2
 8007160:	3e01      	subs	r6, #1
 8007162:	4638      	mov	r0, r7
 8007164:	612e      	str	r6, [r5, #16]
 8007166:	4621      	mov	r1, r4
 8007168:	f7ff fd88 	bl	8006c7c <_Bfree>
 800716c:	4628      	mov	r0, r5
 800716e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007172:	f842 0f04 	str.w	r0, [r2, #4]!
 8007176:	3301      	adds	r3, #1
 8007178:	e7c1      	b.n	80070fe <__lshift+0x4a>
 800717a:	3904      	subs	r1, #4
 800717c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007180:	f841 2f04 	str.w	r2, [r1, #4]!
 8007184:	4298      	cmp	r0, r3
 8007186:	d8f9      	bhi.n	800717c <__lshift+0xc8>
 8007188:	e7ea      	b.n	8007160 <__lshift+0xac>
 800718a:	bf00      	nop
 800718c:	08008850 	.word	0x08008850
 8007190:	080088dc 	.word	0x080088dc

08007194 <__mcmp>:
 8007194:	b530      	push	{r4, r5, lr}
 8007196:	6902      	ldr	r2, [r0, #16]
 8007198:	690c      	ldr	r4, [r1, #16]
 800719a:	1b12      	subs	r2, r2, r4
 800719c:	d10e      	bne.n	80071bc <__mcmp+0x28>
 800719e:	f100 0314 	add.w	r3, r0, #20
 80071a2:	3114      	adds	r1, #20
 80071a4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80071a8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80071ac:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80071b0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80071b4:	42a5      	cmp	r5, r4
 80071b6:	d003      	beq.n	80071c0 <__mcmp+0x2c>
 80071b8:	d305      	bcc.n	80071c6 <__mcmp+0x32>
 80071ba:	2201      	movs	r2, #1
 80071bc:	4610      	mov	r0, r2
 80071be:	bd30      	pop	{r4, r5, pc}
 80071c0:	4283      	cmp	r3, r0
 80071c2:	d3f3      	bcc.n	80071ac <__mcmp+0x18>
 80071c4:	e7fa      	b.n	80071bc <__mcmp+0x28>
 80071c6:	f04f 32ff 	mov.w	r2, #4294967295
 80071ca:	e7f7      	b.n	80071bc <__mcmp+0x28>

080071cc <__mdiff>:
 80071cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d0:	460c      	mov	r4, r1
 80071d2:	4606      	mov	r6, r0
 80071d4:	4611      	mov	r1, r2
 80071d6:	4620      	mov	r0, r4
 80071d8:	4690      	mov	r8, r2
 80071da:	f7ff ffdb 	bl	8007194 <__mcmp>
 80071de:	1e05      	subs	r5, r0, #0
 80071e0:	d110      	bne.n	8007204 <__mdiff+0x38>
 80071e2:	4629      	mov	r1, r5
 80071e4:	4630      	mov	r0, r6
 80071e6:	f7ff fd09 	bl	8006bfc <_Balloc>
 80071ea:	b930      	cbnz	r0, 80071fa <__mdiff+0x2e>
 80071ec:	4b3a      	ldr	r3, [pc, #232]	; (80072d8 <__mdiff+0x10c>)
 80071ee:	4602      	mov	r2, r0
 80071f0:	f240 2132 	movw	r1, #562	; 0x232
 80071f4:	4839      	ldr	r0, [pc, #228]	; (80072dc <__mdiff+0x110>)
 80071f6:	f000 fc51 	bl	8007a9c <__assert_func>
 80071fa:	2301      	movs	r3, #1
 80071fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007200:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007204:	bfa4      	itt	ge
 8007206:	4643      	movge	r3, r8
 8007208:	46a0      	movge	r8, r4
 800720a:	4630      	mov	r0, r6
 800720c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007210:	bfa6      	itte	ge
 8007212:	461c      	movge	r4, r3
 8007214:	2500      	movge	r5, #0
 8007216:	2501      	movlt	r5, #1
 8007218:	f7ff fcf0 	bl	8006bfc <_Balloc>
 800721c:	b920      	cbnz	r0, 8007228 <__mdiff+0x5c>
 800721e:	4b2e      	ldr	r3, [pc, #184]	; (80072d8 <__mdiff+0x10c>)
 8007220:	4602      	mov	r2, r0
 8007222:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007226:	e7e5      	b.n	80071f4 <__mdiff+0x28>
 8007228:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800722c:	6926      	ldr	r6, [r4, #16]
 800722e:	60c5      	str	r5, [r0, #12]
 8007230:	f104 0914 	add.w	r9, r4, #20
 8007234:	f108 0514 	add.w	r5, r8, #20
 8007238:	f100 0e14 	add.w	lr, r0, #20
 800723c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007240:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007244:	f108 0210 	add.w	r2, r8, #16
 8007248:	46f2      	mov	sl, lr
 800724a:	2100      	movs	r1, #0
 800724c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007250:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007254:	fa1f f883 	uxth.w	r8, r3
 8007258:	fa11 f18b 	uxtah	r1, r1, fp
 800725c:	0c1b      	lsrs	r3, r3, #16
 800725e:	eba1 0808 	sub.w	r8, r1, r8
 8007262:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007266:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800726a:	fa1f f888 	uxth.w	r8, r8
 800726e:	1419      	asrs	r1, r3, #16
 8007270:	454e      	cmp	r6, r9
 8007272:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007276:	f84a 3b04 	str.w	r3, [sl], #4
 800727a:	d8e7      	bhi.n	800724c <__mdiff+0x80>
 800727c:	1b33      	subs	r3, r6, r4
 800727e:	3b15      	subs	r3, #21
 8007280:	f023 0303 	bic.w	r3, r3, #3
 8007284:	3304      	adds	r3, #4
 8007286:	3415      	adds	r4, #21
 8007288:	42a6      	cmp	r6, r4
 800728a:	bf38      	it	cc
 800728c:	2304      	movcc	r3, #4
 800728e:	441d      	add	r5, r3
 8007290:	4473      	add	r3, lr
 8007292:	469e      	mov	lr, r3
 8007294:	462e      	mov	r6, r5
 8007296:	4566      	cmp	r6, ip
 8007298:	d30e      	bcc.n	80072b8 <__mdiff+0xec>
 800729a:	f10c 0203 	add.w	r2, ip, #3
 800729e:	1b52      	subs	r2, r2, r5
 80072a0:	f022 0203 	bic.w	r2, r2, #3
 80072a4:	3d03      	subs	r5, #3
 80072a6:	45ac      	cmp	ip, r5
 80072a8:	bf38      	it	cc
 80072aa:	2200      	movcc	r2, #0
 80072ac:	441a      	add	r2, r3
 80072ae:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80072b2:	b17b      	cbz	r3, 80072d4 <__mdiff+0x108>
 80072b4:	6107      	str	r7, [r0, #16]
 80072b6:	e7a3      	b.n	8007200 <__mdiff+0x34>
 80072b8:	f856 8b04 	ldr.w	r8, [r6], #4
 80072bc:	fa11 f288 	uxtah	r2, r1, r8
 80072c0:	1414      	asrs	r4, r2, #16
 80072c2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80072c6:	b292      	uxth	r2, r2
 80072c8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80072cc:	f84e 2b04 	str.w	r2, [lr], #4
 80072d0:	1421      	asrs	r1, r4, #16
 80072d2:	e7e0      	b.n	8007296 <__mdiff+0xca>
 80072d4:	3f01      	subs	r7, #1
 80072d6:	e7ea      	b.n	80072ae <__mdiff+0xe2>
 80072d8:	08008850 	.word	0x08008850
 80072dc:	080088dc 	.word	0x080088dc

080072e0 <__ulp>:
 80072e0:	b082      	sub	sp, #8
 80072e2:	ed8d 0b00 	vstr	d0, [sp]
 80072e6:	9b01      	ldr	r3, [sp, #4]
 80072e8:	4912      	ldr	r1, [pc, #72]	; (8007334 <__ulp+0x54>)
 80072ea:	4019      	ands	r1, r3
 80072ec:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 80072f0:	2900      	cmp	r1, #0
 80072f2:	dd05      	ble.n	8007300 <__ulp+0x20>
 80072f4:	2200      	movs	r2, #0
 80072f6:	460b      	mov	r3, r1
 80072f8:	ec43 2b10 	vmov	d0, r2, r3
 80072fc:	b002      	add	sp, #8
 80072fe:	4770      	bx	lr
 8007300:	4249      	negs	r1, r1
 8007302:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007306:	ea4f 5021 	mov.w	r0, r1, asr #20
 800730a:	f04f 0200 	mov.w	r2, #0
 800730e:	f04f 0300 	mov.w	r3, #0
 8007312:	da04      	bge.n	800731e <__ulp+0x3e>
 8007314:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007318:	fa41 f300 	asr.w	r3, r1, r0
 800731c:	e7ec      	b.n	80072f8 <__ulp+0x18>
 800731e:	f1a0 0114 	sub.w	r1, r0, #20
 8007322:	291e      	cmp	r1, #30
 8007324:	bfda      	itte	le
 8007326:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800732a:	fa20 f101 	lsrle.w	r1, r0, r1
 800732e:	2101      	movgt	r1, #1
 8007330:	460a      	mov	r2, r1
 8007332:	e7e1      	b.n	80072f8 <__ulp+0x18>
 8007334:	7ff00000 	.word	0x7ff00000

08007338 <__b2d>:
 8007338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800733a:	6905      	ldr	r5, [r0, #16]
 800733c:	f100 0714 	add.w	r7, r0, #20
 8007340:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8007344:	1f2e      	subs	r6, r5, #4
 8007346:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800734a:	4620      	mov	r0, r4
 800734c:	f7ff fd48 	bl	8006de0 <__hi0bits>
 8007350:	f1c0 0320 	rsb	r3, r0, #32
 8007354:	280a      	cmp	r0, #10
 8007356:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80073d4 <__b2d+0x9c>
 800735a:	600b      	str	r3, [r1, #0]
 800735c:	dc14      	bgt.n	8007388 <__b2d+0x50>
 800735e:	f1c0 0e0b 	rsb	lr, r0, #11
 8007362:	fa24 f10e 	lsr.w	r1, r4, lr
 8007366:	42b7      	cmp	r7, r6
 8007368:	ea41 030c 	orr.w	r3, r1, ip
 800736c:	bf34      	ite	cc
 800736e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007372:	2100      	movcs	r1, #0
 8007374:	3015      	adds	r0, #21
 8007376:	fa04 f000 	lsl.w	r0, r4, r0
 800737a:	fa21 f10e 	lsr.w	r1, r1, lr
 800737e:	ea40 0201 	orr.w	r2, r0, r1
 8007382:	ec43 2b10 	vmov	d0, r2, r3
 8007386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007388:	42b7      	cmp	r7, r6
 800738a:	bf3a      	itte	cc
 800738c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8007390:	f1a5 0608 	subcc.w	r6, r5, #8
 8007394:	2100      	movcs	r1, #0
 8007396:	380b      	subs	r0, #11
 8007398:	d017      	beq.n	80073ca <__b2d+0x92>
 800739a:	f1c0 0c20 	rsb	ip, r0, #32
 800739e:	fa04 f500 	lsl.w	r5, r4, r0
 80073a2:	42be      	cmp	r6, r7
 80073a4:	fa21 f40c 	lsr.w	r4, r1, ip
 80073a8:	ea45 0504 	orr.w	r5, r5, r4
 80073ac:	bf8c      	ite	hi
 80073ae:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80073b2:	2400      	movls	r4, #0
 80073b4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 80073b8:	fa01 f000 	lsl.w	r0, r1, r0
 80073bc:	fa24 f40c 	lsr.w	r4, r4, ip
 80073c0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80073c4:	ea40 0204 	orr.w	r2, r0, r4
 80073c8:	e7db      	b.n	8007382 <__b2d+0x4a>
 80073ca:	ea44 030c 	orr.w	r3, r4, ip
 80073ce:	460a      	mov	r2, r1
 80073d0:	e7d7      	b.n	8007382 <__b2d+0x4a>
 80073d2:	bf00      	nop
 80073d4:	3ff00000 	.word	0x3ff00000

080073d8 <__d2b>:
 80073d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80073dc:	4689      	mov	r9, r1
 80073de:	2101      	movs	r1, #1
 80073e0:	ec57 6b10 	vmov	r6, r7, d0
 80073e4:	4690      	mov	r8, r2
 80073e6:	f7ff fc09 	bl	8006bfc <_Balloc>
 80073ea:	4604      	mov	r4, r0
 80073ec:	b930      	cbnz	r0, 80073fc <__d2b+0x24>
 80073ee:	4602      	mov	r2, r0
 80073f0:	4b25      	ldr	r3, [pc, #148]	; (8007488 <__d2b+0xb0>)
 80073f2:	4826      	ldr	r0, [pc, #152]	; (800748c <__d2b+0xb4>)
 80073f4:	f240 310a 	movw	r1, #778	; 0x30a
 80073f8:	f000 fb50 	bl	8007a9c <__assert_func>
 80073fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8007400:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007404:	bb35      	cbnz	r5, 8007454 <__d2b+0x7c>
 8007406:	2e00      	cmp	r6, #0
 8007408:	9301      	str	r3, [sp, #4]
 800740a:	d028      	beq.n	800745e <__d2b+0x86>
 800740c:	4668      	mov	r0, sp
 800740e:	9600      	str	r6, [sp, #0]
 8007410:	f7ff fd06 	bl	8006e20 <__lo0bits>
 8007414:	9900      	ldr	r1, [sp, #0]
 8007416:	b300      	cbz	r0, 800745a <__d2b+0x82>
 8007418:	9a01      	ldr	r2, [sp, #4]
 800741a:	f1c0 0320 	rsb	r3, r0, #32
 800741e:	fa02 f303 	lsl.w	r3, r2, r3
 8007422:	430b      	orrs	r3, r1
 8007424:	40c2      	lsrs	r2, r0
 8007426:	6163      	str	r3, [r4, #20]
 8007428:	9201      	str	r2, [sp, #4]
 800742a:	9b01      	ldr	r3, [sp, #4]
 800742c:	61a3      	str	r3, [r4, #24]
 800742e:	2b00      	cmp	r3, #0
 8007430:	bf14      	ite	ne
 8007432:	2202      	movne	r2, #2
 8007434:	2201      	moveq	r2, #1
 8007436:	6122      	str	r2, [r4, #16]
 8007438:	b1d5      	cbz	r5, 8007470 <__d2b+0x98>
 800743a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800743e:	4405      	add	r5, r0
 8007440:	f8c9 5000 	str.w	r5, [r9]
 8007444:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007448:	f8c8 0000 	str.w	r0, [r8]
 800744c:	4620      	mov	r0, r4
 800744e:	b003      	add	sp, #12
 8007450:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007454:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007458:	e7d5      	b.n	8007406 <__d2b+0x2e>
 800745a:	6161      	str	r1, [r4, #20]
 800745c:	e7e5      	b.n	800742a <__d2b+0x52>
 800745e:	a801      	add	r0, sp, #4
 8007460:	f7ff fcde 	bl	8006e20 <__lo0bits>
 8007464:	9b01      	ldr	r3, [sp, #4]
 8007466:	6163      	str	r3, [r4, #20]
 8007468:	2201      	movs	r2, #1
 800746a:	6122      	str	r2, [r4, #16]
 800746c:	3020      	adds	r0, #32
 800746e:	e7e3      	b.n	8007438 <__d2b+0x60>
 8007470:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007474:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007478:	f8c9 0000 	str.w	r0, [r9]
 800747c:	6918      	ldr	r0, [r3, #16]
 800747e:	f7ff fcaf 	bl	8006de0 <__hi0bits>
 8007482:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007486:	e7df      	b.n	8007448 <__d2b+0x70>
 8007488:	08008850 	.word	0x08008850
 800748c:	080088dc 	.word	0x080088dc

08007490 <__ratio>:
 8007490:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007494:	4688      	mov	r8, r1
 8007496:	4669      	mov	r1, sp
 8007498:	4681      	mov	r9, r0
 800749a:	f7ff ff4d 	bl	8007338 <__b2d>
 800749e:	a901      	add	r1, sp, #4
 80074a0:	4640      	mov	r0, r8
 80074a2:	ec55 4b10 	vmov	r4, r5, d0
 80074a6:	f7ff ff47 	bl	8007338 <__b2d>
 80074aa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80074ae:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80074b2:	eba3 0c02 	sub.w	ip, r3, r2
 80074b6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80074ba:	1a9b      	subs	r3, r3, r2
 80074bc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80074c0:	ec51 0b10 	vmov	r0, r1, d0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	bfd6      	itet	le
 80074c8:	460a      	movle	r2, r1
 80074ca:	462a      	movgt	r2, r5
 80074cc:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80074d0:	468b      	mov	fp, r1
 80074d2:	462f      	mov	r7, r5
 80074d4:	bfd4      	ite	le
 80074d6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80074da:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80074de:	4620      	mov	r0, r4
 80074e0:	ee10 2a10 	vmov	r2, s0
 80074e4:	465b      	mov	r3, fp
 80074e6:	4639      	mov	r1, r7
 80074e8:	f7f9 f9b0 	bl	800084c <__aeabi_ddiv>
 80074ec:	ec41 0b10 	vmov	d0, r0, r1
 80074f0:	b003      	add	sp, #12
 80074f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080074f6 <__copybits>:
 80074f6:	3901      	subs	r1, #1
 80074f8:	b570      	push	{r4, r5, r6, lr}
 80074fa:	1149      	asrs	r1, r1, #5
 80074fc:	6914      	ldr	r4, [r2, #16]
 80074fe:	3101      	adds	r1, #1
 8007500:	f102 0314 	add.w	r3, r2, #20
 8007504:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007508:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800750c:	1f05      	subs	r5, r0, #4
 800750e:	42a3      	cmp	r3, r4
 8007510:	d30c      	bcc.n	800752c <__copybits+0x36>
 8007512:	1aa3      	subs	r3, r4, r2
 8007514:	3b11      	subs	r3, #17
 8007516:	f023 0303 	bic.w	r3, r3, #3
 800751a:	3211      	adds	r2, #17
 800751c:	42a2      	cmp	r2, r4
 800751e:	bf88      	it	hi
 8007520:	2300      	movhi	r3, #0
 8007522:	4418      	add	r0, r3
 8007524:	2300      	movs	r3, #0
 8007526:	4288      	cmp	r0, r1
 8007528:	d305      	bcc.n	8007536 <__copybits+0x40>
 800752a:	bd70      	pop	{r4, r5, r6, pc}
 800752c:	f853 6b04 	ldr.w	r6, [r3], #4
 8007530:	f845 6f04 	str.w	r6, [r5, #4]!
 8007534:	e7eb      	b.n	800750e <__copybits+0x18>
 8007536:	f840 3b04 	str.w	r3, [r0], #4
 800753a:	e7f4      	b.n	8007526 <__copybits+0x30>

0800753c <__any_on>:
 800753c:	f100 0214 	add.w	r2, r0, #20
 8007540:	6900      	ldr	r0, [r0, #16]
 8007542:	114b      	asrs	r3, r1, #5
 8007544:	4298      	cmp	r0, r3
 8007546:	b510      	push	{r4, lr}
 8007548:	db11      	blt.n	800756e <__any_on+0x32>
 800754a:	dd0a      	ble.n	8007562 <__any_on+0x26>
 800754c:	f011 011f 	ands.w	r1, r1, #31
 8007550:	d007      	beq.n	8007562 <__any_on+0x26>
 8007552:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007556:	fa24 f001 	lsr.w	r0, r4, r1
 800755a:	fa00 f101 	lsl.w	r1, r0, r1
 800755e:	428c      	cmp	r4, r1
 8007560:	d10b      	bne.n	800757a <__any_on+0x3e>
 8007562:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007566:	4293      	cmp	r3, r2
 8007568:	d803      	bhi.n	8007572 <__any_on+0x36>
 800756a:	2000      	movs	r0, #0
 800756c:	bd10      	pop	{r4, pc}
 800756e:	4603      	mov	r3, r0
 8007570:	e7f7      	b.n	8007562 <__any_on+0x26>
 8007572:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007576:	2900      	cmp	r1, #0
 8007578:	d0f5      	beq.n	8007566 <__any_on+0x2a>
 800757a:	2001      	movs	r0, #1
 800757c:	e7f6      	b.n	800756c <__any_on+0x30>

0800757e <_calloc_r>:
 800757e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007580:	fba1 2402 	umull	r2, r4, r1, r2
 8007584:	b94c      	cbnz	r4, 800759a <_calloc_r+0x1c>
 8007586:	4611      	mov	r1, r2
 8007588:	9201      	str	r2, [sp, #4]
 800758a:	f000 f87b 	bl	8007684 <_malloc_r>
 800758e:	9a01      	ldr	r2, [sp, #4]
 8007590:	4605      	mov	r5, r0
 8007592:	b930      	cbnz	r0, 80075a2 <_calloc_r+0x24>
 8007594:	4628      	mov	r0, r5
 8007596:	b003      	add	sp, #12
 8007598:	bd30      	pop	{r4, r5, pc}
 800759a:	220c      	movs	r2, #12
 800759c:	6002      	str	r2, [r0, #0]
 800759e:	2500      	movs	r5, #0
 80075a0:	e7f8      	b.n	8007594 <_calloc_r+0x16>
 80075a2:	4621      	mov	r1, r4
 80075a4:	f7fc fbc0 	bl	8003d28 <memset>
 80075a8:	e7f4      	b.n	8007594 <_calloc_r+0x16>
	...

080075ac <_free_r>:
 80075ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075ae:	2900      	cmp	r1, #0
 80075b0:	d044      	beq.n	800763c <_free_r+0x90>
 80075b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075b6:	9001      	str	r0, [sp, #4]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	f1a1 0404 	sub.w	r4, r1, #4
 80075be:	bfb8      	it	lt
 80075c0:	18e4      	addlt	r4, r4, r3
 80075c2:	f000 fab5 	bl	8007b30 <__malloc_lock>
 80075c6:	4a1e      	ldr	r2, [pc, #120]	; (8007640 <_free_r+0x94>)
 80075c8:	9801      	ldr	r0, [sp, #4]
 80075ca:	6813      	ldr	r3, [r2, #0]
 80075cc:	b933      	cbnz	r3, 80075dc <_free_r+0x30>
 80075ce:	6063      	str	r3, [r4, #4]
 80075d0:	6014      	str	r4, [r2, #0]
 80075d2:	b003      	add	sp, #12
 80075d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80075d8:	f000 bab0 	b.w	8007b3c <__malloc_unlock>
 80075dc:	42a3      	cmp	r3, r4
 80075de:	d908      	bls.n	80075f2 <_free_r+0x46>
 80075e0:	6825      	ldr	r5, [r4, #0]
 80075e2:	1961      	adds	r1, r4, r5
 80075e4:	428b      	cmp	r3, r1
 80075e6:	bf01      	itttt	eq
 80075e8:	6819      	ldreq	r1, [r3, #0]
 80075ea:	685b      	ldreq	r3, [r3, #4]
 80075ec:	1949      	addeq	r1, r1, r5
 80075ee:	6021      	streq	r1, [r4, #0]
 80075f0:	e7ed      	b.n	80075ce <_free_r+0x22>
 80075f2:	461a      	mov	r2, r3
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	b10b      	cbz	r3, 80075fc <_free_r+0x50>
 80075f8:	42a3      	cmp	r3, r4
 80075fa:	d9fa      	bls.n	80075f2 <_free_r+0x46>
 80075fc:	6811      	ldr	r1, [r2, #0]
 80075fe:	1855      	adds	r5, r2, r1
 8007600:	42a5      	cmp	r5, r4
 8007602:	d10b      	bne.n	800761c <_free_r+0x70>
 8007604:	6824      	ldr	r4, [r4, #0]
 8007606:	4421      	add	r1, r4
 8007608:	1854      	adds	r4, r2, r1
 800760a:	42a3      	cmp	r3, r4
 800760c:	6011      	str	r1, [r2, #0]
 800760e:	d1e0      	bne.n	80075d2 <_free_r+0x26>
 8007610:	681c      	ldr	r4, [r3, #0]
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	6053      	str	r3, [r2, #4]
 8007616:	4421      	add	r1, r4
 8007618:	6011      	str	r1, [r2, #0]
 800761a:	e7da      	b.n	80075d2 <_free_r+0x26>
 800761c:	d902      	bls.n	8007624 <_free_r+0x78>
 800761e:	230c      	movs	r3, #12
 8007620:	6003      	str	r3, [r0, #0]
 8007622:	e7d6      	b.n	80075d2 <_free_r+0x26>
 8007624:	6825      	ldr	r5, [r4, #0]
 8007626:	1961      	adds	r1, r4, r5
 8007628:	428b      	cmp	r3, r1
 800762a:	bf04      	itt	eq
 800762c:	6819      	ldreq	r1, [r3, #0]
 800762e:	685b      	ldreq	r3, [r3, #4]
 8007630:	6063      	str	r3, [r4, #4]
 8007632:	bf04      	itt	eq
 8007634:	1949      	addeq	r1, r1, r5
 8007636:	6021      	streq	r1, [r4, #0]
 8007638:	6054      	str	r4, [r2, #4]
 800763a:	e7ca      	b.n	80075d2 <_free_r+0x26>
 800763c:	b003      	add	sp, #12
 800763e:	bd30      	pop	{r4, r5, pc}
 8007640:	200002e8 	.word	0x200002e8

08007644 <sbrk_aligned>:
 8007644:	b570      	push	{r4, r5, r6, lr}
 8007646:	4e0e      	ldr	r6, [pc, #56]	; (8007680 <sbrk_aligned+0x3c>)
 8007648:	460c      	mov	r4, r1
 800764a:	6831      	ldr	r1, [r6, #0]
 800764c:	4605      	mov	r5, r0
 800764e:	b911      	cbnz	r1, 8007656 <sbrk_aligned+0x12>
 8007650:	f000 f9f2 	bl	8007a38 <_sbrk_r>
 8007654:	6030      	str	r0, [r6, #0]
 8007656:	4621      	mov	r1, r4
 8007658:	4628      	mov	r0, r5
 800765a:	f000 f9ed 	bl	8007a38 <_sbrk_r>
 800765e:	1c43      	adds	r3, r0, #1
 8007660:	d00a      	beq.n	8007678 <sbrk_aligned+0x34>
 8007662:	1cc4      	adds	r4, r0, #3
 8007664:	f024 0403 	bic.w	r4, r4, #3
 8007668:	42a0      	cmp	r0, r4
 800766a:	d007      	beq.n	800767c <sbrk_aligned+0x38>
 800766c:	1a21      	subs	r1, r4, r0
 800766e:	4628      	mov	r0, r5
 8007670:	f000 f9e2 	bl	8007a38 <_sbrk_r>
 8007674:	3001      	adds	r0, #1
 8007676:	d101      	bne.n	800767c <sbrk_aligned+0x38>
 8007678:	f04f 34ff 	mov.w	r4, #4294967295
 800767c:	4620      	mov	r0, r4
 800767e:	bd70      	pop	{r4, r5, r6, pc}
 8007680:	200002ec 	.word	0x200002ec

08007684 <_malloc_r>:
 8007684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007688:	1ccd      	adds	r5, r1, #3
 800768a:	f025 0503 	bic.w	r5, r5, #3
 800768e:	3508      	adds	r5, #8
 8007690:	2d0c      	cmp	r5, #12
 8007692:	bf38      	it	cc
 8007694:	250c      	movcc	r5, #12
 8007696:	2d00      	cmp	r5, #0
 8007698:	4607      	mov	r7, r0
 800769a:	db01      	blt.n	80076a0 <_malloc_r+0x1c>
 800769c:	42a9      	cmp	r1, r5
 800769e:	d905      	bls.n	80076ac <_malloc_r+0x28>
 80076a0:	230c      	movs	r3, #12
 80076a2:	603b      	str	r3, [r7, #0]
 80076a4:	2600      	movs	r6, #0
 80076a6:	4630      	mov	r0, r6
 80076a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076ac:	4e2e      	ldr	r6, [pc, #184]	; (8007768 <_malloc_r+0xe4>)
 80076ae:	f000 fa3f 	bl	8007b30 <__malloc_lock>
 80076b2:	6833      	ldr	r3, [r6, #0]
 80076b4:	461c      	mov	r4, r3
 80076b6:	bb34      	cbnz	r4, 8007706 <_malloc_r+0x82>
 80076b8:	4629      	mov	r1, r5
 80076ba:	4638      	mov	r0, r7
 80076bc:	f7ff ffc2 	bl	8007644 <sbrk_aligned>
 80076c0:	1c43      	adds	r3, r0, #1
 80076c2:	4604      	mov	r4, r0
 80076c4:	d14d      	bne.n	8007762 <_malloc_r+0xde>
 80076c6:	6834      	ldr	r4, [r6, #0]
 80076c8:	4626      	mov	r6, r4
 80076ca:	2e00      	cmp	r6, #0
 80076cc:	d140      	bne.n	8007750 <_malloc_r+0xcc>
 80076ce:	6823      	ldr	r3, [r4, #0]
 80076d0:	4631      	mov	r1, r6
 80076d2:	4638      	mov	r0, r7
 80076d4:	eb04 0803 	add.w	r8, r4, r3
 80076d8:	f000 f9ae 	bl	8007a38 <_sbrk_r>
 80076dc:	4580      	cmp	r8, r0
 80076de:	d13a      	bne.n	8007756 <_malloc_r+0xd2>
 80076e0:	6821      	ldr	r1, [r4, #0]
 80076e2:	3503      	adds	r5, #3
 80076e4:	1a6d      	subs	r5, r5, r1
 80076e6:	f025 0503 	bic.w	r5, r5, #3
 80076ea:	3508      	adds	r5, #8
 80076ec:	2d0c      	cmp	r5, #12
 80076ee:	bf38      	it	cc
 80076f0:	250c      	movcc	r5, #12
 80076f2:	4629      	mov	r1, r5
 80076f4:	4638      	mov	r0, r7
 80076f6:	f7ff ffa5 	bl	8007644 <sbrk_aligned>
 80076fa:	3001      	adds	r0, #1
 80076fc:	d02b      	beq.n	8007756 <_malloc_r+0xd2>
 80076fe:	6823      	ldr	r3, [r4, #0]
 8007700:	442b      	add	r3, r5
 8007702:	6023      	str	r3, [r4, #0]
 8007704:	e00e      	b.n	8007724 <_malloc_r+0xa0>
 8007706:	6822      	ldr	r2, [r4, #0]
 8007708:	1b52      	subs	r2, r2, r5
 800770a:	d41e      	bmi.n	800774a <_malloc_r+0xc6>
 800770c:	2a0b      	cmp	r2, #11
 800770e:	d916      	bls.n	800773e <_malloc_r+0xba>
 8007710:	1961      	adds	r1, r4, r5
 8007712:	42a3      	cmp	r3, r4
 8007714:	6025      	str	r5, [r4, #0]
 8007716:	bf18      	it	ne
 8007718:	6059      	strne	r1, [r3, #4]
 800771a:	6863      	ldr	r3, [r4, #4]
 800771c:	bf08      	it	eq
 800771e:	6031      	streq	r1, [r6, #0]
 8007720:	5162      	str	r2, [r4, r5]
 8007722:	604b      	str	r3, [r1, #4]
 8007724:	4638      	mov	r0, r7
 8007726:	f104 060b 	add.w	r6, r4, #11
 800772a:	f000 fa07 	bl	8007b3c <__malloc_unlock>
 800772e:	f026 0607 	bic.w	r6, r6, #7
 8007732:	1d23      	adds	r3, r4, #4
 8007734:	1af2      	subs	r2, r6, r3
 8007736:	d0b6      	beq.n	80076a6 <_malloc_r+0x22>
 8007738:	1b9b      	subs	r3, r3, r6
 800773a:	50a3      	str	r3, [r4, r2]
 800773c:	e7b3      	b.n	80076a6 <_malloc_r+0x22>
 800773e:	6862      	ldr	r2, [r4, #4]
 8007740:	42a3      	cmp	r3, r4
 8007742:	bf0c      	ite	eq
 8007744:	6032      	streq	r2, [r6, #0]
 8007746:	605a      	strne	r2, [r3, #4]
 8007748:	e7ec      	b.n	8007724 <_malloc_r+0xa0>
 800774a:	4623      	mov	r3, r4
 800774c:	6864      	ldr	r4, [r4, #4]
 800774e:	e7b2      	b.n	80076b6 <_malloc_r+0x32>
 8007750:	4634      	mov	r4, r6
 8007752:	6876      	ldr	r6, [r6, #4]
 8007754:	e7b9      	b.n	80076ca <_malloc_r+0x46>
 8007756:	230c      	movs	r3, #12
 8007758:	603b      	str	r3, [r7, #0]
 800775a:	4638      	mov	r0, r7
 800775c:	f000 f9ee 	bl	8007b3c <__malloc_unlock>
 8007760:	e7a1      	b.n	80076a6 <_malloc_r+0x22>
 8007762:	6025      	str	r5, [r4, #0]
 8007764:	e7de      	b.n	8007724 <_malloc_r+0xa0>
 8007766:	bf00      	nop
 8007768:	200002e8 	.word	0x200002e8

0800776c <__ssputs_r>:
 800776c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007770:	688e      	ldr	r6, [r1, #8]
 8007772:	429e      	cmp	r6, r3
 8007774:	4682      	mov	sl, r0
 8007776:	460c      	mov	r4, r1
 8007778:	4690      	mov	r8, r2
 800777a:	461f      	mov	r7, r3
 800777c:	d838      	bhi.n	80077f0 <__ssputs_r+0x84>
 800777e:	898a      	ldrh	r2, [r1, #12]
 8007780:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007784:	d032      	beq.n	80077ec <__ssputs_r+0x80>
 8007786:	6825      	ldr	r5, [r4, #0]
 8007788:	6909      	ldr	r1, [r1, #16]
 800778a:	eba5 0901 	sub.w	r9, r5, r1
 800778e:	6965      	ldr	r5, [r4, #20]
 8007790:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007794:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007798:	3301      	adds	r3, #1
 800779a:	444b      	add	r3, r9
 800779c:	106d      	asrs	r5, r5, #1
 800779e:	429d      	cmp	r5, r3
 80077a0:	bf38      	it	cc
 80077a2:	461d      	movcc	r5, r3
 80077a4:	0553      	lsls	r3, r2, #21
 80077a6:	d531      	bpl.n	800780c <__ssputs_r+0xa0>
 80077a8:	4629      	mov	r1, r5
 80077aa:	f7ff ff6b 	bl	8007684 <_malloc_r>
 80077ae:	4606      	mov	r6, r0
 80077b0:	b950      	cbnz	r0, 80077c8 <__ssputs_r+0x5c>
 80077b2:	230c      	movs	r3, #12
 80077b4:	f8ca 3000 	str.w	r3, [sl]
 80077b8:	89a3      	ldrh	r3, [r4, #12]
 80077ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077be:	81a3      	strh	r3, [r4, #12]
 80077c0:	f04f 30ff 	mov.w	r0, #4294967295
 80077c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077c8:	6921      	ldr	r1, [r4, #16]
 80077ca:	464a      	mov	r2, r9
 80077cc:	f7ff fa08 	bl	8006be0 <memcpy>
 80077d0:	89a3      	ldrh	r3, [r4, #12]
 80077d2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80077d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077da:	81a3      	strh	r3, [r4, #12]
 80077dc:	6126      	str	r6, [r4, #16]
 80077de:	6165      	str	r5, [r4, #20]
 80077e0:	444e      	add	r6, r9
 80077e2:	eba5 0509 	sub.w	r5, r5, r9
 80077e6:	6026      	str	r6, [r4, #0]
 80077e8:	60a5      	str	r5, [r4, #8]
 80077ea:	463e      	mov	r6, r7
 80077ec:	42be      	cmp	r6, r7
 80077ee:	d900      	bls.n	80077f2 <__ssputs_r+0x86>
 80077f0:	463e      	mov	r6, r7
 80077f2:	6820      	ldr	r0, [r4, #0]
 80077f4:	4632      	mov	r2, r6
 80077f6:	4641      	mov	r1, r8
 80077f8:	f000 f980 	bl	8007afc <memmove>
 80077fc:	68a3      	ldr	r3, [r4, #8]
 80077fe:	1b9b      	subs	r3, r3, r6
 8007800:	60a3      	str	r3, [r4, #8]
 8007802:	6823      	ldr	r3, [r4, #0]
 8007804:	4433      	add	r3, r6
 8007806:	6023      	str	r3, [r4, #0]
 8007808:	2000      	movs	r0, #0
 800780a:	e7db      	b.n	80077c4 <__ssputs_r+0x58>
 800780c:	462a      	mov	r2, r5
 800780e:	f000 f99b 	bl	8007b48 <_realloc_r>
 8007812:	4606      	mov	r6, r0
 8007814:	2800      	cmp	r0, #0
 8007816:	d1e1      	bne.n	80077dc <__ssputs_r+0x70>
 8007818:	6921      	ldr	r1, [r4, #16]
 800781a:	4650      	mov	r0, sl
 800781c:	f7ff fec6 	bl	80075ac <_free_r>
 8007820:	e7c7      	b.n	80077b2 <__ssputs_r+0x46>
	...

08007824 <_svfiprintf_r>:
 8007824:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007828:	4698      	mov	r8, r3
 800782a:	898b      	ldrh	r3, [r1, #12]
 800782c:	061b      	lsls	r3, r3, #24
 800782e:	b09d      	sub	sp, #116	; 0x74
 8007830:	4607      	mov	r7, r0
 8007832:	460d      	mov	r5, r1
 8007834:	4614      	mov	r4, r2
 8007836:	d50e      	bpl.n	8007856 <_svfiprintf_r+0x32>
 8007838:	690b      	ldr	r3, [r1, #16]
 800783a:	b963      	cbnz	r3, 8007856 <_svfiprintf_r+0x32>
 800783c:	2140      	movs	r1, #64	; 0x40
 800783e:	f7ff ff21 	bl	8007684 <_malloc_r>
 8007842:	6028      	str	r0, [r5, #0]
 8007844:	6128      	str	r0, [r5, #16]
 8007846:	b920      	cbnz	r0, 8007852 <_svfiprintf_r+0x2e>
 8007848:	230c      	movs	r3, #12
 800784a:	603b      	str	r3, [r7, #0]
 800784c:	f04f 30ff 	mov.w	r0, #4294967295
 8007850:	e0d1      	b.n	80079f6 <_svfiprintf_r+0x1d2>
 8007852:	2340      	movs	r3, #64	; 0x40
 8007854:	616b      	str	r3, [r5, #20]
 8007856:	2300      	movs	r3, #0
 8007858:	9309      	str	r3, [sp, #36]	; 0x24
 800785a:	2320      	movs	r3, #32
 800785c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007860:	f8cd 800c 	str.w	r8, [sp, #12]
 8007864:	2330      	movs	r3, #48	; 0x30
 8007866:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007a10 <_svfiprintf_r+0x1ec>
 800786a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800786e:	f04f 0901 	mov.w	r9, #1
 8007872:	4623      	mov	r3, r4
 8007874:	469a      	mov	sl, r3
 8007876:	f813 2b01 	ldrb.w	r2, [r3], #1
 800787a:	b10a      	cbz	r2, 8007880 <_svfiprintf_r+0x5c>
 800787c:	2a25      	cmp	r2, #37	; 0x25
 800787e:	d1f9      	bne.n	8007874 <_svfiprintf_r+0x50>
 8007880:	ebba 0b04 	subs.w	fp, sl, r4
 8007884:	d00b      	beq.n	800789e <_svfiprintf_r+0x7a>
 8007886:	465b      	mov	r3, fp
 8007888:	4622      	mov	r2, r4
 800788a:	4629      	mov	r1, r5
 800788c:	4638      	mov	r0, r7
 800788e:	f7ff ff6d 	bl	800776c <__ssputs_r>
 8007892:	3001      	adds	r0, #1
 8007894:	f000 80aa 	beq.w	80079ec <_svfiprintf_r+0x1c8>
 8007898:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800789a:	445a      	add	r2, fp
 800789c:	9209      	str	r2, [sp, #36]	; 0x24
 800789e:	f89a 3000 	ldrb.w	r3, [sl]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 80a2 	beq.w	80079ec <_svfiprintf_r+0x1c8>
 80078a8:	2300      	movs	r3, #0
 80078aa:	f04f 32ff 	mov.w	r2, #4294967295
 80078ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80078b2:	f10a 0a01 	add.w	sl, sl, #1
 80078b6:	9304      	str	r3, [sp, #16]
 80078b8:	9307      	str	r3, [sp, #28]
 80078ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80078be:	931a      	str	r3, [sp, #104]	; 0x68
 80078c0:	4654      	mov	r4, sl
 80078c2:	2205      	movs	r2, #5
 80078c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80078c8:	4851      	ldr	r0, [pc, #324]	; (8007a10 <_svfiprintf_r+0x1ec>)
 80078ca:	f7f8 fc89 	bl	80001e0 <memchr>
 80078ce:	9a04      	ldr	r2, [sp, #16]
 80078d0:	b9d8      	cbnz	r0, 800790a <_svfiprintf_r+0xe6>
 80078d2:	06d0      	lsls	r0, r2, #27
 80078d4:	bf44      	itt	mi
 80078d6:	2320      	movmi	r3, #32
 80078d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078dc:	0711      	lsls	r1, r2, #28
 80078de:	bf44      	itt	mi
 80078e0:	232b      	movmi	r3, #43	; 0x2b
 80078e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80078e6:	f89a 3000 	ldrb.w	r3, [sl]
 80078ea:	2b2a      	cmp	r3, #42	; 0x2a
 80078ec:	d015      	beq.n	800791a <_svfiprintf_r+0xf6>
 80078ee:	9a07      	ldr	r2, [sp, #28]
 80078f0:	4654      	mov	r4, sl
 80078f2:	2000      	movs	r0, #0
 80078f4:	f04f 0c0a 	mov.w	ip, #10
 80078f8:	4621      	mov	r1, r4
 80078fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078fe:	3b30      	subs	r3, #48	; 0x30
 8007900:	2b09      	cmp	r3, #9
 8007902:	d94e      	bls.n	80079a2 <_svfiprintf_r+0x17e>
 8007904:	b1b0      	cbz	r0, 8007934 <_svfiprintf_r+0x110>
 8007906:	9207      	str	r2, [sp, #28]
 8007908:	e014      	b.n	8007934 <_svfiprintf_r+0x110>
 800790a:	eba0 0308 	sub.w	r3, r0, r8
 800790e:	fa09 f303 	lsl.w	r3, r9, r3
 8007912:	4313      	orrs	r3, r2
 8007914:	9304      	str	r3, [sp, #16]
 8007916:	46a2      	mov	sl, r4
 8007918:	e7d2      	b.n	80078c0 <_svfiprintf_r+0x9c>
 800791a:	9b03      	ldr	r3, [sp, #12]
 800791c:	1d19      	adds	r1, r3, #4
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	9103      	str	r1, [sp, #12]
 8007922:	2b00      	cmp	r3, #0
 8007924:	bfbb      	ittet	lt
 8007926:	425b      	neglt	r3, r3
 8007928:	f042 0202 	orrlt.w	r2, r2, #2
 800792c:	9307      	strge	r3, [sp, #28]
 800792e:	9307      	strlt	r3, [sp, #28]
 8007930:	bfb8      	it	lt
 8007932:	9204      	strlt	r2, [sp, #16]
 8007934:	7823      	ldrb	r3, [r4, #0]
 8007936:	2b2e      	cmp	r3, #46	; 0x2e
 8007938:	d10c      	bne.n	8007954 <_svfiprintf_r+0x130>
 800793a:	7863      	ldrb	r3, [r4, #1]
 800793c:	2b2a      	cmp	r3, #42	; 0x2a
 800793e:	d135      	bne.n	80079ac <_svfiprintf_r+0x188>
 8007940:	9b03      	ldr	r3, [sp, #12]
 8007942:	1d1a      	adds	r2, r3, #4
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	9203      	str	r2, [sp, #12]
 8007948:	2b00      	cmp	r3, #0
 800794a:	bfb8      	it	lt
 800794c:	f04f 33ff 	movlt.w	r3, #4294967295
 8007950:	3402      	adds	r4, #2
 8007952:	9305      	str	r3, [sp, #20]
 8007954:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007a20 <_svfiprintf_r+0x1fc>
 8007958:	7821      	ldrb	r1, [r4, #0]
 800795a:	2203      	movs	r2, #3
 800795c:	4650      	mov	r0, sl
 800795e:	f7f8 fc3f 	bl	80001e0 <memchr>
 8007962:	b140      	cbz	r0, 8007976 <_svfiprintf_r+0x152>
 8007964:	2340      	movs	r3, #64	; 0x40
 8007966:	eba0 000a 	sub.w	r0, r0, sl
 800796a:	fa03 f000 	lsl.w	r0, r3, r0
 800796e:	9b04      	ldr	r3, [sp, #16]
 8007970:	4303      	orrs	r3, r0
 8007972:	3401      	adds	r4, #1
 8007974:	9304      	str	r3, [sp, #16]
 8007976:	f814 1b01 	ldrb.w	r1, [r4], #1
 800797a:	4826      	ldr	r0, [pc, #152]	; (8007a14 <_svfiprintf_r+0x1f0>)
 800797c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007980:	2206      	movs	r2, #6
 8007982:	f7f8 fc2d 	bl	80001e0 <memchr>
 8007986:	2800      	cmp	r0, #0
 8007988:	d038      	beq.n	80079fc <_svfiprintf_r+0x1d8>
 800798a:	4b23      	ldr	r3, [pc, #140]	; (8007a18 <_svfiprintf_r+0x1f4>)
 800798c:	bb1b      	cbnz	r3, 80079d6 <_svfiprintf_r+0x1b2>
 800798e:	9b03      	ldr	r3, [sp, #12]
 8007990:	3307      	adds	r3, #7
 8007992:	f023 0307 	bic.w	r3, r3, #7
 8007996:	3308      	adds	r3, #8
 8007998:	9303      	str	r3, [sp, #12]
 800799a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800799c:	4433      	add	r3, r6
 800799e:	9309      	str	r3, [sp, #36]	; 0x24
 80079a0:	e767      	b.n	8007872 <_svfiprintf_r+0x4e>
 80079a2:	fb0c 3202 	mla	r2, ip, r2, r3
 80079a6:	460c      	mov	r4, r1
 80079a8:	2001      	movs	r0, #1
 80079aa:	e7a5      	b.n	80078f8 <_svfiprintf_r+0xd4>
 80079ac:	2300      	movs	r3, #0
 80079ae:	3401      	adds	r4, #1
 80079b0:	9305      	str	r3, [sp, #20]
 80079b2:	4619      	mov	r1, r3
 80079b4:	f04f 0c0a 	mov.w	ip, #10
 80079b8:	4620      	mov	r0, r4
 80079ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 80079be:	3a30      	subs	r2, #48	; 0x30
 80079c0:	2a09      	cmp	r2, #9
 80079c2:	d903      	bls.n	80079cc <_svfiprintf_r+0x1a8>
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d0c5      	beq.n	8007954 <_svfiprintf_r+0x130>
 80079c8:	9105      	str	r1, [sp, #20]
 80079ca:	e7c3      	b.n	8007954 <_svfiprintf_r+0x130>
 80079cc:	fb0c 2101 	mla	r1, ip, r1, r2
 80079d0:	4604      	mov	r4, r0
 80079d2:	2301      	movs	r3, #1
 80079d4:	e7f0      	b.n	80079b8 <_svfiprintf_r+0x194>
 80079d6:	ab03      	add	r3, sp, #12
 80079d8:	9300      	str	r3, [sp, #0]
 80079da:	462a      	mov	r2, r5
 80079dc:	4b0f      	ldr	r3, [pc, #60]	; (8007a1c <_svfiprintf_r+0x1f8>)
 80079de:	a904      	add	r1, sp, #16
 80079e0:	4638      	mov	r0, r7
 80079e2:	f7fc fa49 	bl	8003e78 <_printf_float>
 80079e6:	1c42      	adds	r2, r0, #1
 80079e8:	4606      	mov	r6, r0
 80079ea:	d1d6      	bne.n	800799a <_svfiprintf_r+0x176>
 80079ec:	89ab      	ldrh	r3, [r5, #12]
 80079ee:	065b      	lsls	r3, r3, #25
 80079f0:	f53f af2c 	bmi.w	800784c <_svfiprintf_r+0x28>
 80079f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079f6:	b01d      	add	sp, #116	; 0x74
 80079f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079fc:	ab03      	add	r3, sp, #12
 80079fe:	9300      	str	r3, [sp, #0]
 8007a00:	462a      	mov	r2, r5
 8007a02:	4b06      	ldr	r3, [pc, #24]	; (8007a1c <_svfiprintf_r+0x1f8>)
 8007a04:	a904      	add	r1, sp, #16
 8007a06:	4638      	mov	r0, r7
 8007a08:	f7fc fcda 	bl	80043c0 <_printf_i>
 8007a0c:	e7eb      	b.n	80079e6 <_svfiprintf_r+0x1c2>
 8007a0e:	bf00      	nop
 8007a10:	08008a34 	.word	0x08008a34
 8007a14:	08008a3e 	.word	0x08008a3e
 8007a18:	08003e79 	.word	0x08003e79
 8007a1c:	0800776d 	.word	0x0800776d
 8007a20:	08008a3a 	.word	0x08008a3a
 8007a24:	00000000 	.word	0x00000000

08007a28 <nan>:
 8007a28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007a30 <nan+0x8>
 8007a2c:	4770      	bx	lr
 8007a2e:	bf00      	nop
 8007a30:	00000000 	.word	0x00000000
 8007a34:	7ff80000 	.word	0x7ff80000

08007a38 <_sbrk_r>:
 8007a38:	b538      	push	{r3, r4, r5, lr}
 8007a3a:	4d06      	ldr	r5, [pc, #24]	; (8007a54 <_sbrk_r+0x1c>)
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	4604      	mov	r4, r0
 8007a40:	4608      	mov	r0, r1
 8007a42:	602b      	str	r3, [r5, #0]
 8007a44:	f7f9 ff12 	bl	800186c <_sbrk>
 8007a48:	1c43      	adds	r3, r0, #1
 8007a4a:	d102      	bne.n	8007a52 <_sbrk_r+0x1a>
 8007a4c:	682b      	ldr	r3, [r5, #0]
 8007a4e:	b103      	cbz	r3, 8007a52 <_sbrk_r+0x1a>
 8007a50:	6023      	str	r3, [r4, #0]
 8007a52:	bd38      	pop	{r3, r4, r5, pc}
 8007a54:	200002f0 	.word	0x200002f0

08007a58 <strncmp>:
 8007a58:	b510      	push	{r4, lr}
 8007a5a:	b17a      	cbz	r2, 8007a7c <strncmp+0x24>
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	3901      	subs	r1, #1
 8007a60:	1884      	adds	r4, r0, r2
 8007a62:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007a66:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007a6a:	4290      	cmp	r0, r2
 8007a6c:	d101      	bne.n	8007a72 <strncmp+0x1a>
 8007a6e:	42a3      	cmp	r3, r4
 8007a70:	d101      	bne.n	8007a76 <strncmp+0x1e>
 8007a72:	1a80      	subs	r0, r0, r2
 8007a74:	bd10      	pop	{r4, pc}
 8007a76:	2800      	cmp	r0, #0
 8007a78:	d1f3      	bne.n	8007a62 <strncmp+0xa>
 8007a7a:	e7fa      	b.n	8007a72 <strncmp+0x1a>
 8007a7c:	4610      	mov	r0, r2
 8007a7e:	e7f9      	b.n	8007a74 <strncmp+0x1c>

08007a80 <__ascii_wctomb>:
 8007a80:	b149      	cbz	r1, 8007a96 <__ascii_wctomb+0x16>
 8007a82:	2aff      	cmp	r2, #255	; 0xff
 8007a84:	bf85      	ittet	hi
 8007a86:	238a      	movhi	r3, #138	; 0x8a
 8007a88:	6003      	strhi	r3, [r0, #0]
 8007a8a:	700a      	strbls	r2, [r1, #0]
 8007a8c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007a90:	bf98      	it	ls
 8007a92:	2001      	movls	r0, #1
 8007a94:	4770      	bx	lr
 8007a96:	4608      	mov	r0, r1
 8007a98:	4770      	bx	lr
	...

08007a9c <__assert_func>:
 8007a9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007a9e:	4614      	mov	r4, r2
 8007aa0:	461a      	mov	r2, r3
 8007aa2:	4b09      	ldr	r3, [pc, #36]	; (8007ac8 <__assert_func+0x2c>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	4605      	mov	r5, r0
 8007aa8:	68d8      	ldr	r0, [r3, #12]
 8007aaa:	b14c      	cbz	r4, 8007ac0 <__assert_func+0x24>
 8007aac:	4b07      	ldr	r3, [pc, #28]	; (8007acc <__assert_func+0x30>)
 8007aae:	9100      	str	r1, [sp, #0]
 8007ab0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ab4:	4906      	ldr	r1, [pc, #24]	; (8007ad0 <__assert_func+0x34>)
 8007ab6:	462b      	mov	r3, r5
 8007ab8:	f000 f80e 	bl	8007ad8 <fiprintf>
 8007abc:	f000 fa8c 	bl	8007fd8 <abort>
 8007ac0:	4b04      	ldr	r3, [pc, #16]	; (8007ad4 <__assert_func+0x38>)
 8007ac2:	461c      	mov	r4, r3
 8007ac4:	e7f3      	b.n	8007aae <__assert_func+0x12>
 8007ac6:	bf00      	nop
 8007ac8:	20000010 	.word	0x20000010
 8007acc:	08008a45 	.word	0x08008a45
 8007ad0:	08008a52 	.word	0x08008a52
 8007ad4:	08008a80 	.word	0x08008a80

08007ad8 <fiprintf>:
 8007ad8:	b40e      	push	{r1, r2, r3}
 8007ada:	b503      	push	{r0, r1, lr}
 8007adc:	4601      	mov	r1, r0
 8007ade:	ab03      	add	r3, sp, #12
 8007ae0:	4805      	ldr	r0, [pc, #20]	; (8007af8 <fiprintf+0x20>)
 8007ae2:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ae6:	6800      	ldr	r0, [r0, #0]
 8007ae8:	9301      	str	r3, [sp, #4]
 8007aea:	f000 f885 	bl	8007bf8 <_vfiprintf_r>
 8007aee:	b002      	add	sp, #8
 8007af0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007af4:	b003      	add	sp, #12
 8007af6:	4770      	bx	lr
 8007af8:	20000010 	.word	0x20000010

08007afc <memmove>:
 8007afc:	4288      	cmp	r0, r1
 8007afe:	b510      	push	{r4, lr}
 8007b00:	eb01 0402 	add.w	r4, r1, r2
 8007b04:	d902      	bls.n	8007b0c <memmove+0x10>
 8007b06:	4284      	cmp	r4, r0
 8007b08:	4623      	mov	r3, r4
 8007b0a:	d807      	bhi.n	8007b1c <memmove+0x20>
 8007b0c:	1e43      	subs	r3, r0, #1
 8007b0e:	42a1      	cmp	r1, r4
 8007b10:	d008      	beq.n	8007b24 <memmove+0x28>
 8007b12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007b16:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007b1a:	e7f8      	b.n	8007b0e <memmove+0x12>
 8007b1c:	4402      	add	r2, r0
 8007b1e:	4601      	mov	r1, r0
 8007b20:	428a      	cmp	r2, r1
 8007b22:	d100      	bne.n	8007b26 <memmove+0x2a>
 8007b24:	bd10      	pop	{r4, pc}
 8007b26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007b2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007b2e:	e7f7      	b.n	8007b20 <memmove+0x24>

08007b30 <__malloc_lock>:
 8007b30:	4801      	ldr	r0, [pc, #4]	; (8007b38 <__malloc_lock+0x8>)
 8007b32:	f000 bc11 	b.w	8008358 <__retarget_lock_acquire_recursive>
 8007b36:	bf00      	nop
 8007b38:	200002f4 	.word	0x200002f4

08007b3c <__malloc_unlock>:
 8007b3c:	4801      	ldr	r0, [pc, #4]	; (8007b44 <__malloc_unlock+0x8>)
 8007b3e:	f000 bc0c 	b.w	800835a <__retarget_lock_release_recursive>
 8007b42:	bf00      	nop
 8007b44:	200002f4 	.word	0x200002f4

08007b48 <_realloc_r>:
 8007b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b4c:	4680      	mov	r8, r0
 8007b4e:	4614      	mov	r4, r2
 8007b50:	460e      	mov	r6, r1
 8007b52:	b921      	cbnz	r1, 8007b5e <_realloc_r+0x16>
 8007b54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b58:	4611      	mov	r1, r2
 8007b5a:	f7ff bd93 	b.w	8007684 <_malloc_r>
 8007b5e:	b92a      	cbnz	r2, 8007b6c <_realloc_r+0x24>
 8007b60:	f7ff fd24 	bl	80075ac <_free_r>
 8007b64:	4625      	mov	r5, r4
 8007b66:	4628      	mov	r0, r5
 8007b68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b6c:	f000 fc5c 	bl	8008428 <_malloc_usable_size_r>
 8007b70:	4284      	cmp	r4, r0
 8007b72:	4607      	mov	r7, r0
 8007b74:	d802      	bhi.n	8007b7c <_realloc_r+0x34>
 8007b76:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b7a:	d812      	bhi.n	8007ba2 <_realloc_r+0x5a>
 8007b7c:	4621      	mov	r1, r4
 8007b7e:	4640      	mov	r0, r8
 8007b80:	f7ff fd80 	bl	8007684 <_malloc_r>
 8007b84:	4605      	mov	r5, r0
 8007b86:	2800      	cmp	r0, #0
 8007b88:	d0ed      	beq.n	8007b66 <_realloc_r+0x1e>
 8007b8a:	42bc      	cmp	r4, r7
 8007b8c:	4622      	mov	r2, r4
 8007b8e:	4631      	mov	r1, r6
 8007b90:	bf28      	it	cs
 8007b92:	463a      	movcs	r2, r7
 8007b94:	f7ff f824 	bl	8006be0 <memcpy>
 8007b98:	4631      	mov	r1, r6
 8007b9a:	4640      	mov	r0, r8
 8007b9c:	f7ff fd06 	bl	80075ac <_free_r>
 8007ba0:	e7e1      	b.n	8007b66 <_realloc_r+0x1e>
 8007ba2:	4635      	mov	r5, r6
 8007ba4:	e7df      	b.n	8007b66 <_realloc_r+0x1e>

08007ba6 <__sfputc_r>:
 8007ba6:	6893      	ldr	r3, [r2, #8]
 8007ba8:	3b01      	subs	r3, #1
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	b410      	push	{r4}
 8007bae:	6093      	str	r3, [r2, #8]
 8007bb0:	da08      	bge.n	8007bc4 <__sfputc_r+0x1e>
 8007bb2:	6994      	ldr	r4, [r2, #24]
 8007bb4:	42a3      	cmp	r3, r4
 8007bb6:	db01      	blt.n	8007bbc <__sfputc_r+0x16>
 8007bb8:	290a      	cmp	r1, #10
 8007bba:	d103      	bne.n	8007bc4 <__sfputc_r+0x1e>
 8007bbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bc0:	f000 b94a 	b.w	8007e58 <__swbuf_r>
 8007bc4:	6813      	ldr	r3, [r2, #0]
 8007bc6:	1c58      	adds	r0, r3, #1
 8007bc8:	6010      	str	r0, [r2, #0]
 8007bca:	7019      	strb	r1, [r3, #0]
 8007bcc:	4608      	mov	r0, r1
 8007bce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007bd2:	4770      	bx	lr

08007bd4 <__sfputs_r>:
 8007bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bd6:	4606      	mov	r6, r0
 8007bd8:	460f      	mov	r7, r1
 8007bda:	4614      	mov	r4, r2
 8007bdc:	18d5      	adds	r5, r2, r3
 8007bde:	42ac      	cmp	r4, r5
 8007be0:	d101      	bne.n	8007be6 <__sfputs_r+0x12>
 8007be2:	2000      	movs	r0, #0
 8007be4:	e007      	b.n	8007bf6 <__sfputs_r+0x22>
 8007be6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bea:	463a      	mov	r2, r7
 8007bec:	4630      	mov	r0, r6
 8007bee:	f7ff ffda 	bl	8007ba6 <__sfputc_r>
 8007bf2:	1c43      	adds	r3, r0, #1
 8007bf4:	d1f3      	bne.n	8007bde <__sfputs_r+0xa>
 8007bf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007bf8 <_vfiprintf_r>:
 8007bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bfc:	460d      	mov	r5, r1
 8007bfe:	b09d      	sub	sp, #116	; 0x74
 8007c00:	4614      	mov	r4, r2
 8007c02:	4698      	mov	r8, r3
 8007c04:	4606      	mov	r6, r0
 8007c06:	b118      	cbz	r0, 8007c10 <_vfiprintf_r+0x18>
 8007c08:	6983      	ldr	r3, [r0, #24]
 8007c0a:	b90b      	cbnz	r3, 8007c10 <_vfiprintf_r+0x18>
 8007c0c:	f000 fb06 	bl	800821c <__sinit>
 8007c10:	4b89      	ldr	r3, [pc, #548]	; (8007e38 <_vfiprintf_r+0x240>)
 8007c12:	429d      	cmp	r5, r3
 8007c14:	d11b      	bne.n	8007c4e <_vfiprintf_r+0x56>
 8007c16:	6875      	ldr	r5, [r6, #4]
 8007c18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c1a:	07d9      	lsls	r1, r3, #31
 8007c1c:	d405      	bmi.n	8007c2a <_vfiprintf_r+0x32>
 8007c1e:	89ab      	ldrh	r3, [r5, #12]
 8007c20:	059a      	lsls	r2, r3, #22
 8007c22:	d402      	bmi.n	8007c2a <_vfiprintf_r+0x32>
 8007c24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c26:	f000 fb97 	bl	8008358 <__retarget_lock_acquire_recursive>
 8007c2a:	89ab      	ldrh	r3, [r5, #12]
 8007c2c:	071b      	lsls	r3, r3, #28
 8007c2e:	d501      	bpl.n	8007c34 <_vfiprintf_r+0x3c>
 8007c30:	692b      	ldr	r3, [r5, #16]
 8007c32:	b9eb      	cbnz	r3, 8007c70 <_vfiprintf_r+0x78>
 8007c34:	4629      	mov	r1, r5
 8007c36:	4630      	mov	r0, r6
 8007c38:	f000 f960 	bl	8007efc <__swsetup_r>
 8007c3c:	b1c0      	cbz	r0, 8007c70 <_vfiprintf_r+0x78>
 8007c3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c40:	07dc      	lsls	r4, r3, #31
 8007c42:	d50e      	bpl.n	8007c62 <_vfiprintf_r+0x6a>
 8007c44:	f04f 30ff 	mov.w	r0, #4294967295
 8007c48:	b01d      	add	sp, #116	; 0x74
 8007c4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c4e:	4b7b      	ldr	r3, [pc, #492]	; (8007e3c <_vfiprintf_r+0x244>)
 8007c50:	429d      	cmp	r5, r3
 8007c52:	d101      	bne.n	8007c58 <_vfiprintf_r+0x60>
 8007c54:	68b5      	ldr	r5, [r6, #8]
 8007c56:	e7df      	b.n	8007c18 <_vfiprintf_r+0x20>
 8007c58:	4b79      	ldr	r3, [pc, #484]	; (8007e40 <_vfiprintf_r+0x248>)
 8007c5a:	429d      	cmp	r5, r3
 8007c5c:	bf08      	it	eq
 8007c5e:	68f5      	ldreq	r5, [r6, #12]
 8007c60:	e7da      	b.n	8007c18 <_vfiprintf_r+0x20>
 8007c62:	89ab      	ldrh	r3, [r5, #12]
 8007c64:	0598      	lsls	r0, r3, #22
 8007c66:	d4ed      	bmi.n	8007c44 <_vfiprintf_r+0x4c>
 8007c68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c6a:	f000 fb76 	bl	800835a <__retarget_lock_release_recursive>
 8007c6e:	e7e9      	b.n	8007c44 <_vfiprintf_r+0x4c>
 8007c70:	2300      	movs	r3, #0
 8007c72:	9309      	str	r3, [sp, #36]	; 0x24
 8007c74:	2320      	movs	r3, #32
 8007c76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007c7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8007c7e:	2330      	movs	r3, #48	; 0x30
 8007c80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007e44 <_vfiprintf_r+0x24c>
 8007c84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007c88:	f04f 0901 	mov.w	r9, #1
 8007c8c:	4623      	mov	r3, r4
 8007c8e:	469a      	mov	sl, r3
 8007c90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007c94:	b10a      	cbz	r2, 8007c9a <_vfiprintf_r+0xa2>
 8007c96:	2a25      	cmp	r2, #37	; 0x25
 8007c98:	d1f9      	bne.n	8007c8e <_vfiprintf_r+0x96>
 8007c9a:	ebba 0b04 	subs.w	fp, sl, r4
 8007c9e:	d00b      	beq.n	8007cb8 <_vfiprintf_r+0xc0>
 8007ca0:	465b      	mov	r3, fp
 8007ca2:	4622      	mov	r2, r4
 8007ca4:	4629      	mov	r1, r5
 8007ca6:	4630      	mov	r0, r6
 8007ca8:	f7ff ff94 	bl	8007bd4 <__sfputs_r>
 8007cac:	3001      	adds	r0, #1
 8007cae:	f000 80aa 	beq.w	8007e06 <_vfiprintf_r+0x20e>
 8007cb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007cb4:	445a      	add	r2, fp
 8007cb6:	9209      	str	r2, [sp, #36]	; 0x24
 8007cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	f000 80a2 	beq.w	8007e06 <_vfiprintf_r+0x20e>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8007cc8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ccc:	f10a 0a01 	add.w	sl, sl, #1
 8007cd0:	9304      	str	r3, [sp, #16]
 8007cd2:	9307      	str	r3, [sp, #28]
 8007cd4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007cd8:	931a      	str	r3, [sp, #104]	; 0x68
 8007cda:	4654      	mov	r4, sl
 8007cdc:	2205      	movs	r2, #5
 8007cde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ce2:	4858      	ldr	r0, [pc, #352]	; (8007e44 <_vfiprintf_r+0x24c>)
 8007ce4:	f7f8 fa7c 	bl	80001e0 <memchr>
 8007ce8:	9a04      	ldr	r2, [sp, #16]
 8007cea:	b9d8      	cbnz	r0, 8007d24 <_vfiprintf_r+0x12c>
 8007cec:	06d1      	lsls	r1, r2, #27
 8007cee:	bf44      	itt	mi
 8007cf0:	2320      	movmi	r3, #32
 8007cf2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007cf6:	0713      	lsls	r3, r2, #28
 8007cf8:	bf44      	itt	mi
 8007cfa:	232b      	movmi	r3, #43	; 0x2b
 8007cfc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d00:	f89a 3000 	ldrb.w	r3, [sl]
 8007d04:	2b2a      	cmp	r3, #42	; 0x2a
 8007d06:	d015      	beq.n	8007d34 <_vfiprintf_r+0x13c>
 8007d08:	9a07      	ldr	r2, [sp, #28]
 8007d0a:	4654      	mov	r4, sl
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	f04f 0c0a 	mov.w	ip, #10
 8007d12:	4621      	mov	r1, r4
 8007d14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d18:	3b30      	subs	r3, #48	; 0x30
 8007d1a:	2b09      	cmp	r3, #9
 8007d1c:	d94e      	bls.n	8007dbc <_vfiprintf_r+0x1c4>
 8007d1e:	b1b0      	cbz	r0, 8007d4e <_vfiprintf_r+0x156>
 8007d20:	9207      	str	r2, [sp, #28]
 8007d22:	e014      	b.n	8007d4e <_vfiprintf_r+0x156>
 8007d24:	eba0 0308 	sub.w	r3, r0, r8
 8007d28:	fa09 f303 	lsl.w	r3, r9, r3
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	9304      	str	r3, [sp, #16]
 8007d30:	46a2      	mov	sl, r4
 8007d32:	e7d2      	b.n	8007cda <_vfiprintf_r+0xe2>
 8007d34:	9b03      	ldr	r3, [sp, #12]
 8007d36:	1d19      	adds	r1, r3, #4
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	9103      	str	r1, [sp, #12]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	bfbb      	ittet	lt
 8007d40:	425b      	neglt	r3, r3
 8007d42:	f042 0202 	orrlt.w	r2, r2, #2
 8007d46:	9307      	strge	r3, [sp, #28]
 8007d48:	9307      	strlt	r3, [sp, #28]
 8007d4a:	bfb8      	it	lt
 8007d4c:	9204      	strlt	r2, [sp, #16]
 8007d4e:	7823      	ldrb	r3, [r4, #0]
 8007d50:	2b2e      	cmp	r3, #46	; 0x2e
 8007d52:	d10c      	bne.n	8007d6e <_vfiprintf_r+0x176>
 8007d54:	7863      	ldrb	r3, [r4, #1]
 8007d56:	2b2a      	cmp	r3, #42	; 0x2a
 8007d58:	d135      	bne.n	8007dc6 <_vfiprintf_r+0x1ce>
 8007d5a:	9b03      	ldr	r3, [sp, #12]
 8007d5c:	1d1a      	adds	r2, r3, #4
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	9203      	str	r2, [sp, #12]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	bfb8      	it	lt
 8007d66:	f04f 33ff 	movlt.w	r3, #4294967295
 8007d6a:	3402      	adds	r4, #2
 8007d6c:	9305      	str	r3, [sp, #20]
 8007d6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007e54 <_vfiprintf_r+0x25c>
 8007d72:	7821      	ldrb	r1, [r4, #0]
 8007d74:	2203      	movs	r2, #3
 8007d76:	4650      	mov	r0, sl
 8007d78:	f7f8 fa32 	bl	80001e0 <memchr>
 8007d7c:	b140      	cbz	r0, 8007d90 <_vfiprintf_r+0x198>
 8007d7e:	2340      	movs	r3, #64	; 0x40
 8007d80:	eba0 000a 	sub.w	r0, r0, sl
 8007d84:	fa03 f000 	lsl.w	r0, r3, r0
 8007d88:	9b04      	ldr	r3, [sp, #16]
 8007d8a:	4303      	orrs	r3, r0
 8007d8c:	3401      	adds	r4, #1
 8007d8e:	9304      	str	r3, [sp, #16]
 8007d90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d94:	482c      	ldr	r0, [pc, #176]	; (8007e48 <_vfiprintf_r+0x250>)
 8007d96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007d9a:	2206      	movs	r2, #6
 8007d9c:	f7f8 fa20 	bl	80001e0 <memchr>
 8007da0:	2800      	cmp	r0, #0
 8007da2:	d03f      	beq.n	8007e24 <_vfiprintf_r+0x22c>
 8007da4:	4b29      	ldr	r3, [pc, #164]	; (8007e4c <_vfiprintf_r+0x254>)
 8007da6:	bb1b      	cbnz	r3, 8007df0 <_vfiprintf_r+0x1f8>
 8007da8:	9b03      	ldr	r3, [sp, #12]
 8007daa:	3307      	adds	r3, #7
 8007dac:	f023 0307 	bic.w	r3, r3, #7
 8007db0:	3308      	adds	r3, #8
 8007db2:	9303      	str	r3, [sp, #12]
 8007db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db6:	443b      	add	r3, r7
 8007db8:	9309      	str	r3, [sp, #36]	; 0x24
 8007dba:	e767      	b.n	8007c8c <_vfiprintf_r+0x94>
 8007dbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007dc0:	460c      	mov	r4, r1
 8007dc2:	2001      	movs	r0, #1
 8007dc4:	e7a5      	b.n	8007d12 <_vfiprintf_r+0x11a>
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	3401      	adds	r4, #1
 8007dca:	9305      	str	r3, [sp, #20]
 8007dcc:	4619      	mov	r1, r3
 8007dce:	f04f 0c0a 	mov.w	ip, #10
 8007dd2:	4620      	mov	r0, r4
 8007dd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007dd8:	3a30      	subs	r2, #48	; 0x30
 8007dda:	2a09      	cmp	r2, #9
 8007ddc:	d903      	bls.n	8007de6 <_vfiprintf_r+0x1ee>
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d0c5      	beq.n	8007d6e <_vfiprintf_r+0x176>
 8007de2:	9105      	str	r1, [sp, #20]
 8007de4:	e7c3      	b.n	8007d6e <_vfiprintf_r+0x176>
 8007de6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007dea:	4604      	mov	r4, r0
 8007dec:	2301      	movs	r3, #1
 8007dee:	e7f0      	b.n	8007dd2 <_vfiprintf_r+0x1da>
 8007df0:	ab03      	add	r3, sp, #12
 8007df2:	9300      	str	r3, [sp, #0]
 8007df4:	462a      	mov	r2, r5
 8007df6:	4b16      	ldr	r3, [pc, #88]	; (8007e50 <_vfiprintf_r+0x258>)
 8007df8:	a904      	add	r1, sp, #16
 8007dfa:	4630      	mov	r0, r6
 8007dfc:	f7fc f83c 	bl	8003e78 <_printf_float>
 8007e00:	4607      	mov	r7, r0
 8007e02:	1c78      	adds	r0, r7, #1
 8007e04:	d1d6      	bne.n	8007db4 <_vfiprintf_r+0x1bc>
 8007e06:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e08:	07d9      	lsls	r1, r3, #31
 8007e0a:	d405      	bmi.n	8007e18 <_vfiprintf_r+0x220>
 8007e0c:	89ab      	ldrh	r3, [r5, #12]
 8007e0e:	059a      	lsls	r2, r3, #22
 8007e10:	d402      	bmi.n	8007e18 <_vfiprintf_r+0x220>
 8007e12:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e14:	f000 faa1 	bl	800835a <__retarget_lock_release_recursive>
 8007e18:	89ab      	ldrh	r3, [r5, #12]
 8007e1a:	065b      	lsls	r3, r3, #25
 8007e1c:	f53f af12 	bmi.w	8007c44 <_vfiprintf_r+0x4c>
 8007e20:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e22:	e711      	b.n	8007c48 <_vfiprintf_r+0x50>
 8007e24:	ab03      	add	r3, sp, #12
 8007e26:	9300      	str	r3, [sp, #0]
 8007e28:	462a      	mov	r2, r5
 8007e2a:	4b09      	ldr	r3, [pc, #36]	; (8007e50 <_vfiprintf_r+0x258>)
 8007e2c:	a904      	add	r1, sp, #16
 8007e2e:	4630      	mov	r0, r6
 8007e30:	f7fc fac6 	bl	80043c0 <_printf_i>
 8007e34:	e7e4      	b.n	8007e00 <_vfiprintf_r+0x208>
 8007e36:	bf00      	nop
 8007e38:	08008aa4 	.word	0x08008aa4
 8007e3c:	08008ac4 	.word	0x08008ac4
 8007e40:	08008a84 	.word	0x08008a84
 8007e44:	08008a34 	.word	0x08008a34
 8007e48:	08008a3e 	.word	0x08008a3e
 8007e4c:	08003e79 	.word	0x08003e79
 8007e50:	08007bd5 	.word	0x08007bd5
 8007e54:	08008a3a 	.word	0x08008a3a

08007e58 <__swbuf_r>:
 8007e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5a:	460e      	mov	r6, r1
 8007e5c:	4614      	mov	r4, r2
 8007e5e:	4605      	mov	r5, r0
 8007e60:	b118      	cbz	r0, 8007e6a <__swbuf_r+0x12>
 8007e62:	6983      	ldr	r3, [r0, #24]
 8007e64:	b90b      	cbnz	r3, 8007e6a <__swbuf_r+0x12>
 8007e66:	f000 f9d9 	bl	800821c <__sinit>
 8007e6a:	4b21      	ldr	r3, [pc, #132]	; (8007ef0 <__swbuf_r+0x98>)
 8007e6c:	429c      	cmp	r4, r3
 8007e6e:	d12b      	bne.n	8007ec8 <__swbuf_r+0x70>
 8007e70:	686c      	ldr	r4, [r5, #4]
 8007e72:	69a3      	ldr	r3, [r4, #24]
 8007e74:	60a3      	str	r3, [r4, #8]
 8007e76:	89a3      	ldrh	r3, [r4, #12]
 8007e78:	071a      	lsls	r2, r3, #28
 8007e7a:	d52f      	bpl.n	8007edc <__swbuf_r+0x84>
 8007e7c:	6923      	ldr	r3, [r4, #16]
 8007e7e:	b36b      	cbz	r3, 8007edc <__swbuf_r+0x84>
 8007e80:	6923      	ldr	r3, [r4, #16]
 8007e82:	6820      	ldr	r0, [r4, #0]
 8007e84:	1ac0      	subs	r0, r0, r3
 8007e86:	6963      	ldr	r3, [r4, #20]
 8007e88:	b2f6      	uxtb	r6, r6
 8007e8a:	4283      	cmp	r3, r0
 8007e8c:	4637      	mov	r7, r6
 8007e8e:	dc04      	bgt.n	8007e9a <__swbuf_r+0x42>
 8007e90:	4621      	mov	r1, r4
 8007e92:	4628      	mov	r0, r5
 8007e94:	f000 f92e 	bl	80080f4 <_fflush_r>
 8007e98:	bb30      	cbnz	r0, 8007ee8 <__swbuf_r+0x90>
 8007e9a:	68a3      	ldr	r3, [r4, #8]
 8007e9c:	3b01      	subs	r3, #1
 8007e9e:	60a3      	str	r3, [r4, #8]
 8007ea0:	6823      	ldr	r3, [r4, #0]
 8007ea2:	1c5a      	adds	r2, r3, #1
 8007ea4:	6022      	str	r2, [r4, #0]
 8007ea6:	701e      	strb	r6, [r3, #0]
 8007ea8:	6963      	ldr	r3, [r4, #20]
 8007eaa:	3001      	adds	r0, #1
 8007eac:	4283      	cmp	r3, r0
 8007eae:	d004      	beq.n	8007eba <__swbuf_r+0x62>
 8007eb0:	89a3      	ldrh	r3, [r4, #12]
 8007eb2:	07db      	lsls	r3, r3, #31
 8007eb4:	d506      	bpl.n	8007ec4 <__swbuf_r+0x6c>
 8007eb6:	2e0a      	cmp	r6, #10
 8007eb8:	d104      	bne.n	8007ec4 <__swbuf_r+0x6c>
 8007eba:	4621      	mov	r1, r4
 8007ebc:	4628      	mov	r0, r5
 8007ebe:	f000 f919 	bl	80080f4 <_fflush_r>
 8007ec2:	b988      	cbnz	r0, 8007ee8 <__swbuf_r+0x90>
 8007ec4:	4638      	mov	r0, r7
 8007ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ec8:	4b0a      	ldr	r3, [pc, #40]	; (8007ef4 <__swbuf_r+0x9c>)
 8007eca:	429c      	cmp	r4, r3
 8007ecc:	d101      	bne.n	8007ed2 <__swbuf_r+0x7a>
 8007ece:	68ac      	ldr	r4, [r5, #8]
 8007ed0:	e7cf      	b.n	8007e72 <__swbuf_r+0x1a>
 8007ed2:	4b09      	ldr	r3, [pc, #36]	; (8007ef8 <__swbuf_r+0xa0>)
 8007ed4:	429c      	cmp	r4, r3
 8007ed6:	bf08      	it	eq
 8007ed8:	68ec      	ldreq	r4, [r5, #12]
 8007eda:	e7ca      	b.n	8007e72 <__swbuf_r+0x1a>
 8007edc:	4621      	mov	r1, r4
 8007ede:	4628      	mov	r0, r5
 8007ee0:	f000 f80c 	bl	8007efc <__swsetup_r>
 8007ee4:	2800      	cmp	r0, #0
 8007ee6:	d0cb      	beq.n	8007e80 <__swbuf_r+0x28>
 8007ee8:	f04f 37ff 	mov.w	r7, #4294967295
 8007eec:	e7ea      	b.n	8007ec4 <__swbuf_r+0x6c>
 8007eee:	bf00      	nop
 8007ef0:	08008aa4 	.word	0x08008aa4
 8007ef4:	08008ac4 	.word	0x08008ac4
 8007ef8:	08008a84 	.word	0x08008a84

08007efc <__swsetup_r>:
 8007efc:	4b32      	ldr	r3, [pc, #200]	; (8007fc8 <__swsetup_r+0xcc>)
 8007efe:	b570      	push	{r4, r5, r6, lr}
 8007f00:	681d      	ldr	r5, [r3, #0]
 8007f02:	4606      	mov	r6, r0
 8007f04:	460c      	mov	r4, r1
 8007f06:	b125      	cbz	r5, 8007f12 <__swsetup_r+0x16>
 8007f08:	69ab      	ldr	r3, [r5, #24]
 8007f0a:	b913      	cbnz	r3, 8007f12 <__swsetup_r+0x16>
 8007f0c:	4628      	mov	r0, r5
 8007f0e:	f000 f985 	bl	800821c <__sinit>
 8007f12:	4b2e      	ldr	r3, [pc, #184]	; (8007fcc <__swsetup_r+0xd0>)
 8007f14:	429c      	cmp	r4, r3
 8007f16:	d10f      	bne.n	8007f38 <__swsetup_r+0x3c>
 8007f18:	686c      	ldr	r4, [r5, #4]
 8007f1a:	89a3      	ldrh	r3, [r4, #12]
 8007f1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f20:	0719      	lsls	r1, r3, #28
 8007f22:	d42c      	bmi.n	8007f7e <__swsetup_r+0x82>
 8007f24:	06dd      	lsls	r5, r3, #27
 8007f26:	d411      	bmi.n	8007f4c <__swsetup_r+0x50>
 8007f28:	2309      	movs	r3, #9
 8007f2a:	6033      	str	r3, [r6, #0]
 8007f2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f30:	81a3      	strh	r3, [r4, #12]
 8007f32:	f04f 30ff 	mov.w	r0, #4294967295
 8007f36:	e03e      	b.n	8007fb6 <__swsetup_r+0xba>
 8007f38:	4b25      	ldr	r3, [pc, #148]	; (8007fd0 <__swsetup_r+0xd4>)
 8007f3a:	429c      	cmp	r4, r3
 8007f3c:	d101      	bne.n	8007f42 <__swsetup_r+0x46>
 8007f3e:	68ac      	ldr	r4, [r5, #8]
 8007f40:	e7eb      	b.n	8007f1a <__swsetup_r+0x1e>
 8007f42:	4b24      	ldr	r3, [pc, #144]	; (8007fd4 <__swsetup_r+0xd8>)
 8007f44:	429c      	cmp	r4, r3
 8007f46:	bf08      	it	eq
 8007f48:	68ec      	ldreq	r4, [r5, #12]
 8007f4a:	e7e6      	b.n	8007f1a <__swsetup_r+0x1e>
 8007f4c:	0758      	lsls	r0, r3, #29
 8007f4e:	d512      	bpl.n	8007f76 <__swsetup_r+0x7a>
 8007f50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007f52:	b141      	cbz	r1, 8007f66 <__swsetup_r+0x6a>
 8007f54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007f58:	4299      	cmp	r1, r3
 8007f5a:	d002      	beq.n	8007f62 <__swsetup_r+0x66>
 8007f5c:	4630      	mov	r0, r6
 8007f5e:	f7ff fb25 	bl	80075ac <_free_r>
 8007f62:	2300      	movs	r3, #0
 8007f64:	6363      	str	r3, [r4, #52]	; 0x34
 8007f66:	89a3      	ldrh	r3, [r4, #12]
 8007f68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007f6c:	81a3      	strh	r3, [r4, #12]
 8007f6e:	2300      	movs	r3, #0
 8007f70:	6063      	str	r3, [r4, #4]
 8007f72:	6923      	ldr	r3, [r4, #16]
 8007f74:	6023      	str	r3, [r4, #0]
 8007f76:	89a3      	ldrh	r3, [r4, #12]
 8007f78:	f043 0308 	orr.w	r3, r3, #8
 8007f7c:	81a3      	strh	r3, [r4, #12]
 8007f7e:	6923      	ldr	r3, [r4, #16]
 8007f80:	b94b      	cbnz	r3, 8007f96 <__swsetup_r+0x9a>
 8007f82:	89a3      	ldrh	r3, [r4, #12]
 8007f84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007f88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007f8c:	d003      	beq.n	8007f96 <__swsetup_r+0x9a>
 8007f8e:	4621      	mov	r1, r4
 8007f90:	4630      	mov	r0, r6
 8007f92:	f000 fa09 	bl	80083a8 <__smakebuf_r>
 8007f96:	89a0      	ldrh	r0, [r4, #12]
 8007f98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f9c:	f010 0301 	ands.w	r3, r0, #1
 8007fa0:	d00a      	beq.n	8007fb8 <__swsetup_r+0xbc>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	60a3      	str	r3, [r4, #8]
 8007fa6:	6963      	ldr	r3, [r4, #20]
 8007fa8:	425b      	negs	r3, r3
 8007faa:	61a3      	str	r3, [r4, #24]
 8007fac:	6923      	ldr	r3, [r4, #16]
 8007fae:	b943      	cbnz	r3, 8007fc2 <__swsetup_r+0xc6>
 8007fb0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007fb4:	d1ba      	bne.n	8007f2c <__swsetup_r+0x30>
 8007fb6:	bd70      	pop	{r4, r5, r6, pc}
 8007fb8:	0781      	lsls	r1, r0, #30
 8007fba:	bf58      	it	pl
 8007fbc:	6963      	ldrpl	r3, [r4, #20]
 8007fbe:	60a3      	str	r3, [r4, #8]
 8007fc0:	e7f4      	b.n	8007fac <__swsetup_r+0xb0>
 8007fc2:	2000      	movs	r0, #0
 8007fc4:	e7f7      	b.n	8007fb6 <__swsetup_r+0xba>
 8007fc6:	bf00      	nop
 8007fc8:	20000010 	.word	0x20000010
 8007fcc:	08008aa4 	.word	0x08008aa4
 8007fd0:	08008ac4 	.word	0x08008ac4
 8007fd4:	08008a84 	.word	0x08008a84

08007fd8 <abort>:
 8007fd8:	b508      	push	{r3, lr}
 8007fda:	2006      	movs	r0, #6
 8007fdc:	f000 fa54 	bl	8008488 <raise>
 8007fe0:	2001      	movs	r0, #1
 8007fe2:	f7f9 fbcb 	bl	800177c <_exit>
	...

08007fe8 <__sflush_r>:
 8007fe8:	898a      	ldrh	r2, [r1, #12]
 8007fea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fee:	4605      	mov	r5, r0
 8007ff0:	0710      	lsls	r0, r2, #28
 8007ff2:	460c      	mov	r4, r1
 8007ff4:	d458      	bmi.n	80080a8 <__sflush_r+0xc0>
 8007ff6:	684b      	ldr	r3, [r1, #4]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	dc05      	bgt.n	8008008 <__sflush_r+0x20>
 8007ffc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	dc02      	bgt.n	8008008 <__sflush_r+0x20>
 8008002:	2000      	movs	r0, #0
 8008004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008008:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800800a:	2e00      	cmp	r6, #0
 800800c:	d0f9      	beq.n	8008002 <__sflush_r+0x1a>
 800800e:	2300      	movs	r3, #0
 8008010:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008014:	682f      	ldr	r7, [r5, #0]
 8008016:	602b      	str	r3, [r5, #0]
 8008018:	d032      	beq.n	8008080 <__sflush_r+0x98>
 800801a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800801c:	89a3      	ldrh	r3, [r4, #12]
 800801e:	075a      	lsls	r2, r3, #29
 8008020:	d505      	bpl.n	800802e <__sflush_r+0x46>
 8008022:	6863      	ldr	r3, [r4, #4]
 8008024:	1ac0      	subs	r0, r0, r3
 8008026:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008028:	b10b      	cbz	r3, 800802e <__sflush_r+0x46>
 800802a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800802c:	1ac0      	subs	r0, r0, r3
 800802e:	2300      	movs	r3, #0
 8008030:	4602      	mov	r2, r0
 8008032:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008034:	6a21      	ldr	r1, [r4, #32]
 8008036:	4628      	mov	r0, r5
 8008038:	47b0      	blx	r6
 800803a:	1c43      	adds	r3, r0, #1
 800803c:	89a3      	ldrh	r3, [r4, #12]
 800803e:	d106      	bne.n	800804e <__sflush_r+0x66>
 8008040:	6829      	ldr	r1, [r5, #0]
 8008042:	291d      	cmp	r1, #29
 8008044:	d82c      	bhi.n	80080a0 <__sflush_r+0xb8>
 8008046:	4a2a      	ldr	r2, [pc, #168]	; (80080f0 <__sflush_r+0x108>)
 8008048:	40ca      	lsrs	r2, r1
 800804a:	07d6      	lsls	r6, r2, #31
 800804c:	d528      	bpl.n	80080a0 <__sflush_r+0xb8>
 800804e:	2200      	movs	r2, #0
 8008050:	6062      	str	r2, [r4, #4]
 8008052:	04d9      	lsls	r1, r3, #19
 8008054:	6922      	ldr	r2, [r4, #16]
 8008056:	6022      	str	r2, [r4, #0]
 8008058:	d504      	bpl.n	8008064 <__sflush_r+0x7c>
 800805a:	1c42      	adds	r2, r0, #1
 800805c:	d101      	bne.n	8008062 <__sflush_r+0x7a>
 800805e:	682b      	ldr	r3, [r5, #0]
 8008060:	b903      	cbnz	r3, 8008064 <__sflush_r+0x7c>
 8008062:	6560      	str	r0, [r4, #84]	; 0x54
 8008064:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008066:	602f      	str	r7, [r5, #0]
 8008068:	2900      	cmp	r1, #0
 800806a:	d0ca      	beq.n	8008002 <__sflush_r+0x1a>
 800806c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008070:	4299      	cmp	r1, r3
 8008072:	d002      	beq.n	800807a <__sflush_r+0x92>
 8008074:	4628      	mov	r0, r5
 8008076:	f7ff fa99 	bl	80075ac <_free_r>
 800807a:	2000      	movs	r0, #0
 800807c:	6360      	str	r0, [r4, #52]	; 0x34
 800807e:	e7c1      	b.n	8008004 <__sflush_r+0x1c>
 8008080:	6a21      	ldr	r1, [r4, #32]
 8008082:	2301      	movs	r3, #1
 8008084:	4628      	mov	r0, r5
 8008086:	47b0      	blx	r6
 8008088:	1c41      	adds	r1, r0, #1
 800808a:	d1c7      	bne.n	800801c <__sflush_r+0x34>
 800808c:	682b      	ldr	r3, [r5, #0]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d0c4      	beq.n	800801c <__sflush_r+0x34>
 8008092:	2b1d      	cmp	r3, #29
 8008094:	d001      	beq.n	800809a <__sflush_r+0xb2>
 8008096:	2b16      	cmp	r3, #22
 8008098:	d101      	bne.n	800809e <__sflush_r+0xb6>
 800809a:	602f      	str	r7, [r5, #0]
 800809c:	e7b1      	b.n	8008002 <__sflush_r+0x1a>
 800809e:	89a3      	ldrh	r3, [r4, #12]
 80080a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080a4:	81a3      	strh	r3, [r4, #12]
 80080a6:	e7ad      	b.n	8008004 <__sflush_r+0x1c>
 80080a8:	690f      	ldr	r7, [r1, #16]
 80080aa:	2f00      	cmp	r7, #0
 80080ac:	d0a9      	beq.n	8008002 <__sflush_r+0x1a>
 80080ae:	0793      	lsls	r3, r2, #30
 80080b0:	680e      	ldr	r6, [r1, #0]
 80080b2:	bf08      	it	eq
 80080b4:	694b      	ldreq	r3, [r1, #20]
 80080b6:	600f      	str	r7, [r1, #0]
 80080b8:	bf18      	it	ne
 80080ba:	2300      	movne	r3, #0
 80080bc:	eba6 0807 	sub.w	r8, r6, r7
 80080c0:	608b      	str	r3, [r1, #8]
 80080c2:	f1b8 0f00 	cmp.w	r8, #0
 80080c6:	dd9c      	ble.n	8008002 <__sflush_r+0x1a>
 80080c8:	6a21      	ldr	r1, [r4, #32]
 80080ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080cc:	4643      	mov	r3, r8
 80080ce:	463a      	mov	r2, r7
 80080d0:	4628      	mov	r0, r5
 80080d2:	47b0      	blx	r6
 80080d4:	2800      	cmp	r0, #0
 80080d6:	dc06      	bgt.n	80080e6 <__sflush_r+0xfe>
 80080d8:	89a3      	ldrh	r3, [r4, #12]
 80080da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080de:	81a3      	strh	r3, [r4, #12]
 80080e0:	f04f 30ff 	mov.w	r0, #4294967295
 80080e4:	e78e      	b.n	8008004 <__sflush_r+0x1c>
 80080e6:	4407      	add	r7, r0
 80080e8:	eba8 0800 	sub.w	r8, r8, r0
 80080ec:	e7e9      	b.n	80080c2 <__sflush_r+0xda>
 80080ee:	bf00      	nop
 80080f0:	20400001 	.word	0x20400001

080080f4 <_fflush_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	690b      	ldr	r3, [r1, #16]
 80080f8:	4605      	mov	r5, r0
 80080fa:	460c      	mov	r4, r1
 80080fc:	b913      	cbnz	r3, 8008104 <_fflush_r+0x10>
 80080fe:	2500      	movs	r5, #0
 8008100:	4628      	mov	r0, r5
 8008102:	bd38      	pop	{r3, r4, r5, pc}
 8008104:	b118      	cbz	r0, 800810e <_fflush_r+0x1a>
 8008106:	6983      	ldr	r3, [r0, #24]
 8008108:	b90b      	cbnz	r3, 800810e <_fflush_r+0x1a>
 800810a:	f000 f887 	bl	800821c <__sinit>
 800810e:	4b14      	ldr	r3, [pc, #80]	; (8008160 <_fflush_r+0x6c>)
 8008110:	429c      	cmp	r4, r3
 8008112:	d11b      	bne.n	800814c <_fflush_r+0x58>
 8008114:	686c      	ldr	r4, [r5, #4]
 8008116:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0ef      	beq.n	80080fe <_fflush_r+0xa>
 800811e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008120:	07d0      	lsls	r0, r2, #31
 8008122:	d404      	bmi.n	800812e <_fflush_r+0x3a>
 8008124:	0599      	lsls	r1, r3, #22
 8008126:	d402      	bmi.n	800812e <_fflush_r+0x3a>
 8008128:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800812a:	f000 f915 	bl	8008358 <__retarget_lock_acquire_recursive>
 800812e:	4628      	mov	r0, r5
 8008130:	4621      	mov	r1, r4
 8008132:	f7ff ff59 	bl	8007fe8 <__sflush_r>
 8008136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008138:	07da      	lsls	r2, r3, #31
 800813a:	4605      	mov	r5, r0
 800813c:	d4e0      	bmi.n	8008100 <_fflush_r+0xc>
 800813e:	89a3      	ldrh	r3, [r4, #12]
 8008140:	059b      	lsls	r3, r3, #22
 8008142:	d4dd      	bmi.n	8008100 <_fflush_r+0xc>
 8008144:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008146:	f000 f908 	bl	800835a <__retarget_lock_release_recursive>
 800814a:	e7d9      	b.n	8008100 <_fflush_r+0xc>
 800814c:	4b05      	ldr	r3, [pc, #20]	; (8008164 <_fflush_r+0x70>)
 800814e:	429c      	cmp	r4, r3
 8008150:	d101      	bne.n	8008156 <_fflush_r+0x62>
 8008152:	68ac      	ldr	r4, [r5, #8]
 8008154:	e7df      	b.n	8008116 <_fflush_r+0x22>
 8008156:	4b04      	ldr	r3, [pc, #16]	; (8008168 <_fflush_r+0x74>)
 8008158:	429c      	cmp	r4, r3
 800815a:	bf08      	it	eq
 800815c:	68ec      	ldreq	r4, [r5, #12]
 800815e:	e7da      	b.n	8008116 <_fflush_r+0x22>
 8008160:	08008aa4 	.word	0x08008aa4
 8008164:	08008ac4 	.word	0x08008ac4
 8008168:	08008a84 	.word	0x08008a84

0800816c <std>:
 800816c:	2300      	movs	r3, #0
 800816e:	b510      	push	{r4, lr}
 8008170:	4604      	mov	r4, r0
 8008172:	e9c0 3300 	strd	r3, r3, [r0]
 8008176:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800817a:	6083      	str	r3, [r0, #8]
 800817c:	8181      	strh	r1, [r0, #12]
 800817e:	6643      	str	r3, [r0, #100]	; 0x64
 8008180:	81c2      	strh	r2, [r0, #14]
 8008182:	6183      	str	r3, [r0, #24]
 8008184:	4619      	mov	r1, r3
 8008186:	2208      	movs	r2, #8
 8008188:	305c      	adds	r0, #92	; 0x5c
 800818a:	f7fb fdcd 	bl	8003d28 <memset>
 800818e:	4b05      	ldr	r3, [pc, #20]	; (80081a4 <std+0x38>)
 8008190:	6263      	str	r3, [r4, #36]	; 0x24
 8008192:	4b05      	ldr	r3, [pc, #20]	; (80081a8 <std+0x3c>)
 8008194:	62a3      	str	r3, [r4, #40]	; 0x28
 8008196:	4b05      	ldr	r3, [pc, #20]	; (80081ac <std+0x40>)
 8008198:	62e3      	str	r3, [r4, #44]	; 0x2c
 800819a:	4b05      	ldr	r3, [pc, #20]	; (80081b0 <std+0x44>)
 800819c:	6224      	str	r4, [r4, #32]
 800819e:	6323      	str	r3, [r4, #48]	; 0x30
 80081a0:	bd10      	pop	{r4, pc}
 80081a2:	bf00      	nop
 80081a4:	080084c1 	.word	0x080084c1
 80081a8:	080084e3 	.word	0x080084e3
 80081ac:	0800851b 	.word	0x0800851b
 80081b0:	0800853f 	.word	0x0800853f

080081b4 <_cleanup_r>:
 80081b4:	4901      	ldr	r1, [pc, #4]	; (80081bc <_cleanup_r+0x8>)
 80081b6:	f000 b8af 	b.w	8008318 <_fwalk_reent>
 80081ba:	bf00      	nop
 80081bc:	080080f5 	.word	0x080080f5

080081c0 <__sfmoreglue>:
 80081c0:	b570      	push	{r4, r5, r6, lr}
 80081c2:	2268      	movs	r2, #104	; 0x68
 80081c4:	1e4d      	subs	r5, r1, #1
 80081c6:	4355      	muls	r5, r2
 80081c8:	460e      	mov	r6, r1
 80081ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80081ce:	f7ff fa59 	bl	8007684 <_malloc_r>
 80081d2:	4604      	mov	r4, r0
 80081d4:	b140      	cbz	r0, 80081e8 <__sfmoreglue+0x28>
 80081d6:	2100      	movs	r1, #0
 80081d8:	e9c0 1600 	strd	r1, r6, [r0]
 80081dc:	300c      	adds	r0, #12
 80081de:	60a0      	str	r0, [r4, #8]
 80081e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80081e4:	f7fb fda0 	bl	8003d28 <memset>
 80081e8:	4620      	mov	r0, r4
 80081ea:	bd70      	pop	{r4, r5, r6, pc}

080081ec <__sfp_lock_acquire>:
 80081ec:	4801      	ldr	r0, [pc, #4]	; (80081f4 <__sfp_lock_acquire+0x8>)
 80081ee:	f000 b8b3 	b.w	8008358 <__retarget_lock_acquire_recursive>
 80081f2:	bf00      	nop
 80081f4:	200002f5 	.word	0x200002f5

080081f8 <__sfp_lock_release>:
 80081f8:	4801      	ldr	r0, [pc, #4]	; (8008200 <__sfp_lock_release+0x8>)
 80081fa:	f000 b8ae 	b.w	800835a <__retarget_lock_release_recursive>
 80081fe:	bf00      	nop
 8008200:	200002f5 	.word	0x200002f5

08008204 <__sinit_lock_acquire>:
 8008204:	4801      	ldr	r0, [pc, #4]	; (800820c <__sinit_lock_acquire+0x8>)
 8008206:	f000 b8a7 	b.w	8008358 <__retarget_lock_acquire_recursive>
 800820a:	bf00      	nop
 800820c:	200002f6 	.word	0x200002f6

08008210 <__sinit_lock_release>:
 8008210:	4801      	ldr	r0, [pc, #4]	; (8008218 <__sinit_lock_release+0x8>)
 8008212:	f000 b8a2 	b.w	800835a <__retarget_lock_release_recursive>
 8008216:	bf00      	nop
 8008218:	200002f6 	.word	0x200002f6

0800821c <__sinit>:
 800821c:	b510      	push	{r4, lr}
 800821e:	4604      	mov	r4, r0
 8008220:	f7ff fff0 	bl	8008204 <__sinit_lock_acquire>
 8008224:	69a3      	ldr	r3, [r4, #24]
 8008226:	b11b      	cbz	r3, 8008230 <__sinit+0x14>
 8008228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800822c:	f7ff bff0 	b.w	8008210 <__sinit_lock_release>
 8008230:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008234:	6523      	str	r3, [r4, #80]	; 0x50
 8008236:	4b13      	ldr	r3, [pc, #76]	; (8008284 <__sinit+0x68>)
 8008238:	4a13      	ldr	r2, [pc, #76]	; (8008288 <__sinit+0x6c>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	62a2      	str	r2, [r4, #40]	; 0x28
 800823e:	42a3      	cmp	r3, r4
 8008240:	bf04      	itt	eq
 8008242:	2301      	moveq	r3, #1
 8008244:	61a3      	streq	r3, [r4, #24]
 8008246:	4620      	mov	r0, r4
 8008248:	f000 f820 	bl	800828c <__sfp>
 800824c:	6060      	str	r0, [r4, #4]
 800824e:	4620      	mov	r0, r4
 8008250:	f000 f81c 	bl	800828c <__sfp>
 8008254:	60a0      	str	r0, [r4, #8]
 8008256:	4620      	mov	r0, r4
 8008258:	f000 f818 	bl	800828c <__sfp>
 800825c:	2200      	movs	r2, #0
 800825e:	60e0      	str	r0, [r4, #12]
 8008260:	2104      	movs	r1, #4
 8008262:	6860      	ldr	r0, [r4, #4]
 8008264:	f7ff ff82 	bl	800816c <std>
 8008268:	68a0      	ldr	r0, [r4, #8]
 800826a:	2201      	movs	r2, #1
 800826c:	2109      	movs	r1, #9
 800826e:	f7ff ff7d 	bl	800816c <std>
 8008272:	68e0      	ldr	r0, [r4, #12]
 8008274:	2202      	movs	r2, #2
 8008276:	2112      	movs	r1, #18
 8008278:	f7ff ff78 	bl	800816c <std>
 800827c:	2301      	movs	r3, #1
 800827e:	61a3      	str	r3, [r4, #24]
 8008280:	e7d2      	b.n	8008228 <__sinit+0xc>
 8008282:	bf00      	nop
 8008284:	08008640 	.word	0x08008640
 8008288:	080081b5 	.word	0x080081b5

0800828c <__sfp>:
 800828c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800828e:	4607      	mov	r7, r0
 8008290:	f7ff ffac 	bl	80081ec <__sfp_lock_acquire>
 8008294:	4b1e      	ldr	r3, [pc, #120]	; (8008310 <__sfp+0x84>)
 8008296:	681e      	ldr	r6, [r3, #0]
 8008298:	69b3      	ldr	r3, [r6, #24]
 800829a:	b913      	cbnz	r3, 80082a2 <__sfp+0x16>
 800829c:	4630      	mov	r0, r6
 800829e:	f7ff ffbd 	bl	800821c <__sinit>
 80082a2:	3648      	adds	r6, #72	; 0x48
 80082a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80082a8:	3b01      	subs	r3, #1
 80082aa:	d503      	bpl.n	80082b4 <__sfp+0x28>
 80082ac:	6833      	ldr	r3, [r6, #0]
 80082ae:	b30b      	cbz	r3, 80082f4 <__sfp+0x68>
 80082b0:	6836      	ldr	r6, [r6, #0]
 80082b2:	e7f7      	b.n	80082a4 <__sfp+0x18>
 80082b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80082b8:	b9d5      	cbnz	r5, 80082f0 <__sfp+0x64>
 80082ba:	4b16      	ldr	r3, [pc, #88]	; (8008314 <__sfp+0x88>)
 80082bc:	60e3      	str	r3, [r4, #12]
 80082be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80082c2:	6665      	str	r5, [r4, #100]	; 0x64
 80082c4:	f000 f847 	bl	8008356 <__retarget_lock_init_recursive>
 80082c8:	f7ff ff96 	bl	80081f8 <__sfp_lock_release>
 80082cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80082d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80082d4:	6025      	str	r5, [r4, #0]
 80082d6:	61a5      	str	r5, [r4, #24]
 80082d8:	2208      	movs	r2, #8
 80082da:	4629      	mov	r1, r5
 80082dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80082e0:	f7fb fd22 	bl	8003d28 <memset>
 80082e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80082e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80082ec:	4620      	mov	r0, r4
 80082ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80082f0:	3468      	adds	r4, #104	; 0x68
 80082f2:	e7d9      	b.n	80082a8 <__sfp+0x1c>
 80082f4:	2104      	movs	r1, #4
 80082f6:	4638      	mov	r0, r7
 80082f8:	f7ff ff62 	bl	80081c0 <__sfmoreglue>
 80082fc:	4604      	mov	r4, r0
 80082fe:	6030      	str	r0, [r6, #0]
 8008300:	2800      	cmp	r0, #0
 8008302:	d1d5      	bne.n	80082b0 <__sfp+0x24>
 8008304:	f7ff ff78 	bl	80081f8 <__sfp_lock_release>
 8008308:	230c      	movs	r3, #12
 800830a:	603b      	str	r3, [r7, #0]
 800830c:	e7ee      	b.n	80082ec <__sfp+0x60>
 800830e:	bf00      	nop
 8008310:	08008640 	.word	0x08008640
 8008314:	ffff0001 	.word	0xffff0001

08008318 <_fwalk_reent>:
 8008318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800831c:	4606      	mov	r6, r0
 800831e:	4688      	mov	r8, r1
 8008320:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008324:	2700      	movs	r7, #0
 8008326:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800832a:	f1b9 0901 	subs.w	r9, r9, #1
 800832e:	d505      	bpl.n	800833c <_fwalk_reent+0x24>
 8008330:	6824      	ldr	r4, [r4, #0]
 8008332:	2c00      	cmp	r4, #0
 8008334:	d1f7      	bne.n	8008326 <_fwalk_reent+0xe>
 8008336:	4638      	mov	r0, r7
 8008338:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800833c:	89ab      	ldrh	r3, [r5, #12]
 800833e:	2b01      	cmp	r3, #1
 8008340:	d907      	bls.n	8008352 <_fwalk_reent+0x3a>
 8008342:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008346:	3301      	adds	r3, #1
 8008348:	d003      	beq.n	8008352 <_fwalk_reent+0x3a>
 800834a:	4629      	mov	r1, r5
 800834c:	4630      	mov	r0, r6
 800834e:	47c0      	blx	r8
 8008350:	4307      	orrs	r7, r0
 8008352:	3568      	adds	r5, #104	; 0x68
 8008354:	e7e9      	b.n	800832a <_fwalk_reent+0x12>

08008356 <__retarget_lock_init_recursive>:
 8008356:	4770      	bx	lr

08008358 <__retarget_lock_acquire_recursive>:
 8008358:	4770      	bx	lr

0800835a <__retarget_lock_release_recursive>:
 800835a:	4770      	bx	lr

0800835c <__swhatbuf_r>:
 800835c:	b570      	push	{r4, r5, r6, lr}
 800835e:	460e      	mov	r6, r1
 8008360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008364:	2900      	cmp	r1, #0
 8008366:	b096      	sub	sp, #88	; 0x58
 8008368:	4614      	mov	r4, r2
 800836a:	461d      	mov	r5, r3
 800836c:	da08      	bge.n	8008380 <__swhatbuf_r+0x24>
 800836e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008372:	2200      	movs	r2, #0
 8008374:	602a      	str	r2, [r5, #0]
 8008376:	061a      	lsls	r2, r3, #24
 8008378:	d410      	bmi.n	800839c <__swhatbuf_r+0x40>
 800837a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800837e:	e00e      	b.n	800839e <__swhatbuf_r+0x42>
 8008380:	466a      	mov	r2, sp
 8008382:	f000 f903 	bl	800858c <_fstat_r>
 8008386:	2800      	cmp	r0, #0
 8008388:	dbf1      	blt.n	800836e <__swhatbuf_r+0x12>
 800838a:	9a01      	ldr	r2, [sp, #4]
 800838c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008390:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008394:	425a      	negs	r2, r3
 8008396:	415a      	adcs	r2, r3
 8008398:	602a      	str	r2, [r5, #0]
 800839a:	e7ee      	b.n	800837a <__swhatbuf_r+0x1e>
 800839c:	2340      	movs	r3, #64	; 0x40
 800839e:	2000      	movs	r0, #0
 80083a0:	6023      	str	r3, [r4, #0]
 80083a2:	b016      	add	sp, #88	; 0x58
 80083a4:	bd70      	pop	{r4, r5, r6, pc}
	...

080083a8 <__smakebuf_r>:
 80083a8:	898b      	ldrh	r3, [r1, #12]
 80083aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80083ac:	079d      	lsls	r5, r3, #30
 80083ae:	4606      	mov	r6, r0
 80083b0:	460c      	mov	r4, r1
 80083b2:	d507      	bpl.n	80083c4 <__smakebuf_r+0x1c>
 80083b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80083b8:	6023      	str	r3, [r4, #0]
 80083ba:	6123      	str	r3, [r4, #16]
 80083bc:	2301      	movs	r3, #1
 80083be:	6163      	str	r3, [r4, #20]
 80083c0:	b002      	add	sp, #8
 80083c2:	bd70      	pop	{r4, r5, r6, pc}
 80083c4:	ab01      	add	r3, sp, #4
 80083c6:	466a      	mov	r2, sp
 80083c8:	f7ff ffc8 	bl	800835c <__swhatbuf_r>
 80083cc:	9900      	ldr	r1, [sp, #0]
 80083ce:	4605      	mov	r5, r0
 80083d0:	4630      	mov	r0, r6
 80083d2:	f7ff f957 	bl	8007684 <_malloc_r>
 80083d6:	b948      	cbnz	r0, 80083ec <__smakebuf_r+0x44>
 80083d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80083dc:	059a      	lsls	r2, r3, #22
 80083de:	d4ef      	bmi.n	80083c0 <__smakebuf_r+0x18>
 80083e0:	f023 0303 	bic.w	r3, r3, #3
 80083e4:	f043 0302 	orr.w	r3, r3, #2
 80083e8:	81a3      	strh	r3, [r4, #12]
 80083ea:	e7e3      	b.n	80083b4 <__smakebuf_r+0xc>
 80083ec:	4b0d      	ldr	r3, [pc, #52]	; (8008424 <__smakebuf_r+0x7c>)
 80083ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80083f0:	89a3      	ldrh	r3, [r4, #12]
 80083f2:	6020      	str	r0, [r4, #0]
 80083f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083f8:	81a3      	strh	r3, [r4, #12]
 80083fa:	9b00      	ldr	r3, [sp, #0]
 80083fc:	6163      	str	r3, [r4, #20]
 80083fe:	9b01      	ldr	r3, [sp, #4]
 8008400:	6120      	str	r0, [r4, #16]
 8008402:	b15b      	cbz	r3, 800841c <__smakebuf_r+0x74>
 8008404:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008408:	4630      	mov	r0, r6
 800840a:	f000 f8d1 	bl	80085b0 <_isatty_r>
 800840e:	b128      	cbz	r0, 800841c <__smakebuf_r+0x74>
 8008410:	89a3      	ldrh	r3, [r4, #12]
 8008412:	f023 0303 	bic.w	r3, r3, #3
 8008416:	f043 0301 	orr.w	r3, r3, #1
 800841a:	81a3      	strh	r3, [r4, #12]
 800841c:	89a0      	ldrh	r0, [r4, #12]
 800841e:	4305      	orrs	r5, r0
 8008420:	81a5      	strh	r5, [r4, #12]
 8008422:	e7cd      	b.n	80083c0 <__smakebuf_r+0x18>
 8008424:	080081b5 	.word	0x080081b5

08008428 <_malloc_usable_size_r>:
 8008428:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800842c:	1f18      	subs	r0, r3, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	bfbc      	itt	lt
 8008432:	580b      	ldrlt	r3, [r1, r0]
 8008434:	18c0      	addlt	r0, r0, r3
 8008436:	4770      	bx	lr

08008438 <_raise_r>:
 8008438:	291f      	cmp	r1, #31
 800843a:	b538      	push	{r3, r4, r5, lr}
 800843c:	4604      	mov	r4, r0
 800843e:	460d      	mov	r5, r1
 8008440:	d904      	bls.n	800844c <_raise_r+0x14>
 8008442:	2316      	movs	r3, #22
 8008444:	6003      	str	r3, [r0, #0]
 8008446:	f04f 30ff 	mov.w	r0, #4294967295
 800844a:	bd38      	pop	{r3, r4, r5, pc}
 800844c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800844e:	b112      	cbz	r2, 8008456 <_raise_r+0x1e>
 8008450:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008454:	b94b      	cbnz	r3, 800846a <_raise_r+0x32>
 8008456:	4620      	mov	r0, r4
 8008458:	f000 f830 	bl	80084bc <_getpid_r>
 800845c:	462a      	mov	r2, r5
 800845e:	4601      	mov	r1, r0
 8008460:	4620      	mov	r0, r4
 8008462:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008466:	f000 b817 	b.w	8008498 <_kill_r>
 800846a:	2b01      	cmp	r3, #1
 800846c:	d00a      	beq.n	8008484 <_raise_r+0x4c>
 800846e:	1c59      	adds	r1, r3, #1
 8008470:	d103      	bne.n	800847a <_raise_r+0x42>
 8008472:	2316      	movs	r3, #22
 8008474:	6003      	str	r3, [r0, #0]
 8008476:	2001      	movs	r0, #1
 8008478:	e7e7      	b.n	800844a <_raise_r+0x12>
 800847a:	2400      	movs	r4, #0
 800847c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008480:	4628      	mov	r0, r5
 8008482:	4798      	blx	r3
 8008484:	2000      	movs	r0, #0
 8008486:	e7e0      	b.n	800844a <_raise_r+0x12>

08008488 <raise>:
 8008488:	4b02      	ldr	r3, [pc, #8]	; (8008494 <raise+0xc>)
 800848a:	4601      	mov	r1, r0
 800848c:	6818      	ldr	r0, [r3, #0]
 800848e:	f7ff bfd3 	b.w	8008438 <_raise_r>
 8008492:	bf00      	nop
 8008494:	20000010 	.word	0x20000010

08008498 <_kill_r>:
 8008498:	b538      	push	{r3, r4, r5, lr}
 800849a:	4d07      	ldr	r5, [pc, #28]	; (80084b8 <_kill_r+0x20>)
 800849c:	2300      	movs	r3, #0
 800849e:	4604      	mov	r4, r0
 80084a0:	4608      	mov	r0, r1
 80084a2:	4611      	mov	r1, r2
 80084a4:	602b      	str	r3, [r5, #0]
 80084a6:	f7f9 f959 	bl	800175c <_kill>
 80084aa:	1c43      	adds	r3, r0, #1
 80084ac:	d102      	bne.n	80084b4 <_kill_r+0x1c>
 80084ae:	682b      	ldr	r3, [r5, #0]
 80084b0:	b103      	cbz	r3, 80084b4 <_kill_r+0x1c>
 80084b2:	6023      	str	r3, [r4, #0]
 80084b4:	bd38      	pop	{r3, r4, r5, pc}
 80084b6:	bf00      	nop
 80084b8:	200002f0 	.word	0x200002f0

080084bc <_getpid_r>:
 80084bc:	f7f9 b946 	b.w	800174c <_getpid>

080084c0 <__sread>:
 80084c0:	b510      	push	{r4, lr}
 80084c2:	460c      	mov	r4, r1
 80084c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084c8:	f000 f894 	bl	80085f4 <_read_r>
 80084cc:	2800      	cmp	r0, #0
 80084ce:	bfab      	itete	ge
 80084d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80084d2:	89a3      	ldrhlt	r3, [r4, #12]
 80084d4:	181b      	addge	r3, r3, r0
 80084d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80084da:	bfac      	ite	ge
 80084dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80084de:	81a3      	strhlt	r3, [r4, #12]
 80084e0:	bd10      	pop	{r4, pc}

080084e2 <__swrite>:
 80084e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084e6:	461f      	mov	r7, r3
 80084e8:	898b      	ldrh	r3, [r1, #12]
 80084ea:	05db      	lsls	r3, r3, #23
 80084ec:	4605      	mov	r5, r0
 80084ee:	460c      	mov	r4, r1
 80084f0:	4616      	mov	r6, r2
 80084f2:	d505      	bpl.n	8008500 <__swrite+0x1e>
 80084f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084f8:	2302      	movs	r3, #2
 80084fa:	2200      	movs	r2, #0
 80084fc:	f000 f868 	bl	80085d0 <_lseek_r>
 8008500:	89a3      	ldrh	r3, [r4, #12]
 8008502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008506:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	4632      	mov	r2, r6
 800850e:	463b      	mov	r3, r7
 8008510:	4628      	mov	r0, r5
 8008512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008516:	f000 b817 	b.w	8008548 <_write_r>

0800851a <__sseek>:
 800851a:	b510      	push	{r4, lr}
 800851c:	460c      	mov	r4, r1
 800851e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008522:	f000 f855 	bl	80085d0 <_lseek_r>
 8008526:	1c43      	adds	r3, r0, #1
 8008528:	89a3      	ldrh	r3, [r4, #12]
 800852a:	bf15      	itete	ne
 800852c:	6560      	strne	r0, [r4, #84]	; 0x54
 800852e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008532:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008536:	81a3      	strheq	r3, [r4, #12]
 8008538:	bf18      	it	ne
 800853a:	81a3      	strhne	r3, [r4, #12]
 800853c:	bd10      	pop	{r4, pc}

0800853e <__sclose>:
 800853e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008542:	f000 b813 	b.w	800856c <_close_r>
	...

08008548 <_write_r>:
 8008548:	b538      	push	{r3, r4, r5, lr}
 800854a:	4d07      	ldr	r5, [pc, #28]	; (8008568 <_write_r+0x20>)
 800854c:	4604      	mov	r4, r0
 800854e:	4608      	mov	r0, r1
 8008550:	4611      	mov	r1, r2
 8008552:	2200      	movs	r2, #0
 8008554:	602a      	str	r2, [r5, #0]
 8008556:	461a      	mov	r2, r3
 8008558:	f7f9 f937 	bl	80017ca <_write>
 800855c:	1c43      	adds	r3, r0, #1
 800855e:	d102      	bne.n	8008566 <_write_r+0x1e>
 8008560:	682b      	ldr	r3, [r5, #0]
 8008562:	b103      	cbz	r3, 8008566 <_write_r+0x1e>
 8008564:	6023      	str	r3, [r4, #0]
 8008566:	bd38      	pop	{r3, r4, r5, pc}
 8008568:	200002f0 	.word	0x200002f0

0800856c <_close_r>:
 800856c:	b538      	push	{r3, r4, r5, lr}
 800856e:	4d06      	ldr	r5, [pc, #24]	; (8008588 <_close_r+0x1c>)
 8008570:	2300      	movs	r3, #0
 8008572:	4604      	mov	r4, r0
 8008574:	4608      	mov	r0, r1
 8008576:	602b      	str	r3, [r5, #0]
 8008578:	f7f9 f943 	bl	8001802 <_close>
 800857c:	1c43      	adds	r3, r0, #1
 800857e:	d102      	bne.n	8008586 <_close_r+0x1a>
 8008580:	682b      	ldr	r3, [r5, #0]
 8008582:	b103      	cbz	r3, 8008586 <_close_r+0x1a>
 8008584:	6023      	str	r3, [r4, #0]
 8008586:	bd38      	pop	{r3, r4, r5, pc}
 8008588:	200002f0 	.word	0x200002f0

0800858c <_fstat_r>:
 800858c:	b538      	push	{r3, r4, r5, lr}
 800858e:	4d07      	ldr	r5, [pc, #28]	; (80085ac <_fstat_r+0x20>)
 8008590:	2300      	movs	r3, #0
 8008592:	4604      	mov	r4, r0
 8008594:	4608      	mov	r0, r1
 8008596:	4611      	mov	r1, r2
 8008598:	602b      	str	r3, [r5, #0]
 800859a:	f7f9 f93e 	bl	800181a <_fstat>
 800859e:	1c43      	adds	r3, r0, #1
 80085a0:	d102      	bne.n	80085a8 <_fstat_r+0x1c>
 80085a2:	682b      	ldr	r3, [r5, #0]
 80085a4:	b103      	cbz	r3, 80085a8 <_fstat_r+0x1c>
 80085a6:	6023      	str	r3, [r4, #0]
 80085a8:	bd38      	pop	{r3, r4, r5, pc}
 80085aa:	bf00      	nop
 80085ac:	200002f0 	.word	0x200002f0

080085b0 <_isatty_r>:
 80085b0:	b538      	push	{r3, r4, r5, lr}
 80085b2:	4d06      	ldr	r5, [pc, #24]	; (80085cc <_isatty_r+0x1c>)
 80085b4:	2300      	movs	r3, #0
 80085b6:	4604      	mov	r4, r0
 80085b8:	4608      	mov	r0, r1
 80085ba:	602b      	str	r3, [r5, #0]
 80085bc:	f7f9 f93d 	bl	800183a <_isatty>
 80085c0:	1c43      	adds	r3, r0, #1
 80085c2:	d102      	bne.n	80085ca <_isatty_r+0x1a>
 80085c4:	682b      	ldr	r3, [r5, #0]
 80085c6:	b103      	cbz	r3, 80085ca <_isatty_r+0x1a>
 80085c8:	6023      	str	r3, [r4, #0]
 80085ca:	bd38      	pop	{r3, r4, r5, pc}
 80085cc:	200002f0 	.word	0x200002f0

080085d0 <_lseek_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	4d07      	ldr	r5, [pc, #28]	; (80085f0 <_lseek_r+0x20>)
 80085d4:	4604      	mov	r4, r0
 80085d6:	4608      	mov	r0, r1
 80085d8:	4611      	mov	r1, r2
 80085da:	2200      	movs	r2, #0
 80085dc:	602a      	str	r2, [r5, #0]
 80085de:	461a      	mov	r2, r3
 80085e0:	f7f9 f936 	bl	8001850 <_lseek>
 80085e4:	1c43      	adds	r3, r0, #1
 80085e6:	d102      	bne.n	80085ee <_lseek_r+0x1e>
 80085e8:	682b      	ldr	r3, [r5, #0]
 80085ea:	b103      	cbz	r3, 80085ee <_lseek_r+0x1e>
 80085ec:	6023      	str	r3, [r4, #0]
 80085ee:	bd38      	pop	{r3, r4, r5, pc}
 80085f0:	200002f0 	.word	0x200002f0

080085f4 <_read_r>:
 80085f4:	b538      	push	{r3, r4, r5, lr}
 80085f6:	4d07      	ldr	r5, [pc, #28]	; (8008614 <_read_r+0x20>)
 80085f8:	4604      	mov	r4, r0
 80085fa:	4608      	mov	r0, r1
 80085fc:	4611      	mov	r1, r2
 80085fe:	2200      	movs	r2, #0
 8008600:	602a      	str	r2, [r5, #0]
 8008602:	461a      	mov	r2, r3
 8008604:	f7f9 f8c4 	bl	8001790 <_read>
 8008608:	1c43      	adds	r3, r0, #1
 800860a:	d102      	bne.n	8008612 <_read_r+0x1e>
 800860c:	682b      	ldr	r3, [r5, #0]
 800860e:	b103      	cbz	r3, 8008612 <_read_r+0x1e>
 8008610:	6023      	str	r3, [r4, #0]
 8008612:	bd38      	pop	{r3, r4, r5, pc}
 8008614:	200002f0 	.word	0x200002f0

08008618 <_init>:
 8008618:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800861a:	bf00      	nop
 800861c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800861e:	bc08      	pop	{r3}
 8008620:	469e      	mov	lr, r3
 8008622:	4770      	bx	lr

08008624 <_fini>:
 8008624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008626:	bf00      	nop
 8008628:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800862a:	bc08      	pop	{r3}
 800862c:	469e      	mov	lr, r3
 800862e:	4770      	bx	lr
