Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Software/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto d1387ab6b66d42d380e7166f12937958 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_divider_behav xil_defaultlib.tb_divider xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "f:/FPGA_Project/IP_lib/prj/xilinx/template.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_default
Compiling module xil_defaultlib.tb_divider
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_divider_behav
