read -sv run_verilog_mid/adder_32b_10_82_1d3072bc0cb7881dbedd84e293936c97.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_82_1d3072bc0cb7881dbedd84e293936c97_yosys.v
