// Seed: 1168279397
module module_0 (
    output id_1,
    output id_2
    , id_4 = 1'b0,
    output logic id_5
);
  defparam id_6 = id_4 == id_5;
  assign id_5[1-1] = 1;
  type_27(
      id_5
  );
  logic id_7, id_8 = 1;
  assign id_7 = 1 == id_6 - id_2;
  reg id_9;
  assign id_6 = 1 && id_4[1 : 1] + 1'b0 | id_6;
  assign id_8 = id_2;
  logic id_10, id_11 = 1;
  always begin
    id_9 <= id_1;
    SystemTFIdentifier(1);
  end
  logic id_12;
  logic id_13;
  logic id_14 = 1'h0;
  assign id_13 = 1;
  logic id_15, id_16, id_17;
  logic id_18;
  logic id_19, id_20, id_21, id_22;
  logic id_23;
  logic id_24;
  type_37 id_25 (
      .id_0 (1'd0),
      .id_1 (id_16),
      .id_2 (1),
      .id_3 (id_13),
      .id_4 (1),
      .id_5 (id_2 - id_1),
      .id_6 (id_10),
      .id_7 (id_5),
      .id_8 (id_12 ? 1 : id_24),
      .id_9 (id_9),
      .id_10(id_20),
      .id_11(1),
      .id_12(id_19),
      .id_13(id_2),
      .id_14(1)
  );
endmodule
