/**
 * \file
 * \brief Generated by ifgen (3.3.0).
 */
#pragma once

#include <cstdint>
#include <cstring>

namespace MIMXRT1176::CM7
{

enum class IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE : uint8_t
{
    _0_can3_RX /*!< Select mux mode: ALT0 mux port: FLEXCAN3_RX of instance:
                  FLEXCAN3 */
        ,
    _1_mic_BITSTREAM0 = 1 /*!< Select mux mode: ALT1 mux port: MIC_BITSTREAM0
                             of instance: MIC */
        ,
    _2_mqs_LEFT =
        2 /*!< Select mux mode: ALT2 mux port: MQS_LEFT of instance: MQS */,
    _3_ARM_CM4_EVENTI = 3 /*!< Select mux mode: ALT3 mux port: ARM_CM4_EVENTI
                             of instance: CM4 */
        ,
    _5_gpio_mux6_IO1 = 5 /*!< Select mux mode: ALT5 mux port: GPIO_MUX6_IO01 of
                            instance: GPIO_MUX6 */
        ,
    _6_lpuart12_RX = 6 /*!< Select mux mode: ALT6 mux port: LPUART12_RXD of
                          instance: LPUART12 */
        ,
    _10_gpio12_IO1 = 10 /*!< Select mux mode: ALT10 mux port: GPIO12_IO01 of
                           instance: GPIO12 */
};
static_assert(sizeof(IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE) == 1);

/**
 * Converts IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE to a C string.
 *
 * \param[in] instance Value to convert.
 * \return             A C string representation of the value.
 */
inline const char *to_string(
    IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE instance)
{
    const char *result =
        "UNKNOWN IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE";

    switch (instance)
    {
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_0_can3_RX:
        result = "_0_can3_RX";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_1_mic_BITSTREAM0:
        result = "_1_mic_BITSTREAM0";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_2_mqs_LEFT:
        result = "_2_mqs_LEFT";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_3_ARM_CM4_EVENTI:
        result = "_3_ARM_CM4_EVENTI";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_5_gpio_mux6_IO1:
        result = "_5_gpio_mux6_IO1";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_6_lpuart12_RX:
        result = "_6_lpuart12_RX";
        break;
    case IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_10_gpio12_IO1:
        result = "_10_gpio12_IO1";
        break;
    }

    return result;
}

/**
 * Converts a C string to IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE.
 *
 * \param[in]  data   A C string to convert.
 * \param[out] output The enumeration element to write.
 * \return            Whether or not the output was written.
 */
inline bool from_string(
    const char *data, IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE &output)
{
    bool result = false;

    if ((result = !strncmp(data, "_0_can3_RX", 10)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_0_can3_RX;
    }
    else if ((result = !strncmp(data, "_1_mic_BITSTREAM0", 17)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::
            _1_mic_BITSTREAM0;
    }
    else if ((result = !strncmp(data, "_2_mqs_LEFT", 11)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_2_mqs_LEFT;
    }
    else if ((result = !strncmp(data, "_3_ARM_CM4_EVENTI", 17)))
    {
        output = IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::
            _3_ARM_CM4_EVENTI;
    }
    else if ((result = !strncmp(data, "_5_gpio_mux6_IO1", 16)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_5_gpio_mux6_IO1;
    }
    else if ((result = !strncmp(data, "_6_lpuart12_RX", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_6_lpuart12_RX;
    }
    else if ((result = !strncmp(data, "_10_gpio12_IO1", 14)))
    {
        output =
            IOMUXC_LPSR_SW_MUX_CTL_PAD_GPIO_LPSR_01_MUX_MODE::_10_gpio12_IO1;
    }

    return result;
}

}; // namespace MIMXRT1176::CM7
