Loading plugins phase: Elapsed time ==> 0s.391ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj -d CY8C4247LQI-BL483 -s C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.964ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.116ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SenOpticalFlowPixelsOTA.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj -dcpsoc3 SenOpticalFlowPixelsOTA.v -verilog
======================================================================

======================================================================
Compiling:  SenOpticalFlowPixelsOTA.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj -dcpsoc3 SenOpticalFlowPixelsOTA.v -verilog
======================================================================

======================================================================
Compiling:  SenOpticalFlowPixelsOTA.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj -dcpsoc3 -verilog SenOpticalFlowPixelsOTA.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Mar 31 16:26:28 2016


======================================================================
Compiling:  SenOpticalFlowPixelsOTA.v
Program  :   vpp
Options  :    -yv2 -q10 SenOpticalFlowPixelsOTA.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Mar 31 16:26:28 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SenOpticalFlowPixelsOTA.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SenOpticalFlowPixelsOTA.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj -dcpsoc3 -verilog SenOpticalFlowPixelsOTA.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Mar 31 16:26:29 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\codegentemp\SenOpticalFlowPixelsOTA.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\codegentemp\SenOpticalFlowPixelsOTA.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  SenOpticalFlowPixelsOTA.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj -dcpsoc3 -verilog SenOpticalFlowPixelsOTA.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Mar 31 16:26:29 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\codegentemp\SenOpticalFlowPixelsOTA.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\codegentemp\SenOpticalFlowPixelsOTA.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_20\PrISM_v2_20.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_4
	\SenBLE:Net_55\
	\UART:Net_452\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	\UART:Net_547\
	\UART:Net_891\
	\UART:Net_1001\
	\UART:Net_899\
	\SPI_Master:Net_1195\
	\SPI_Master:Net_1257\
	\SPI_Master:uncfg_rx_irq\
	\SPI_Master:Net_1099\
	\SPI_Master:Net_1258\
	\SPI_Master:Net_547\
	\SPI_Master:Net_891\
	\SPI_Master:Net_1001\
	\SPI_Master:Net_899\


Deleted 20 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_6 to one
Aliasing Net_7 to zero
Aliasing \PrISM_1:cs_addr_2\ to zero
Aliasing \PrISM_1:cs_addr_0\ to one
Aliasing Net_8 to zero
Aliasing Net_14 to one
Aliasing Net_15 to zero
Aliasing \PrISM_2:cs_addr_2\ to zero
Aliasing \PrISM_2:cs_addr_0\ to one
Aliasing Net_16 to zero
Aliasing tmpOE__RED_net_0 to one
Aliasing tmpOE__GREEN_net_0 to one
Aliasing tmpOE__BLUE_net_0 to one
Aliasing \SenTimer:Net_75\ to zero
Aliasing \SenTimer:Net_69\ to one
Aliasing \SenTimer:Net_66\ to zero
Aliasing \SenTimer:Net_82\ to zero
Aliasing \SenTimer:Net_72\ to zero
Aliasing \UART:Net_459\ to zero
Aliasing \UART:Net_1194\ to zero
Aliasing \UART:Net_1195\ to zero
Aliasing \UART:Net_1196\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to one
Aliasing \UART:tmpOE__rx_net_0\ to one
Aliasing \UART:Net_747\ to zero
Aliasing \SPI_Master:Net_459\ to zero
Aliasing \SPI_Master:Net_452\ to zero
Aliasing \SPI_Master:Net_1194\ to zero
Aliasing \SPI_Master:Net_1196\ to zero
Aliasing \SPI_Master:tmpOE__sclk_m_net_0\ to one
Aliasing \SPI_Master:tmpOE__miso_m_net_0\ to one
Aliasing \SPI_Master:tmpOE__mosi_m_net_0\ to one
Aliasing \SPI_Master:tmpOE__ss0_m_net_0\ to one
Aliasing \SPI_Master:Net_747\ to zero
Aliasing tmpOE__SS_net_0 to one
Aliasing tmpOE__Reset_net_0 to one
Aliasing tmpOE__Reset2_net_0 to one
Removing Rhs of wire \PrISM_1:ctrl_enable\[8] = \PrISM_1:control_0\[9]
Removing Rhs of wire \PrISM_1:compare_type0\[10] = \PrISM_1:control_1\[11]
Removing Rhs of wire \PrISM_1:compare_type1\[12] = \PrISM_1:control_2\[13]
Removing Lhs of wire Net_6[26] = one[16]
Removing Lhs of wire Net_7[30] = zero[19]
Removing Lhs of wire \PrISM_1:cs_addr_2\[31] = zero[19]
Removing Lhs of wire \PrISM_1:cs_addr_1\[32] = \PrISM_1:reset_reg\[29]
Removing Lhs of wire \PrISM_1:cs_addr_0\[33] = one[16]
Removing Lhs of wire Net_8[43] = zero[19]
Removing Rhs of wire \PrISM_2:ctrl_enable\[74] = \PrISM_2:control_0\[75]
Removing Rhs of wire \PrISM_2:compare_type0\[76] = \PrISM_2:control_1\[77]
Removing Rhs of wire \PrISM_2:compare_type1\[78] = \PrISM_2:control_2\[79]
Removing Lhs of wire Net_14[89] = one[16]
Removing Lhs of wire Net_15[93] = zero[19]
Removing Lhs of wire \PrISM_2:cs_addr_2\[94] = zero[19]
Removing Lhs of wire \PrISM_2:cs_addr_1\[95] = \PrISM_2:reset_reg\[92]
Removing Lhs of wire \PrISM_2:cs_addr_0\[96] = one[16]
Removing Lhs of wire Net_16[106] = zero[19]
Removing Lhs of wire tmpOE__RED_net_0[139] = one[16]
Removing Lhs of wire tmpOE__GREEN_net_0[145] = one[16]
Removing Lhs of wire tmpOE__BLUE_net_0[151] = one[16]
Removing Lhs of wire \SenTimer:Net_81\[157] = Net_27[169]
Removing Lhs of wire \SenTimer:Net_75\[158] = zero[19]
Removing Lhs of wire \SenTimer:Net_69\[159] = one[16]
Removing Lhs of wire \SenTimer:Net_66\[160] = zero[19]
Removing Lhs of wire \SenTimer:Net_82\[161] = zero[19]
Removing Lhs of wire \SenTimer:Net_72\[162] = zero[19]
Removing Lhs of wire \UART:Net_459\[173] = zero[19]
Removing Lhs of wire \UART:Net_652\[174] = zero[19]
Removing Lhs of wire \UART:Net_1194\[176] = zero[19]
Removing Lhs of wire \UART:Net_1195\[177] = zero[19]
Removing Lhs of wire \UART:Net_1196\[178] = zero[19]
Removing Rhs of wire \UART:Net_654\[179] = \UART:Net_1197\[180]
Removing Lhs of wire \UART:Net_1170\[183] = \UART:Net_847\[172]
Removing Lhs of wire \UART:Net_990\[184] = zero[19]
Removing Lhs of wire \UART:Net_909\[185] = zero[19]
Removing Lhs of wire \UART:Net_663\[186] = zero[19]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[188] = one[16]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[197] = one[16]
Removing Lhs of wire \UART:Net_1175\[201] = zero[19]
Removing Lhs of wire \UART:Net_747\[202] = zero[19]
Removing Lhs of wire \SPI_Master:Net_459\[228] = zero[19]
Removing Lhs of wire \SPI_Master:Net_652\[229] = zero[19]
Removing Lhs of wire \SPI_Master:Net_452\[230] = zero[19]
Removing Lhs of wire \SPI_Master:Net_1194\[231] = zero[19]
Removing Lhs of wire \SPI_Master:Net_1196\[233] = zero[19]
Removing Lhs of wire \SPI_Master:Net_654\[234] = zero[19]
Removing Lhs of wire \SPI_Master:Net_1170\[237] = \SPI_Master:Net_847\[227]
Removing Lhs of wire \SPI_Master:Net_990\[238] = zero[19]
Removing Lhs of wire \SPI_Master:Net_909\[239] = zero[19]
Removing Rhs of wire \SPI_Master:Net_663\[240] = \SPI_Master:Net_467\[241]
Removing Lhs of wire \SPI_Master:tmpOE__sclk_m_net_0\[245] = one[16]
Removing Lhs of wire \SPI_Master:tmpOE__miso_m_net_0\[252] = one[16]
Removing Lhs of wire \SPI_Master:tmpOE__mosi_m_net_0\[257] = one[16]
Removing Lhs of wire \SPI_Master:tmpOE__ss0_m_net_0\[264] = one[16]
Removing Lhs of wire \SPI_Master:Net_1175\[270] = zero[19]
Removing Lhs of wire \SPI_Master:Net_747\[271] = zero[19]
Removing Lhs of wire tmpOE__SS_net_0[294] = one[16]
Removing Lhs of wire tmpOE__Reset_net_0[300] = one[16]
Removing Lhs of wire tmpOE__Reset2_net_0[307] = one[16]
Removing Lhs of wire \PrISM_1:reset_reg\\D\[313] = zero[19]
Removing Lhs of wire \PrISM_2:reset_reg\\D\[317] = zero[19]

------------------------------------------------------
Aliased 0 equations, 62 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_1:Pd0a\' (cost = 2):
\PrISM_1:Pd0a\ <= ((not \PrISM_1:compare_type0\ and \PrISM_1:cl0\)
	OR (not \PrISM_1:compare_type0\ and \PrISM_1:ce0\));

Note:  Expanding virtual equation for '\PrISM_1:Pd0b\' (cost = 1):
\PrISM_1:Pd0b\ <= ((not \PrISM_1:cl0\ and \PrISM_1:compare_type0\));

Note:  Expanding virtual equation for '\PrISM_1:Pd1a\' (cost = 2):
\PrISM_1:Pd1a\ <= ((not \PrISM_1:compare_type1\ and \PrISM_1:cl1\)
	OR (not \PrISM_1:compare_type1\ and \PrISM_1:ce1\));

Note:  Expanding virtual equation for '\PrISM_1:Pd1b\' (cost = 1):
\PrISM_1:Pd1b\ <= ((not \PrISM_1:cl1\ and \PrISM_1:compare_type1\));

Note:  Expanding virtual equation for '\PrISM_2:Pd0a\' (cost = 2):
\PrISM_2:Pd0a\ <= ((not \PrISM_2:compare_type0\ and \PrISM_2:cl0\)
	OR (not \PrISM_2:compare_type0\ and \PrISM_2:ce0\));

Note:  Expanding virtual equation for '\PrISM_2:Pd0b\' (cost = 1):
\PrISM_2:Pd0b\ <= ((not \PrISM_2:cl0\ and \PrISM_2:compare_type0\));

Note:  Expanding virtual equation for '\PrISM_2:Pd1a\' (cost = 2):
\PrISM_2:Pd1a\ <= ((not \PrISM_2:compare_type1\ and \PrISM_2:cl1\)
	OR (not \PrISM_2:compare_type1\ and \PrISM_2:ce1\));

Note:  Expanding virtual equation for '\PrISM_2:Pd1b\' (cost = 1):
\PrISM_2:Pd1b\ <= ((not \PrISM_2:cl1\ and \PrISM_2:compare_type1\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 10 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Lhs of wire \PrISM_1:enable_final_reg\\D\[312] = \PrISM_1:ctrl_enable\[8]
Removing Lhs of wire \PrISM_2:enable_final_reg\\D\[316] = \PrISM_2:ctrl_enable\[74]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj" -dcpsoc3 SenOpticalFlowPixelsOTA.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.193ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Thursday, 31 March 2016 16:26:30
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\liziy\Desktop\62_SenBlePSoC_AbandonSerialDialogUI_Perfect\PSoC_Ble\04_SenOpticalFlowPixelsOTA _ Refine\SenOpticalFlowPixelsOTA.cydsn\SenOpticalFlowPixelsOTA.cyprj -d CY8C4247LQI-BL483 SenOpticalFlowPixelsOTA.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \PrISM_1:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_2:reset_reg\ from registered to combinatorial
Assigning clock SenBLE_LFCLK to clock LFCLK because it is a pass-through

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 1: Automatic-assigning  clock 'SPI_Master_SCBCLK'. Signal=\SPI_Master:Net_847_ff1\
    Fixed Function Clock 2: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'PrISM_Clock_1'. Signal=Net_27_ff7
    Digital Clock 0: Automatic-assigning  clock 'PrISM_Clock'. Fanout=4, Signal=Net_146_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PrISM_1:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \PrISM_1:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: \PrISM_1:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_2:CtlClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_2:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: \PrISM_2:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: \PrISM_2:enable_final_reg\:macrocell.q
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => RED(0)__PA ,
            input => Net_34 ,
            pad => RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => GREEN(0)__PA ,
            input => Net_35 ,
            pad => GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BLUE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BLUE(0)__PA ,
            input => Net_93 ,
            pad => BLUE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            input => \UART:Net_1062\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:Net_654\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:sclk_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:sclk_m(0)\__PA ,
            input => \SPI_Master:Net_1059\ ,
            pad => \SPI_Master:sclk_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:miso_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:miso_m(0)\__PA ,
            fb => \SPI_Master:Net_663\ ,
            pad => \SPI_Master:miso_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:mosi_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:mosi_m(0)\__PA ,
            input => \SPI_Master:Net_1061\ ,
            pad => \SPI_Master:mosi_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \SPI_Master:ss0_m(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \SPI_Master:ss0_m(0)\__PA ,
            input => \SPI_Master:ss_0\ ,
            pad => \SPI_Master:ss0_m(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SS(0)__PA ,
            pad => SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reset(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset(0)__PA ,
            pad => Reset(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Reset2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Reset2(0)__PA ,
            pad => Reset2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\PrISM_1:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_1:ctrl_enable\
        );
        Output = \PrISM_1:enable_final_reg\ (fanout=3)

    MacroCell: Name=Net_34, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type0\ * !\PrISM_1:ce0\ * !\PrISM_1:cl0\
            + \PrISM_1:compare_type0\ * \PrISM_1:cl0\
        );
        Output = Net_34 (fanout=1)

    MacroCell: Name=Net_35, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type1\ * !\PrISM_1:ce1\ * !\PrISM_1:cl1\
            + \PrISM_1:compare_type1\ * \PrISM_1:cl1\
        );
        Output = Net_35 (fanout=1)

    MacroCell: Name=\PrISM_2:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_2:ctrl_enable\
        );
        Output = \PrISM_2:enable_final_reg\ (fanout=2)

    MacroCell: Name=Net_93, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_2:compare_type0\ * !\PrISM_2:ce0\ * !\PrISM_2:cl0\
            + \PrISM_2:compare_type0\ * \PrISM_2:cl0\
        );
        Output = Net_93 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PrISM_1:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_146_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_1:ce0\ ,
            cl0_comb => \PrISM_1:cl0\ ,
            ce1_comb => \PrISM_1:ce1\ ,
            cl1_comb => \PrISM_1:cl1\ ,
            clk_en => \PrISM_1:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)

    datapathcell: Name =\PrISM_2:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Net_146_digital ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_2:ce0\ ,
            cl0_comb => \PrISM_2:cl0\ ,
            ce1_comb => \PrISM_2:ce1\ ,
            cl1_comb => \PrISM_2:cl1\ ,
            clk_en => \PrISM_2:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PrISM_1:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_146_digital ,
            control_7 => \PrISM_1:control_7\ ,
            control_6 => \PrISM_1:control_6\ ,
            control_5 => \PrISM_1:control_5\ ,
            control_4 => \PrISM_1:control_4\ ,
            control_3 => \PrISM_1:control_3\ ,
            control_2 => \PrISM_1:compare_type1\ ,
            control_1 => \PrISM_1:compare_type0\ ,
            control_0 => \PrISM_1:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PrISM_2:SyncCtl:ControlReg\
        PORT MAP (
            clock => Net_146_digital ,
            control_7 => \PrISM_2:control_7\ ,
            control_6 => \PrISM_2:control_6\ ,
            control_5 => \PrISM_2:control_5\ ,
            control_4 => \PrISM_2:control_4\ ,
            control_3 => \PrISM_2:control_3\ ,
            control_2 => \PrISM_2:compare_type1\ ,
            control_1 => \PrISM_2:compare_type0\ ,
            control_0 => \PrISM_2:ctrl_enable\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SenBLE:bless_isr\
        PORT MAP (
            interrupt => \SenBLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =SenTimerISR
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   16 :   22 :   38 : 42.11 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    0 :    2 : 100.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :    6 :   26 :   32 : 18.75 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    8 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    0 :    4 :    4 :  0.00 %
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.089ms
Tech mapping phase: Elapsed time ==> 0s.108ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.2329776s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.634ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0013663 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    5 :    3 :    8 :  62.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.20
                   Pterms :            1.60
               Macrocells :            1.20
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 101, final cost is 101 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       3.67 :       2.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_93, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_2:compare_type0\ * !\PrISM_2:ce0\ * !\PrISM_2:cl0\
            + \PrISM_2:compare_type0\ * \PrISM_2:cl0\
        );
        Output = Net_93 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PrISM_2:enable_final_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_2:ctrl_enable\
        );
        Output = \PrISM_2:enable_final_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_2:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_146_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_2:ce0\ ,
        cl0_comb => \PrISM_2:cl0\ ,
        ce1_comb => \PrISM_2:ce1\ ,
        cl1_comb => \PrISM_2:cl1\ ,
        clk_en => \PrISM_2:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_2:enable_final_reg\)

controlcell: Name =\PrISM_2:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_146_digital ,
        control_7 => \PrISM_2:control_7\ ,
        control_6 => \PrISM_2:control_6\ ,
        control_5 => \PrISM_2:control_5\ ,
        control_4 => \PrISM_2:control_4\ ,
        control_3 => \PrISM_2:control_3\ ,
        control_2 => \PrISM_2:compare_type1\ ,
        control_1 => \PrISM_2:compare_type0\ ,
        control_0 => \PrISM_2:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PrISM_1:enable_final_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PrISM_1:ctrl_enable\
        );
        Output = \PrISM_1:enable_final_reg\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_35, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type1\ * !\PrISM_1:ce1\ * !\PrISM_1:cl1\
            + \PrISM_1:compare_type1\ * \PrISM_1:cl1\
        );
        Output = Net_35 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_146_digital) => Global
            Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)
        Main Equation            : 2 pterms
        !(
              !\PrISM_1:compare_type0\ * !\PrISM_1:ce0\ * !\PrISM_1:cl0\
            + \PrISM_1:compare_type0\ * \PrISM_1:cl0\
        );
        Output = Net_34 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_1:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Net_146_digital ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_1:ce0\ ,
        cl0_comb => \PrISM_1:cl0\ ,
        ce1_comb => \PrISM_1:ce1\ ,
        cl1_comb => \PrISM_1:cl1\ ,
        clk_en => \PrISM_1:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_1:enable_final_reg\)

controlcell: Name =\PrISM_1:SyncCtl:ControlReg\
    PORT MAP (
        clock => Net_146_digital ,
        control_7 => \PrISM_1:control_7\ ,
        control_6 => \PrISM_1:control_6\ ,
        control_5 => \PrISM_1:control_5\ ,
        control_4 => \PrISM_1:control_4\ ,
        control_3 => \PrISM_1:control_3\ ,
        control_2 => \PrISM_1:compare_type1\ ,
        control_1 => \PrISM_1:compare_type0\ ,
        control_0 => \PrISM_1:ctrl_enable\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\SenBLE:bless_isr\
        PORT MAP (
            interrupt => \SenBLE:Net_15\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =SenTimerISR
        PORT MAP (
            interrupt => Net_62 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = \SPI_Master:mosi_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:mosi_m(0)\__PA ,
        input => \SPI_Master:Net_1061\ ,
        pad => \SPI_Master:mosi_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \SPI_Master:miso_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:miso_m(0)\__PA ,
        fb => \SPI_Master:Net_663\ ,
        pad => \SPI_Master:miso_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \SPI_Master:ss0_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:ss0_m(0)\__PA ,
        input => \SPI_Master:ss_0\ ,
        pad => \SPI_Master:ss0_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \SPI_Master:sclk_m(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \SPI_Master:sclk_m(0)\__PA ,
        input => \SPI_Master:Net_1059\ ,
        pad => \SPI_Master:sclk_m(0)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SS(0)__PA ,
        pad => SS(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => RED(0)__PA ,
        input => Net_34 ,
        pad => RED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => GREEN(0)__PA ,
        input => Net_35 ,
        pad => GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = BLUE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BLUE(0)__PA ,
        input => Net_93 ,
        pad => BLUE(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:Net_654\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        input => \UART:Net_1062\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = Reset2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset2(0)__PA ,
        pad => Reset2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Reset(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Reset(0)__PA ,
        pad => Reset(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Clock group 0: 
    M0S8 Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_1 => \SPI_Master:Net_847_ff1\ ,
            ff_div_2 => \UART:Net_847_ff2\ ,
            ff_div_7 => Net_27_ff7 ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff2\ ,
            interrupt => Net_128 ,
            rx => \UART:Net_654\ ,
            tx => \UART:Net_1062\ ,
            rts => \UART:Net_1053\ ,
            mosi_m => \UART:Net_1061\ ,
            select_m_3 => \UART:ss_3\ ,
            select_m_2 => \UART:ss_2\ ,
            select_m_1 => \UART:ss_1\ ,
            select_m_0 => \UART:ss_0\ ,
            sclk_m => \UART:Net_1059\ ,
            miso_s => \UART:Net_1055\ ,
            tx_req => Net_131 ,
            rx_req => Net_130 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\SPI_Master:SCB\
        PORT MAP (
            clock => \SPI_Master:Net_847_ff1\ ,
            interrupt => Net_136 ,
            tx => \SPI_Master:Net_1062\ ,
            rts => \SPI_Master:Net_1053\ ,
            mosi_m => \SPI_Master:Net_1061\ ,
            miso_m => \SPI_Master:Net_663\ ,
            select_m_3 => \SPI_Master:ss_3\ ,
            select_m_2 => \SPI_Master:ss_2\ ,
            select_m_1 => \SPI_Master:ss_1\ ,
            select_m_0 => \SPI_Master:ss_0\ ,
            sclk_m => \SPI_Master:Net_1059\ ,
            miso_s => \SPI_Master:Net_1055\ ,
            tx_req => Net_139 ,
            rx_req => Net_138 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 1
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\SenTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_27_ff7 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_120 ,
            tr_overflow => Net_119 ,
            tr_compare_match => Net_121 ,
            line_out => Net_122 ,
            line_out_compl => Net_123 ,
            interrupt => Net_62 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_146_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\SenBLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \SenBLE:Net_15\ ,
            rfctrl_extpa_en => \SenBLE:Net_63\ );
        Properties:
        {
        }
GANGED_PICU group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+--------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT | \SPI_Master:mosi_m(0)\ | In(\SPI_Master:Net_1061\)
     |   1 |     * |      NONE |     HI_Z_DIGITAL | \SPI_Master:miso_m(0)\ | FB(\SPI_Master:Net_663\)
     |   2 |     * |      NONE |         CMOS_OUT |  \SPI_Master:ss0_m(0)\ | In(\SPI_Master:ss_0\)
     |   3 |     * |      NONE |         CMOS_OUT | \SPI_Master:sclk_m(0)\ | In(\SPI_Master:Net_1059\)
     |   4 |     * |      NONE |         CMOS_OUT |                  SS(0) | 
-----+-----+-------+-----------+------------------+------------------------+--------------------------
   1 |   0 |     * |      NONE |      HI_Z_ANALOG |                 RED(0) | In(Net_34)
     |   1 |     * |      NONE |      HI_Z_ANALOG |               GREEN(0) | In(Net_35)
     |   2 |     * |      NONE |      HI_Z_ANALOG |                BLUE(0) | In(Net_93)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |           \UART:rx(0)\ | FB(\UART:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT |           \UART:tx(0)\ | In(\UART:Net_1062\)
-----+-----+-------+-----------+------------------+------------------------+--------------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |              Reset2(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |               Reset(0) | 
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.000ms
Digital Placement phase: Elapsed time ==> 1s.241ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.453ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.046ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SenOpticalFlowPixelsOTA_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.538ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.307ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.559ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.628ms
API generation phase: Elapsed time ==> 4s.501ms
Dependency generation phase: Elapsed time ==> 0s.033ms
Cleanup phase: Elapsed time ==> 0s.000ms
