$date
	Tue Jul 25 20:06:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blok_tb $end
$var wire 9 ! A [8:0] $end
$var reg 1 " clk $end
$scope module u0 $end
$var wire 1 " clk $end
$var reg 9 # A [8:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
b0 !
$end
#1
b111111111 !
b111111111 #
1"
#2
0"
#3
b111111110 !
b111111110 #
1"
#4
0"
#5
b111111101 !
b111111101 #
1"
#6
0"
#7
b111111100 !
b111111100 #
1"
#8
0"
#9
b111111011 !
b111111011 #
1"
#10
0"
#11
b111111010 !
b111111010 #
1"
#12
0"
#13
b111111001 !
b111111001 #
1"
#14
0"
#15
b111111000 !
b111111000 #
1"
#16
0"
#17
b111110111 !
b111110111 #
1"
#18
0"
#19
b111110110 !
b111110110 #
1"
#20
0"
