{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 26, "design__inferred_latch__count": 0, "design__instance__count": 1421, "design__instance__area": 12114.1, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010133227333426476, "power__switching__total": 0.00042255045264028013, "power__leakage__total": 1.418142403508682e-08, "power__total": 0.001435887417756021, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.26641486992793206, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2650516825485925, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2973102959088613, "timing__setup__ws__corner:nom_tt_025C_1v80": 8.944870874952358, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.29731, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 11.983291, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2725463543105909, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2711332068937302, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8283299836053362, "timing__setup__ws__corner:nom_ss_100C_1v60": 6.215041546212091, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.82833, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.272957, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2631768488738841, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26242489479803877, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.09859807693823573, "timing__setup__ws__corner:nom_ff_n40C_1v95": 9.947680294395628, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.098598, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.966219, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 12, "design__max_fanout_violation__count": 19, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.26150890526566584, "clock__skew__worst_setup": 0.26077704622713455, "timing__hold__ws": 0.0962812079537712, "timing__setup__ws": 6.134165793383715, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.096281, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.208998, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 168.235 178.955", "design__core__bbox": "5.52 10.88 162.38 165.92", "design__io": 46, "design__die__area": 30106.5, "design__core__area": 24319.6, "design__instance__count__stdcell": 1421, "design__instance__area__stdcell": 12114.1, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.498122, "design__instance__utilization__stdcell": 0.498122, "design__instance__count__class:inverter": 22, "design__instance__count__class:sequential_cell": 194, "design__instance__count__class:multi_input_combinational_cell": 514, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 1588, "design__instance__count__class:tap_cell": 354, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 44, "design__io__hpwl": 2142666, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20009.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 305, "design__instance__count__class:clock_buffer": 17, "design__instance__count__class:clock_inverter": 15, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 115, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1075, "route__net__special": 2, "route__drc_errors__iter:1": 411, "route__wirelength__iter:1": 22196, "route__drc_errors__iter:2": 122, "route__wirelength__iter:2": 21950, "route__drc_errors__iter:3": 145, "route__wirelength__iter:3": 21857, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 21830, "route__drc_errors": 0, "route__wirelength": 21830, "route__vias": 7192, "route__vias__singlecut": 7192, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 274.14, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2643229876457709, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.26305977585262635, "timing__hold__ws__corner:min_tt_025C_1v80": 0.29179526287806007, "timing__setup__ws__corner:min_tt_025C_1v80": 8.985706655309825, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.291795, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 12.01626, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.26950706318357126, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2682824316416236, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8197304178579823, "timing__setup__ws__corner:min_ss_100C_1v60": 6.281268571950059, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.81973, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.331289, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26150890526566584, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26077704622713455, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.0962812079537712, "timing__setup__ws__corner:min_ff_n40C_1v95": 9.977354336237047, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.096281, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.988926, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 19, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.26858735440396064, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2682284748011008, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3021212254775319, "timing__setup__ws__corner:max_tt_025C_1v80": 8.898375621544501, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.302121, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 11.947861, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 12, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 19, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2754720141078264, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2749301142341809, "timing__hold__ws__corner:max_ss_100C_1v60": 0.837262727291803, "timing__setup__ws__corner:max_ss_100C_1v60": 6.134165793383715, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.837263, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.208998, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 19, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.26490649312844095, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2652585726150827, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10161449747030125, "timing__setup__ws__corner:max_ff_n40C_1v95": 9.914486401377387, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.101614, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.942009, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.63728, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.75269, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.16272, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.126629, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.0463526, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.126629, "design_powergrid__voltage__worst": 0.126629, "design_powergrid__voltage__worst__net:VPWR": 1.63728, "design_powergrid__drop__worst": 0.16272, "design_powergrid__drop__worst__net:VPWR": 0.16272, "design_powergrid__voltage__worst__net:VGND": 0.126629, "design_powergrid__drop__worst__net:VGND": 0.126629, "ir__voltage__worst": 1.64, "ir__drop__avg": 0.0473, "ir__drop__worst": 0.163, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}