Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto a90b1118a59a42fcb81e1318a4cd7222 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UART_RX_TB_behav xil_defaultlib.UART_RX_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/megamind/Verilog-codes/UART-RX/UART-RX.srcs/sources_1/new/UART.v" Line 14. Module UART_RX doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.UART_RX_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot UART_RX_TB_behav
