CREATE DATABASE  IF NOT EXISTS `chip_data` /*!40100 DEFAULT CHARACTER SET utf8mb4 COLLATE utf8mb4_0900_ai_ci */ /*!80016 DEFAULT ENCRYPTION='N' */;
USE `chip_data`;
-- MySQL dump 10.13  Distrib 8.0.36, for Linux (x86_64)
--
-- Host: 127.0.0.1    Database: chip_data
-- ------------------------------------------------------
-- Server version	8.0.37-0ubuntu0.22.04.3

/*!40101 SET @OLD_CHARACTER_SET_CLIENT=@@CHARACTER_SET_CLIENT */;
/*!40101 SET @OLD_CHARACTER_SET_RESULTS=@@CHARACTER_SET_RESULTS */;
/*!40101 SET @OLD_COLLATION_CONNECTION=@@COLLATION_CONNECTION */;
/*!50503 SET NAMES utf8 */;
/*!40103 SET @OLD_TIME_ZONE=@@TIME_ZONE */;
/*!40103 SET TIME_ZONE='+00:00' */;
/*!40014 SET @OLD_UNIQUE_CHECKS=@@UNIQUE_CHECKS, UNIQUE_CHECKS=0 */;
/*!40014 SET @OLD_FOREIGN_KEY_CHECKS=@@FOREIGN_KEY_CHECKS, FOREIGN_KEY_CHECKS=0 */;
/*!40101 SET @OLD_SQL_MODE=@@SQL_MODE, SQL_MODE='NO_AUTO_VALUE_ON_ZERO' */;
/*!40111 SET @OLD_SQL_NOTES=@@SQL_NOTES, SQL_NOTES=0 */;

--
-- Table structure for table `aliases`
--

DROP TABLE IF EXISTS `aliases`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `aliases` (
  `id` int NOT NULL AUTO_INCREMENT,
  `chip_id` int NOT NULL,
  `alias_chip_number` varchar(32) NOT NULL,
  PRIMARY KEY (`id`),
  KEY `chip_idx` (`chip_id`),
  CONSTRAINT `aliases_ibfk_1` FOREIGN KEY (`chip_id`) REFERENCES `chips` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=91 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `aliases`
--

LOCK TABLES `aliases` WRITE;
/*!40000 ALTER TABLE `aliases` DISABLE KEYS */;
INSERT INTO `aliases` VALUES (1,2,'82C54'),(2,7,'YM2149'),(3,20,'TL062'),(4,20,'TL072'),(5,25,'24AA256'),(6,25,'24FC256'),(7,31,'ATmega48'),(8,31,'ATmega88'),(9,31,'ATmega328P'),(10,246,'CD4051'),(11,56,'MAX1044'),(12,61,'LM111'),(13,66,'AS6C4008'),(14,248,'UCN5800L'),(15,68,'TMS9929A'),(16,80,'16C550'),(17,84,'SN75469'),(18,245,'CD4053'),(19,87,'ADC0809'),(20,90,'ATmega16'),(21,109,'LM158'),(22,109,'LM258'),(23,109,'LM2904'),(24,110,'PIC18F14K50'),(25,112,'ATmega164P'),(26,112,'ATmega324P'),(27,112,'ATmega1284P'),(28,116,'W65C22'),(29,124,'68A21'),(30,124,'68B21'),(31,125,'TL061'),(32,125,'TL071'),(33,134,'LM148'),(34,134,'LM248'),(35,140,'4N25M'),(36,140,'4N26M'),(37,140,'4N27M'),(38,140,'4N35'),(39,140,'4N36M'),(40,140,'4N37M'),(41,140,'H11A1M'),(42,140,'H11A2M'),(43,140,'H11A3M'),(44,140,'H11A4M'),(45,140,'H11A5M'),(46,147,'ATtiny4313'),(47,149,'LM101A'),(48,149,'LM201A'),(49,153,'7441'),(50,153,'K155ID1'),(51,159,'CDP1802A'),(52,159,'CDP1802AC'),(53,159,'CDP1802BC'),(54,166,'LM124'),(55,166,'LM224'),(56,247,'CD4052'),(57,171,'82C55A'),(58,175,'LM193'),(59,175,'LM293'),(60,181,'68A09E'),(61,181,'68B09E'),(62,184,'ATTiny12V-1'),(63,184,'ATTiny12L-4'),(64,184,'ATTiny12-8'),(65,188,'ATtiny25'),(66,188,'ATtiny45'),(67,191,'HCPL2601'),(68,191,'HCPL2611'),(69,192,'LF147'),(70,197,'PCF8574P'),(71,202,'TL064'),(72,202,'TL074'),(73,204,'ULN2002'),(74,204,'ULN2004'),(75,208,'SID'),(76,210,'TLC7528'),(77,251,'SN74H87'),(79,253,'SN54LS381A'),(80,254,' SN54LS382'),(81,253,' SN54S381'),(82,253,' SN74LS381A'),(83,254,' SN74LS382'),(84,253,' SN74S381 '),(86,255,'DS8921A'),(87,255,' DS8921AT'),(88,256,'MC74HC4078'),(89,257,'SN54S182'),(90,257,' SN74S182');
/*!40000 ALTER TABLE `aliases` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Temporary view structure for view `chip_aliases`
--

DROP TABLE IF EXISTS `chip_aliases`;
/*!50001 DROP VIEW IF EXISTS `chip_aliases`*/;
SET @saved_cs_client     = @@character_set_client;
/*!50503 SET character_set_client = utf8mb4 */;
/*!50001 CREATE VIEW `chip_aliases` AS SELECT 
 1 AS `id`,
 1 AS `chip_number`,
 1 AS `family`,
 1 AS `package`,
 1 AS `pin_count`,
 1 AS `description`,
 1 AS `on_hand`*/;
SET character_set_client = @saved_cs_client;

--
-- Table structure for table `chips`
--

DROP TABLE IF EXISTS `chips`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `chips` (
  `id` int NOT NULL AUTO_INCREMENT,
  `chip_number` varchar(32) NOT NULL,
  `family` varchar(32) NOT NULL,
  `pin_count` int NOT NULL,
  `package` varchar(16) NOT NULL,
  `datasheet` varchar(256) DEFAULT NULL,
  `description` text NOT NULL,
  PRIMARY KEY (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=258 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `chips`
--

LOCK TABLES `chips` WRITE;
/*!40000 ALTER TABLE `chips` DISABLE KEYS */;
INSERT INTO `chips` VALUES (1,'741','linear',8,'DIP','http://www.national.com/ds/LM/LM741.pdf','Operational amplifier'),(2,'8254','Intel',24,'DIP','http://www.scs.stanford.edu/10wi-cs140/pintos/specs/8254.pdf','Programmable interval timer'),(3,'MAX232','Maxim',16,'DIP','http://datasheets.maxim-ic.com/en/ds/MAX220-MAX249.pdf','+5V-powered multichannel RS-232 driver/receiver'),(4,'MCP3204','microchip',14,'DIP','http://ww1.microchip.com/downloads/en/devicedoc/21298c.pdf','4-channel 12 bit SPI A/D converter'),(5,'DS1307','Maxim',8,'DIP','http://datasheets.maxim-ic.com/en/ds/DS1307.pdf','64 x 8, serial, I2C real-time clock'),(6,'74138','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc138.74hct138.pdf','3-to-8 line decoder/demultiplexer; inverting'),(7,'AY-3-8910','General Instrument',40,'DIP','http://www.ym2149.com/ay8910.pdf','Programmable sound generator'),(8,'74240','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc240.74hct240.pdf','Octal buffer/line driver; 3-state; inverting'),(9,'54374','5400',20,'DIP','http://www.alldatasheet.com/datasheet-pdf/pdf/27731/TI/SN54ALS374A.html','Octal D-type edge-triggered flip-flops with 3-state outputs'),(10,'LM384','linear',14,'DIP','http://www.national.com/ds/LM/LM384.pdf','5W audio power amplifier'),(11,'74573','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc573.74hct573.pdf','Octal D-type transparent latch; 3-state; non-inverting'),(12,'PIC16F84A','Microchip',18,'DIP','http://www.microchip.com/stellent/idcplg?IdcService=SS_GET_PAGE&nodeId=1335&dDocName=en010230','PIC16F84A Microcontroller'),(13,'TPIC6B595','TI',20,'DIP','http://focus.ti.com/lit/ds/symlink/tpic6b595.pdf','Power logic 8-bit shift register'),(14,'74541','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc541.74hct541.pdf','Octal buffer/line driver; 3-state; non-inverting'),(15,'74366','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc366.74hct366.pdf','Hex buffer/line driver; 3-state; inverting'),(16,'4023','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4023b.pdf','Triple 3-input NAND gate'),(17,'7427','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT27_3.pdf','Triple 3-input NOR gate'),(18,'555','',8,'DIP','http://www.datasheetcatalog.org/datasheet/philips/NE_SA_SE555_C_2.pdf','Timer'),(19,'74151','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc151.74hct151.pdf','8-input multiplexer'),(20,'TL082','linear',8,'DIP','http://focus.ti.com/lit/ds/symlink/tl081a.pdf','Dual JFET-input operational amplifier'),(21,'74273','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc273.74hct273.pdf','Octal D-type flip-flop with reset; positive-edge trigger'),(22,'74158','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc158.pdf','Quad 2-input multiplexer; inverting'),(23,'4518','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4518b.pdf','Dual synchronous BCD counter'),(24,'74377','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc377.74hct377.pdf','Octal D-type flip-flop with data enable; positive-edge trigger'),(25,'24LC256','Microchip',8,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/21203P.pdf','256K I2C CMOS serial EEPROM'),(26,'74148','7400',16,'DIP','http://www.ti.com/lit/ds/scls109g/scls109g.pdf','8-to-3 line priority encoder'),(27,'4082','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4082b.pdf','Dual 4-input AND gate'),(28,'4520','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4520b.pdf','Dual 4-bit synchronous binary counter'),(29,'4011','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4011b.pdf','Quad 2-input NAND gate'),(30,'A6279','Allegro',24,'DIP','http://www.allegromicro.com/en/Products/Part_Numbers/6278/6278.pdf','Serial-input constant-current latched LED driver (16 outputs)'),(31,'ATMEGA168','Atmel',28,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc2545.pdf','8-bit AVR&reg; microcontroller'),(32,'4081','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4081b.pdf','Quad 2-input AND gate'),(33,'HSN-1000','Maxwell',14,'DIP','http://www.maxwell.com/products/microelectronics/docs/HSN1000_REV3.PDF','Nuclear event detector'),(34,'MCP23017','Microchip',28,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/21952b.pdf','16-Bit I/O Expander with Serial Interface'),(35,'7410','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT10_CNV_2.pdf','Triple 3-input NAND gate'),(36,'4050','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4050b.pdf','Hex non-inverting buffer'),(37,'7402','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT02_3.pdf','Quad 2-input NOR gate'),(38,'4514','4000',24,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4514b.pdf','1-of-16 decoder/demultiplexer with input latches'),(39,'PS2501','CEL',16,'DIP','http://www.cel.com/pdf/datasheets/ps2501.pdf','4-channel optoisolator'),(40,'6264','memory',28,'DIP','http://web.mit.edu/6.115/www/datasheets/6264.pdf','8K x 8 static RAM'),(41,'74166','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc166.74hct166.pdf','8-bit parallel-in/serial-out shift register'),(42,'LF412','linear',8,'DIP','http://www.national.com/ds/LF/LF412.pdf','Low-offset, low-drift dual JFET-input operational amplifier'),(43,'4052','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4052b.pdf','Dual 4-channel analog multiplexer/demultiplexer'),(44,'74195','7400',16,'DIP','http://pdf1.alldatasheet.com/datasheet-pdf/view/131233/NSC/74195.html','Universal 4-Bit Shift Register'),(45,'7430','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc30.74hct30.pdf','8-input NAND gate'),(46,'4049','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4049b.pdf','Hex inverting buffer'),(47,'4014','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4014b.pdf','8-bit static shift register'),(48,'74243','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc243.pdf','Quad bus transceiver; 3-state'),(49,'74257','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc257.74hct257.pdf','Quad 2-input multiplexer; 3-state'),(50,'74259','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc259.74hct259.pdf','8-bit addressable latch'),(51,'4013','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4013b.pdf','Dual D-type flip-flop with set and clear'),(52,'74245','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc245.74hct245.pdf','Octal bus transceiver; 3-state'),(53,'74540','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc540.74hct540.pdf','Octal buffer/line driver; 3-state; inverting'),(54,'7485','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc85.74hct85.pdf','4-bit magnitude comparator'),(55,'4070','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4070b.pdf','Quad 2-input XOR gate'),(56,'ICL7660','',8,'DIP','http://www.intersil.com/data/fn/fn3072.pdf','Switched-capacitor voltage converter'),(57,'40106','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef40106b.pdf','Hex inverting Schmitt trigger'),(58,'74640','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc640.74hct640.pdf','Octal bus transceiver; 3-state; inverting'),(59,'7404','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT04_3.pdf','Hex inverter'),(60,'MCP3202','Microchip',8,'DIP','http://ww1.microchip.com/downloads/aen/DeviceDoc/21034e.pdf','12-Bit 2-Channel SPI interface A/D Converter'),(61,'LM311','linear',8,'DIP','http://www.national.com/ds/LM/LM111.pdf','Voltage comparator'),(62,'74374','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc374.74hct374.pdf','Octal D-type flip-flop; positive-edge trigger; 3-state'),(63,'7442','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc42.74hct42.pdf','BCD to decimal decoder (1-of-10)'),(64,'WIRE','',2,'DIP','','A piece of wire'),(65,'7458','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc58.pdf','Dual AND-OR gate'),(66,'628512','memory',32,'DIP','http://www.futurlec.com/Datasheet/Memory/628512.pdf','512K x 8 static RAM'),(67,'74126','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc126.74hct126.pdf','Quad buffer/line driver with active high output enable; 3-state'),(68,'TMS9928A','Texas Instruments',40,'DIP','http://www.cs.columbia.edu/~sedwards/papers/TMS9918.pdf','Video Display Processor (component output)'),(69,'7421','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC21_3.pdf','Dual 4-input AND gate'),(70,'LF353','linear',8,'DIP','http://www.national.com/ds/LF/LF353.pdf','Wide bandwidth dual JFET-input operational amplifier'),(71,'74646','7400',24,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc646.74hct646.pdf','Octal bus transceiver/register; 3-state'),(72,'74367','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc367.74hct367.pdf','Hex buffer/line driver; 3-state; non-inverting'),(73,'74174','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc174.74hct174.pdf','Hex D-type flip-flop with reset; positive-edge trigger'),(74,'74163','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc163.74hct163.pdf','Presettable synchronous 4-bit binary counter; synchronous reset'),(75,'4046','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4046b.pdf','Phase-locked loop'),(76,'4028','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4028b.pdf','BCD to decimal decoder'),(77,'556','',14,'DIP','http://www.national.com/ds/LM/LM556.pdf','Dual timer'),(78,'74109','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc109.74hct109.pdf','Dual J-K flip-flop with set and reset; positive-edge trigger'),(79,'MCP3002','Microchip',8,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/21294d.pdf','Dual channel 10-bit ADC with SPI interface'),(80,'16550','uart',40,'DIP','http://www.national.com/ds/PC/PC16550D.pdf','Universal asynchronous receiver-transmitter with FIFOs'),(81,'MAX1771','Maxim',8,'DIP','http://datasheets.maxim-ic.com/en/ds/MAX1771.pdf','High-efficiency, low IQ, step-up DC-DC controller'),(82,'74594','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc594.74hct594.pdf','8-bit shift register with output register'),(83,'A6278','Allegro',16,'DIP','http://www.allegromicro.com/en/Products/Part_Numbers/6278/6278.pdf','Serial-input constant-current latched LED driver (8 outputs)'),(84,'SN75468','TI',16,'DIP','http://focus.ti.com/lit/ds/symlink/sn75468.pdf','Seven darlington array'),(85,'4053','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4053b.pdf','Triple 2-channel analog multiplexer/demultiplexer (triple SPDT analog switch)'),(86,'4077','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4077b.pdf','Quad 2-input XNOR gate'),(87,'ADC0808','National Semiconductor',28,'DIP','http://www.national.com/ds/DC/ADC0808.pdf','8-bit A/D converter with 8-channel multiplexer'),(88,'74368','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc368.74hct368.pdf','Hex buffer/line driver; 3-state; inverting'),(89,'74390','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc390.74hct390.pdf','Dual decade ripple counter'),(90,'ATMEGA32','Atmel',40,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc8155.pdf','8-bit AVR&reg; microcontroller'),(91,'4024','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4024b.pdf','7-stage binary ripple counter'),(92,'74258','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc258.pdf','Quad 2-input multiplexer; 3-state; inverting'),(93,'74393','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc393.74hct393.pdf','Dual 4-bit binary ripple counter'),(94,'74574','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc574.74hct574.pdf','Octal D-type flip-flop; positive-edge trigger; 3-state; non-inverting'),(95,'4538','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4538b.pdf','Dual retriggerable precision monostable multivibrator with reset'),(96,'74251','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc251.74hct251.pdf','8-input multiplexer; 3-state'),(97,'74237','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc237.pdf','3-to-8 line decoder/demultiplexer with address latches; non-inverting'),(98,'74173','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc173.74hct173.pdf','Quad D-type flip-flop; positive-edge trigger; 3-state'),(99,'74373','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc373.74hct373.pdf','Octal D-type transparent latch; 3-state'),(100,'74253','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc253.74hct253.pdf','Dual 4-input multiplexer; 3-state'),(101,'74597','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc597.74hct597.pdf','8-bit shift register with input flip-flops'),(102,'4516','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4516b.pdf','4-bit binary up/down counter'),(103,'4075','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4075b.pdf','Triple 3-input OR gate'),(104,'4066','4000',14,'DIP','http://www.datasheetcatalog.org/datasheets/320/206765_DS.pdf','Quad bilateral switch'),(105,'4040','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4040b.pdf','12-stage binary ripple counter'),(106,'4585','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4585b.pdf','4-bit magnitude comparator'),(107,'4029','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4029b.pdf','Synchronous 4-bit up/down binary/decade counter'),(108,'4528','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4528b.pdf','Dual retriggerable monostable multivibrator with reset'),(109,'LM358','linear',8,'DIP','http://www.national.com/ds/LM/LM158.pdf','Low power dual operational amplifier'),(110,'PIC18F13K50','Microchip 18F',20,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/41350C.pdf','20-Pin USB Flash Microcontrollers with nanoWatt XLP&trade; Technology'),(111,'4051','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4051b.pdf','8-channel analog multiplexer/demultiplexer'),(112,'ATMEGA644P','Atmel',40,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc8011.pdf','8-bit AVR&reg; microcontroller'),(113,'74112','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc112.74hct112.pdf','Dual J-K flip-flop with set and reset; negative-edge trigger'),(114,'PIC18F4550','Microchip',40,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/39632e.pdf','PIC18F4550'),(115,'4526','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4526b.pdf','Programmable 4-bit binary down counter'),(116,'6522','MOS Technology',40,'DIP','http://www.westerndesigncenter.com/wdc/documentation/w65c22.pdf','Versatile Interface Adapter'),(117,'74365','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc365.74hct365.pdf','Hex buffer/line driver; 3-state; non-inverting'),(118,'7473','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc73.pdf','Dual J-K flip-flop with reset; negative-edge trigger'),(119,'74823','7400',24,'DIP','https://www.ti.com/lit/ds/symlink/sn54as823a.pdf','9-Bit D-Type Flip-Flop'),(120,'4017','4000',16,'DIP','http://www.national.com/ds/CD/CD4017BC.pdf','Decade counter/divider with 10 decoded outputs'),(121,'7408','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT08_3.pdf','Quad 2-input AND gate'),(122,'74595','7400',16,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT595_4.pdf','8-bit serial-in, serial or parallel-out shift register with output latches; 3-state'),(123,'74125','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc125.74hct125.pdf','Quad buffer/line driver with active low output enable; 3-state'),(124,'6821','Motorola',40,'DIP','http://www.jameco.com/Jameco/Products/ProdDS/43596MOT.pdf','Peripheral interface adapter'),(125,'TL081','linear',8,'DIP','http://focus.ti.com/lit/ds/symlink/tl08a.pdf','JFET-input operational amplifier'),(126,'7400','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT00_3.pdf','Quad 2-input NAND gate'),(127,'MC34063','power',8,'DIP','http://www.onsemi.com/pub_link/Collateral/MC34063A-D.PDF','Step up/down inverting switching regulator'),(128,'74160','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc160.74hct160.pdf','Presettable synchronous BCD decade counter; asynchronous reset'),(129,'4572','4000',16,'DIP','http://focus.ti.com/lit/ds/symlink/cd4572ub.pdf','Hex gate (four inverters, one 2-input NOR gate, one 2-input NAND gate)'),(130,'74299','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc299.74hct299.pdf','8-bit universal shift register; 3-state'),(131,'27C512','memory',28,'DIP','https://www.jaapsch.net/psion/pdffiles/Eprom064k_datasheet_27C512.pdf','512K (64K x 8) CMOS EPROM'),(132,'7475','7400',16,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC75_3.pdf','Quad bistable transparent latch'),(133,'7414','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT14_3.pdf','Hex inverting Schmitt trigger'),(134,'LM348','linear',14,'DIP','http://www.national.com/ds/LM/LM148.pdf','Quad 741 operational amplifier'),(135,'4030','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4030b.pdf','Quad 2-input XOR gate'),(136,'7486','7400',14,'DIP','http://www.nxp.com/acrobat_download/datasheets/74HC_HCT86_CNV_2.pdf','Quad 2-input XOR gate'),(137,'Z80','Zilog',40,'DIP','http://www.z80.info/zip/z80.pdf','Z-80 Microprocessor'),(138,'4015','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4015b.pdf','Dual 4-bit serial-in/parallel-out shift register'),(139,'4068','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4068b.pdf','8-input NAND gate'),(140,'4N35M','Fairchild',6,'DIP','http://www.fairchildsemi.com/ds/4N/4N35-M.pdf','Phototransistor output optocoupler'),(141,'7490','7400',14,'DIP','http://focus.ti.com/lit/ds/symlink/sn74ls90.pdf','4-bit decade counter'),(142,'74154','7400',24,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc154.74hct154.pdf','4-to-16 line decoder/demultiplexer'),(143,'4557','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4557b.pdf','1-to-64 bit variable length shift register'),(144,'74123','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc123.74hct123.pdf','Dual retriggerable monostable multivibrator with reset'),(145,'74132','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc132.74hct132.pdf','Quad 2-input NAND Schmitt trigger'),(146,'4541','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4541b.pdf','Programmable timer'),(147,'ATTINY2313','Atmel',20,'DIP','http://www.atmel.com/dyn/resources/prod_documents/DOC8246.PDF','8-bit AVR&reg; microcontroller'),(148,'SN754410','TI',16,'DIP','http://focus.ti.com/lit/ds/symlink/sn754410.pdf','Quadruple half-H driver'),(149,'LM301A','linear',8,'DIP','http://www.national.com/ds/LM/LM101A.pdf','Operational amplifier'),(150,'74161','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc161.74hct161.pdf','Presettable synchronous 4-bit binary counter; asynchronous reset'),(151,'74241','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc241.74hct241.pdf','Octal buffer/line driver; 3-state; non-inverting'),(152,'628128','memory',32,'DIP','http://www.futurlec.com/Datasheet/Memory/628128.pdf','128K x 8 static RAM'),(153,'74141','7400',16,'DIP','http://pdf1.alldatasheet.com/datasheet-pdf/view/115763/TI/SN74141/datasheet.pdf','BCD-to-decimal decoder/Nixie tube driver'),(154,'74590','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc590.pdf','8-bit binary counter with output register; 3-state'),(155,'ULN2803','TI',18,'DIP','http://focus.ti.com/lit/ds/symlink/uln2803a.pdf','Eight darlington array'),(156,'LM386','linear',8,'DIP','http://www.national.com/ds/LM/LM386.pdf','Low voltage audio power amplifier'),(157,'74153','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc153.74hct153.pdf','Dual 4-input multiplexer'),(158,'74193','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc193.74hct193.pdf','Presettable synchronous 4-bit binary up/down counter; separate up/down clocks'),(159,'1802','RCA',40,'DIP','http://www.cosmacelf.com/publications/data-sheets/cdp1802.pdf','CDP1802 CMOS 8-bit microprocessor'),(160,'PIC12F683','Microchip',8,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/41211D_.pdf','8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology'),(161,'4515','4000',24,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4515b.pdf','1-of-16 decoder/demultiplexer with input latches; inverting'),(162,'PIC16F1936','Microchip 16F',28,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/41364C.pdf','8-Bit CMOS Microcontrollers with LCD Driver with nano Watt XLPTM Technology'),(163,'28C64','memory',28,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc0001H.pdf','8K x 8 parallel EEPROM'),(164,'4002','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4002b.pdf','Dual 4-input NOR gate'),(165,'4060','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4060b.pdf','14-stage ripple-carry binary counter/divider and oscillator'),(166,'LM324','linear',14,'DIP','http://www.national.com/ds/LM/LM124.pdf','Low power quad operational amplifier'),(167,'ICM7228B','Intersil',28,'DIP','http://www.intersil.com/data/fn/fn3160.pdf','8-digit LED display decoder/driver, common cathode'),(168,'4099','4000',16,'DIP','http://focus.ti.com/lit/ds/symlink/cd4099b.pdf','8-bit addressable latch'),(169,'LM339','linear',14,'DIP','http://www.national.com/ds/LM/LM139.pdf','Low-power, low-offset quad comparator'),(170,'NE5532','Fairchild',8,'DIP','http://www.fairchildsemi.com/ds/NE/NE5532.pdf','Dual operational amplifier'),(171,'8255A','Intel',40,'DIP','http://www.intersil.com/data/fn/fn2969.pdf','Programmable peripheral interface'),(172,'4071','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4071b.pdf','Quad 2-input OR gate'),(173,'7420','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc20.74hct20.pdf','Dual 4-input NAND gate'),(174,'DS32KHZ','Maxim',14,'DIP','http://datasheets.maxim-ic.com/en/ds/DS32kHz.pdf','32.768kHz temperature-compensated crystal oscillator'),(175,'LM393','linear',8,'DIP','http://www.national.com/ds/LM/LM193.pdf','Low-power, low-offset dual comparator'),(176,'74221','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc221.74hct221.pdf','Dual non-retriggerable monostable multivibrator with reset'),(177,'7411','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc11.74hct11.pdf','Triple 3-input AND gate'),(178,'62256','memory',28,'DIP','http://web.mit.edu/6.115/www/datasheets/62256.pdf','32K x 8 static RAM'),(179,'4047','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4047b.pdf','Monostable/astable multivibrator'),(180,'4093','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4093b.pdf','Quad 2-input NAND Schmitt trigger'),(181,'6809E','Motorola',40,'DIP','http://www.classiccmp.org/dunfield/r/6809e.pdf','8-bit microprocessor'),(182,'74564','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc564.pdf','Octal D-type flip-flop; positive-edge trigger; 3-state; inverting'),(183,'4094','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4094b.pdf','8-stage shift-and-store bus register'),(184,'ATTINY12','atmel',8,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc1006.pdf','8-Bit AVR&reg; microcontroller with 1 kb In-system programmable flash memory'),(185,'74280','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc280.74hct280.pdf','9-bit odd/even parity generator/checker'),(186,'TLC272','opamps',8,'DIP','http://www.hep.upenn.edu/SNO/daq/parts/tlc272.pdf','Precision JFET-input low-offset dual operation amplifier'),(187,'AD7805','Analog Devices',28,'DIP','http://www.analog.com/static/imported-files/data_sheets/AD7804_7805_7808_7809.pdf','+3.3V to +5V quad 10-bit DAC'),(188,'ATTINY85','Atmel',8,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc2586.pdf','8-bit AVR&reg; microcontroller'),(189,'4020','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4020b.pdf','14-stage binary counter'),(190,'74688','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc688.74hct688.pdf','8-bit magnitude comparator'),(191,'6N137','Fairchild',8,'DIP','http://www.fairchildsemi.com/ds/6N/6N137.pdf','10 MBit/s single-channel high speed logic gate output optocoupler'),(192,'LF347','linear',14,'DIP','http://www.national.com/ds/LF/LF147.pdf','Wide bandwidth quad JFET-input operational amplifier'),(193,'74147','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc147.74hct147.pdf','10-to-4 line priority encoder'),(194,'DS1620','Maxim',8,'DIP','http://datasheets.maxim-ic.com/en/ds/DS1620.pdf','Digital Thermometer and Thermostat'),(195,'74283','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc283.pdf','4-bit binary full adder with fast carry'),(196,'MCP3201','Microchip',8,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/21290e.pdf','12-Bit A/D SPI interface A/D Converter'),(197,'PCF8574','Philips',16,'DIP','http://www.nxp.com/acrobat_download/datasheets/PCF8574_4.pdf','Remote 8-bit I/O expander for I2C bus'),(198,'4073','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4073b.pdf','Triple 3-input AND gate'),(199,'7474','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc74.74hct74.pdf','Dual D-type flip-flop with set and reset; positive-edge trigger'),(200,'TMS9918A','Texas Instruments',40,'DIP','http://www.cs.columbia.edu/~sedwards/papers/TMS9918.pdf','Video Display Processor (composite output)'),(201,'74652','7400',24,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc652.74hct652.pdf','Octal bus transceiver/register; 3-state'),(202,'TL084','linear',14,'DIP','http://focus.ti.com/lit/ds/symlink/tl081a.pdf','Quad JFET-input operational amplifier'),(203,'74137','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc137.pdf','3-to-8 line decoder/demultiplexer with address latches; inverting'),(204,'ULN2003','TI',16,'DIP','http://focus.ti.com/lit/ds/symlink/uln2003a.pdf','Seven darlington array'),(205,'74175','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc175.74hct175.pdf','Quad D-type flip-flop with reset; positive-edge trigger'),(206,'LF444','linear',14,'DIP','http://www.national.com/ds/LF/LF444.pdf','Quad low-power JFET-input operational amplifier'),(207,'4021','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4021b.pdf','8-bit static shift register'),(208,'6581','MOS Technology',28,'DIP','http://www.waitingforfriday.com/index.php/Commodore_SID_6581_Datasheet','Sound Interface Device (SID)'),(209,'74164','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc164.74hct164.pdf','8-bit serial-in/parallel-out shift register'),(210,'AD7528','Analog Devices',20,'DIP','http://www.analog.com/static/imported-files/data_sheets/AD7528.pdf','CMOS dual 8-bit buffered multiplying DAC'),(211,'4511','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4511b.pdf','BCD to 7-segment latch/decoder/driver'),(212,'7432','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc32.74hct32.pdf','Quad 2-input OR gate'),(213,'ATTINY13','Atmel',8,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc2535.pdf','8-bit AVR&reg; microcontroller'),(214,'4069','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4069ub.pdf','Hex inverter'),(215,'4555','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4555b.pdf','Dual 1-of-4 decoder/demultiplexer'),(216,'4027','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4027b.pdf','Dual J-K flip-flop with set and clear'),(217,'Z80PIO','Zilog',40,'DIP','http://www.zilog.com/docs/z80/ps0180.pdf','Z80-PIO'),(218,'27C128','memory',28,'DIP','https://ww1.microchip.com/downloads/en/devicedoc/11003L.pdf','128K (16kb x 8) 200ns CMOS EPROM'),(219,'74563','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc563.74hct563.pdf','Octal D-type transparent latch; 3-state; inverting'),(220,'4001','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4001b.pdf','Quad 2-input NOR gate'),(221,'4067','4000',24,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4067b.pdf','16-channel analog multiplexer/demultiplexer'),(222,'74670','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc670.74hct670.pdf','4 by 4 register file; 3-state'),(223,'74238','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc238.74hct238.pdf','3-to-8 line decoder/demultiplexer; non-inverting'),(224,'74821','7400',24,'DIP','https://www.ti.com/lit/ds/symlink/sn54as821a.pdf','10-Bit D-Type Flip-Flop with 3-STATE Outputs'),(225,'TIL311','LED',14,'DIP','http://focus.ti.com/lit/ds/symlink/til311.pdf','Hexadecimal display with logic'),(226,'74107','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc107.74hct107.pdf','Dual J-K flip-flop with reset; negative-edge trigger'),(227,'4072','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4072b.pdf','Dual 4-input OR gate'),(228,'74423','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc423.74hct423.pdf','Dual retriggerable monostable multivibrator with reset'),(229,'74139','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc139.74hct139.pdf','Dual 2-to-4 line decoder/demultiplexer'),(230,'4025','4000',14,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4025b.pdf','Triple 3-input NOR gate'),(231,'LF411','linear',8,'DIP','http://www.national.com/ds/LF/LF411.pdf','Low-offset, low-drift JFET-input operational amplifier'),(232,'ATMEGA8','Atmel',28,'DIP','http://www.atmel.com/dyn/resources/prod_documents/doc2486.pdf','8-bit AVR&reg; microcontroller'),(233,'74157','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc157.74hct157.pdf','Quad 2-input multiplexer'),(234,'4085','4000',14,'DIP','http://focus.ti.com/lit/ds/symlink/cd4085b.pdf','Dual 2-wide 2-input AND-OR-INVERT gate'),(235,'40193','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef40193b.pdf','4-bit up/down binary counter'),(236,'LM380','linear',14,'DIP','http://www.national.com/ds/LM/LM380.pdf','2.5W audio power amplifier'),(237,'4556','4000',16,'DIP','http://www.standardics.nxp.com/products/hef/datasheet/hef4556b.pdf','Dual 1-of-4 decoder/demultiplexer; inverting'),(238,'74191','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc191.74hct191.pdf','Presettable synchronous 4-bit binary up/down counter'),(239,'74244','7400',20,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc244.74hct244.pdf','Octal buffer/line driver; 3-state; non-inverting'),(240,'74165','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc165.74hct165.pdf','8-bit parallel-in/serial-out shift register'),(241,'LM319','linear',14,'DIP','http://www.national.com/ds/LM/LM319.pdf','High speed dual comparator'),(242,'TC649','Microchip',8,'DIP','http://ww1.microchip.com/downloads/en/DeviceDoc/21449c.pdf','PWM fan speed controller'),(243,'74194','7400',16,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc194.74hct194.pdf','4-bit bidirectional universal shift register'),(244,'7493','7400',14,'DIP','http://www.standardics.nxp.com/products/hc/datasheet/74hc93.74hct93.pdf','4-bit binary ripple counter'),(245,'MC14053B','power',16,'DIP','https://www.mouser.com/datasheet/2/308/1/mc14051b_d-1192948.pdf','Multiplexer Switch ICs 3-18V Triple SPDT Switch'),(246,'MC14051B','power',16,'DIP','https://www.mouser.com/datasheet/2/308/1/mc14051b_d-1192948.pdf','Multiplexer Switch ICs 3-18V SP8T Switch'),(247,'MC14052B','power',16,'DIP','https://www.mouser.com/datasheet/2/308/1/mc14051b_d-1192948.pdf','Multiplexer Switch ICs 3-18V DP4T Switch'),(248,'UCN5800A','power',14,'DIP','https://semiconductors.es/semiconductors.php?id=500445','BiMOS II LATCHED DRIVERS'),(251,'7487','7400',14,'DIP','https://www.digchip.com/datasheets/parts/datasheet/477/SN74H87-pdf.php','4-Bit True/Complement, Zero/One Elements'),(252,'7417','7400',14,'DIP','https://www.mouser.com/datasheet/2/308/7417-1190062.pdf','Hex Buffers with High Voltage Open-Collector Outputs'),(253,'74381','7400',20,'DIP','https://archive.org/details/bitsavers_tidataBookVol2_45945352/page/n1087/mode/2up','4-bit arithmetic logic unit/function generator'),(254,'74382','7400',20,'DIP','https://archive.org/details/bitsavers_tidataBookVol2_45945352/page/n1087/mode/2up','4-bit arithmetic logic unit/function generator, ripple carry and overflow outputs'),(255,'DS8921','Driver',8,'DIP','https://www.ti.com/lit/ds/symlink/ds8921.pdf','Differential Line Driver and Receiver Pair'),(256,'744078','7400',14,'DIP','https://pdf.datasheetcatalog.com/datasheet/motorola/MC74HC4078D.pdf','8 -Input NOR/OR Gate'),(257,'74182','7400',16,'DIP','https://www.ti.com/lit/ds/symlink/sn54s182.pdf','Look-Ahead Carry Generator');
/*!40000 ALTER TABLE `chips` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `inventory`
--

DROP TABLE IF EXISTS `inventory`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `inventory` (
  `id` int NOT NULL AUTO_INCREMENT,
  `chip_id` int NOT NULL,
  `mfg_code_id` int NOT NULL,
  `full_number` varchar(64) NOT NULL,
  `quantity` int NOT NULL,
  PRIMARY KEY (`id`),
  KEY `chip_idx` (`chip_id`),
  KEY `mfg_code_idx` (`mfg_code_id`),
  CONSTRAINT `inventory_ibfk_1` FOREIGN KEY (`chip_id`) REFERENCES `chips` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=81 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `inventory`
--

LOCK TABLES `inventory` WRITE;
/*!40000 ALTER TABLE `inventory` DISABLE KEYS */;
INSERT INTO `inventory` VALUES (1,70,287,'LF353N',3),(2,218,25,'AM27C128',2),(3,131,25,'AM27C512',2),(4,119,232,'74ATC823',9),(5,224,232,'74ATC821',4),(6,62,422,'SN74HC374N',1),(7,62,422,'SN74LS374N',12),(8,62,422,'SN74LS374NB',10),(9,181,210,'MC68B09P',1),(10,248,17,'UCN5800A',3),(15,76,253,'CD4028BCN',2),(16,126,314,'74HC00N',3),(17,35,252,'MM74HC10N',1),(18,199,471,'74S74N',1),(19,150,134,'CD74ACT161E',2),(20,251,422,'SN74H87N',1),(21,74,236,'DM74LS163AN',3),(22,74,422,'SN74S163N',10),(23,195,223,'SN74S283ND',11),(24,195,422,'SN74S283N',11),(25,195,108,'74F283',5),(26,136,236,'DM74LS86N',1),(27,126,422,'SN74HC00N',1),(28,126,471,'74S00N',1),(29,59,210,'MC74HC04',2),(30,121,471,'74S08N',1),(31,54,471,'74S85N',2),(32,6,210,'MC74ACT138N',3),(33,59,253,'74AC04PC',1),(34,74,108,'74LS163APC',1),(35,126,134,'CD74ACT00E',1),(36,37,252,'MM74HC02N',2),(37,113,108,'74LS112',1),(38,252,236,'DM7417N',1),(39,233,422,'SN74HC157N',1),(40,233,223,'SN74LS157NDS',1),(41,233,108,'74S157',2),(42,73,108,'74LS174',3),(43,73,422,'SN74S174N',4),(44,73,210,'MC74AC174N',2),(45,21,471,'74LS273N',9),(46,21,108,'74LS273',3),(47,222,108,'74LS670',2),(48,41,223,'SN74LS166N',2),(49,93,108,'74LS393',1),(50,233,253,'74F157',1),(51,212,216,'MM74HC32N',1),(52,245,210,'MC14053BCP',1),(53,209,108,'74LS164',1),(54,212,311,'74HC32N',1),(55,157,252,'MM74HC153N',1),(56,14,253,'74HC541',1),(57,8,422,'SN74AS240N',1),(58,52,435,'74HC245AP',1),(59,52,253,'74AC245PC',1),(60,130,422,'SN74LS299N',4),(61,21,422,'SN74LS273N',1),(62,11,134,'CD74AC573E',1),(63,11,253,'74ACT573PC',1),(64,11,253,'74F573PC',2),(65,94,253,'74ACT574PC',11),(66,94,253,'74AC574PC',1),(67,239,253,'74ACQ244PC',2),(68,239,252,'MM74HC244N',4),(69,239,134,'CD74ACT244E',1),(70,239,25,'SN74S244NB',4),(71,239,422,'SN74LS244N',3),(72,62,108,'74F374',3),(73,62,252,'MM74HC374N',1),(74,62,252,'MM74C374N',3),(75,62,471,'74LS374N',1),(76,62,24,'SN74S374NB',16),(77,70,241,'LF353N',2),(78,257,236,'DM74S182N',1),(79,256,252,'MM74HC4078N',2),(80,253,422,'SN74S381N',3);
/*!40000 ALTER TABLE `inventory` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `inventory_dates`
--

DROP TABLE IF EXISTS `inventory_dates`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `inventory_dates` (
  `id` int NOT NULL AUTO_INCREMENT,
  `inventory_id` int NOT NULL,
  `date_code` varchar(16) NOT NULL,
  `quantity` int NOT NULL,
  PRIMARY KEY (`id`),
  KEY `inv_idx` (`inventory_id`),
  CONSTRAINT `inventory_dates_ibfk_1` FOREIGN KEY (`inventory_id`) REFERENCES `inventory` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=115 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `inventory_dates`
--

LOCK TABLES `inventory_dates` WRITE;
/*!40000 ALTER TABLE `inventory_dates` DISABLE KEYS */;
INSERT INTO `inventory_dates` VALUES (1,1,'92B509',3),(2,77,'M57AT',1),(3,77,'M34AF',1),(4,2,'9225',2),(5,3,'9313',1),(6,3,'9442',1),(7,4,'9248',7),(8,4,'9536',2),(9,5,'9218',3),(10,5,'9452',1),(11,6,'614DS',1),(12,7,'544DS',5),(13,7,'614DS',5),(14,8,'6803',1),(15,8,'6821',1),(16,8,'6823',3),(17,8,'6813',5),(18,9,'8815',1),(19,10,'8823',3),(21,15,'8718',1),(22,15,'8730',1),(23,16,'9509',3),(24,17,'8712',1),(25,18,'8613',1),(26,19,'9228',1),(27,20,'549BS',1),(28,21,'9030',3),(29,22,'601BT',2),(30,22,'614BS',3),(31,23,'8621',10),(32,24,'614AS',6),(33,25,'8620',2),(34,26,'9036',1),(35,27,'46AV',1),(36,28,'8617',1),(37,29,'8740',2),(38,30,'8621',1),(39,31,'8625',2),(40,32,'9503',3),(41,22,'610BS',3),(42,22,'605BT',1),(43,24,'618AS',2),(44,23,'8620',1),(45,25,'8613',2),(46,22,'535BT',1),(47,24,'549AT',2),(48,33,'9530',1),(49,34,'8536',1),(50,35,'9522',1),(51,36,'9542',1),(52,24,'601AT',1),(53,25,'6820',1),(54,37,'8525',1),(55,38,'9218',1),(56,39,'610BN',1),(57,40,'8452',1),(58,41,'8608',1),(59,42,'8613',3),(60,43,'610BT',1),(61,44,'9250',2),(62,43,'618BS',2),(63,43,'610BS',1),(64,45,'8621',8),(65,45,'8625',1),(66,46,'8449',3),(67,41,'8548',1),(68,47,'8604',1),(69,48,'9038',2),(70,49,'8610',1),(71,50,'9412',1),(72,36,'9562',1),(73,51,'9330',1),(74,52,'9505',1),(75,53,'8548',1),(76,54,'9344',1),(77,19,'9509',1),(78,47,'8624',1),(79,55,'8812',1),(80,56,'9130',1),(81,57,'535AT',1),(82,58,'9411',1),(83,59,'9530',1),(84,60,'903BS',3),(85,60,'931BS',1),(86,61,'544AP',1),(87,62,'9232',1),(88,63,'9352',1),(89,64,'9224',2),(90,65,'9318',4),(91,65,'9406',1),(92,65,'9442',6),(93,66,'9230',1),(94,67,'9352',2),(95,68,'8818',4),(96,69,'9349',1),(97,70,'8614',4),(98,71,'510C',1),(99,71,'514C',1),(100,71,'610CT',1),(101,7,'610DS',1),(102,72,'8601',3),(104,73,'8842',1),(105,74,'8818',3),(106,75,'8613',1),(107,7,'C26DS',1),(108,76,'8613',4),(109,76,'8612',3),(110,76,'8603',2),(111,76,'8623',7),(112,78,'8616',1),(113,79,'8812',2),(114,80,'605BT',3);
/*!40000 ALTER TABLE `inventory_dates` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `manufacturer`
--

DROP TABLE IF EXISTS `manufacturer`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `manufacturer` (
  `id` int NOT NULL AUTO_INCREMENT,
  `name` varchar(128) NOT NULL,
  PRIMARY KEY (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=139 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `manufacturer`
--

LOCK TABLES `manufacturer` WRITE;
/*!40000 ALTER TABLE `manufacturer` DISABLE KEYS */;
INSERT INTO `manufacturer` VALUES (2,'Advanced Micro Devices'),(3,'Advanced Monolithic Systems'),(4,'AEG'),(5,'Allegro Microsystems'),(6,'Altera'),(7,'AMD'),(8,'Amperex'),(9,'Amtel'),(10,'Analog Devices'),(11,'Analog Systems'),(12,'Apex'),(13,'Atmel'),(14,'Benchmarq Microelectronics Inc.'),(15,'Brooktree'),(16,'Burr-Brown'),(17,'California Micro Devices Corp.'),(18,'Comlinear'),(19,'Cypress'),(20,'Dallas Semiconductor'),(21,'Datel'),(22,'EG&G Reticon'),(23,'Elantec'),(24,'Epson'),(25,'Ericsson'),(26,'ESMF'),(27,'Exar'),(28,'Fairchild'),(29,'Ferranti'),(30,'Fujitsu'),(31,'Gazelle'),(32,'GE'),(33,'GEC-Plessey Semiconductor'),(34,'General Instrument'),(35,'Goldstar'),(36,'Harris'),(37,'Harris, Cherry Semiconductor'),(38,'Harris, Temic'),(39,'Hewlett-Packard'),(40,'Hitachi'),(41,'Holtek'),(42,'Honeywell'),(43,'Hyundai'),(44,'IC Works'),(45,'Information Chips and Technology Inc.'),(46,'Information Strorage Devices'),(47,'Inmos'),(48,'Integrated Device Technology'),(49,'Integrated Silicon Solutions Inc.'),(50,'Intel'),(51,'International Rectifier'),(52,'ITT'),(53,'Lattice'),(54,'Linear Technology Corporation'),(55,'LSI Computer Systems'),(56,'Lucent Technologies'),(57,'M. S. Kennedy'),(58,'Macronix'),(59,'Marconi'),(60,'Maxim'),(61,'Micra Hybrids'),(62,'Micrel'),(63,'Micro Linear Corp.'),(64,'Micro Networks'),(65,'Micro Power (Exar)'),(66,'Microchip'),(67,'Microcomputers Systems Components'),(68,'Microsystems International'),(69,'Mitel Semiconductor'),(70,'Mitsubishi'),(71,'Monolithics'),(72,'MOS Technology'),(73,'Mostek'),(74,'Motorola'),(75,'National Semiconductor'),(76,'NEC'),(77,'New Japanese Radio Corp.'),(78,'Newport'),(79,'Nippon Precision Circuits'),(80,'Nitron'),(81,'Oki'),(82,'ON Semiconductor'),(83,'ON Semiconductor (previously Thomson)'),(84,'ON Semiconductor (previously Thomson))'),(85,'Optek'),(86,'Optical Electronics Inc.'),(87,'Panasonic'),(88,'Paradigm'),(89,'Performance Semiconductor'),(90,'Philips'),(91,'Plessy'),(92,'Precision Monolithic'),(93,'Quality Semiconductor Inc.'),(94,'Raytheon'),(95,'Rockwell'),(96,'Samsung'),(97,'Sanyo'),(98,'Seeq'),(99,'Seiko'),(100,'Sharp'),(101,'Siemens'),(102,'Silicon General (Infinity Micro)'),(103,'Silicon Storage Technology'),(104,'Siliconix'),(105,'Siliconix, Intel'),(106,'Siltronics'),(107,'Sony'),(108,'Sony, Cyrix'),(109,'Sprague'),(110,'Standard Microsystem Corp.'),(111,'Startech'),(112,'Supertex, Temic'),(113,'Syntaq'),(114,'Taytheon'),(115,'Telcom Semiconductor'),(116,'Teledyne Philbrick'),(117,'Teledyne Semiconductor'),(118,'Telefunken'),(119,'Telmos'),(120,'Temic'),(121,'Temic, Seagate Microelectronics'),(122,'TESLA'),(123,'Texas Instruments'),(124,'Toshiba'),(125,'TRW'),(126,'United Microelectronics Corp.'),(127,'Unitrode'),(128,'US Microchip'),(129,'Vantis (AMD)'),(130,'VLSI Technology Inc.'),(131,'VTC'),(132,'Waferscale Integration inc. (WSI)'),(133,'Western Digital'),(134,'Xicor'),(135,'Zentrum Microelectronics'),(136,'Zetex'),(137,'Zilog'),(138,'Signetics Corporation (NPX)');
/*!40000 ALTER TABLE `manufacturer` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `mfg_codes`
--

DROP TABLE IF EXISTS `mfg_codes`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `mfg_codes` (
  `id` int NOT NULL AUTO_INCREMENT,
  `manufacturer_id` int NOT NULL,
  `mfg_code` varchar(16) NOT NULL,
  PRIMARY KEY (`id`),
  KEY `mfg_idx` (`manufacturer_id`),
  CONSTRAINT `mfg_codes_ibfk_1` FOREIGN KEY (`manufacturer_id`) REFERENCES `manufacturer` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=472 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `mfg_codes`
--

LOCK TABLES `mfg_codes` WRITE;
/*!40000 ALTER TABLE `mfg_codes` DISABLE KEYS */;
INSERT INTO `mfg_codes` VALUES (1,2,'AM'),(2,3,'AMSREF'),(3,4,'OM'),(4,4,'PCD'),(5,4,'PCF'),(6,4,'SAA'),(7,4,'SAB'),(8,4,'SAF'),(9,4,'SCB'),(10,4,'SCN'),(11,4,'TAA'),(12,4,'TBA'),(13,4,'TCA'),(14,4,'TEA'),(15,5,'A'),(16,5,'STR'),(17,5,'UCN'),(18,5,'UDN'),(19,5,'UDS'),(20,5,'UGN'),(21,6,'EP'),(22,6,'EPM'),(23,6,'PL'),(24,7,'A'),(25,7,'Am'),(26,7,'AMPAL'),(27,7,'PAL'),(28,8,'OM'),(29,8,'PCD'),(30,8,'PCF'),(31,8,'SAA'),(32,8,'SAB'),(33,8,'SAF'),(34,8,'SCB'),(35,8,'SCN'),(36,8,'TAA'),(37,8,'TBA'),(38,8,'TCA'),(39,8,'TEA'),(40,9,'V'),(41,10,'AD'),(42,10,'ADEL'),(43,10,'ADG'),(44,10,'ADLH'),(45,10,'ADM'),(46,10,'ADVFC'),(47,10,'AMP'),(48,10,'BUF'),(49,10,'CAV'),(50,10,'CMP'),(51,10,'DAC'),(52,10,'HAS'),(53,10,'HDM'),(54,10,'MUX'),(55,10,'OP'),(56,10,'PM'),(57,10,'REF'),(58,10,'SSM'),(59,10,'SW'),(60,11,'MA'),(61,12,'PA'),(62,13,'AT'),(63,13,'ATV'),(64,14,'BQ'),(65,15,'BT'),(66,16,'ADS'),(67,16,'ALD'),(68,16,'BUF'),(69,16,'DAC'),(70,16,'DCP'),(71,16,'INA'),(72,16,'IS'),(73,16,'ISO'),(74,16,'IVC'),(75,16,'MPC'),(76,16,'MPY'),(77,16,'OPA'),(78,16,'OPT'),(79,16,'PCM'),(80,16,'PGA'),(81,16,'PWR'),(82,16,'RCV'),(83,16,'REF'),(84,16,'REG'),(85,16,'SHC'),(86,16,'UAF'),(87,16,'VCA'),(88,16,'VFC'),(89,16,'XTR'),(90,17,'G'),(91,18,'CLC'),(92,19,'CY'),(93,19,'PALCE'),(94,20,'DS'),(95,21,'AM'),(96,22,'RD'),(97,22,'RF'),(98,22,'RM'),(99,22,'RT'),(100,22,'RU'),(101,23,'EL'),(102,24,'RTC'),(103,25,'PBL'),(104,26,'SFC'),(105,27,'XR'),(106,28,'A'),(107,28,'DM'),(108,28,'F'),(109,28,'L'),(110,28,'MM'),(111,28,'NM'),(112,28,'NMC'),(113,28,'UNX'),(114,29,'FSS'),(115,29,'ZLD'),(116,29,'ZN'),(117,30,'MB'),(118,30,'MBL8'),(119,30,'MBM'),(120,31,'GA'),(121,32,'GEL'),(122,33,'MVA'),(123,33,'ZN'),(124,34,'ACF'),(125,34,'AY'),(126,34,'GIC'),(127,34,'GP'),(128,34,'SPR'),(129,35,'GL'),(130,35,'GM'),(131,35,'GMM'),(132,36,'AD'),(133,36,'CA'),(134,36,'CD'),(135,36,'CDP'),(136,36,'CP'),(137,36,'H'),(138,36,'HA'),(139,36,'HFA'),(140,36,'HI'),(141,36,'HIN'),(142,36,'HIP'),(143,36,'HV'),(144,36,'ICH'),(145,36,'ICL'),(146,36,'ICM'),(147,36,'IM'),(148,37,'CS'),(149,38,'DG'),(150,39,'HCPL'),(151,39,'HCTL'),(152,39,'HPM'),(153,40,'HA'),(154,40,'HD'),(155,40,'HG'),(156,40,'HL'),(157,40,'HM'),(158,40,'HN'),(159,41,'HT'),(160,42,'HAD'),(161,42,'HDAC'),(162,42,'SS'),(163,43,'HY'),(164,44,'W'),(165,45,'PEEL'),(166,46,'ISD'),(167,47,'IMS'),(168,48,'IDT'),(169,49,'IS'),(170,50,'C'),(171,50,'i'),(172,50,'I'),(173,50,'N'),(174,50,'P'),(175,50,'PA'),(176,51,'IR'),(177,52,'ITT'),(178,53,'GAL'),(179,53,'ISPLSI'),(180,54,'LT'),(181,54,'LTC'),(182,54,'LTZ'),(183,55,'LS'),(184,56,'ATT'),(185,57,'MSK'),(186,58,'MX'),(187,59,'MA'),(188,60,'MAX'),(189,60,'MX'),(190,60,'SI'),(191,61,'MC'),(192,62,'MIC'),(193,63,'ML'),(194,64,'MN'),(195,65,'MP'),(196,66,'PIC'),(197,67,'MSC'),(198,68,'MIL'),(199,69,'MT'),(200,70,'M'),(201,70,'MSL8'),(202,71,'CMP'),(203,71,'MAT'),(204,71,'OP'),(205,71,'SSS'),(206,72,'MCS'),(207,73,'MK'),(208,74,'HEP'),(209,74,'LF'),(210,74,'MC'),(211,74,'MCC'),(212,74,'MCCS'),(213,74,'MCM'),(214,74,'MCT'),(215,74,'MEC'),(216,74,'MM'),(217,74,'MPF'),(218,74,'MPQ'),(219,74,'MPS'),(220,74,'MPSA'),(221,74,'MWM'),(222,74,'SG'),(223,74,'SN'),(224,74,'TDA'),(225,74,'TL'),(226,74,'UA'),(227,74,'UAA'),(228,74,'UC'),(229,74,'ULN'),(230,74,'XC'),(231,75,'A'),(232,75,'ADC'),(233,75,'CLC'),(234,75,'COP'),(235,75,'DAC'),(236,75,'DM'),(237,75,'DP'),(238,75,'DS'),(239,75,'F'),(240,75,'L'),(241,75,'LF'),(242,75,'LFT'),(243,75,'LH'),(244,75,'LM'),(245,75,'LMC'),(246,75,'LMD'),(247,75,'LMF'),(248,75,'LMX'),(249,75,'LPC'),(250,75,'LPC'),(251,75,'MF'),(252,75,'MM'),(253,75,'NH'),(254,75,'UNX'),(255,76,'PB'),(256,76,'PC'),(257,76,'PD'),(258,76,'UPD'),(259,76,'UPD8'),(260,77,'NJM'),(261,78,'NSC'),(262,79,'SM'),(263,80,'NC'),(264,81,'MM'),(265,81,'MSM'),(266,82,'MC'),(267,83,'EF'),(268,83,'ET'),(269,83,'GSD'),(270,83,'HCF'),(271,83,'L'),(272,83,'LM'),(273,83,'LS'),(274,83,'M'),(275,83,'MC'),(276,83,'MK'),(277,83,'OM'),(278,83,'PCD'),(279,83,'PCF'),(280,83,'SAA'),(281,83,'SAB'),(282,83,'SAF'),(283,83,'SCB'),(284,83,'SCN'),(285,83,'SFC'),(286,83,'SG'),(287,83,'ST'),(288,83,'TAA'),(289,83,'TBA'),(290,83,'TCA'),(291,83,'TD'),(292,83,'TDA'),(293,83,'TDF'),(294,83,'TEA'),(295,83,'TL'),(296,83,'TS'),(297,83,'TSH'),(298,83,'UC'),(299,83,'ULN'),(300,84,'AVS'),(301,85,'OHN'),(302,86,'AH'),(303,87,'AN'),(304,88,'PDM'),(305,89,'P'),(306,90,'HEF'),(307,90,'MAB'),(308,90,'N'),(309,90,'NE'),(310,90,'OM'),(311,90,'PC'),(312,90,'PCD'),(313,90,'PCF'),(314,90,'PLC'),(315,90,'PLS'),(316,90,'PZ'),(317,90,'S'),(318,90,'SA'),(319,90,'SAA'),(320,90,'SAB'),(321,90,'SAF'),(322,90,'SC'),(323,90,'SCB'),(324,90,'SCC'),(325,90,'SCN'),(326,90,'SE'),(327,90,'SP'),(328,90,'TAA'),(329,90,'TBA'),(330,90,'TCA'),(331,90,'TDA'),(332,90,'TEA'),(333,90,'UA'),(334,90,'UMA'),(335,91,'MN'),(336,91,'SL'),(337,91,'SP'),(338,91,'TAB'),(339,92,'BUF'),(340,93,'QS'),(341,94,'R'),(342,94,'Ray'),(343,94,'RC'),(344,94,'RM'),(345,95,'R'),(346,96,'KA'),(347,96,'KM'),(348,96,'KMM'),(349,97,'LA'),(350,97,'LC'),(351,98,'NQ'),(352,98,'PQ'),(353,99,'RTC'),(354,100,'IR'),(355,101,'OM'),(356,101,'PCD'),(357,101,'PCF'),(358,101,'SAA'),(359,101,'SAB'),(360,101,'SABE'),(361,101,'SAF'),(362,101,'SCB'),(363,101,'SCN'),(364,101,'TAA'),(365,101,'TBA'),(366,101,'TCA'),(367,101,'TEA'),(368,102,'SG'),(369,103,'PH'),(370,104,'DF'),(371,104,'L'),(372,104,'LD'),(373,105,'D'),(374,106,'L'),(375,106,'LD'),(376,107,'BX'),(377,107,'CXK'),(378,108,'CX'),(379,109,'TPQ'),(380,109,'UCS'),(381,110,'COM'),(382,110,'KR'),(383,111,'ST'),(384,112,'CM'),(385,113,'SYD'),(386,113,'SYS'),(387,114,'TMC'),(388,115,'TC'),(389,115,'TCM'),(390,116,'TP'),(391,117,'TSC'),(392,118,'OM'),(393,118,'PCD'),(394,118,'PCF'),(395,118,'SAA'),(396,118,'SAB'),(397,118,'SAF'),(398,118,'SCB'),(399,118,'SCN'),(400,118,'TAA'),(401,118,'TBA'),(402,118,'TCA'),(403,118,'TEA'),(404,119,'TML'),(405,120,'HM'),(406,120,'MC'),(407,120,'P'),(408,120,'S'),(409,120,'SD'),(410,120,'SI'),(411,120,'U'),(412,121,'IP'),(413,122,'MA'),(414,122,'MAA'),(415,122,'MH'),(416,122,'MHB'),(417,123,'MC'),(418,123,'NE'),(419,123,'OP'),(420,123,'RC'),(421,123,'SG'),(422,123,'SN'),(423,123,'TIBPAL'),(424,123,'TIL'),(425,123,'TIP'),(426,123,'TIPAL'),(427,123,'TIS'),(428,123,'TL'),(429,123,'TLC'),(430,123,'TLE'),(431,123,'TM'),(432,123,'TMS'),(433,123,'UA'),(434,123,'ULN'),(435,124,'T'),(436,124,'TA'),(437,124,'TC'),(438,124,'TD'),(439,124,'THM'),(440,124,'TMM'),(441,124,'TMP'),(442,124,'TMPZ'),(443,125,'TDC'),(444,126,'UM'),(445,127,'L'),(446,127,'UC'),(447,127,'UCC'),(448,128,'ULN'),(449,129,'MACH'),(450,129,'PALCE'),(451,130,'VT'),(452,131,'VA'),(453,131,'VC'),(454,132,'PSD'),(455,133,'WD'),(456,134,'X'),(457,135,'U'),(458,135,'UD'),(459,136,'ZH'),(460,136,'ZLDO'),(461,136,'ZM'),(462,136,'ZMR'),(463,136,'ZR'),(464,136,'ZRA'),(465,136,'ZRB'),(466,136,'ZREF'),(467,136,'ZRT'),(468,136,'ZSD'),(469,136,'ZSM'),(470,137,'Z'),(471,138,'S');
/*!40000 ALTER TABLE `mfg_codes` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `notes`
--

DROP TABLE IF EXISTS `notes`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `notes` (
  `id` int NOT NULL AUTO_INCREMENT,
  `chip_id` int NOT NULL,
  `note` text NOT NULL,
  PRIMARY KEY (`id`),
  KEY `chip_idx` (`chip_id`),
  CONSTRAINT `notes_ibfk_1` FOREIGN KEY (`chip_id`) REFERENCES `chips` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=256 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `notes`
--

LOCK TABLES `notes` WRITE;
/*!40000 ALTER TABLE `notes` DISABLE KEYS */;
INSERT INTO `notes` VALUES (1,1,'A 10 k&Omega; potentiometer connected to pins 1 and 5 can be used to null any offset voltage.'),(2,2,'Register 00: counter 0 value'),(3,2,'Register 01: counter 1 value'),(4,2,'Register 10: counter 2 value'),(5,2,'Register 11: control word'),(6,2,'Control word: <table> <tr><td>Bit 0</td><td>0=binary (16 bits), 1=BCD (4 decades)</td></tr> <tr><td>Bits 1-3</td><td>mode select</td></tr> <tr><td>Bits 4-5</td><td>read/write mode</td></tr> <tr><td>Bits 6-7</td><td>select counter/read-back mode</td></tr> </table><br/>'),(7,2,'Mode 0: interrupt on terminal count'),(8,2,'Mode 1: hardware retriggerable one-shot'),(9,2,'Mode 2: rate generator'),(10,2,'Mode 3: square wave'),(11,2,'Mode 4: software triggered strobe'),(12,2,'Mode 5: hardware triggered strobe (retriggerable)'),(13,3,'Use five capacitors; C1 between pins 1 and 3, C2 between pins 4 and 5, C3 between pin 2 and +5v, C4 between ground and pin 6, and C5 between +5V and ground. See datasheet for schematic.'),(14,3,'C1 through C5 should be 1.0 &micro;F electrolytic capacitors.'),(15,4,'Also available as one-channel (MCP3201), two-channel (MCP3202) and eight-channel (MCP3208) version'),(16,5,'A lithium battery with 48 mAh or greater will back up the DS1307 for more than 10 years.'),(17,5,'Square wave output can be 1Hz, 4.096kHz, 8.192kHz, or 32.768kHz.'),(18,5,'Reads/writes are inhibited when Vcc falls below 1.25 x V__BAT.'),(19,7,'Chip is only active when ~A9 is low, A8 is high, and address bits DA7-DA4 are low.'),(20,7,'Address bits DA3-DA0 select one of the 16 control registers.'),(21,7,'For YM2149, connecting pin 26 to ground divides CLOCK by 2.'),(22,7,'BDIR=0, BC2=0, BC1=0: inactive, DA7-DA0 high impedance'),(23,7,'BDIR=0, BC2=0, BC1=1: latch address, DA7-DA0 are inputs'),(24,7,'BDIR=0, BC2=1, BC1=0: inactive, DA7-DA0 high impedance'),(25,7,'BDIR=0, BC2=1, BC1=1: read, DA7-DA0 are outputs'),(26,7,'BDIR=1, BC2=0, BC1=0: latch address, DA7-DA0 are inputs'),(27,7,'BDIR=1, BC2=0, BC1=1: inactive, DA7-DA0 high impedance'),(28,7,'BDIR=1, BC2=1, BC1=0: write, DA7-DA0 are inputs'),(29,7,'BDIR=1, BC2=1, BC1=1: latch address, DA7-DA0 are inputs'),(30,7,'Control registers: <table> <tr><td>$00</td><td>tone generator A frequency, low 8 bits</td></tr> <tr><td>$01</td><td>tone generator A frequency, high 4 bits</td></tr> <tr><td>$02</td><td>tone generator B frequency, low 8 bits</td></tr> <tr><td>$03</td><td>tone generator B frequency, high 4 bits</td></tr> <tr><td>$04</td><td>tone generator C frequency, low 8 bits</td></tr> <tr><td>$05</td><td>tone generator C frequency, high 4 bits</td></tr> <tr><td>$06</td><td>noise generator frequency, low 5 bits</td></tr> <tr><td>$07</td><td>I/O port and mixer control</td></tr> <tr><td>$08</td><td>channel A amplitude/envelope enable</td></tr> <tr><td>$09</td><td>channel B amplitude/envelope enable</td></tr> <tr><td>$0A</td><td>channel C amplitude/envelope enable</td></tr> <tr><td>$0B</td><td>envelope frequency, low 8 bits</td></tr> <tr><td>$0C</td><td>envelope frequency, high 8 bits</td></tr> <tr><td>$0D</td><td>envelope shape</td></tr> <tr><td>$0E</td><td>I/O port A data</td></tr> <tr><td>$0F</td><td>I/O port B data</td></tr> </table>'),(31,8,'Setting 1~OE or 2~OE high causes the outputs to assume a high-impedance off state.'),(32,9,'~OE does not affect internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state'),(33,9,'released april 1982, revised november 1999'),(34,12,'18-pin Flash/EEPROM 8-bit Microcontroller'),(35,15,'Setting ~OE~__1 or ~OE~__2 high causes the outputs to assume a high-impedance off state.'),(36,18,'In monostable mode, pulse width &asymp; 1.1RC'),(37,18,'In astable mode, frequency = 1/(0.693*C*(R1+2*R2))'),(38,18,'In astable mode, pulse high time = 0.693*(R1+R2)*C'),(39,18,'In astable mode, pulse low time = 0.693*R2*C'),(40,20,'The TL06x series are low-power versions of the TL08x series.'),(41,20,'The TL07x series are low-noise versions of the TL08x series.'),(42,23,'The 4518 counts from 0 to 9. The 4520 is identical but counts from 0 to 15.'),(43,23,'Either nCP0 or n~CP~1 may be used as the clock input; the other can be used as a clock enable input.'),(44,23,'If n~CP~1 is high, the counter advances on a low-to-high transition of nCP0.'),(45,23,'If nCP0 is low, the counter advances on a high-to-low transition of n~CP~1.'),(46,26,'When two or more inputs are simultaneously active, the input with the highest priority is represented on the output.'),(47,26,'Input 7 has the highest priority.'),(48,26,'When all eight data inputs are high, all three outputs are high.'),(49,26,'Multiple 74148s can be cascaded by connecting EO of the high priority chip to EI of the low priority chip (see datasheet).'),(50,28,'The 4520 counts from 0 to 15. The 4518 is identical but counts from 0 to 9.'),(51,28,'Either nCP0 or n~CP~1 may be used as the clock input; the other can be used as a clock enable input.'),(52,28,'If n~CP~1 is high, the counter advances on a low-to-high transition of nCP0.'),(53,28,'If nCP0 is low, the counter advances on a high-to-low transition of n~CP~1.'),(54,33,'Less than a 30% variation in detection threshold can be expected over the entire operating temperature range.'),(55,38,'Outputs are mutually exclusive active high.'),(56,38,'When ~E is high, all outputs are low.'),(57,40,'Data is written when ~CE~__1 is low, ~WE is low, and CE__2 is high.'),(58,40,'Data is read whem ~CE~__1 is low, ~OE is low, and CE__2 is high.'),(59,40,'The input/output pins assume a high-impedance state if the chip is not selected and/or ~OE is low.'),(60,41,'The low-to-high transition of ~CE should only take place while CP is high for predictable operation.'),(61,41,'A low on ~MR overrides all other inputs and clears the register asynchronously, forcing all bit positions to a low stage.'),(62,43,'The device contains four bidirectional analog switches.'),(63,43,'The analog inputs/outputs can swing between V__CC and V__EE.'),(64,43,'When E is high, all switches are in a high-impedance off state.'),(65,48,'When ~OE~A and OEB are low, An are inputs.'),(66,48,'When ~OE~A and OEB are high, Bn are inputs.'),(67,48,'Otherwise, An and Bn are in a high-impedance off state.'),(68,52,'When DIR is high, An are inputs.'),(69,52,'When DIR is low, Bn are inputs.'),(70,52,'When ~OE is high, An and Bn are in a high-impedance off state.'),(71,54,'The least significant (or only) comparator in a chain should have I__A&lt;B and I__A&gt;B tied low and I__A=B tied high.'),(72,54,'To compare more than 4 bits, connect the outputs to the expansion inputs of the next significant comparator.'),(73,56,'Basic negative voltage converter: 10&micro;F capacitor across pins 2 and 4; 10&micro;F capacitor across pin 5 (negative lead) and ground (positive lead).'),(74,60,'Also available with 1 channel (MCP3201), 4 channels (MCP3204) and 8 channels (MCP3208)'),(75,64,'It\'s pretty handy for connecting stuff.'),(76,64,'Resistance is usually pretty low.'),(77,64,'It bends!'),(78,66,'Data is written when ~CS is low and ~WE is low.'),(79,66,'Data is read when ~CS is low, ~OE is low, and ~WE is high.'),(80,66,'The input/output pins assume a high-impedance state if ~CS is high.'),(81,68,'See <a href=\'TMS9918A\'>TMS9918A</a>'),(82,68,'TMS9928A outputs 60Hz video, TMS9929A outputs 50Hz video'),(83,72,'Setting ~OE~__1 or ~OE~__2 high causes the outputs to assume a high-impedance off state.'),(84,76,'Outputs are active high.'),(85,76,'All outputs are low for BCD inputs greater than 9.'),(86,77,'The 556 contains two 555 timers.'),(87,80,'Register 000: receive buffer (read), transmit holding register (write)'),(88,80,'Register 001: interrupt enable'),(89,80,'Register 010: interrupt identification (read), FIFO control (write)'),(90,80,'Register 011: line control'),(91,80,'Register 100: modem control'),(92,80,'Register 101: line status'),(93,80,'Register 110: modem status'),(94,80,'Register 111: scratch register'),(95,80,'When bit 7 in the Line Control Register is set, the baud rate divisor latch is enabled. (register 000=LSB, register 001=MSB)'),(96,84,'SN75468 is designed for use with 5V TTL/CMOS devices.'),(97,84,'SN75469 is designed for use with 6V-15V CMOS/PMOS devices.'),(98,85,'Each multiplexer/demultiplexer contains two bidirectional analog switches.'),(99,85,'The analog inputs/outputs can swing between V__CC and V__EE.'),(100,85,'When E is high, all switches are in a high-impedance off state.'),(101,87,'The ADC0808 is a more accurate version of the ADC0809.'),(102,88,'Setting ~OE~__1 or ~OE~__2 high causes the outputs to assume a high-impedance off state.'),(103,95,'Connect a timing capacitor C__EXT between nCEXT and nREXT/CEXT.'),(104,95,'Connect a resistor R__EXT between nREXT/CEXT and Vcc.'),(105,95,'A high-to-low transition on n~A when nB is low causes a pulse on nQ and n~Q.'),(106,95,'A low-to-high transition on nB when n~A is high causes a pulse on nQ and n~Q.'),(107,95,'Setting n~CD low inhibits pulses.'),(108,95,'Output pulse width = R__EXT &times; C__EXT.'),(109,95,'(74HC4538) Output pulse width = 0.7 &times; R__EXT &times; C__EXT.'),(110,98,'When one or both ~OE~__n inputs are high, the outputs are forced to a high-impedance off state.'),(111,100,'When 1~OE or 2~OE is high, the outputs are forced to a high-impedance off state.'),(112,102,'When counting up, ~TC goes low when the count is 15.'),(113,102,'When counting down, ~TC goes low when the count is 0.'),(114,102,'~TC is always high when ~CE is high (counting is disabled).'),(115,106,'The least significant (or only) comparator in a chain should have I__A=B and I__A&gt;B tied high and I__A&lt;B tied low.'),(116,106,'To compare more than 4 bits, connect Q__A&lt;B and Q__A=B to the inputs of the next significant comparator. I__A&gt;B of the next significant comparator should be tied high.'),(117,108,'Connect a timing capacitor C__EXT between nCEXT and nREXT/CEXT.'),(118,108,'Connect a resistor R__EXT between nREXT/CEXT and Vcc.'),(119,108,'A high-to-low transition on n~A when nB is low causes a pulse on nQ and n~Q.'),(120,108,'A low-to-high transition on nB when n~A is high causes a pulse on nQ and n~Q.'),(121,108,'Setting n~CD low inhibits pulses.'),(122,108,'(CD4528) For C__EXT > 0.01 &micro;F and Vcc = 5V, output pulse width = 0.2 &times; R__EXT &times; C__EXT.'),(123,108,'(HEF4528) For C__EXT > 0.01 &micro;F and Vcc = 5V, output pulse width = 0.42 &times; R__EXT &times; C__EXT.'),(124,110,'High Performance PIC18 Core, USB v2.0 compliant interface'),(125,111,'The device contains eight bidirectional analog switches.'),(126,111,'The analog inputs/outputs can swing between V__CC and V__EE.'),(127,111,'When ~E is high, all switches are in a high-impedance off state.'),(128,112,'ICP3, OC3A, OC3B present on ATmega1284P only'),(129,115,'When ~CP~1 is low, the counter advances on a low-to-high transition of CP0.'),(130,115,'When CP0 is high, the counter advances on a high-to-low transition of ~CP~1.'),(131,115,'TC goes high when the count is 0, CF is high, and PL is low.'),(132,115,'For a single-stage divide-by-n circuit, connect the TC output to PL and set the P0-P3 inputs to n.'),(133,116,'In older chips, ~IRQ was an open drain output. In the W65C22S, it is fully driven.'),(134,116,'Registers: <table> <tr><td>$00</td><td>Output register B (write), input register B (read)</td></tr> <tr><td>$01</td><td>Output register A (write), input register A (read)</td></tr> <tr><td>$02</td><td>Data direction register B</td></tr> <tr><td>$03</td><td>Data direction register A</td></tr> <tr><td>$04</td><td>Timer 1 latch LSB (write), timer 1 counter LSB (read)</td></tr> <tr><td>$05</td><td>Timer 1 counter MSB</td></tr> <tr><td>$06</td><td>Timer 1 latch LSB</td></tr> <tr><td>$07</td><td>Timer 1 latch MSB</td></tr> <tr><td>$08</td><td>Timer 2 latch LSB (write), timer 2 counter LSB (read)</td></tr> <tr><td>$09</td><td>Timer 2 counter MSB</td></tr> <tr><td>$0A</td><td>Shift register</td></tr> <tr><td>$0B</td><td>Auxiliary control register</td></tr> <tr><td>$0C</td><td>Peripheral control register</td></tr> <tr><td>$0D</td><td>Interrupt flag register</td></tr> <tr><td>$0E</td><td>Interrupt enable register</td></tr> <tr><td>$0F</td><td>Same as register $01, but with no effect on handshake</td></tr> </table>'),(135,116,'Timer 1 can operate in one-shot mode or free-running mode (square wave).'),(136,116,'Timer 2 can operate in one-shot mode or pulse-counting mode (counts negative pulses on PB6).'),(137,116,'Counters for timers in one-shot or free-running mode decrement at the &empty;2 clock rate.'),(138,116,'The shift register is 8 bits wide, can shift in or out, and can generate its own clock or shift under the control of an external clock on CB1.'),(139,117,'Setting ~OE~__1 or ~OE~__2 high causes the outputs to assume a high-impedance off state.'),(140,124,'Port A is designed to drive CMOS logic to normal 30%/70% levels.'),(141,124,'Port B uses three-state NMOS buffers and requires external resistors to pull up to CMOS levels.'),(142,124,'Port B is capable of driving Darlingtons.'),(143,124,'When in output mode, a read of Port A returns the actual pin states.'),(144,124,'When in output mode, a read of Port B returns the contents of the output latch.'),(145,124,'RS=00, bit 2 of control register A=1: peripheral register A'),(146,124,'RS=00, bit 2 of control register A=0: data direction register A'),(147,124,'RS=01: control register A'),(148,124,'RS=10, bit 2 of control register B=1: peripheral register B'),(149,124,'RS=10, bit 2 of control register B=0: data direction register B'),(150,124,'RS=11: control register B'),(151,125,'The TL06x series are low-power versions of the TL08x series.'),(152,125,'The TL07x series are low-noise versions of the TL08x series.'),(153,130,'S1 and S0 are low; hold (do nothing)'),(154,130,'S1 is high and S0 is low; shift left (DSL &rarr; Q7, Q7 &rarr; Q6)'),(155,130,'S1 is low and S0 is high; shift right (DSR &rarr; Q0, Q0 &rarr; Q1)'),(156,130,'S1 and S0 are high; parallel load (I/On &rarr; Qn)'),(157,137,'Registers: <table> <tr><td>A</td><td>Accumulator</td></tr> <tr><td>F</td><td>Condition Flags</td></tr> <tr><td>B & C</td><td>General Purpose 8-bit registers (may be used together as a 16-bit register)</td></tr> <tr><td>D & E</td><td>General Purpose 8-bit registers (may be used together as a 16-bit register)</td></tr> <tr><td>H & L</td><td>High & Low bytes of 16-bit Address Pointer Register</td></tr> <tr><td>I</td><td>Interrupt Register - Holds upper 8 bits of memory address for vectored interrupt processing</td></tr> <tr><td>R</td><td>Refresh Register - Automatically incremented for Dynamic Memory Refresh (read only)</td></tr> <tr><td>IX & IY</td><td>16-bit Index Registers</td></tr> <tr><td>SP</td><td>16-bit Stack Pointer Register</td></tr> <tr><td>PC</td><td>A16-bit Program Counter Register</td></tr> <tr><td>IFF</td><td>Interrupt Flip Flop Flag</td></tr> </table>'),(158,137,'All general-purpose registers are duplicated in the prime set (A\', F\',B\', C\', D\', E\', H\', L\')'),(159,141,'For maximum count length, connect CKB to Q__A and apply input pulses to CKA.'),(160,143,'The length of the shift register is determined by the sum of the length inputs (L__1, L__2, L__4, L__8, L__16, L__32) plus one.'),(161,143,'Data is shifted in on the low-to-high transition of CP__0 when ~CP~__1 is low, or the high-to-low transition of ~CP~__1 when CP__0 is high.'),(162,143,'When A/~B is high, a clock pulse shifts in data from D__A. When low, a clock pulse shifts in data from D__B.'),(163,143,'When MR is high, the register is reset, Q is forced low, and ~Q is forced high.'),(164,146,'The RC oscillator frequency is 1/(2.3 &times; R__t &times C__t). R__S = 2R__t.'),(165,146,'An external clock signal, connected to RS, may be used instead. The timer advances on the low-to-high transition of RS.'),(166,146,'The input frequency is divided by a value determined by A1A0: 2<sup>13</sup> (LL), 2<sup>10</sup> (LH), 2<sup>8</sup> (HL), or 2<sup>16</sup> (HH).'),(167,146,'Power-on reset is enabled when ~AR and MR are low. For HEF4541, Vcc should be above 8.5V for correct power-on reset.'),(168,146,'PH specifies the state of the output after reset (high or low).'),(169,146,'When MODE is high, the output oscillates continuously.'),(170,146,'When MODE is low, the output changes only once, after a single cycle.'),(171,148,'When an EN line is low, the corresponding outputs assume a high-impedance off state.'),(172,151,'Setting 1~OE high or 2OE low causes the outputs to assume a high-impedance off state.'),(173,152,'Data is written when ~CS1 is low, CS2 is high, and ~WE is low.'),(174,152,'Data is read when ~CS1 is low, CS2 is high, ~OE is low, and ~WE is high.'),(175,152,'The input/output pins assume a high-impedance state if ~CS1 is high or CS2 is low.'),(176,153,'For binary inputs 10 through 15, behavior is manufacturer-specific. 7441s may enable one or more output. 74141s and K155ID1s will turn all outputs off, but the connected tube may not blank.'),(177,156,'The gain can be varied between 20 and 200 with a resistor in series with a capacitor across pins 1 and 8.'),(178,160,'The Low Pin-count (8) PIC&reg; Flash microcontroller products offer all of the advantages of the well recognized mid-range x14 architecture with standardized features including a wide operating voltage of 2.0-5.5 volts, on-board EEPROM Data Memory, and nanoWatt Technology. Standard analog peripherals include up to 4 channels of 10-bit A/D, an analog comparator module with a single comparator, programmable on-chip voltage reference and a Standard Capture/Compare/PWM (CCP) module.'),(179,161,'Outputs are mutually exclusive active low.'),(180,161,'When ~E is high, all outputs are high.'),(181,162,'Internal 32MHz oscillator, 60 LCD segment drive support, Integrated Capacitive mTouch Sensing Module'),(182,167,'When MODE is low, data is loaded into display RAM. When MODE is high, data is loaded into control register.'),(183,171,'Register 00: read/write port A'),(184,171,'Register 01: read/write port B'),(185,171,'Register 10: read/write port C'),(186,171,'Register 11: read/write control word'),(187,171,'Control word: <table> <tr><td>Bit 0</td><td>Port C lower bits; 1=input, 0=output</td></tr> <tr><td>Bit 1</td><td>Port B; 1=input, 0=output</td></tr> <tr><td>Bit 2</td><td>Group B mode selection</td></tr> <tr><td>Bit 3</td><td>Port C upper bits; 1=input, 0=output</td></tr> <tr><td>Bit 4</td><td>Port A; 1=input, 0=output</td></tr> <tr><td>Bits 5-6</td><td>Group A mode selection</td></tr> <tr><td>Bit 7</td><td>1=mode set, 0=bit set/reset</td></tr> </table><br/>'),(188,171,'When bit 7 of control word is set to 1, the rest of the bits have the following functions: <table> <tr><td>Bit 0</td><td>1=set bit, 0=clear bit</td></tr> <tr><td>Bits 1-3</td><td>specify bit to modify (0-7)</td></tr> </table>'),(189,178,'Data is written when ~CE is low and ~WE is low.'),(190,178,'Data is read when ~CE is low, ~OE is low, and ~WE is high.'),(191,178,'The input/output pins assume a high-impedance state if ~CE is high.'),(192,181,'Registers: <table> <tr><td>A, B</td><td>8-bit Accumulators (can be combined into 16-bit accumulator, D)</td></tr> <tr><td>X</td><td>16-bit Index Register</td></tr> <tr><td>Y</td><td>16-bit Index Register</td></tr> <tr><td>U</td><td>16-bit User Stack Pointer</td></tr> <tr><td>S</td><td>16-bit Hardware Stack Pointer</td></tr> <tr><td>PC</td><td>16-bit Program Counter</td></tr> <tr><td>DP</td><td>8-bit Direct Page Register</td></tr> <tr><td>CC</td><td>8-bit Condition Code Register</td></tr> </table><br/>'),(193,181,'Condition code bits: EFHINZVC <table> <tr><td>E</td><td>(bit 7)</td><td>Entire machine state was stacked</td></tr> <tr><td>F</td><td>(bit 6)</td><td>~FIRQ inhibit flag</td></tr> <tr><td>H</td><td>(bit 5)</td><td>Half-carry flag (valid only after ADC or ADD instructions)</td></tr> <tr><td>I</td><td>(bit 4)</td><td>~IRQ inhibit flag</td></tr> <tr><td>N</td><td>(bit 3)</td><td>Negative flag (most significant bit of previous result)</td></tr> <tr><td>Z</td><td>(bit 2)</td><td>Zero flag</td></tr> <tr><td>V</td><td>(bit 1)</td><td>Signed two\'s complement overflow flag</td></tr> <tr><td>C</td><td>(bit 0)</td><td>Carry flag</td></tr> </table><br/>'),(194,181,'Register stacking order: <table> <tr><td>CC</td><td>(pulled first, pushed last)</td></tr> <tr><td>A</td><td></td></tr> <tr><td>B</td><td></td></tr> <tr><td>DP</td><td></td></tr> <tr><td>X msb</td><td></td></tr> <tr><td>X lsb</td><td></td></tr> <tr><td>Y msb</td><td></td></tr> <tr><td>Y lsb</td><td></td></tr> <tr><td>U/S msb</td><td></td></tr> <tr><td>U/S lsb</td><td></td></tr> <tr><td>PC msb</td><td></td></tr> <tr><td>PC lsb</td><td>(pulled last, pushed first)</td></tr> </table><br/>'),(195,181,'Interrupt vectors: <table> <tr><td>FFFE-FFFF</td><td>~RESET</td></tr> <tr><td>FFFC-FFFD</td><td>~NMI</td></tr> <tr><td>FFFA-FFFB</td><td>SWI</td></tr> <tr><td>FFF8-FFF9</td><td>~IRQ</td></tr> <tr><td>FFF6-FFF7</td><td>~FIRQ</td></tr> <tr><td>FFF4-FFF5</td><td>SWI2</td></tr> <tr><td>FFF2-FFF3</td><td>SWI3</td></tr> <tr><td>FFF1-FFF1</td><td>Reserved</td></tr> </table>'),(196,184,'Also availablle in SOIC package (same pinout)'),(197,186,'Pinout LM358 compatible'),(198,186,'Designed for high-impedance measurement applications'),(199,193,'When two or more inputs are simultaneously active, the input with the highest priority is represented on the output.'),(200,193,'~A~__8 has the highest priority.'),(201,193,'When all nine data inputs are high, all four outputs are high. (BCD zero)'),(202,194,'Temperature excursions beyond user defined Max / Min limits will trigger T__HIGH or T__LOW outputs for application driven temperature correction.'),(203,196,'Also available with 2 channels (MCP3202), 4 channels (MCP3204) and 8 channels (MCP3208)'),(204,197,'I2C address range: 0x40-0x4e (7-bit address range: 0x20-0x27)'),(205,200,'Bit order numbering is backwards. 0 is the MSB and 7 is the LSB.'),(206,200,'Write to control register: set MODE high, write data byte, write destination register in the format 10000RRR.'),(207,200,'Write to VRAM: set MODE high, write lower address bits, write upper address bits (with highest bits set to 01), set MODE low, write data bytes. Address autoincrements.'),(208,200,'Read from status register: set MODE high, read byte.'),(209,200,'Read from VRAM: write lower address bits, write upper address bits (with highest bits set to 00), set MODE low, read data bytes. Address autoincrements.'),(210,200,'MODE determines the source or destination of a CPU read/write data transfer.'),(211,200,'Control registers: <table> <tr><td>0</td><td>VDP option control bits (mode, external VDP enable)</td></tr> <tr><td>1</td><td>VDP option control bits (4/16K RAM, BLANK, interrupt enable, mode, sprite size, magnification)</td></tr> <tr><td>2</td><td>Name table base address (0-15)</td></tr> <tr><td>3</td><td>Color table base address (0-255)</td></tr> <tr><td>4</td><td>Pattern generator base address (0-7)</td></tr> <tr><td>5</td><td>Sprite attribute table base address (0-127)</td></tr> <tr><td>6</td><td>Sprite pattern generator base address (0-7)</td></tr> <tr><td>7</td><td>Text color, backdrop color</td></tr> </table>'),(212,200,'Graphics modes: <table> <tr><td>Text mode</td><td>40x24 text positions, 6x8-pixel patterns, two colors, no sprites</td></tr> <tr><td>Graphics I mode</td><td>32x24 tile positions, 8x8-pixel patterns, 256 possible patterns with 2 colors per pattern, sprites</td></tr> <tr><td>Graphics II mode</td><td>32x24 tile positions, 8x8-pixel patterns, 768 possible patterns with 2 colors per row, sprites</td></tr> <tr><td>Multicolor mode</td><td>64x48 solid 4x4-pixel blocks of any color, sprites</td></tr> </table>'),(213,202,'The TL06x series are low-power versions of the TL08x series.'),(214,202,'The TL07x series are low-noise versions of the TL08x series.'),(215,204,'ULN2002 is designed for use with 14V to 25V PMOS devices.'),(216,204,'ULN2003 is designed for use with 5V TTL/CMOS devices.'),(217,204,'ULN2004 is designed for use with 6V to 15V CMOS devices.'),(218,208,'C1 and C2 are integrating capacitors for the filter; polystyrene capacitors are preferred.'),(219,208,'C1 and C2 should have the same value. 2200 pF gives good operation over the audio range (30Hz-12kHz).'),(220,208,'Filter cutoff frequency is approx. 2.6&times;10<sup>-5</sup>/C (where C is the value of C1 or C2).'),(221,208,'POTX and POTY pins must be connected to RC networks; the time constant RC should be 4.7&times;10<sup>-4</sup>. Recommended capacitor value is 1000 pF, recommended potentiometer value is 470 k&Omega;.'),(222,208,'Maximum audio output level is approx. 3V p-p at a 6V DC level. A 1k&Omega; resistor should be connected from AUDIO OUT to ground, and a 1-10&micro;F electrolytic capacitor should be used for AC coupling.'),(223,208,'Registers: <table> <tr><td>$00</td><td>Voice 1 frequency low byte</td></tr> <tr><td>$01</td><td>Voice 1 frequency high byte</td></tr> <tr><td>$02</td><td>Voice 1 pulse width low byte</td></tr> <tr><td>$03</td><td>Voice 1 pulse width high byte (bits 3-0)</td></tr> <tr><td>$04</td><td>Voice 1 control (gate, sync, ring mod, waveform)</td></tr> <tr><td>$05</td><td>Voice 1 attack/decay rates</td></tr> <tr><td>$06</td><td>Voice 1 sustain level/release rate</td></tr> <tr><td>$07</td><td>Voice 2 frequency low byte</td></tr> <tr><td>$08</td><td>Voice 2 frequency high byte</td></tr> <tr><td>$09</td><td>Voice 2 pulse width low byte</td></tr> <tr><td>$0A</td><td>Voice 2 pulse width high byte (bits 3-0)</td></tr> <tr><td>$0B</td><td>Voice 2 control (gate, sync, ring mod, waveform)</td></tr> <tr><td>$0C</td><td>Voice 2 attack/decay rates</td></tr> <tr><td>$0D</td><td>Voice 2 sustain level/release rate</td></tr> <tr><td>$0E</td><td>Voice 3 frequency low byte</td></tr> <tr><td>$0F</td><td>Voice 3 frequency high byte</td></tr> <tr><td>$10</td><td>Voice 3 pulse width low byte</td></tr> <tr><td>$11</td><td>Voice 3 pulse width high byte (bits 3-0)</td></tr> <tr><td>$12</td><td>Voice 3 control (gate, sync, ring mod, waveform)</td></tr> <tr><td>$13</td><td>Voice 3 attack/decay rates</td></tr> <tr><td>$14</td><td>Voice 3 sustain level/release rate</td></tr> <tr><td>$15</td><td>Filter cutoff frequency low byte</td></tr> <tr><td>$16</td><td>Filter cutoff frequency high byte (bits 2-0)</td></tr> <tr><td>$17</td><td>Filter resonance/control</td></tr> <tr><td>$18</td><td>Filter mode/volume control</td></tr> <tr><td>$19</td><td>POTX value (0-255), updated every 512 clock cycles</td></tr> <tr><td>$1A</td><td>POTY value (0-255), updated every 512 clock cycles</td></tr> <tr><td>$1B</td><td>Upper 8 bits of Oscillator 3 value (random number if noise waveform is selected)</td></tr> <tr><td>$1C</td><td>Upper 8 bits of Voice 3 envelope generator value</td></tr> </table>'),(224,208,'Oscillator frequency = (Fn &times; Fclk/16777216) Hz'),(225,208,'Pulse width = (PWn/40.95) %'),(226,209,'Either DSA or DSB can be used as an active high enable for data entry through the other input.'),(227,209,'Otherwise, Both inputs must be connected together or an unused input must be tied high.'),(228,211,'Pins for lit segments are high. The 4511 can directly drive a common cathode LED display.'),(229,211,'Display is blanked for inputs greater than 9.'),(230,215,'Outputs are mutually exclusive, active high.'),(231,215,'When n~E is high, all outputs nY are low.'),(232,217,'The Z8O Parallel I/O (PlO) Circuit is a programmable, two port device which provides a TTL compatible interface between peripheral devices and the Z80-GPU. The CPU can configure the Z8O-PIO to interface with a wide range of peripheral devices with no other external logic required, Typical peripheral devices that are fully compatible with the Z80-PIO include most keyboards, paper tape readers and punches, printers, PROM programmers, etc. The Z8O-PIO is packaged in a 40-pin DIP, or a 44-pin PLCC, or a 44-pin OFP. NMOS and CMOS versions are also available. Major features of the Z80-PlO include.'),(233,217,'One of the unique features of the Z80-PlO that separates it from other interface controllers is that all data transfer between the peripheral device and the CPU is accomplished under total interrupt control. The interrupt logic of the PIO permits full usage of the efficient interrupt capabilities of the Z80-CPU during I/0 transfers. All logic necessary to implement a fully nested interrupt structure is included in the PIO so that additional circuits are not required. Another unique feature of the PlO is that it can be programmed to interrupt the CPU on the occurrence of specified status conditions in the peripheral device. For example, the PlO can be programmed to interrupt if any specified peripheral alarm conditions should occur. This interrupt capability reduces the amount of time that the processor must spend in polling peripheral status.'),(234,221,'The device contains sixteen bidirectional analog switches.'),(235,221,'The analog inputs/outputs can swing between V__CC and GND.'),(236,221,'When ~E is high, all switches are in a high-impedance off state.'),(237,225,'Decimal points are driven independently and current-limiting resistors (typically 1k&Omega;) are required.'),(238,228,'The 74423 is identical to the 74123, except it cannot be triggered via the reset input.'),(239,234,'Q = <span class=\'neg\'>INH OR (A AND B) OR (C AND D)</span>'),(240,235,'~TCU goes low when the count is 15.'),(241,235,'~TCD goes low when the count is 0.'),(242,237,'Outputs are mutually exclusive, active low.'),(243,237,'When n~E is high, all outputs n~Y~ are high.'),(244,239,'Setting 1~OE or 2~OE high causes the outputs to assume a high-impedance off state.'),(245,240,'The low-to-high transition of input ~CE should only take place while CP is high for predictable operation.'),(246,240,'Either CP or ~CE should be high before the low-to-high transition of ~PL to prevent shifting the data when ~PL is activated.'),(247,243,'S__0 and S__1 are low; hold (do nothing)'),(248,243,'S__0 low and S__1 high; shift left'),(249,243,'S__0 high and S__1 low; shift right'),(250,243,'S__0 and S__1 high; parallel load'),(251,244,'State changes of Q__n outputs do not occur simultaneously.'),(252,244,'Setting both MR__1 and MR__2 high resets the counter to zero.'),(253,244,'For a 4-bit counter, connect Q__0 to ~CP~__1, and apply count pulses to ~CP~__0.'),(254,244,'For a 3-bit counter, apply count pulses to ~CP~__1.'),(255,257,'Directly compatible for use with SN54LS181/SN74LS181, SN54LS281/SN74LS281, SN54LS381/SN74LS381, SN54LS481/SN74LS481');
/*!40000 ALTER TABLE `notes` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `pins`
--

DROP TABLE IF EXISTS `pins`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `pins` (
  `id` int NOT NULL AUTO_INCREMENT,
  `chip_id` int NOT NULL,
  `pin_number` int NOT NULL,
  `pin_description` text NOT NULL,
  `pin_symbol` varchar(64) NOT NULL,
  PRIMARY KEY (`id`),
  KEY `chip_idx` (`chip_id`),
  CONSTRAINT `pins_ibfk_1` FOREIGN KEY (`chip_id`) REFERENCES `chips` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=4385 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `pins`
--

LOCK TABLES `pins` WRITE;
/*!40000 ALTER TABLE `pins` DISABLE KEYS */;
INSERT INTO `pins` VALUES (1,1,1,'offset null','OFFSET NULL'),(2,1,2,'inverting input','IN-'),(3,1,3,'non-inverting input','IN+'),(4,1,4,'negative supply voltage','Vss'),(5,1,5,'offset null','OFFSET NULL'),(6,1,6,'output','OUT'),(7,1,7,'positive supply voltage','Vcc'),(8,1,8,'no connection','NC'),(9,2,1,'data bus','D7'),(10,2,2,'data bus','D6'),(11,2,3,'data bus','D5'),(12,2,4,'data bus','D4'),(13,2,5,'data bus','D3'),(14,2,6,'data bus','D2'),(15,2,7,'data bus','D1'),(16,2,8,'data bus','D0'),(17,2,9,'counter 0 clock input','CLK 0'),(18,2,10,'counter 0 output','OUT 0'),(19,2,11,'counter 0 gate input','GATE 0'),(20,2,12,'ground','GND'),(21,2,13,'counter 1 output','OUT 1'),(22,2,14,'counter 1 gate input','GATE 1'),(23,2,15,'counter 1 clock input','CLK 1'),(24,2,16,'counter 2 gate input','GATE 2'),(25,2,17,'counter 2 output','OUT 2'),(26,2,18,'counter 2 clock input','CLK 2'),(27,2,19,'address bus','A0'),(28,2,20,'address bus','A1'),(29,2,21,'chip select (active low)','~CS'),(30,2,22,'read enable (active low)','~RD'),(31,2,23,'write enable (active low)','~WR'),(32,2,24,'supply voltage','Vcc'),(33,3,1,'capacitor 1 connection','C1+'),(34,3,2,'+10V output','V+'),(35,3,3,'capacitor 1 connection','C1-'),(36,3,4,'capacitor 2 connection','C2+'),(37,3,5,'capacitor 2 connection','C2-'),(38,3,6,'-10V output','V-'),(39,3,7,'TTL/CMOS output','T2__OUT'),(40,3,8,'RS-232 input','R2__IN'),(41,3,9,'RS-232 output','R2__OUT'),(42,3,10,'TTL/CMOS input','T2__IN'),(43,3,11,'TTL/CMOS input','T1__IN'),(44,3,12,'RS-232 output','R1__OUT'),(45,3,13,'RS-232 input','R1__IN'),(46,3,14,'TTL/CMOS output','T1__OUT'),(47,3,15,'ground','GND'),(48,3,16,'+5V supply voltage','Vcc'),(49,4,1,'Analog channel 0 input','CH0'),(50,4,2,'Analog channel 1 input','CH1'),(51,4,3,'Analog channel 2 input','CH2'),(52,4,4,'Analog channel 3 input','CH3'),(53,4,5,'Not connected','NC'),(54,4,6,'Not connected','NC'),(55,4,7,'Digital ground','DGND'),(56,4,8,'Chip select / Shutdown','~CS~/SHDN'),(57,4,9,'Serial data input','D__IN'),(58,4,10,'Serial data output','D__OUT'),(59,4,11,'SPI clock','CLK'),(60,4,12,'Analog ground','AGND'),(61,4,13,'Analog reference input voltage','V__REF'),(62,4,14,'+2.7 to 5.5 V power supply','V__DD'),(63,5,1,'32.768kHz crystal connection','X1'),(64,5,2,'32.768kHz crystal connection','X2'),(65,5,3,'backup supply voltage (e.g. 3V lithium coin cell)','V__BAT'),(66,5,4,'ground','GND'),(67,5,5,'serial data input/output','SDA'),(68,5,6,'serial clock input','SCL'),(69,5,7,'square wave output','SQW/OUT'),(70,5,8,'primary supply voltage','Vcc'),(71,6,1,'data input 0','A0'),(72,6,2,'data input 1','A1'),(73,6,3,'data input 2','A2'),(74,6,4,'enable input 1 (active low)','~E~1'),(75,6,5,'enable input 2 (active low)','~E~2'),(76,6,6,'enable input 3 (active high)','E3'),(77,6,7,'output 7','~Y~7'),(78,6,8,'ground','GND'),(79,6,9,'output 6','~Y~6'),(80,6,10,'output 5','~Y~5'),(81,6,11,'output 4','~Y~4'),(82,6,12,'output 3','~Y~3'),(83,6,13,'output 2','~Y~2'),(84,6,14,'output 1','~Y~1'),(85,6,15,'output 0','~Y~0'),(86,6,16,'supply voltage','Vcc'),(87,7,1,'ground','GND'),(88,7,2,'no connection','NC'),(89,7,3,'analog output, channel B','ANALOG B'),(90,7,4,'analog output, channel A','ANALOG A'),(91,7,5,'no connection','NC'),(92,7,6,'I/O port B','IOB7'),(93,7,7,'I/O port B','IOB6'),(94,7,8,'I/O port B','IOB5'),(95,7,9,'I/O port B','IOB4'),(96,7,10,'I/O port B','IOB3'),(97,7,11,'I/O port B','IOB2'),(98,7,12,'I/O port B','IOB1'),(99,7,13,'I/O port B','IOB0'),(100,7,14,'I/O port A','IOA7'),(101,7,15,'I/O port A','IOA6'),(102,7,16,'I/O port A','IOA5'),(103,7,17,'I/O port A','IOA4'),(104,7,18,'I/O port A','IOA3'),(105,7,19,'I/O port A','IOA2'),(106,7,20,'I/O port A','IOA1'),(107,7,21,'I/O port A','IOA0'),(108,7,22,'clock input','CLOCK'),(109,7,23,'master reset (active low)','~RESET'),(110,7,24,'chip select','~A9'),(111,7,25,'chip select','A8'),(112,7,26,'test pin (do not connect)','TEST 2/~SEL'),(113,7,27,'bus direction','BDIR'),(114,7,28,'bus control','BC2'),(115,7,29,'bus control','BC1'),(116,7,30,'data/address bus','DA7'),(117,7,31,'data/address bus','DA6'),(118,7,32,'data/address bus','DA5'),(119,7,33,'data/address bus','DA4'),(120,7,34,'data/address bus','DA3'),(121,7,35,'data/address bus','DA2'),(122,7,36,'data/address bus','DA1'),(123,7,37,'data/address bus','DA0'),(124,7,38,'analog output, channel C','ANALOG C'),(125,7,39,'test pin (do not connect)','TEST 1'),(126,7,40,'supply voltage','Vcc'),(127,8,1,'output enable (active low)','1~OE'),(128,8,2,'data input','1A0'),(129,8,3,'bus output','2Y0'),(130,8,4,'data input','1A1'),(131,8,5,'bus output','2Y1'),(132,8,6,'data input','1A2'),(133,8,7,'bus output','2Y2'),(134,8,8,'data input','1A3'),(135,8,9,'bus output','2Y3'),(136,8,10,'ground','GND'),(137,8,11,'data input','2A3'),(138,8,12,'bus output','1Y3'),(139,8,13,'data input','2A2'),(140,8,14,'bus output','1Y2'),(141,8,15,'data input','2A1'),(142,8,16,'bus output','1Y1'),(143,8,17,'data input','2A0'),(144,8,18,'bus output','1Y0'),(145,8,19,'output enable (active low)','2~OE'),(146,8,20,'supply voltage','Vcc'),(147,9,1,'output enable (active low)','~OE'),(148,9,2,'flip-flop output','1Q'),(149,9,3,'data input','1D'),(150,9,4,'data input','2D'),(151,9,5,'flip-flop output','2Q'),(152,9,6,'flip-flop output','3Q'),(153,9,7,'data input','3D'),(154,9,8,'data input','4D'),(155,9,9,'flip-flop output','4Q'),(156,9,10,'ground','GND'),(157,9,11,'clock input (low-to-high, edge-triggered)','CLK'),(158,9,12,'flip-flop output','5Q'),(159,9,13,'data input','5D'),(160,9,14,'data input','6D'),(161,9,15,'flip-flop output','6Q'),(162,9,16,'flip-flop output','7Q'),(163,9,17,'data input','7D'),(164,9,18,'data input','D8D7'),(165,9,19,'flip-flop output','8Q'),(166,9,20,'supply voltage','Vcc'),(167,10,1,'bypass','BYPASS'),(168,10,2,'non-inverting input','IN+'),(169,10,3,'ground (heat sink)','GND'),(170,10,4,'ground (heat sink)','GND'),(171,10,5,'ground (heat sink)','GND'),(172,10,6,'inverting input','IN-'),(173,10,7,'ground','GND'),(174,10,8,'output','OUT'),(175,10,9,'no connection','NC'),(176,10,10,'ground (heat sink)','GND'),(177,10,11,'ground (heat sink)','GND'),(178,10,12,'ground (heat sink)','GND'),(179,10,13,'no connection','NC'),(180,10,14,'supply voltage','Vcc'),(181,11,1,'output enable (active low)','~OE'),(182,11,2,'data input','D__0'),(183,11,3,'data input','D__1'),(184,11,4,'data input','D__2'),(185,11,5,'data input','D__3'),(186,11,6,'data input','D__4'),(187,11,7,'data input','D__5'),(188,11,8,'data input','D__6'),(189,11,9,'data input','D__7'),(190,11,10,'ground','GND'),(191,11,11,'latch enable (active high)','LE'),(192,11,12,'latch output','Q__7'),(193,11,13,'latch output','Q__6'),(194,11,14,'latch output','Q__5'),(195,11,15,'latch output','Q__4'),(196,11,16,'latch output','Q__3'),(197,11,17,'latch output','Q__2'),(198,11,18,'latch output','Q__1'),(199,11,19,'latch output','Q__0'),(200,11,20,'supply voltage','Vcc'),(201,12,1,'Bi-directional I/O port','RA2'),(202,12,2,'Bi-directional I/O port','RA3'),(203,12,3,'Bi-directional I/O port','RA4/T0CKI'),(204,12,4,'Master Clear (Reset) input/programming voltage input. This pin is an active low RESET to the device.','~MCLR'),(205,12,5,'Ground reference for logic and I/O pins.','GND'),(206,12,6,'External interrupt','RB0/INT'),(207,12,7,'Bi-directional I/O port','RB1'),(208,12,8,'Bi-directional I/O port','RB2'),(209,12,9,'Bi-directional I/O port','RB3'),(210,12,10,'Interrupt-on-change pin.','RB4'),(211,12,11,'Interrupt-on-change pin.','RB5'),(212,12,12,'Interrupt-on-change pin, Serial programming clock','RB6'),(213,12,13,'Interrupt-on-change pin, Serial programming data.','RB7'),(214,12,14,'Positive supply for logic and I/O pins.','Vcc'),(215,12,15,'Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKOUT, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.','OSC2/CLKIN'),(216,12,16,'Oscillator crystal input/external clock source input','OSC1/CLKOUT'),(217,12,17,'Bi-directional I/O port','RA0'),(218,12,18,'Bi-directional I/O port','RA1'),(219,13,1,'no connection','NC'),(220,13,2,'supply voltage','Vcc'),(221,13,3,'serial data input','SER IN'),(222,13,4,'drain output','DRAIN0'),(223,13,5,'drain output','DRAIN1'),(224,13,6,'drain output','DRAIN2'),(225,13,7,'drain output','DRAIN3'),(226,13,8,'clear (active low)','~SRCLR'),(227,13,9,'output enable (active low)','~G'),(228,13,10,'ground','GND'),(229,13,11,'ground','GND'),(230,13,12,'storage register latch input','RCK'),(231,13,13,'shift register clock input','SRCK'),(232,13,14,'drain output','DRAIN4'),(233,13,15,'drain output','DRAIN5'),(234,13,16,'drain output','DRAIN6'),(235,13,17,'drain output','DRAIN7'),(236,13,18,'serial data output','SER OUT'),(237,13,19,'ground','GND'),(238,13,20,'no connection','NC'),(239,14,1,'output enable (active low)','~OE~1'),(240,14,2,'data input','A__0'),(241,14,3,'data input','A__1'),(242,14,4,'data input','A__2'),(243,14,5,'data input','A__3'),(244,14,6,'data input','A__4'),(245,14,7,'data input','A__5'),(246,14,8,'data input','A__6'),(247,14,9,'data input','A__7'),(248,14,10,'ground','GND'),(249,14,11,'bus output','Y__7'),(250,14,12,'bus output','Y__6'),(251,14,13,'bus output','Y__5'),(252,14,14,'bus output','Y__4'),(253,14,15,'bus output','Y__3'),(254,14,16,'bus output','Y__2'),(255,14,17,'bus output','Y__1'),(256,14,18,'bus output','Y__0'),(257,14,19,'output enable (active low)','~OE~__2'),(258,14,20,'supply voltage','Vcc'),(259,15,1,'output enable (active low)','~OE~__1'),(260,15,2,'data input','1A'),(261,15,3,'bus output','1Y'),(262,15,4,'data input','2A'),(263,15,5,'bus output','2Y'),(264,15,6,'data input','3A'),(265,15,7,'bus output','3Y'),(266,15,8,'ground','GND'),(267,15,9,'bus output','4Y'),(268,15,10,'data input','4A'),(269,15,11,'bus output','5Y'),(270,15,12,'data input','5A'),(271,15,13,'bus output','6Y'),(272,15,14,'data input','6A'),(273,15,15,'output enable (active low)','~OE~__2'),(274,15,16,'supply voltage','Vcc'),(275,16,1,'data input','2A'),(276,16,2,'data input','2B'),(277,16,3,'data input','1A'),(278,16,4,'data input','1B'),(279,16,5,'data input','1C'),(280,16,6,'data output','1Y'),(281,16,7,'ground','GND'),(282,16,8,'data input','2C'),(283,16,9,'data output','2Y'),(284,16,10,'data output','3Y'),(285,16,11,'data input','3A'),(286,16,12,'data input','3B'),(287,16,13,'data input','3C'),(288,16,14,'supply voltage','Vcc'),(289,17,1,'data input','1A'),(290,17,2,'data input','1B'),(291,17,3,'data input','2A'),(292,17,4,'data input','2B'),(293,17,5,'data input','2C'),(294,17,6,'data output','2Y'),(295,17,7,'ground','GND'),(296,17,8,'data output','3Y'),(297,17,9,'data input','3A'),(298,17,10,'data input','3B'),(299,17,11,'data input','3C'),(300,17,12,'data output','1Y'),(301,17,13,'data input','1C'),(302,17,14,'supply voltage','Vcc'),(303,18,1,'ground','GND'),(304,18,2,'trigger','TRIG'),(305,18,3,'output','OUT'),(306,18,4,'reset (active low)','~RESET'),(307,18,5,'control voltage','CV'),(308,18,6,'threshold','THR'),(309,18,7,'discharge','DIS'),(310,18,8,'supply voltage','Vcc'),(311,19,1,'multiplexer input','I__3'),(312,19,2,'multiplexer input','I__2'),(313,19,3,'multiplexer input','I__1'),(314,19,4,'multiplexer input','I__0'),(315,19,5,'multiplexer output','Y'),(316,19,6,'complementary multiplexer output','~Y'),(317,19,7,'enable input (active low)','~E'),(318,19,8,'ground','GND'),(319,19,9,'select input','S__2'),(320,19,10,'select input','S__1'),(321,19,11,'select input','S__0'),(322,19,12,'multiplexer input','I__7'),(323,19,13,'multiplexer input','I__6'),(324,19,14,'multiplexer input','I__5'),(325,19,15,'multiplexer input','I__4'),(326,19,16,'supply voltage','Vcc'),(327,20,1,'output 1','1OUT'),(328,20,2,'inverting input 1','1IN-'),(329,20,3,'non-inverting input 1','1IN+'),(330,20,4,'negative supply voltage','V__CC-'),(331,20,5,'non-inverting input 2','2IN+'),(332,20,6,'inverting input 2','2IN-'),(333,20,7,'output 2','2OUT'),(334,20,8,'positive supply voltage','V__CC+'),(335,21,1,'master reset input (active low)','~MR'),(336,21,2,'flip-flop output','Q0'),(337,21,3,'data input','D0'),(338,21,4,'data input','D1'),(339,21,5,'flip-flop output','Q1'),(340,21,6,'flip-flop output','Q2'),(341,21,7,'data input','D2'),(342,21,8,'data input','D3'),(343,21,9,'flip-flop output','Q3'),(344,21,10,'ground','GND'),(345,21,11,'clock input (low-to-high, edge-triggered)','CP'),(346,21,12,'flip-flop output','Q4'),(347,21,13,'data input','D4'),(348,21,14,'data input','D5'),(349,21,15,'flip-flop output','Q5'),(350,21,16,'flip-flop output','Q6'),(351,21,17,'data input','D6'),(352,21,18,'data input','D7'),(353,21,19,'flip-flop output','Q7'),(354,21,20,'supply voltage','Vcc'),(355,22,1,'common data select input','S'),(356,22,2,'data input from source 0','1I__0'),(357,22,3,'data input from source 1','1I__1'),(358,22,4,'multiplexer output','1~Y'),(359,22,5,'data input from source 0','2I__0'),(360,22,6,'data input from source 1','2I__1'),(361,22,7,'multiplexer output','2~Y'),(362,22,8,'ground','GND'),(363,22,9,'multiplexer output','3~Y'),(364,22,10,'data input from source 1','3I__1'),(365,22,11,'data input from source 0','3I__0'),(366,22,12,'multiplexer output','4~Y'),(367,22,13,'data input from source 1','4I__1'),(368,22,14,'data input from source 0','4I__0'),(369,22,15,'enable input (active low)','~E'),(370,22,16,'supply voltage','Vcc'),(371,23,1,'counter 1 clock input (low-to-high triggered)','1CP0'),(372,23,2,'counter 1 clock input (high-to-low triggered)','1~CP~1'),(373,23,3,'counter 1 output','1Q0'),(374,23,4,'counter 1 output','1Q1'),(375,23,5,'counter 1 output','1Q2'),(376,23,6,'counter 1 output','1Q3'),(377,23,7,'counter 1 master reset (active high)','1MR'),(378,23,8,'ground','GND'),(379,23,9,'counter 2 clock input (low-to-high triggered)','2CP0'),(380,23,10,'counter 2 clock input (high-to-low triggered)','2~CP~1'),(381,23,11,'counter 2 output','2Q0'),(382,23,12,'counter 2 output','2Q1'),(383,23,13,'counter 2 output','2Q2'),(384,23,14,'counter 2 output','2Q3'),(385,23,15,'counter 2 master reset (active high)','2MR'),(386,23,16,'supply voltage','Vcc'),(387,24,1,'data enable (active low)','~E'),(388,24,2,'flip-flop output','Q0'),(389,24,3,'data input','D0'),(390,24,4,'data input','D1'),(391,24,5,'flip-flop output','Q1'),(392,24,6,'flip-flop output','Q2'),(393,24,7,'data input','D2'),(394,24,8,'data input','D3'),(395,24,9,'flip-flop output','Q3'),(396,24,10,'ground','GND'),(397,24,11,'clock input (low-to-high, edge-triggered)','CP'),(398,24,12,'flip-flop output','Q4'),(399,24,13,'data input','D4'),(400,24,14,'data input','D5'),(401,24,15,'flip-flop output','Q5'),(402,24,16,'flip-flop output','Q6'),(403,24,17,'data input','D6'),(404,24,18,'data input','D7'),(405,24,19,'flip-flop output','Q7'),(406,24,20,'supply voltage','Vcc'),(407,25,1,'user-configurable chip select','A0'),(408,25,2,'user-configurable chip select','A1'),(409,25,3,'user-configurable chip select','A2'),(410,25,4,'ground','GND'),(411,25,5,'serial data input/output','SDA'),(412,25,6,'serial clock input','SCL'),(413,25,7,'write protect (active high)','WP'),(414,25,8,'supply voltage','Vcc'),(415,26,1,'decimal data input (active low)','4'),(416,26,2,'decimal data input (active low)','5'),(417,26,3,'decimal data input (active low)','6'),(418,26,4,'decimal data input (active low)','7'),(419,26,5,'enable input (active low)','EI'),(420,26,6,'binary address output (active low)','A2'),(421,26,7,'BCD address output (active low)','A1'),(422,26,8,'ground','GND'),(423,26,9,'binary address output (active low)','A0'),(424,26,10,'decimal data input (active low)','0'),(425,26,11,'decimal data input (active low)','1'),(426,26,12,'decimal data input (active low)','2'),(427,26,13,'decimal data input (active low)','3'),(428,26,14,'goes low when EI is low and any input is low','GS'),(429,26,15,'goes high when EI is low and any input is low (EO = ~GS~)','EO'),(430,26,16,'supply voltage','Vcc'),(431,27,1,'data output','1Y'),(432,27,2,'data input','1A'),(433,27,3,'data input','1B'),(434,27,4,'data input','1C'),(435,27,5,'data input','1D'),(436,27,6,'no connection','NC'),(437,27,7,'ground','GND'),(438,27,8,'no connection','NC'),(439,27,9,'data input','2A'),(440,27,10,'data input','2B'),(441,27,11,'data input','2C'),(442,27,12,'data input','2D'),(443,27,13,'data output','2Y'),(444,27,14,'supply voltage','Vcc'),(445,28,1,'counter 1 clock input (low-to-high triggered)','1CP0'),(446,28,2,'counter 1 clock input (high-to-low triggered)','1~CP~1'),(447,28,3,'counter 1 output','1Q0'),(448,28,4,'counter 1 output','1Q1'),(449,28,5,'counter 1 output','1Q2'),(450,28,6,'counter 1 output','1Q3'),(451,28,7,'counter 1 master reset (active high)','1MR'),(452,28,8,'ground','GND'),(453,28,9,'counter 2 clock input (low-to-high triggered)','2CP0'),(454,28,10,'counter 2 clock input (high-to-low triggered)','2~CP~1'),(455,28,11,'counter 2 output','2Q0'),(456,28,12,'counter 2 output','2Q1'),(457,28,13,'counter 2 output','2Q2'),(458,28,14,'counter 2 output','2Q3'),(459,28,15,'counter 2 master reset (active high)','2MR'),(460,28,16,'supply voltage','Vcc'),(461,29,1,'data input','1A'),(462,29,2,'data input','1B'),(463,29,3,'data output','1Y'),(464,29,4,'data output','2Y'),(465,29,5,'data input','2A'),(466,29,6,'data input','2B'),(467,29,7,'ground','GND'),(468,29,8,'data input','3A'),(469,29,9,'data input','3B'),(470,29,10,'data output','3Y'),(471,29,11,'data output','4Y'),(472,29,12,'data input','4A'),(473,29,13,'data input','4B'),(474,29,14,'supply voltage','Vcc'),(475,30,1,'ground','GND'),(476,30,2,'serial data in','DATA'),(477,30,3,'clock input (low-to-high triggered)','CLOCK'),(478,30,4,'data strobe input (active high)','LATCH'),(479,30,5,'current-sinking output','OUT0'),(480,30,6,'current-sinking output','OUT1'),(481,30,7,'current-sinking output','OUT2'),(482,30,8,'current-sinking output','OUT3'),(483,30,9,'current-sinking output','OUT4'),(484,30,10,'current-sinking output','OUT5'),(485,30,11,'current-sinking output','OUT6'),(486,30,12,'current-sinking output','OUT7'),(487,30,13,'current-sinking output','OUT8'),(488,30,14,'current-sinking output','OUT9'),(489,30,15,'current-sinking output','OUT10'),(490,30,16,'current-sinking output','OUT11'),(491,30,17,'current-sinking output','OUT12'),(492,30,18,'current-sinking output','OUT13'),(493,30,19,'current-sinking output','OUT14'),(494,30,20,'current-sinking output','OUT15'),(495,30,21,'output enable (active low)','~OE'),(496,30,22,'serial data out, for cascading','DATA OUT'),(497,30,23,'external resistor to ground (sets output current)','REXT'),(498,30,24,'supply voltage','Vcc'),(499,31,1,'reset (active low); port C','(PCINT14/~RESET) PC6'),(500,31,2,'port D','(PCINT16/RXD) PD0'),(501,31,3,'port D','(PCINT17/TXD) PD1'),(502,31,4,'external interrupt 0; port D','(PCINT18/INT0) PD2'),(503,31,5,'external interrupt 1; port D','(PCINT19/OC2B/INT1) PD3'),(504,31,6,'port D','(PCINT20/XCK/T0) PD4'),(505,31,7,'supply voltage','Vcc'),(506,31,8,'ground','GND'),(507,31,9,'clock oscillator pin 1; port B','(PCINT6/XTAL1/TOSC1) PB6'),(508,31,10,'clock oscillator pin 2; port B','(PCINT17/XTAL2/TOSC2) PB7'),(509,31,11,'port D','(PCINT21/OC0B/T1) PD5'),(510,31,12,'port D','(PCINT22/OC0A/AIN0) PD6'),(511,31,13,'port D','(PCINT23/AIN1) PD7'),(512,31,14,'clock output; port B','(PCINT0/CLKO/ICP1) PB0'),(513,31,15,'port B','PB1 (OC1A/PCINT1)'),(514,31,16,'SPI slave select; port B','PB2 (~SS/OC1B/PCINT2)'),(515,31,17,'SPI master output/slave input; port B','PB3 (MOSI/OC2A/PCINT3)'),(516,31,18,'SPI master input/slave output; port B','PB4 (MISO/PCINT4)'),(517,31,19,'SPI master clock; port B','PB5 (SCK/PCINT5)'),(518,31,20,'A/D converter supply voltage','AVcc'),(519,31,21,'analog reference for A/D converter','AREF'),(520,31,22,'ground','GND'),(521,31,23,'port C','PC0 (ADC0/PCINT8)'),(522,31,24,'port C','PC1 (ADC1/PCINT9)'),(523,31,25,'port C','PC2 (ADC2/PCINT10)'),(524,31,26,'port C','PC3 (ADC3/PCINT11)'),(525,31,27,'I2C Data pin; port C','PC4 (ADC4/SDA/PCINT12)'),(526,31,28,'I2C Clock pin; port C','PC5 (ADC5/SCL/PCINT13)'),(527,32,1,'data input','1A'),(528,32,2,'data input','1B'),(529,32,3,'data output','1Y'),(530,32,4,'data output','2Y'),(531,32,5,'data input','2A'),(532,32,6,'data input','2B'),(533,32,7,'ground','GND'),(534,32,8,'data input','3A'),(535,32,9,'data input','3B'),(536,32,10,'data output','3Y'),(537,32,11,'data output','4Y'),(538,32,12,'data input','4A'),(539,32,13,'data input','4B'),(540,32,14,'supply voltage','Vcc'),(541,33,1,'load voltage','V__L'),(542,33,2,'nuclear event detection (active low)','~NED'),(543,33,3,'no connection','NC'),(544,33,4,'external capacitor','CAP1'),(545,33,5,'external capacitor','CAP2'),(546,33,6,'built-in test','BIT'),(547,33,7,'package ground and case','GND'),(548,33,8,'pin diode bias','V__B'),(549,33,9,'threshold adjust','THR_ADJ'),(550,33,10,'no connection','NC'),(551,33,11,'no connection','NC'),(552,33,12,'no connection','NC'),(553,33,13,'no connection','NC'),(554,33,14,'hardened supply voltage','V__H'),(555,34,1,'Bidirectional I/O pin.','GPB0'),(556,34,2,'Bidirectional I/O pin.','GPB1'),(557,34,3,'Bidirectional I/O pin.','GPB2'),(558,34,4,'Bidirectional I/O pin.','GPB3'),(559,34,5,'Bidirectional I/O pin.','GPB4'),(560,34,6,'Bidirectional I/O pin.','GPB5'),(561,34,7,'Bidirectional I/O pin.','GPB6'),(562,34,8,'Bidirectional I/O pin.','GPB7'),(563,34,9,'Power','V__DD'),(564,34,10,'Ground','V__SS'),(565,34,11,'Not connected','NC'),(566,34,12,'Serial clock input','SCL'),(567,34,13,'Serial data I/O','SDA'),(568,34,14,'Not connected','NC'),(569,34,15,'Hardware address pin. Must be externally biased.','A0'),(570,34,16,'Hardware address pin. Must be externally biased.','A1'),(571,34,17,'Hardware address pin. Must be externally biased.','A2'),(572,34,18,'Hardware reset. Must be externally biased.','~RESET'),(573,34,19,'Interrupt output for PORTB. Can be configured as active-high, active-low or open-drain.','INTB'),(574,34,20,'Interrupt output for PORTB. Can be configured as active-high, active-low or open-drain.','INTA'),(575,34,21,'Bidirectional I/O pin.','GPA0'),(576,34,22,'Bidirectional I/O pin.','GPA1'),(577,34,23,'Bidirectional I/O pin.','GPA2'),(578,34,24,'Bidirectional I/O pin.','GPA3'),(579,34,25,'Bidirectional I/O pin.','GPA4'),(580,34,26,'Bidirectional I/O pin.','GPA5'),(581,34,27,'Bidirectional I/O pin.','GPA6'),(582,34,28,'Bidirectional I/O pin.','GPA7'),(583,35,1,'data input','1A'),(584,35,2,'data input','1B'),(585,35,3,'data input','2A'),(586,35,4,'data input','2B'),(587,35,5,'data input','2C'),(588,35,6,'data output','2Y'),(589,35,7,'ground','GND'),(590,35,8,'data output','3Y'),(591,35,9,'data input','3A'),(592,35,10,'data input','3B'),(593,35,11,'data input','3C'),(594,35,12,'data output','1Y'),(595,35,13,'data input','1C'),(596,35,14,'supply voltage','Vcc'),(597,36,1,'supply voltage','Vcc'),(598,36,2,'data output','1Y'),(599,36,3,'data input','1A'),(600,36,4,'data output','2Y'),(601,36,5,'data input','2A'),(602,36,6,'data output','3Y'),(603,36,7,'data input','3A'),(604,36,8,'ground','GND'),(605,36,9,'data input','4A'),(606,36,10,'data output','4Y'),(607,36,11,'data input','5A'),(608,36,12,'data output','5Y'),(609,36,13,'no connection','NC'),(610,36,14,'data input','6A'),(611,36,15,'data output','6Y'),(612,36,16,'no connection','NC'),(613,37,1,'data output','1Y'),(614,37,2,'data input','1A'),(615,37,3,'data input','1B'),(616,37,4,'data output','2Y'),(617,37,5,'data input','2A'),(618,37,6,'data input','2B'),(619,37,7,'ground','GND'),(620,37,8,'data input','3A'),(621,37,9,'data input','3B'),(622,37,10,'data output','3Y'),(623,37,11,'data input','4A'),(624,37,12,'data input','4B'),(625,37,13,'data output','4Y'),(626,37,14,'supply voltage','Vcc'),(627,38,1,'latch enable (active high)','LE'),(628,38,2,'address input','A0'),(629,38,3,'address input','A1'),(630,38,4,'output','Q7'),(631,38,5,'output','Q6'),(632,38,6,'output','Q5'),(633,38,7,'output','Q4'),(634,38,8,'output','Q3'),(635,38,9,'output','Q1'),(636,38,10,'output','Q2'),(637,38,11,'output','Q0'),(638,38,12,'ground','GND'),(639,38,13,'output','Q13'),(640,38,14,'output','Q12'),(641,38,15,'output','Q15'),(642,38,16,'output','Q14'),(643,38,17,'output','Q9'),(644,38,18,'output','Q8'),(645,38,19,'output','Q11'),(646,38,20,'output','Q10'),(647,38,21,'address input','A2'),(648,38,22,'address input','A3'),(649,38,23,'enable (active low)','~E'),(650,38,24,'supply voltage','Vcc'),(651,39,1,'anode 1','+1'),(652,39,2,'cathode 1','-1'),(653,39,3,'anode 2','+2'),(654,39,4,'cathode 2','-2'),(655,39,5,'anode 3','+3'),(656,39,6,'cathode 3','-3'),(657,39,7,'anode 4','+4'),(658,39,8,'cathode 4','-4'),(659,39,9,'emitter 4','E4'),(660,39,10,'collector 4','C4'),(661,39,11,'emitter 3','E3'),(662,39,12,'collector 3','C3'),(663,39,13,'emitter 2','E2'),(664,39,14,'collector 2','C2'),(665,39,15,'emitter 1','E1'),(666,39,16,'collector 1','C1'),(667,40,1,'no connection','NC'),(668,40,2,'address input','A__4'),(669,40,3,'address input','A__5'),(670,40,4,'address input','A__6'),(671,40,5,'address input','A__7'),(672,40,6,'address input','A__8'),(673,40,7,'address input','A__9'),(674,40,8,'address input','A__10'),(675,40,9,'address input','A__11'),(676,40,10,'address input','A__12'),(677,40,11,'data input/output','I/O__0'),(678,40,12,'data input/output','I/O__1'),(679,40,13,'data input/output','I/O__2'),(680,40,14,'ground','GND'),(681,40,15,'data input/output','I/O__3'),(682,40,16,'data input/output','I/O__4'),(683,40,17,'data input/output','I/O__5'),(684,40,18,'data input/output','I/O__6'),(685,40,19,'data input/output','I/O__7'),(686,40,20,'chip enable (active low)','~CE~__1'),(687,40,21,'address input','A__0'),(688,40,22,'output enable (active low)','~OE'),(689,40,23,'address input','A__1'),(690,40,24,'address input','A__2'),(691,40,25,'address input','A__3'),(692,40,26,'chip enable (active high)','CE__2'),(693,40,27,'write enable (active low)','~WE'),(694,40,28,'supply voltage','Vcc'),(695,41,1,'serial data input','D__s'),(696,41,2,'parallel data input','D__0'),(697,41,3,'parallel data input','D__1'),(698,41,4,'parallel data input','D__2'),(699,41,5,'parallel data input','D__3'),(700,41,6,'clock enable input (active low)','~CE'),(701,41,7,'clock input (low-to-high, edge-triggered)','CP'),(702,41,8,'ground','GND'),(703,41,9,'asynchronous master reset (active low)','~MR'),(704,41,10,'parallel data input','D__4'),(705,41,11,'parallel data input','D__5'),(706,41,12,'parallel data input','D__6'),(707,41,13,'serial output from the last stage','Q__7'),(708,41,14,'parallel data input','D__7'),(709,41,15,'parallel enable input (active low)','~PE'),(710,41,16,'supply voltage','Vcc'),(711,42,1,'output 1','1OUT'),(712,42,2,'inverting input 1','1IN-'),(713,42,3,'non-inverting input 1','1IN+'),(714,42,4,'negative supply voltage','Vss'),(715,42,5,'non-inverting input 2','2IN+'),(716,42,6,'inverting input 2','2IN-'),(717,42,7,'output 2','2OUT'),(718,42,8,'positive supply voltage','Vcc'),(719,43,1,'independent input/output','Y__0B'),(720,43,2,'independent input/output','Y__2B'),(721,43,3,'common input/output','Z__B'),(722,43,4,'independent input/output','Y__3B'),(723,43,5,'independent input/output','Y__1B'),(724,43,6,'enable input (active low)','~E'),(725,43,7,'switch negative supply voltage','V__EE'),(726,43,8,'ground','GND'),(727,43,9,'address input','A__1'),(728,43,10,'address input','A__0'),(729,43,11,'independent input/output','Y__3A'),(730,43,12,'independent input/output','Y__0A'),(731,43,13,'common input/output','Z__A'),(732,43,14,'independent input/output','Y__1A'),(733,43,15,'independent input/output','Y__2A'),(734,43,16,'supply voltage','V__CC'),(735,44,1,'Asynchronous Master Reset (Active Low)','~MR~'),(736,44,2,'First Stage J Input (Active High)','J'),(737,44,3,'First Stage K Input (Active Low)','~K~'),(738,44,4,'Parallel Data Input','P__0'),(739,44,5,'Parallel Data Input','P__1'),(740,44,6,'Parallel Data Input','P__2'),(741,44,7,'Parallel Data Input','P__3'),(742,44,8,'Ground','GND'),(743,44,9,'Parallel Enable Input (Active Low)','~PE~'),(744,44,10,'Clock Pulse Input (Active Rising Edge)','CP'),(745,44,11,'Complementary Last Stage Output (Active Low)','~Q~__3'),(746,44,12,'Parallel Outputs','Q__3'),(747,44,13,'Parallel Outputs','Q__2'),(748,44,14,'Parallel Outputs','Q__1'),(749,44,15,'Parallel Outputs','Q__0'),(750,44,16,'Power','VCC'),(751,45,1,'data input','A'),(752,45,2,'data input','B'),(753,45,3,'data input','C'),(754,45,4,'data input','D'),(755,45,5,'data input','E'),(756,45,6,'data input','F'),(757,45,7,'ground','GND'),(758,45,8,'data output','Y'),(759,45,9,'no connection','NC'),(760,45,10,'no connection','NC'),(761,45,11,'data input','G'),(762,45,12,'data input','H'),(763,45,13,'no connection','NC'),(764,45,14,'supply voltage','Vcc'),(765,246,1,'Switch In/Out','X4'),(766,246,2,'Switch In/Out','X8'),(767,246,3,'Common Out/In','X'),(768,246,4,'Switch In/Out','X7'),(769,246,5,'Switch In/Out','X5'),(770,246,6,'Inhibit (active high)','INH'),(771,246,7,'Negative Supply Voltage','V__EE'),(772,246,8,'Ground','V__SS'),(773,246,9,'Control Input','C'),(774,246,10,'Control Input','B'),(775,246,11,'Control Input','A'),(776,246,12,'Switch In/Out','X3'),(777,246,13,'Switch In/Out','X0'),(778,246,14,'Switch In/Out','X1'),(779,246,15,'Switch In/Out','X2'),(780,246,16,'DC Supply Voltage','V__DD'),(781,46,1,'supply voltage','Vcc'),(782,46,2,'data output','1Y'),(783,46,3,'data input','1A'),(784,46,4,'data output','2Y'),(785,46,5,'data input','2A'),(786,46,6,'data output','3Y'),(787,46,7,'data input','3A'),(788,46,8,'ground','GND'),(789,46,9,'data input','4A'),(790,46,10,'data output','4Y'),(791,46,11,'data input','5A'),(792,46,12,'data output','5Y'),(793,46,13,'no connection','NC'),(794,46,14,'data input','6A'),(795,46,15,'data output','6Y'),(796,46,16,'no connection','NC'),(797,47,1,'parallel data input','D7'),(798,47,2,'output','Q5'),(799,47,3,'output','Q7'),(800,47,4,'parallel data input','D3'),(801,47,5,'parallel data input','D2'),(802,47,6,'parallel data input','D1'),(803,47,7,'parallel data input','D0'),(804,47,8,'ground','GND'),(805,47,9,'parallel enable input','PE'),(806,47,10,'clock input (low-to-high edge-triggered)','CP'),(807,47,11,'serial data input','DS'),(808,47,12,'output','Q6'),(809,47,13,'parallel data input','D4'),(810,47,14,'parallel data input','D5'),(811,47,15,'parallel data input','D6'),(812,47,16,'supply voltage','Vcc'),(813,48,1,'output enable (active low)','~OE~A'),(814,48,2,'no connection','NC'),(815,48,3,'data input or output','A0'),(816,48,4,'data input or output','A1'),(817,48,5,'data input or output','A2'),(818,48,6,'data input or output','A3'),(819,48,7,'ground','GND'),(820,48,8,'data output or input','B3'),(821,48,9,'data output or input','B2'),(822,48,10,'data output or input','B1'),(823,48,11,'data output or input','B0'),(824,48,12,'no connection','NC'),(825,48,13,'output enable (active high)','OEB'),(826,48,14,'supply voltage','Vcc'),(827,49,1,'common data select input','S'),(828,49,2,'data input from source 0','1I__0'),(829,49,3,'data input from source 1','1I__1'),(830,49,4,'multiplexer output','1Y'),(831,49,5,'data input from source 0','2I__0'),(832,49,6,'data input from source 1','2I__1'),(833,49,7,'multiplexer output','2Y'),(834,49,8,'ground','GND'),(835,49,9,'multiplexer output','3Y'),(836,49,10,'data input from source 1','3I__1'),(837,49,11,'data input from source 0','3I__0'),(838,49,12,'multiplexer output','4Y'),(839,49,13,'data input from source 1','4I__1'),(840,49,14,'data input from source 0','4I__0'),(841,49,15,'enable input (active low; outputs in high-impedance off state when high)','~OE'),(842,49,16,'supply voltage','Vcc'),(843,50,1,'address input','A0'),(844,50,2,'address input','A1'),(845,50,3,'address input','A2'),(846,50,4,'latch output','Q0'),(847,50,5,'latch output','Q1'),(848,50,6,'latch output','Q2'),(849,50,7,'latch output','Q3'),(850,50,8,'ground','GND'),(851,50,9,'latch output','Q4'),(852,50,10,'latch output','Q5'),(853,50,11,'latch output','Q6'),(854,50,12,'latch output','Q7'),(855,50,13,'data input','D'),(856,50,14,'latch enable input (active low)','~LE'),(857,50,15,'conditional reset input (active low)','~MR'),(858,50,16,'supply voltage','Vcc'),(859,51,1,'true output','1Q'),(860,51,2,'complement output','1~Q'),(861,51,3,'clock input (low-to-high edge-triggered)','1CP'),(862,51,4,'asynchronous clear-direct input','1CD'),(863,51,5,'data input','1D'),(864,51,6,'asynchronous set-direct input','1SD'),(865,51,7,'ground','GND'),(866,51,8,'asynchronous set-direct input','2SD'),(867,51,9,'data input','2D'),(868,51,10,'asynchronous clear-direct input','2CD'),(869,51,11,'clock input (low-to-high edge-triggered)','2CP'),(870,51,12,'complement output','2~Q'),(871,51,13,'true output','2Q'),(872,51,14,'supply voltage','Vcc'),(873,52,1,'direction control','DIR'),(874,52,2,'data input/output','A0'),(875,52,3,'data input/output','A1'),(876,52,4,'data input/output','A2'),(877,52,5,'data input/output','A3'),(878,52,6,'data input/output','A4'),(879,52,7,'data input/output','A5'),(880,52,8,'data input/output','A6'),(881,52,9,'data input/output','A7'),(882,52,10,'ground','GND'),(883,52,11,'data input/output','B7'),(884,52,12,'data input/output','B6'),(885,52,13,'data input/output','B5'),(886,52,14,'data input/output','B4'),(887,52,15,'data input/output','B3'),(888,52,16,'data input/output','B2'),(889,52,17,'data input/output','B1'),(890,52,18,'data input/output','B0'),(891,52,19,'output enable (active low)','~OE'),(892,52,20,'supply voltage','Vcc'),(893,53,1,'output enable (active low)','~OE~1'),(894,53,2,'data input','A__0'),(895,53,3,'data input','A__1'),(896,53,4,'data input','A__2'),(897,53,5,'data input','A__3'),(898,53,6,'data input','A__4'),(899,53,7,'data input','A__5'),(900,53,8,'data input','A__6'),(901,53,9,'data input','A__7'),(902,53,10,'ground','GND'),(903,53,11,'bus output','~Y~__7'),(904,53,12,'bus output','~Y~__6'),(905,53,13,'bus output','~Y~__5'),(906,53,14,'bus output','~Y~__4'),(907,53,15,'bus output','~Y~__3'),(908,53,16,'bus output','~Y~__2'),(909,53,17,'bus output','~Y~__1'),(910,53,18,'bus output','~Y~__0'),(911,53,19,'output enable (active low)','~OE~__2'),(912,53,20,'supply voltage','Vcc'),(913,54,1,'word B input','B__3'),(914,54,2,'A &lt; B expansion input','I__A&lt;B'),(915,54,3,'A = B expansion input','I__A=B'),(916,54,4,'A &gt; B expansion input','I__A&gt;B'),(917,54,5,'A &gt; B output','Q__A&gt;B'),(918,54,6,'A = B output','Q__A=B'),(919,54,7,'A &lt; B output','Q__A&lt;B'),(920,54,8,'ground','GND'),(921,54,9,'word B input','B__0'),(922,54,10,'word A input','A__0'),(923,54,11,'word B input','B__1'),(924,54,12,'word A input','A__1'),(925,54,13,'word A input','A__2'),(926,54,14,'word B input','B__2'),(927,54,15,'word A input','A__3'),(928,54,16,'supply voltage','Vcc'),(929,55,1,'data input','1A'),(930,55,2,'data input','1B'),(931,55,3,'data output','1Y'),(932,55,4,'data output','2Y'),(933,55,5,'data input','2A'),(934,55,6,'data input','2B'),(935,55,7,'ground','GND'),(936,55,8,'data input','3A'),(937,55,9,'data input','3B'),(938,55,10,'data output','3Y'),(939,55,11,'data output','4Y'),(940,55,12,'data input','4A'),(941,55,13,'data input','4B'),(942,55,14,'supply voltage','Vcc'),(943,56,1,'no connection','NC'),(944,56,2,'connection to + terminal of charge-pump capacitor','CAP+'),(945,56,3,'ground','GND'),(946,56,4,'connection to - terminal of charge-pump capacitor','CAP-'),(947,56,5,'negative voltage output','V__OUT'),(948,56,6,'low voltage; connect to ground for V+ < 3.5V','LV'),(949,56,7,'oscillator control input','OSC'),(950,56,8,'positive supply voltage (1.5V to 10V)','V+'),(951,57,1,'data input','1A'),(952,57,2,'data output','1Y'),(953,57,3,'data input','2A'),(954,57,4,'data output','2Y'),(955,57,5,'data input','3A'),(956,57,6,'data output','3Y'),(957,57,7,'ground','GND'),(958,57,8,'data output','4Y'),(959,57,9,'data input','4A'),(960,57,10,'data output','5Y'),(961,57,11,'data input','5A'),(962,57,12,'data output','6Y'),(963,57,13,'data input','6A'),(964,57,14,'supply voltage','Vcc'),(965,58,1,'direction control','DIR'),(966,58,2,'data input/output','A__0'),(967,58,3,'data input/output','A__1'),(968,58,4,'data input/output','A__2'),(969,58,5,'data input/output','A__3'),(970,58,6,'data input/output','A__4'),(971,58,7,'data input/output','A__5'),(972,58,8,'data input/output','A__6'),(973,58,9,'data input/output','A__7'),(974,58,10,'ground','GND'),(975,58,11,'data input/output','B__7'),(976,58,12,'data input/output','B__6'),(977,58,13,'data input/output','B__5'),(978,58,14,'data input/output','B__4'),(979,58,15,'data input/output','B__3'),(980,58,16,'data input/output','B__2'),(981,58,17,'data input/output','B__1'),(982,58,18,'data input/output','B__0'),(983,58,19,'output enable (active low)','~OE'),(984,58,20,'supply voltage','Vcc'),(985,59,1,'data input','1A'),(986,59,2,'data output','1Y'),(987,59,3,'data input','2A'),(988,59,4,'data output','2Y'),(989,59,5,'data input','3A'),(990,59,6,'data output','3Y'),(991,59,7,'ground','GND'),(992,59,8,'data output','4Y'),(993,59,9,'data input','4A'),(994,59,10,'data output','5Y'),(995,59,11,'data input','5A'),(996,59,12,'data output','6Y'),(997,59,13,'data input','6A'),(998,59,14,'supply voltage','Vcc'),(999,60,1,'Chip select/Shutdown','~CS~/SHDN'),(1000,60,2,'Channel 1 analog input','CH0'),(1001,60,3,'Channel 2 analog input','CH1'),(1002,60,4,'Ground','V__SS'),(1003,60,5,'SPI data input','D__IN'),(1004,60,6,'SPI data output','D__OUT'),(1005,60,7,'SPI clock','CLK'),(1006,60,8,'Supply voltage/analog reference voltage','V__DD/V__REF'),(1007,61,1,'ground','GND'),(1008,61,2,'non-inverting input','IN+'),(1009,61,3,'inverting input','IN-'),(1010,61,4,'negative supply voltage','Vss'),(1011,61,5,'balance','BAL'),(1012,61,6,'balance/strobe','BAL/STROBE'),(1013,61,7,'output','OUT'),(1014,61,8,'positive supply voltage','Vcc'),(1015,62,1,'output enable (active low)','~OE'),(1016,62,2,'flip-flop output','Q0'),(1017,62,3,'data input','D0'),(1018,62,4,'data input','D1'),(1019,62,5,'flip-flop output','Q1'),(1020,62,6,'flip-flop output','Q2'),(1021,62,7,'data input','D2'),(1022,62,8,'data input','D3'),(1023,62,9,'flip-flop output','Q3'),(1024,62,10,'ground','GND'),(1025,62,11,'clock input (low-to-high, edge-triggered)','CP'),(1026,62,12,'flip-flop output','Q4'),(1027,62,13,'data input','D4'),(1028,62,14,'data input','D5'),(1029,62,15,'flip-flop output','Q5'),(1030,62,16,'flip-flop output','Q6'),(1031,62,17,'data input','D6'),(1032,62,18,'data input','D7'),(1033,62,19,'flip-flop output','Q7'),(1034,62,20,'supply voltage','Vcc'),(1035,63,1,'output','~Y~__0'),(1036,63,2,'output','~Y~__1'),(1037,63,3,'output','~Y~__2'),(1038,63,4,'output','~Y~__3'),(1039,63,5,'output','~Y~__4'),(1040,63,6,'output','~Y~__5'),(1041,63,7,'output','~Y~__6'),(1042,63,8,'ground','GND'),(1043,63,9,'output','~Y~__7'),(1044,63,10,'output','~Y~__8'),(1045,63,11,'output','~Y~__9'),(1046,63,12,'data input','A__3'),(1047,63,13,'data input','A__2'),(1048,63,14,'data input','A__1'),(1049,63,15,'data input','A__0'),(1050,63,16,'supply voltage','Vcc'),(1051,64,1,'one end of the wire','W1'),(1052,64,2,'the other end of the wire','W2'),(1053,65,1,'data input','1A'),(1054,65,2,'data input','2A'),(1055,65,3,'data input','2B'),(1056,65,4,'data input','2C'),(1057,65,5,'data input','2D'),(1058,65,6,'data output (2A &middot; 2B) + (2C &middot; 2D)','2Y'),(1059,65,7,'ground','GND'),(1060,65,8,'data output (1A &middot; 1B &middot; 1C) + (1D &middot; 1E &middot; 1F)','1Y'),(1061,65,9,'data input','1D'),(1062,65,10,'data input','1E'),(1063,65,11,'data input','1F'),(1064,65,12,'data input','1B'),(1065,65,13,'data input','1C'),(1066,65,14,'supply voltage','Vcc'),(1067,66,1,'address input','A__18'),(1068,66,2,'address input','A__16'),(1069,66,3,'address input','A__14'),(1070,66,4,'address input','A__12'),(1071,66,5,'address input','A__7'),(1072,66,6,'address input','A__6'),(1073,66,7,'address input','A__5'),(1074,66,8,'address input','A__4'),(1075,66,9,'address input','A__3'),(1076,66,10,'address input','A__2'),(1077,66,11,'address input','A__1'),(1078,66,12,'address input','A__0'),(1079,66,13,'data input/output','I/O__0'),(1080,66,14,'data input/output','I/O__1'),(1081,66,15,'data input/output','I/O__2'),(1082,66,16,'ground','GND'),(1083,66,17,'data input/output','I/O__3'),(1084,66,18,'data input/output','I/O__4'),(1085,66,19,'data input/output','I/O__5'),(1086,66,20,'data input/output','I/O__6'),(1087,66,21,'data input/output','I/O__7'),(1088,66,22,'chip select (active low)','~CS'),(1089,66,23,'address input','A__10'),(1090,66,24,'output enable (active low)','~OE'),(1091,66,25,'address input','A__11'),(1092,66,26,'address input','A__9'),(1093,66,27,'address input','A__8'),(1094,66,28,'address input','A__13'),(1095,66,29,'write enable (active low)','~WE'),(1096,66,30,'address input','A__17'),(1097,66,31,'address input','A__15'),(1098,66,32,'supply voltage','Vcc'),(1099,248,1,'Clear','Clear'),(1100,248,2,'Strobe','Strobe'),(1101,248,3,'Data in','IN__1'),(1102,248,4,'Data in','IN__2'),(1103,248,5,'Data in','IN__3'),(1104,248,6,'Data In','IN__4'),(1105,248,7,'Ground','GND'),(1106,248,8,'Common high voltage in','Common'),(1107,248,9,'Out high voltage','OUT__4'),(1108,248,10,'Out high voltage','OUT__3'),(1109,248,11,'Out high voltage','OUT__2'),(1110,248,12,'Out high voltage','OUT__1'),(1111,248,13,'Supply voltage','V__DD'),(1112,248,14,'Output Enable','~OE'),(1113,67,1,'output enable (active high)','1OE'),(1114,67,2,'data input','1A'),(1115,67,3,'data output','1Y'),(1116,67,4,'output enable (active high)','2OE'),(1117,67,5,'data input','2A'),(1118,67,6,'data output','2Y'),(1119,67,7,'ground','GND'),(1120,67,8,'data output','3Y'),(1121,67,9,'data input','3A'),(1122,67,10,'output enable (active high)','3OE'),(1123,67,11,'data output','4Y'),(1124,67,12,'data input','4A'),(1125,67,13,'output enable (active high)','4OE'),(1126,67,14,'supply voltage','Vcc'),(1127,68,1,'VRAM row address strobe','~RAS'),(1128,68,2,'VRAM column address strobe','~CAS'),(1129,68,3,'VRAM address/data bus (least significant bit)','AD7'),(1130,68,4,'VRAM address/data bus','AD6'),(1131,68,5,'VRAM address/data bus','AD5'),(1132,68,6,'VRAM address/data bus','AD4'),(1133,68,7,'VRAM address/data bus','AD3'),(1134,68,8,'VRAM address/data bus','AD2'),(1135,68,9,'VRAM address/data bus','AD1'),(1136,68,10,'VRAM address/data bus (most significant bit)','AD0'),(1137,68,11,'VRAM write strobe','R/~W'),(1138,68,12,'ground','GND'),(1139,68,13,'CPU interface mode select (usu. a CPU address line)','MODE'),(1140,68,14,'CPU-VDP write strobe','~CSW'),(1141,68,15,'CPU-VDP read strobe','~CSR'),(1142,68,16,'CPU interrupt output','~INT'),(1143,68,17,'CPU data bus (least significant bit)','CD7'),(1144,68,18,'CPU data bus','CD6'),(1145,68,19,'CPU data bus','CD5'),(1146,68,20,'CPU data bus','CD4'),(1147,68,21,'CPU data bus','CD3'),(1148,68,22,'CPU data bus','CD2'),(1149,68,23,'CPU data bus','CD1'),(1150,68,24,'CPU data bus (most significant bit)','CD0'),(1151,68,25,'VRAM read data bus (least significant bit)','RD7'),(1152,68,26,'VRAM read data bus','RD6'),(1153,68,27,'VRAM read data bus','RD5'),(1154,68,28,'VRAM read data bus','RD4'),(1155,68,29,'VRAM read data bus','RD3'),(1156,68,30,'VRAM read data bus','RD2'),(1157,68,31,'VRAM read data bus','RD1'),(1158,68,32,'VRAM read data bus (most significant bit)','RD0'),(1159,68,33,'supply voltage','Vcc'),(1160,68,34,'reset (active low; when above +9V, sync input for ext. video)','~RESET~/SYNC'),(1161,68,35,'B-Y color difference output','B-Y'),(1162,68,36,'luminance/sync output','Y'),(1163,68,37,'VDP output clock; XTAL/24','GROMCLK'),(1164,68,38,'R-Y color difference output','R-Y'),(1165,68,39,'crystal input','XTAL1'),(1166,68,40,'crystal input','XTAL2'),(1167,69,1,'data input','1A'),(1168,69,2,'data input','1B'),(1169,69,3,'no connection','NC'),(1170,69,4,'data input','1C'),(1171,69,5,'data input','1D'),(1172,69,6,'data output','1Y'),(1173,69,7,'ground','GND'),(1174,69,8,'data output','2Y'),(1175,69,9,'data input','2A'),(1176,69,10,'data input','2B'),(1177,69,11,'no connection','NC'),(1178,69,12,'data input','2C'),(1179,69,13,'data input','2D'),(1180,69,14,'supply voltage','Vcc'),(1181,70,1,'output 1','1OUT'),(1182,70,2,'inverting input 1','1IN-'),(1183,70,3,'non-inverting input 1','1IN+'),(1184,70,4,'negative supply voltage','Vss'),(1185,70,5,'non-inverting input 2','2IN+'),(1186,70,6,'inverting input 2','2IN-'),(1187,70,7,'output 2','2OUT'),(1188,70,8,'positive supply voltage','Vcc'),(1189,71,1,'A to B clock input (low-to-high, edge-triggered)','CP__AB'),(1190,71,2,'select A to B source input','S__AB'),(1191,71,3,'direction control input','DIR'),(1192,71,4,'A data input/output','A__0'),(1193,71,5,'A data input/output','A__1'),(1194,71,6,'A data input/output','A__2'),(1195,71,7,'A data input/output','A__3'),(1196,71,8,'A data input/output','A__4'),(1197,71,9,'A data input/output','A__5'),(1198,71,10,'A data input/output','A__6'),(1199,71,11,'A data input/output','A__7'),(1200,71,12,'ground','GND'),(1201,71,13,'B data input/output','B__7'),(1202,71,14,'B data input/output','B__6'),(1203,71,15,'B data input/output','B__5'),(1204,71,16,'B data input/output','B__4'),(1205,71,17,'B data input/output','B__3'),(1206,71,18,'B data input/output','B__2'),(1207,71,19,'B data input/output','B__1'),(1208,71,20,'B data input/output','B__0'),(1209,71,21,'output enable (active low)','~OE'),(1210,71,22,'select B to A source input','S__BA'),(1211,71,23,'B to A clock input (low-to-high, edge-triggered)','CP__BA'),(1212,71,24,'supply voltage','Vcc'),(1213,72,1,'output enable (active low)','~OE~__1'),(1214,72,2,'data input','1A'),(1215,72,3,'bus output','1Y'),(1216,72,4,'data input','2A'),(1217,72,5,'bus output','2Y'),(1218,72,6,'data input','3A'),(1219,72,7,'bus output','3Y'),(1220,72,8,'ground','GND'),(1221,72,9,'bus output','4Y'),(1222,72,10,'data input','4A'),(1223,72,11,'bus output','5Y'),(1224,72,12,'data input','5A'),(1225,72,13,'bus output','6Y'),(1226,72,14,'data input','6A'),(1227,72,15,'output enable (active low)','~OE~__2'),(1228,72,16,'supply voltage','Vcc'),(1229,73,1,'asynchronous master reset (active low)','~MR'),(1230,73,2,'flip-flop output','Q__0'),(1231,73,3,'data input','D__0'),(1232,73,4,'data input','D__1'),(1233,73,5,'flip-flop output','Q__1'),(1234,73,6,'data input','D__2'),(1235,73,7,'flip-flop output','Q__2'),(1236,73,8,'ground','GND'),(1237,73,9,'clock input (low-to-high, edge-triggered)','CP'),(1238,73,10,'flip-flop output','Q__3'),(1239,73,11,'data input','D__3'),(1240,73,12,'flip-flop output','Q__4'),(1241,73,13,'data input','D__4'),(1242,73,14,'data input','D__5'),(1243,73,15,'flip-flop output','Q__5'),(1244,73,16,'supply voltage','Vcc'),(1245,74,1,'synchronous master reset (active low)','~MR'),(1246,74,2,'clock input (low-to-high, edge-triggered)','CP'),(1247,74,3,'data input','D__0'),(1248,74,4,'data input','D__1'),(1249,74,5,'data input','D__2'),(1250,74,6,'data input','D__3'),(1251,74,7,'count enable input','CEP'),(1252,74,8,'ground','GND'),(1253,74,9,'parallel load enable input (active low)','~PE'),(1254,74,10,'count enable carry output','CET'),(1255,74,11,'counter output','Q__3'),(1256,74,12,'counter output','Q__2'),(1257,74,13,'counter output','Q__1'),(1258,74,14,'counter output','Q__0'),(1259,74,15,'terminal count output','TC'),(1260,74,16,'supply voltage','Vcc'),(1261,75,1,'phase comparator pulse output','PCP__OUT'),(1262,75,2,'phase comparator 1 output','PC1__OUT'),(1263,75,3,'comparator input','COMP__IN'),(1264,75,4,'VCO output','VCO__OUT'),(1265,75,5,'inhibit','INH'),(1266,75,6,'capacitor C1 connection A','C1__A'),(1267,75,7,'capacitor C1 Connection B','C1__B'),(1268,75,8,'ground','GND'),(1269,75,9,'VCO input','VCO__IN'),(1270,75,10,'source-follower output','SF__OUT'),(1271,75,11,'resistor R1 connection','R__1'),(1272,75,12,'resistor R2 connection','R__2'),(1273,75,13,'phase comparator 2 output','PC2__OUT'),(1274,75,14,'signal input','SIGN__IN'),(1275,75,15,'zener diode input for regulated supply','ZENER'),(1276,75,16,'supply voltage','Vcc'),(1277,76,1,'output','Y4'),(1278,76,2,'output','Y2'),(1279,76,3,'output','Y0'),(1280,76,4,'output','Y7'),(1281,76,5,'output','Y9'),(1282,76,6,'output','Y5'),(1283,76,7,'output','Y6'),(1284,76,8,'ground','GND'),(1285,76,9,'output','Y8'),(1286,76,10,'BCD input','A0'),(1287,76,11,'BCD input','A3'),(1288,76,12,'BCD input','A2'),(1289,76,13,'BCD input','A1'),(1290,76,14,'output','Y1'),(1291,76,15,'output','Y3'),(1292,76,16,'supply voltage','Vcc'),(1293,77,1,'discharge (timer 1)','DIS 1'),(1294,77,2,'threshold (timer 1)','THR 1'),(1295,77,3,'control voltage (timer 1)','CV 1'),(1296,77,4,'reset (active low, timer 1)','~RESET~ 1'),(1297,77,5,'output (timer 1)','OUT 1'),(1298,77,6,'trigger (timer 1)','TRIG 1'),(1299,77,7,'ground','GND'),(1300,77,8,'trigger (timer 2)','TRIG 2'),(1301,77,9,'output (timer 2)','OUT 2'),(1302,77,10,'reset (active low, timer 2)','~RESET~ 2'),(1303,77,11,'control voltage (timer 2)','CV 2'),(1304,77,12,'threshold (timer 2)','THR 2'),(1305,77,13,'discharge (timer 2)','DIS 2'),(1306,77,14,'supply voltage','Vcc'),(1307,78,1,'asynchronous reset; direct input (active low)','1~R~__D'),(1308,78,2,'synchronous input','1J'),(1309,78,3,'synchronous input','1~K'),(1310,78,4,'clock input (low-to-high, edge-triggered)','1CP'),(1311,78,5,'asynchronous set; direct input (active low)','1~S~__D'),(1312,78,6,'true output','1Q'),(1313,78,7,'complement output','1~Q'),(1314,78,8,'ground','GND'),(1315,78,9,'complement output','2~Q'),(1316,78,10,'true output','2Q'),(1317,78,11,'asynchronous set; direct input (active low)','2~S~__D'),(1318,78,12,'clock input (low-to-high, active low)','2CP'),(1319,78,13,'synchronous input','2~K'),(1320,78,14,'synchronous input','2J'),(1321,78,15,'asynchronous reset; direct input (active low)','2~R~__D'),(1322,78,16,'supply voltage','Vcc'),(1323,79,1,'chip select/shutdown','~CS~/SHDN'),(1324,79,2,'channel 0 analog input','CH0'),(1325,79,3,'channel 1 analog input','CH1'),(1326,79,4,'ground','GND'),(1327,79,5,'serial data in','D__IN'),(1328,79,6,'serial data out','D__OUT'),(1329,79,7,'serial clock','CLK'),(1330,79,8,'+2.7V to 5.5V supply/reference voltage','V__CC/V__REF'),(1331,80,1,'data bus','D__0'),(1332,80,2,'data bus','D__1'),(1333,80,3,'data bus','D__2'),(1334,80,4,'data bus','D__3'),(1335,80,5,'data bus','D__4'),(1336,80,6,'data bus','D__5'),(1337,80,7,'data bus','D__6'),(1338,80,8,'data bus','D__7'),(1339,80,9,'receiver clock input (16x baud rate)','RCLK'),(1340,80,10,'serial input','RX'),(1341,80,11,'serial output','TX'),(1342,80,12,'chip select (active high)','CS0'),(1343,80,13,'chip select (active high)','CS1'),(1344,80,14,'chip select (active low)','~CS2'),(1345,80,15,'baud rate generator output','~BAUDOUT'),(1346,80,16,'external crystal input','XIN'),(1347,80,17,'external crystal output','XOUT'),(1348,80,18,'write enable (active low)','~WR'),(1349,80,19,'write enable (active high)','WR'),(1350,80,20,'ground','GND'),(1351,80,21,'read enable (active low)','~RD'),(1352,80,22,'read enable (active high)','RD'),(1353,80,23,'driver disable','DDIS'),(1354,80,24,'TX DMA signal','~TXRDY'),(1355,80,25,'address strobe input','~ADS'),(1356,80,26,'register select','A__2'),(1357,80,27,'register select','A__1'),(1358,80,28,'register select','A__0'),(1359,80,29,'RX DMA signal','~RXRDY'),(1360,80,30,'interrupt output (active high)','INTR'),(1361,80,31,'general purpose output','~OUT2'),(1362,80,32,'request to send (output to modem)','~RTS'),(1363,80,33,'data terminal ready (output to modem)','~DTR'),(1364,80,34,'general purpose output','~OUT1'),(1365,80,35,'master reset (active high)','MR'),(1366,80,36,'clear to send (input from modem)','~CTS'),(1367,80,37,'data set ready (input from modem)','~DSR'),(1368,80,38,'data carrier detect (input from modem)','~DCD'),(1369,80,39,'ring indicator (input from modem)','~RI'),(1370,80,40,'supply voltage','Vcc'),(1371,81,1,'gate drive for external n-channel power transistor','EXT'),(1372,81,2,'supply voltage','Vcc'),(1373,81,3,'feedback input for adjustable output (tie to GND for fixed output)','FB'),(1374,81,4,'shutdown (active high)','SHDN'),(1375,81,5,'1.5V reference output','REF'),(1376,81,6,'analog ground','AGND'),(1377,81,7,'output driver (high-current) ground','GND'),(1378,81,8,'current sense amplifier input','CS'),(1379,82,1,'parallel data output','Q1'),(1380,82,2,'parallel data output','Q2'),(1381,82,3,'parallel data output','Q3'),(1382,82,4,'parallel data output','Q4'),(1383,82,5,'parallel data output','Q5'),(1384,82,6,'parallel data output','Q6'),(1385,82,7,'parallel data output','Q7'),(1386,82,8,'ground','GND'),(1387,82,9,'serial data output','Q7S'),(1388,82,10,'shift register reset (active low)','~SHR'),(1389,82,11,'shift register clock input','SHCP'),(1390,82,12,'storage register clock input','STCP'),(1391,82,13,'storage register reset (active low)','~STR'),(1392,82,14,'serial data input','DS'),(1393,82,15,'parallel data output','Q0'),(1394,82,16,'supply voltage','Vcc'),(1395,83,1,'ground','GND'),(1396,83,2,'serial data in','DATA'),(1397,83,3,'clock input (low-to-high triggered)','CLOCK'),(1398,83,4,'data strobe input (active high)','LATCH'),(1399,83,5,'current-sinking output','OUT0'),(1400,83,6,'current-sinking output','OUT1'),(1401,83,7,'current-sinking output','OUT2'),(1402,83,8,'current-sinking output','OUT3'),(1403,83,9,'current-sinking output','OUT4'),(1404,83,10,'current-sinking output','OUT5'),(1405,83,11,'current-sinking output','OUT6'),(1406,83,12,'current-sinking output','OUT7'),(1407,83,13,'output enable (active low)','~OE'),(1408,83,14,'serial data out, for cascading','DATA OUT'),(1409,83,15,'external resistor to ground (sets output current)','REXT'),(1410,83,16,'supply voltage','Vcc'),(1411,84,1,'base 1','1B'),(1412,84,2,'base 2','2B'),(1413,84,3,'base 3','3B'),(1414,84,4,'base 4','4B'),(1415,84,5,'base 5','5B'),(1416,84,6,'base 6','6B'),(1417,84,7,'base 7','7B'),(1418,84,8,'common emitter (ground)','E'),(1419,84,9,'common','COM'),(1420,84,10,'collector 7','7C'),(1421,84,11,'collector 6','6C'),(1422,84,12,'collector 5','5C'),(1423,84,13,'collector 4','4C'),(1424,84,14,'collector 3','3C'),(1425,84,15,'collector 2','2C'),(1426,84,16,'collector 1','1C'),(1427,85,1,'independent input/output','Y__1B'),(1428,85,2,'independent input/output','Y__0B'),(1429,85,3,'independent input/output','Y__1C'),(1430,85,4,'common input/output','Z__C'),(1431,85,5,'independent input/output','Y__0C'),(1432,85,6,'enable input (active low)','~E'),(1433,85,7,'switch negative supply voltage','V__EE'),(1434,85,8,'ground','GND'),(1435,85,9,'select input','S__C'),(1436,85,10,'select input','S__B'),(1437,85,11,'select input','S__A'),(1438,85,12,'independent input/output','Y__0A'),(1439,85,13,'independent input/output','Y__1A'),(1440,85,14,'common input/output','Z__A'),(1441,85,15,'common input/output','Z__B'),(1442,85,16,'supply voltage','V__CC'),(1443,245,1,'Switch In/Out','Y1'),(1444,245,2,'Switch In/Out','Y0'),(1445,245,3,'Switch In/Out','Z1'),(1446,245,4,'Common Out/In','Z'),(1447,245,5,'Switch In/Out','Z0'),(1448,245,6,'Inhibit (active high)','INH'),(1449,245,7,'Negative Supply Voltage','V__EE'),(1450,245,8,'Ground','V__SS'),(1451,245,9,'Control Input','C'),(1452,245,10,'Control Input','B'),(1453,245,11,'Control Input','A'),(1454,245,12,'Switch In/Out','X0'),(1455,245,13,'Switch In/Out','X1'),(1456,245,14,'Common Out/In','X'),(1457,245,15,'Common Out/In','Y'),(1458,245,16,'DC Supply Voltage','V__DD'),(1459,86,1,'data input','1A'),(1460,86,2,'data input','1B'),(1461,86,3,'data output','1Y'),(1462,86,4,'data output','2Y'),(1463,86,5,'data input','2A'),(1464,86,6,'data input','2B'),(1465,86,7,'ground','GND'),(1466,86,8,'data input','3A'),(1467,86,9,'data input','3B'),(1468,86,10,'data output','3Y'),(1469,86,11,'data output','4Y'),(1470,86,12,'data input','4A'),(1471,86,13,'data input','4B'),(1472,86,14,'supply voltage','Vcc'),(1473,87,1,'analog input 3','IN3'),(1474,87,2,'analog input 4','IN4'),(1475,87,3,'analog input 5','IN5'),(1476,87,4,'analog input 6','IN6'),(1477,87,5,'analog input 7','IN7'),(1478,87,6,'start conversion (active high)','START'),(1479,87,7,'end of conversion (active high)','EOC'),(1480,87,8,'data bus','D3'),(1481,87,9,'data output enable','OUTPUT ENABLE'),(1482,87,10,'clock input','CLOCK'),(1483,87,11,'supply voltage','V__CC'),(1484,87,12,'positive voltage reference','V__REF(+)'),(1485,87,13,'ground','GND'),(1486,87,14,'data bus','D1'),(1487,87,15,'data bus','D2'),(1488,87,16,'negative voltage reference','V__REF(-)'),(1489,87,17,'data bus (LSB)','D0'),(1490,87,18,'data bus','D4'),(1491,87,19,'data bus','D5'),(1492,87,20,'data bus','D6'),(1493,87,21,'data bus (MSB)','D7'),(1494,87,22,'address latch enable (positive-edge trigger)','ALE'),(1495,87,23,'channel select (MSB)','A2'),(1496,87,24,'channel select','A1'),(1497,87,25,'channel select (LSB)','A0'),(1498,87,26,'analog channel 0','IN0'),(1499,87,27,'analog channel 1','IN1'),(1500,87,28,'analog channel 2','IN2'),(1501,88,1,'output enable (active low)','~OE~__1'),(1502,88,2,'data input','1A'),(1503,88,3,'bus output','1Y'),(1504,88,4,'data input','2A'),(1505,88,5,'bus output','2Y'),(1506,88,6,'data input','3A'),(1507,88,7,'bus output','3Y'),(1508,88,8,'ground','GND'),(1509,88,9,'bus output','4Y'),(1510,88,10,'data input','4A'),(1511,88,11,'bus output','5Y'),(1512,88,12,'data input','5A'),(1513,88,13,'bus output','6Y'),(1514,88,14,'data input','6A'),(1515,88,15,'output enable (active low)','~OE~__2'),(1516,88,16,'supply voltage','Vcc'),(1517,89,1,'clock input, divide-by-2 section (high-to-low, edge-triggered)','1~CP~__0'),(1518,89,2,'asynchronous master reset (active high)','1MR'),(1519,89,3,'flip-flop output','1Q__0'),(1520,89,4,'clock input, divide-by-5 section (high-to-low, edge-triggered)','1~CP~__1'),(1521,89,5,'flip-flop output','1Q__1'),(1522,89,6,'flip-flop output','1Q__2'),(1523,89,7,'flip-flop output','1Q__3'),(1524,89,8,'ground','GND'),(1525,89,9,'flip-flop output','2Q__3'),(1526,89,10,'flip-flop output','2Q__2'),(1527,89,11,'flip-flop output','2Q__1'),(1528,89,12,'clock input, divide-by-5 section (high-to-low, edge-triggered)','2~CP~__1'),(1529,89,13,'flip-flop output','2Q__0'),(1530,89,14,'asynchronous master reset (active high)','2MR'),(1531,89,15,'clock input, divide-by-2 section (high-to-low, edge-triggered)','2~CP~__0'),(1532,89,16,'supply voltage','Vcc'),(1533,90,1,'port B','(XCK0/T0) PB0'),(1534,90,2,'port B','(T1) PB1'),(1535,90,3,'external interrupt 2; port B','(INT2/AIN0) PB2'),(1536,90,4,'port B','(OC0/AIN1) PB3'),(1537,90,5,'SPI slave select; port B','(~SS~) PB4'),(1538,90,6,'SPI master output/slave input; port B','(MOSI) PB5'),(1539,90,7,'SPI master input/slave output; port B','(MISO) PB6'),(1540,90,8,'SPI master clock; port B','(SCK) PB7'),(1541,90,9,'reset (active low)','~RESET'),(1542,90,10,'supply voltage','Vcc'),(1543,90,11,'ground','GND'),(1544,90,12,'clock oscillator pin 2','XTAL2'),(1545,90,13,'clock oscillator pin 1','XTAL1'),(1546,90,14,'UART receive; port D','(RXD) PD0'),(1547,90,15,'UART transmit; port D','(TXD) PD1'),(1548,90,16,'external interrupt 0; port D','(INT0) PD2'),(1549,90,17,'external interrupt 1; port D','(INT1) PD3'),(1550,90,18,'port D','(OC1B) PD4'),(1551,90,19,'port D','(OC1A) PD5'),(1552,90,20,'port D','(ICP1) PD6'),(1553,90,21,'port D','PD7 (OC2)'),(1554,90,22,'2-wire clock line; port C','PC0 (SCL)'),(1555,90,23,'2-wire data line; port C','PC1 (SDA)'),(1556,90,24,'JTAG test clock; port C','PC2 (TCK)'),(1557,90,25,'JTAG test mode select; port C','PC3 (TMS)'),(1558,90,26,'JTAG test data output; port C','PC4 (TDO)'),(1559,90,27,'JTAG test data input; port C','PC5 (TDI)'),(1560,90,28,'timer oscillator pin 1; port C','PC6 (TOSC1)'),(1561,90,29,'timer oscillator pin 2; port C','PC7 (TOSC2)'),(1562,90,30,'A/D converter supply voltage','AVcc'),(1563,90,31,'ground','GND'),(1564,90,32,'analog reference for A/D converter','AREF'),(1565,90,33,'port A','PA7 (ADC7)'),(1566,90,34,'port A','PA6 (ADC6)'),(1567,90,35,'port A','PA5 (ADC5)'),(1568,90,36,'port A','PA4 (ADC4)'),(1569,90,37,'port A','PA3 (ADC3)'),(1570,90,38,'port A','PA2 (ADC2)'),(1571,90,39,'port A','PA1 (ADC1)'),(1572,90,40,'port A','PA0 (ADC0)'),(1573,91,1,'clock input (high-to-low edge-triggered)','~CP'),(1574,91,2,'master reset','MR'),(1575,91,3,'buffered parallel output','Q6'),(1576,91,4,'buffered parallel output','Q5'),(1577,91,5,'buffered parallel output','Q4'),(1578,91,6,'buffered parallel output','Q3'),(1579,91,7,'ground','GND'),(1580,91,8,'no connection','NC'),(1581,91,9,'buffered parallel output','Q2'),(1582,91,10,'no connection','NC'),(1583,91,11,'buffered parallel output','Q1'),(1584,91,12,'buffered parallel output','Q0'),(1585,91,13,'no connection','NC'),(1586,91,14,'supply voltage','Vcc'),(1587,92,1,'common data select input','S'),(1588,92,2,'data input from source 0','1I__0'),(1589,92,3,'data input from source 1','1I__1'),(1590,92,4,'multiplexer output','1~Y'),(1591,92,5,'data input from source 0','2I__0'),(1592,92,6,'data input from source 1','2I__1'),(1593,92,7,'multiplexer output','2~Y'),(1594,92,8,'ground','GND'),(1595,92,9,'multiplexer output','3~Y'),(1596,92,10,'data input from source 1','3I__1'),(1597,92,11,'data input from source 0','3I__0'),(1598,92,12,'multiplexer output','4~Y'),(1599,92,13,'data input from source 1','4I__1'),(1600,92,14,'data input from source 0','4I__0'),(1601,92,15,'enable input (active low; outputs in high-impedance off state when high)','~OE'),(1602,92,16,'supply voltage','Vcc'),(1603,93,1,'clock input (high-to-low, edge-triggered)','1~CP'),(1604,93,2,'asynchronous master reset (active high)','1MR'),(1605,93,3,'flip-flop output','1Q0'),(1606,93,4,'flip-flop output','1Q1'),(1607,93,5,'flip-flop output','1Q2'),(1608,93,6,'flip-flop output','1Q3'),(1609,93,7,'ground','GND'),(1610,93,8,'flip-flop output','2Q3'),(1611,93,9,'flip-flop output','2Q2'),(1612,93,10,'flip-flop output','2Q1'),(1613,93,11,'flip-flop output','2Q0'),(1614,93,12,'asynchronous master reset (active high)','2MR'),(1615,93,13,'clock input (high-to-low, edge-triggered)','2~CP'),(1616,93,14,'supply voltage','Vcc'),(1617,94,1,'output enable (active low)','~OE'),(1618,94,2,'data input','D__0'),(1619,94,3,'data input','D__1'),(1620,94,4,'data input','D__2'),(1621,94,5,'data input','D__3'),(1622,94,6,'data input','D__4'),(1623,94,7,'data input','D__5'),(1624,94,8,'data input','D__6'),(1625,94,9,'data input','D__7'),(1626,94,10,'ground','GND'),(1627,94,11,'clock input (low-to-high, edge-triggered)','CP'),(1628,94,12,'flip-flop output','Q__7'),(1629,94,13,'flip-flop output','Q__6'),(1630,94,14,'flip-flop output','Q__5'),(1631,94,15,'flip-flop output','Q__4'),(1632,94,16,'flip-flop output','Q__3'),(1633,94,17,'flip-flop output','Q__2'),(1634,94,18,'flip-flop output','Q__1'),(1635,94,19,'flip-flop output','Q__0'),(1636,94,20,'supply voltage','Vcc'),(1637,95,1,'external capacitor connection (connect to capacitor and ground)','1CEXT'),(1638,95,2,'external capacitor/resistor connection','1REXT/CEXT'),(1639,95,3,'clear direct input (active low)','1~CD'),(1640,95,4,'input (low-to-high triggered)','1B'),(1641,95,5,'input (high-to-low triggered)','1~A'),(1642,95,6,'output','1Q'),(1643,95,7,'complementary output','1~Q'),(1644,95,8,'ground','GND'),(1645,95,9,'complementary output','2~Q'),(1646,95,10,'output','2Q'),(1647,95,11,'input (high-to-low triggered)','2~A'),(1648,95,12,'input (low-to-high triggered)','2B'),(1649,95,13,'clear direct input (active low)','2~CD'),(1650,95,14,'external capacitor/resistor connection','2REXT/CEXT'),(1651,95,15,'external capacitor connection (connect to capacitor and ground)','2CEXT'),(1652,95,16,'supply voltage','Vcc'),(1653,96,1,'multiplexer input','I__3'),(1654,96,2,'multiplexer input','I__2'),(1655,96,3,'multiplexer input','I__1'),(1656,96,4,'multiplexer input','I__0'),(1657,96,5,'multiplexer output','Y'),(1658,96,6,'complementary multiplexer output','~Y'),(1659,96,7,'enable input (active low; outputs in high-impedance off state when high)','~OE'),(1660,96,8,'ground','GND'),(1661,96,9,'select input','S__2'),(1662,96,10,'select input','S__1'),(1663,96,11,'select input','S__0'),(1664,96,12,'multiplexer input','I__7'),(1665,96,13,'multiplexer input','I__6'),(1666,96,14,'multiplexer input','I__5'),(1667,96,15,'multiplexer input','I__4'),(1668,96,16,'supply voltage','Vcc'),(1669,97,1,'data input 0','A0'),(1670,97,2,'data input 1','A1'),(1671,97,3,'data input 2','A2'),(1672,97,4,'latch enable input (active low)','~LE'),(1673,97,5,'data enable input 1 (active low)','~E~1'),(1674,97,6,'data enable input 2 (active high)','E2'),(1675,97,7,'output 7','Y7'),(1676,97,8,'ground','GND'),(1677,97,9,'output 6','Y6'),(1678,97,10,'output 5','Y5'),(1679,97,11,'output 4','Y4'),(1680,97,12,'output 3','Y3'),(1681,97,13,'output 2','Y2'),(1682,97,14,'output 1','Y1'),(1683,97,15,'output 0','Y0'),(1684,97,16,'supply voltage','Vcc'),(1685,98,1,'output enable input (active low)','~OE~__1'),(1686,98,2,'output enable input (active low)','~OE~__2'),(1687,98,3,'3-state flip-flop output','Q__0'),(1688,98,4,'3-state flip-flop output','Q__1'),(1689,98,5,'3-state flip-flop output','Q__2'),(1690,98,6,'3-state flip-flop output','Q__3'),(1691,98,7,'clock input (low-to-high, edge-triggered)','CP'),(1692,98,8,'ground','GND'),(1693,98,9,'data enable input (active low)','~E~__1'),(1694,98,10,'data enable input (active low)','~E~__2'),(1695,98,11,'data input','D__3'),(1696,98,12,'data input','D__2'),(1697,98,13,'data input','D__1'),(1698,98,14,'data input','D__0'),(1699,98,15,'asynchronous master reset (active high)','MR'),(1700,98,16,'supply voltage','Vcc'),(1701,99,1,'output enable (active low)','~OE'),(1702,99,2,'latch output','Q0'),(1703,99,3,'data input','D0'),(1704,99,4,'data input','D1'),(1705,99,5,'latch output','Q1'),(1706,99,6,'latch output','Q2'),(1707,99,7,'data input','D2'),(1708,99,8,'data input','D3'),(1709,99,9,'latch output','Q3'),(1710,99,10,'ground','GND'),(1711,99,11,'latch enable (active high)','LE'),(1712,99,12,'latch output','Q4'),(1713,99,13,'data input','D4'),(1714,99,14,'data input','D5'),(1715,99,15,'latch output','Q5'),(1716,99,16,'latch output','Q6'),(1717,99,17,'data input','D6'),(1718,99,18,'data input','D7'),(1719,99,19,'latch output','Q7'),(1720,99,20,'supply voltage','Vcc'),(1721,100,1,'enable input 1 (active low)','1~OE'),(1722,100,2,'common data select input','S__1'),(1723,100,3,'data input from source 1','1I__3'),(1724,100,4,'data input from source 1','1I__2'),(1725,100,5,'data input from source 1','1I__1'),(1726,100,6,'data input from source 1','1I__0'),(1727,100,7,'multiplexer output from source 1','1Y'),(1728,100,8,'ground','GND'),(1729,100,9,'multiplexer output from source 2','2Y'),(1730,100,10,'data input from source 2','2I__0'),(1731,100,11,'data input from source 2','2I__1'),(1732,100,12,'data input from source 2','2I__2'),(1733,100,13,'data input from source 2','2I__3'),(1734,100,14,'common data select input','S__0'),(1735,100,15,'enable input 2 (active low)','2~OE'),(1736,100,16,'supply voltage','Vcc'),(1737,101,1,'parallel data input','D__1'),(1738,101,2,'parallel data input','D__2'),(1739,101,3,'parallel data input','D__3'),(1740,101,4,'parallel data input','D__4'),(1741,101,5,'parallel data input','D__5'),(1742,101,6,'parallel data input','D__6'),(1743,101,7,'parallel data input','D__7'),(1744,101,8,'ground','GND'),(1745,101,9,'serial data output','Q'),(1746,101,10,'asynchronous master reset (active low)','~MR'),(1747,101,11,'shift clock input (low-to-high, edge-triggered)','SH__CP'),(1748,101,12,'storage clock input (low-to-high, edge-triggered)','ST__CP'),(1749,101,13,'parallel load input (active low)','~PL'),(1750,101,14,'serial data input','D__S'),(1751,101,15,'parallel data input','D__0'),(1752,101,16,'supply voltage','Vcc'),(1753,102,1,'parallel load (active high)','PL'),(1754,102,2,'count output','Q3'),(1755,102,3,'parallel input','D3'),(1756,102,4,'parallel input','D0'),(1757,102,5,'count enable (active low)','~CE'),(1758,102,6,'count output','Q0'),(1759,102,7,'terminal count output (active low)','~TC'),(1760,102,8,'ground','GND'),(1761,102,9,'master reset (active high)','MR'),(1762,102,10,'up/down count control','UP/~DN'),(1763,102,11,'count output','Q1'),(1764,102,12,'parallel input','D1'),(1765,102,13,'parallel input','D2'),(1766,102,14,'count output','Q2'),(1767,102,15,'clock input (low-to-high edge-triggered)','CP'),(1768,102,16,'supply voltage','Vcc'),(1769,103,1,'data input','2A'),(1770,103,2,'data input','2B'),(1771,103,3,'data input','1A'),(1772,103,4,'data input','1B'),(1773,103,5,'data input','1C'),(1774,103,6,'data output','1Y'),(1775,103,7,'ground','GND'),(1776,103,8,'data input','2C'),(1777,103,9,'data output','2Y'),(1778,103,10,'data output','3Y'),(1779,103,11,'data input','3A'),(1780,103,12,'data input','3B'),(1781,103,13,'data input','3C'),(1782,103,14,'supply voltage','Vcc'),(1783,104,1,'switch 1 input','IN 1'),(1784,104,2,'switch 1 output','OUT 1'),(1785,104,3,'switch 2 output','OUT 2'),(1786,104,4,'switch 2 input','IN 2'),(1787,104,5,'switch 2 control','CONTROL 2'),(1788,104,6,'switch 3 control','CONTROL 3'),(1789,104,7,'ground/negative supply voltage','V__SS'),(1790,104,8,'switch 3 input','IN 3'),(1791,104,9,'switch 3 output','OUT 3'),(1792,104,10,'switch 4 output','OUT 4'),(1793,104,11,'switch 4 input','IN 4'),(1794,104,12,'switch 4 control','CONTROL 4'),(1795,104,13,'switch 1 control','CONTROL 1'),(1796,104,14,'positive supply voltage','V__DD'),(1797,105,1,'output','Q11'),(1798,105,2,'output','Q5'),(1799,105,3,'output','Q4'),(1800,105,4,'output','Q6'),(1801,105,5,'output','Q3'),(1802,105,6,'output','Q2'),(1803,105,7,'output','Q1'),(1804,105,8,'ground','GND'),(1805,105,9,'output','Q0'),(1806,105,10,'clock input (high-to-low edge-triggered)','~CP'),(1807,105,11,'master reset (active high)','MR'),(1808,105,12,'output','Q8'),(1809,105,13,'output','Q7'),(1810,105,14,'output','Q9'),(1811,105,15,'output','Q10'),(1812,105,16,'supply voltage','Vcc'),(1813,106,1,'word B input','B__2'),(1814,106,2,'word A input','A__2'),(1815,106,3,'A = B output','Q__A=B'),(1816,106,4,'A &gt; B expansion input','I__A&gt;B'),(1817,106,5,'A &lt; B expansion input','I__A&lt;B'),(1818,106,6,'A = B expansion input','I__A=B'),(1819,106,7,'word A input','A__1'),(1820,106,8,'ground','GND'),(1821,106,9,'word B input','B__1'),(1822,106,10,'word A input','A__0'),(1823,106,11,'word B input','B__0'),(1824,106,12,'A &lt; B output','Q__A&lt;B'),(1825,106,13,'A &gt; B output','Q__A&gt;B'),(1826,106,14,'word B input','B__3'),(1827,106,15,'word A input','A__3'),(1828,106,16,'supply voltage','Vcc'),(1829,107,1,'parallel load','PL'),(1830,107,2,'buffered parallel output','Q3'),(1831,107,3,'parallel data input','P3'),(1832,107,4,'parallel data input','P0'),(1833,107,5,'count enable (active low)','~CE'),(1834,107,6,'buffered parallel output','Q0'),(1835,107,7,'terminal count output (active low)','~TC'),(1836,107,8,'ground','GND'),(1837,107,9,'binary/decade control input','BIN/~DEC'),(1838,107,10,'up/down control input','UP/~DN'),(1839,107,11,'buffered parallel output','Q1'),(1840,107,12,'parallel data input','P1'),(1841,107,13,'parallel data input','P2'),(1842,107,14,'buffered parallel output','Q2'),(1843,107,15,'clock input (low-to-high edge-triggered)','CP'),(1844,107,16,'supply voltage','Vcc'),(1845,108,1,'external capacitor connection (connect to capacitor and ground)','1CEXT'),(1846,108,2,'external capacitor/resistor connection','1REXT/CEXT'),(1847,108,3,'clear direct input (active low)','1~CD'),(1848,108,4,'input (low-to-high triggered)','1B'),(1849,108,5,'input (high-to-low triggered)','1~A'),(1850,108,6,'output','1Q'),(1851,108,7,'complementary output','1~Q'),(1852,108,8,'ground','GND'),(1853,108,9,'complementary output','2~Q'),(1854,108,10,'output','2Q'),(1855,108,11,'input (high-to-low triggered)','2~A'),(1856,108,12,'input (low-to-high triggered)','2B'),(1857,108,13,'clear direct input (active low)','2~CD'),(1858,108,14,'external capacitor/resistor connection','2REXT/CEXT'),(1859,108,15,'external capacitor connection (connect to capacitor and ground)','2CEXT'),(1860,108,16,'supply voltage','Vcc'),(1861,109,1,'output 1','1OUT'),(1862,109,2,'inverting input 1','1IN-'),(1863,109,3,'non-inverting input 1','1IN+'),(1864,109,4,'ground','GND'),(1865,109,5,'non-inverting input 2','2IN+'),(1866,109,6,'inverting input 1','2IN-'),(1867,109,7,'output 2','2OUT'),(1868,109,8,'supply voltage','Vcc'),(1869,110,1,'Positive supply for logic and I/O pins','VCC'),(1870,110,2,'Digital I/O, Oscillator crystal input or external clock input, External clock source input.','RA5/OSC1/CLKIN'),(1871,110,3,'Digital I/O, ADC channel 3, Oscillator crystal output., In RC mode, OSC2 pin outputs CLKOUT','RA4/AN3/OSC2/CLKOUT'),(1872,110,4,'Digital input, Active-low Master Clear with internal pull-up, High voltage programming input','RA3/~MCLR~/VPP'),(1873,110,5,'Digital I/O, Capture 1 input/Compare 1 output/PWM 1 output, Enhanced CCP1 PWM output, Timer0 external clock input','RC5/CCP1/P1A/T0CKI'),(1874,110,6,'Digital I/O, Enhanced CCP1 PWM output, Comparator C1 and C2 output, SR Latch output','RC4/P1B/C12OUT/SRQ'),(1875,110,7,'Digital I/O, ADC channel 7, Enhanced CCP1 PWM output, Comparator C1 and C2 inverting input, Low-Voltage ICSP Programming enable pin','RC3/AN7/P1C/C12IN3-/PGM'),(1876,110,8,'Digital I/O, ADC channel 8, SPI slave select input, Timer0 and Timer3 external clock input, Timer1 oscillator input','RC6/AN8/~SS~/T13CKI/T1OSCI'),(1877,110,9,'Digital I/O, ADC channel 9, SPI data out, Timer1 oscillator output','RC7/AN9/SDO/T1OSCO'),(1878,110,10,'Digital I/O, EUSART asynchronous transmit, EUSART synchronous clock (see related RX/DT)','RB7/TX/CK'),(1879,110,11,'Digital I/O, Synchronous serial clock input/output for SPI mode, Synchronous serial clock input/output for I2C mode','RB6/SCK/SCI'),(1880,110,12,'Digital I/O, ADC channel 11, EUSART asynchronous receive, EUSART synchronous data (see related RX/TX)','RB5/AN11/RX/DT'),(1881,110,13,'Digital I/O, ADC channel 10, SPI data in, I2C data I/O','RB4/AN10/SDI/SDA'),(1882,110,14,'Digital I/O, ADC channel 6, Enhanced CCP1 PWM output, Comparator C1 and C2 inverting input, Comparator reference voltage output, External, interrupt 0','RC2/AN6/P1D/C12IN2-/CVREF/INT2'),(1883,110,15,'Digital I/O, ADC channel 5, Comparator C1 and C2 non-inverting input, External interrupt 0, Comparator reference voltage (low) input','RC1/AN5/C12IN-/INT1/VREF-'),(1884,110,16,'Digital I/O, ADC channel 4, Comparator C1 and C2 non-inverting input, External interrupt 0, Comparator reference voltage (high) input','RC0/AN4/C12IN+/INT0/VREF+'),(1885,110,17,'Positive supply for USB transceiver','VUSB'),(1886,110,18,'Digital input, USB differential minus line (input/output), ICSP programming clock pin','RA1/D-/PGC'),(1887,110,19,'Digital input, USB differential plus line (input/output), ICSP programming data pin','RA0/D+/PGD'),(1888,110,20,'Ground reference for logic and I/O pins','GND'),(1889,111,1,'independent input/output','Y4'),(1890,111,2,'independent input/output','Y6'),(1891,111,3,'common input/output','Z'),(1892,111,4,'independent input/output','Y7'),(1893,111,5,'independent input/output','Y5'),(1894,111,6,'enable input (active low)','~E'),(1895,111,7,'switch negative supply voltage','V__EE'),(1896,111,8,'ground','GND'),(1897,111,9,'address input','A2'),(1898,111,10,'address input','A1'),(1899,111,11,'address input','A0'),(1900,111,12,'independent input/output','Y3'),(1901,111,13,'independent input/output','Y0'),(1902,111,14,'independent input/output','Y1'),(1903,111,15,'independent input/output','Y2'),(1904,111,16,'supply voltage','V__CC'),(1905,112,1,'port B','(PCINT8/XCK0/T0) PB0'),(1906,112,2,'clock output; port B','(PCINT9/CLKO/T1) PB1'),(1907,112,3,'external interrupt 2; port B','(PCINT10/INT2/AIN0) PB2'),(1908,112,4,'port B','(PCINT11/OC0A/AIN1) PB3'),(1909,112,5,'SPI slave select; port B','(PCINT12/OC0B/~SS~) PB4'),(1910,112,6,'SPI master output/slave input; port B','(PCINT13/ICP3*/MOSI) PB5'),(1911,112,7,'SPI master input/slave output; port B','(PCINT14/OC3A*/MISO) PB6'),(1912,112,8,'SPI master clock; port B','(PCINT15/OC3B*/SCK) PB7'),(1913,112,9,'reset (active low)','~RESET'),(1914,112,10,'supply voltage','Vcc'),(1915,112,11,'ground','GND'),(1916,112,12,'clock oscillator pin 2','XTAL2'),(1917,112,13,'clock oscillator pin 1','XTAL1'),(1918,112,14,'port D','(PCINT24/RXD0) PD0'),(1919,112,15,'port D','(PCINT25/TXD0) PD1'),(1920,112,16,'external interrupt 0; port D','(PCINT26/RXD1/INT0) PD2'),(1921,112,17,'external interrupt 1; port D','(PCINT27/TXD1/INT1) PD3'),(1922,112,18,'port D','(PCINT28/XCK1/OC1B) PD4'),(1923,112,19,'port D','(PCINT29/OC1A) PD5'),(1924,112,20,'port D','(PCINT30/OC2B/ICP) PD6'),(1925,112,21,'port D','PD7 (OC2A/PCINT31)'),(1926,112,22,'2-wire clock line; port C','PC0 (SCL/PCINT16)'),(1927,112,23,'2-wire data line; port C','PC1 (SDA/PCINT17)'),(1928,112,24,'JTAG test clock; port C','PC2 (TCK/PCINT18)'),(1929,112,25,'JTAG test mode select; port C','PC3 (TMS/PCINT19)'),(1930,112,26,'JTAG test data output; port C','PC4 (TDO/PCINT20)'),(1931,112,27,'JTAG test data input; port C','PC5 (TDI/PCINT21)'),(1932,112,28,'timer oscillator pin 1; port C','PC6 (TOSC1/PCINT22)'),(1933,112,29,'timer oscillator pin 2; port C','PC7 (TOSC2/PCINT23)'),(1934,112,30,'A/D converter supply voltage','AVcc'),(1935,112,31,'ground','GND'),(1936,112,32,'analog reference for A/D converter','AREF'),(1937,112,33,'port A','PA7 (ADC7/PCINT7)'),(1938,112,34,'port A','PA6 (ADC6/PCINT6)'),(1939,112,35,'port A','PA5 (ADC5/PCINT5)'),(1940,112,36,'port A','PA4 (ADC4/PCINT4)'),(1941,112,37,'port A','PA3 (ADC3/PCINT3)'),(1942,112,38,'port A','PA2 (ADC2/PCINT2)'),(1943,112,39,'port A','PA1 (ADC1/PCINT1)'),(1944,112,40,'port A','PA0 (ADC0/PCINT0)'),(1945,113,1,'clock input (high-to-low, edge-triggered)','1~CP'),(1946,113,2,'synchronous input','1K'),(1947,113,3,'synchronous input','1J'),(1948,113,4,'asynchronous set; direct input (active low)','1~S~__D'),(1949,113,5,'true output','1Q'),(1950,113,6,'complement output','1~Q'),(1951,113,7,'complement output','2~Q'),(1952,113,8,'ground','GND'),(1953,113,9,'true output','2Q'),(1954,113,10,'asynchronous set; direct input (active low)','2~S~__D'),(1955,113,11,'synchronous input','2J'),(1956,113,12,'synchronous input','2K'),(1957,113,13,'clock input (high-to-low, edge-triggered)','2~CP'),(1958,113,14,'asynchronous reset; direct input (active low)','2~R~__D'),(1959,113,15,'asynchronous reset; direct input (active low)','1~R~__D'),(1960,113,16,'supply voltage','Vcc'),(1961,114,1,'.','~MCLR~/V__PP/RE3'),(1962,114,2,'.','RA0/AN0'),(1963,114,3,'.','RA1/AN1'),(1964,114,4,'.','RA2/AN2/V__REF-/CV__REF'),(1965,114,5,'.','RA3/AN3/V__REF+'),(1966,114,6,'.','RA4/T0CKI/C1OUT/RCV'),(1967,114,7,'.','RA5/AN4/~SS~/HLVDIN/C2OUT'),(1968,114,8,'.','RE0/AN5/CK1SPP'),(1969,114,9,'.','RE1/AN6/CK2SPP'),(1970,114,10,'.','RE2/AN7/OESPP'),(1971,114,11,'Positive supply for logic and I/O pins.','V__DD'),(1972,114,12,'Ground reference for logic and I/O pins.','V__SS'),(1973,114,13,'.','OSC1/CLKI'),(1974,114,14,'.','OSC2/CLKO/RA6'),(1975,114,15,'.','RC0/T1OSO/T13CKI'),(1976,114,16,'.','RC1/T1OSI/CPP2/~UOE~'),(1977,114,17,'.','RC2/CCP1/P1A'),(1978,114,18,'Internal USB 3.3V voltage regulator.','V__USB'),(1979,114,19,'.','RD0/SPP0'),(1980,114,20,'.','RD1/SPP1'),(1981,114,21,'.','RD2/SPP2'),(1982,114,22,'.','RD3/SPP3'),(1983,114,23,'.','RC4/D__-/VM'),(1984,114,24,'.','RC5/D__+/VP'),(1985,114,25,'.','RC6/TX/CK'),(1986,114,26,'.','RC7/RX/DT/SDO'),(1987,114,27,'.','RD4/SPP4'),(1988,114,28,'.','RD5/SPP5/P1B'),(1989,114,29,'.','RD6/SPP6/P1C'),(1990,114,30,'.','RD7/SPP7/P1D'),(1991,114,31,'Ground reference for logic and I/O pins.','V__SS'),(1992,114,32,'Positive supply for logic and I/O pins.','V__DD'),(1993,114,33,'.','RB0/AN12/INT0/FLT0/SDI/SDA'),(1994,114,34,'.','RB1/AN10/INT1/SCK/SCL'),(1995,114,35,'.','RB2/AN8/INT2/VMO'),(1996,114,36,'.','RB3/AN9/CCP2/VPO'),(1997,114,37,'.','RB4/AN11/KBI0/CSSPP'),(1998,114,38,'.','RB5/KBI1/PGM'),(1999,114,39,'.','RB6/KBI2/PGC'),(2000,114,40,'.','RB6/KBI3/PGD'),(2001,115,1,'count output','Q3'),(2002,115,2,'parallel input','P3'),(2003,115,3,'parallel load (active high)','PL'),(2004,115,4,'clock input (high-to-low triggered)','~CP~1'),(2005,115,5,'parallel input','P0'),(2006,115,6,'clock input (low-to-high triggered)','CP0'),(2007,115,7,'count output','Q0'),(2008,115,8,'ground','GND'),(2009,115,9,'count output','Q1'),(2010,115,10,'asynchronous master reset (active high)','MR'),(2011,115,11,'parallel input','P1'),(2012,115,12,'terminal count output','TC'),(2013,115,13,'cascade feedback input','CF'),(2014,115,14,'parallel input','P2'),(2015,115,15,'count output','Q2'),(2016,115,16,'supply voltage','Vcc'),(2017,116,1,'ground','GND'),(2018,116,2,'port A','PA0'),(2019,116,3,'port A','PA1'),(2020,116,4,'port A','PA2'),(2021,116,5,'port A','PA3'),(2022,116,6,'port A','PA4'),(2023,116,7,'port A','PA5'),(2024,116,8,'port A','PA6'),(2025,116,9,'port A','PA7'),(2026,116,10,'port B','PB0'),(2027,116,11,'port B','PB1'),(2028,116,12,'port B','PB2'),(2029,116,13,'port B','PB3'),(2030,116,14,'port B','PB4'),(2031,116,15,'port B','PB5'),(2032,116,16,'port B (pulse counting input for timer 2)','PB6'),(2033,116,17,'port B (controllable by timer 1)','PB7'),(2034,116,18,'port B control (shift register clock)','CB1'),(2035,116,19,'port B control (shift register data)','CB2'),(2036,116,20,'supply voltage','Vcc'),(2037,116,21,'interrupt request output*','~IRQ'),(2038,116,22,'read/write select','R/~W'),(2039,116,23,'chip select (active low)','~CS2'),(2040,116,24,'chip select (active high)','CS1'),(2041,116,25,'phase-2 clock input','&empty;2'),(2042,116,26,'data bus','D7'),(2043,116,27,'data bus','D6'),(2044,116,28,'data bus','D5'),(2045,116,29,'data bus','D4'),(2046,116,30,'data bus','D3'),(2047,116,31,'data bus','D2'),(2048,116,32,'data bus','D1'),(2049,116,33,'data bus','D0'),(2050,116,34,'reset (active low)','~RES'),(2051,116,35,'register select (address bus)','RS3'),(2052,116,36,'register select (address bus)','RS2'),(2053,116,37,'register select (address bus)','RS1'),(2054,116,38,'register select (address bus)','RS0'),(2055,116,39,'port A control','CA2'),(2056,116,40,'port A control','CA1'),(2057,117,1,'output enable (active low)','~OE~__1'),(2058,117,2,'data input','1A'),(2059,117,3,'bus output','1Y'),(2060,117,4,'data input','2A'),(2061,117,5,'bus output','2Y'),(2062,117,6,'data input','3A'),(2063,117,7,'bus output','3Y'),(2064,117,8,'ground','GND'),(2065,117,9,'bus output','4Y'),(2066,117,10,'data input','4A'),(2067,117,11,'bus output','5Y'),(2068,117,12,'data input','5A'),(2069,117,13,'bus output','6Y'),(2070,117,14,'data input','6A'),(2071,117,15,'output enable (active low)','~OE~__2'),(2072,117,16,'supply voltage','Vcc'),(2073,118,1,'clock input (high-to-low edge-triggered)','1~CP'),(2074,118,2,'asynchronous reset (active low)','1~R'),(2075,118,3,'synchronous K input','1K'),(2076,118,4,'supply voltage','Vcc'),(2077,118,5,'clock input (high-to-low edge-triggered)','2~CP'),(2078,118,6,'asynchronous reset (active low)','2~R'),(2079,118,7,'synchronous J input','2J'),(2080,118,8,'complement output','2~Q'),(2081,118,9,'true output','2Q'),(2082,118,10,'synchronous K input','2K'),(2083,118,11,'ground','GND'),(2084,118,12,'true output','1Q'),(2085,118,13,'complement output','1~Q'),(2086,118,14,'synchronous J input','1J'),(2087,119,1,'output enable (active low)','~OE'),(2088,119,2,'data input','D__0'),(2089,119,3,'data input','D__1'),(2090,119,4,'data input','D__2'),(2091,119,5,'data input','D__3'),(2092,119,6,'data input','D__4'),(2093,119,7,'data input','D__5'),(2094,119,8,'data input','D__6'),(2095,119,9,'data input','D__7'),(2096,119,10,'data input','D__8'),(2097,119,11,'clear (active low)','~CLR'),(2098,119,12,'ground','GND'),(2099,119,13,'clock input (low to high transition)','CP'),(2100,119,14,'clock enable (active low)','~EN'),(2101,119,15,'data ouptut (three state)','O__8'),(2102,119,16,'data ouptut (three state)','O__7'),(2103,119,17,'data ouptut (three state)','O__6'),(2104,119,18,'data ouptut (three state)','O__5'),(2105,119,19,'data ouptut (three state)','O__4'),(2106,119,20,'data ouptut (three state)','O__3'),(2107,119,21,'data ouptut (three state)','O__2'),(2108,119,22,'data ouptut (three state)','O__1'),(2109,119,23,'data ouptut (three state)','O__0'),(2110,119,24,'supply voltage','Vcc'),(2111,120,1,'output','Q5'),(2112,120,2,'output','Q1'),(2113,120,3,'output','Q0'),(2114,120,4,'output','Q2'),(2115,120,5,'output','Q6'),(2116,120,6,'output','Q7'),(2117,120,7,'output','Q3'),(2118,120,8,'ground','GND'),(2119,120,9,'output','Q8'),(2120,120,10,'output','Q4'),(2121,120,11,'output','Q9'),(2122,120,12,'carry output','CARRY'),(2123,120,13,'clock enable (active low)','~CE'),(2124,120,14,'clock input (low-to-high, positive edge triggered)','CLOCK'),(2125,120,15,'reset (active high)','RESET'),(2126,120,16,'supply voltage','Vcc'),(2127,121,1,'data input','1A'),(2128,121,2,'data input','1B'),(2129,121,3,'data output','1Y'),(2130,121,4,'data input','2A'),(2131,121,5,'data input','2B'),(2132,121,6,'data output','2Y'),(2133,121,7,'ground','GND'),(2134,121,8,'data output','3Y'),(2135,121,9,'data input','3A'),(2136,121,10,'data input','3B'),(2137,121,11,'data output','4Y'),(2138,121,12,'data input','4A'),(2139,121,13,'data input','4B'),(2140,121,14,'supply voltage','Vcc'),(2141,122,1,'parallel data output','Q1'),(2142,122,2,'parallel data output','Q2'),(2143,122,3,'parallel data output','Q3'),(2144,122,4,'parallel data output','Q4'),(2145,122,5,'parallel data output','Q5'),(2146,122,6,'parallel data output','Q6'),(2147,122,7,'parallel data output','Q7'),(2148,122,8,'ground','GND'),(2149,122,9,'serial data output','Q7\''),(2150,122,10,'master reset (active low)','~MR'),(2151,122,11,'shift register clock input','SCK'),(2152,122,12,'storage register latch input','RCK'),(2153,122,13,'output enable (active low)','~OE'),(2154,122,14,'serial data input','DS'),(2155,122,15,'parallel data output','Q0'),(2156,122,16,'supply voltage','Vcc'),(2157,123,1,'output enable (active low)','1~OE'),(2158,123,2,'data input','1A'),(2159,123,3,'data output','1Y'),(2160,123,4,'output enable (active low)','2~OE'),(2161,123,5,'data input','2A'),(2162,123,6,'data output','2Y'),(2163,123,7,'ground','GND'),(2164,123,8,'data output','3Y'),(2165,123,9,'data input','3A'),(2166,123,10,'output enable (active low)','3~OE'),(2167,123,11,'data output','4Y'),(2168,123,12,'data input','4A'),(2169,123,13,'output enable (active low)','4~OE'),(2170,123,14,'supply voltage','Vcc'),(2171,124,1,'ground','GND'),(2172,124,2,'port A','PA0'),(2173,124,3,'port A','PA1'),(2174,124,4,'port A','PA2'),(2175,124,5,'port A','PA3'),(2176,124,6,'port A','PA4'),(2177,124,7,'port A','PA5'),(2178,124,8,'port A','PA6'),(2179,124,9,'port A','PA7'),(2180,124,10,'port B','PB0'),(2181,124,11,'port B','PB1'),(2182,124,12,'port B','PB2'),(2183,124,13,'port B','PB3'),(2184,124,14,'port B','PB4'),(2185,124,15,'port B','PB5'),(2186,124,16,'port B','PB6'),(2187,124,17,'port B','PB7'),(2188,124,18,'peripheral control (port B)','CB1'),(2189,124,19,'peripheral control (port B)','CB2'),(2190,124,20,'supply voltage','Vcc'),(2191,124,21,'read/write','R/~W'),(2192,124,22,'chip select (active high)','CS0'),(2193,124,23,'chip select (active low)','~CS2'),(2194,124,24,'chip select (active high)','CS1'),(2195,124,25,'clock','E'),(2196,124,26,'data bus','D7'),(2197,124,27,'data bus','D6'),(2198,124,28,'data bus','D5'),(2199,124,29,'data bus','D4'),(2200,124,30,'data bus','D3'),(2201,124,31,'data bus','D2'),(2202,124,32,'data bus','D1'),(2203,124,33,'data bus','D0'),(2204,124,34,'master reset (active low)','~RESET'),(2205,124,35,'register select (address bus)','RS1'),(2206,124,36,'register select (address bus)','RS0'),(2207,124,37,'interrupt output (active low)','~IRQB'),(2208,124,38,'interrupt output (active low)','~IRQA'),(2209,124,39,'peripheral control (port A)','CA2'),(2210,124,40,'peripheral control (port A)','CA1'),(2211,125,1,'offset','OFFSET N1'),(2212,125,2,'inverting input','IN-'),(2213,125,3,'non-inverting input','IN+'),(2214,125,4,'negative supply voltage','V__CC-'),(2215,125,5,'offset','OFFSET N2'),(2216,125,6,'output','OUT'),(2217,125,7,'positive supply voltage','V__CC+'),(2218,125,8,'no connection','NC'),(2219,126,1,'data input','1A'),(2220,126,2,'data input','1B'),(2221,126,3,'data output','1Y'),(2222,126,4,'data input','2A'),(2223,126,5,'data input','2B'),(2224,126,6,'data output','2Y'),(2225,126,7,'ground','GND'),(2226,126,8,'data output','3Y'),(2227,126,9,'data input','3A'),(2228,126,10,'data input','3B'),(2229,126,11,'data output','4Y'),(2230,126,12,'data input','4A'),(2231,126,13,'data input','4B'),(2232,126,14,'supply voltage','Vcc'),(2233,127,1,'switch collector','SW C'),(2234,127,2,'switch emitter','SW E'),(2235,127,3,'timing capacitor','CAP'),(2236,127,4,'ground','GND'),(2237,127,5,'comparator inverting input','COMP IN'),(2238,127,6,'supply voltage','Vcc'),(2239,127,7,'I__pk sense','I__pk SENSE'),(2240,127,8,'driver collector','DRIVER C'),(2241,128,1,'asynchronous master reset (active low)','~MR'),(2242,128,2,'clock input (low-to-high, edge-triggered)','CP'),(2243,128,3,'data input','D__0'),(2244,128,4,'data input','D__1'),(2245,128,5,'data input','D__2'),(2246,128,6,'data input','D__3'),(2247,128,7,'count enable input','CEP'),(2248,128,8,'ground','GND'),(2249,128,9,'parallel load enable input (active low)','~PE'),(2250,128,10,'count enable carry output','CET'),(2251,128,11,'counter output','Q__3'),(2252,128,12,'counter output','Q__2'),(2253,128,13,'counter output','Q__1'),(2254,128,14,'counter output','Q__0'),(2255,128,15,'terminal count output','TC'),(2256,128,16,'supply voltage','Vcc'),(2257,129,1,'inverter 1 output','~A'),(2258,129,2,'inverter 1 input','A'),(2259,129,3,'inverter 2 output','~B'),(2260,129,4,'inverter 2 input','B'),(2261,129,5,'NOR gate output','C NOR D'),(2262,129,6,'NOR gate input','C'),(2263,129,7,'NOR gate input','D'),(2264,129,8,'ground','GND'),(2265,129,9,'inverter 3 output','~E'),(2266,129,10,'inverter 3 input','E'),(2267,129,11,'inverter 4 output','~F'),(2268,129,12,'inverter 4 input','F'),(2269,129,13,'NAND gate output','G NAND H'),(2270,129,14,'NAND gate input','G'),(2271,129,15,'NAND gate input','H'),(2272,129,16,'supply voltage','Vcc'),(2273,130,1,'mode select input','S0'),(2274,130,2,'output enable (active low)','~OE~1'),(2275,130,3,'output enable (active low)','~OE~2'),(2276,130,4,'parallel data input/output','I/O6'),(2277,130,5,'parallel data input/output','I/O4'),(2278,130,6,'parallel data input/output','I/O2'),(2279,130,7,'parallel data input/output','I/O0'),(2280,130,8,'serial output (standard output)','Q0'),(2281,130,9,'asynchronous master reset (active low)','~MR'),(2282,130,10,'ground','GND'),(2283,130,11,'serial data shift-right input','DSR'),(2284,130,12,'clock input (low-to-high, edge-triggered)','CP'),(2285,130,13,'parallel data input/output','I/O1'),(2286,130,14,'parallel data input/output','I/O3'),(2287,130,15,'parallel data input/output','I/O5'),(2288,130,16,'parallel data input/output','I/O7'),(2289,130,17,'serial output (standard output)','Q7'),(2290,130,18,'serial data shift-left input','DSL'),(2291,130,19,'mode select input','S1'),(2292,130,20,'supply voltage','Vcc'),(2293,131,1,'Address input','A__15'),(2294,131,2,'Address input','A__12'),(2295,131,3,'Address input','A__7'),(2296,131,4,'Address input','A__6'),(2297,131,5,'Address input','A__5'),(2298,131,6,'Address input','A__4'),(2299,131,7,'Address input','A__3'),(2300,131,8,'Address input','A__2'),(2301,131,9,'Address input','A__1'),(2302,131,10,'Address input','A__0'),(2303,131,11,'Data input/output','O__0'),(2304,131,12,'Data input/output','O__1'),(2305,131,13,'Data input/output','O__2'),(2306,131,14,'Ground','V__SS'),(2307,131,15,'Data input/output','O__3'),(2308,131,16,'Data input/output','O__4'),(2309,131,17,'Data input/output','O__5'),(2310,131,18,'Data input/output','O__6'),(2311,131,19,'Data input/output','O__7'),(2312,131,20,'Chip enable (active low)','~CE'),(2313,131,21,'Address input','A__10'),(2314,131,22,'Output enable (active low)/Programming Voltage','~OE/V__PP'),(2315,131,23,'Address input','A__11'),(2316,131,24,'Address input','A__9'),(2317,131,25,'Address input','A__8'),(2318,131,26,'Address input','A__13'),(2319,131,27,'Address input','A__14'),(2320,131,28,'positive supply voltage','V__CC'),(2321,132,1,'complementary latch output 1','1~Q'),(2322,132,2,'data input 1','1D'),(2323,132,3,'data input 2','2D'),(2324,132,4,'latch enable input for latches 3 and 4','LE34'),(2325,132,5,'supply voltage','Vcc'),(2326,132,6,'data input 3','3D'),(2327,132,7,'data input 4','4D'),(2328,132,8,'complementary latch output 4','4~Q'),(2329,132,9,'latch output 4','4Q'),(2330,132,10,'latch output 3','3Q'),(2331,132,11,'complementary latch output 3','3~Q'),(2332,132,12,'ground','GND'),(2333,132,13,'latch enable input for latches 1 and 2','LE12'),(2334,132,14,'complementary latch output 2','2~Q'),(2335,132,15,'latch output 2','2Q'),(2336,132,16,'latch output 1','1Q'),(2337,133,1,'data input','1A'),(2338,133,2,'data output','1Y'),(2339,133,3,'data input','2A'),(2340,133,4,'data output','2Y'),(2341,133,5,'data input','3A'),(2342,133,6,'data output','3Y'),(2343,133,7,'ground','GND'),(2344,133,8,'data output','4Y'),(2345,133,9,'data input','4A'),(2346,133,10,'data output','5Y'),(2347,133,11,'data input','5A'),(2348,133,12,'data output','6Y'),(2349,133,13,'data input','6A'),(2350,133,14,'supply voltage','Vcc'),(2351,134,1,'output 1','1OUT'),(2352,134,2,'inverting input 1','1IN-'),(2353,134,3,'non-inverting input 1','1IN+'),(2354,134,4,'positive supply voltage','Vcc'),(2355,134,5,'non-inverting input 2','2IN+'),(2356,134,6,'inverting input 2','2IN-'),(2357,134,7,'output 2','2OUT'),(2358,134,8,'output 3','3OUT'),(2359,134,9,'inverting input 3','3IN-'),(2360,134,10,'non-inverting input 3','3IN+'),(2361,134,11,'negative supply voltage','Vss'),(2362,134,12,'non-inverting input 4','4IN+'),(2363,134,13,'inverting input 4','4IN-'),(2364,134,14,'output 4','4OUT'),(2365,135,1,'data input','1A'),(2366,135,2,'data input','1B'),(2367,135,3,'data output','1Y'),(2368,135,4,'data output','2Y'),(2369,135,5,'data input','2A'),(2370,135,6,'data input','2B'),(2371,135,7,'ground','GND'),(2372,135,8,'data input','3A'),(2373,135,9,'data input','3B'),(2374,135,10,'data output','3Y'),(2375,135,11,'data output','4Y'),(2376,135,12,'data input','4A'),(2377,135,13,'data input','4B'),(2378,135,14,'supply voltage','Vcc'),(2379,136,1,'data input','1A'),(2380,136,2,'data input','1B'),(2381,136,3,'data output','1Y'),(2382,136,4,'data input','2A'),(2383,136,5,'data input','2B'),(2384,136,6,'data output','2Y'),(2385,136,7,'ground','GND'),(2386,136,8,'data output','3Y'),(2387,136,9,'data input','3A'),(2388,136,10,'data input','3B'),(2389,136,11,'data output','4Y'),(2390,136,12,'data input','4A'),(2391,136,13,'data input','4B'),(2392,136,14,'supply voltage','Vcc'),(2393,137,1,'Address Line 11 Output','A11'),(2394,137,2,'Address Line 12 Output','A12'),(2395,137,3,'Address Line 13 Output','A13'),(2396,137,4,'Address Line 14 Output','A14'),(2397,137,5,'Address Line 15 Output','A15'),(2398,137,6,'Clock Input','CLK'),(2399,137,7,'Data Line 4','D4'),(2400,137,8,'Data Line 5','D5'),(2401,137,9,'Data Line 3','D3'),(2402,137,10,'Data Line 6','D6'),(2403,137,11,'Power +5V','Vcc'),(2404,137,12,'Data Line 2','D2'),(2405,137,13,'Data Line 7','D7'),(2406,137,14,'Data Line 0','D0'),(2407,137,15,'Data Line 1','D1'),(2408,137,16,'Maskable Interrupt Input (Active Low)','~INT~'),(2409,137,17,'Non-Maskable Interrupt Input (Active Low)','~NMI~'),(2410,137,18,'Halt State Output (Active Low)','~HALT~'),(2411,137,19,'Memory Request Output (Active Low)','~MREQ~'),(2412,137,20,'Input/Output Request Output (Active Low)','~IORQ~'),(2413,137,21,'Read Request Output (Active Low)','~RD~'),(2414,137,22,'Write Request Output (Active Low)','~WR~'),(2415,137,23,'Acknowledge Bus Request for DMA Output (Active Low)','~BUSACK~'),(2416,137,24,'Wait Request Input (Active Low)','~WAIT~'),(2417,137,25,'Bus Request Input (Active Low)','~BUSREQ~'),(2418,137,26,'Reset Input (Active Low)','~RESET~'),(2419,137,27,'Machine Cycle 1 Output (Active Low)','~M1~'),(2420,137,28,'Dynamic Memory Refresh Output (Active Low)','~RFSH~'),(2421,137,29,'Power Ground','GND'),(2422,137,30,'Address Line 1 Output','A0'),(2423,137,31,'Address Line 1 Output','A1'),(2424,137,32,'Address Line 2 Output','A2'),(2425,137,33,'Address Line 3 Output','A3'),(2426,137,34,'Address Line 4 Output','A4'),(2427,137,35,'Address Line 5 Output','A5'),(2428,137,36,'Address Line 6 Output','A6'),(2429,137,37,'Address Line 7 Output','A7'),(2430,137,38,'Address Line 8 Output','A8'),(2431,137,39,'Address Line 9 Output','A9'),(2432,137,40,'Address Line 10 Output','A10'),(2433,138,1,'clock input (low-to-high edge-triggered)','2CP'),(2434,138,2,'parallel output','2Q3'),(2435,138,3,'parallel output','1Q2'),(2436,138,4,'parallel output','1Q1'),(2437,138,5,'parallel output','1Q0'),(2438,138,6,'master reset','1MR'),(2439,138,7,'serial data input','1D'),(2440,138,8,'ground','GND'),(2441,138,9,'clock input (low-to-high edge-triggered)','1CP'),(2442,138,10,'parallel output','1Q3'),(2443,138,11,'parallel output','2Q2'),(2444,138,12,'parallel output','2Q1'),(2445,138,13,'parallel output','2Q0'),(2446,138,14,'master reset','2MR'),(2447,138,15,'serial data input','2D'),(2448,138,16,'supply voltage','Vcc'),(2449,139,1,'no connection','NC'),(2450,139,2,'data input','I__0'),(2451,139,3,'data input','I__1'),(2452,139,4,'data input','I__2'),(2453,139,5,'data input','I__3'),(2454,139,6,'no connection','NC'),(2455,139,7,'ground','GND'),(2456,139,8,'no connection','NC'),(2457,139,9,'data input','I__4'),(2458,139,10,'data input','I__5'),(2459,139,11,'data input','I__6'),(2460,139,12,'data input','I__7'),(2461,139,13,'data output','Y'),(2462,139,14,'supply voltage','Vcc'),(2463,140,1,'anode','A'),(2464,140,2,'cathode','K'),(2465,140,3,'no connection','NC'),(2466,140,4,'emitter','E'),(2467,140,5,'collector','C'),(2468,140,6,'base','B'),(2469,141,1,'clock input','CKB'),(2470,141,2,'reset to 0','R0(1)'),(2471,141,3,'reset to 0','R0(2)'),(2472,141,4,'no connection','NC'),(2473,141,5,'supply voltage','Vcc'),(2474,141,6,'reset to 9','R9(1)'),(2475,141,7,'reset to 9','R9(2)'),(2476,141,8,'counter output','Q__C'),(2477,141,9,'counter output','Q__B'),(2478,141,10,'ground','GND'),(2479,141,11,'counter output','Q__D'),(2480,141,12,'counter output','Q__A'),(2481,141,13,'no connection','NC'),(2482,141,14,'clock input','CKA'),(2483,142,1,'data output (active low)','~Y~0'),(2484,142,2,'data output (active low)','~Y~1'),(2485,142,3,'data output (active low)','~Y~2'),(2486,142,4,'data output (active low)','~Y~3'),(2487,142,5,'data output (active low)','~Y~4'),(2488,142,6,'data output (active low)','~Y~5'),(2489,142,7,'data output (active low)','~Y~6'),(2490,142,8,'data output (active low)','~Y~7'),(2491,142,9,'data output (active low)','~Y~8'),(2492,142,10,'data output (active low)','~Y~9'),(2493,142,11,'data output (active low)','~Y~10'),(2494,142,12,'ground','GND'),(2495,142,13,'data output (active low)','~Y~11'),(2496,142,14,'data output (active low)','~Y~12'),(2497,142,15,'data output (active low)','~Y~13'),(2498,142,16,'data output (active low)','~Y~14'),(2499,142,17,'data output (active low)','~Y~15'),(2500,142,18,'enable input (active low)','~E~0'),(2501,142,19,'enable input (active low)','~E~1'),(2502,142,20,'address input','A3'),(2503,142,21,'address input','A2'),(2504,142,22,'address input','A1'),(2505,142,23,'address input','A0'),(2506,142,24,'supply voltage','Vcc'),(2507,143,1,'length control input','L__2'),(2508,143,2,'length control input','L__1'),(2509,143,3,'asynchronous master reset','MR'),(2510,143,4,'clock input (low-to-high edge-triggered)','CP__0'),(2511,143,5,'clock input (high-to-low edge-triggered)','~CP~__1'),(2512,143,6,'data input','D__B'),(2513,143,7,'data input','D__A'),(2514,143,8,'ground','GND'),(2515,143,9,'select data input','A/~B'),(2516,143,10,'output','Q'),(2517,143,11,'complementary output','~Q'),(2518,143,12,'length input','L__32'),(2519,143,13,'length input','L__16'),(2520,143,14,'length input','L__8'),(2521,143,15,'length input','L__4'),(2522,143,16,'supply voltage','Vcc'),(2523,144,1,'negative-edge triggered input 1','1~A'),(2524,144,2,'positive-edge triggered input 1','1B'),(2525,144,3,'direct reset (active low) and positive-edge triggered input 1','1~R~D'),(2526,144,4,'active low output 1','1~Q'),(2527,144,5,'active high output 2','2Q'),(2528,144,6,'external capacitor connection 2','2CEXT'),(2529,144,7,'external resistor and capacitor connection 2','2REXT/CEXT'),(2530,144,8,'ground','GND'),(2531,144,9,'negative-edge triggered input 2','2~A'),(2532,144,10,'positive-edge triggered input 2','2B'),(2533,144,11,'direct reset (active low) and positive-edge triggered input 2','2~R~D'),(2534,144,12,'active low output 2','2~Q'),(2535,144,13,'active high output 1','1Q'),(2536,144,14,'external capacitor connection 1','1CEXT'),(2537,144,15,'external resistor and capacitor connection 1','1REXT/CEXT'),(2538,144,16,'supply voltage','Vcc'),(2539,145,1,'data input','1A'),(2540,145,2,'data input','1B'),(2541,145,3,'data output','1Y'),(2542,145,4,'data input','2A'),(2543,145,5,'data input','2B'),(2544,145,6,'data output','2Y'),(2545,145,7,'ground','GND'),(2546,145,8,'data output','3Y'),(2547,145,9,'data input','3A'),(2548,145,10,'data input','3B'),(2549,145,11,'data output','4Y'),(2550,145,12,'data input','4A'),(2551,145,13,'data input','4B'),(2552,145,14,'supply voltage','Vcc'),(2553,146,1,'external resistor connection (R__t)','R__TC'),(2554,146,2,'external capacitor connection (C__t)','C__TC'),(2555,146,3,'external resistor connection (R__S) or external clock input','RS'),(2556,146,4,'no connection','NC'),(2557,146,5,'auto reset input (active low)','~AR'),(2558,146,6,'master reset input (active high)','MR'),(2559,146,7,'ground','GND'),(2560,146,8,'output','O'),(2561,146,9,'phase input','PH'),(2562,146,10,'mode select (single cycle or continuous)','MODE'),(2563,146,11,'no connection','NC'),(2564,146,12,'divider input','A0'),(2565,146,13,'divider input','A1'),(2566,146,14,'supply voltage','Vcc'),(2567,147,1,'reset (active low)','(~RESET~/dW) PA2'),(2568,147,2,'UART receive; port D','(RXD) PD0'),(2569,147,3,'UART transmit; port D','(TXD) PD1'),(2570,147,4,'clock oscillator pin 2; port A','(XTAL2) PA1'),(2571,147,5,'clock oscillator pin 1; port A','(XTAL1) PA0'),(2572,147,6,'external interrupt 0; clock output; port D','(CKOUT/XCK/INT0) PD2'),(2573,147,7,'external interrupt 1; port D','(INT1) PD3'),(2574,147,8,'port D','(T0) PD4'),(2575,147,9,'port D','(OC0B/T1) PD5'),(2576,147,10,'ground','GND'),(2577,147,11,'port D','PD6 (ICP)'),(2578,147,12,'port B','PB0 (AIN0/PCINT0)'),(2579,147,13,'port B','PB1 (AIN1/PCINT1)'),(2580,147,14,'port B','PB2 (OC0A/PCINT2)'),(2581,147,15,'port B','PB3 (OC1A/PCINT3)'),(2582,147,16,'port B','PB4 (OC1B/PCINT4)'),(2583,147,17,'3-wire data input; 2-wire data; port B','PB5 (MOSI/DI/SDA/PCINT5)'),(2584,147,18,'3-wire data output; port B','PB6 (MISO/DO/PCINT6)'),(2585,147,19,'3-wire clock; 2-wire clock; port B','PB7 (UCSK/SCL/PCINT7)'),(2586,147,20,'supply voltage','Vcc'),(2587,148,1,'enable (drivers 1 and 2)','1,2EN'),(2588,148,2,'input 1','1A'),(2589,148,3,'driver 1 output','1Y'),(2590,148,4,'ground (heat sink)','GND'),(2591,148,5,'ground (heat sink)','GND'),(2592,148,6,'driver 2 output','2Y'),(2593,148,7,'input 2','2A'),(2594,148,8,'output supply voltage','V__CC2'),(2595,148,9,'enable (drivers 3 and 4)','3,4EN'),(2596,148,10,'input 3','3A'),(2597,148,11,'driver 3 output','3Y'),(2598,148,12,'ground (heat sink)','GND'),(2599,148,13,'ground (heat sink)','GND'),(2600,148,14,'driver 4 output','4Y'),(2601,148,15,'input 4','4A'),(2602,148,16,'logic supply voltage','V__CC1'),(2603,149,1,'balance/compensation','BAL/COMP'),(2604,149,2,'inverting input','IN-'),(2605,149,3,'non-inverting input','IN+'),(2606,149,4,'negative supply voltage','Vss'),(2607,149,5,'balance','BAL'),(2608,149,6,'output','OUT'),(2609,149,7,'positive supply voltage','Vcc'),(2610,149,8,'compensation','COMP'),(2611,150,1,'asynchronous master reset (active low)','~MR'),(2612,150,2,'clock input (low-to-high, edge-triggered)','CP'),(2613,150,3,'data input','D__0'),(2614,150,4,'data input','D__1'),(2615,150,5,'data input','D__2'),(2616,150,6,'data input','D__3'),(2617,150,7,'count enable input','CEP'),(2618,150,8,'ground','GND'),(2619,150,9,'parallel load enable input (active low)','~PE'),(2620,150,10,'count enable carry output','CET'),(2621,150,11,'counter output','Q__3'),(2622,150,12,'counter output','Q__2'),(2623,150,13,'counter output','Q__1'),(2624,150,14,'counter output','Q__0'),(2625,150,15,'terminal count output','TC'),(2626,150,16,'supply voltage','Vcc'),(2627,151,1,'output enable (active low)','1~OE'),(2628,151,2,'data input','1A0'),(2629,151,3,'bus output','2Y0'),(2630,151,4,'data input','1A1'),(2631,151,5,'bus output','2Y1'),(2632,151,6,'data input','1A2'),(2633,151,7,'bus output','2Y2'),(2634,151,8,'data input','1A3'),(2635,151,9,'bus output','2Y3'),(2636,151,10,'ground','GND'),(2637,151,11,'data input','2A3'),(2638,151,12,'bus output','1Y3'),(2639,151,13,'data input','2A2'),(2640,151,14,'bus output','1Y2'),(2641,151,15,'data input','2A1'),(2642,151,16,'bus output','1Y1'),(2643,151,17,'data input','2A0'),(2644,151,18,'bus output','1Y0'),(2645,151,19,'output enable (active high)','2OE'),(2646,151,20,'supply voltage','Vcc'),(2647,152,1,'no connection','NC'),(2648,152,2,'address input','A__16'),(2649,152,3,'address input','A__14'),(2650,152,4,'address input','A__12'),(2651,152,5,'address input','A__7'),(2652,152,6,'address input','A__6'),(2653,152,7,'address input','A__5'),(2654,152,8,'address input','A__4'),(2655,152,9,'address input','A__3'),(2656,152,10,'address input','A__2'),(2657,152,11,'address input','A__1'),(2658,152,12,'address input','A__0'),(2659,152,13,'data input/output','I/O__0'),(2660,152,14,'data input/output','I/O__1'),(2661,152,15,'data input/output','I/O__2'),(2662,152,16,'ground','GND'),(2663,152,17,'data input/output','I/O__3'),(2664,152,18,'data input/output','I/O__4'),(2665,152,19,'data input/output','I/O__5'),(2666,152,20,'data input/output','I/O__6'),(2667,152,21,'data input/output','I/O__7'),(2668,152,22,'chip select (active low)','~CS1'),(2669,152,23,'address input','A__10'),(2670,152,24,'output enable (active low)','~OE'),(2671,152,25,'address input','A__11'),(2672,152,26,'address input','A__9'),(2673,152,27,'address input','A__8'),(2674,152,28,'address input','A__13'),(2675,152,29,'write enable (active low)','~WE'),(2676,152,30,'chip select (active high)','CS2'),(2677,152,31,'address input','A__15'),(2678,152,32,'supply voltage','Vcc'),(2679,153,1,'output 8','8'),(2680,153,2,'output 9','9'),(2681,153,3,'BCD input','A'),(2682,153,4,'BCD input','D'),(2683,153,5,'supply voltage','Vcc'),(2684,153,6,'BCD input','B'),(2685,153,7,'BCD input','C'),(2686,153,8,'output 2','2'),(2687,153,9,'output 3','3'),(2688,153,10,'output 7','7'),(2689,153,11,'output 6','6'),(2690,153,12,'ground','GND'),(2691,153,13,'output 4','4'),(2692,153,14,'output 5','5'),(2693,153,15,'output 1','1'),(2694,153,16,'output 0','0'),(2695,154,1,'parallel data output','Q1'),(2696,154,2,'parallel data output','Q2'),(2697,154,3,'parallel data output','Q3'),(2698,154,4,'parallel data output','Q4'),(2699,154,5,'parallel data output','Q5'),(2700,154,6,'parallel data output','Q6'),(2701,154,7,'parallel data output','Q7'),(2702,154,8,'ground','GND'),(2703,154,9,'ripple carry output (active low)','~RCO'),(2704,154,10,'master reset (active low)','~MRC'),(2705,154,11,'counter clock input (active high)','CPC'),(2706,154,12,'count enable (active low)','~CE'),(2707,154,13,'register clock input (active high)','CPR'),(2708,154,14,'output enable (active low)','~OE'),(2709,154,15,'parallel data output','Q0'),(2710,154,16,'supply voltage','Vcc'),(2711,155,1,'base 1','1B'),(2712,155,2,'base 2','2B'),(2713,155,3,'base 3','3B'),(2714,155,4,'base 4','4B'),(2715,155,5,'base 5','5B'),(2716,155,6,'base 6','6B'),(2717,155,7,'base 7','7B'),(2718,155,8,'base 8','8B'),(2719,155,9,'ground','GND'),(2720,155,10,'common','COM'),(2721,155,11,'collector 8','8C'),(2722,155,12,'collector 7','7C'),(2723,155,13,'collector 6','6C'),(2724,155,14,'collector 5','5C'),(2725,155,15,'collector 4','4C'),(2726,155,16,'collector 3','3C'),(2727,155,17,'collector 2','2C'),(2728,155,18,'collector 1','1C'),(2729,156,1,'gain adjustment','GAIN'),(2730,156,2,'inverting input','IN-'),(2731,156,3,'non-inverting input','IN+'),(2732,156,4,'ground','GND'),(2733,156,5,'output','OUT'),(2734,156,6,'supply voltage','Vcc'),(2735,156,7,'bypass','BYPASS'),(2736,156,8,'gain adjustment','GAIN'),(2737,157,1,'enable input 1','1~E'),(2738,157,2,'common data select input','S__1'),(2739,157,3,'data input from source 1','1I__3'),(2740,157,4,'data input from source 1','1I__2'),(2741,157,5,'data input from source 1','1I__1'),(2742,157,6,'data input from source 1','1I__0'),(2743,157,7,'multiplexer output from source 1','1Y'),(2744,157,8,'ground','GND'),(2745,157,9,'multiplexer output from source 2','2Y'),(2746,157,10,'data input from source 2','2I__0'),(2747,157,11,'data input from source 2','2I__1'),(2748,157,12,'data input from source 2','2I__2'),(2749,157,13,'data input from source 2','2I__3'),(2750,157,14,'common data select input','S__0'),(2751,157,15,'enable input 2','2~E'),(2752,157,16,'supply voltage','Vcc'),(2753,158,1,'data input','D__1'),(2754,158,2,'counter output','Q__1'),(2755,158,3,'counter output','Q__0'),(2756,158,4,'count down clock input (low-to-high, edge-triggered)','CPD'),(2757,158,5,'count up clock input (low-to-high, edge-triggered)','CPU'),(2758,158,6,'counter output','Q__2'),(2759,158,7,'counter output','Q__3'),(2760,158,8,'ground','GND'),(2761,158,9,'data input','D__3'),(2762,158,10,'data input','D__2'),(2763,158,11,'parallel load input (active low)','~PL'),(2764,158,12,'terminal count up (carry) output (active low)','~TCU'),(2765,158,13,'terminal count down (borrow) output (active low)','~TCD'),(2766,158,14,'asynchronous master reset (active high)','MR'),(2767,158,15,'data input','D__0'),(2768,158,16,'supply voltage','Vcc'),(2769,159,1,'input for externally generated single-phase clock','CLOCK'),(2770,159,2,'control line','~WAIT~'),(2771,159,3,'control line','~CLEAR~'),(2772,159,4,'general output','Q'),(2773,159,5,'state code','SC1'),(2774,159,6,'state code','SC0'),(2775,159,7,'read pulse','~MRD~'),(2776,159,8,'data bus','BUS 7'),(2777,159,9,'data bus','BUS 6'),(2778,159,10,'data bus','BUS 5'),(2779,159,11,'data bus','BUS 4'),(2780,159,12,'data bus','BUS 3'),(2781,159,13,'data bus','BUS 2'),(2782,159,14,'data bus','BUS 1'),(2783,159,15,'data bus','BUS 0'),(2784,159,16,'I/O voltage supply','V__CC'),(2785,159,17,'I/O control line','N2'),(2786,159,18,'I/O control line','N1'),(2787,159,19,'I/O control line','N0'),(2788,159,20,'ground','V__SS'),(2789,159,21,'I/O flag','~EF4~'),(2790,159,22,'I/O flag','~EF3~'),(2791,159,23,'I/O flag','~EF2~'),(2792,159,24,'I/O flag','~EF1~'),(2793,159,25,'memory address','MA0'),(2794,159,26,'memory address','MA1'),(2795,159,27,'memory address','MA2'),(2796,159,28,'memory address','MA3'),(2797,159,29,'memory address','MA4'),(2798,159,30,'memory address','MA5'),(2799,159,31,'memory address','MA6'),(2800,159,32,'memory address','MA7'),(2801,159,33,'timing pulse','TPB'),(2802,159,34,'timing pulse','TPA'),(2803,159,35,'write pulse','~MWR~'),(2804,159,36,'interrupt','~INTERRUPT~'),(2805,159,37,'DMA out','~DMA_OUT~'),(2806,159,38,'DMA in','~DMA_IN~'),(2807,159,39,'crystal input, for on-chip oscillator','~XTAL~'),(2808,159,40,'internal voltage supply','V__DD'),(2809,160,1,'Positive supply','VDD'),(2810,160,2,'GPIO 5, Timer1 clock, Crystal/Resonator, External clock input','GP5/T1CKI/OSC1/CLKIN'),(2811,160,3,'GPIO 4, A/D Channel 3 input, Timer1 gate, Crystal/Resonator, FOSC/4 output','GP4/AN3/~T1G~/OSC2/CLKOUT'),(2812,160,4,'GPIO 3, Master Clear, Programming voltage','GP3/~MCLR~/VPP'),(2813,160,5,'GPIO 2, A/D Channel 2 input, Timer0 clock input, External Interrupt, Comparator 1 output, Capture input/Compare output/PWM output','GP2/AN2/T0CKI/INT/COUT/CCP1'),(2814,160,6,'GPIO 1, A/D Channel 1 input, Comparator 1 input, External Voltage Reference, Serial Programming Clock','GP1/AN1/CIN-/VREF/ICSPCLK'),(2815,160,7,'GPIO 0, Comparator 1 input, Serial Programming Data I/O, Ultra Low-Power Wake-up input','GP0/AN0/CIN+/ICSPDAT/ULPWU'),(2816,160,8,'Ground reference','VSS'),(2817,161,1,'latch enable (active high)','LE'),(2818,161,2,'address input','A0'),(2819,161,3,'address input','A1'),(2820,161,4,'output','~Q~7'),(2821,161,5,'output','~Q~6'),(2822,161,6,'output','~Q~5'),(2823,161,7,'output','~Q~4'),(2824,161,8,'output','~Q~3'),(2825,161,9,'output','~Q~1'),(2826,161,10,'output','~Q~2'),(2827,161,11,'output','~Q~0'),(2828,161,12,'ground','GND'),(2829,161,13,'output','~Q~13'),(2830,161,14,'output','~Q~12'),(2831,161,15,'output','~Q~15'),(2832,161,16,'output','~Q~14'),(2833,161,17,'output','~Q~9'),(2834,161,18,'output','~Q~8'),(2835,161,19,'output','~Q~11'),(2836,161,20,'output','~Q~10'),(2837,161,21,'address input','A2'),(2838,161,22,'address input','A3'),(2839,161,23,'enable (active low)','~E'),(2840,161,24,'supply voltage','Vcc'),(2841,162,1,'Programming voltage, Master Clear, General purpose input','VPP/~MCLR~/RE3'),(2842,162,2,'LCD Analog output, Filter capacitor, Slave Select input, SR Latch inverting output, Comparator C2 output, Comparator C1 or C2 negative input, A/D Channel 0 input, General purpose I/O','SEG12/VCAP/~SS~/SRNQ/C2OUT/C12IN0-/AN0/RA0'),(2843,162,3,'LCD Analog output, Comparator C1 or C2 negative input, A/D Channel 1 input, General purpose I/O','SEG7/C12IN1-/AN1/RA1'),(2844,162,4,'LCD Analog output, Comparator Voltage Reference output, A/D Negative Voltage Reference input, Comparator C2 positive input, A/D Channel 2 input, General purpose I/O','COM2/DACOUT/VREF-/C2IN+/AN2/RA2'),(2845,162,5,'LCD Analog output, LCD Analog output, A/D Voltage Reference input, Comparator C1 positive input, A/D Channel 3 input, General purpose I/O','SEG15/COM3/VREF+/C1IN+/AN3/RA3'),(2846,162,6,'LCD Analog output, Capture/Compare/PWM5, SR Latch non-inverting output, Timer0 clock input, Capacitive sensing input 6, Comparator C1 output, General purpose I/O','SEG4/CCP5/SRQ/T0CKI/CPS6/C1OUT/RA4'),(2847,162,7,'LCD Analog output, Filter capacitor, Slave Select input, SR Latch inverting output, Capacitive sensing input 7, Comparator C2 output, A/D Channel 4 input, General purpose I/O','SEG5/VCAP/~SS~/SRNQ/CPS7/C2OUT/AN4/RA5'),(2848,162,8,'Ground reference','GND'),(2849,162,9,'LCD Analog output, External clock input, Crystal/Resonator, General purpose I/O','SEG2/CLKIN/OSC1/RA7'),(2850,162,10,'LCD Analog output, Filter capacitor, FOSC/4 output, Crystal/Resonator, General purpose I/O','SEG1/VCAP/CLKOUT/OSC2/RA6'),(2851,162,11,'PWM output, Timer1 clock input, Timer1 oscillator connection, General purpose I/O','P2B/T1CKI/T1OSO/RC0'),(2852,162,12,'PWM output, Capture/Compare/PWM2, Timer1 oscillator connection, General purpose I/O','P2A/CCP2/T1OSI/RC1'),(2853,162,13,'LCD Analog output, PWM output, Capture/Compare/PWM1, General purpose I/O','SEG3/P1A/CCP1/RC2'),(2854,162,14,'LCD Analog output, I2C clock, SPI clock, General purpose I/O','SEG6/SCL/SCK/RC3'),(2855,162,15,'General purpose I/O, SPI data input, I2C data input/output, Timer1 Gate input, LCD Analog output,','RC4/SDI/SDA/T1G/SEG11'),(2856,162,16,'General purpose I/O, SPI data output, LCD Analog output','RC5/SDO/SEG10'),(2857,162,17,'General purpose I/O, USART asynchronous transmit, USART synchronous clock, Capture/Compare/PWM3, PWM output, LCD Analog output','RC6/TX/CK/CCP3/P3A/SEG9'),(2858,162,18,'General purpose I/O, USART asynchronous input, USART synchronous data, PWM output, LCD Analog output','RC7/RX/DT/P3B/SEG8'),(2859,162,19,'Ground reference','GND'),(2860,162,20,'Positive supply','VCC'),(2861,162,21,'General purpose I/O, A/D Channel 12 input, Capacitive sensing input 0, Capture/Compare/PWM4, SR Latch input, External interrupt, LCD analog output','RB0/AN12/CPS0/CCP4/SRI/INT/SEG0'),(2862,162,22,'General purpose I/O, A/D Channel 10 input, Comparator C1 or C2 negative input, Capacitive sensing input 1, PWM output, LCD analog input','RB1/AN10/C12IN3-/CPS1/P1C/VLCD1'),(2863,162,23,'General purpose I/O, A/D Channel 8 input, Capacitive sensing input 2, PWM output','RB2/AN8/CPS2/P1B/VLCD2'),(2864,162,24,'General purpose I/O, A/D Channel 9 input, Comparator C1 or C2 negative input, Capacitive sensing input 3, Capture/Compare/PWM2, PWM output, LCD analog input','RB3/AN9/C12IN2-/CPS3/CCP2/P2A/VLCD3'),(2865,162,25,'General purpose I/O, A/D Channel 11 input, Capacitive sensing input 4, PWM output, LCD Analog output','RB4/AN11/CPS4/P1D/COM0'),(2866,162,26,'General purpose I/O, A/D Channel 13 input, Capacitive sensing input 5, PWM output, Capture/Compare/PWM3, PWM output, Timer1 Gate input, LCD Analog output','RB5/AN13/CPS5/P2B/CCP3/P3A/T1G/COM1'),(2867,162,27,'General purpose I/O, Serial Programming Clock, In-Circuit Debug Clock, LCD Analog output','RB6/ICSPCLK/ICDCLK/SEG14'),(2868,162,28,'General purpose I/O, ICSP Data I/O, In-Circuit Data I/O, LCD Analog output','RB7/ICSPDAT/ICDDAT/SEG13'),(2869,163,1,'device status','RDY/~BUSY~'),(2870,163,2,'address input','A__12'),(2871,163,3,'address input','A__7'),(2872,163,4,'address input','A__6'),(2873,163,5,'address input','A__5'),(2874,163,6,'address input','A__4'),(2875,163,7,'address input','A__3'),(2876,163,8,'address input','A__2'),(2877,163,9,'address input','A__1'),(2878,163,10,'address input','A__0'),(2879,163,11,'data input/output','I/O__0'),(2880,163,12,'data input/output','I/O__1'),(2881,163,13,'data input/output','I/O__2'),(2882,163,14,'ground','GND'),(2883,163,15,'data input/output','I/O__3'),(2884,163,16,'data input/output','I/O__4'),(2885,163,17,'data input/output','I/O__5'),(2886,163,18,'data input/output','I/O__6'),(2887,163,19,'data input/output','I/O__7'),(2888,163,20,'chip enable (active low)','~CE'),(2889,163,21,'address input','A__10'),(2890,163,22,'output enable (active low)','~OE'),(2891,163,23,'address input','A__11'),(2892,163,24,'address input','A__9'),(2893,163,25,'address input','A__8'),(2894,163,26,'no connection','NC'),(2895,163,27,'write enable (active low)','~WE'),(2896,163,28,'supply voltage','Vcc'),(2897,164,1,'data output','1Y'),(2898,164,2,'data input','1A'),(2899,164,3,'data input','1B'),(2900,164,4,'data input','1C'),(2901,164,5,'data input','1D'),(2902,164,6,'no connection','NC'),(2903,164,7,'ground','GND'),(2904,164,8,'no connection','NC'),(2905,164,9,'data input','2A'),(2906,164,10,'data input','2B'),(2907,164,11,'data input','2C'),(2908,164,12,'data input','2D'),(2909,164,13,'data output','2Y'),(2910,164,14,'supply voltage','Vcc'),(2911,165,1,'counter output','Q11'),(2912,165,2,'counter output','Q12'),(2913,165,3,'counter output','Q13'),(2914,165,4,'counter output','Q5'),(2915,165,5,'counter output','Q4'),(2916,165,6,'counter output','Q6'),(2917,165,7,'counter output','Q3'),(2918,165,8,'ground','GND'),(2919,165,9,'external capacitor connection','C__TC'),(2920,165,10,'oscillator pin','R__TC'),(2921,165,11,'clock input/oscillator pin (high-to-low edge-triggered)','RS'),(2922,165,12,'master reset (active high)','MR'),(2923,165,13,'counter output','Q__8'),(2924,165,14,'counter output','Q__7'),(2925,165,15,'counter output','Q__9'),(2926,165,16,'supply voltage','Vcc'),(2927,166,1,'output 1','1OUT'),(2928,166,2,'inverting input 1','1IN-'),(2929,166,3,'non-inverting input 1','1IN+'),(2930,166,4,'positive supply voltage','Vcc'),(2931,166,5,'non-inverting input 2','2IN+'),(2932,166,6,'inverting input 2','2IN-'),(2933,166,7,'output 2','2OUT'),(2934,166,8,'output 3','3OUT'),(2935,166,9,'inverting input 3','3IN-'),(2936,166,10,'non-inverting input 3','3IN+'),(2937,166,11,'ground/negative supply voltage','GND'),(2938,166,12,'non-inverting input 4','4IN+'),(2939,166,13,'inverting input 4','4IN-'),(2940,166,14,'output 4','4OUT'),(2941,167,1,'digit 4 cathode','DIGIT 4'),(2942,167,2,'digit 6 cathode','DIGIT 6'),(2943,167,3,'digit 3 cathode','DIGIT 3'),(2944,167,4,'digit 1 cathode','DIGIT 1'),(2945,167,5,'data bit 6 (HEXA/~CODE-B~)','ID6'),(2946,167,6,'data bit 5 (~DECODE~)','ID5'),(2947,167,7,'data bit 7 (DATA COMING)','ID7'),(2948,167,8,'write (active low, low-to-high edge triggered)','~WRITE'),(2949,167,9,'mode select (control or data word)','MODE'),(2950,167,10,'data bit 4 (~SHUTDOWN~)','ID4'),(2951,167,11,'data bit 1','ID1'),(2952,167,12,'data bit 0','ID0'),(2953,167,13,'data bit 2','ID2'),(2954,167,14,'data bit 3','ID3'),(2955,167,15,'decimal point anode','DP'),(2956,167,16,'segment a anode','SEG a'),(2957,167,17,'segment b anode','SEG b'),(2958,167,18,'segment d anode','SEG d'),(2959,167,19,'supply voltage','Vcc'),(2960,167,20,'segment c anode','SEG c'),(2961,167,21,'segment e anode','SEG e'),(2962,167,22,'segment f anode','SEG f'),(2963,167,23,'segment g anode','SEG g'),(2964,167,24,'digit 8 cathode','DIGIT 8'),(2965,167,25,'digit 2 cathode','DIGIT 2'),(2966,167,26,'digit 5 cathode','DIGIT 5'),(2967,167,27,'digit 7 cathode','DIGIT 7'),(2968,167,28,'ground','GND'),(2969,168,1,'latch output','Q7'),(2970,168,2,'master reset (all bits to 0; active high)','RESET'),(2971,168,3,'data input','DATA'),(2972,168,4,'write enable (active low)','~WRITE'),(2973,168,5,'address input','A0'),(2974,168,6,'address input','A1'),(2975,168,7,'address input','A2'),(2976,168,8,'ground','GND'),(2977,168,9,'latch output','Q0'),(2978,168,10,'latch output','Q1'),(2979,168,11,'latch output','Q2'),(2980,168,12,'latch output','Q3'),(2981,168,13,'latch output','Q4'),(2982,168,14,'latch output','Q5'),(2983,168,15,'latch output','Q6'),(2984,168,16,'supply voltage','Vcc'),(2985,169,1,'output 2','OUTPUT 2'),(2986,169,2,'output 1','OUTPUT 1'),(2987,169,3,'positive supply voltage','V+'),(2988,169,4,'inverting input 1','-INPUT 1'),(2989,169,5,'non-inverting input 1','+INPUT 1'),(2990,169,6,'inverting input 2','-INPUT 2'),(2991,169,7,'non-inverting input 2','+INPUT 2'),(2992,169,8,'inverting input 3','-INPUT 3'),(2993,169,9,'non-inverting input 3','+INPUT 3'),(2994,169,10,'inverting input 4','-INPUT 4'),(2995,169,11,'non-inverting input 4','+INPUT 4'),(2996,169,12,'ground','GND'),(2997,169,13,'output 4','OUTPUT 4'),(2998,169,14,'output 3','OUTPUT 3'),(2999,170,1,'Output 1','1OUT'),(3000,170,2,'Inverting input 1','1IN-'),(3001,170,3,'Non-inverting input 1','1IN+'),(3002,170,4,'Ground','GND'),(3003,170,5,'Non-inverting input 2','2IN+'),(3004,170,6,'Inverting input 2','2IN-'),(3005,170,7,'Output 2','2OUT'),(3006,170,8,'Supply voltage','Vcc'),(3007,247,1,'Switch In/Out','Y0'),(3008,247,2,'Switch In/Out','Y2'),(3009,247,3,'Common Out/In','Y'),(3010,247,4,'Switch In/Out','Y3'),(3011,247,5,'Switch In/Out','y1'),(3012,247,6,'Inhibit (active high)','INH'),(3013,247,7,'Negative Supply Voltage','V__EE'),(3014,247,8,'Ground','V__SS'),(3015,247,9,'Control Input','B'),(3016,247,10,'Control Input','A'),(3017,247,11,'Switch In/Out','X3'),(3018,247,12,'Switch In/Out','X0'),(3019,247,13,'Common Out/In','X'),(3020,247,14,'Switch In/Out','X1'),(3021,247,15,'Switch In/Out','X2'),(3022,247,16,'DC Supply Voltage','V__DD'),(3023,171,1,'port A','PA3'),(3024,171,2,'port A','PA2'),(3025,171,3,'port A','PA1'),(3026,171,4,'port A','PA0'),(3027,171,5,'read enable (active low)','~RD'),(3028,171,6,'chip select (active low)','~CS'),(3029,171,7,'ground','GND'),(3030,171,8,'address input','A1'),(3031,171,9,'address input','A0'),(3032,171,10,'port C','PC7'),(3033,171,11,'port C','PC6'),(3034,171,12,'port C','PC5'),(3035,171,13,'port C','PC4'),(3036,171,14,'port C','PC0'),(3037,171,15,'port C','PC1'),(3038,171,16,'port C','PC2'),(3039,171,17,'port C','PC3'),(3040,171,18,'port B','PB0'),(3041,171,19,'port B','PB1'),(3042,171,20,'port B','PB2'),(3043,171,21,'port B','PB3'),(3044,171,22,'port B','PB4'),(3045,171,23,'port B','PB5'),(3046,171,24,'port B','PB6'),(3047,171,25,'port B','PB7'),(3048,171,26,'supply voltage','Vcc'),(3049,171,27,'data bus','D7'),(3050,171,28,'data bus','D6'),(3051,171,29,'data bus','D5'),(3052,171,30,'data bus','D4'),(3053,171,31,'data bus','D3'),(3054,171,32,'data bus','D2'),(3055,171,33,'data bus','D1'),(3056,171,34,'data bus','D0'),(3057,171,35,'reset (active high)','RESET'),(3058,171,36,'write enable (active low)','~WR'),(3059,171,37,'port A','PA7'),(3060,171,38,'port A','PA6'),(3061,171,39,'port A','PA5'),(3062,171,40,'port A','PA4'),(3063,172,1,'data input','1A'),(3064,172,2,'data input','1B'),(3065,172,3,'data output','1Y'),(3066,172,4,'data output','2Y'),(3067,172,5,'data input','2A'),(3068,172,6,'data input','2B'),(3069,172,7,'ground','GND'),(3070,172,8,'data input','3A'),(3071,172,9,'data input','3B'),(3072,172,10,'data output','3Y'),(3073,172,11,'data output','4Y'),(3074,172,12,'data input','4A'),(3075,172,13,'data input','4B'),(3076,172,14,'supply voltage','Vcc'),(3077,173,1,'data input','1A'),(3078,173,2,'data input','1B'),(3079,173,3,'no connection','NC'),(3080,173,4,'data input','1C'),(3081,173,5,'data input','1D'),(3082,173,6,'data output','1Y'),(3083,173,7,'ground','GND'),(3084,173,8,'data output','2Y'),(3085,173,9,'data input','2A'),(3086,173,10,'data input','2B'),(3087,173,11,'no connection','NC'),(3088,173,12,'data input','2C'),(3089,173,13,'data input','2D'),(3090,173,14,'supply voltage','Vcc'),(3091,174,1,'no connection','NC'),(3092,174,2,'no pin',''),(3093,174,3,'no pin',''),(3094,174,4,'ground','GND'),(3095,174,5,'+3V nominal backup supply voltage','V__BAT'),(3096,174,6,'no connection','NC'),(3097,174,7,'no connection','NC'),(3098,174,8,'no connection','NC'),(3099,174,9,'no connection','NC'),(3100,174,10,'no connection','NC'),(3101,174,11,'no connection','NC'),(3102,174,12,'32.768kHz push-pull output','32kHz'),(3103,174,13,'primary supply voltage','Vcc'),(3104,174,14,'no connection','NC'),(3105,175,1,'output 1','1OUT'),(3106,175,2,'inverting input 1','1IN-'),(3107,175,3,'non-inverting input 1','1IN+'),(3108,175,4,'ground','GND'),(3109,175,5,'non-inverting input 2','2IN+'),(3110,175,6,'inverting input 2','2IN-'),(3111,175,7,'output 2','2OUT'),(3112,175,8,'supply voltage','Vcc'),(3113,176,1,'negative-edge triggered input 1','1~A'),(3114,176,2,'positive-edge triggered input 1','1B'),(3115,176,3,'direct reset (low) and positive-edge triggered input 1','1~R~D'),(3116,176,4,'active low output 1','1~Q'),(3117,176,5,'active high output 2','2Q'),(3118,176,6,'external capacitor connection 2','2CEXT'),(3119,176,7,'external resistor and capacitor connection 2','2REXT/CEXT'),(3120,176,8,'ground','GND'),(3121,176,9,'negative-edge triggered input 2','2~A'),(3122,176,10,'positive-edge triggered input 2','2B'),(3123,176,11,'direct reset (low) and positive-edge triggered input 2','2~R~D'),(3124,176,12,'active low output 2','2~Q'),(3125,176,13,'active high output 1','1Q'),(3126,176,14,'external capacitor connection 1','1CEXT'),(3127,176,15,'external resistor and capacitor connection 1','1REXT/CEXT'),(3128,176,16,'supply voltage','Vcc'),(3129,177,1,'data input','1A'),(3130,177,2,'data input','1B'),(3131,177,3,'data input','2A'),(3132,177,4,'data input','2B'),(3133,177,5,'data input','2C'),(3134,177,6,'data output','2Y'),(3135,177,7,'ground','GND'),(3136,177,8,'data output','3Y'),(3137,177,9,'data input','3A'),(3138,177,10,'data input','3B'),(3139,177,11,'data input','3C'),(3140,177,12,'data output','1Y'),(3141,177,13,'data input','1C'),(3142,177,14,'supply voltage','Vcc'),(3143,178,1,'address input','A__14'),(3144,178,2,'address input','A__12'),(3145,178,3,'address input','A__7'),(3146,178,4,'address input','A__6'),(3147,178,5,'address input','A__5'),(3148,178,6,'address input','A__4'),(3149,178,7,'address input','A__3'),(3150,178,8,'address input','A__2'),(3151,178,9,'address input','A__1'),(3152,178,10,'address input','A__0'),(3153,178,11,'data input/output','I/O__0'),(3154,178,12,'data input/output','I/O__1'),(3155,178,13,'data input/output','I/O__2'),(3156,178,14,'ground','GND'),(3157,178,15,'data input/output','I/O__3'),(3158,178,16,'data input/output','I/O__4'),(3159,178,17,'data input/output','I/O__5'),(3160,178,18,'data input/output','I/O__6'),(3161,178,19,'data input/output','I/O__7'),(3162,178,20,'chip enable (active low)','~CE'),(3163,178,21,'address input','A__10'),(3164,178,22,'output enable (active low)','~OE'),(3165,178,23,'address input','A__11'),(3166,178,24,'address input','A__9'),(3167,178,25,'address input','A__8'),(3168,178,26,'address input','A__13'),(3169,178,27,'write enable (active low)','~WE'),(3170,178,28,'supply voltage','Vcc'),(3171,179,1,'capacitor connection','C'),(3172,179,2,'resistor connection','R'),(3173,179,3,'resistor and capacitor common connection','RC COMMON'),(3174,179,4,'astable enable (active low)','~ASTABLE'),(3175,179,5,'astable enable (active high)','ASTABLE'),(3176,179,6,'monostable negative-edge trigger','-TRIGGER'),(3177,179,7,'ground','GND'),(3178,179,8,'monostable positive-edge trigger','+TRIGGER'),(3179,179,9,'external reset','RESET'),(3180,179,10,'output','Q'),(3181,179,11,'complement output','~Q'),(3182,179,12,'monostable retrigger input','RETRIGGER'),(3183,179,13,'oscillator (double frequency) output','OSC OUT'),(3184,179,14,'supply voltage','Vcc'),(3185,180,1,'data input','1A'),(3186,180,2,'data input','1B'),(3187,180,3,'data output','1Y'),(3188,180,4,'data output','2Y'),(3189,180,5,'data input','2A'),(3190,180,6,'data input','2B'),(3191,180,7,'ground','GND'),(3192,180,8,'data input','3A'),(3193,180,9,'data input','3B'),(3194,180,10,'data output','3Y'),(3195,180,11,'data output','4Y'),(3196,180,12,'data input','4A'),(3197,180,13,'data input','4B'),(3198,180,14,'supply voltage','Vcc'),(3199,181,1,'ground','Vss'),(3200,181,2,'non-maskable interrupt (active low)','~NMI'),(3201,181,3,'interrupt request (active low)','~IRQ'),(3202,181,4,'fast interrupt request (active low)','~FIRQ'),(3203,181,5,'bus status output','BS'),(3204,181,6,'bus available output','BA'),(3205,181,7,'supply voltage','Vcc'),(3206,181,8,'address bus','A0'),(3207,181,9,'address bus','A1'),(3208,181,10,'address bus','A2'),(3209,181,11,'address bus','A3'),(3210,181,12,'address bus','A4'),(3211,181,13,'address bus','A5'),(3212,181,14,'address bus','A6'),(3213,181,15,'address bus','A7'),(3214,181,16,'address bus','A8'),(3215,181,17,'address bus','A9'),(3216,181,18,'address bus','A10'),(3217,181,19,'address bus','A11'),(3218,181,20,'address bus','A12'),(3219,181,21,'address bus','A13'),(3220,181,22,'address bus','A14'),(3221,181,23,'address bus','A15'),(3222,181,24,'data bus','D7'),(3223,181,25,'data bus','D6'),(3224,181,26,'data bus','D5'),(3225,181,27,'data bus','D4'),(3226,181,28,'data bus','D3'),(3227,181,29,'data bus','D2'),(3228,181,30,'data bus','D1'),(3229,181,31,'data bus','D0'),(3230,181,32,'bus read/write','R/~W'),(3231,181,33,'busy status','BUSY'),(3232,181,34,'clock input','E'),(3233,181,35,'quadrature clock input','Q'),(3234,181,36,'advanced VMA signal (indicates bus will be used in the next cycle)','AVMA'),(3235,181,37,'reset (active low)','~RESET'),(3236,181,38,'last instruction cycle (high during last cycle of instruction)','LIC'),(3237,181,39,'three-state control (active high; tri-states address, data, R/~W~)','TSC'),(3238,181,40,'halt (active low)','~HALT'),(3239,182,1,'output enable (active low)','~OE'),(3240,182,2,'data input','D__0'),(3241,182,3,'data input','D__1'),(3242,182,4,'data input','D__2'),(3243,182,5,'data input','D__3'),(3244,182,6,'data input','D__4'),(3245,182,7,'data input','D__5'),(3246,182,8,'data input','D__6'),(3247,182,9,'data input','D__7'),(3248,182,10,'ground','GND'),(3249,182,11,'clock input (low-to-high, edge-triggered)','CP'),(3250,182,12,'flip-flop output','~Q~__7'),(3251,182,13,'flip-flop output','~Q~__6'),(3252,182,14,'flip-flop output','~Q~__5'),(3253,182,15,'flip-flop output','~Q~__4'),(3254,182,16,'flip-flop output','~Q~__3'),(3255,182,17,'flip-flop output','~Q~__2'),(3256,182,18,'flip-flop output','~Q~__1'),(3257,182,19,'flip-flop output','~Q~__0'),(3258,182,20,'supply voltage','Vcc'),(3259,183,1,'strobe input (active high)','STR'),(3260,183,2,'data input','D'),(3261,183,3,'clock input (low-to-high edge-triggered)','CP'),(3262,183,4,'parallel output','QP0'),(3263,183,5,'parallel output','QP1'),(3264,183,6,'parallel output','QP2'),(3265,183,7,'parallel output','QP3'),(3266,183,8,'ground','GND'),(3267,183,9,'serial output','QS1'),(3268,183,10,'serial output','QS2'),(3269,183,11,'parallel output','QP7'),(3270,183,12,'parallel output','QP6'),(3271,183,13,'parallel output','QP5'),(3272,183,14,'parallel output','QP4'),(3273,183,15,'output enable','OE'),(3274,183,16,'supply voltage (active high)','Vcc'),(3275,184,1,'PB5 / chip reset (active low)','PB5 / ~RESET~'),(3276,184,2,'PB3 / Inverting oscillator amplifier input','PB3 / XTAL1'),(3277,184,3,'PB4 / Inverting oscillator amplifier output','PB4 / XTAL2'),(3278,184,4,'Ground','GND'),(3279,184,5,'PB0 / Analog comparator positive input / Serial programming input','PB0 / AIN0 / MOSI'),(3280,184,6,'PB1 / External interrupt 0 / Analog comparator negative input / Serial programming input','PB1 / INT0 / AIN1 / MISO'),(3281,184,7,'PB2 / Timer/Counter 0 external counter input / Serial clock','PB2 / T0 / SCK'),(3282,184,8,'Supply voltage','V__CC'),(3283,185,1,'data input','I__6'),(3284,185,2,'data input','I__7'),(3285,185,3,'no connection','NC'),(3286,185,4,'data input','I__8'),(3287,185,5,'even parity output','&Sigma;__E'),(3288,185,6,'odd parity output','&Sigma;__O'),(3289,185,7,'ground','GND'),(3290,185,8,'data input','I__0'),(3291,185,9,'data input','I__1'),(3292,185,10,'data input','I__2'),(3293,185,11,'data input','I__3'),(3294,185,12,'data input','I__4'),(3295,185,13,'data input','I__5'),(3296,185,14,'supply voltage','Vcc'),(3297,186,1,'First opamp output','1OUT'),(3298,186,2,'First opamp inverting input','1IN-'),(3299,186,3,'First opamp non-inverting input','1IN+'),(3300,186,4,'Ground','GND'),(3301,186,5,'Second opamp non-inverting input','2IN+'),(3302,186,6,'Second opamp inverting input','2IN-'),(3303,186,7,'Second opamp output','2OUT'),(3304,186,8,'Supply voltage','V__DD'),(3305,187,1,'analog ground','AGND'),(3306,187,2,'analog output voltage','V__OUT B'),(3307,187,3,'analog output voltage','V__OUT A'),(3308,187,4,'reference output (typically 1.23V)','REFOUT'),(3309,187,5,'parallel data input','DB9'),(3310,187,6,'parallel data input','DB8'),(3311,187,7,'parallel data input','DB7'),(3312,187,8,'parallel data input','DB6'),(3313,187,9,'parallel data input','DB5'),(3314,187,10,'parallel data input','DB4'),(3315,187,11,'DAC register update (active low)','~LDAC'),(3316,187,12,'parallel data input','DB3'),(3317,187,13,'parallel data input','DB2'),(3318,187,14,'digital ground','DGND'),(3319,187,15,'digital power supply','DV__DD'),(3320,187,16,'write to data register (active low)','~WR'),(3321,187,17,'chip select (active low)','~CS'),(3322,187,18,'asynchronous clear (active low)','~CLR'),(3323,187,19,'parallel data input','DB1'),(3324,187,20,'parallel data input','DB0'),(3325,187,21,'DAC address input','A1'),(3326,187,22,'DAC address input','A0'),(3327,187,23,'mode input','MODE'),(3328,187,24,'external reference input','REFIN'),(3329,187,25,'compensation pin','COMP'),(3330,187,26,'analog output voltge','V__OUT D'),(3331,187,27,'analog output voltage','V__OUT C'),(3332,187,28,'analog power supply','AV__DD'),(3333,188,1,'reset (active low); port B','(PCINT5/~RESET~/ADC0/dW) PB5'),(3334,188,2,'crystal connection; external clock input; port B','(PCINT3/XTAL1/CLKI/~OC1B~/ADC3) PB3'),(3335,188,3,'crystal connection; clock output; port B','(PCINT4/XTAL2/CLKO/OC1B/ADC2) PB4'),(3336,188,4,'ground','GND'),(3337,188,5,'SPI master output/slave input; 2-wire data; ADC reference; port B','PB0 (MOSI/DI/SDA/AIN0/OC0A/~OC1A~/AREF/PCINT0)'),(3338,188,6,'SPI master input/slave output; port B','PB1 (MISO/DO/AIN1/OC0B/OC1A/PCINT1)'),(3339,188,7,'SPI master clock; 2-wire clock; external interrupt 0; port B','PB2 (SCK/USCK/SCL/ADC1/T0/INT0/PCINT2)'),(3340,188,8,'supply voltage','Vcc'),(3341,189,1,'output','Q11'),(3342,189,2,'output','Q12'),(3343,189,3,'output','Q13'),(3344,189,4,'output','Q5'),(3345,189,5,'output','Q4'),(3346,189,6,'output','Q6'),(3347,189,7,'output','Q3'),(3348,189,8,'ground','GND'),(3349,189,9,'output','Q0'),(3350,189,10,'clock input (high-to-low edge-triggered)','~CP'),(3351,189,11,'master reset','MR'),(3352,189,12,'output','Q8'),(3353,189,13,'output','Q7'),(3354,189,14,'output','Q9'),(3355,189,15,'output','Q10'),(3356,189,16,'supply voltage','Vcc'),(3357,190,1,'enable (active low)','~E'),(3358,190,2,'word input','P__0'),(3359,190,3,'word input','Q__0'),(3360,190,4,'word input','P__1'),(3361,190,5,'word input','Q__1'),(3362,190,6,'word input','P__2'),(3363,190,7,'word input','Q__2'),(3364,190,8,'word input','P__3'),(3365,190,9,'word input','Q__3'),(3366,190,10,'ground','GND'),(3367,190,11,'word input','P__4'),(3368,190,12,'word input','Q__4'),(3369,190,13,'word input','P__5'),(3370,190,14,'word input','Q__5'),(3371,190,15,'word input','P__6'),(3372,190,16,'word input','Q__6'),(3373,190,17,'word input','P__7'),(3374,190,18,'word input','Q__7'),(3375,190,19,'equal-to output (low when P = Q)','~P=Q~'),(3376,190,20,'supply voltage','Vcc'),(3377,191,1,'no connection','N/C'),(3378,191,2,'emitter, anode','V__F +'),(3379,191,3,'emitter, cathode','V__F -'),(3380,191,4,'no connection','N/C'),(3381,191,5,'supply ground','GND'),(3382,191,6,'output','V__O'),(3383,191,7,'enable input','V__E'),(3384,191,8,'supply voltage','Vcc'),(3385,192,1,'output 1','1OUT'),(3386,192,2,'inverting input 1','1IN-'),(3387,192,3,'non-inverting input 1','1IN+'),(3388,192,4,'positive supply voltage','Vcc'),(3389,192,5,'non-inverting input 2','2IN+'),(3390,192,6,'inverting input 2','2IN-'),(3391,192,7,'output 2','2OUT'),(3392,192,8,'output 3','3OUT'),(3393,192,9,'inverting input 3','3IN-'),(3394,192,10,'non-inverting input 3','3IN+'),(3395,192,11,'negative supply voltage','Vss'),(3396,192,12,'non-inverting input 4','4IN+'),(3397,192,13,'inverting input 4','4IN-'),(3398,192,14,'output 4','4OUT'),(3399,193,1,'decimal data input (active low)','~A~__3'),(3400,193,2,'decimal data input (active low)','~A~__4'),(3401,193,3,'decimal data input (active low)','~A~__5'),(3402,193,4,'decimal data input (active low)','~A~__6'),(3403,193,5,'decimal data input (active low)','~A~__7'),(3404,193,6,'BCD address output (active low)','~Y~__2'),(3405,193,7,'BCD address output (active low)','~Y~__1'),(3406,193,8,'ground','GND'),(3407,193,9,'BCD address output (active low)','~Y~__0'),(3408,193,10,'decimal data input (active low)','~A~__8'),(3409,193,11,'decimal data input (active low)','~A~__0'),(3410,193,12,'decimal data input (active low)','~A~__1'),(3411,193,13,'decimal data input (active low)','~A~__2'),(3412,193,14,'BCD address output (active low)','~Y~__3'),(3413,193,15,'no connection','NC'),(3414,193,16,'supply voltage','Vcc'),(3415,194,1,'3-Wire input/output','DQ'),(3416,194,2,'3-Wire clock input & stand-alone convert input','CLK/~CONV~'),(3417,194,3,'reset','~RST~'),(3418,194,4,'power ground','GND'),(3419,194,5,'Hi/Lo combined trigger','T__COM'),(3420,194,6,'low Temp trigger','T__LOW'),(3421,194,7,'high Temp trigger','T__HIGH'),(3422,194,8,'+3V to +5V','V__DD'),(3423,195,1,'sum output','S2'),(3424,195,2,'B operand input','B2'),(3425,195,3,'A operand input','A2'),(3426,195,4,'sum output','S1'),(3427,195,5,'A operand input','A1'),(3428,195,6,'B operand input','B1'),(3429,195,7,'carry input','CIN'),(3430,195,8,'ground','GND'),(3431,195,9,'carry output','COUT'),(3432,195,10,'sum output','S4'),(3433,195,11,'B operand input','B4'),(3434,195,12,'A operand input','A4'),(3435,195,13,'sum output','S3'),(3436,195,14,'A operand input','A3'),(3437,195,15,'B operand input','B3'),(3438,195,16,'supply voltage','Vcc'),(3439,196,1,'Analog reference voltage','V__Ref'),(3440,196,2,'Positive analog input','IN+'),(3441,196,3,'Negative analog input','IN-'),(3442,196,4,'Ground','V__SS'),(3443,196,5,'Chip select/shutdown','~CS~/SHDN'),(3444,196,6,'SPI data out','D__OUT'),(3445,196,7,'SPI Clock','CLK'),(3446,196,8,'Positive supply voltage (+2.7 to 5.5V)','V__DD'),(3447,197,1,'address input 0','A0'),(3448,197,2,'address input 1','A1'),(3449,197,3,'address input 2','A2'),(3450,197,4,'quasi-bidirectional I/O 0','P0'),(3451,197,5,'quasi-bidirectional I/O 1','P1'),(3452,197,6,'quasi-bidirectional I/O 2','P2'),(3453,197,7,'quasi-bidirectional I/O 3','P3'),(3454,197,8,'supply ground','GND'),(3455,197,9,'quasi-bidirectional I/O 4','P4'),(3456,197,10,'quasi-bidirectional I/O 5','P5'),(3457,197,11,'quasi-bidirectional I/O 6','P6'),(3458,197,12,'quasi-bidirectional I/O 7','P7'),(3459,197,13,'interrupt output (active LOW)','~INT'),(3460,197,14,'serial clock line','SCL'),(3461,197,15,'serial data line','SDA'),(3462,197,16,'supply voltage','Vcc'),(3463,198,1,'data input','2A'),(3464,198,2,'data input','2B'),(3465,198,3,'data input','1A'),(3466,198,4,'data input','1B'),(3467,198,5,'data input','1C'),(3468,198,6,'data output','1Y'),(3469,198,7,'ground','GND'),(3470,198,8,'data input','2C'),(3471,198,9,'data output','2Y'),(3472,198,10,'data output','3Y'),(3473,198,11,'data input','3A'),(3474,198,12,'data input','3B'),(3475,198,13,'data input','3C'),(3476,198,14,'supply voltage','Vcc'),(3477,199,1,'asynchronous reset-direct input (active low)','1~R~D'),(3478,199,2,'data input','1D'),(3479,199,3,'clock input (low-to-high edge-triggered)','1CP'),(3480,199,4,'asynchronous set-direct input (active low)','1~S~D'),(3481,199,5,'true output','1Q'),(3482,199,6,'complement output','1~Q'),(3483,199,7,'ground','GND'),(3484,199,8,'complement output','2~Q'),(3485,199,9,'true output','2Q'),(3486,199,10,'asynchronous set-direct input (active low)','2~S~D'),(3487,199,11,'clock input (low-to-high edge-triggered)','2CP'),(3488,199,12,'data input','2D'),(3489,199,13,'asynchronous reset-direct input (active low)','2~R~D'),(3490,199,14,'supply voltage','Vcc'),(3491,200,1,'VRAM row address strobe','~RAS'),(3492,200,2,'VRAM column address strobe','~CAS'),(3493,200,3,'VRAM address/data bus (least significant bit)','AD7'),(3494,200,4,'VRAM address/data bus','AD6'),(3495,200,5,'VRAM address/data bus','AD5'),(3496,200,6,'VRAM address/data bus','AD4'),(3497,200,7,'VRAM address/data bus','AD3'),(3498,200,8,'VRAM address/data bus','AD2'),(3499,200,9,'VRAM address/data bus','AD1'),(3500,200,10,'VRAM address/data bus (most significant bit)','AD0'),(3501,200,11,'VRAM write strobe','R/~W'),(3502,200,12,'ground','GND'),(3503,200,13,'CPU interface mode select (usu. a CPU address line)','MODE'),(3504,200,14,'CPU-VDP write strobe','~CSW'),(3505,200,15,'CPU-VDP read strobe','~CSR'),(3506,200,16,'CPU interrupt output','~INT'),(3507,200,17,'CPU data bus (least significant bit)','CD7'),(3508,200,18,'CPU data bus','CD6'),(3509,200,19,'CPU data bus','CD5'),(3510,200,20,'CPU data bus','CD4'),(3511,200,21,'CPU data bus','CD3'),(3512,200,22,'CPU data bus','CD2'),(3513,200,23,'CPU data bus','CD1'),(3514,200,24,'CPU data bus (most significant bit)','CD0'),(3515,200,25,'VRAM read data bus (least significant bit)','RD7'),(3516,200,26,'VRAM read data bus','RD6'),(3517,200,27,'VRAM read data bus','RD5'),(3518,200,28,'VRAM read data bus','RD4'),(3519,200,29,'VRAM read data bus','RD3'),(3520,200,30,'VRAM read data bus','RD2'),(3521,200,31,'VRAM read data bus','RD1'),(3522,200,32,'VRAM read data bus (most significant bit)','RD0'),(3523,200,33,'supply voltage','Vcc'),(3524,200,34,'reset (active low; when above +9V, sync input for ext. video)','~RESET~/SYNC'),(3525,200,35,'external VDP input','EXTVDP'),(3526,200,36,'composite video output','COMVID'),(3527,200,37,'VDP output clock; XTAL/24','GROMCLK'),(3528,200,38,'VDP color burst frequency clock','CPUCLK'),(3529,200,39,'crystal input','XTAL1'),(3530,200,40,'crystal input','XTAL2'),(3531,201,1,'A to B clock input (low-to-high, edge-triggered)','CP__AB'),(3532,201,2,'select A to B source input','S__AB'),(3533,201,3,'output enable A to B','OE__AB'),(3534,201,4,'A data input/output','A__0'),(3535,201,5,'A data input/output','A__1'),(3536,201,6,'A data input/output','A__2'),(3537,201,7,'A data input/output','A__3'),(3538,201,8,'A data input/output','A__4'),(3539,201,9,'A data input/output','A__5'),(3540,201,10,'A data input/output','A__6'),(3541,201,11,'A data input/output','A__7'),(3542,201,12,'ground','GND'),(3543,201,13,'B data input/output','B__7'),(3544,201,14,'B data input/output','B__6'),(3545,201,15,'B data input/output','B__5'),(3546,201,16,'B data input/output','B__4'),(3547,201,17,'B data input/output','B__3'),(3548,201,18,'B data input/output','B__2'),(3549,201,19,'B data input/output','B__1'),(3550,201,20,'B data input/output','B__0'),(3551,201,21,'output enable B to A (active low)','~OE~__BA'),(3552,201,22,'select B to A source input','S__BA'),(3553,201,23,'B to A clock input (low-to-high, edge-triggered)','CP__BA'),(3554,201,24,'supply voltage','Vcc'),(3555,202,1,'output 1','1OUT'),(3556,202,2,'inverting input 1','1IN-'),(3557,202,3,'non-inverting input 1','1IN+'),(3558,202,4,'positive supply voltage','V__CC+'),(3559,202,5,'non-inverting input 2','2IN+'),(3560,202,6,'inverting input 2','2IN-'),(3561,202,7,'output 2','2OUT'),(3562,202,8,'output 3','3OUT'),(3563,202,9,'inverting input 3','3IN-'),(3564,202,10,'non-inverting input 3','3IN+'),(3565,202,11,'negative supply voltage','V__CC-'),(3566,202,12,'non-inverting input 4','4IN+'),(3567,202,13,'inverting input 4','4IN-'),(3568,202,14,'output 4','4OUT'),(3569,203,1,'data input 0','A0'),(3570,203,2,'data input 1','A1'),(3571,203,3,'data input 2','A2'),(3572,203,4,'latch enable input (active low)','~LE'),(3573,203,5,'data enable input 1 (active low)','~E~1'),(3574,203,6,'data enable input 2 (active high)','E2'),(3575,203,7,'output 7','~Y~7'),(3576,203,8,'ground','GND'),(3577,203,9,'output 6','~Y~6'),(3578,203,10,'output 5','~Y~5'),(3579,203,11,'output 4','~Y~4'),(3580,203,12,'output 3','~Y~3'),(3581,203,13,'output 2','~Y~2'),(3582,203,14,'output 1','~Y~1'),(3583,203,15,'output 0','~Y~0'),(3584,203,16,'supply voltage','Vcc'),(3585,204,1,'base 1','1B'),(3586,204,2,'base 2','2B'),(3587,204,3,'base 3','3B'),(3588,204,4,'base 4','4B'),(3589,204,5,'base 5','5B'),(3590,204,6,'base 6','6B'),(3591,204,7,'base 7','7B'),(3592,204,8,'common emitter (ground)','E'),(3593,204,9,'common','COM'),(3594,204,10,'collector 7','7C'),(3595,204,11,'collector 6','6C'),(3596,204,12,'collector 5','5C'),(3597,204,13,'collector 4','4C'),(3598,204,14,'collector 3','3C'),(3599,204,15,'collector 2','2C'),(3600,204,16,'collector 1','1C'),(3601,205,1,'asynchronous master reset (active low)','~MR'),(3602,205,2,'flip-flop output','Q__0'),(3603,205,3,'complementary flip-flop output','~Q~__0'),(3604,205,4,'data input','D__0'),(3605,205,5,'data input','D__1'),(3606,205,6,'complementary flip-flop output','~Q~__1'),(3607,205,7,'flip-flop output','Q__1'),(3608,205,8,'ground','GND'),(3609,205,9,'clock input (low-to-high, edge-triggered)','CP'),(3610,205,10,'flip-flop output','Q__2'),(3611,205,11,'complementary flip-flop output','~Q~__2'),(3612,205,12,'data input','D__2'),(3613,205,13,'data input','D__3'),(3614,205,14,'complementary flip-flop output','~Q~__3'),(3615,205,15,'flip-flop output','Q__3'),(3616,205,16,'supply voltage','Vcc'),(3617,206,1,'output 1','1OUT'),(3618,206,2,'inverting input 1','1IN-'),(3619,206,3,'non-inverting input 1','1IN+'),(3620,206,4,'positive supply voltage','Vcc'),(3621,206,5,'non-inverting input 2','2IN+'),(3622,206,6,'inverting input 2','2IN-'),(3623,206,7,'output 2','2OUT'),(3624,206,8,'output 3','3OUT'),(3625,206,9,'inverting input 3','3IN-'),(3626,206,10,'non-inverting input 3','3IN+'),(3627,206,11,'negative supply voltage','Vss'),(3628,206,12,'non-inverting input 4','4IN+'),(3629,206,13,'inverting input 4','4IN-'),(3630,206,14,'output 4','4OUT'),(3631,207,1,'parallel data input','D7'),(3632,207,2,'output','Q5'),(3633,207,3,'output','Q7'),(3634,207,4,'parallel data input','D3'),(3635,207,5,'parallel data input','D2'),(3636,207,6,'parallel data input','D1'),(3637,207,7,'parallel data input','D0'),(3638,207,8,'ground','GND'),(3639,207,9,'parallel load','PL'),(3640,207,10,'clock input (low-to-high edge-triggered)','CP'),(3641,207,11,'serial data input','DS'),(3642,207,12,'output','Q6'),(3643,207,13,'parallel data input','D4'),(3644,207,14,'parallel data input','D5'),(3645,207,15,'parallel data input','D6'),(3646,207,16,'supply voltage','Vcc'),(3647,208,1,'capacitor C1 connection','CAP1A'),(3648,208,2,'capacitor C1 connection','CAP1B'),(3649,208,3,'capacitor C2 connection','CAP2A'),(3650,208,4,'capacitor C2 connection','CAP2B'),(3651,208,5,'master reset','~RES'),(3652,208,6,'master clock','&empty;2'),(3653,208,7,'read/write select','R/~W'),(3654,208,8,'chip select (active low)','~CS'),(3655,208,9,'address bus (register select)','A0'),(3656,208,10,'address bus (register select)','A1'),(3657,208,11,'address bus (register select)','A2'),(3658,208,12,'address bus (register select)','A3'),(3659,208,13,'address bus (register select)','A4'),(3660,208,14,'ground','GND'),(3661,208,15,'data bus','D0'),(3662,208,16,'data bus','D1'),(3663,208,17,'data bus','D2'),(3664,208,18,'data bus','D3'),(3665,208,19,'data bus','D4'),(3666,208,20,'data bus','D5'),(3667,208,21,'data bus','D6'),(3668,208,22,'data bus','D7'),(3669,208,23,'Y-axis potentiometer input','POTY'),(3670,208,24,'X-axis potentiometer input','POTX'),(3671,208,25,'+5VDC supply','Vcc'),(3672,208,26,'external audio input','EXT IN'),(3673,208,27,'audio output','AUDIO OUT'),(3674,208,28,'+12VDC supply','Vdd'),(3675,209,1,'data input','DSA'),(3676,209,2,'data input','DSB'),(3677,209,3,'output','Q0'),(3678,209,4,'output','Q1'),(3679,209,5,'output','Q2'),(3680,209,6,'output','Q3'),(3681,209,7,'ground','GND'),(3682,209,8,'clock input (low-to-high, edge-triggered)','CP'),(3683,209,9,'master reset input (active low)','~MR'),(3684,209,10,'output','Q4'),(3685,209,11,'output','Q5'),(3686,209,12,'output','Q6'),(3687,209,13,'output','Q7'),(3688,209,14,'supply voltage','Vcc'),(3689,210,1,'analog ground','AGND'),(3690,210,2,'analog current output','OUT A'),(3691,210,3,'feedback resistor connection','R__FB A'),(3692,210,4,'input reference voltage','V__REF A'),(3693,210,5,'digital ground','DGND'),(3694,210,6,'DAC select','~DACA/DACB'),(3695,210,7,'parallel data input','(MSB) DB7'),(3696,210,8,'parallel data input','DB6'),(3697,210,9,'parallel data input','DB5'),(3698,210,10,'parallel data input','DB4'),(3699,210,11,'parallel data input','DB3'),(3700,210,12,'parallel data input','DB2'),(3701,210,13,'parallel data input','DB1'),(3702,210,14,'parallel data input','DB0 (LSB)'),(3703,210,15,'chip select (active low)','~CS'),(3704,210,16,'write to data register (active low)','~WR'),(3705,210,17,'supply voltage','V__DD'),(3706,210,18,'input reference voltage','V__REF B'),(3707,210,19,'feedback resistor connection','R__FB B'),(3708,210,20,'analog current output','OUT B'),(3709,211,1,'BCD input','D1'),(3710,211,2,'BCD input','D2'),(3711,211,3,'lamp test (lights all segments, active low)','~LT'),(3712,211,4,'blank (active low)','~BL'),(3713,211,5,'latch enable (active high)','LE'),(3714,211,6,'BCD input','D3'),(3715,211,7,'BCD input','D0'),(3716,211,8,'ground','GND'),(3717,211,9,'segment output','Qe'),(3718,211,10,'segment output','Qd'),(3719,211,11,'segment output','Qc'),(3720,211,12,'segment output','Qb'),(3721,211,13,'segment output','Qa'),(3722,211,14,'segment output','Qf'),(3723,211,15,'segment output','Qg'),(3724,211,16,'supply voltage','Vcc'),(3725,212,1,'data input','1A'),(3726,212,2,'data input','1B'),(3727,212,3,'data output','1Y'),(3728,212,4,'data input','2A'),(3729,212,5,'data input','2B'),(3730,212,6,'data output','2Y'),(3731,212,7,'ground','GND'),(3732,212,8,'data output','3Y'),(3733,212,9,'data input','3A'),(3734,212,10,'data input','3B'),(3735,212,11,'data output','4Y'),(3736,212,12,'data input','4A'),(3737,212,13,'data input','4B'),(3738,212,14,'supply voltage','Vcc'),(3739,213,1,'reset (active low); port B','(PCINT5/~RESET~/ADC0/dW) PB5'),(3740,213,2,'external clock input; port B','(PCINT3/CLKI/ADC3) PB3'),(3741,213,3,'port B','(PCINT4/ADC2) PB4'),(3742,213,4,'ground','GND'),(3743,213,5,'SPI master output/slave input; port B','PB0 (MOSI/AIN0/OC0A/PCINT0)'),(3744,213,6,'SPI master input/slave output; port B','PB1 (MISO/AIN1/OC0B/INT0/PCINT1)'),(3745,213,7,'SPI master clock; port B','PB2 (SCK/ADC1/T0/PCINT2)'),(3746,213,8,'supply voltage','Vcc'),(3747,214,1,'data input','1A'),(3748,214,2,'data output','1Y'),(3749,214,3,'data input','2A'),(3750,214,4,'data output','2Y'),(3751,214,5,'data input','3A'),(3752,214,6,'data output','3Y'),(3753,214,7,'ground','GND'),(3754,214,8,'data output','4Y'),(3755,214,9,'data input','4A'),(3756,214,10,'data output','5Y'),(3757,214,11,'data input','5A'),(3758,214,12,'data output','6Y'),(3759,214,13,'data input','6A'),(3760,214,14,'supply voltage','Vcc'),(3761,215,1,'enable input (active low)','1~E'),(3762,215,2,'address input','1A__0'),(3763,215,3,'address input','1A__1'),(3764,215,4,'output','1Y__0'),(3765,215,5,'output','1Y__1'),(3766,215,6,'output','1Y__2'),(3767,215,7,'output','1Y__3'),(3768,215,8,'ground','GND'),(3769,215,9,'output','2Y__3'),(3770,215,10,'output','2Y__2'),(3771,215,11,'output','2Y__1'),(3772,215,12,'output','2Y__0'),(3773,215,13,'address input','2A__1'),(3774,215,14,'address input','2A__0'),(3775,215,15,'enable input (active low)','2~E'),(3776,215,16,'supply voltage','Vcc'),(3777,216,1,'true output','2Q'),(3778,216,2,'complement output','2~Q'),(3779,216,3,'clock input (low-to-high edge-triggered)','2CP'),(3780,216,4,'asynchronous clear-direct input','2CD'),(3781,216,5,'synchronous input','2K'),(3782,216,6,'synchronous input','2J'),(3783,216,7,'asynchronous set-direct input','2SD'),(3784,216,8,'ground','GND'),(3785,216,9,'asynchronous set-direct input','1SD'),(3786,216,10,'asynchronous input','1J'),(3787,216,11,'asynchronous input','1K'),(3788,216,12,'asynchronous clear-direct input','1CD'),(3789,216,13,'clock input (low-to-high edge-triggered)','1CP'),(3790,216,14,'complement output','1~Q'),(3791,216,15,'true output','1Q'),(3792,216,16,'supply voltage','Vcc'),(3793,217,1,'Data Line 2 To CPU (Bi-Directional)','D2'),(3794,217,2,'Data Line 7 To CPU (Bi-Directional)','D7'),(3795,217,3,'Data Line 6 To CPU (Bi-Directional)','D6'),(3796,217,4,'Chip Enable Input (Active Low)','~CE~'),(3797,217,5,'Control/Data Select (High = Ctrl, Low = Data)','C/~D~'),(3798,217,6,'Port A or B Select (Low = A, High = B)','B/~A~'),(3799,217,7,'Peripheral Port A Line 7 (Bi-Directional)','PA7'),(3800,217,8,'Peripheral Port A Line 6 (Bi-Directional)','PA6'),(3801,217,9,'Peripheral Port A Line 5 (Bi-Directional)','PA5'),(3802,217,10,'Peripheral Port A Line 4 (Bi-Directional)','PA4'),(3803,217,11,'Power Ground','GND'),(3804,217,12,'Peripheral Port A Line 3 (Bi-Directional)','PA3'),(3805,217,13,'Peripheral Port A Line 2 (Bi-Directional)','PA2'),(3806,217,14,'Peripheral Port A Line 1 (Bi-Directional)','PA1'),(3807,217,15,'Peripheral Port A Line 0 (Bi-Directional)','PA0'),(3808,217,16,'Port A Strobe Input from Peripheral (Active Low)','~ASTB~'),(3809,217,17,'Port B Strobe Input from Peripherial (Active Low)','~BSTB~'),(3810,217,18,'Register A Ready Output (Active High)','ARDY'),(3811,217,19,'Data Line 0 To CPU (Bi-Directional)','D0'),(3812,217,20,'Data Line 1 To CPU (Bi-Directional)','D1'),(3813,217,21,'Register B Ready Output (Active High)','BRDY'),(3814,217,22,'Interrupt Enable Output (Active High)','IEO'),(3815,217,23,'Interrupt Input (Active Low)','~INT~'),(3816,217,24,'Interrupt Enable Input (Active High)','IEI'),(3817,217,25,'System Clock Input','CLK'),(3818,217,26,'Power 5V DC','+5V'),(3819,217,27,'Peripheral Port A Line 0 (Bi-Directional)','PB0'),(3820,217,28,'Peripheral Port A Line 1 (Bi-Directional)','PB1'),(3821,217,29,'Peripheral Port A Line 2 (Bi-Directional)','PB2'),(3822,217,30,'Peripheral Port A Line 3 (Bi-Directional)','PB3'),(3823,217,31,'Peripheral Port A Line 4 (Bi-Directional)','PB4'),(3824,217,32,'Peripheral Port A Line 5 (Bi-Directional)','PB5'),(3825,217,33,'Peripheral Port A Line 6 (Bi-Directional)','PB6'),(3826,217,34,'Peripheral Port A Line 7 (Bi-Directional)','PB7'),(3827,217,35,'Read Request Input from CPU (Active Low)','~RD~'),(3828,217,36,'Input/Output Request Input from CPU (Active Low)','~IORQ~'),(3829,217,37,'Machine Cycle 1 Input from CPU (Active Low)','~M1~'),(3830,217,38,'Data Line 3 To CPU (Bi-Directional)','D3'),(3831,217,39,'Data Line 4 To CPU (Bi-Directional)','D4'),(3832,217,40,'Data Line 5 To CPU (Bi-Directional)','D5'),(3833,218,1,'Programming Supply','V___PP'),(3834,218,2,'Address input','A__12'),(3835,218,3,'Address input','A__7'),(3836,218,4,'Address input','A__6'),(3837,218,5,'Address input','A__5'),(3838,218,6,'Address input','A__4'),(3839,218,7,'Address input','A__3'),(3840,218,8,'Address input','A__2'),(3841,218,9,'Address input','A__1'),(3842,218,10,'Address input','A__0'),(3843,218,11,'Data input/output','O__0'),(3844,218,12,'Data input/output','O__1'),(3845,218,13,'Data input/output','O__2'),(3846,218,14,'Ground','V__SS'),(3847,218,15,'Data input/output','O__3'),(3848,218,16,'Data input/output','O__4'),(3849,218,17,'Data input/output','O__5'),(3850,218,18,'Data input/output','O__6'),(3851,218,19,'Data input/output','O__7'),(3852,218,20,'Chip enable (active low)','~CE'),(3853,218,21,'Address input','A__10'),(3854,218,22,'Output enable (active low)','~OE'),(3855,218,23,'Address input','A__11'),(3856,218,24,'Address input','A__9'),(3857,218,25,'Address input','A__8'),(3858,218,26,'Address input','A__13'),(3859,218,27,'Program enable (active low)','~PGM'),(3860,218,28,'positive supply voltage','V__CC'),(3861,219,1,'output enable (active low)','~OE'),(3862,219,2,'data input','D__0'),(3863,219,3,'data input','D__1'),(3864,219,4,'data input','D__2'),(3865,219,5,'data input','D__3'),(3866,219,6,'data input','D__4'),(3867,219,7,'data input','D__5'),(3868,219,8,'data input','D__6'),(3869,219,9,'data input','D__7'),(3870,219,10,'ground','GND'),(3871,219,11,'latch enable (active high)','LE'),(3872,219,12,'latch output','~Q~__7'),(3873,219,13,'latch output','~Q~__6'),(3874,219,14,'latch output','~Q~__5'),(3875,219,15,'latch output','~Q~__4'),(3876,219,16,'latch output','~Q~__3'),(3877,219,17,'latch output','~Q~__2'),(3878,219,18,'latch output','~Q~__1'),(3879,219,19,'latch output','~Q~__0'),(3880,219,20,'supply voltage','Vcc'),(3881,220,1,'data input','1A'),(3882,220,2,'data input','1B'),(3883,220,3,'data output','1Y'),(3884,220,4,'data output','2Y'),(3885,220,5,'data input','2A'),(3886,220,6,'data input','2B'),(3887,220,7,'ground','GND'),(3888,220,8,'data input','3A'),(3889,220,9,'data input','3B'),(3890,220,10,'data output','3Y'),(3891,220,11,'data output','4Y'),(3892,220,12,'data input','4A'),(3893,220,13,'data input','4B'),(3894,220,14,'supply voltage','Vcc'),(3895,221,1,'common input/output','Z'),(3896,221,2,'independent input/output','Y7'),(3897,221,3,'independent input/output','Y6'),(3898,221,4,'independent input/output','Y5'),(3899,221,5,'independent input/output','Y4'),(3900,221,6,'independent input/output','Y3'),(3901,221,7,'independent input/output','Y2'),(3902,221,8,'independent input/output','Y1'),(3903,221,9,'independent input/output','Y0'),(3904,221,10,'address input','A0'),(3905,221,11,'address input','A1'),(3906,221,12,'ground','GND'),(3907,221,13,'address input','A3'),(3908,221,14,'address input','A2'),(3909,221,15,'enable input (active low)','~E'),(3910,221,16,'independent input/output','Y15'),(3911,221,17,'independent input/output','Y14'),(3912,221,18,'independent input/output','Y13'),(3913,221,19,'independent input/output','Y12'),(3914,221,20,'independent input/output','Y11'),(3915,221,21,'independent input/output','Y10'),(3916,221,22,'independent input/output','Y9'),(3917,221,23,'independent input/output','Y8'),(3918,221,24,'supply voltage','V__CC'),(3919,222,1,'data input','D__1'),(3920,222,2,'data input','D__2'),(3921,222,3,'data input','D__3'),(3922,222,4,'read address input','R__B'),(3923,222,5,'read address input','R__A'),(3924,222,6,'data output','Q__3'),(3925,222,7,'data output','Q__2'),(3926,222,8,'ground','GND'),(3927,222,9,'data output','Q__1'),(3928,222,10,'data output','Q__0'),(3929,222,11,'3-state output read enable (active low)','~RE'),(3930,222,12,'write enable (active low)','~WE'),(3931,222,13,'write address input','W__B'),(3932,222,14,'write address input','W__A'),(3933,222,15,'data input','D__0'),(3934,222,16,'supply voltage','Vcc'),(3935,223,1,'data input 0','A0'),(3936,223,2,'data input 1','A1'),(3937,223,3,'data input 2','A2'),(3938,223,4,'enable input 1 (active low)','~E~1'),(3939,223,5,'enable input 2 (active low)','~E~2'),(3940,223,6,'enable input 3 (active high)','E3'),(3941,223,7,'output 7','Y7'),(3942,223,8,'ground','GND'),(3943,223,9,'output 6','Y6'),(3944,223,10,'output 5','Y5'),(3945,223,11,'output 4','Y4'),(3946,223,12,'output 3','Y3'),(3947,223,13,'output 2','Y2'),(3948,223,14,'output 1','Y1'),(3949,223,15,'output 0','Y0'),(3950,223,16,'supply voltage','Vcc'),(3951,224,1,'output enable (active low)','~OE'),(3952,224,2,'data input','D__0'),(3953,224,3,'data input','D__1'),(3954,224,4,'data input','D__2'),(3955,224,5,'data input','D__3'),(3956,224,6,'data input','D__4'),(3957,224,7,'data input','D__5'),(3958,224,8,'data input','D__6'),(3959,224,9,'data input','D__7'),(3960,224,10,'data input','D__8'),(3961,224,11,'data input','D__9'),(3962,224,12,'ground','GND'),(3963,224,13,'clock input (low to high transition)','CP'),(3964,224,14,'data ouptut (three state)','O__9'),(3965,224,15,'data ouptut (three state)','O__8'),(3966,224,16,'data ouptut (three state)','O__7'),(3967,224,17,'data ouptut (three state)','O__6'),(3968,224,18,'data ouptut (three state)','O__5'),(3969,224,19,'data ouptut (three state)','O__4'),(3970,224,20,'data ouptut (three state)','O__3'),(3971,224,21,'data ouptut (three state)','O__2'),(3972,224,22,'data ouptut (three state)','O__1'),(3973,224,23,'data ouptut (three state)','O__0'),(3974,224,24,'supply voltage','Vcc'),(3975,225,1,'LED supply voltage','V__LED'),(3976,225,2,'Latch data input B','B'),(3977,225,3,'Latch data input A','A'),(3978,225,4,'Left decimal point cathode','DP__L'),(3979,225,5,'Latch strobe input (active low)','~STROBE'),(3980,225,6,'no pin',''),(3981,225,7,'ground','GND'),(3982,225,8,'Display blanking input (active high)','BLANK'),(3983,225,9,'no pin',''),(3984,225,10,'Right decimal point cathode','DP__R'),(3985,225,11,'no pin',''),(3986,225,12,'Latch data input D','D'),(3987,225,13,'Latch data input C','C'),(3988,225,14,'Logic supply voltage','Vcc'),(3989,226,1,'synchronous input','1J'),(3990,226,2,'complement output','1~Q'),(3991,226,3,'true output','1Q'),(3992,226,4,'synchronous input','1K'),(3993,226,5,'true output','2Q'),(3994,226,6,'complement output','2~Q'),(3995,226,7,'ground','GND'),(3996,226,8,'synchronous input','2J'),(3997,226,9,'clock input (high-to-low, edge-triggered)','2~CP'),(3998,226,10,'asynchronous reset (active low)','2~R'),(3999,226,11,'synchronous input','2K'),(4000,226,12,'clock input (high-to-low, edge-triggered)','1~CP'),(4001,226,13,'asynchronous reset (active low)','1~R'),(4002,226,14,'supply voltage','Vcc'),(4003,227,1,'data output','1Y'),(4004,227,2,'data input','1A'),(4005,227,3,'data input','1B'),(4006,227,4,'data input','1C'),(4007,227,5,'data input','1D'),(4008,227,6,'no connection','NC'),(4009,227,7,'ground','GND'),(4010,227,8,'no connection','NC'),(4011,227,9,'data input','2A'),(4012,227,10,'data input','2B'),(4013,227,11,'data input','2C'),(4014,227,12,'data input','2D'),(4015,227,13,'data output','2Y'),(4016,227,14,'supply voltage','Vcc'),(4017,228,1,'negative-edge triggered input 1','1~A'),(4018,228,2,'positive-edge triggered input 1','1B'),(4019,228,3,'direct reset (active low) 1','1~R~D'),(4020,228,4,'active low output 1','1~Q'),(4021,228,5,'active high output 2','2Q'),(4022,228,6,'external capacitor connection 2','2CEXT'),(4023,228,7,'external resistor and capacitor connection 2','2REXT/CEXT'),(4024,228,8,'ground','GND'),(4025,228,9,'negative-edge triggered input 2','2~A'),(4026,228,10,'positive-edge triggered input 2','2B'),(4027,228,11,'direct reset (active low) 2','2~R~D'),(4028,228,12,'active low output 2','2~Q'),(4029,228,13,'active high output 1','1Q'),(4030,228,14,'external capacitor connection 1','1CEXT'),(4031,228,15,'external resistor and capacitor connection 1','1REXT/CEXT'),(4032,228,16,'supply voltage','Vcc'),(4033,229,1,'enable input (active low)','1~E'),(4034,229,2,'address input','1A__0'),(4035,229,3,'address input','1A__1'),(4036,229,4,'output (active low)','1~Y~__0'),(4037,229,5,'output (active low)','1~Y~__1'),(4038,229,6,'output (active low)','1~Y~__2'),(4039,229,7,'output (active low)','1~Y~__3'),(4040,229,8,'ground','GND'),(4041,229,9,'output (active low)','2~Y~__3'),(4042,229,10,'output (active low)','2~Y~__2'),(4043,229,11,'output (active low)','2~Y~__1'),(4044,229,12,'output (active low)','2~Y~__0'),(4045,229,13,'address input','2A__1'),(4046,229,14,'address input','2A__0'),(4047,229,15,'enable input (active low)','2~E'),(4048,229,16,'supply voltage','Vcc'),(4049,230,1,'data input','2A'),(4050,230,2,'data input','2B'),(4051,230,3,'data input','1A'),(4052,230,4,'data input','1B'),(4053,230,5,'data input','1C'),(4054,230,6,'data output','1Y'),(4055,230,7,'ground','GND'),(4056,230,8,'data input','2C'),(4057,230,9,'data output','2Y'),(4058,230,10,'data output','3Y'),(4059,230,11,'data input','3A'),(4060,230,12,'data input','3B'),(4061,230,13,'data input','3C'),(4062,230,14,'supply voltage','Vcc'),(4063,231,1,'balance','BAL'),(4064,231,2,'inverting input','IN-'),(4065,231,3,'non-inverting input','IN+'),(4066,231,4,'negative supply voltage','Vss'),(4067,231,5,'balance','BAL'),(4068,231,6,'output','OUT'),(4069,231,7,'positive supply voltage','Vcc'),(4070,231,8,'no connection','NC'),(4071,232,1,'reset (active low); port C','(~RESET) PC6'),(4072,232,2,'UART receive; port D','(RXD) PD0'),(4073,232,3,'UART transmit; port D','(TXD) PD1'),(4074,232,4,'external interrupt 0; port D','(INT0) PD2'),(4075,232,5,'external interrupt 1; port D','(INT1) PD3'),(4076,232,6,'port D','(XCK/T0) PD4'),(4077,232,7,'supply voltage','Vcc'),(4078,232,8,'ground','GND'),(4079,232,9,'clock oscillator pin 1; port B','(XTAL1/TOSC1) PB6'),(4080,232,10,'clock oscillator pin 2; port B','(XTAL2/TOSC2) PB7'),(4081,232,11,'port D','(T1) PD5'),(4082,232,12,'port D','(AIN0) PD6'),(4083,232,13,'port D','(AIN1) PD7'),(4084,232,14,'port B','(ICP1) PB0'),(4085,232,15,'port B','PB1 (OC1A)'),(4086,232,16,'SPI slave select; port B','PB2 (SS/OC1B)'),(4087,232,17,'SPI master output/slave input; port B','PB3 (MOSI/OC2)'),(4088,232,18,'SPI master input/slave output; port B','PB4 (MISO)'),(4089,232,19,'SPI master clock; port B','PB5 (SCK)'),(4090,232,20,'A/D converter supply voltage','AVcc'),(4091,232,21,'analog reference for A/D converter','AREF'),(4092,232,22,'ground','GND'),(4093,232,23,'port C','PC0 (ADC0)'),(4094,232,24,'port C','PC1 (ADC1)'),(4095,232,25,'port C','PC2 (ADC2)'),(4096,232,26,'port C','PC3 (ADC3)'),(4097,232,27,'2-wire clock; port C','PC4 (ADC4/SCL)'),(4098,232,28,'2-wire data; port C','PC5 (ADC5/SDA)'),(4099,233,1,'common data select input','S'),(4100,233,2,'data input from source 0','1I__0'),(4101,233,3,'data input from source 1','1I__1'),(4102,233,4,'multiplexer output','1Y'),(4103,233,5,'data input from source 0','2I__0'),(4104,233,6,'data input from source 1','2I__1'),(4105,233,7,'multiplexer output','2Y'),(4106,233,8,'ground','GND'),(4107,233,9,'multiplexer output','3Y'),(4108,233,10,'data input from source 1','3I__1'),(4109,233,11,'data input from source 0','3I__0'),(4110,233,12,'multiplexer output','4Y'),(4111,233,13,'data input from source 1','4I__1'),(4112,233,14,'data input from source 0','4I__0'),(4113,233,15,'enable input (active low)','~E'),(4114,233,16,'supply voltage','Vcc'),(4115,234,1,'data input','A1'),(4116,234,2,'data input','B1'),(4117,234,3,'data output (see note)','Q1'),(4118,234,4,'data output (see note)','Q2'),(4119,234,5,'data input','A2'),(4120,234,6,'data input','B2'),(4121,234,7,'ground','GND'),(4122,234,8,'data input','C2'),(4123,234,9,'data input','D2'),(4124,234,10,'inhibit','INH1'),(4125,234,11,'inhibit','INH2'),(4126,234,12,'data input','C1'),(4127,234,13,'data input','D1'),(4128,234,14,'supply voltage','Vcc'),(4129,235,1,'parallel data input','D1'),(4130,235,2,'count output','Q1'),(4131,235,3,'count output','Q0'),(4132,235,4,'count-down clock input (low-to-high edge-triggered)','CPD'),(4133,235,5,'count-up clock input (low-to-high edge-triggered)','CPU'),(4134,235,6,'count output','Q2'),(4135,235,7,'count output','Q3'),(4136,235,8,'ground','GND'),(4137,235,9,'parallel data input','D3'),(4138,235,10,'parallel data input','D2'),(4139,235,11,'parallel load (active low)','~PL'),(4140,235,12,'terminal count-up (carry; active low)','~TCU'),(4141,235,13,'terminal count-down (borrow; active low)','~TCD'),(4142,235,14,'master reset','MR'),(4143,235,15,'parallel data input','D0'),(4144,235,16,'supply voltage','Vcc'),(4145,236,1,'bypass','BYPASS'),(4146,236,2,'non-inverting input','IN+'),(4147,236,3,'ground (heat sink)','GND'),(4148,236,4,'ground (heat sink)','GND'),(4149,236,5,'ground (heat sink)','GND'),(4150,236,6,'inverting input','IN-'),(4151,236,7,'ground','GND'),(4152,236,8,'output','OUT'),(4153,236,9,'no connection','NC'),(4154,236,10,'ground (heat sink)','GND'),(4155,236,11,'ground (heat sink)','GND'),(4156,236,12,'ground (heat sink)','GND'),(4157,236,13,'no connection','NC'),(4158,236,14,'supply voltage','Vcc'),(4159,237,1,'enable input (active low)','1~E'),(4160,237,2,'address input','1A__0'),(4161,237,3,'address input','1A__1'),(4162,237,4,'output','1~Y~__0'),(4163,237,5,'output','1~Y~__1'),(4164,237,6,'output','1~Y~__2'),(4165,237,7,'output','1~Y~__3'),(4166,237,8,'ground','GND'),(4167,237,9,'output','2~Y~__3'),(4168,237,10,'output','2~Y~__2'),(4169,237,11,'output','2~Y~__1'),(4170,237,12,'output','2~Y~__0'),(4171,237,13,'address input','2A__1'),(4172,237,14,'address input','2A__0'),(4173,237,15,'enable input (active low)','2~E'),(4174,237,16,'supply voltage','Vcc'),(4175,238,1,'data input','D__1'),(4176,238,2,'counter output','Q__1'),(4177,238,3,'counter output','Q__0'),(4178,238,4,'count enable input (active low)','~CE'),(4179,238,5,'up/down input','~U~/D'),(4180,238,6,'counter output','Q__2'),(4181,238,7,'counter output','Q__3'),(4182,238,8,'ground','GND'),(4183,238,9,'data input','D__3'),(4184,238,10,'data input','D__2'),(4185,238,11,'parallel load input (active low)','~PL'),(4186,238,12,'terminal count output','TC'),(4187,238,13,'ripple clock output (active low)','~RC'),(4188,238,14,'clock input (low-to-high, edge-triggered)','CP'),(4189,238,15,'data input','D__0'),(4190,238,16,'supply voltage','Vcc'),(4191,239,1,'output enable (active low)','1~OE'),(4192,239,2,'data input','1A0'),(4193,239,3,'bus output','2Y0'),(4194,239,4,'data input','1A1'),(4195,239,5,'bus output','2Y1'),(4196,239,6,'data input','1A2'),(4197,239,7,'bus output','2Y2'),(4198,239,8,'data input','1A3'),(4199,239,9,'bus output','2Y3'),(4200,239,10,'ground','GND'),(4201,239,11,'data input','2A3'),(4202,239,12,'bus output','1Y3'),(4203,239,13,'data input','2A2'),(4204,239,14,'bus output','1Y2'),(4205,239,15,'data input','2A1'),(4206,239,16,'bus output','1Y1'),(4207,239,17,'data input','2A0'),(4208,239,18,'bus output','1Y0'),(4209,239,19,'output enable (active low)','2~OE'),(4210,239,20,'supply voltage','Vcc'),(4211,240,1,'asynchronous parallel load input (active low)','~PL'),(4212,240,2,'clock input (low-to-high, edge-triggered)','CP'),(4213,240,3,'parallel data input','D4'),(4214,240,4,'parallel data input','D5'),(4215,240,5,'parallel data input','D6'),(4216,240,6,'parallel data input','D7'),(4217,240,7,'complementary output from the last stage','~Q~7'),(4218,240,8,'ground','GND'),(4219,240,9,'serial output from the last stage','Q7'),(4220,240,10,'serial data input','DS'),(4221,240,11,'parallel data input','D0'),(4222,240,12,'parallel data input','D1'),(4223,240,13,'parallel data input','D2'),(4224,240,14,'parallel data input','D3'),(4225,240,15,'clock enable input (active low)','~CE'),(4226,240,16,'supply voltage','Vcc'),(4227,241,1,'no connection','NC'),(4228,241,2,'no connection','NC'),(4229,241,3,'ground 1','GND 1'),(4230,241,4,'non-inverting input 1','+INPUT 1'),(4231,241,5,'inverting input 1','-INPUT 1'),(4232,241,6,'negative supply voltage','V-'),(4233,241,7,'output 2','OUTPUT 2'),(4234,241,8,'ground 2','GND 2'),(4235,241,9,'non-inverting input 2','+INPUT 2'),(4236,241,10,'inverting input 2','-INPUT 2'),(4237,241,11,'positive supply voltage','V+'),(4238,241,12,'output 1','OUTPUT 1'),(4239,241,13,'not connected','NC'),(4240,241,14,'not connected','NC'),(4241,242,1,'temperature sensor; voltage range of 1.25V to 2.65V (typical)','V__IN'),(4242,242,2,'positive terminal for PWM ramp generator timing capacitor; 1 &micro;F for 30 Hz PWM','C__F'),(4243,242,3,'auto-shutdown voltage; auto-shutdown occurs when V__IN <= V__AS','V__AS'),(4244,242,4,'ground','GND'),(4245,242,5,'fan rotation pulses; absense of pulses indicates a fault','SENSE'),(4246,242,6,'goes low to indicate a fault condition','~FAULT~'),(4247,242,7,'active high complimentary output that drives the fan motor through an NPN transistor or N-channel MOSFET','V__OUT'),(4248,242,8,'power supply','V__DD'),(4249,243,1,'asynchronous master reset (active low)','~MR'),(4250,243,2,'serial data input (shift right)','D__SR'),(4251,243,3,'parallel data input','D__0'),(4252,243,4,'parallel data input','D__1'),(4253,243,5,'parallel data input','D__2'),(4254,243,6,'parallel data input','D__3'),(4255,243,7,'serial data input (shift left)','D__SL'),(4256,243,8,'ground','GND'),(4257,243,9,'mode control input','S__0'),(4258,243,10,'mode control input','S__1'),(4259,243,11,'clock input (low-to-high, edge-triggered)','CP'),(4260,243,12,'parallel output','Q__3'),(4261,243,13,'parallel output','Q__2'),(4262,243,14,'parallel output','Q__1'),(4263,243,15,'parallel output','Q__0'),(4264,243,16,'supply voltage','Vcc'),(4265,244,1,'clock input, 2nd, 3rd and 4th section (high-to-low edge-triggered)','~CP~__1'),(4266,244,2,'asynchronous master reset','MR__1'),(4267,244,3,'asynchronous master reset','MR__2'),(4268,244,4,'no connection','NC'),(4269,244,5,'supply voltage','Vcc'),(4270,244,6,'no connection','NC'),(4271,244,7,'no connection','NC'),(4272,244,8,'counter output','Q__2'),(4273,244,9,'counter output','Q__1'),(4274,244,10,'ground','GND'),(4275,244,11,'counter output','Q__3'),(4276,244,12,'counter output','Q__0'),(4277,244,13,'no connection','NC'),(4278,244,14,'clock input, 1st section (high-to-low edge-triggered)','~CP~__0'),(4279,251,1,'Output comp low, true high','C'),(4280,251,2,'Data In','A__1'),(4281,251,3,'Data Out','Y__1'),(4282,251,4,'No Connection','NC'),(4283,251,5,'Data In','A__2'),(4284,251,6,'Data Out','Y__2'),(4285,251,7,'Ground','GND'),(4286,251,8,'Latch data low, invert C high','B'),(4287,251,9,'Data Out','Y__3'),(4288,251,10,'Data In','A__3'),(4289,251,11,'No Connection','NC'),(4290,251,12,'Data Out','Y__4'),(4291,251,13,'Data In','A__4'),(4292,251,14,'Supply Voltage','V__CC'),(4293,252,1,'Input','A__1'),(4294,252,2,'Output','Y__1'),(4295,252,3,'Input','A__2'),(4296,252,4,'Output','Y__2'),(4297,252,5,'Input','A__3'),(4298,252,6,'Output','Y__3'),(4299,252,7,'Ground','GND'),(4300,252,8,'Output','Y__4'),(4301,252,9,'Input','A__4'),(4302,252,10,'Output','Y__5'),(4303,252,11,'Input','A__5'),(4304,252,12,'Output','Y__6'),(4305,252,13,'Input','A__6'),(4306,252,14,'Supply Voltage','V__CC'),(4307,253,1,'Word A Input','A__1'),(4308,253,2,'Word B Input','B__1'),(4309,253,3,'Word A Input','A__0'),(4310,253,4,'Word B Input','B__0'),(4311,253,5,'Function Select Input','S__0'),(4312,253,6,'Function Select Input','S__1'),(4313,253,7,'Function Select Input','S__2'),(4314,253,8,'Function Output','F__0'),(4315,253,9,'Function Output','F__1'),(4316,253,10,'Ground','GND'),(4317,253,11,'Function Output','F__2'),(4318,253,12,'Function Output','F__3'),(4319,253,13,'Carry Generate Output (active low)','~G'),(4320,253,14,'Carry Propagate Output (active low)','~P'),(4321,253,15,'Carry In','C__n'),(4322,253,16,'Word B Input','B__3'),(4323,253,17,'Word A Input','A__3'),(4324,253,18,'Word B Input','B__2'),(4325,253,19,'Word A Input','A__2'),(4326,253,20,'Supply Voltage','V__CC'),(4327,254,1,'Word A Input','A__1'),(4328,254,2,'Word B Input','B__1'),(4329,254,3,'Word A Input','A__0'),(4330,254,4,'Word B Input','B__0'),(4331,254,5,'Function Select Input','S__0'),(4332,254,6,'Function Select Input','S__1'),(4333,254,7,'Function Select Input','S__2'),(4334,254,8,'Function Output','F__0'),(4335,254,9,'Function Output','F__1'),(4336,254,10,'Ground','GND'),(4337,254,11,'Function Output','F__2'),(4338,254,12,'Function Output','F__3'),(4339,254,13,'Ripple-Carry Output','C__n+4'),(4340,254,14,'Overflow Output','OVR'),(4341,254,15,'Carry In','C__n'),(4342,254,16,'Word B Input','B__3'),(4343,254,17,'Word A Input','A__3'),(4344,254,18,'Word B Input','B__2'),(4345,254,19,'Word A Input','A__2'),(4346,254,20,'Supply Voltage','V__CC'),(4347,255,1,'Supply Voltage','V__CC'),(4348,255,2,'Receiver Output','RO'),(4349,255,3,'Driver Input','DI'),(4350,255,4,'Ground','GND'),(4351,255,5,'Driver Output inverted','DO -'),(4352,255,6,'Driver Output','DO+'),(4353,255,7,'Receiver Input inverted','RI-'),(4354,255,8,'Receiver input','RI+'),(4355,256,1,'OR Output','X'),(4356,256,2,'Data Input','A'),(4357,256,3,'Data Input','B'),(4358,256,4,'Data Input','C'),(4359,256,5,'Data Input','D'),(4360,256,6,'No Connection','NC'),(4361,256,7,'Ground','GND'),(4362,256,8,'No Connection','NC'),(4363,256,9,'Data Input','E'),(4364,256,10,'Data Input','F'),(4365,256,11,'Data Input','G'),(4366,256,12,'Data Input','H'),(4367,256,13,'NOR Output','Y'),(4368,256,14,'Supply Voltage','V__CC'),(4369,257,1,'Carry Generate Input  (active low)','~G~__1'),(4370,257,2,'Carry Propagate Input (active low)','~P~__1'),(4371,257,3,'Carry Generate Input (active low)','~G~__0'),(4372,257,4,'Carry Propagate Input (active low)','~P~__0'),(4373,257,5,'Carry Generate Input  (active low)','~G~__3'),(4374,257,6,'Carry Propagate Input (active low)','~P~__3'),(4375,257,7,'Carry Propagate Output','~P'),(4376,257,8,'Ground','GND'),(4377,257,9,'Carry Output','C__n+2'),(4378,257,10,'Carry Generate Output','~G'),(4379,257,11,'Carry Output','C__n+y'),(4380,257,12,'Carry Output','C__n+x'),(4381,257,13,'Carry Input','C__n'),(4382,257,14,'Carry Generate Input (active low)','~G~__2'),(4383,257,15,'Carry Propagate Input (active low)','~P~__2'),(4384,257,16,'Supply Voltage','V__CC');
/*!40000 ALTER TABLE `pins` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Table structure for table `specs`
--

DROP TABLE IF EXISTS `specs`;
/*!40101 SET @saved_cs_client     = @@character_set_client */;
/*!50503 SET character_set_client = utf8mb4 */;
CREATE TABLE `specs` (
  `id` int NOT NULL AUTO_INCREMENT,
  `chip_id` int NOT NULL,
  `parameter` varchar(128) NOT NULL,
  `unit` varchar(32) NOT NULL,
  `value` text NOT NULL,
  PRIMARY KEY (`id`),
  KEY `chip_idx` (`chip_id`),
  CONSTRAINT `specs_ibfk_1` FOREIGN KEY (`chip_id`) REFERENCES `chips` (`id`)
) ENGINE=InnoDB AUTO_INCREMENT=603 DEFAULT CHARSET=utf8mb4 COLLATE=utf8mb4_0900_ai_ci;
/*!40101 SET character_set_client = @saved_cs_client */;

--
-- Dumping data for table `specs`
--

LOCK TABLES `specs` WRITE;
/*!40000 ALTER TABLE `specs` DISABLE KEYS */;
INSERT INTO `specs` VALUES (1,1,'Supply voltage','V','&plusmn;10 (min)<br />&plusmn;22 (max)'),(2,1,'Maximum input voltage','V','&plusmn;15'),(3,1,'Gain bandwidth','MHz','1'),(4,1,'Slew rate','V/&micro;s','0.5'),(5,1,'Supply current','mA','1.7'),(6,2,'Maximum clock input frequency','MHz','8 (8254)<br />10 (8254-2)'),(7,3,'Data rate','kbps','120'),(8,4,'Max active current','&micro;A','400'),(9,4,'Max sampling rate','ksps','100 (5V supply)<br />50 (2.7V supply)'),(10,4,'Resolution','bits','12'),(11,4,'Conversion time','clock cycles','12'),(12,6,'Propagation delay, An to ~Y~n','ns','12 (74HC)<br />17 (74HCT)'),(13,6,'Propagation delay, E3 to ~Y~n','ns','14 (74HC)<br />19 (74HCT)'),(14,6,'Propagation delay, ~E~n to ~Y~n','ns','14 (74HC)<br />19 (74HCT)'),(15,7,'Minimum clock frequency','MHz','1'),(16,7,'Maximum clock frequency','MHz','2.5 (AY-3-8910)<br />4 (YM2149)'),(17,8,'Propagation delay, nAn to nYn','ns','9 (74HC/HCT)'),(18,9,'Supply Voltage range','V','-0.5 to 7'),(19,9,'Input Voltage range','V','-0.5 to 7'),(20,9,'Recommended Voltage range','V','4.5 to 5.5'),(21,9,'High level input voltage','V','2'),(22,9,'Low-level input voltage','V','0.7 (54AL)<br />0.8 (74AL)'),(23,9,'High-level output current','mA','-1 (54AL)<br />-2.6 (74AL)'),(24,9,'Low-level output current','mA','12 (54AL)<br />24 (74AL)'),(25,9,'Operating Temp','degC','-55 to +125 (54AL)<br />0 to +70 (74AL)'),(26,10,'Maximum supply voltage','V','26'),(27,10,'Minimum supply voltage','V','12'),(28,10,'Maximum peak current','A','1.3'),(29,10,'Maximum input voltage','V','&plusmn;0.5'),(30,10,'Output power','W','5'),(31,10,'Bandwidth','kHz','450'),(32,10,'Gain','V/V','50'),(33,10,'Input impedance','k&Omega;','150'),(34,11,'Propagation delay, D__n to Q__n','ns','14 (74HC)<br />17 (74HCT)'),(35,11,'Propagation delay, LE to Q__n','ns','15 (74HC/HCT)'),(36,12,'Max pin sink','mA','25'),(37,12,'Max pin source','mA','25'),(38,12,'Operating speed','MHz','20'),(39,13,'Maximum continuous current (per output)','mA','150'),(40,13,'Current limit (per output)','mA','500'),(41,13,'Maximum drain-to-source voltage','V','50'),(42,13,'Drain output rise/fall time','ns','200'),(43,14,'Propagation delay, A__n to Y__n','ns','10 (74HC)<br />12 (74HCT)'),(44,15,'Propagation delay, nA to nY','ns','10 (74HC)<br />11 (74HCT)'),(45,17,'Propagation delay, nA, nB, nC to nY','ns','8 (74HC)<br />10 (74HCT)'),(46,18,'Maximum supply voltage','V','18'),(47,18,'Maximum output current (NE555)','mA','200'),(48,18,'Power dissipation','mW','600'),(49,19,'Propagation delay, I__n to Y, ~Y','ns','17 (74HC)<br />19 (74HCT)'),(50,19,'Propagation delay, S__n to Y, ~Y','ns','19 (74HC)<br />20 (74HCT)'),(51,19,'Propagation delay, ~E to Y','ns','12 (74HC)<br />13 (74HCT)'),(52,19,'Propagation delay, ~E to ~Y','ns','14 (74HC)<br />18 (74HCT)'),(53,20,'Maximum supply voltage','V','&plusmn;18'),(54,20,'Offset voltage','mV','3'),(55,20,'Unity-gain bandwidth','MHz','3'),(56,20,'Slew rate at unity gain','V/&micro;s','13'),(57,20,'Rise time','&micro;s','0.2 (TL06x)<br />0.1 (TL07x)<br />0.05 (TL08x)'),(58,20,'Overshoot factor','%','10 (TL061x)<br />20 (TL07x)<br />20 (TL08x)'),(59,20,'Equivalent input noise voltage at f = 1 kHz','nV/&radic;Hz','42 (TL06x)<br />18 (TL07x)<br />18 (TL08x)'),(60,20,'Supply current (each amplifier)','mA','0.2 (TL06x)<br />1.4 (TL07x)<br />1.4 (TL08x)'),(61,21,'Propagation delay, CP to Qn','ns','15 (74HC/HCT)'),(62,21,'Maximum clock frequency','MHz','66 (74HC)<br />36 (74HCT)'),(63,22,'Propagation delay, nI__0, nI__1 to n~Y','ns','12 (74HC)'),(64,22,'Propagation delay, ~E to n~Y','ns','14 (74HC)'),(65,22,'Propagation delay, S to n~Y','ns','14 (74HC)'),(66,24,'Propagation delay, CP to Qn','ns','13 (74HC)<br />14 (74HCT)'),(67,24,'Maximum clock frequency','MHz','77 (74HC)<br />53 (74HCT)'),(68,25,'Minimum supply voltage','V','1.7 (24AA256)<br />2.5 (24LC256)<br />1.7 (24FC256)'),(69,25,'Maximum clock frequency','Hz','100k (Vcc &lt; 2.5V)<br />400k (24AA256)<br />400k (24LC256)<br />1M (24FC256)'),(70,25,'Maximum write cycle time','ms','5'),(71,25,'Endurance','cycles','1 000 000'),(72,26,'Propagation delay, n to An','ns','16 (74HC)'),(73,31,'Flash memory','bytes','4K (ATmega48)<br />8K (ATmega88)<br />16K (ATmega168)<br />32K (ATmega328P)'),(74,31,'Internal SRAM','bytes','512 (ATmega48)<br />1K (ATmega88)<br />1K (ATmega168)<br />2K (ATmega328P)'),(75,31,'EEPROM','bytes','256 (ATmega48)<br />512 (ATmega88)<br />512 (ATmega168)<br />1K (ATmega328P)'),(76,31,'Programmable I/O lines','','23'),(77,31,'Maximum clock frequency','MHz','20'),(78,33,'Hardened supply voltage','V','4.5 (min)<br />5.5 (max)'),(79,33,'Radiation propagation delay time','ns','20'),(80,33,'Dose rate (operate-through)','rad(Si)/s','1 &times; 10<sup>12</sup>'),(81,33,'Total dose','rad(Si)','1 &times; 10<sup>6</sup>'),(82,33,'Neutron fluence','n/cm<sup>2</sup>','5 &times; 10<sup>13</sup>'),(83,33,'Approximate detection range','rad(Si)/s','2 &times; 10<sup>5</sup> (min)<br />2 &times; 10<sup>7</sup> (max)'),(84,35,'Propagation delay, nA, nB, nC to nY','ns','9 (74HC)<br />11 (74HCT)'),(85,37,'Propagation delay, nA, nB to nY','ns','7 (74HC)<br />9 (74HCT)'),(86,39,'Isolation voltage','Vrms','5000'),(87,39,'Maximum collector-emitter voltage','V','80'),(88,39,'Switching time','&micro;s','3 (rising)<br />5 (falling)'),(89,41,'Propagation delay, CP to Q__7','ns','15 (74HC)<br />20 (74HCT)'),(90,41,'Propagation delay, ~MR to Q__7','ns','14 (74HC)<br />19 (74HCT)'),(91,41,'Maximum clock frequency','MHz','63 (74HC)<br />50 (74HCT)'),(92,42,'Maximum supply voltage','V','&plusmn;18'),(93,42,'Offset voltage','mV','1'),(94,42,'Gain bandwidth','MHz','4'),(95,42,'Slew rate','V/&micro;s','15'),(96,42,'Voltage noise','nV/&radic;Hz','25'),(97,42,'Supply current (per channel)','mA','1.8'),(98,45,'Propagation delay, A, B, C, D, E, F, G, H, to Y','ns','12 (74HC)<br />12 (74HCT)'),(99,246,'Power Supply Voltage Range','V__DC','3.0 to 18'),(100,246,'Analog Voltage Range','V__DC','V__DD  3.0  V__SS  V__EE'),(101,48,'Propagation delay, An to Bn; Bn to An','ns','6 (74HC)'),(102,49,'Propagation delay, nI__0, nI__1 to nY','ns','11 (74HC)<br />13 (74HCT)'),(103,49,'Propagation delay, S to nY','ns','14 (74HC)<br />17 (74HCT)'),(104,50,'Propagation delay, D to Qn','ns','18 (74HC)<br />20 (74HCT)'),(105,50,'Propagation delay, An to Qn','ns','17 (74HC)<br />20 (74HCT)'),(106,50,'Propagation delay, ~LE to Qn','ns','17 (74HC)<br />20 (74HCT)'),(107,52,'Propagation delay, An to Bn or Bn to An','ns','7 (74HC)<br />10 (74HCT)'),(108,53,'Propagation delay, A__n to ~Y~__n','ns','9 (74HC)<br />11 (74HCT)'),(109,54,'Propagation delay, A__n, B__n to Q__A&gt;B, Q__A&lt;B','ns','20 (74HC)<br />22 (74HCT)'),(110,54,'Propagation delay, A__n, B__n to Q__A=B','ns','18 (74HC)<br />20 (74HCT)'),(111,54,'Propagation delay, I__A&lt;B, I__A=B, I__A&gt;B to Q__A&lt;B, Q__A&gt;B','ns','15 (74HC)<br />15 (74HCT)'),(112,54,'Propagation delay, I__A=B to Q__A=B','ns','11 (74HC)<br />15 (74HCT)'),(113,58,'Propagation delay, A__n to B__n','ns','11 (74HC/HCT)'),(114,58,'Propagation delay, B__n to A__n','ns','9 (74HC)<br />11 (74HCT)'),(115,59,'Propagation delay, nA to nY','ns','7 (74HC)<br />8 (74HCT)'),(116,60,'Resolution','bits','12'),(117,60,'Maximum sample rate (V__DD = 5V)','ksps','100'),(118,60,'Maximum sample rate (V__DD = 2.7V)','ksps','50'),(119,60,'Minimum operating voltage','V','2.7'),(120,60,'Maximum operating voltage (nominal)','V','5.5'),(121,60,'Maximum operating voltage (absolute maximum rating)','V','7.0'),(122,60,'Maximum active current (V__DD = 5V)','&micro;a','550'),(123,61,'Maximum supply voltage','V','36'),(124,61,'Offset voltage','mV','3 (LM111)<br />7.5 (LM311)'),(125,61,'Response time','ns','200'),(126,61,'Supply current','mA','5.1'),(127,62,'Propagation delay, CP to Qn','ns','15 (74HC)<br />13 (74HCT)'),(128,62,'Maximum clock frequency','MHz','77 (74HC)<br />48 (74HCT)'),(129,63,'propagation delay, A__n to ~Y~__n','ns','14 (74HC)<br />17 (74HCT)'),(130,65,'Propagation delay, 1n to 1Y','ns','11 (74HC)'),(131,65,'Propagation delay, 2n to 2Y','ns','9 (74HC)'),(132,248,'Input Voltage Range,','V','-0.3 to V__DD + 0.3'),(133,67,'Propagation delay, nA to nY','ns','9 (74HC)<br />11 (74HCT)'),(134,69,'Propagation delay, nA, nB, nC, nD to nY','ns','10 (74HC)'),(135,70,'Supply voltage','V','10 (min)<br />36 (max)'),(136,70,'Offset voltage','mV','10'),(137,70,'Gain bandwidth','MHz','4'),(138,70,'Slew rate','V/&micro;s','13'),(139,70,'Settling time to 0.01%','&micro;s','2'),(140,70,'Voltage noise','nV/&radic;Hz','25'),(141,70,'Supply current (per channel)','mA','1.8'),(142,71,'Propagation delay, A__n, B__n to B__n, A__n','ns','11 (74HC)<br />13 (74HCT)'),(143,71,'Maximum clock frequency','MHz','69 (74HC)<br />85 (74HCT)'),(144,72,'Propagation delay, nA to nY','ns','8 (74HC)<br />11 (74HCT)'),(145,73,'Propagation delay, CP to Q__n','ns','17 (74HC)<br />18 (74HCT)'),(146,73,'Propagation delay, ~MR to Q__n','ns','13 (74HC)<br />17 (74HCT)'),(147,73,'Maximum clock frequency','MHz','99 (74HC)<br />69 (74HCT)'),(148,74,'Propagation delay, CP to Q__n','ns','17 (74HC)<br />20 (74HCT)'),(149,74,'Propagation delay, CP to TC','ns','21 (74HC)<br />25 (74HCT)'),(150,74,'Propagation delay, CET to TC','ns','11 (74HC)<br />14 (74HCT)'),(151,74,'Maximum clock frequency','MHz','51 (74HC)<br />50 (74HCT)'),(152,78,'Propagation delay, nCP to nQ, n~Q','ns','15 (74HC)<br />17 (74HCT)'),(153,78,'Propagation delay, n~S~__D to nQ, n~Q','ns','12 (74HC)<br />14 (74HCT)'),(154,78,'Propagation delay, n~R~__D to nQ, n~Q','ns','12 (74HC)<br />15 (74HCT)'),(155,78,'Maximum clock frequency','MHz','75 (74HC)<br />61 (74HCT)'),(156,79,'Maximum sampling rate','ksps','200 (Vcc = 5V)<br />75 (Vcc = 2.7V)'),(157,79,'Differential nonlinearity','LSB','&plusmn;1'),(158,79,'Integral nonlinearity','LSB','&plusmn;1'),(159,79,'Typical active current','&micro;A','375'),(160,80,'maximum baud rate','Mbaud','1.5'),(161,81,'Input voltage','V','2 (min)<br />16.5 (max)'),(162,81,'Output voltage (when fixed)','V','12'),(163,81,'Maximum output power','W','24'),(164,82,'Propagation delay, SHCP to Q7S','ns','13 (74HC)<br />15 (74HCT)'),(165,82,'Propagation delay, STCP to Qn','ns','13 (74HC)<br />15 (74HCT)'),(166,82,'Maximum frequency, SHCP or STCP','MHz','100 (74HC/74HCT)'),(167,84,'Series resistance at bases','k&Omega;','2.7 (SN75468)<br />10.5 (SN75469)'),(168,84,'Maximum collector-emitter voltage','V','100'),(169,84,'Maximum input voltage','V','30'),(170,84,'Maximum peak collector current','mA','500'),(171,245,'Power Supply Voltage Range','V__DC','3.0 to 18'),(172,245,'Analog Voltage Range','V__DC','V__DD  3.0  V__SS  V__EE'),(173,87,'Supply voltage V__CC','V','5'),(174,87,'Total unadjusted error','LSB','&plusmn;1/2 (ADC0808)<br />&plusmn;1 (ADC0809)'),(175,87,'Input resistance, V__REF(+) to V__REF(-)','k&Omega;','2.5'),(176,87,'Analog input voltage range','V','GND-0.10 (min)<br />Vcc+0.10 (max)'),(177,87,'Minimum START pulse width','ns','100'),(178,87,'Minimum ALE pulse width','ns','100'),(179,87,'Analog mux delay time from ALE','&micro;s','1'),(180,87,'Conversion time (640 kHz clock frequency)','&micro;s','100'),(181,87,'Clock frequency','kHz','10 (min)<br />640 (typical)<br />1280 (max)'),(182,88,'Propagation delay, nA to nY','ns','9 (74HC)<br />11 (74HCT)'),(183,89,'Propagation delay, n~CP~__0 to nQ__0','ns','14 (74HC)<br />18 (74HCT)'),(184,89,'Propagation delay, n~CP~__1 to nQ__1','ns','15 (74HC)<br />19 (74HCT)'),(185,89,'Propagation delay, n~CP~__1 to nQ__2','ns','23 (74HC)<br />26 (74HCT)'),(186,89,'Propagation delay, n~CP~__1 to nQ__3','ns','15 (74HC)<br />19 (74HCT)'),(187,89,'Propagation delay, nMR to nQ__n','ns','16 (74HC)<br />18 (74HCT)'),(188,89,'Maximum clock frequency, n~CP~__0 and n~CP~__1','MHz','66 (74HC)<br />61 (74HCT)'),(189,90,'Flash memory','bytes','16K (ATmega16)<br />32K (ATmega32)'),(190,90,'Internal SRAM','bytes','1K (ATmega16)<br />2K (ATmega32)'),(191,90,'EEPROM','bytes','512 (ATmega16)<br />1K (ATmega32)'),(192,90,'Programmable I/O lines','','32'),(193,92,'Propagation delay, nI__0, nI__1 to n~Y','ns','9 (74HC)'),(194,92,'Propagation delay, S to n~Y','ns','14 (74HC)'),(195,93,'Propagation delay, n~CP to nQ0','ns','12 (74HC)<br />20 (74HCT)'),(196,93,'Propagation delay, nQx to nQ(x+1)','ns','5 (74HC)<br />6 (74HCT)'),(197,93,'Propagation delay, nMR to nQx','ns','11 (74HC)<br />15 (74HCT)'),(198,93,'Maximum clock frequency','MHz','99 (74HC)<br />53 (74HCT)'),(199,94,'Propagation delay, CP to Q__n','ns','14 (74HC)<br />15 (74HCT)'),(200,94,'Maximum clock frequency','MHz','123 (74HC)<br />76 (74HCT)'),(201,95,'External timing resistor R__EXT','k&Omega;','5 (min)'),(202,95,'External timing capacitor C__EXT','pF','2000 (min)'),(203,95,'Pulse width variation, Vcc = 5V','%','&plusmn;0.2'),(204,96,'Propagation delay, I__n to Y','ns','15 (74HC)<br />19 (74HCT)'),(205,96,'Propagation delay, I__n to ~Y','ns','17 (74HC)<br />19 (74HCT)'),(206,96,'Propagation delay, S__n to Y','ns','20 (74HC/HCT)'),(207,96,'Propagation delay, S__n to ~Y','ns','21 (74HC)<br />21 (74HCT)'),(208,97,'Propagation delay, An to Yn','ns','16 (74HC)'),(209,97,'Propagation delay, ~LE to Yn','ns','19 (74HC)'),(210,97,'Propagation delay, ~E~1 to Yn','ns','14 (74HC)'),(211,97,'Propagation delay, E2 to Yn','ns','14 (74HC)'),(212,98,'Propagation delay, CP to Q__n','ns','17 (74HC/HCT)'),(213,98,'Propagation delay, MR to Q__n','ns','13 (74HC)<br />17 (74HCT)'),(214,98,'Maximum clock frequency','MHz','88 (74HC/HCT)'),(215,99,'Propagation delay, Dn to Qn','ns','12 (74HC)<br />14 (74HCT)'),(216,99,'Propagation delay, LE to Qn','ns','15 (74HC)<br />13 (74HCT)'),(217,100,'Propagation delay, 1I__n, 2I__n to nY','ns','17 (74HC/HCT)'),(218,100,'Propagation delay, S__n to nY','ns','18 (74HC)<br />19 (74HCT)'),(219,101,'Propagation delay, SH__CP to Q','ns','17 (74HC)<br />20 (74HCT)'),(220,101,'Propagation delay, ST__CP to Q','ns','25 (74HC)<br />29 (74HCT)'),(221,101,'Propagation delay, ~PL to Q','ns','21 (74HC)<br />26 (74HCT)'),(222,101,'Maximum clock frequency, SH__CP','MHz','96 (74HC)<br />83 (74HCT)'),(223,104,'Maximum switching frequency','MHz','40'),(224,104,'Maximum supply voltage','V','18'),(225,104,'Maximum switch through current','mA','&plusmn; 25'),(226,108,'External timing resistor R__EXT','k&Omega;','5 (min)<br />2000 (max)'),(227,108,'Pulse width variation, Vcc = 5V','%','&plusmn;3'),(228,109,'Maximum supply voltage','V','32 (LM158/258/358)<br />26 (LM2904)'),(229,109,'Input offset voltage','mV','2'),(230,109,'Unity-gain bandwidth','MHz','1'),(231,109,'dc voltage gain','dB','100'),(232,109,'Supply current','mA','0.5'),(233,110,'Program Memory','KB','8'),(234,110,'CPU Speed','MIPS','12'),(235,110,'RAM','Bytes','512'),(236,110,'Data EEPROM','Bytes','256'),(237,112,'Flash memory','bytes','16K (ATmega164P)<br />32K (ATmega324P)<br />64K (ATmega644P)<br />128K (ATmega1284P)'),(238,112,'Internal SRAM','bytes','1K (ATmega164P)<br />2K (ATmega324P)<br />4K (ATmega644P)<br />16K (ATmega1284P)'),(239,112,'EEPROM','bytes','512 (ATmega164P)<br />1K (ATmega324P)<br />2K (ATmega644P)<br />4K (ATmega1284P)'),(240,112,'Programmable I/O lines','','32'),(241,113,'Propagation delay, n~CP to nQ, n~Q','ns','17 (74HC)<br />19 (74HCT)'),(242,113,'Propagation delay, n~S~__D to nQ, n~Q','ns','15 (74HC)<br />15 (74HCT)'),(243,113,'Propagation delay, n~R~__D to nQ, n~Q','ns','18 (74HC)<br />19 (74HCT)'),(244,113,'Maximum clock frequency','MHz','66 (74HC)<br />70 (74HCT)'),(245,114,'(optional) parameter name','ns','123'),(246,116,'Maximum clock frequency','MHz','1 (NMOS)<br />14 (W65C22)'),(247,117,'Propagation delay, nA to nY','ns','9 (74HC)<br />11 (74HCT)'),(248,118,'Propagation delay, n~CP to nQ','ns','16 (74HC)'),(249,118,'Propagation delay, n~CP to n~Q','ns','16 (74HC)'),(250,118,'Propagation delay, n~R to nQ, n~Q','ns','15 (74HC)'),(251,118,'Maximum frequency','MHz','77 (74HC)'),(252,119,'Propagation delay, CP to O__n','ns','5.5'),(253,119,'Propagation delay, ~CLR to O__n','ns','8'),(254,119,'Propagation delay, ~OE to O__n','ns','6'),(255,119,'Maximum clock frequency','MHz','120'),(256,120,'Maximum clock frequency','MHz','2 (CD4017)<br />77 (74HC4017)'),(257,121,'Propagation delay, nA, nB to nY','ns','7 (74HC)<br />11 (74HCT)'),(258,122,'Propagation delay, SCK to Q7\'','ns','19 (74HC)<br />25 (74HCT)'),(259,122,'Propagation delay, SCK to Qn','ns','20 (74HC)<br />24 (74HCT)'),(260,122,'Propagation delay, ~MR to Q7\'','ns','100 (74HC)<br />52 (74HCT)'),(261,122,'Maximum clock frequency, SCK and RCK','MHz','100 (74HC)<br />57 (74HCT)'),(262,123,'Propagation delay, nA to nY','ns','9 (74HC)<br />12 (74HCT)'),(263,124,'Max. clock frequency','MHz','1 (6821)<br />1.5 (68A21)<br />2 (68B21)'),(264,124,'Pulse width, E low','ns','430 (6821)<br />280 (68A21)<br />210 (68B21)'),(265,124,'Pulse width, E high','ns','450 (6821)<br />280 (68A21)<br />220 (68B21)'),(266,124,'Min. ~RESET pulse length','&micro;s','1'),(267,125,'Maximum supply voltage','V','&plusmn;18'),(268,125,'Offset voltage','mV','3'),(269,125,'Unity-gain bandwidth','MHz','3'),(270,125,'Slew rate at unity gain','V/&micro;s','13'),(271,125,'Rise time','&micro;s','0.2 (TL06x)<br />0.1 (TL07x)<br />0.05 (TL08x)'),(272,125,'Overshoot factor','%','20 (TL07x)<br />20 (TL08x)'),(273,125,'Equivalent input noise voltage at f = 1 kHz','nV/&radic;~Hz~','42 (TL06x)<br />18 (TL07x)<br />18 (TL08x)'),(274,125,'Supply current (each amplifier)','mA','0.2 (TL06x)<br />1.4 (TL07x)<br />1.4 (TL08x)'),(275,126,'Propagation delay, nA, nB to nY','ns','7 (74HC)<br />10 (74HCT)'),(276,127,'Supply voltage','V','3 (min)<br />40 (max)'),(277,127,'Output switch current','A','1.5'),(278,128,'Propagation delay, CP to Q__n','ns','19 (74HC)<br />21 (74HCT)'),(279,128,'Propagation delay, CP to TC','ns','21 (74HC)<br />24 (74HCT)'),(280,128,'Propagation delay, ~MR to Q__n','ns','21 (74HC)<br />23 (74HCT)'),(281,128,'Propagation delay, ~MR to TC','ns','21 (74HC)<br />26 (74HCT)'),(282,128,'Propagation delay, CET to TC','ns','14 (74HC)<br />14 (74HCT)'),(283,128,'Maximum clock frequency','MHz','61 (74HC)<br />31 (74HCT)'),(284,130,'Propagation delay, CP to Q0, Q7','ns','20 (74HC)<br />19 (74HCT)'),(285,130,'Propagation delay, CP to I/On','ns','20 (74HC)<br />19 (74HCT)'),(286,130,'Propagation delay, ~MR to Q0, Q7, I/On','ns','20 (74HC)<br />23 (74HCT)'),(287,130,'Maximum clock frequency','MHz','50 (74HC)<br />46 (74HCT)'),(288,131,'Address to Output Delay','ns','90 (27C256-90)<br />100 (27C256-10)<br />120 (27C256-12)<br />150 (27C256-15)'),(289,131,'CE to Output Delay','ns','90 (27C256-90)<br />100 (27C256-10)<br />120 (27C256-12)<br />150 (27C256-15)'),(290,131,'OE to Output Delay','ns','40 (27C256-90)<br />40 (27C256-10)<br />50 (27C256-12)<br />60 (27C256-15)'),(291,131,'OE to Output High Impedance','ns','35 (27C256-90)<br />35 (27C256-10)<br />40 (27C256-12)<br />45 (27C256-15)'),(292,131,'Program Pulse Width','&micro;s','95 to 105'),(293,131,'OE /VPP Rise Time During Programming','ns','50'),(294,132,'Propagation delay','ns','11 (74HC)'),(295,133,'Propagation delay, nA to nY','ns','12 (74HC)<br />17 (74HCT)'),(296,133,'Positive-going threshold (Vcc = 4.5V)','V','2.38 (74HC)<br />1.41 (74HCT)'),(297,133,'Negative-going threshold (Vcc = 4.5V)','V','1.4 (74HC)<br />0.85 (74HCT)'),(298,133,'Hysteresis','V','0.98 (74HC)<br />0.56 (74HCT)'),(299,134,'Maximum supply voltage','V','&plusmn;22 (LM148)<br />&plusmn;18 (LM248/348)'),(300,134,'Offset voltage','mV','1'),(301,134,'Gain bandwidth','MHz','1'),(302,134,'Slew rate','V/&micro;s','0.5'),(303,134,'Voltage noise','nV/&radic;Hz','60'),(304,134,'Supply current (per channel)','mA','0.6'),(305,136,'Propagation delay, nA, nB to nY','ns','11 (74HC)<br />14 (74HCT)'),(306,137,'Maximum Voltage (Vcc)','V','6.0'),(307,137,'Clock Speed (Original Z-80)','MHz','2'),(308,140,'Input forward voltage, typical','V','1.18'),(309,140,'Input forward voltage, maximum','V','1.5'),(310,140,'Input current, maximum','ma','60'),(311,140,'Current transfer ratio, collector to emitter','','100 (4N35M/4N36M/4N37M)<br />50 (H11A1M)<br />30 (H11A5M)<br />20 (4N25M/4N26M/H11A2M/H11A3M)<br />10 (4N27M/4N28M/H11A4M)'),(312,142,'Propagation delay, An to ~Y~n','ns','11 (74HC)<br />13 (74HCT)'),(313,142,'Propagation delay, ~E~n to ~Y~n','ns','11 (74HC)<br />13 (74HCT)'),(314,144,'Propagation delay, n~R~D, n~A, nB to nQ or n~Q','ns','26 (74HC/HCT)'),(315,144,'Propagation delay, n~R~D to nQ or n~Q','ns','20 (74HC)<br />23 (74HCT)'),(316,144,'Output transition time','ns','7 (74HC/HCT)'),(317,144,'Retrigger time n~A, nB','ns','110 (74HC/HCT)'),(318,144,'External timing resistor','k&Omega;','2 (min)<br />1000 (max)'),(319,145,'Propagation delay, nA, nB to nY','ns','10 (74HC)<br />17 (74HCT)'),(320,146,'Frequency range','Hz','1 (min)<br />100k (max)'),(321,146,'External capacitor C__t','pF','100 (min)'),(322,146,'External resistor R__t','&Omega;','10k (min)<br />1M (max)'),(323,147,'Flash memory','bytes','2K (ATtiny2313)<br />4K (ATtiny4313)'),(324,147,'Internal SRAM','bytes','128 (ATtiny2313)<br />256 (ATtiny4313)'),(325,147,'EEPROM','bytes','128 (ATtiny2313)<br />256 (ATtiny4313)'),(326,147,'Programmable I/O lines','','18'),(327,147,'Maximum clock frequency','MHz','20'),(328,148,'Supply voltage','V','4.5 (min)<br />36 (max)'),(329,148,'Maximum output current per driver','A','1'),(330,149,'Maximum supply voltage','V','&plusmn;22 (LM101A/201A)<br />&plusmn;18 (LM301A)'),(331,149,'Minimum supply voltage','V','10'),(332,149,'Input offset voltage','mV','0.7 (LM101A/201A)<br />2 (LM301A)'),(333,149,'Gain bandwidth','MHz','1'),(334,149,'Slew rate','V/&micro;s','0.5'),(335,149,'Voltage noise','nV/&radic;Hz','15'),(336,149,'Supply current','mA','1.8'),(337,150,'Propagation delay, CP to Q__n','ns','19 (74HC)<br />20 (74HCT)'),(338,150,'Propagation delay, CP to TC','ns','21 (74HC)<br />24 (74HCT)'),(339,150,'Propagation delay, ~MR to Q__n','ns','20 (74HC)<br />25 (74HCT)'),(340,150,'Propagation delay, ~MR to TC','ns','20 (74HC)<br />26 (74HCT)'),(341,150,'Propagation delay, CET to TC','ns','10 (74HC)<br />14 (74HCT)'),(342,150,'Maximum clock frequency','MHz','44 (74HC)<br />45 (74HCT)'),(343,151,'Propagation delay, nAn to nYn','ns','7 (74HC)<br />11 (74HCT)'),(344,154,'Propagation delay, CPR to ~RCO','ns','19 (74HC)'),(345,154,'Propagation delay, CPR to Qn','ns','18 (74HC)'),(346,154,'Maximum frequency, CPC and CPR','MHz','52 (74HC)'),(347,155,'Series resistance at bases','k&Omega;','2.7'),(348,155,'Maximum collector-emitter voltage','V','50'),(349,155,'Maximum input voltage','V','30'),(350,155,'Maximum continuous collector current','mA','500'),(351,156,'Supply voltage','V','4 (min)<br />12 (max)'),(352,156,'Quiescent current','mA','4'),(353,156,'Output power','mW','325'),(354,156,'Voltage gain','','20 (min)<br />200 (max)'),(355,156,'Bandwidth','kHz','300'),(356,156,'Total harmonic distortion','%','0.2'),(357,157,'Propagation delay, 1I__n, 2I__n to nY','ns','14 (74HC)<br />16 (74HCT)'),(358,157,'Propagation delay, S__n to nY','ns','15 (74HC)<br />17 (74HCT)'),(359,157,'Propagation delay, n~E to nY','ns','10 (74HC)<br />11 (74HCT)'),(360,158,'Propagation delay, CPU, CPD to Q__n','ns','23 (74HC)<br />23 (74HCT)'),(361,158,'Propagation delay, CPU to ~TCU, ~TCD','ns','14 (74HC)<br />15 (74HCT)'),(362,158,'Propagation delay, ~PL to Q__n','ns','25 (74HC)<br />26 (74HCT)'),(363,158,'Propagation delay, MR to Q__n','ns','21 (74HC)<br />22 (74HCT)'),(364,158,'Propagation delay, D__n to Q__n','ns','25 (74HC)<br />27 (74HCT)'),(365,158,'Propagation delay, ~PL to ~TCU, ~TCD','ns','29 (74HC)<br />31 (74HCT)'),(366,158,'Propagation delay, MR to ~TCU, ~TCD','ns','27 (74HC)<br />29 (74HCT)'),(367,158,'Propagation delay, CPU, D__n to ~TCU, ~TCD','ns','29 (74HC)<br />32 (74HCT)'),(368,158,'Maximum frequency','MHz','41 (74HC)<br />43 (74HCT)'),(369,159,'Maximum input clock maximum frequency at 5V','MHz','3.2'),(370,159,'Maximum input clock maximum frequency at 10V','MHz','6.4'),(371,159,'Minimum instruction fetch-execute time at 5V','&micro;s','5.0'),(372,160,'Program Memory','KB','3.5'),(373,160,'CPU Speed','MIPS','5'),(374,160,'RAM','Bytes','128'),(375,160,'Data EEPROM','Bytes','256'),(376,162,'Program Memory','KB','14'),(377,162,'CPU Speed','MIPS','8'),(378,162,'RAM','Bytes','512'),(379,162,'Data EEPROM','Bytes','256'),(380,166,'Maximum supply voltage','V','32'),(381,166,'Minimum supply voltage','V','3'),(382,166,'Offset voltage','mV','2'),(383,166,'Gain bandwidth','MHz','1'),(384,166,'Slew rate','V/&micro;s','0.5'),(385,166,'Voltage noise','nV/&radic;Hz','40'),(386,166,'Supply current (per channel)','mA','0.18'),(387,167,'Display scan rate','Hz','390'),(388,167,'Inter-digit blanking time','&micro;s','10'),(389,167,'Write pulse width','ns','100 (low)<br />540 (high)'),(390,167,'Mode setup time','ns','150'),(391,167,'Data setup time','ns','160'),(392,167,'Minimum digit drive capability','mA','50'),(393,167,'Segment driver output impedance','&Omega;','100'),(394,167,'Peak current drive per segment','mA','10'),(395,169,'Maximum supply voltage','V','36 or &plusmn;18'),(396,169,'Maximum input voltage','V','36'),(397,169,'Offset voltage','V','&plusmn;3'),(398,169,'Voltage gain','V/mV','200'),(399,169,'Large signal response time','ns','300'),(400,169,'Response time','&micro;s','1.3'),(401,170,'Supply voltage','V','&plusmn;22'),(402,170,'Differential input voltage','V','&plusmn;13'),(403,170,'Input voltage','V','Supply voltage'),(404,170,'Power dissipation (8-DIP)','mW','1100'),(405,170,'Power dissipation (8-SOP)','mW','500'),(406,170,'Operating temperature range','&deg;C','0~70'),(407,247,'Power Supply Voltage Range','V__DC','3.0 to 18'),(408,247,'Analog Voltage Range','V__DC','V__DD  3.0  V__SS  V__EE'),(409,173,'Propagation delay, nA, nB, nC, nD to nY','ns','8 (74HC)<br />13 (74HCT)'),(410,174,'Frequency stability, 0&deg;C to +40&deg;C','ppm','&plusmn;2.0'),(411,174,'Frequency stability, -40&deg;C to +85&deg;C','ppm','&plusmn;7.5'),(412,175,'Maximum supply voltage','V','36'),(413,175,'Offset voltage','mV','1'),(414,175,'Response time','&micro;s','1.3'),(415,175,'Supply current','mA','0.4'),(416,176,'Propagation delay, n~R~D, n~A, nB to nQ or n~Q','ns','29 (74HC)<br />32 (74HCT)'),(417,176,'Output transition time','ns','19 (74HC)<br />7 (74HCT)'),(418,176,'External timing resistor','k&Omega;','2 (min)<br />1000 (max)'),(419,177,'Propagation delay, nA, nB, nC to nY','ns','10 (74HC)<br />11 (74HCT)'),(420,181,'Clock speed','MHz','1 (6809E)<br />1.5 (68A09E)<br />2 (68B09E)'),(421,182,'Propagation delay, CP to ~Q~__n','ns','15 (74HC)'),(422,182,'Maximum clock frequency','MHz','127 (74HC)'),(423,184,'Flash program memory','kb','1'),(424,184,'EEPROM memory','bytes','64'),(425,184,'Operating voltage','V','1.8-5.5 (ATTiny12V-1)<br />2.7-5.5 (ATTiny12L-4)<br />4.0-5.5 (ATTiny12-8)'),(426,184,'Speed grade','MHz','0-1.2 (ATTiny12V-1)<br />0-4 (ATTiny12L-4)<br />0-8 (ATTiny12-8)'),(427,184,'Active power consumption (at 4 MHz, 3V)','mA','2.2'),(428,184,'Idle mode power consumption (at 4 MHz, 3V)','mA','0.5'),(429,184,'Power-down mode power consumption (at 4 MHz, 3V)','&micro;A','< 1'),(430,185,'Propagation delay, I__n to &Sigma;__E','ns','17 (74HC)<br />18 (74HCT)'),(431,185,'Propagation delay, I__n to &Sigma;__O','ns','20 (74HC)<br />22 (74HCT)'),(432,186,'Maximum offset voltage (trimmed)','&micro;V','500'),(433,186,'Supply voltage (absolute maximum)','V','18'),(434,186,'Slew rate at unity gain (V__DD = 5V, V__IPP = 1V)','V/&micro;s','3.6'),(435,186,'Unity-gain bandwidth','MHz','1.7'),(436,187,'Slew rate','V/&micro;s','2.5'),(437,187,'Settling time','&micro;s','1.5'),(438,187,'Update rate','kHz','667'),(439,187,'Output voltage range, twos complement coding','','Vbias &plusmn; 15/16*Vbias'),(440,187,'Output voltage range, offset binary coding','','Vbias/16 to 31/16*Vbias'),(441,188,'Flash memory','bytes','2K (ATtiny25)<br />4K (ATtiny45)<br />8K (ATtiny85)'),(442,188,'Internal SRAM','bytes','128 (ATtiny25)<br />256 (ATtiny45)<br />512 (ATtiny85)'),(443,188,'EEPROM','bytes','128 (ATtiny25)<br />256 (ATtiny45)<br />512 (ATtiny85)'),(444,188,'Programmable I/O lines','','6'),(445,188,'Maximum clock frequency','MHz','20'),(446,190,'Propagation delay, P__n, Q__n to ~P=Q~','ns','17 (74HC/HCT)'),(447,190,'Propagation delay, ~E to ~P=Q~','ns','8 (74HC)<br />12 (74HCT)'),(448,191,'Supply voltage, minimum','V','4.5'),(449,191,'Supply voltage, maxmimum','V','5.5'),(450,191,'Input forward voltage, typical @ 25C','V','1.4'),(451,191,'Input forward voltage, typical @ 25C','V','1.4'),(452,191,'Input forward voltage, max','V','1.8'),(453,192,'Supply voltage','V','8 (min)<br />36 (max)'),(454,192,'Maximum offset voltage','mV','5'),(455,192,'Gain bandwidth','MHz','4'),(456,192,'Slew rate','V/&micro;s','13'),(457,192,'Voltage noise','nV/&radic;Hz','20'),(458,192,'Supply current (per channel)','mA','1.8'),(459,193,'Propagation delay, ~A~__n to ~Y~__n','ns','15 (74HC)<br />17 (74HCT)'),(460,194,'Data resolution','Bits','9'),(461,194,'Measurement range','Deg C','-55 to +125'),(462,194,'Supply Voltage','Volts','3 - 5'),(463,195,'Propagation delay, CIN to S1','ns','16 (74HC)<br />15 (74HCT)'),(464,195,'Propagation delay, CIN to S2','ns','18 (74HC)<br />21 (74HCT)'),(465,195,'Propagation delay, CIN to S3','ns','20 (74HC)<br />23 (74HCT)'),(466,195,'Propagation delay, CIN to S4','ns','23 (74HC)<br />27 (74HCT)'),(467,195,'Propagation delay, An, Bn to Sn','ns','21 (74HC)<br />25 (74HCT)'),(468,195,'Propagation delay, CIN to COUT','ns','20 (74HC)<br />23 (74HCT)'),(469,195,'Propagation delay, An, Bn to COUT','ns','20 (74HC)<br />24 (74HCT)'),(470,196,'Resolution','bits','12'),(471,196,'Maximum sample rate (V__DD = 5V)','ksps','100'),(472,196,'Maximum sample rate (V__DD = 2.7V)','ksps','50'),(473,196,'Minimum operating voltage','V','2.7'),(474,196,'Maximum operating voltage (nominal)','V','5.5'),(475,196,'Maximum operating voltage (absolute maximum rating)','V','7.0'),(476,196,'Maximum active current (V__DD = 5V)','&micro;A','400'),(477,197,'Minimum supply voltage','V','2.5'),(478,197,'Maximum supply voltage','V','6.0'),(479,197,'LOW level output current, minimum','mA','10'),(480,197,'LOW level output current, typical','mA','25'),(481,197,'HIGH level output current, minimum','&micro;A','10'),(482,197,'HIGH level output current, maximum','&micro;A','300'),(483,199,'Propagation delay, nCP to nQ, n~Q','ns','14 (74HC)<br />15 (74HCT)'),(484,199,'Propagation delay, n~S~D to nQ, n~Q','ns','15 (74HC)<br />18 (74HCT)'),(485,199,'Propagation delay, n~R~D to nQ, n~Q','ns','16 (74HC)<br />18 (74HCT)'),(486,199,'Maximum clock frequency','MHz','76 (74HC)<br />59 (74HCT)'),(487,200,'XTAL frequency','MHz','10.738635 &plusmn; 0.05%'),(488,200,'XTAL load capacitors','pF','15 (min)<br />39 (max)'),(489,200,'VRAM size','KB','4 or 16'),(490,200,'Number of colors','','15 plus transparent'),(491,200,'Number of sprites','','32'),(492,200,'Sprites per line','','4'),(493,201,'Propagation delay, A__n/B__n to B__n/A__n','ns','13 (74HC/HCT)'),(494,201,'Propagation delay, CP__AB/CP__BA to B__n/A__n','ns','18 (74HC)<br />20 (74HCT)'),(495,201,'Propagation delay, S__AB/S__BA to B__n/A__n','ns','20 (74HC)<br />23 (74HCT)'),(496,201,'Maximum clock frequency','MHz','92 (74HC/HCT)'),(497,202,'Maximum supply voltage','V','&plusmn;18'),(498,202,'Offset voltage','mV','3'),(499,202,'Unity-gain bandwidth','MHz','3'),(500,202,'Slew rate at unity gain','V/&micro;s','13'),(501,202,'Rise time','&micro;s','0.2 (TL06x)<br />0.1 (TL07x)<br />0.05 (TL08x)'),(502,202,'Overshoot factor','%','20 (TL07x)<br />20 (TL08x)'),(503,202,'Equivalent input noise voltage at f = 1 kHz','nV/&radic;Hz','42 (TL06x)<br />18 (TL07x)<br />18 (TL08x)'),(504,202,'Supply current (each amplifier)','mA','0.2 (TL06x)<br />1.4 (TL07x)<br />1.4 (TL08x)'),(505,203,'Propagation delay, An to ~Y~n','ns','18 (74HC)'),(506,203,'Propagation delay, ~LE to ~Y~n','ns','17 (74HC)'),(507,203,'Propagation delay, ~E~1 to ~Y~n','ns','15 (74HC)'),(508,203,'Propagation delay, E2 to ~Y~n','ns','15 (74HC)'),(509,204,'Series resistance at bases','k&Omega;','n/a (ULN2002)<br />2.7 (ULN2003)<br />10.5 (ULN2004)'),(510,204,'Maximum collector-emitter voltage','V','50'),(511,204,'Maximum input voltage','V','30'),(512,204,'Maximum peak collector current','mA','500'),(513,205,'Propagation delay, CP to Q__n, ~Q~__n','ns','17 (74HC)<br />16 (74HCT)'),(514,205,'Propagation delay, ~MR to Q__n','ns','15 (74HC)<br />19 (74HCT)'),(515,205,'Maximum clock frequency','MHz','83 (74HC)<br />54 (74HCT)'),(516,206,'Maximum supply voltage','V','&plusmn;18'),(517,206,'Offset voltage','mV','2'),(518,206,'Gain bandwidth','MHz','1'),(519,206,'Slew rate','V/&micro;s','1'),(520,206,'Voltage noise','nV/&radic;Hz','35'),(521,206,'Supply current (per channel)','mA','0.15'),(522,208,'Minimum clock cycle time','&micro;s','1'),(523,209,'Propagation delay, CP to Qn','ns','12 (74HC)<br />14 (74HCT)'),(524,209,'Propagation delay, ~MR to Qn','ns','11 (74HC)<br />16 (74HCT)'),(525,209,'Maximum clock frequency','MHz','78 (74HC)<br />61 (74HCT)'),(526,210,'Settling time, V__DD = 5V','ns','400 (AD7528)<br />100 (TLC7528)'),(527,210,'Update rate, V__DD = 5V','MHz','2.5 (AD7528)<br />10 (TLC7528)'),(528,212,'Propagation delay, nA, nB to nY','ns','6 (74HC)<br />9 (74HCT)'),(529,213,'Flash memory','bytes','1K'),(530,213,'Internal SRAM','bytes','64'),(531,213,'EEPROM','bytes','64'),(532,213,'Programmable I/O lines','','6'),(533,213,'Maximum clock frequency','MHz','10'),(534,217,'Maximum Voltage Vcc','VDC','7.0'),(535,217,'Maximum Input Voltage','VDC','Vcc + 0.3'),(536,217,'Storage Temperature','Degrees C','-65 to +150'),(537,218,'Address to Output Delay','ns','120 (27C128-12)<br />150 (27C128-15)<br />170 (27C128-17)<br />200 (27C128-20)<br />250 (27C128-25)'),(538,218,'CE to Output Delay','ns','120 (27C128-12)<br />150 (27C128-15)<br />170 (27C128-17)<br />200 (27C128-20)<br />250 (27C128-25)'),(539,218,'OE to Output Delay','ns','65 (27C128-12)<br />70 (27C128-15)<br />70 (27C128-17)<br />75 (27C128-20)<br />100 (27C128-25)'),(540,218,'CE or OE to O/P High Impedance','ns','50 (27C128-12)<br />50 (27C128-15)<br />50 (27C128-17)<br />55 (27C128-20)<br />60 (27C128-25)'),(541,218,'Program Pulse Width','&micro;s','95 to 105'),(542,218,'Data Valid from OE','ns','100'),(543,219,'Propagation delay, D__n, LE to ~Q~__n','ns','14 (74HC)<br />16 (74HCT)'),(544,222,'Propagation delay, D__n to Q__n','ns','23 (74HC/HCT]'),(545,223,'Propagation delay, An to Yn','ns','14 (74HC)<br />18 (74HCT)'),(546,223,'Propagation delay, E3 to Yn','ns','16 (74HC)<br />20 (74HCT)'),(547,223,'Propagation delay, ~E~n to Yn','ns','17 (74HC)<br />21 (74HCT)'),(548,224,'Propagation delay, CP to O__n','ns','8'),(549,224,'Output enable time, ~OE to O__n','ns','6.5'),(550,224,'Output disable time, ~OE to O__n','ns','6.5'),(551,224,'Maximum clock frequency','MHz','120'),(552,226,'Propagation delay, n~CP to nQ','ns','16 (74HC)<br />16 (74HCT)'),(553,226,'Propagation delay, n~CP to n~Q','ns','16 (74HC)<br />18 (74HCT)'),(554,226,'Propagation delay, n~R to nQ, n~Q','ns','16 (74HC)<br />17 (74HCT)'),(555,226,'Maximum clock frequency','MHz','78 (74HC)<br />73 (74HCT)'),(556,228,'Propagation delay, n~R~D, n~A, nB to nQ or n~Q','ns','25 (74HC)<br />26(74HCT)'),(557,228,'Propagation delay, n~R~D to nQ or n~Q','ns','20 (74HC)<br />22 (74HCT)'),(558,228,'Output transition time','ns','7 (74HC/HCT)'),(559,228,'Retrigger time n~A, nB','ns','110 (74HC/HCT)'),(560,228,'External timing resistor','k&Omega;','2 (min)<br />1000 (max)'),(561,229,'Propagation delay, nA__n to n~Y~__n','ns','11 (74HC)<br />13 (74HCT)'),(562,229,'Propagation delay, n~E to n~Y~__n','ns','10 (74HC)<br />13 (74HCT)'),(563,231,'Maximum supply voltage','V','&plusmn;18'),(564,231,'Offset voltage','mV','0.5'),(565,231,'Gain bandwidth','MHz','4'),(566,231,'Slew rate','V/&micro;s','15'),(567,231,'Voltage noise','nV/&radic;Hz','25'),(568,231,'Supply current','mA','1.8'),(569,232,'Flash memory','bytes','8K'),(570,232,'Internal SRAM','bytes','1K'),(571,232,'EEPROM','bytes','512'),(572,232,'Programmable I/O lines','','23'),(573,232,'Maximum clock frequency','MHz','16'),(574,233,'Propagation delay, nI__0, nI__1 to nY','ns','11 (74HC)<br />13 (74HCT)'),(575,233,'Propagation delay, ~E to nY','ns','11 (74HC)<br />12 (74HCT)'),(576,233,'Propagation delay, S to nY','ns','12 (74HC)<br />19 (74HCT)'),(577,236,'Maximum supply voltage','V','22'),(578,236,'Maximum peak current','A','1.3'),(579,236,'Maximum input voltage','V','&plusmn;0.5'),(580,236,'Output power','W','2.5'),(581,236,'Quiescent power drain','W','0.13'),(582,236,'Bandwidth','kHz','100'),(583,236,'Gain','V/V','50'),(584,236,'Input impedance','k&Omega;','150'),(585,238,'Propagation delay, CP to Q__n','ns','22 (74HC/74HCT)'),(586,238,'Maximum clock frequency','MHz','36 (74HC/74HCT)'),(587,239,'Propagation delay, nAn to nYn','ns','9 (74HC)<br />11 (74HCT)'),(588,240,'Propagation delay, CP, ~CE to Q7, ~Q~7','ns','16 (74HC)<br />14 (74HCT)'),(589,240,'Propagation delay, ~PL to Q7, ~Q~7','ns','15 (74HC)<br />17 (74HCT)'),(590,240,'Propagation delay, D7 to Q7, ~Q~7','ns','11 (74HC)<br />11 (74HCT)'),(591,240,'Maximum clock frequency','MHz','56 (74HC)<br />48 (74HCT)'),(592,241,'Maximum supply voltage','V','36'),(593,241,'Maximum input voltage','V','&plusmn;15'),(594,241,'Input offset voltage','mV','2'),(595,241,'Voltage gain','V/mV','40'),(596,241,'Response time','ns','80'),(597,242,'supply voltage','V','6'),(598,243,'Propagation delay, CP to Q__n','ns','14 (74HC)<br />15 (74HCT)'),(599,243,'Propagation delay, ~MR to Q__n','ns','14 (74HC)<br />15 (74HCT)'),(600,243,'Maximum clock frequency','MHz','102 (74HC)<br />77 (74HCT)'),(601,244,'Propagation delay, ~CP~__0 to Q__0','ns','12 (74HC)<br />15 (74HCT)'),(602,244,'Maximum clock frequency','MHz','100 (74HC)<br />77 (74HCT)');
/*!40000 ALTER TABLE `specs` ENABLE KEYS */;
UNLOCK TABLES;

--
-- Final view structure for view `chip_aliases`
--

/*!50001 DROP VIEW IF EXISTS `chip_aliases`*/;
/*!50001 SET @saved_cs_client          = @@character_set_client */;
/*!50001 SET @saved_cs_results         = @@character_set_results */;
/*!50001 SET @saved_col_connection     = @@collation_connection */;
/*!50001 SET character_set_client      = utf8mb4 */;
/*!50001 SET character_set_results     = utf8mb4 */;
/*!50001 SET collation_connection      = utf8mb4_0900_ai_ci */;
/*!50001 CREATE ALGORITHM=UNDEFINED */
/*!50013 DEFINER=`mggates`@`localhost` SQL SECURITY DEFINER */
/*!50001 VIEW `chip_aliases` AS select `c`.`id` AS `id`,`c`.`chip_number` AS `chip_number`,`c`.`family` AS `family`,`c`.`package` AS `package`,`c`.`pin_count` AS `pin_count`,`c`.`description` AS `description`,(select sum(`i`.`quantity`) from `inventory` `i` where (`i`.`chip_id` = `c`.`id`)) AS `on_hand` from `chips` `c` union all select `a`.`chip_id` AS `id`,`a`.`alias_chip_number` AS `chip_number`,'' AS `family`,'' AS `package`,'' AS `pin_count`,concat('See <a href=\'/chips/',`a`.`chip_id`,'\'>',`x`.`chip_number`,'</a>') AS `description`,'' AS `on_hand` from (`aliases` `a` join `chips` `x` on((`x`.`id` = `a`.`chip_id`))) */;
/*!50001 SET character_set_client      = @saved_cs_client */;
/*!50001 SET character_set_results     = @saved_cs_results */;
/*!50001 SET collation_connection      = @saved_col_connection */;
/*!40103 SET TIME_ZONE=@OLD_TIME_ZONE */;

/*!40101 SET SQL_MODE=@OLD_SQL_MODE */;
/*!40014 SET FOREIGN_KEY_CHECKS=@OLD_FOREIGN_KEY_CHECKS */;
/*!40014 SET UNIQUE_CHECKS=@OLD_UNIQUE_CHECKS */;
/*!40101 SET CHARACTER_SET_CLIENT=@OLD_CHARACTER_SET_CLIENT */;
/*!40101 SET CHARACTER_SET_RESULTS=@OLD_CHARACTER_SET_RESULTS */;
/*!40101 SET COLLATION_CONNECTION=@OLD_COLLATION_CONNECTION */;
/*!40111 SET SQL_NOTES=@OLD_SQL_NOTES */;

-- Dump completed on 2024-07-16 17:18:06
