\hypertarget{classFEB__v1}{
\section{FEB\_\-v1 Class Reference}
\label{classFEB__v1}\index{FEB\_\-v1@{FEB\_\-v1}}
}


{\ttfamily \#include $<$inc/FEB\_\-v1.h$>$}Inheritance diagram for FEB\_\-v1::\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=5cm]{classFEB__v1}
\end{center}
\end{figure}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235}{Attribut} \{ \par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{UNDEFINED}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{PASSIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{ACTIVE}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{INTERFACE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{IO}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{IODATA}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{ELEMENT}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{HARDWARE}, 
\par
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{PROCESSUS}, 
\hyperlink{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{SOFTWARE}
 \}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classFEB__v1_aad65ff3d95f3f60583dad914f9c18a9d}{FEB\_\-v1} ()
\begin{DoxyCompactList}\small\item\em Standard constructor. \item\end{DoxyCompactList}\item 
virtual \hyperlink{classFEB__v1_a655c6fb31068c4dbb7fde34de77a5a49}{$\sim$FEB\_\-v1} ()
\begin{DoxyCompactList}\small\item\em Destructor. \item\end{DoxyCompactList}\item 
void \hyperlink{classFEB__v1_af93db546ad89ba7c2301fdc2314efd8a}{help} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a70d7d266c7d05fdfab21d5b0293f1ad8}{init} ()
\item 
void \hyperlink{classFEB__v1_a4e147b894ecbf4b05b92d01270d7ff13}{reset} ()
\item 
void \hyperlink{classFEB__v1_a1a50b5fff8a6e170fe136657f75b8ad4}{resetSpi} ()
\item 
void \hyperlink{classFEB__v1_a96ad348b7be37686998c0eaa7fd2e83e}{update} ()
\item 
\hyperlink{classSeqPGA}{SeqPGA} $\ast$ \hyperlink{classFEB__v1_a8bf655504f9b0c51d5aa5bc6b30da00d}{seqPga} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a9e13da349fc335ec44032fa0426c40d0}{setSpyModeSeq} (bool)
\item 
bool \hyperlink{classFEB__v1_a3ec8b74aedfbe5e3d3ce0d4b4eb44330}{spyModeSeq} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ab88d23abb96f746298e0fa1e1cf63e3e}{setSpyModeFE} (int, bool)
\item 
bool \hyperlink{classFEB__v1_a0b6d25515e575e370552c6b6f715fd76}{spyModeFE} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a067a0aeae34dbd782547afbcd82fc77f}{setDisableSubtract} (int, bool)
\item 
bool \hyperlink{classFEB__v1_a3d224acca0807603d14b72cff6359b3f}{disableSubtract} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_aec8198d5c03ddc5dd9151683f9506d00}{setOldSubtract} (int, bool)
\item 
bool \hyperlink{classFEB__v1_a5b277ace76b9e511c055ad94d241dd61}{oldSubtract} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a02416559cdd68e8aa57f47ce7cf6788c}{setThreshold} (int, int)
\item 
int \hyperlink{classFEB__v1_a71e54700c59857844905c879e4b3d4fd}{threshold} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ae3252ed2737b5c93395da201b427b871}{setLatency} (int, int)
\item 
int \hyperlink{classFEB__v1_a68050d232efd8d6568910b09a2c18f62}{latency} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_aea3983d847c7b8053485ddd16af65680}{setInjectModeFE} (int, bool)
\item 
bool \hyperlink{classFEB__v1_adad5a9a1dc8f650a59e6edb310451cab}{injectModeFE} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_abb013a3441c02f57cea07a244554fdd5}{setProbeEnable} (int, bool)
\item 
void \hyperlink{classFEB__v1_aa9a047f616c6affac88a8d9ec984013f}{probeEnable} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ae8e531b961f91ac974a75c43937acf78}{setSpareForTrigEnable} (int, int)
\item 
int \hyperlink{classFEB__v1_a76d86fb9e9be48e704257070675ae1cc}{spareForTrigEnable} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a19d3dee6fa47408cf0aa136fb99ebe1c}{setTestDuration} (int)
\item 
int \hyperlink{classFEB__v1_a7f1db8ca9490172fce7603da9e703dec}{testDuration} (int fpga)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_aaf8386be3d27ea22e389b0a6c7699af7}{setStopInjLoop} (bool)
\item 
bool \hyperlink{classFEB__v1_abfd23d8fbcea0415a7e8401110869a78}{stopInjLoop} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a2ad20ff9db6a0ceef875d874bae214a9}{setEnableBXIDReset} (bool)
\item 
bool \hyperlink{classFEB__v1_ac8186be2d5fd8122092d6475e77395e9}{enableBXIDReset} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ac30cac86837c86e4f03cb51fff6226cd}{setGain4} (int, int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a244c472d16ea6778cf6ec93943a060a5}{setPseudoADCEnable} (int, int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_af422c3cf889440d5d49cce51d98b496e}{setPseudoPMEnable} (int, int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_adce2d9c70235f4226ab59aea3dc5953c}{setGlobalPseudoPMEnable} (int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_af2bb7bacef6c06d15e2c9e47c373de08}{setClockFallingEdge} (int, int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a9ccd318b9a80b1cbd554ec6fe461cd82}{setClock80MHzFallingEdge} (bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_acf3c8ad478ce506bb9d9cb3e4d3b6252}{setCalibCte} (int, int, int)
\item 
bool \hyperlink{classFEB__v1_a6b05c21a70fbb2e88f8e1f991a117b49}{gain4} (int, int)
\item 
bool \hyperlink{classFEB__v1_aeb6c988faf48d93637ef669c54e25223}{pseudoADCEnable} (int, int)
\item 
bool \hyperlink{classFEB__v1_ab6b076d6e1372bfa8d9fd2916b1b52cd}{pseudoPMEnable} (int, int)
\item 
bool \hyperlink{classFEB__v1_acfaf998ce0166362401e5253502a16d2}{globalPseudoPMEnable} (int)
\item 
bool \hyperlink{classFEB__v1_aa9f591714dce594562e3e959b105a580}{clockFallingEdge} (int, int)
\item 
bool \hyperlink{classFEB__v1_a8518757e40b372f784674da1a2c41091}{clock80MHzFallingEdge} ()
\item 
int \hyperlink{classFEB__v1_ad3893c8062c75d1f9695c196c95703c7}{calibCte} (int, int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a7b948b40f3034ccfb0a696b5cf9c5c6c}{testSequence} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_aea3b1f84ea9be2e5c55a93ae215c8a35}{setExtTrig} (bool trig)
\item 
bool \hyperlink{classFEB__v1_a481e089490ae958c7606f11d27c9db9a}{extTrig} ()
\item 
void \hyperlink{classFEB__v1_af945f99a912c5ad076ebdb03dbb6c139}{readFifo} (int, int, unsigned int $\ast$)
\item 
void \hyperlink{classFEB__v1_a86e0ed4fc9946a184d82cefdf5e5a794}{readFifoSpyFE} (int fe, int dump)
\item 
void \hyperlink{classFEB__v1_a27df6aecacccf3415ff98092b7da5485}{readFifoLLTFE} (int fe, int dump)
\item 
void \hyperlink{classFEB__v1_ab370d9f02895e1a44ab19d320255123e}{readFifoInjectFE} (int fe, int dump)
\item 
void \hyperlink{classFEB__v1_a449a15db7087e4dbe6af0b0f96ec2038}{readFifoLLT} (int dump)
\item 
void \hyperlink{classFEB__v1_a14807bfa77f92bb82428c39abea5df88}{maskLLT} ()
\item 
void \hyperlink{classFEB__v1_a42cc3f61fd94d4de68eb605b04fb1e74}{latencyLLT} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a5a177c98b2be429aacbb3d652f40b247}{setMaskLLT} (int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ad078f7c2086dd78375da9d9d82b78d23}{setMaskLLTCorner} (bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a904bff89e5ad45ce78730502dc26a0e3}{setMaskLLTUpNb} (int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a519a955361c420680af64c7fa9410784}{setMaskLLTSideNb} (int, bool)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_abf7b8a0e6842ecf74a2b1889fbb9a722}{setLatencyLLT} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a935e78031961cff9330e82a70bf91052}{setLatencyLLTCorner} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a8a3aafdda0f1028e02c4a5850f987f32}{setLatencyLLTUpNb} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a840532b78d0062646116a076e65cf353}{setLatencyLLTSideNb} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ae94205e374c3438e910aa39a889ebf5c}{setOutputEport} (int, int, int)
\item 
int \hyperlink{classFEB__v1_a330c0a895c3c43acda2fd68e1cdb7368}{latencyEport} (int)
\item 
int \hyperlink{classFEB__v1_a4a5b20275b96a19eba0c28d694c88ca8}{clockPhaseEport} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ae8ed47630ca1408647e3eb5c1dfa0ec0}{setOutputEport} (int, int, int, int)
\item 
int \hyperlink{classFEB__v1_a8ab1ff429d357779d682bdf28504bdd2}{latencyEport} (int, int)
\item 
int \hyperlink{classFEB__v1_aab32d0b274dfb55f1c2894ff3d08eaba}{clockPhaseEport} (int, int)
\item 
void \hyperlink{classFEB__v1_a0fd77cbaae9ae853e5c4dfc81b4462a5}{writeFifoSpyFE} (int fe)
\item 
void \hyperlink{classFEB__v1_a9dbedaebc2e3569e8b5fc0be782dbce3}{writeFifoLLTFE} (int fe)
\item 
void \hyperlink{classFEB__v1_ae212b0e4c9824afaebb4508b688f94bf}{writeFifoInjectFE} (int fe, int pattern)
\item 
void \hyperlink{classFEB__v1_a0afafcfdea15d3268284203a90c67572}{writeDataFifoInjectFE} (int, int $\ast$, int $\ast$, int $\ast$, int $\ast$)
\item 
void \hyperlink{classFEB__v1_a0e88b14453100c97b5962e8a6b0f48bf}{writeFifoLLT} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ab02c292e29e01079bb9b268acbc782b1}{resetFifoSpyFE} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a71d10a772bda2506fd7adb86739fb24d}{resetFifoInjectFE} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ae351e55f3d8e8f936c324ffbda6816bf}{resetFE} (int)
\item 
int \hyperlink{classFEB__v1_aa98b8e0bcc4d6d03f4b365de786f5c95}{statusRegister} (int)
\item 
\hyperlink{classData}{Data} $\ast$ \hyperlink{classFEB__v1_a6bca4320bd3bbbc32efc81097f33421a}{data} ()
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFEB__v1_aceff066f476794fefe2712e43bc2d6d2}{ramInj} (int i)
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFEB__v1_ac59216f094007ede67d49bd23287be73}{ramSpy} (int i)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a849040ff2fa8275b1a47e7be3915ebf4}{setGbtMode} (int, int)
\item 
int \hyperlink{classFEB__v1_aab7166214ef0f99f4835ce9a7416e052}{gbtMode} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_aabd651b11d1119ce3a19b7fb083cca78}{setGbtDataPath} (int, int, int, int)
\item 
int \hyperlink{classFEB__v1_adf46e43506d1bd7cd26ca62c685e6c98}{gbtDataPath} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ab65b869df2adc4d3880caad71a4e3074}{setGbtTrackMode} (int, int)
\item 
int \hyperlink{classFEB__v1_a25eeb132e9058cd421a085878fba9204}{gbtTrackMode} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_ab7c261039c872c9f039fb7366a84d271}{setGbtTermEport} (int, bool)
\item 
bool \hyperlink{classFEB__v1_a84fa302a012eee663fe21829866fb20e}{gbtTermEport} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a6efa59ad9f80ae40aad2df0b925b0b14}{setGbt80MHzClkEport} (int)
\item 
bool \hyperlink{classFEB__v1_ac22b1ffdc20be66330a66ebd12cd13f1}{gbt80MHzClkEport} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a66584fe850cdf9e4ccd03fd4b2f4db38}{setGbtDLLEport} (int)
\item 
void \hyperlink{classFEB__v1_add5e12a5351c0c4986d24f433155351b}{gbtDLLEport} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a30ce0e679748a4e2bf7f953b2162618f}{setGbtEnableEport} (int, bool)
\item 
bool \hyperlink{classFEB__v1_ae11c18013b56bdbb947e9ae147d6d77d}{gbtEnableEport} (int)
\item 
int \hyperlink{classFEB__v1_a7b47a1b2c7af459b211eed59f4dbe9a7}{gbtStatus} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a717d56186e6221cb20397cc3e496da50}{setGbtClockStrength} (int, int)
\item 
int \hyperlink{classFEB__v1_a6ca15de02d32e38a0fc90ad29302072e}{gbtClockStrength} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_a79b299ce9b36b51916103371aef027df}{gbtDLLReset} (int)
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classFEB__v1_af7e7f3cb7269dc811866bc42585cf020}{gbtAcknowledgeConfig} (int)
\item 
void \hyperlink{classElement_a3c0abcb36f8906688bb7e32608df7086}{recursiveInitElement} ()
\item 
void \hyperlink{classElement_a82119ed37dff76508a2746a853ec35ba}{recursiveInitCommunications} ()
\item 
\hyperlink{classStatusCode}{StatusCode} \hyperlink{classElement_ab476b4b1df5954141ceb14f072433b89}{setConnection} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_af57444353c1ddf9fa0109801e97debf7}{connection} ()
\item 
void \hyperlink{classHierarchy_af4d43b0765b402670eed2d62c73405af}{clear} ()
\item 
void \hyperlink{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{setParent} (\hyperlink{classHierarchy}{Hierarchy} $\ast$parent)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{parent} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{parent} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{origin} ()
\item 
virtual void \hyperlink{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{addChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$element)
\item 
std::vector$<$ \hyperlink{classHierarchy}{Hierarchy} $\ast$ $>$ \hyperlink{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{children} ()
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a1e207f973c694b538bf90107b4868817}{child} (std::string)
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{childTyped} (std::string)
\item 
unsigned long \hyperlink{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{numberOfChildren} ()
\item 
bool \hyperlink{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{hasChildren} ()
\item 
void \hyperlink{classHierarchy_a2b2b359fac003233f65786a616766bde}{delChild} (\hyperlink{classHierarchy}{Hierarchy} $\ast$)
\item 
void \hyperlink{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{delChild} (std::string)
\item 
std::string \hyperlink{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{path} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
std::string \hyperlink{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{pathTyped} (std::string=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{tree} (std::string indent=std::string(\char`\"{}\char`\"{}))
\item 
void \hyperlink{classHierarchy_a594c294c5f60c230e106d522ed008212}{tree} ()
\item 
std::string \hyperlink{classObject_a975e888d50bfcbffda2c86368332a5cd}{name} () const 
\item 
std::string \hyperlink{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{type} ()
\item 
unsigned char \hyperlink{classObject_af99145335cc61ff6e2798ea17db009d2}{id} ()
\item 
std::string \hyperlink{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{title} ()
\item 
void \hyperlink{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{msgSvc} (int level, std::string msg, std::string name)
\item 
void \hyperlink{classObject_a58b2d0618c2d08cf2383012611528d97}{msg} (std::string mymsg)
\item 
void \hyperlink{classObject_ac5d59299273cee27aacf7de00d2e7034}{msg} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a83d2db2df682907ea1115ad721c1c4a1}{verbose} (std::string mymsg)
\item 
void \hyperlink{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{verbose} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aac010553f022165573714b7014a15f0d}{debug} (std::string mymsg)
\item 
void \hyperlink{classObject_a6c9a0397ca804e04d675ed05683f5420}{debug} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a644fd329ea4cb85f54fa6846484b84a8}{info} (std::string mymsg)
\item 
void \hyperlink{classObject_a1ca123253dfd30fc28b156f521dcbdae}{info} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{warning} (std::string mymsg)
\item 
void \hyperlink{classObject_a11f101db4dd73d9391b0231818881d86}{warning} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_a204a95f57818c0f811933917a30eff45}{error} (std::string mymsg)
\item 
void \hyperlink{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{error} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{fatal} (std::string mymsg)
\item 
void \hyperlink{classObject_ae62acd3d09f716220f75f252dc38bc9a}{fatal} (std::string mymsg, std::string name)
\item 
void \hyperlink{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{setName} (std::string name)
\item 
void \hyperlink{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{setType} (std::string type)
\item 
void \hyperlink{classObject_a398fe08cba594a0ce6891d59fe4f159f}{setId} (unsigned char id)
\item 
void \hyperlink{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{setTitle} (std::string title)
\item 
void \hyperlink{classObject_a870c5af919958c2136623b2d7816d123}{setDllName} (std::string dllName)
\item 
std::string \hyperlink{classObject_a2e3947f2870094c332d7454117f3ec63}{dllName} ()
\item 
bool \hyperlink{classAttrib_a704f26af560909ad22065083bb7d4c34}{is} (int attribut)
\item 
void \hyperlink{classAttrib_a235f773af19c900264a190b00a3b4ad7}{add} (int attribut)
\item 
void \hyperlink{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{remove} (int attribut)
\item 
std::string \hyperlink{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{attributs} ()
\end{DoxyCompactItemize}
\subsection*{Protected Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classHierarchy}{Hierarchy} $\ast$ \hyperlink{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{m\_\-connection}
\item 
std::string \hyperlink{classAttrib_a3414521d7a82476e874b25a5407b5e63}{m\_\-attribString} \mbox{[}10\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
int \hyperlink{classFEB__v1_a30473bcdd8f018ad5dac728f6779df9c}{m\_\-fifoDepth}
\item 
int \hyperlink{classFEB__v1_a1c1eb093fd1733b9510fcf8bc5c7ad08}{m\_\-seqAddress}
\item 
int \hyperlink{classFEB__v1_a4e1945c2d5b434125f375e9d0fc6d99f}{m\_\-feAddress} \mbox{[}8\mbox{]}
\item 
int \hyperlink{classFEB__v1_ac625855df976f16694178f1a4c0eef1e}{m\_\-gbtAddress} \mbox{[}4\mbox{]}
\item 
int \hyperlink{classFEB__v1_adf21041831669e75283dd2a88fbaddf5}{m\_\-icecalAddress} \mbox{[}8\mbox{]}
\item 
int \hyperlink{classFEB__v1_a15b48648ba4534e732376b68bddc5d34}{m\_\-fifoSpyAddress} \mbox{[}3\mbox{]}
\item 
int \hyperlink{classFEB__v1_a68be75ba59d1c551163a9596dc1d235a}{m\_\-fifoLLTAddress} \mbox{[}3\mbox{]}
\item 
int \hyperlink{classFEB__v1_afd035f292061e1823ed64471bb0228ef}{m\_\-fifoInjectAddress} \mbox{[}3\mbox{]}
\item 
int \hyperlink{classFEB__v1_ad41f8756c4e15815c6d5e35902cf2257}{m\_\-fifoTrigAddress} \mbox{[}3\mbox{]}
\item 
\hyperlink{classSeqPGA}{SeqPGA} $\ast$ \hyperlink{classFEB__v1_a6c7804ac86796f233a8393043adf2e77}{m\_\-seqPga}
\item 
unsigned int $\ast$ \hyperlink{classFEB__v1_ae5b770f2f5ffb97324862c93e3153985}{m\_\-fifo} \mbox{[}3\mbox{]}
\item 
int $\ast$ \hyperlink{classFEB__v1_a383c35f10769b16c6a719494594899c6}{m\_\-ch} \mbox{[}4\mbox{]}
\item 
\hyperlink{classData}{Data} $\ast$ \hyperlink{classFEB__v1_a1c9dbc3660021dba1f58666d0097abb0}{m\_\-data}
\item 
int \hyperlink{classFEB__v1_ab49d6a271bdfddd9c7fac9435e4e686d}{m\_\-mask0}
\item 
int \hyperlink{classFEB__v1_a1cbadb02155e2defdff6d6c8f70eb945}{m\_\-mask1}
\item 
int \hyperlink{classFEB__v1_a25f03f6de00618dd575fc1f77a9af9ee}{m\_\-mask2}
\item 
int \hyperlink{classFEB__v1_a23a3d8bfbf96490890140f13b08a02c1}{m\_\-latency0}
\item 
int \hyperlink{classFEB__v1_a026d2f4973bf3ddbc404e35264fdef1f}{m\_\-latency1}
\item 
int \hyperlink{classFEB__v1_a2c4b18efd76de3bf7089bba57fb6744f}{m\_\-latency2}
\item 
int \hyperlink{classFEB__v1_a2f71bdcef05c845177a62610da490bf9}{m\_\-latency3}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFEB__v1_a3a3d06225c94c88d4cc5da7a6bde3867}{m\_\-ramInj} \mbox{[}3\mbox{]}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFEB__v1_ae6d8176c12bd60ad25ed81d535eb8c82}{m\_\-ramSpy} \mbox{[}3\mbox{]}
\item 
\hyperlink{classRAM}{RAM} $\ast$ \hyperlink{classFEB__v1_a5850ce498462009212ad3f313fcf0bd6}{m\_\-fifoUsbTest}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
\begin{DoxyAuthor}{Author}

\end{DoxyAuthor}
\begin{DoxyDate}{Date}
2006-\/10-\/23 
\end{DoxyDate}


Definition at line 21 of file FEB\_\-v1.h.

\subsection{Member Enumeration Documentation}
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235}{
\index{FEB\_\-v1@{FEB\_\-v1}!Attribut@{Attribut}}
\index{Attribut@{Attribut}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{Attribut}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf Attrib::Attribut}\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235}
\begin{Desc}
\item[Enumerator: ]\par
\begin{description}
\index{UNDEFINED@{UNDEFINED}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!UNDEFINED@{UNDEFINED}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}{
UNDEFINED}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3a8da2ab97dda18aebab196fe4100531}
}]\index{PASSIVE@{PASSIVE}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!PASSIVE@{PASSIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}{
PASSIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a2bfb2af57b87031d190a05fe25dd92ed}
}]\index{ACTIVE@{ACTIVE}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!ACTIVE@{ACTIVE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}{
ACTIVE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a3b1fec929c0370d1436f2f06e298fb0d}
}]\index{INTERFACE@{INTERFACE}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!INTERFACE@{INTERFACE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}{
INTERFACE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235aa27c16b480a369ea4d18b07b2516bbc7}
}]\index{IO@{IO}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!IO@{IO}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}{
IO}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a1420a5b8c0540b2af210b6975eded7f9}
}]\index{IODATA@{IODATA}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!IODATA@{IODATA}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}{
IODATA}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a0af3b0d0ac323c1704e6c69cf90add28}
}]\index{ELEMENT@{ELEMENT}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!ELEMENT@{ELEMENT}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}{
ELEMENT}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a7788bc5dd333fd8ce18562b269c9dab1}
}]\index{HARDWARE@{HARDWARE}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!HARDWARE@{HARDWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}{
HARDWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a61ceb22149f365f1780d18f9d1459423}
}]\index{PROCESSUS@{PROCESSUS}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!PROCESSUS@{PROCESSUS}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}{
PROCESSUS}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a75250e29692496e73effca2c0330977f}
}]\index{SOFTWARE@{SOFTWARE}!FEB\_\-v1@{FEB\_\-v1}}\index{FEB\_\-v1@{FEB\_\-v1}!SOFTWARE@{SOFTWARE}}\item[{\em 
\hypertarget{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}{
SOFTWARE}
\label{classAttrib_a69e171d7cc6417835a5a306d3c764235a103a67cd0b8f07ef478fa45d4356e27b}
}]\end{description}
\end{Desc}



Definition at line 29 of file Attrib.h.


\begin{DoxyCode}
29                 {
30     UNDEFINED,
31     PASSIVE,
32     ACTIVE,
33     INTERFACE,
34     IO,
35     IODATA,
36     ELEMENT,
37     HARDWARE,
38     PROCESSUS,
39     SOFTWARE 
40   }; // array m_attribString must be changed into Attrib::Attrib if this enu is m
      odified. 
\end{DoxyCode}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{classFEB__v1_aad65ff3d95f3f60583dad914f9c18a9d}{
\index{FEB\_\-v1@{FEB\_\-v1}!FEB\_\-v1@{FEB\_\-v1}}
\index{FEB\_\-v1@{FEB\_\-v1}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{FEB\_\-v1}]{\setlength{\rightskip}{0pt plus 5cm}FEB\_\-v1::FEB\_\-v1 ()}}
\label{classFEB__v1_aad65ff3d95f3f60583dad914f9c18a9d}


Standard constructor. 

Definition at line 18 of file FEB\_\-v1.cpp.

References Attrib::add(), Hierarchy::addChild(), Data::addDataStream(), Attrib::ELEMENT, Attrib::HARDWARE, itos(), m\_\-ch, m\_\-data, m\_\-feAddress, m\_\-fifo, m\_\-fifoDepth, m\_\-fifoInjectAddress, m\_\-fifoLLTAddress, m\_\-fifoSpyAddress, m\_\-fifoTrigAddress, m\_\-fifoUsbTest, m\_\-gbtAddress, m\_\-icecalAddress, m\_\-ramInj, m\_\-ramSpy, m\_\-seqAddress, m\_\-seqPga, seqPga(), IOobject::setAddress(), Object::setName(), RAM::setSize(), Object::setType(), and SeqPGA::usb().


\begin{DoxyCode}
18                  {
19   setName("FEB_v1");
20   setType("FEB_v1");
21   add(Attrib::ELEMENT); add (Attrib::HARDWARE);
22 
23   m_fifoDepth = 1024;
24 
25   m_feAddress[0] = 1;
26   m_feAddress[1] = 2;
27   m_feAddress[2] = 5;
28   m_feAddress[3] = 6;
29   m_feAddress[4] = 9;
30   m_feAddress[5] = 10;
31   m_feAddress[6] = 13;
32   m_feAddress[7] = 14;
33 
34   m_seqAddress   = 17 ; 
35 
36   m_gbtAddress[0] = 1;
37   m_gbtAddress[1] = 2;
38   m_gbtAddress[2] = 3;
39   m_gbtAddress[3] = 4;
40     
41   m_icecalAddress[0] = 3;
42   m_icecalAddress[1] = 4;
43   m_icecalAddress[2] = 7;
44   m_icecalAddress[3] = 8;
45   m_icecalAddress[4] = 11;
46   m_icecalAddress[5] = 12;
47   m_icecalAddress[6] = 15;
48   m_icecalAddress[7] = 16;
49     
50   m_fifoSpyAddress[0] = 20;
51   m_fifoSpyAddress[1] = 21;
52   m_fifoSpyAddress[2] = 22;
53 
54   m_fifoInjectAddress[0] = 23;
55   m_fifoInjectAddress[1] = 24;
56   m_fifoInjectAddress[2] = 25;
57 
58   m_fifoLLTAddress[0] = 26;
59   m_fifoLLTAddress[1] = 27;
60   m_fifoLLTAddress[2] = 29;
61 
62   m_fifoTrigAddress[0] = 10;
63   m_fifoTrigAddress[1] = 11;
64   m_fifoTrigAddress[2] = 17;
65 
66   m_seqPga =new SeqPGA();
67   m_seqPga->setName("SeqPGA");
68   addChild(m_seqPga);
69 
70   m_fifo[0] = new unsigned int[m_fifoDepth];
71   m_fifo[1] = new unsigned int[m_fifoDepth];
72   m_fifo[2] = new unsigned int[m_fifoDepth];
73 
74   m_ch[0] = new int[m_fifoDepth];
75   m_ch[1] = new int[m_fifoDepth];
76   m_ch[2] = new int[m_fifoDepth];
77   m_ch[3] = new int[m_fifoDepth];
78 
79   for (int i = 0; i<3; ++i){
80     m_ramInj[i] = new RAM();
81     m_ramSpy[i] = new RAM();
82     seqPga()->usb()->addChild(m_ramInj[i]);
83     seqPga()->usb()->addChild(m_ramSpy[i]);
84     m_ramInj[i]->setAddress(13); // for debug
85     m_ramSpy[i]->setAddress(m_fifoSpyAddress[i]);
86     m_ramInj[i]->setSize(16, m_fifoDepth);
87     m_ramSpy[i]->setSize(16, m_fifoDepth);
88   }
89 
90   m_fifoUsbTest = new RAM();
91   m_fifoUsbTest->setAddress(3);
92   m_fifoUsbTest->setSize(16,256);
93   m_fifoUsbTest->setName("FifoUsbTest");
94   seqPga()->usb()->addChild(m_fifoUsbTest);
95 
96   m_data = new Data();
97   for (int ch=0; ch<32; ++ch){
98     m_data->addDataStream("ch"+itos(ch), "Channel "+itos(ch));
99   }
100   m_data->addDataStream("llt_fifo0", "llt_fifo0");
101   m_data->addDataStream("llt_fifo1", "llt_fifo1");
102   
103 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a655c6fb31068c4dbb7fde34de77a5a49}{
\index{FEB\_\-v1@{FEB\_\-v1}!$\sim$FEB\_\-v1@{$\sim$FEB\_\-v1}}
\index{$\sim$FEB\_\-v1@{$\sim$FEB\_\-v1}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{$\sim$FEB\_\-v1}]{\setlength{\rightskip}{0pt plus 5cm}FEB\_\-v1::$\sim$FEB\_\-v1 ()\hspace{0.3cm}{\ttfamily  \mbox{[}virtual\mbox{]}}}}
\label{classFEB__v1_a655c6fb31068c4dbb7fde34de77a5a49}


Destructor. 

Definition at line 107 of file FEB\_\-v1.cpp.


\begin{DoxyCode}
107                 {
108 }
\end{DoxyCode}


\subsection{Member Function Documentation}
\hypertarget{classAttrib_a235f773af19c900264a190b00a3b4ad7}{
\index{FEB\_\-v1@{FEB\_\-v1}!add@{add}}
\index{add@{add}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{add}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::add (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a235f773af19c900264a190b00a3b4ad7}
Add an attribut 

Definition at line 67 of file Attrib.h.

References Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by A3PE::A3PE(), Attrib::Attrib(), SpecsMezzanine::cmdline(), Computer::Computer(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Processus::Processus(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), Attrib::remove(), SeqPGA::SeqPGA(), SpecsMaster::SpecsMaster(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
67                             {
68     if (attribut!=Attrib::UNDEFINED) remove(Attrib::UNDEFINED);
69     bool duplicate = false ;
70     std::vector<int>::const_iterator iter ;
71     for ( iter  = m_attributs.begin() ;
72           iter != m_attributs.end()   ;
73           ++iter ) {
74       if ( attribut == (*iter) ) {
75         duplicate = true ;
76       }
77     }
78     if (!duplicate) {
79       m_attributs.push_back( attribut );
80     }
81   }
\end{DoxyCode}
\hypertarget{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}{
\index{FEB\_\-v1@{FEB\_\-v1}!addChild@{addChild}}
\index{addChild@{addChild}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{addChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::addChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}virtual, inherited\mbox{]}}}}
\label{classHierarchy_ad677774ff38fcb257c04a3a10d471fac}


Definition at line 83 of file Hierarchy.cpp.

References Object::debug(), Hierarchy::m\_\-children, Object::name(), and Hierarchy::setParent().

Referenced by A3PE::A3PE(), SpecsMezzanine::addBus(), SpecsSlave::addI2c(), Application::create(), CU\_\-v1::CU\_\-v1(), export\_\-obj(), FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1::LSDelayChipV1(), FePGA::MakeRAM(), FePGA::MakeRegister(), Phaser::Phaser(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), SeqPGA::SeqPGA(), SpecsMezzanine::SpecsMezzanine(), UsbI2cBus::UsbI2cBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
83                                           {
84   element->setParent(this);
85   m_children.push_back(element);
86   debug(element->name()+" added to the child tree.","Hierarchy::addChild");
87 }
\end{DoxyCode}
\hypertarget{classAttrib_aee7bbf16b144887f196e1341b24f8a26}{
\index{FEB\_\-v1@{FEB\_\-v1}!attributs@{attributs}}
\index{attributs@{attributs}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{attributs}]{\setlength{\rightskip}{0pt plus 5cm}std::string Attrib::attributs ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classAttrib_aee7bbf16b144887f196e1341b24f8a26}
Print the \hyperlink{classAttrib}{Attrib} of an \hyperlink{classObject}{Object} 

Definition at line 54 of file Attrib.cpp.

References images::index, Attrib::m\_\-attribString, and Attrib::m\_\-attributs.

Referenced by export\_\-obj().


\begin{DoxyCode}
54                             {
55   std::string output;
56   std::vector<int>::iterator iter ;
57   for ( unsigned int index = 0 ; index < m_attributs.size() ; ++index ) {
58     if ( m_attributs.size() - index > 1 ) {
59       output.append(m_attribString[m_attributs[index]]);
60       output.append(":");
61     }
62     else {
63       output.append(m_attribString[m_attributs[index]]);
64     }
65   }
66   return output;
67 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ad3893c8062c75d1f9695c196c95703c7}{
\index{FEB\_\-v1@{FEB\_\-v1}!calibCte@{calibCte}}
\index{calibCte@{calibCte}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{calibCte}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::calibCte (int {\em fe}, \/  int {\em ch})}}
\label{classFEB__v1_ad3893c8062c75d1f9695c196c95703c7}


Definition at line 998 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
998                                      {
999   m_seqPga->setSpiAdd(m_feAddress[fe]);
1000   int val = (m_seqPga->spiRead(4+ch))&0xFF;
1001   info("Calib Constante FE "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(val),"FEB_v1::
      calibCte");
1002   return (bool)(val);
1003 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1e207f973c694b538bf90107b4868817}{
\index{FEB\_\-v1@{FEB\_\-v1}!child@{child}}
\index{child@{child}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{child}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::child (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1e207f973c694b538bf90107b4868817}


Definition at line 133 of file Hierarchy.cpp.

References Hierarchy::child(), Hierarchy::children(), Object::name(), Hierarchy::origin(), Hierarchy::parent(), and Object::warning().

Referenced by Application::cd(), Hierarchy::child(), and export\_\-obj().


\begin{DoxyCode}
133                                          {
134   std::string newpath = path;
135   std::string up("..");
136   std::string separator(1,'/');
137 
138   Hierarchy * newcurrent = 0;
139 
140   //  info("path="+path,"Hierarchy::child");
141 
142   if (path.compare("")==0 || path.compare("/")==0) {
143     //    debug("return origin","Hierarchy::child");
144     return origin();
145   }
146 
147   if (path.compare(name())==0){
148     //    debug("return itself","Hierarchy::child");
149     return this;
150   }
151 
152   if (path.compare("..")==0){
153     if (0!=this->parent()) return this->parent();
154     else return this;
155   }
156 
157   if (path.compare("../")==0){
158     if (0!=this->parent()) return this->parent();
159     else return this;
160   }
161 
162 
163   int npos=path.find(separator,0);
164 
165   //  info("find separator in "+itos(npos)+" of "+path,"Hierarchy::child");
166 
167   // remove last separator
168   if ( npos == (int)(path.size()-1) ) {
169     newpath = std::string(path,0,npos);
170     path = newpath;
171   }
172 
173   if (npos==0){
174     //    debug("Going back to origin and calling child","Hierarchy::child");
175     newpath=std::string(path,1,path.size()-1);
176     return origin()->child(newpath);
177   }
178   else{
179     if ( npos== (int)(std::string::npos) ){
180       //      debug("Getting chid "+path+" of "+this->name(),"Hierarchy::child");
      
181       std::vector <Hierarchy*> list = children();
182       std::vector<Hierarchy*>::iterator iter;
183       for (iter=list.begin();iter!=list.end();iter++){
184         if ((*iter)->name().compare(path)==0){
185           return *iter;
186         }
187       }
188       warning(this->name()+std::string(" has no child '")+path+"'","Hierarchy::ch
      ild");
189       return this;
190     }
191     else
192     {
193       int ipos=path.find(separator,0);
194       //      info("default behaviour "+path+" with separator in "+itos(ipos),"Hi
      erarchy::child");
195 
196       std::string newcurrentname=std::string(path,0,ipos);
197       newpath=std::string(path,ipos+1,path.size()-1);
198 
199       //      info("looking now for "+newpath+" from "+newcurrentname,"Hierarchy:
      :child");
200 
201       if (0==newcurrentname.compare(origin()->name())){
202         //        info("current is computer. Looking for children"+newcurrentname
      ,"Hierarchy::child");
203         return origin()->child(newpath);
204       }
205 
206       newcurrent = (Hierarchy*)0;
207 
208       std::vector <Hierarchy*> list = children();
209       std::vector<Hierarchy*>::iterator iter;
210       for (iter=list.begin();iter!=list.end();iter++){
211         if ((*iter)->name().compare(newcurrentname)==0){
212           newcurrent = (*iter);
213         }
214       }
215 
216 
217       if ((Hierarchy*)0==newcurrent){
218         if (newcurrentname.compare("..")==0 && 0!=parent()){
219           newcurrent=this->parent();
220           //          debug("newcurrent was .. -> parent="+parent()->name());
221         }
222         else
223         {
224           warning(this->name()+" has no child '"+newcurrentname+"'",
225               "Hierarchy::child");
226           return this;
227         }
228       }
229       //      debug("recurrence call for "+newpath+" on "+newcurrent->name(),"Hie
      rarchy::child");
230       return newcurrent -> child ( newpath );
231     }
232   }
233 }
\end{DoxyCode}
\hypertarget{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}{
\index{FEB\_\-v1@{FEB\_\-v1}!children@{children}}
\index{children@{children}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{children}]{\setlength{\rightskip}{0pt plus 5cm}std::vector$<${\bf Hierarchy}$\ast$$>$ Hierarchy::children ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aa9a76f69e98e052ee1a6e32cea006288}


Definition at line 33 of file Hierarchy.h.

References Hierarchy::m\_\-children.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), SpecsSlave::recursiveInitCommunications(), Element::recursiveInitCommunications(), Element::recursiveInitElement(), Application::setConfig(), and Hierarchy::tree().


\begin{DoxyCode}
33 { return m_children;  } //< get list of child(ren)
\end{DoxyCode}
\hypertarget{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}{
\index{FEB\_\-v1@{FEB\_\-v1}!childTyped@{childTyped}}
\index{childTyped@{childTyped}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{childTyped}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::childTyped (std::string {\em path})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a0c15a5276a3b80b4354d6bd8a01e0708}


Definition at line 239 of file Hierarchy.cpp.

References Hierarchy::children(), Hierarchy::m\_\-origin, Object::name(), Hierarchy::parent(), and Object::warning().

Referenced by export\_\-obj().


\begin{DoxyCode}
239                                               {
240 
241   std::string newpath = path;
242 
243   std::string up("..");
244   std::string separator(1,'/');
245   std::string typeopen(1,'[');
246   std::string typeclose(1,']');
247 
248   Hierarchy * newcurrent = 0;
249 
250   unsigned int npos=path.find(separator,0);
251   unsigned int opos=path.find(typeopen,0);
252   if ( npos==std::string::npos || npos == path.size()-1 ){
253     if ( path.compare("..")==0 ) {
254       return parent();
255     }
256 
257     if ( npos == path.size()-1 ) {
258       newpath = std::string(path,0,opos);
259       path = newpath;
260     }
261 
262     std::vector < Hierarchy* > list = children();
263     std::vector < Hierarchy* >::iterator iter;
264     for (iter=list.begin();iter!=list.end();iter++){
265       std::string notypepath = std::string(path,0,opos);
266       if ((*iter)->name().compare(notypepath)==0){
267         return *iter;
268       }
269     }
270     warning(this->name()+std::string(" has no child ") +path,"Hierarchy::child");
      
271     return 0;
272   }
273 
274   else {
275 
276     if (std::string(path,0,3).compare(std::string("../"))==0) {
277       newpath=std::string(path,3,path.size()-3);
278       newcurrent = parent();
279     }
280     if (std::string(path,0,1).compare(std::string("/"))==0) {
281       newpath=std::string(path,1,path.size()-1);
282       newcurrent = ( Hierarchy* ) m_origin;
283     }
284     if ((std::string(path,0,3).compare(std::string("../")) !=0 ) &&
285         std::string(path,0,1).compare(std::string("/"))!=0 ) {
286       opos = path.find(typeopen,0);
287       int cpos = path.find(typeclose,0);
288       std::string name = std::string (path,0,opos);
289       newcurrent = childTyped( name );
290       if (newcurrent ==0){
291         warning(path+": no child found with such a name","Hierarchy::child");
292       }
293       newpath = std::string (path,cpos+2,path.size()-cpos-1);
294     }
295     return newcurrent -> childTyped ( newpath );
296   }
297 }
\end{DoxyCode}
\hypertarget{classHierarchy_af4d43b0765b402670eed2d62c73405af}{
\index{FEB\_\-v1@{FEB\_\-v1}!clear@{clear}}
\index{clear@{clear}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{clear}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::clear ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_af4d43b0765b402670eed2d62c73405af}


Definition at line 35 of file Hierarchy.cpp.

References Hierarchy::delChild(), Object::info(), Hierarchy::m\_\-children, and Object::name().

Referenced by export\_\-obj().


\begin{DoxyCode}
35                      {
36   std::vector<Hierarchy*> listlocale;
37   std::vector<Hierarchy*>::iterator iter;
38   info("loop on "+name()+" children.","Hierarchy::clear");
39   for (iter=m_children.begin();iter!=m_children.end();iter++){
40       info("processing "+(*iter)->name()+".","Hierarchy::clear");
41 /*
42       (*iter)->clear();
43 //      this->delChild((*iter));
44       info("obj "+(*iter)->name()+" being cleared.","Hierarchy::clear");
45       delete (*iter);
46       info("Object deleted.","Hierarchy::clear");
47       m_children.erase(iter);
48       info("Object removed from the tree.","Hierarchy::clear");
49 */
50     (*iter)->clear();
51     info("Adding object "+(*iter)->name()+" from the Hierarchy to the list of del
      eted objects.","Hierarchy::clear");
52     listlocale.push_back((*iter));
53   }
54 
55   for (iter=listlocale.begin();iter!=listlocale.end();iter++){
56     info("Removing object "+(*iter)->name()+".","Hierarchy::clear");
57     this->delChild(*iter);
58 //    m_children.erase(iter);
59     delete (*iter);
60   }
61   info("Getting out of "+name());
62 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a8518757e40b372f784674da1a2c41091}{
\index{FEB\_\-v1@{FEB\_\-v1}!clock80MHzFallingEdge@{clock80MHzFallingEdge}}
\index{clock80MHzFallingEdge@{clock80MHzFallingEdge}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{clock80MHzFallingEdge}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::clock80MHzFallingEdge ()}}
\label{classFEB__v1_a8518757e40b372f784674da1a2c41091}


Definition at line 971 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
971                                   {
972   m_seqPga->setSpiAdd(m_seqAddress);
973   int val = (m_seqPga->spiRead(1)>>4)&1;
974   info("clock 80MHz Falling Edge : "+itos(val),"FEB_v1::clock80MHzFallingEdge");
975   return (bool)(val);
976 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aa9f591714dce594562e3e959b105a580}{
\index{FEB\_\-v1@{FEB\_\-v1}!clockFallingEdge@{clockFallingEdge}}
\index{clockFallingEdge@{clockFallingEdge}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{clockFallingEdge}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::clockFallingEdge (int {\em fe}, \/  int {\em ch})}}
\label{classFEB__v1_aa9f591714dce594562e3e959b105a580}


Definition at line 949 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
949                                               {
950   m_seqPga->setSpiAdd(m_feAddress[fe]);
951   int val = (m_seqPga->spiRead(4+ch)>>8)&1;
952   info("clock Falling Edge FE "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(val),"FEB_v
      1::clockFallingEdge");
953   return (bool)(val);
954 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aab32d0b274dfb55f1c2894ff3d08eaba}{
\index{FEB\_\-v1@{FEB\_\-v1}!clockPhaseEport@{clockPhaseEport}}
\index{clockPhaseEport@{clockPhaseEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{clockPhaseEport}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::clockPhaseEport (int {\em fe}, \/  int {\em ch})}}
\label{classFEB__v1_aab32d0b274dfb55f1c2894ff3d08eaba}


Definition at line 1600 of file FEB\_\-v1.cpp.

References m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().


\begin{DoxyCode}
1600                                           {
1601   m_seqPga->setSpiAdd(m_feAddress[fe]);
1602   return ((m_seqPga->spiRead(14+ch)>>6)&0x3F);
1603 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a4a5b20275b96a19eba0c28d694c88ca8}{
\index{FEB\_\-v1@{FEB\_\-v1}!clockPhaseEport@{clockPhaseEport}}
\index{clockPhaseEport@{clockPhaseEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{clockPhaseEport}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::clockPhaseEport (int {\em gbt})}}
\label{classFEB__v1_a4a5b20275b96a19eba0c28d694c88ca8}


Definition at line 1575 of file FEB\_\-v1.cpp.

References m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1575                                    {
1576   m_seqPga->setSpiAdd(m_seqAddress);
1577   return ((m_seqPga->spiRead(20+gbt)>>8)&0xFF);
1578 }
\end{DoxyCode}
\hypertarget{classElement_af57444353c1ddf9fa0109801e97debf7}{
\index{FEB\_\-v1@{FEB\_\-v1}!connection@{connection}}
\index{connection@{connection}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Element::connection ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_af57444353c1ddf9fa0109801e97debf7}
Get IO interface 

Definition at line 84 of file Element.cpp.

References Element::m\_\-connection, Object::name(), and Object::warning().

Referenced by UsbSpiBus::clockDivider(), export\_\-obj(), UsbSpiBus::read(), UsbI2cBus::read(), IOobject::read(), UsbSpiBus::setClockDivider(), UsbSpiBus::write(), UsbI2cBus::write(), and IOobject::write().


\begin{DoxyCode}
84                               {
85   if (0==m_connection){
86     warning("no connection defined for "+name()+".","Element::connection");
87     return (Hierarchy*)0;
88   }
89   return m_connection;
90 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a6bca4320bd3bbbc32efc81097f33421a}{
\index{FEB\_\-v1@{FEB\_\-v1}!data@{data}}
\index{data@{data}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Data}$\ast$ FEB\_\-v1::data ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_a6bca4320bd3bbbc32efc81097f33421a}


Definition at line 147 of file FEB\_\-v1.h.

References m\_\-data.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), enableBXIDReset(), setCalibCte(), setClock80MHzFallingEdge(), setClockFallingEdge(), setDisableSubtract(), setEnableBXIDReset(), setGain4(), setGlobalPseudoPMEnable(), setInjectModeFE(), setLatency(), setOldSubtract(), setOutputEport(), setPseudoADCEnable(), setPseudoPMEnable(), setSpyModeFE(), setSpyModeSeq(), setStopInjLoop(), setTestDuration(), and setThreshold().


\begin{DoxyCode}
147 { return m_data; }
\end{DoxyCode}
\hypertarget{classObject_a6c9a0397ca804e04d675ed05683f5420}{
\index{FEB\_\-v1@{FEB\_\-v1}!debug@{debug}}
\index{debug@{debug}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a6c9a0397ca804e04d675ed05683f5420}


Definition at line 45 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
45 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aac010553f022165573714b7014a15f0d}{
\index{FEB\_\-v1@{FEB\_\-v1}!debug@{debug}}
\index{debug@{debug}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{debug}]{\setlength{\rightskip}{0pt plus 5cm}void Object::debug (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aac010553f022165573714b7014a15f0d}


Definition at line 37 of file Object.h.

References MsgSvc::DEBUG, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by A3PE::A3PE(), A3PE::acquisition(), SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), LSDelayChipV1::checkConfigAddr(), LSDelayChipV1::checkStatusAddr(), LSDelayChipV1::configRegBulkRead(), LSDelayChipV1::configRegBulkWrite(), A3PE::dataReady(), DCU::DCU(), Hierarchy::delChild(), SpecsSlave::detect(), EmulateFE::execute(), StorageFifoAcquisition::execute(), StorageFifo::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), FePGA::FePGA(), SpecsGlue::i2cClkMode(), SeqPGA::i2cRead(), FePGA::i2cRead(), SeqPGA::i2cWrite(), FePGA::i2cWrite(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), SpecsSlave::init(), SpecsMaster::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), A3PE::internalAXSequence(), SpecsMezzanine::led(), SpecsGlue::led(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Phaser::Phaser(), Data::purge(), ICPhaser::read(), Phaser::read(), readFifoSpyFE(), SpecsSlave::reset(), SpecsMaster::reset(), reset(), CU\_\-v1::reset(), Proto40MHz\_\-v1::reset(), resetFifoSpyFE(), SeqPGA::resetSpi(), resetSpi(), SeqPGA::SeqPGA(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), A3PE::setAXRamUsb(), Element::setConnection(), SpecsGlue::setI2cClkMode(), A3PE::setLatencyAX(), SpecsMezzanine::setLed(), SpecsGlue::setLed(), A3PE::setLengthAX(), A3PE::setReadToAXRamUsb(), SpecsMaster::setSpeed(), A3PE::setWriteFromAXRamUsb(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), LSDelayChipV1::spiBERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), testDuration(), SeqPGA::testSequence(), A3PE::trigger(), Server::updateConfig(), Server::updateState(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
37 { m_log.msgSvc (MsgSvc::DEBUG   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}{
\index{FEB\_\-v1@{FEB\_\-v1}!delChild@{delChild}}
\index{delChild@{delChild}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild (std::string {\em n})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1928ac7615fe0b5e55cd707f70dc6781}


Definition at line 110 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.


\begin{DoxyCode}
110                                    {
111   bool flag=false;
112   std::vector<Hierarchy*>::iterator iter,remove;
113   for (iter=m_children.begin();iter!=m_children.end();iter++){
114     if ((*iter)->name()==n){ remove=iter; flag=true;}
115   }
116   if (flag){
117     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
118     m_children.erase(remove);
119   }
120 }
\end{DoxyCode}
\hypertarget{classHierarchy_a2b2b359fac003233f65786a616766bde}{
\index{FEB\_\-v1@{FEB\_\-v1}!delChild@{delChild}}
\index{delChild@{delChild}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{delChild}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::delChild ({\bf Hierarchy} $\ast$ {\em element})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a2b2b359fac003233f65786a616766bde}


Definition at line 92 of file Hierarchy.cpp.

References Object::debug(), and Hierarchy::m\_\-children.

Referenced by Hierarchy::clear(), export\_\-obj(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
92                                           {
93   bool flag=false;
94   std::vector<Hierarchy*>::iterator iter,remove;
95   for (iter=m_children.begin();(iter!=m_children.end());iter++){
96     if (*iter==element){
97       remove=iter;
98       flag=true;
99     }
100   }
101   if (flag){
102     debug("removing "+(*remove)->name()+" from the tree.","Hierarchy::delChild");
      
103     m_children.erase(remove);
104   }
105 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a3d224acca0807603d14b72cff6359b3f}{
\index{FEB\_\-v1@{FEB\_\-v1}!disableSubtract@{disableSubtract}}
\index{disableSubtract@{disableSubtract}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{disableSubtract}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::disableSubtract (int {\em fe})}}
\label{classFEB__v1_a3d224acca0807603d14b72cff6359b3f}


Definition at line 754 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
754                                     {
755   m_seqPga->setSpiAdd(m_feAddress[fe]);
756   int val = (m_seqPga->spiRead(1)>>9)&1;
757   info("Disable Subtraction FE "+itos(fe)+": "+itos(val),"FEB_v1::disableSubtract
      ");
758   return val;
759 }
\end{DoxyCode}
\hypertarget{classObject_a2e3947f2870094c332d7454117f3ec63}{
\index{FEB\_\-v1@{FEB\_\-v1}!dllName@{dllName}}
\index{dllName@{dllName}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{dllName}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::dllName ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2e3947f2870094c332d7454117f3ec63}
Get accessor to member m\_\-dllName \begin{DoxyReturn}{Returns}
the current value of m\_\-dllName 
\end{DoxyReturn}


Definition at line 74 of file Object.h.

References Object::m\_\-dllName.

Referenced by export\_\-obj().


\begin{DoxyCode}
74                        {
75     return m_dllName;
76   }  
\end{DoxyCode}
\hypertarget{classFEB__v1_ac8186be2d5fd8122092d6475e77395e9}{
\index{FEB\_\-v1@{FEB\_\-v1}!enableBXIDReset@{enableBXIDReset}}
\index{enableBXIDReset@{enableBXIDReset}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{enableBXIDReset}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::enableBXIDReset ()}}
\label{classFEB__v1_ac8186be2d5fd8122092d6475e77395e9}


Definition at line 773 of file FEB\_\-v1.cpp.

References data(), m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
773                              {
774   m_seqPga->setSpiAdd(m_seqAddress);
775   int data=m_seqPga->spiRead(1);
776   return ( data >>11 ) & 1;
777 }
\end{DoxyCode}
\hypertarget{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}{
\index{FEB\_\-v1@{FEB\_\-v1}!error@{error}}
\index{error@{error}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ad7f6c457733082efa2f9ff5f5c8e119a}


Definition at line 48 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
48 { m_log.msgSvc (MsgSvc::ERR     , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a204a95f57818c0f811933917a30eff45}{
\index{FEB\_\-v1@{FEB\_\-v1}!error@{error}}
\index{error@{error}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{error}]{\setlength{\rightskip}{0pt plus 5cm}void Object::error (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a204a95f57818c0f811933917a30eff45}


Definition at line 40 of file Object.h.

References MsgSvc::ERR, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by ICECALv3::checkChNumber(), A3PE::clockDivision(), NI6008::cmd(), A3PE::enableStorage(), A3PE\_\-BitFlip::execute(), export\_\-obj(), A3PE::fifoDepth(), A3PE::fifoLatency(), gbtStatus(), Register::getBit(), MSOxxxx::getStatistics(), SpecsMaster::init(), NI6008::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), A3PE::latencyAX(), A3PE::lengthAX(), A3PE::nTrigger(), MSOxxxx::open(), ICECALv3::parseParameterList(), A3PE::pipeline(), UsbFTMLInterface::read(), UsbFTInterface::read(), MSOxxxx::recv(), A3PE::reset(), MSOxxxx::send(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), ICECALv3::setAnalogCh(), A3PE::setAXRamUsb(), Register::setBit(), A3PE::setClockDivision(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), A3PE::setLatencyAX(), A3PE::setLengthAX(), A3PE::setNTrigger(), A3PE::setPipeline(), A3PE::setReadPatternFifoUsb(), A3PE::setReadToAXRamUsb(), A3PE::setReadTriggerFifoUsb(), A3PE::setSoftwareTrigger(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), A3PE::setWriteFromAXRamUsb(), A3PE::setWriteStorageFifoUsb(), ICECALv3::spiFERTest(), ICECALv3::spiWriteSafe(), A3PE::startSequenceAX(), A3PE::triggerDelay(), A3PE::triggerRate(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
40 { m_log.msgSvc (MsgSvc::ERR     , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classFEB__v1_a481e089490ae958c7606f11d27c9db9a}{
\index{FEB\_\-v1@{FEB\_\-v1}!extTrig@{extTrig}}
\index{extTrig@{extTrig}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{extTrig}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::extTrig ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_a481e089490ae958c7606f11d27c9db9a}


Definition at line 111 of file FEB\_\-v1.h.

References SeqPGA::extTrig(), and m\_\-seqPga.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
111 { return m_seqPga->extTrig( ); }
\end{DoxyCode}
\hypertarget{classObject_ae62acd3d09f716220f75f252dc38bc9a}{
\index{FEB\_\-v1@{FEB\_\-v1}!fatal@{fatal}}
\index{fatal@{fatal}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae62acd3d09f716220f75f252dc38bc9a}


Definition at line 49 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
49 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}{
\index{FEB\_\-v1@{FEB\_\-v1}!fatal@{fatal}}
\index{fatal@{fatal}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{fatal}]{\setlength{\rightskip}{0pt plus 5cm}void Object::fatal (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aad5a16aac7516ce65bd5ec02ab07fc80}


Definition at line 41 of file Object.h.

References MsgSvc::FATAL, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by export\_\-obj(), SpecsSlave::init(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), and Element::setConnection().


\begin{DoxyCode}
41 { m_log.msgSvc (MsgSvc::FATAL   , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classFEB__v1_a6b05c21a70fbb2e88f8e1f991a117b49}{
\index{FEB\_\-v1@{FEB\_\-v1}!gain4@{gain4}}
\index{gain4@{gain4}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gain4}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::gain4 (int {\em fe}, \/  int {\em ch})}}
\label{classFEB__v1_a6b05c21a70fbb2e88f8e1f991a117b49}


Definition at line 845 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
845                                    {
846   m_seqPga->setSpiAdd(m_feAddress[fe]);
847   int val = (m_seqPga->spiRead(4+ch)>>11)&1;
848   info("Gain4 FE "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(val),"FEB_v1::gain4");
849   return (bool)(val);
850 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ac22b1ffdc20be66330a66ebd12cd13f1}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbt80MHzClkEport@{gbt80MHzClkEport}}
\index{gbt80MHzClkEport@{gbt80MHzClkEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbt80MHzClkEport}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::gbt80MHzClkEport (int {\em gbt})}}
\label{classFEB__v1_ac22b1ffdc20be66330a66ebd12cd13f1}


Definition at line 1373 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1373                                       {
1374   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1375   int mode = m_seqPga->i2cRead(63);
1376   info("Eport clock for the GBT (63)  "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(6
      3)));
1377   info("Eport clock for the GBT (87)  "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(8
      7)));
1378   info("Eport clock for the GBT (111) "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(1
      11)));
1379   info("Eport clock for the GBT (135) "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(1
      35)));
1380   info("Eport clock for the GBT (159) "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(1
      59)));
1381   info("Eport clock for the GBT (183) "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(1
      83)));
1382   info("Eport clock for the GBT (207) "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(2
      07)));
1383   return mode; 
1384 }
\end{DoxyCode}
\hypertarget{classFEB__v1_af7e7f3cb7269dc811866bc42585cf020}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtAcknowledgeConfig@{gbtAcknowledgeConfig}}
\index{gbtAcknowledgeConfig@{gbtAcknowledgeConfig}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtAcknowledgeConfig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::gbtAcknowledgeConfig (int {\em gbt})}}
\label{classFEB__v1_af7e7f3cb7269dc811866bc42585cf020}


Definition at line 1656 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1656                                               {
1657   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1658   if (m_seqPga->i2cWrite(365, 170).isFailure()){
1659     warning("Cannot acknowledge configuration of GBT "+itos(gbt));
1660     return StatusCode::FAILURE;
1661   }
1662   return StatusCode::SUCCESS;
1663 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a6ca15de02d32e38a0fc90ad29302072e}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtClockStrength@{gbtClockStrength}}
\index{gbtClockStrength@{gbtClockStrength}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtClockStrength}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::gbtClockStrength (int {\em gbt})}}
\label{classFEB__v1_a6ca15de02d32e38a0fc90ad29302072e}


Definition at line 1542 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1542                                    {
1543   int ports[4]={ 269, 270, 271, 272 };
1544   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1545   int val0 = m_seqPga->i2cRead(ports[0])&0xF; 
1546   int val1 = m_seqPga->i2cRead(ports[1])&0xF; 
1547   int val2 = m_seqPga->i2cRead(ports[2])&0xF; 
1548   int val3 = m_seqPga->i2cRead(ports[3])&0xF; 
1549   if ( val1 != val0 || val2 != val0 || val3 != val0 ){
1550       warning("Output clock strength registers are not identical");
1551       return -1;
1552   }
1553   if ( (val0&0xF) != ((val0&0xF0)>>4)){
1554       warning("Output clock strength registers are not identical");
1555       return -1;
1556     }
1557   return val0&0xF;
1558 }
\end{DoxyCode}
\hypertarget{classFEB__v1_adf46e43506d1bd7cd26ca62c685e6c98}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtDataPath@{gbtDataPath}}
\index{gbtDataPath@{gbtDataPath}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtDataPath}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::gbtDataPath (int {\em gbt})}}
\label{classFEB__v1_adf46e43506d1bd7cd26ca62c685e6c98}


Definition at line 1239 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1239                                 {
1240   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1241   int mode = m_seqPga->i2cRead(29);
1242   info("Data Path (A) of the GBT "+itos(gbt)+" is "+itos(mode));
1243   info("Data Path (B) of the GBT "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(30)));
      
1244   info("Data Path (C) of the GBT "+itos(gbt)+" is "+itos(m_seqPga->i2cRead(31)));
      
1245   return mode; 
1246 }
\end{DoxyCode}
\hypertarget{classFEB__v1_add5e12a5351c0c4986d24f433155351b}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtDLLEport@{gbtDLLEport}}
\index{gbtDLLEport@{gbtDLLEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtDLLEport}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::gbtDLLEport (int {\em gbt})}}
\label{classFEB__v1_add5e12a5351c0c4986d24f433155351b}


Definition at line 1467 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1467                                  {
1468   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1469   info("Eport DLL Charge pump for the GBT (64)  "+itos(gbt)+" is "+itos(m_seqPga-
      >i2cRead(64)));
1470   info("Eport DLL Charge pump for the GBT (65)  "+itos(gbt)+" is "+itos(m_seqPga-
      >i2cRead(65)));
1471   info("Eport DLL Charge pump for the GBT (88)  "+itos(gbt)+" is "+itos(m_seqPga-
      >i2cRead(88)));
1472   info("Eport DLL Charge pump for the GBT (89)  "+itos(gbt)+" is "+itos(m_seqPga-
      >i2cRead(89)));
1473   info("Eport DLL Charge pump for the GBT (112)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(112)));
1474   info("Eport DLL Charge pump for the GBT (113)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(113)));
1475   info("Eport DLL Charge pump for the GBT (136)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(136)));
1476   info("Eport DLL Charge pump for the GBT (137)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(137)));
1477   info("Eport DLL Charge pump for the GBT (160)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(160)));
1478   info("Eport DLL Charge pump for the GBT (161)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(161)));
1479   info("Eport DLL Charge pump for the GBT (184)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(184)));
1480   info("Eport DLL Charge pump for the GBT (185)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(185)));
1481   info("Eport DLL Charge pump for the GBT (208)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(208)));
1482   info("Eport DLL Charge pump for the GBT (209)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(209)));
1483   info("Eport DLL Charge pump for the GBT (231)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(231)));
1484   info("Eport DLL Charge pump for the GBT (232)  "+itos(gbt)+" is "+itos(
      m_seqPga->i2cRead(232)));  
1485 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a79b299ce9b36b51916103371aef027df}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtDLLReset@{gbtDLLReset}}
\index{gbtDLLReset@{gbtDLLReset}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtDLLReset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::gbtDLLReset (int {\em gbt})}}
\label{classFEB__v1_a79b299ce9b36b51916103371aef027df}


Definition at line 1614 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cRead(), SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1614                                      {
1615   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1616   int registers[8]={
1617     65, 89, 113, 137, 161, 185, 209, 232
1618   };
1619   int zero = 0;
1620   int one  = 7;
1621   for ( int i =0; i<8; ++i){
1622     int val  = m_seqPga->i2cRead(registers[i]);
1623     int val0 = val & (0b10001111);
1624     int val1 = val | (0b1110000);
1625     StatusCode stat1 = m_seqPga->i2cWrite(registers[i], val1);
1626     StatusCode stat0 = m_seqPga->i2cWrite(registers[i], val0);
1627     if (stat0.isFailure() || stat1.isFailure()){
1628       warning("Could not reset DLL register "+itos(registers[i])+" of GBT "+itos(
      gbt));
1629       return StatusCode::FAILURE;
1630     }
1631   }
1632   info("Reset of the DLL of GBT "+itos(gbt));
1633   return StatusCode::SUCCESS;
1634 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ae11c18013b56bdbb947e9ae147d6d77d}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtEnableEport@{gbtEnableEport}}
\index{gbtEnableEport@{gbtEnableEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtEnableEport}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::gbtEnableEport (int {\em gbt})}}
\label{classFEB__v1_ae11c18013b56bdbb947e9ae147d6d77d}


Definition at line 1515 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1515                                     {
1516   int ports[21]={81, 82, 83, 105, 106, 107, 129, 130, 131, 153, 154,
1517          155, 177, 178, 179, 201, 202, 203, 225, 226, 227};
1518   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1519   for (int i = 0; i<21; ++i){
1520     info("Eport enable ("+itos(ports[i])+") for the GBT "+itos(gbt)+" : "+itos(
      m_seqPga->i2cRead(ports[i])));
1521   }
1522   return m_seqPga->i2cRead(ports[0])&1;
1523 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aab7166214ef0f99f4835ce9a7416e052}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtMode@{gbtMode}}
\index{gbtMode@{gbtMode}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtMode}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::gbtMode (int {\em gbt})}}
\label{classFEB__v1_aab7166214ef0f99f4835ce9a7416e052}


Definition at line 1202 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1202                             {
1203   std::string modes[4] = {
1204     "Normal operating mode",
1205     "Fixed pattern mode",
1206     "30 bit counter",
1207     "7 bit shift register"
1208   };
1209   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1210   int mode = m_seqPga->i2cRead(28);
1211   info("Tx mode of the GBT "+itos(gbt)+
1212        " is : "+modes[mode]+" ["+itos(mode)+"]");
1213   return mode; 
1214 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a7b47a1b2c7af459b211eed59f4dbe9a7}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtStatus@{gbtStatus}}
\index{gbtStatus@{gbtStatus}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtStatus}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::gbtStatus (int {\em gbt})}}
\label{classFEB__v1_a7b47a1b2c7af459b211eed59f4dbe9a7}


Definition at line 1640 of file FEB\_\-v1.cpp.

References Object::error(), SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1640                             {
1641   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1642   int status_gbt = (m_seqPga->i2cRead(431) >> 2);
1643   if (status_gbt==24){
1644     info("GBT status is 0d"+ itos(status_gbt),"GBT Config");
1645   }
1646   else {
1647     error("GBT status is 0d"+ itos(status_gbt),"GBT Config");
1648   }
1649   return status_gbt;
1650 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a84fa302a012eee663fe21829866fb20e}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtTermEport@{gbtTermEport}}
\index{gbtTermEport@{gbtTermEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtTermEport}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::gbtTermEport (int {\em gbt})}}
\label{classFEB__v1_a84fa302a012eee663fe21829866fb20e}


Definition at line 1322 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1322                                   {
1323   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1324   info("Eport termination of the GBT (320) "+itos(gbt)+" is "+itos(m_seqPga->
      i2cRead(320)&1));
1325   info("Eport termination of the GBT (321) "+itos(gbt)+" is "+itos(m_seqPga->
      i2cRead(321)&1));
1326   info("Eport termination of the GBT (322) "+itos(gbt)+" is "+itos(m_seqPga->
      i2cRead(322)&1));
1327   info("Eport termination of the GBT (323) "+itos(gbt)+" is "+itos(m_seqPga->
      i2cRead(323)&1));
1328   info("Eport termination of the GBT (324) "+itos(gbt)+" is "+itos(m_seqPga->
      i2cRead(324)&1));
1329   info("Eport termination of the GBT (325) "+itos(gbt)+" is "+itos(m_seqPga->
      i2cRead(325)&1));
1330   info("Eport termination of the GBT (326) "+itos(gbt)+" is "+itos(m_seqPga->
      i2cRead(326)&1));
1331   return m_seqPga->i2cRead(320)&1;
1332 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a25eeb132e9058cd421a085878fba9204}{
\index{FEB\_\-v1@{FEB\_\-v1}!gbtTrackMode@{gbtTrackMode}}
\index{gbtTrackMode@{gbtTrackMode}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{gbtTrackMode}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::gbtTrackMode (int {\em gbt})}}
\label{classFEB__v1_a25eeb132e9058cd421a085878fba9204}


Definition at line 1268 of file FEB\_\-v1.cpp.

References SeqPGA::i2cRead(), Object::info(), itos(), m\_\-gbtAddress, m\_\-seqPga, and SeqPGA::setI2cAdd().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1268                                  {
1269   std::string str_mode[3]={
1270     "Static phase selection",
1271     "Training mode",
1272     "Automatic phase tracking"
1273   };
1274   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1275   int mode = m_seqPga->i2cRead(62);
1276   info("Track mode of the GBT "+itos(gbt)+" is : "+itos(mode)+" -> "+str_mode[mod
      e&0b11]); 
1277   return mode; 
1278 }
\end{DoxyCode}
\hypertarget{classFEB__v1_acfaf998ce0166362401e5253502a16d2}{
\index{FEB\_\-v1@{FEB\_\-v1}!globalPseudoPMEnable@{globalPseudoPMEnable}}
\index{globalPseudoPMEnable@{globalPseudoPMEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{globalPseudoPMEnable}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::globalPseudoPMEnable (int {\em fe})}}
\label{classFEB__v1_acfaf998ce0166362401e5253502a16d2}


Definition at line 922 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
922                                          {
923   m_seqPga->setSpiAdd(m_feAddress[fe]);
924   int val = (m_seqPga->spiRead(1)>>10)&1;
925   info("Global Pseudo PM Enable FE "+itos(fe)+" : "+itos(val),"FEB_v1::globalPseu
      doPMEnable");
926   return (bool)(val);
927 }
\end{DoxyCode}
\hypertarget{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}{
\index{FEB\_\-v1@{FEB\_\-v1}!hasChildren@{hasChildren}}
\index{hasChildren@{hasChildren}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{hasChildren}]{\setlength{\rightskip}{0pt plus 5cm}bool Hierarchy::hasChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a255174fe4d316d2a3f430dcb9dab29f1}


Definition at line 303 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
303                               {
304   return ( m_children.size()>0 );
305 }
\end{DoxyCode}
\hypertarget{classFEB__v1_af93db546ad89ba7c2301fdc2314efd8a}{
\index{FEB\_\-v1@{FEB\_\-v1}!help@{help}}
\index{help@{help}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{help}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::help ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFEB__v1_af93db546ad89ba7c2301fdc2314efd8a}
printout help for the \hyperlink{namespaceelement}{element} 

Implements \hyperlink{classElement_a32c0de27acb08e17251cef88c3e9303a}{Element}.

Definition at line 31 of file FEB\_\-v1.h.

References Object::info(), and Object::name().


\begin{DoxyCode}
31 { info("FEB_v1 "+name()+". No help.","FEB_v1::help"); };
\end{DoxyCode}
\hypertarget{classObject_af99145335cc61ff6e2798ea17db009d2}{
\index{FEB\_\-v1@{FEB\_\-v1}!id@{id}}
\index{id@{id}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{id}]{\setlength{\rightskip}{0pt plus 5cm}unsigned char Object::id ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_af99145335cc61ff6e2798ea17db009d2}


Reimplemented in \hyperlink{classMSOxxxx_a0f14b23d31d8e7647184e99a89600cc3}{MSOxxxx}.

Definition at line 30 of file Object.h.

References Object::m\_\-id.

Referenced by export\_\-obj().


\begin{DoxyCode}
30 { return m_id;         } //< Get Object m_id 
\end{DoxyCode}
\hypertarget{classObject_a1ca123253dfd30fc28b156f521dcbdae}{
\index{FEB\_\-v1@{FEB\_\-v1}!info@{info}}
\index{info@{info}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a1ca123253dfd30fc28b156f521dcbdae}


Definition at line 46 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, and MsgSvc::msgSvc().


\begin{DoxyCode}
46 { m_log.msgSvc (MsgSvc::INFO    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a644fd329ea4cb85f54fa6846484b84a8}{
\index{FEB\_\-v1@{FEB\_\-v1}!info@{info}}
\index{info@{info}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{info}]{\setlength{\rightskip}{0pt plus 5cm}void Object::info (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a644fd329ea4cb85f54fa6846484b84a8}


Definition at line 38 of file Object.h.

References MsgSvc::INFO, Object::m\_\-log, Object::m\_\-name, and MsgSvc::msgSvc().

Referenced by NI6008::addDevice(), ICECALv3::bxidResynchStatus(), calibCte(), checkCmd(), Hierarchy::clear(), clock80MHzFallingEdge(), clockFallingEdge(), UsbFTMLInterface::close(), UsbFTInterface::close(), MSOxxxx::closeConnection(), Processus::closeRootFile(), SpecsMezzanine::cmdline(), Server::cmdline(), SpecsSlave::detect(), disableSubtract(), IOdata::dump(), A3PE::dumpFromAX(), A3PE::dumpPattern(), A3PE::dumpStorage(), A3PE::dumpToAX(), A3PE::dumpTrigger(), Processus::endProcessing(), PhaserRampExec::execute(), export\_\-obj(), PhaserRampExec::finalize(), gain4(), gbt80MHzClkEport(), gbtDataPath(), gbtDLLEport(), gbtDLLReset(), gbtEnableEport(), gbtMode(), gbtStatus(), gbtTermEport(), gbtTrackMode(), ICECALv3::getAnalogCh(), ICECALv3::getDelayLineCh(), ICECALv3::getMainReg(), globalPseudoPMEnable(), SpecsMezzanine::help(), SpecsMaster::help(), SpecsGlue::help(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), FePGA::help(), help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), A3PE::help(), Phaser::help(), Croc::help(), MSOxxxx::help(), LSDelayChipV1::help(), ICECALv3::help(), MSOxxxx::id(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), injectModeFE(), isInt(), latency(), latencyLLT(), A3PE::loadFromAX(), Application::loadHistoryFile(), A3PE::loadPattern(), A3PE::loadStorage(), A3PE::loadToAX(), A3PE::loadTrigger(), Application::loop(), maskLLT(), Application::network(), oldSubtract(), MSOxxxx::open(), Processus::openRootFile(), Data::print(), probeEnable(), ProcDataBase::ProcDataBase(), pseudoADCEnable(), pseudoPMEnable(), UsbSpiBus::read(), UsbFTMLInterface::read(), readFifoInjectFE(), readFifoLLT(), readFifoLLTFE(), readFifoSpyFE(), MSOxxxx::recv(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), SeqPGA::reset(), FePGA::reset(), UsbFTInterface::reset(), A3PE::reset(), Croc::reset(), A3PE::resetAcquisitionWriteCounter(), resetFE(), A3PE::resetFE(), resetFifoInjectFE(), A3PE::resetFromAXRam(), SpecsSlave::resetInternal(), A3PE::resetLatencyCounter(), A3PE::resetPatternFifo(), A3PE::resetSequenceFromToAX(), A3PE::resetSPI(), A3PE::resetStorageFifo(), A3PE::resetToAXRam(), A3PE::resetTriggerFifo(), FePGA::resetUsb(), A3PE::resetUsbPhasers(), MSOxxxx::send(), Server::Server(), Application::server(), setCalibCte(), setClock80MHzFallingEdge(), A3PE::setClockDivision(), setClockFallingEdge(), UsbSpiBus::setDataLength(), setDisableSubtract(), A3PE::setEnableADC(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), setGain4(), setGbt80MHzClkEport(), setGbtClockStrength(), setGbtDataPath(), setGbtDLLEport(), setGbtEnableEport(), setGbtMode(), setGbtTermEport(), setGbtTrackMode(), setGlobalPseudoPMEnable(), setInjectModeFE(), A3PE::setInternalAXSequence(), setLatency(), A3PE::setNTrigger(), setOldSubtract(), setOutputEport(), ICPhaser::setPhase(), Phaser::setPhase(), A3PE::setPipeline(), setProbeEnable(), setPseudoADCEnable(), setPseudoPMEnable(), A3PE::setReadPatternFifoUsb(), A3PE::setReadTriggerFifoUsb(), A3PE::setSoftwareTrigger(), setSpareForTrigEnable(), setSpyModeFE(), setThreshold(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), A3PE::setWriteStorageFifoUsb(), LSDelayChipV1::showConfig(), spareForTrigEnable(), SpecsI2c::SpecsI2c(), ICECALv3::spiFERTest(), spyModeFE(), spyModeSeq(), Server::start(), Processus::startProcessing(), statusRegister(), stopInjLoop(), Application::svcRunning(), Application::terminate(), FePGA::testSequence(), threshold(), Hierarchy::tree(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTInterface::UsbFTInterface(), UsbFTMLInterface::UsbFTMLInterface(), ICECALv3::version(), UsbSpiBus::write(), writeDataFifoInjectFE(), writeFifoInjectFE(), and NI6008::$\sim$NI6008().


\begin{DoxyCode}
38 { m_log.msgSvc (MsgSvc::INFO    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classFEB__v1_a70d7d266c7d05fdfab21d5b0293f1ad8}{
\index{FEB\_\-v1@{FEB\_\-v1}!init@{init}}
\index{init@{init}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::init ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFEB__v1_a70d7d266c7d05fdfab21d5b0293f1ad8}
init the component

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Implements \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element}.

Definition at line 37 of file FEB\_\-v1.h.

References StatusCode::SUCCESS.


\begin{DoxyCode}
37                     {
38     return StatusCode::SUCCESS;
39   };
\end{DoxyCode}
\hypertarget{classFEB__v1_adad5a9a1dc8f650a59e6edb310451cab}{
\index{FEB\_\-v1@{FEB\_\-v1}!injectModeFE@{injectModeFE}}
\index{injectModeFE@{injectModeFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{injectModeFE}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::injectModeFE (int {\em fe})}}
\label{classFEB__v1_adad5a9a1dc8f650a59e6edb310451cab}


Definition at line 818 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
818                                  {
819   m_seqPga->setSpiAdd(m_feAddress[fe]);
820   int val = (m_seqPga->spiRead(1)>>10)&1;
821   info("Inject Mode FE "+itos(fe)+": "+itos(val),"FEB_v1::injectModeFE");
822   return (bool)(val);
823 }
\end{DoxyCode}
\hypertarget{classAttrib_a704f26af560909ad22065083bb7d4c34}{
\index{FEB\_\-v1@{FEB\_\-v1}!is@{is}}
\index{is@{is}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{is}]{\setlength{\rightskip}{0pt plus 5cm}bool Attrib::is (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a704f26af560909ad22065083bb7d4c34}
Test for an attribut 

Definition at line 50 of file Attrib.h.

References Attrib::m\_\-attributs.

Referenced by export\_\-obj(), and Element::setConnection().


\begin{DoxyCode}
51   {
52     std::vector<int>::const_iterator iter ;
53     for ( iter  = m_attributs.begin() ;
54           iter != m_attributs.end()   ;
55           ++iter ) {
56       if ( attribut == (*iter) ) {
57         return true;
58       }
59     }
60     return false;
61   }
\end{DoxyCode}
\hypertarget{classFEB__v1_a68050d232efd8d6568910b09a2c18f62}{
\index{FEB\_\-v1@{FEB\_\-v1}!latency@{latency}}
\index{latency@{latency}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{latency}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::latency (int {\em fe})}}
\label{classFEB__v1_a68050d232efd8d6568910b09a2c18f62}


Definition at line 731 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), latencyLLT(), setLatencyLLT(), setLatencyLLTCorner(), setLatencyLLTSideNb(), and setLatencyLLTUpNb().


\begin{DoxyCode}
731                            {
732   m_seqPga->setSpiAdd(m_feAddress[fe]);
733   int val = (m_seqPga->spiRead(1))&(0xFF);
734   info("latency FE "+itos(fe)+": "+itos(val),"FEB_v1::latency");
735   return val;
736 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a8ab1ff429d357779d682bdf28504bdd2}{
\index{FEB\_\-v1@{FEB\_\-v1}!latencyEport@{latencyEport}}
\index{latencyEport@{latencyEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{latencyEport}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::latencyEport (int {\em fe}, \/  int {\em ch})}}
\label{classFEB__v1_a8ab1ff429d357779d682bdf28504bdd2}


Definition at line 1605 of file FEB\_\-v1.cpp.

References m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().


\begin{DoxyCode}
1605                                        {
1606   m_seqPga->setSpiAdd(m_feAddress[fe]);
1607   return (m_seqPga->spiRead(14+ch)&0x3F);
1608 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a330c0a895c3c43acda2fd68e1cdb7368}{
\index{FEB\_\-v1@{FEB\_\-v1}!latencyEport@{latencyEport}}
\index{latencyEport@{latencyEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{latencyEport}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::latencyEport (int {\em gbt})}}
\label{classFEB__v1_a330c0a895c3c43acda2fd68e1cdb7368}


Definition at line 1580 of file FEB\_\-v1.cpp.

References m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1580                                 {
1581   m_seqPga->setSpiAdd(m_seqAddress);
1582   return (m_seqPga->spiRead(20+gbt)&0xFF);
1583 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a42cc3f61fd94d4de68eb605b04fb1e74}{
\index{FEB\_\-v1@{FEB\_\-v1}!latencyLLT@{latencyLLT}}
\index{latencyLLT@{latencyLLT}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{latencyLLT}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::latencyLLT ()}}
\label{classFEB__v1_a42cc3f61fd94d4de68eb605b04fb1e74}


Definition at line 1009 of file FEB\_\-v1.cpp.

References Object::info(), itos(), latency(), m\_\-latency0, m\_\-latency1, m\_\-latency2, m\_\-latency3, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1009                        {
1010   m_seqPga->setSpiAdd(m_seqAddress);
1011   int latency = m_seqPga->spiRead(3);
1012   m_latency0=(latency>>12)&0xF;
1013   m_latency1=(latency>>8)&0xF;
1014   m_latency2=(latency>>4)&0xF;
1015   m_latency3=latency&0xF;
1016   info("LLT Channel latency : "+itos(m_latency0));
1017   info("LLT Up nb   latency : "+itos(m_latency1));
1018   info("LLT Side nb latency : "+itos(m_latency2));
1019   info("LLT Corner  latency : "+itos(m_latency3));
1020 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a14807bfa77f92bb82428c39abea5df88}{
\index{FEB\_\-v1@{FEB\_\-v1}!maskLLT@{maskLLT}}
\index{maskLLT@{maskLLT}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{maskLLT}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::maskLLT ()}}
\label{classFEB__v1_a14807bfa77f92bb82428c39abea5df88}


Definition at line 1091 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-mask0, m\_\-mask1, m\_\-mask2, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1091                     {
1092   m_seqPga->setSpiAdd(m_seqAddress);
1093   m_mask0=m_seqPga->spiRead(4);
1094   m_mask1=m_seqPga->spiRead(5);
1095   m_mask2=m_seqPga->spiRead(6);
1096   for (int i = 0; i<16; ++i){
1097     info("Channel "+itos(i)+" masked status : "+itos((m_mask0>>i)&1));
1098   }
1099   for (int i = 0; i<16; ++i){
1100     info("Channel "+itos(i+16)+" masked status : "+itos((m_mask1>>i)&1));
1101   }  
1102   for (int i = 0; i<4; ++i){
1103     info("Up Neig "+itos(i)+" masked status : "+itos((m_mask2>>(i+12))&1));
1104   }
1105   for (int i = 0; i<8; ++i){
1106     info("Sd Neig "+itos(i)+" masked status : "+itos((m_mask2>>(i+4))&1));
1107   }
1108   info("Corner masked status : "+itos((m_mask2>>3)&1));
1109 }
\end{DoxyCode}
\hypertarget{classObject_ac5d59299273cee27aacf7de00d2e7034}{
\index{FEB\_\-v1@{FEB\_\-v1}!msg@{msg}}
\index{msg@{msg}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ac5d59299273cee27aacf7de00d2e7034}


Definition at line 43 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::NONE.


\begin{DoxyCode}
43 { m_log.msgSvc (MsgSvc::NONE    , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a58b2d0618c2d08cf2383012611528d97}{
\index{FEB\_\-v1@{FEB\_\-v1}!msg@{msg}}
\index{msg@{msg}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{msg}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msg (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a58b2d0618c2d08cf2383012611528d97}


Definition at line 35 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::NONE.

Referenced by export\_\-obj().


\begin{DoxyCode}
35 { m_log.msgSvc (MsgSvc::NONE    , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}{
\index{FEB\_\-v1@{FEB\_\-v1}!msgSvc@{msgSvc}}
\index{msgSvc@{msgSvc}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{msgSvc}]{\setlength{\rightskip}{0pt plus 5cm}void Object::msgSvc (int {\em level}, \/  std::string {\em msg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a3f9d5537ebce0c0f2bf6ae4d92426f3c}


Definition at line 33 of file Object.h.

References Object::m\_\-log, and MsgSvc::msgSvc().

Referenced by Application::banner(), export\_\-obj(), SpecsMezzanine::help(), DCU::readMode(), DCU::setHIR(), DCU::setLIR(), and Hierarchy::tree().


\begin{DoxyCode}
33 { m_log.msgSvc ( (MsgSvc::MsgLevel)(level), msg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a975e888d50bfcbffda2c86368332a5cd}{
\index{FEB\_\-v1@{FEB\_\-v1}!name@{name}}
\index{name@{name}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{name}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::name () const\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a975e888d50bfcbffda2c86368332a5cd}


Definition at line 28 of file Object.h.

References Object::m\_\-name.

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Hierarchy::child(), Hierarchy::childTyped(), Hierarchy::clear(), A3PE::clockDivision(), UsbFTMLInterface::close(), UsbFTInterface::close(), Element::connection(), SpecsSlave::detect(), IOdata::dump(), A3PE::enableStorage(), export\_\-obj(), export\_\-proc(), A3PE::fifoDepth(), A3PE::fifoLatency(), Register::getBit(), SpecsParallelBus::help(), SpecsInterface::help(), NI6008::help(), Computer::help(), UsbSpiBus::help(), UsbI2cBus::help(), RAM::help(), IOobject::help(), UsbMLSpiBus::help(), UsbMLI2cBus::help(), UsbFTMLInterface::help(), SeqPGA::help(), ICPhaser::help(), FePGA::help(), help(), CU\_\-v1::help(), UsbFTInterface::help(), Proto40MHz\_\-v1::help(), A3PE::help(), Phaser::help(), Croc::help(), MSOxxxx::help(), LSDelayChipV1::help(), ICECALv3::help(), SpecsSlave::init(), SpecsMaster::init(), SpecsParallelBus::init(), SpecsInterface::init(), NI6008::init(), Computer::init(), UsbFTMLInterface::init(), UsbFTInterface::init(), Croc::init(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), A3PE::latencyAX(), A3PE::lengthAX(), Application::network(), A3PE::nTrigger(), Processus::openRootFile(), Hierarchy::path(), Hierarchy::pathTyped(), A3PE::pipeline(), ICPhaser::read(), Phaser::read(), SpecsSlave::reset(), SpecsMaster::reset(), SpecsParallelBus::reset(), SpecsInterface::reset(), NI6008::reset(), Computer::reset(), UsbSpiBus::reset(), UsbI2cBus::reset(), UsbMLSpiBus::reset(), UsbMLI2cBus::reset(), UsbFTMLInterface::reset(), reset(), CU\_\-v1::reset(), UsbFTInterface::reset(), Proto40MHz\_\-v1::reset(), A3PE::reset(), Croc::reset(), SpecsSlave::resetInternal(), resetSpi(), A3PE::setAddFromAXRam(), A3PE::setAddToAXRam(), Register::setBit(), A3PE::setClockDivision(), Application::setConfig(), Element::setConnection(), A3PE::setFifoDepth(), A3PE::setFifoLatency(), A3PE::setLatencyAX(), A3PE::setLengthAX(), A3PE::setNTrigger(), A3PE::setPipeline(), SpecsMaster::setSpeed(), A3PE::setTriggerDelay(), A3PE::setTriggerRate(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsParallelBus::SpecsParallelBus(), Server::start(), Processus::startProcessing(), Processus::storage(), Application::terminate(), Hierarchy::tree(), A3PE::triggerDelay(), A3PE::triggerRate(), SpecsParallelBus::update(), SpecsInterface::update(), NI6008::update(), Computer::update(), UsbSpiBus::update(), UsbI2cBus::update(), UsbMLSpiBus::update(), UsbMLI2cBus::update(), UsbFTMLInterface::update(), update(), CU\_\-v1::update(), UsbFTInterface::update(), Proto40MHz\_\-v1::update(), Croc::update(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), ICPhaser::write(), Phaser::write(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_name; } //< Get Object m_name
\end{DoxyCode}
\hypertarget{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}{
\index{FEB\_\-v1@{FEB\_\-v1}!numberOfChildren@{numberOfChildren}}
\index{numberOfChildren@{numberOfChildren}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{numberOfChildren}]{\setlength{\rightskip}{0pt plus 5cm}unsigned long Hierarchy::numberOfChildren ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ab16e84de65fd84e14001a6cf941c8be4}


Definition at line 125 of file Hierarchy.cpp.

References Hierarchy::m\_\-children.

Referenced by export\_\-obj().


\begin{DoxyCode}
125                                            {
126   return m_children.size();
127 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a5b277ace76b9e511c055ad94d241dd61}{
\index{FEB\_\-v1@{FEB\_\-v1}!oldSubtract@{oldSubtract}}
\index{oldSubtract@{oldSubtract}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{oldSubtract}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::oldSubtract (int {\em fe})}}
\label{classFEB__v1_a5b277ace76b9e511c055ad94d241dd61}


Definition at line 795 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
795                                 {
796   m_seqPga->setSpiAdd(m_feAddress[fe]);
797   int val = (m_seqPga->spiRead(1)>>8)&1;
798   info("Old Subtract "+itos(fe)+": "+itos(val),"FEB_v1::oldSubtract");
799   return val;
800 }
\end{DoxyCode}
\hypertarget{classHierarchy_aee461dc930ce3871636ff87f075b1b83}{
\index{FEB\_\-v1@{FEB\_\-v1}!origin@{origin}}
\index{origin@{origin}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{origin}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::origin ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_aee461dc930ce3871636ff87f075b1b83}


Definition at line 30 of file Hierarchy.h.

References Hierarchy::m\_\-origin.

Referenced by Hierarchy::child(), export\_\-obj(), and Hierarchy::setParent().


\begin{DoxyCode}
30 { return m_origin; }  //< Get the origin of the tree
\end{DoxyCode}
\hypertarget{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}{
\index{FEB\_\-v1@{FEB\_\-v1}!parent@{parent}}
\index{parent@{parent}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy} $\ast$ Hierarchy::parent (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_ad550588733bf75ac5c0fcfd7c8fd11a6}


Definition at line 327 of file Hierarchy.cpp.

References Hierarchy::parent(), and Object::type().


\begin{DoxyCode}
327                                             {
328   Hierarchy *parent = this->parent();
329   if ( 0 != parent){
330     if (parent->type().compare( type )==0) {
331       return parent;
332     }
333     else
334       return parent->parent( type );
335   }
336   else {
337     return (Hierarchy*)NULL;
338   }
339 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}{
\index{FEB\_\-v1@{FEB\_\-v1}!parent@{parent}}
\index{parent@{parent}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{parent}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ Hierarchy::parent ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a1c7bec8257e717f9c1465e06ebf845fc}


Definition at line 28 of file Hierarchy.h.

References Hierarchy::m\_\-parent.

Referenced by Hierarchy::child(), Hierarchy::childTyped(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), Hierarchy::parent(), Hierarchy::path(), Hierarchy::pathTyped(), Element::setConnection(), Hierarchy::setParent(), SpecsInterface::specsMaster(), SpecsInterface::specsMasterDevice(), SpecsInterface::specsSlave(), SpecsInterface::specsSlaveDevice(), and Hierarchy::$\sim$Hierarchy().


\begin{DoxyCode}
28 { return m_parent; }  //< Get Hierarchy Parent
\end{DoxyCode}
\hypertarget{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}{
\index{FEB\_\-v1@{FEB\_\-v1}!path@{path}}
\index{path@{path}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{path}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::path (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_aa7990fa7caf132d83e361ce033c6c65a}


Definition at line 344 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), and Hierarchy::path().

Referenced by export\_\-obj(), Hierarchy::path(), UsbFTMLInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTMLInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), and UsbFTMLInterface::usbWriteU8().


\begin{DoxyCode}
344                                       {
345   str="/"+name()+str;
346   Hierarchy *m_parent=parent();
347   if (0!=m_parent){
348     return m_parent->path(str);
349   }
350   return str;
351 }
\end{DoxyCode}
\hypertarget{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}{
\index{FEB\_\-v1@{FEB\_\-v1}!pathTyped@{pathTyped}}
\index{pathTyped@{pathTyped}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{pathTyped}]{\setlength{\rightskip}{0pt plus 5cm}std::string Hierarchy::pathTyped (std::string {\em str} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a1efd56cd164d328d2002e53a10a19b8c}


Definition at line 356 of file Hierarchy.cpp.

References Hierarchy::m\_\-parent, Object::name(), Hierarchy::parent(), Hierarchy::pathTyped(), and Object::type().

Referenced by export\_\-obj(), and Hierarchy::pathTyped().


\begin{DoxyCode}
356                                            {
357   Hierarchy *m_parent=parent();
358   if (0!=m_parent){
359     str="/"+name()+"["+type()+"]"+str;
360     return m_parent->pathTyped(str);
361   }
362   return str;
363 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aa9a047f616c6affac88a8d9ec984013f}{
\index{FEB\_\-v1@{FEB\_\-v1}!probeEnable@{probeEnable}}
\index{probeEnable@{probeEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{probeEnable}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::probeEnable ()}}
\label{classFEB__v1_aa9a047f616c6affac88a8d9ec984013f}


Definition at line 620 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
620                         {
621   for (int fe = 0; fe<8; ++fe){
622     m_seqPga->setSpiAdd(m_feAddress[fe]);
623     int val = (m_seqPga->spiRead(2))&0xF;
624     info("Probe Enable FE "+itos(fe)+": "+itos(val),"FEB_v1::probeEnable");
625   }
626 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aeb6c988faf48d93637ef669c54e25223}{
\index{FEB\_\-v1@{FEB\_\-v1}!pseudoADCEnable@{pseudoADCEnable}}
\index{pseudoADCEnable@{pseudoADCEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{pseudoADCEnable}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::pseudoADCEnable (int {\em fe}, \/  int {\em ch})}}
\label{classFEB__v1_aeb6c988faf48d93637ef669c54e25223}


Definition at line 872 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
872                                              {
873   m_seqPga->setSpiAdd(m_feAddress[fe]);
874   int val = (m_seqPga->spiRead(4+ch)>>10)&1;
875   info("Pseudo ADC Enable FE "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(val),"FEB_v1
      ::pseudoADCEnable");
876   return (bool)(val);
877 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ab6b076d6e1372bfa8d9fd2916b1b52cd}{
\index{FEB\_\-v1@{FEB\_\-v1}!pseudoPMEnable@{pseudoPMEnable}}
\index{pseudoPMEnable@{pseudoPMEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{pseudoPMEnable}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::pseudoPMEnable (int {\em fe}, \/  int {\em ch})}}
\label{classFEB__v1_ab6b076d6e1372bfa8d9fd2916b1b52cd}


Definition at line 899 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
899                                             {
900   m_seqPga->setSpiAdd(m_feAddress[fe]);
901   int val = (m_seqPga->spiRead(4+ch)>>9)&1;
902   info("Pseudo PM Enable FE "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(val),"FEB_v1:
      :pseudoPMEnable");
903   return (bool)(val);
904 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aceff066f476794fefe2712e43bc2d6d2}{
\index{FEB\_\-v1@{FEB\_\-v1}!ramInj@{ramInj}}
\index{ramInj@{ramInj}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{ramInj}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ FEB\_\-v1::ramInj (int {\em i})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_aceff066f476794fefe2712e43bc2d6d2}


Definition at line 148 of file FEB\_\-v1.h.

References m\_\-ramInj.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
148                      {
149     return m_ramInj[i];
150   }
\end{DoxyCode}
\hypertarget{classFEB__v1_ac59216f094007ede67d49bd23287be73}{
\index{FEB\_\-v1@{FEB\_\-v1}!ramSpy@{ramSpy}}
\index{ramSpy@{ramSpy}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{ramSpy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ FEB\_\-v1::ramSpy (int {\em i})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_ac59216f094007ede67d49bd23287be73}


Definition at line 151 of file FEB\_\-v1.h.

References m\_\-ramSpy.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
151                      {
152     return m_ramSpy[i];
153   }
\end{DoxyCode}
\hypertarget{classFEB__v1_af945f99a912c5ad076ebdb03dbb6c139}{
\index{FEB\_\-v1@{FEB\_\-v1}!readFifo@{readFifo}}
\index{readFifo@{readFifo}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{readFifo}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::readFifo (int {\em add}, \/  int {\em subadd}, \/  unsigned int $\ast$ {\em fifo})}}
\label{classFEB__v1_af945f99a912c5ad076ebdb03dbb6c139}


Definition at line 113 of file FEB\_\-v1.cpp.

References m\_\-fifoDepth, m\_\-seqPga, and SeqPGA::spiRead().

Referenced by readFifoInjectFE(), readFifoLLT(), readFifoLLTFE(), and readFifoSpyFE().


\begin{DoxyCode}
113                                                               {
114   m_seqPga->spiRead(subadd, m_fifoDepth, fifo);
115 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ab370d9f02895e1a44ab19d320255123e}{
\index{FEB\_\-v1@{FEB\_\-v1}!readFifoInjectFE@{readFifoInjectFE}}
\index{readFifoInjectFE@{readFifoInjectFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{readFifoInjectFE}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::readFifoInjectFE (int {\em fe}, \/  int {\em dump} = {\ttfamily 0})}}
\label{classFEB__v1_ab370d9f02895e1a44ab19d320255123e}


Definition at line 236 of file FEB\_\-v1.cpp.

References Object::info(), m\_\-ch, m\_\-feAddress, m\_\-fifo, m\_\-fifoInjectAddress, m\_\-seqPga, readFifo(), setInjectModeFE(), SeqPGA::setSpiGBTSCA(), and testDuration().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
236                                                 {
237   setInjectModeFE(fe, false);
238   m_seqPga->setSpiGBTSCA (false);
239   info("Reading fifo 0","FEB_v1::readFifoInjectFE");
240   readFifo(m_feAddress[fe], m_fifoInjectAddress[0], m_fifo[0]);
241   info("Reading fifo 1","FEB_v1::readFifoInjectFE");
242   readFifo(m_feAddress[fe], m_fifoInjectAddress[1], m_fifo[1]);
243   info("Reading fifo 2","FEB_v1::readFifoInjectFE");
244   readFifo(m_feAddress[fe], m_fifoInjectAddress[2], m_fifo[2]);
245   
246   char buffer[100];
247   int depth = testDuration(fe);
248   for (int d=0; d<depth; ++d){ 
249     m_ch[0][d]=m_fifo[0][d]&0x0FFF;
250     m_ch[1][d]=(((m_fifo[0][d]&0xF000)>>12)+((m_fifo[1][d]&0x00FF)<<4))&0xFFF;
251     m_ch[2][d]=(((m_fifo[1][d]&0xFF00)>>8)+((m_fifo[2][d]&0x000F)<<8))&0xFFF;
252     m_ch[3][d]=((m_fifo[2][d]&0xFFF0)>>4)&0xFFF;
253     if (dump>0) {
254       sprintf(buffer,"%5d : %5d %5d %5d %5d  |  %5d %5d %5d", d,
255           m_ch[0][d], m_ch[1][d], m_ch[2][d], m_ch[3][d],
256           m_fifo[0][d], m_fifo[1][d], m_fifo[2][d]);
257       info(buffer,"FEB_v1::readFifoInjectFE");
258     }
259   }
260   setInjectModeFE(fe, true);
261 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a449a15db7087e4dbe6af0b0f96ec2038}{
\index{FEB\_\-v1@{FEB\_\-v1}!readFifoLLT@{readFifoLLT}}
\index{readFifoLLT@{readFifoLLT}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{readFifoLLT}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::readFifoLLT (int {\em dump} = {\ttfamily 0})}}
\label{classFEB__v1_a449a15db7087e4dbe6af0b0f96ec2038}


Definition at line 200 of file FEB\_\-v1.cpp.

References Data::clear(), Data::dataFill(), Object::info(), m\_\-data, m\_\-fifo, m\_\-fifoTrigAddress, m\_\-seqAddress, m\_\-seqPga, readFifo(), SeqPGA::setSpiGBTSCA(), and testDuration().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
200                                   {
201 
202   m_seqPga->setSpiGBTSCA (false) ;
203   info("Reading fifo 0","FEB_v1::readFifoLLT");
204   readFifo(m_seqAddress, m_fifoTrigAddress[0], m_fifo[0]);
205   info("Reading fifo 1","FEB_v1::readFifoLLT");
206   readFifo(m_seqAddress, m_fifoTrigAddress[1], m_fifo[1]);
207   info("Reading fifo 2","FEB_v1::readFifoLLT");
208   readFifo(m_seqAddress, m_fifoTrigAddress[2], m_fifo[2]);
209   
210   char buffer[100];
211   int depth = testDuration(-1);
212 
213   m_data->clear(32);
214   m_data->clear(33);
215   
216   for (int d=0; d<depth; ++d){
217     m_data->dataFill(32, m_fifo[0][d]);
218     m_data->dataFill(33, m_fifo[1][d]);
219     if (dump>0) {
220       sprintf(buffer,
221           "%5d : ETtot=%4d ETmax=%4d [%2d] Mult=%2d Bx=%4d (%4d) | %5d %5d %5d",
222           d,
223           (m_fifo[0][d])&0x7FF, (m_fifo[1][d])&0x3FF, 
224           (m_fifo[0][d]>>11)&0x1F,(m_fifo[1][d]>>10)&0x3F, 
225           (m_fifo[2][d]>>10)&0x3F,(m_fifo[2][d])&0x3FF,
226           m_fifo[0][d], m_fifo[1][d], m_fifo[2][d]);
227       info(buffer,"FEB_v1::readFifoLLT");
228     }
229   }
230 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a27df6aecacccf3415ff98092b7da5485}{
\index{FEB\_\-v1@{FEB\_\-v1}!readFifoLLTFE@{readFifoLLTFE}}
\index{readFifoLLTFE@{readFifoLLTFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{readFifoLLTFE}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::readFifoLLTFE (int {\em fe}, \/  int {\em dump} = {\ttfamily 0})}}
\label{classFEB__v1_a27df6aecacccf3415ff98092b7da5485}


Definition at line 160 of file FEB\_\-v1.cpp.

References Data::clear(), Data::dataFill(), Object::info(), m\_\-ch, m\_\-data, m\_\-feAddress, m\_\-fifo, m\_\-fifoLLTAddress, m\_\-seqPga, readFifo(), SeqPGA::setSpiGBTSCA(), and testDuration().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
160                                              {
161 
162   m_seqPga->setSpiGBTSCA (false) ;
163   info("Reading fifo 0","FEB_v1::readFifoLLTFE");
164   readFifo(m_feAddress[fe], m_fifoLLTAddress[0], m_fifo[0]);
165   info("Reading fifo 1","FEB_v1::readFifoLLTFE");
166   readFifo(m_feAddress[fe], m_fifoLLTAddress[1], m_fifo[1]);
167   info("Reading fifo 2","FEB_v1::readFifoLLTFE");
168   readFifo(m_feAddress[fe], m_fifoLLTAddress[2], m_fifo[2]);
169   
170   char buffer[100];
171   
172   int depth = testDuration(fe);
173 
174   for (int ch=0; ch<4; ++ch){
175     m_data->clear(4*fe+ch);
176   }
177   
178   for (int d=0; d<depth; ++d){ 
179     m_ch[0][d]=m_fifo[0][d]&0x3FF;
180     m_ch[1][d]=(((m_fifo[0][d])>>10)+((m_fifo[1][d]&0xF)<<6))&0x3FF;
181     m_ch[2][d]=((m_fifo[1][d]&0x3FF0)>>4);
182     m_ch[3][d]=m_fifo[2][d]&0x3FF;
183     for (int ch=0; ch<4; ++ch){
184       m_data->dataFill(4*fe+ch , m_ch[ch][d]);
185     }
186     if (dump>0) {
187       sprintf(buffer,"%5d : %5d %5d %5d %5d  |  %5d %5d %5d", d,
188           m_ch[0][d], m_ch[1][d], m_ch[2][d], m_ch[3][d],
189           m_fifo[0][d], m_fifo[1][d], m_fifo[2][d]);
190       info(buffer,"FEB_v1::readFifoLLTFE");
191     }
192   }
193 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a86e0ed4fc9946a184d82cefdf5e5a794}{
\index{FEB\_\-v1@{FEB\_\-v1}!readFifoSpyFE@{readFifoSpyFE}}
\index{readFifoSpyFE@{readFifoSpyFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{readFifoSpyFE}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::readFifoSpyFE (int {\em fe}, \/  int {\em dump} = {\ttfamily 0})}}
\label{classFEB__v1_a86e0ed4fc9946a184d82cefdf5e5a794}


Definition at line 121 of file FEB\_\-v1.cpp.

References Data::clear(), Data::dataFill(), Object::debug(), Object::info(), m\_\-ch, m\_\-data, m\_\-feAddress, m\_\-fifo, m\_\-fifoSpyAddress, m\_\-seqPga, readFifo(), SeqPGA::setSpiAdd(), and testDuration().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
121                                              {
122    
123   m_seqPga->setSpiAdd(m_feAddress[fe]);
124 
125   debug("Reading fifo 0","FEB_v1::readFifoSpyFE");
126   readFifo(m_feAddress[fe], m_fifoSpyAddress[0], m_fifo[0]);
127   debug("Reading fifo 1","FEB_v1::readFifoSpyFE");
128   readFifo(m_feAddress[fe], m_fifoSpyAddress[1], m_fifo[1]);
129   debug("Reading fifo 2","FEB_v1::readFifoSpyFE");
130   readFifo(m_feAddress[fe], m_fifoSpyAddress[2], m_fifo[2]);
131   
132   char buffer[100];
133   
134   int depth = testDuration(fe);
135   for (int ch=0; ch<4; ++ch){
136     m_data->clear(4*fe+ch);
137   }
138   
139   for (int d=0; d<depth; ++d){ 
140     m_ch[0][d]=m_fifo[0][d]&0x0FFF;
141     m_ch[1][d]=(((m_fifo[0][d]&0xF000)>>12)+((m_fifo[1][d]&0x00FF)<<4))&0xFFF;
142     m_ch[2][d]=(((m_fifo[1][d]&0xFF00)>>8)+((m_fifo[2][d]&0x000F)<<8))&0xFFF;
143     m_ch[3][d]=(m_fifo[2][d]&0xFFF0)>>4;
144     for (int ch=0; ch<4; ++ch){
145       m_data->dataFill(4*fe+ch , m_ch[ch][d]);
146     }
147     if (dump>0) {
148       sprintf(buffer,"%5d : %5d %5d %5d %5d  |  %5d %5d %5d", d,
149           m_ch[0][d], m_ch[1][d], m_ch[2][d], m_ch[3][d],
150           m_fifo[0][d], m_fifo[1][d], m_fifo[2][d]);
151       info(buffer,"FEB_v1::readFifoSpyFE");
152     }
153   }
154 }
\end{DoxyCode}
\hypertarget{classElement_a82119ed37dff76508a2746a853ec35ba}{
\index{FEB\_\-v1@{FEB\_\-v1}!recursiveInitCommunications@{recursiveInitCommunications}}
\index{recursiveInitCommunications@{recursiveInitCommunications}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{recursiveInitCommunications}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitCommunications ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a82119ed37dff76508a2746a853ec35ba}
Triggers a recursive call to initCommunications() for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Reimplemented in \hyperlink{classSpecsSlave_a347b94c2ba660ccde6927fe72590a1bc}{SpecsSlave}.

Definition at line 44 of file Element.cpp.

References Hierarchy::children().

Referenced by export\_\-obj().


\begin{DoxyCode}
44                                          {
45   std::vector<Hierarchy*> list = children();
46   std::vector<Hierarchy*>::const_iterator iter;
47   for (iter=list.begin();iter!=list.end();iter++){
48     dynamic_cast<Element*>((*iter))->recursiveInitCommunications();
49   }
50 }
\end{DoxyCode}
\hypertarget{classElement_a3c0abcb36f8906688bb7e32608df7086}{
\index{FEB\_\-v1@{FEB\_\-v1}!recursiveInitElement@{recursiveInitElement}}
\index{recursiveInitElement@{recursiveInitElement}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{recursiveInitElement}]{\setlength{\rightskip}{0pt plus 5cm}void Element::recursiveInitElement ()\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_a3c0abcb36f8906688bb7e32608df7086}
Triggers a recursive call to \hyperlink{classElement_af42754b5cabc198869222725218d695c}{init()} for the full hierarchy

\begin{DoxyReturn}{Returns}
void 
\end{DoxyReturn}


Definition at line 32 of file Element.cpp.

References Hierarchy::children(), and Element::init().

Referenced by export\_\-obj().


\begin{DoxyCode}
32                                   {
33   init();
34   std::vector<Hierarchy*> list = children();
35   std::vector<Hierarchy*>::iterator iter;
36   for (iter=list.begin() ; iter!=list.end() ; ++iter){
37     dynamic_cast<Element*>((*iter))->recursiveInitElement();
38   }
39 }
\end{DoxyCode}
\hypertarget{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}{
\index{FEB\_\-v1@{FEB\_\-v1}!remove@{remove}}
\index{remove@{remove}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{remove}]{\setlength{\rightskip}{0pt plus 5cm}void Attrib::remove (int {\em attribut})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classAttrib_a7d4ef7e32d93cb287792b87b857e79f3}
Remove an attribut 

Definition at line 86 of file Attrib.h.

References Attrib::add(), Attrib::m\_\-attributs, and Attrib::UNDEFINED.

Referenced by export\_\-obj().


\begin{DoxyCode}
86                                {
87     std::vector<int>::iterator iter , toremove ;
88     for ( iter  = m_attributs.begin() ;
89           iter != m_attributs.end()   ;
90           ++iter ) {
91       if ( attribut == (*iter) ) {
92         toremove = iter;
93       }
94     }
95     m_attributs.erase (toremove);
96     if(0==m_attributs.size()) add(Attrib::UNDEFINED);
97   }
\end{DoxyCode}
\hypertarget{classFEB__v1_a4e147b894ecbf4b05b92d01270d7ff13}{
\index{FEB\_\-v1@{FEB\_\-v1}!reset@{reset}}
\index{reset@{reset}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{reset}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::reset ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFEB__v1_a4e147b894ecbf4b05b92d01270d7ff13}
Resets the \hyperlink{classElement}{Element} so that is is in a standard and safe situation. Different from \hyperlink{classElement_af42754b5cabc198869222725218d695c}{Element::init} which configure the \hyperlink{classElement}{Element}. \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element::reset()} is more an Emergency pull. It is often/usually called by the recursiveInitElement method at the start of the program. 

Implements \hyperlink{classElement_a69efffa22f06909d768149715565cb56}{Element}.

Definition at line 48 of file FEB\_\-v1.h.

References Object::debug(), m\_\-seqPga, Object::name(), and SeqPGA::reset().


\begin{DoxyCode}
48                {
49     m_seqPga->reset();
50     debug("FEB_v1 "+name()+" reset.","FEB_v1::reset");
51   };
\end{DoxyCode}
\hypertarget{classFEB__v1_ae351e55f3d8e8f936c324ffbda6816bf}{
\index{FEB\_\-v1@{FEB\_\-v1}!resetFE@{resetFE}}
\index{resetFE@{resetFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{resetFE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::resetFE (int {\em fe})}}
\label{classFEB__v1_ae351e55f3d8e8f936c324ffbda6816bf}


Definition at line 491 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiWrite().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
491                                 {  
492   m_seqPga->setSpiAdd(m_feAddress[fe]);
493   StatusCode val = (m_seqPga->spiWrite(11,0));
494   info("Reset FE "+itos(fe),"FEB_v1::resetFE");
495   return val;
496 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a71d10a772bda2506fd7adb86739fb24d}{
\index{FEB\_\-v1@{FEB\_\-v1}!resetFifoInjectFE@{resetFifoInjectFE}}
\index{resetFifoInjectFE@{resetFifoInjectFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{resetFifoInjectFE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::resetFifoInjectFE (int {\em fe})}}
\label{classFEB__v1_a71d10a772bda2506fd7adb86739fb24d}


Definition at line 481 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiWrite().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
481                                           {  
482   m_seqPga->setSpiAdd(m_feAddress[fe]);
483   StatusCode val = (m_seqPga->spiWrite(13,0));
484   info("Reset FIFO Inject FE "+itos(fe),"FEB_v1::resetFifoInjectFE");
485   return val;
486 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ab02c292e29e01079bb9b268acbc782b1}{
\index{FEB\_\-v1@{FEB\_\-v1}!resetFifoSpyFE@{resetFifoSpyFE}}
\index{resetFifoSpyFE@{resetFifoSpyFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{resetFifoSpyFE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::resetFifoSpyFE (int {\em fe})}}
\label{classFEB__v1_ab02c292e29e01079bb9b268acbc782b1}


Definition at line 471 of file FEB\_\-v1.cpp.

References Object::debug(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiWrite().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
471                                        {  
472   m_seqPga->setSpiAdd(m_feAddress[fe]);
473   StatusCode val = (m_seqPga->spiWrite(12,0));
474   debug("Reset FIFO Spy FE "+itos(fe),"FEB_v1::resetFifoSpyFE");
475   return val;
476 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a1a50b5fff8a6e170fe136657f75b8ad4}{
\index{FEB\_\-v1@{FEB\_\-v1}!resetSpi@{resetSpi}}
\index{resetSpi@{resetSpi}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{resetSpi}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::resetSpi ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_a1a50b5fff8a6e170fe136657f75b8ad4}


Definition at line 53 of file FEB\_\-v1.h.

References Object::debug(), m\_\-seqPga, Object::name(), and SeqPGA::resetSpi().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
53                   {
54     m_seqPga->resetSpi();
55     debug("FEB_v1 "+name()+" reset Spi.","FEB_v1::resetSpi");
56   };
\end{DoxyCode}
\hypertarget{classFEB__v1_a8bf655504f9b0c51d5aa5bc6b30da00d}{
\index{FEB\_\-v1@{FEB\_\-v1}!seqPga@{seqPga}}
\index{seqPga@{seqPga}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{seqPga}]{\setlength{\rightskip}{0pt plus 5cm}{\bf SeqPGA}$\ast$ FEB\_\-v1::seqPga ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_a8bf655504f9b0c51d5aa5bc6b30da00d}


Definition at line 63 of file FEB\_\-v1.h.

References m\_\-seqPga.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), FEB\_\-v1(), TestUSB::initialize(), TestSPI::initialize(), and TestI2C::initialize().


\begin{DoxyCode}
63                   {
64     return m_seqPga;
65   }
\end{DoxyCode}
\hypertarget{classFEB__v1_acf3c8ad478ce506bb9d9cb3e4d3b6252}{
\index{FEB\_\-v1@{FEB\_\-v1}!setCalibCte@{setCalibCte}}
\index{setCalibCte@{setCalibCte}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setCalibCte}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setCalibCte (int {\em fe}, \/  int {\em ch}, \/  int {\em value})}}
\label{classFEB__v1_acf3c8ad478ce506bb9d9cb3e4d3b6252}


Definition at line 982 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
982                                                          {
983   if (ch>3){
984     warning("try to configure a channel that does not exist.","FEB_v1::setClockFa
      llingEdge");
985     return StatusCode::FAILURE;
986   }
987   m_seqPga->setSpiAdd(m_feAddress[fe]);
988   unsigned int data=m_seqPga->spiRead(4+ch);
989   data = data & (0xFF00);
990   data += value;
991   if (m_seqPga->spiWrite(4+ch,data).isFailure()){
992     return StatusCode::FAILURE;
993   }
994   info("set Calibration constant "+itos(fe)+" - Ch "+itos(fe)+" : "+itos(value),"
      FEB_v1::setCalibCte");
995   return StatusCode::SUCCESS;
996 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a9ccd318b9a80b1cbd554ec6fe461cd82}{
\index{FEB\_\-v1@{FEB\_\-v1}!setClock80MHzFallingEdge@{setClock80MHzFallingEdge}}
\index{setClock80MHzFallingEdge@{setClock80MHzFallingEdge}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setClock80MHzFallingEdge}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setClock80MHzFallingEdge (bool {\em value})}}
\label{classFEB__v1_a9ccd318b9a80b1cbd554ec6fe461cd82}


Definition at line 959 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
959                                                      {
960   m_seqPga->setSpiAdd(m_seqAddress);
961   unsigned int data=m_seqPga->spiRead(1);
962   data &= 0xFFEF;
963   data |= (value<<4) & 0x10;
964   if (m_seqPga->spiWrite(1,data).isFailure()){
965     return StatusCode::FAILURE;
966   }
967   info("set Clock 80MHz Falling Edge : "+itos(value),"FEB_v1::setClock80MzFalling
      Edge");
968   return StatusCode::SUCCESS;
969 }
\end{DoxyCode}
\hypertarget{classFEB__v1_af2bb7bacef6c06d15e2c9e47c373de08}{
\index{FEB\_\-v1@{FEB\_\-v1}!setClockFallingEdge@{setClockFallingEdge}}
\index{setClockFallingEdge@{setClockFallingEdge}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setClockFallingEdge}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setClockFallingEdge (int {\em fe}, \/  int {\em ch}, \/  bool {\em value})}}
\label{classFEB__v1_af2bb7bacef6c06d15e2c9e47c373de08}


Definition at line 933 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
933                                                                   {
934   if (ch>3){
935     warning("try to configure a channel that does not exist.","FEB_v1::setClockFa
      llingEdge");
936     return StatusCode::FAILURE;
937   }
938   m_seqPga->setSpiAdd(m_feAddress[fe]);
939   unsigned int data=m_seqPga->spiRead(4+ch);
940   if (value)  data |= 1 << 8  ;
941   else        data &= ~(1<<8) ;
942   if (m_seqPga->spiWrite(4+ch,data).isFailure()){
943     return StatusCode::FAILURE;
944   }
945   info("set Clock Falling Edge FPGA "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(value
      ),"FEB_v1::setClockFallingEdge");
946   return StatusCode::SUCCESS;
947 }
\end{DoxyCode}
\hypertarget{classElement_ab476b4b1df5954141ceb14f072433b89}{
\index{FEB\_\-v1@{FEB\_\-v1}!setConnection@{setConnection}}
\index{setConnection@{setConnection}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setConnection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} Element::setConnection ({\bf Hierarchy} $\ast$ {\em connection})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classElement_ab476b4b1df5954141ceb14f072433b89}
Define IO interface 

Definition at line 55 of file Element.cpp.

References Object::debug(), StatusCode::FAILURE, Object::fatal(), Attrib::INTERFACE, Attrib::is(), Element::m\_\-connection, Object::name(), Hierarchy::parent(), StatusCode::SUCCESS, and Object::type().

Referenced by export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), and UsbMLI2cBus::init().


\begin{DoxyCode}
55                                                       {
56   if (0==connection){
57     fatal("Try to define a connection with a null pointer.",
58         "Element::setConnection");
59     return StatusCode::FAILURE;
60   }
61   if (connection->is(Attrib::INTERFACE)){
62     m_connection=dynamic_cast<Hierarchy*>(connection);
63     return StatusCode::SUCCESS;
64   }
65   else {
66     debug(connection->name()+
67         " is not a Attrib::INTERFACE hardware. Connection refused.",
68         "Element::setConnection");
69     if (0!=connection->parent()){
70       return setConnection(connection->parent());
71     }
72     else{
73       fatal("Could not find a connection for element "+
74           name()+"["+type()+"].","element::setConnection");
75       return StatusCode::FAILURE;
76     }
77   }
78 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a067a0aeae34dbd782547afbcd82fc77f}{
\index{FEB\_\-v1@{FEB\_\-v1}!setDisableSubtract@{setDisableSubtract}}
\index{setDisableSubtract@{setDisableSubtract}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setDisableSubtract}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setDisableSubtract (int {\em fe}, \/  bool {\em value})}}
\label{classFEB__v1_a067a0aeae34dbd782547afbcd82fc77f}


Definition at line 742 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
742                                                          {
743   m_seqPga->setSpiAdd(m_feAddress[fe]);
744   unsigned int data=m_seqPga->spiRead(1);
745   data = data & 0xFDFF;
746   data += (value<<9);
747   if (m_seqPga->spiWrite(1,data).isFailure()){
748     return StatusCode::FAILURE;
749   }
750   info("set Disable Subtraction "+itos(fe)+": "+itos(value),"FEB_v1::setDisableSu
      btract");
751   return StatusCode::SUCCESS;
752 }
\end{DoxyCode}
\hypertarget{classObject_a870c5af919958c2136623b2d7816d123}{
\index{FEB\_\-v1@{FEB\_\-v1}!setDllName@{setDllName}}
\index{setDllName@{setDllName}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setDllName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setDllName (std::string {\em dllName})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a870c5af919958c2136623b2d7816d123}
Set accessor to member m\_\-dllName 
\begin{DoxyParams}{Parameters}
\item[{\em dllName}]the new value for m\_\-dllName \end{DoxyParams}


Definition at line 66 of file Object.h.

References Object::m\_\-dllName.

Referenced by DLL::createElement(), DLL::createProcessus(), and Object::Object().


\begin{DoxyCode}
66                                       {
67     m_dllName = dllName;
68   }
\end{DoxyCode}
\hypertarget{classFEB__v1_a2ad20ff9db6a0ceef875d874bae214a9}{
\index{FEB\_\-v1@{FEB\_\-v1}!setEnableBXIDReset@{setEnableBXIDReset}}
\index{setEnableBXIDReset@{setEnableBXIDReset}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setEnableBXIDReset}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setEnableBXIDReset (bool {\em value})}}
\label{classFEB__v1_a2ad20ff9db6a0ceef875d874bae214a9}


Definition at line 765 of file FEB\_\-v1.cpp.

References data(), m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), and SeqPGA::spiWrite().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
765                                                  {
766   m_seqPga->setSpiAdd(m_seqAddress);
767   unsigned int data=m_seqPga->spiRead(1);
768   if (value) data |=  2048 ;
769   else       data &= ~2048 ;
770   return m_seqPga->spiWrite(1,data);
771 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aea3b1f84ea9be2e5c55a93ae215c8a35}{
\index{FEB\_\-v1@{FEB\_\-v1}!setExtTrig@{setExtTrig}}
\index{setExtTrig@{setExtTrig}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setExtTrig}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setExtTrig (bool {\em trig})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_aea3b1f84ea9be2e5c55a93ae215c8a35}


Definition at line 110 of file FEB\_\-v1.h.

References m\_\-seqPga, and SeqPGA::setExtTrig().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
110 { return m_seqPga->setExtTrig( trig ); }
\end{DoxyCode}
\hypertarget{classFEB__v1_ac30cac86837c86e4f03cb51fff6226cd}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGain4@{setGain4}}
\index{setGain4@{setGain4}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGain4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGain4 (int {\em fe}, \/  int {\em ch}, \/  bool {\em value})}}
\label{classFEB__v1_ac30cac86837c86e4f03cb51fff6226cd}


Definition at line 829 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
829                                                        {
830   if (ch>3){
831     warning("try to configure a channel that does not exist.","FEB_v1::setGain4")
      ;
832     return StatusCode::FAILURE;
833   }
834   m_seqPga->setSpiAdd(m_feAddress[fe]);
835   unsigned int data=m_seqPga->spiRead(4+ch);
836   if (value)  data |= 1 << 11 ;
837   else        data &= ~(1<<11) ;
838   if (m_seqPga->spiWrite(4+ch,data).isFailure()){
839     return StatusCode::FAILURE;
840   }
841   info("set Gain4 FE "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(value),"FEB_v1::setG
      ain4");
842   return StatusCode::SUCCESS;
843 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a6efa59ad9f80ae40aad2df0b925b0b14}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbt80MHzClkEport@{setGbt80MHzClkEport}}
\index{setGbt80MHzClkEport@{setGbt80MHzClkEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbt80MHzClkEport}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbt80MHzClkEport (int {\em gbt})}}
\label{classFEB__v1_a6efa59ad9f80ae40aad2df0b925b0b14}


Definition at line 1338 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1338                                              {
1339   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1340   int wd = (1<<4)+(1<<2)+1;
1341   if (m_seqPga->i2cWrite(63, wd).isFailure()){
1342     warning("Cannot set GBT Eport clock at 80MHz for GBT "+itos(gbt));
1343     return StatusCode::FAILURE;
1344   }
1345   if (m_seqPga->i2cWrite(87, wd).isFailure()){
1346     warning("Cannot set GBT Eport clock at 80MHz for GBT "+itos(gbt));
1347     return StatusCode::FAILURE;
1348   }
1349   if (m_seqPga->i2cWrite(111, wd).isFailure()){
1350     warning("Cannot set GBT Eport clock at 80MHz for GBT "+itos(gbt));
1351     return StatusCode::FAILURE;
1352   }
1353   if (m_seqPga->i2cWrite(135, wd).isFailure()){
1354     warning("Cannot set GBT Eport clock at 80MHz for GBT "+itos(gbt));
1355     return StatusCode::FAILURE;
1356   }
1357   if (m_seqPga->i2cWrite(159, wd).isFailure()){
1358     warning("Cannot set GBT Eport clock at 80MHz for GBT "+itos(gbt));
1359     return StatusCode::FAILURE;
1360   }
1361   if (m_seqPga->i2cWrite(183, wd).isFailure()){
1362     warning("Cannot set GBT Eport clock at 80MHz for GBT "+itos(gbt));
1363     return StatusCode::FAILURE;
1364   }
1365   if (m_seqPga->i2cWrite(207, wd).isFailure()){
1366     warning("Cannot set GBT Eport clock at 80MHz for GBT "+itos(gbt));
1367     return StatusCode::FAILURE;
1368   }
1369   info("Setting Eport clock at 80MHz for the GBT "+itos(gbt));
1370   return StatusCode::SUCCESS;
1371 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a717d56186e6221cb20397cc3e496da50}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbtClockStrength@{setGbtClockStrength}}
\index{setGbtClockStrength@{setGbtClockStrength}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbtClockStrength}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbtClockStrength (int {\em gbt}, \/  int {\em strength})}}
\label{classFEB__v1_a717d56186e6221cb20397cc3e496da50}


Definition at line 1528 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1528                                                            {
1529   info("Setting the gbt "+itos(gbt)+" output clock strength to "+itos(strength));
      
1530   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1531   int wd = ((strength&0xF)<<4)+(strength&0xF);
1532   int ports[4]={ 269, 270, 271, 272 };
1533   for (int i=0; i<4; ++i){
1534     if (m_seqPga->i2cWrite(ports[i], wd).isFailure()){
1535       warning("Cannot set gbt output clock strength ("+itos(ports[i])+") of GBT "
      +itos(gbt));
1536       return StatusCode::FAILURE;
1537     }
1538   };
1539   return StatusCode::SUCCESS;
1540 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aabd651b11d1119ce3a19b7fb083cca78}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbtDataPath@{setGbtDataPath}}
\index{setGbtDataPath@{setGbtDataPath}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbtDataPath}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbtDataPath (int {\em gbt}, \/  int {\em tx0}, \/  int {\em tx1}, \/  int {\em tx2})}}
\label{classFEB__v1_aabd651b11d1119ce3a19b7fb083cca78}


Definition at line 1220 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1220                                                                    {
1221   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1222   int wd = (tx2<<4)+(tx1<<2)+tx0; 
1223   if (m_seqPga->i2cWrite(29, wd).isFailure()){
1224     warning("Cannot set data path (A) of the GBT "+itos(gbt));
1225     return StatusCode::FAILURE;
1226   }
1227   if (m_seqPga->i2cWrite(30, wd).isFailure()){
1228     warning("Cannot set data path (B) of the GBT "+itos(gbt));
1229     return StatusCode::FAILURE;
1230   }
1231   if (m_seqPga->i2cWrite(31, wd).isFailure()){
1232     warning("Cannot set data path (C) of the GBT "+itos(gbt));
1233     return StatusCode::FAILURE;
1234   }
1235   info("Setting data path of the GBT "+itos(gbt)+" to "+itos(wd));
1236   return StatusCode::SUCCESS;
1237 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a66584fe850cdf9e4ccd03fd4b2f4db38}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbtDLLEport@{setGbtDLLEport}}
\index{setGbtDLLEport@{setGbtDLLEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbtDLLEport}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbtDLLEport (int {\em gbt})}}
\label{classFEB__v1_a66584fe850cdf9e4ccd03fd4b2f4db38}


Definition at line 1390 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1390                                         {
1391   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1392   int wd1 = 0b1011;
1393   int wd0 = (wd1<<4)+wd1;
1394   if (m_seqPga->i2cWrite(64, wd0).isFailure()){
1395     warning("Cannot set DLL charge pump (64) for GBT "+itos(gbt));
1396     return StatusCode::FAILURE;
1397   }
1398   if (m_seqPga->i2cWrite(65, wd1).isFailure()){
1399     warning("Cannot set DLL charge pump (65) for GBT "+itos(gbt));
1400     return StatusCode::FAILURE;
1401   }
1402   if (m_seqPga->i2cWrite(88, wd0).isFailure()){
1403     warning("Cannot set DLL charge pump (88) for GBT "+itos(gbt));
1404     return StatusCode::FAILURE;
1405   }
1406   if (m_seqPga->i2cWrite(89, wd1).isFailure()){
1407     warning("Cannot set DLL charge pump (89) for GBT "+itos(gbt));
1408     return StatusCode::FAILURE;
1409   }
1410   if (m_seqPga->i2cWrite(112, wd0).isFailure()){
1411     warning("Cannot set DLL charge pump (112) for GBT "+itos(gbt));
1412     return StatusCode::FAILURE;
1413   }
1414   if (m_seqPga->i2cWrite(113, wd1).isFailure()){
1415     warning("Cannot set DLL charge pump (113) for GBT "+itos(gbt));
1416     return StatusCode::FAILURE;
1417   }
1418   if (m_seqPga->i2cWrite(136, wd0).isFailure()){
1419     warning("Cannot set DLL charge pump (136) for GBT "+itos(gbt));
1420     return StatusCode::FAILURE;
1421   }
1422   if (m_seqPga->i2cWrite(137, wd1).isFailure()){
1423     warning("Cannot set DLL charge pump (137) for GBT "+itos(gbt));
1424     return StatusCode::FAILURE;
1425   }
1426   if (m_seqPga->i2cWrite(160, wd0).isFailure()){
1427     warning("Cannot set DLL charge pump (160) for GBT "+itos(gbt));
1428     return StatusCode::FAILURE;
1429   }
1430   if (m_seqPga->i2cWrite(161, wd1).isFailure()){
1431     warning("Cannot set DLL charge pump (161) for GBT "+itos(gbt));
1432     return StatusCode::FAILURE;
1433   }
1434   if (m_seqPga->i2cWrite(184, wd0).isFailure()){
1435     warning("Cannot set DLL charge pump (184) for GBT "+itos(gbt));
1436     return StatusCode::FAILURE;
1437   }
1438   if (m_seqPga->i2cWrite(185, wd1).isFailure()){
1439     warning("Cannot set DLL charge pump (185) for GBT "+itos(gbt));
1440     return StatusCode::FAILURE;
1441   }
1442   if (m_seqPga->i2cWrite(208, wd0).isFailure()){
1443     warning("Cannot set DLL charge pump (208) for GBT "+itos(gbt));
1444     return StatusCode::FAILURE;
1445   }
1446   if (m_seqPga->i2cWrite(209, wd1).isFailure()){
1447     warning("Cannot set DLL charge pump (209) for GBT "+itos(gbt));
1448     return StatusCode::FAILURE;
1449   }
1450   if (m_seqPga->i2cWrite(231, wd0).isFailure()){
1451     warning("Cannot set DLL charge pump (231) for GBT "+itos(gbt));
1452     return StatusCode::FAILURE;
1453   }
1454   if (m_seqPga->i2cWrite(232, wd1).isFailure()){
1455     warning("Cannot set DLL charge pump (232) for GBT "+itos(gbt));
1456     return StatusCode::FAILURE;
1457   }
1458   if (m_seqPga->i2cWrite(233, 7).isFailure()){
1459     warning("Cannot set DLL charge pump (232) for GBT "+itos(gbt));
1460     return StatusCode::FAILURE;
1461   }
1462   info("Setting DLL Eport for the GBT "+itos(gbt));
1463   info("Setting Phase aligner lock detection mode for GBT "+itos(gbt));
1464   return StatusCode::SUCCESS;
1465 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a30ce0e679748a4e2bf7f953b2162618f}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbtEnableEport@{setGbtEnableEport}}
\index{setGbtEnableEport@{setGbtEnableEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbtEnableEport}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbtEnableEport (int {\em gbt}, \/  bool {\em enable})}}
\label{classFEB__v1_a30ce0e679748a4e2bf7f953b2162618f}


Definition at line 1491 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1491                                                         {
1492   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1493   int wd = 0xff;
1494   if (!enable){
1495     wd = 0;
1496   }
1497   int ports[21]={81, 82, 83, 105, 106, 107, 129, 130, 131, 153, 154,
1498          155, 177, 178, 179, 201, 202, 203, 225, 226, 227};
1499   for (int i=0; i<21; ++i){
1500     if (m_seqPga->i2cWrite(ports[i], wd).isFailure()){
1501       warning("Cannot set (en)able eport ("+itos(ports[i])+") of GBT "+itos(gbt))
      ;
1502       return StatusCode::FAILURE;
1503     }
1504   };
1505   if (enable){
1506     info("Enabling Eports for the GBT "+itos(gbt));
1507   }
1508   else
1509   {
1510     info("Disabling Eports for the GBT "+itos(gbt));
1511   }
1512   return StatusCode::SUCCESS;
1513 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a849040ff2fa8275b1a47e7be3915ebf4}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbtMode@{setGbtMode}}
\index{setGbtMode@{setGbtMode}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbtMode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbtMode (int {\em gbt}, \/  int {\em mode})}}
\label{classFEB__v1_a849040ff2fa8275b1a47e7be3915ebf4}


Definition at line 1184 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1184                                                {
1185   std::string modes[4] = {
1186     "Normal operating mode",
1187     "Fixed pattern mode",
1188     "30 bit counter",
1189     "7 bit shift register"
1190   };
1191   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1192   if (m_seqPga->i2cWrite(28, mode).isFailure()){
1193     warning("Cannot set Tx mode of the GBT "+itos(gbt)+
1194      " to "+modes[mode]+" ["+itos(mode)+"]");
1195     return StatusCode::FAILURE;
1196   }
1197   info("Setting Tx mode of the GBT "+itos(gbt)+
1198        " to "+modes[mode]+" ["+itos(mode)+"]");
1199   return StatusCode::SUCCESS;  
1200 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ab7c261039c872c9f039fb7366a84d271}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbtTermEport@{setGbtTermEport}}
\index{setGbtTermEport@{setGbtTermEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbtTermEport}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbtTermEport (int {\em gbt}, \/  bool {\em term})}}
\label{classFEB__v1_ab7c261039c872c9f039fb7366a84d271}


Definition at line 1284 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1284                                                     {
1285   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1286   int wd = 0xff;
1287   if (!term){
1288     wd = 0;
1289   }
1290   if (m_seqPga->i2cWrite(320, wd).isFailure()){
1291     warning("Cannot set GBT Term Eport 320 of the GBT "+itos(gbt));
1292     return StatusCode::FAILURE;
1293   }
1294   if (m_seqPga->i2cWrite(321, wd).isFailure()){
1295     warning("Cannot set GBT Term Eport 320 of the GBT "+itos(gbt));
1296     return StatusCode::FAILURE;
1297   }
1298   if (m_seqPga->i2cWrite(322, wd).isFailure()){
1299     warning("Cannot set GBT Term Eport 320 of the GBT "+itos(gbt));
1300     return StatusCode::FAILURE;
1301   }
1302   if (m_seqPga->i2cWrite(323, wd).isFailure()){
1303     warning("Cannot set GBT Term Eport 320 of the GBT "+itos(gbt));
1304     return StatusCode::FAILURE;
1305   }
1306   if (m_seqPga->i2cWrite(324, wd).isFailure()){
1307     warning("Cannot set GBT Term Eport 320 of the GBT "+itos(gbt));
1308     return StatusCode::FAILURE;
1309   }
1310   if (m_seqPga->i2cWrite(325, wd).isFailure()){
1311     warning("Cannot set GBT Term Eport 320 of the GBT "+itos(gbt));
1312     return StatusCode::FAILURE;
1313   }
1314   if (m_seqPga->i2cWrite(326, wd).isFailure()){
1315     warning("Cannot set GBT Term Eport 320 of the GBT "+itos(gbt));
1316     return StatusCode::FAILURE;
1317   }
1318   info("Setting Eport Termination of the GBT "+itos(gbt)+" to "+itos(wd&1));
1319   return StatusCode::SUCCESS;
1320 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ab65b869df2adc4d3880caad71a4e3074}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGbtTrackMode@{setGbtTrackMode}}
\index{setGbtTrackMode@{setGbtTrackMode}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGbtTrackMode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGbtTrackMode (int {\em gbt}, \/  int {\em mode})}}
\label{classFEB__v1_ab65b869df2adc4d3880caad71a4e3074}


Definition at line 1252 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, SeqPGA::i2cWrite(), Object::info(), StatusCode::isFailure(), itos(), m\_\-gbtAddress, m\_\-seqPga, SeqPGA::setI2cAdd(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1252                                                    {
1253   std::string str_mode[3]={
1254     "Static phase selection",
1255     "Training mode",
1256     "Automatic phase tracking"
1257   };
1258   m_seqPga->setI2cAdd(m_gbtAddress[gbt]);
1259   int wd = (mode<<4)+(mode<<2)+mode;
1260   if (m_seqPga->i2cWrite(62, wd).isFailure()){
1261     warning("Cannot set GBT track mode of the GBT "+itos(gbt));
1262     return StatusCode::FAILURE;
1263   }
1264   info("Setting track mode of the GBT "+itos(gbt)+" to "+itos(wd)+" -> "+str_mode
      [mode&0b11]);
1265   return StatusCode::SUCCESS;
1266 }
\end{DoxyCode}
\hypertarget{classFEB__v1_adce2d9c70235f4226ab59aea3dc5953c}{
\index{FEB\_\-v1@{FEB\_\-v1}!setGlobalPseudoPMEnable@{setGlobalPseudoPMEnable}}
\index{setGlobalPseudoPMEnable@{setGlobalPseudoPMEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setGlobalPseudoPMEnable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setGlobalPseudoPMEnable (int {\em fe}, \/  bool {\em value})}}
\label{classFEB__v1_adce2d9c70235f4226ab59aea3dc5953c}


Definition at line 910 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
910                                                               {
911   m_seqPga->setSpiAdd(m_feAddress[fe]);
912   unsigned int data=m_seqPga->spiRead(1);
913   if (value)  data |= 1 << 10 ;
914   else        data &= ~(1<<10) ;
915   if (m_seqPga->spiWrite(1,data).isFailure()){
916     return StatusCode::FAILURE;
917   }
918   info("set GlobalPseudoPMEnable FE "+itos(fe)+" : "+itos(value),"FEB_v1::setGlob
      alPseudoPMEnable");
919   return StatusCode::SUCCESS;
920 }
\end{DoxyCode}
\hypertarget{classObject_a398fe08cba594a0ce6891d59fe4f159f}{
\index{FEB\_\-v1@{FEB\_\-v1}!setId@{setId}}
\index{setId@{setId}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setId}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setId (unsigned char {\em id})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a398fe08cba594a0ce6891d59fe4f159f}


Definition at line 53 of file Object.h.

References Object::m\_\-id.

Referenced by A3PE::A3PE(), DCU::DCU(), export\_\-obj(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), Object::Object(), Phaser::Phaser(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsI2c::SpecsI2c(), SpecsInterface::SpecsInterface(), SpecsMaster::SpecsMaster(), SpecsParallelBus::SpecsParallelBus(), and SpecsSlave::SpecsSlave().


\begin{DoxyCode}
53 { m_id    = id    ; } //< Set Object m_id
\end{DoxyCode}
\hypertarget{classFEB__v1_aea3983d847c7b8053485ddd16af65680}{
\index{FEB\_\-v1@{FEB\_\-v1}!setInjectModeFE@{setInjectModeFE}}
\index{setInjectModeFE@{setInjectModeFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setInjectModeFE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setInjectModeFE (int {\em fe}, \/  bool {\em value})}}
\label{classFEB__v1_aea3983d847c7b8053485ddd16af65680}


Definition at line 806 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and readFifoInjectFE().


\begin{DoxyCode}
806                                                       {
807   m_seqPga->setSpiAdd(m_feAddress[fe]);
808   unsigned int data=m_seqPga->spiRead(1);
809   if (value)  data |= 1 << 10 ;
810   else        data &= ~(1<<10) ;
811   if (m_seqPga->spiWrite(1,data).isFailure()){
812     return StatusCode::FAILURE;
813   }
814   info("set Inject Mode FE "+itos(fe)+": "+itos(value),"FEB_v1::injectModeFE");
815   return StatusCode::SUCCESS;
816 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ae3252ed2737b5c93395da201b427b871}{
\index{FEB\_\-v1@{FEB\_\-v1}!setLatency@{setLatency}}
\index{setLatency@{setLatency}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setLatency}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setLatency (int {\em fe}, \/  int {\em value})}}
\label{classFEB__v1_ae3252ed2737b5c93395da201b427b871}


Definition at line 719 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
719                                                 {
720   m_seqPga->setSpiAdd(m_feAddress[fe]);
721   unsigned int data=m_seqPga->spiRead(1);
722   data = data & 0xFF00;
723   data += value&0xFF;
724   if (m_seqPga->spiWrite(1,data).isFailure()){
725     return StatusCode::FAILURE;
726   }
727   info("set Latency "+itos(fe)+": "+itos(value),"FEB_v1::setLatency");
728   return StatusCode::SUCCESS;
729 }
\end{DoxyCode}
\hypertarget{classFEB__v1_abf7b8a0e6842ecf74a2b1889fbb9a722}{
\index{FEB\_\-v1@{FEB\_\-v1}!setLatencyLLT@{setLatencyLLT}}
\index{setLatencyLLT@{setLatencyLLT}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setLatencyLLT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setLatencyLLT (int {\em val})}}
\label{classFEB__v1_abf7b8a0e6842ecf74a2b1889fbb9a722}


Definition at line 1026 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), latency(), m\_\-latency0, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1026                                        {
1027   m_seqPga->setSpiAdd(m_seqAddress);
1028   int latency = m_seqPga->spiRead(3);
1029   latency &=0xFFF;
1030   latency |=((val&0xF)<<12);
1031    if (m_seqPga->spiWrite(3,latency).isFailure()){
1032     return StatusCode::FAILURE;
1033   }
1034    m_latency0=val;
1035   return StatusCode::SUCCESS;   
1036 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a935e78031961cff9330e82a70bf91052}{
\index{FEB\_\-v1@{FEB\_\-v1}!setLatencyLLTCorner@{setLatencyLLTCorner}}
\index{setLatencyLLTCorner@{setLatencyLLTCorner}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setLatencyLLTCorner}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setLatencyLLTCorner (int {\em val})}}
\label{classFEB__v1_a935e78031961cff9330e82a70bf91052}


Definition at line 1074 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), latency(), m\_\-latency3, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1074                                              {
1075   m_seqPga->setSpiAdd(m_seqAddress);
1076   int latency = m_seqPga->spiRead(3);
1077   latency &=0xFFF0;
1078   latency |=val&0xF;
1079    if (m_seqPga->spiWrite(3,latency).isFailure()){
1080     return StatusCode::FAILURE;
1081   }
1082    m_latency3=val;
1083   return StatusCode::SUCCESS;   
1084 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a840532b78d0062646116a076e65cf353}{
\index{FEB\_\-v1@{FEB\_\-v1}!setLatencyLLTSideNb@{setLatencyLLTSideNb}}
\index{setLatencyLLTSideNb@{setLatencyLLTSideNb}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setLatencyLLTSideNb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setLatencyLLTSideNb (int {\em val})}}
\label{classFEB__v1_a840532b78d0062646116a076e65cf353}


Definition at line 1058 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), latency(), m\_\-latency2, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1058                                              {
1059   m_seqPga->setSpiAdd(m_seqAddress);
1060   int latency = m_seqPga->spiRead(3);
1061   latency &=0xFF0F;
1062   latency |=((val&0xF)<<4);
1063    if (m_seqPga->spiWrite(3,latency).isFailure()){
1064     return StatusCode::FAILURE;
1065   }
1066    m_latency2=val;
1067   return StatusCode::SUCCESS;   
1068 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a8a3aafdda0f1028e02c4a5850f987f32}{
\index{FEB\_\-v1@{FEB\_\-v1}!setLatencyLLTUpNb@{setLatencyLLTUpNb}}
\index{setLatencyLLTUpNb@{setLatencyLLTUpNb}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setLatencyLLTUpNb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setLatencyLLTUpNb (int {\em val})}}
\label{classFEB__v1_a8a3aafdda0f1028e02c4a5850f987f32}


Definition at line 1042 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), latency(), m\_\-latency1, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1042                                            {
1043   m_seqPga->setSpiAdd(m_seqAddress);
1044   int latency = m_seqPga->spiRead(3);
1045   latency &=0xF0FF;
1046   latency |=((val&0xF)<<8);
1047    if (m_seqPga->spiWrite(3,latency).isFailure()){
1048     return StatusCode::FAILURE;
1049   }
1050    m_latency1=val;
1051   return StatusCode::SUCCESS;   
1052 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a5a177c98b2be429aacbb3d652f40b247}{
\index{FEB\_\-v1@{FEB\_\-v1}!setMaskLLT@{setMaskLLT}}
\index{setMaskLLT@{setMaskLLT}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setMaskLLT}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setMaskLLT (int {\em ch}, \/  bool {\em val})}}
\label{classFEB__v1_a5a177c98b2be429aacbb3d652f40b247}


Definition at line 1115 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), m\_\-mask0, m\_\-mask1, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1115                                              {
1116   m_seqPga->setSpiAdd(m_seqAddress);
1117   if (ch<16) {
1118     m_mask0=m_seqPga->spiRead(4);
1119     if (val)  m_mask0 |= 1 << ch  ;
1120     else      m_mask0 &= ~(1<<ch) ;
1121         if (m_seqPga->spiWrite(4,m_mask0).isFailure()){
1122       return StatusCode::FAILURE;
1123     }
1124     return StatusCode::SUCCESS;  
1125   }
1126   else if (ch<32) {
1127     m_mask1=m_seqPga->spiRead(5);
1128     if (val)  m_mask1 |= 1 << (ch-16)  ;
1129     else      m_mask1 &= ~(1<<(ch-16)) ;
1130     if (m_seqPga->spiWrite(5,m_mask1).isFailure()){
1131       return StatusCode::FAILURE;
1132     }
1133     return StatusCode::SUCCESS;  
1134   }
1135   return StatusCode::FAILURE;  
1136 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ad078f7c2086dd78375da9d9d82b78d23}{
\index{FEB\_\-v1@{FEB\_\-v1}!setMaskLLTCorner@{setMaskLLTCorner}}
\index{setMaskLLTCorner@{setMaskLLTCorner}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setMaskLLTCorner}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setMaskLLTCorner (bool {\em val})}}
\label{classFEB__v1_ad078f7c2086dd78375da9d9d82b78d23}


Definition at line 1141 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), m\_\-mask2, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1141                                            {
1142   m_seqPga->setSpiAdd(m_seqAddress);
1143   m_mask2=m_seqPga->spiRead(6);
1144   if (val)  m_mask2 |= (1 << 3)  ;
1145   else      m_mask2 &= ~(1<<3) ;
1146   if (m_seqPga->spiWrite(6,m_mask2).isFailure()){
1147     return StatusCode::FAILURE;
1148   }
1149   return StatusCode::SUCCESS;  
1150 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a519a955361c420680af64c7fa9410784}{
\index{FEB\_\-v1@{FEB\_\-v1}!setMaskLLTSideNb@{setMaskLLTSideNb}}
\index{setMaskLLTSideNb@{setMaskLLTSideNb}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setMaskLLTSideNb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setMaskLLTSideNb (int {\em ch}, \/  bool {\em val})}}
\label{classFEB__v1_a519a955361c420680af64c7fa9410784}


Definition at line 1169 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), m\_\-mask2, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1169                                                    {
1170   m_seqPga->setSpiAdd(m_seqAddress);
1171   m_mask2=m_seqPga->spiRead(6);
1172   if (val)  m_mask2 |= (1 << (4+ch))  ;
1173   else      m_mask2 &= ~(1<< (4+ch)) ;
1174   if (m_seqPga->spiWrite(6,m_mask2).isFailure()){
1175     return StatusCode::FAILURE;
1176   }
1177   return StatusCode::SUCCESS;
1178 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a904bff89e5ad45ce78730502dc26a0e3}{
\index{FEB\_\-v1@{FEB\_\-v1}!setMaskLLTUpNb@{setMaskLLTUpNb}}
\index{setMaskLLTUpNb@{setMaskLLTUpNb}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setMaskLLTUpNb}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setMaskLLTUpNb (int {\em ch}, \/  bool {\em val})}}
\label{classFEB__v1_a904bff89e5ad45ce78730502dc26a0e3}


Definition at line 1155 of file FEB\_\-v1.cpp.

References StatusCode::FAILURE, StatusCode::isFailure(), m\_\-mask2, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1155                                                  {
1156   m_seqPga->setSpiAdd(m_seqAddress);
1157   m_mask2=m_seqPga->spiRead(6);
1158   if (val)  m_mask2 |= (1 << (12+ch))  ;
1159   else      m_mask2 &= ~(1<< (12+ch)) ;
1160   if (m_seqPga->spiWrite(6,m_mask2).isFailure()){
1161     return StatusCode::FAILURE;
1162   }
1163   return StatusCode::SUCCESS;  
1164 }
\end{DoxyCode}
\hypertarget{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}{
\index{FEB\_\-v1@{FEB\_\-v1}!setName@{setName}}
\index{setName@{setName}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setName}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setName (std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_ae30fea75683c2d149b6b6d17c09ecd0c}


Definition at line 51 of file Object.h.

References Object::m\_\-name.

Referenced by A3PE::A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Application::create(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), FePGA::MakeRAM(), FePGA::MakeRegister(), Application::network(), NI6008::NI6008(), Object::Object(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
51 { m_name  = name  ; } //< Set Object m_name
\end{DoxyCode}
\hypertarget{classFEB__v1_aec8198d5c03ddc5dd9151683f9506d00}{
\index{FEB\_\-v1@{FEB\_\-v1}!setOldSubtract@{setOldSubtract}}
\index{setOldSubtract@{setOldSubtract}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setOldSubtract}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setOldSubtract (int {\em fe}, \/  bool {\em value})}}
\label{classFEB__v1_aec8198d5c03ddc5dd9151683f9506d00}


Definition at line 783 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
783                                                      {
784   m_seqPga->setSpiAdd(m_feAddress[fe]);
785   unsigned int data=m_seqPga->spiRead(1);
786   data = data & 0xFEFF;
787   data += (value<<8);
788   if (m_seqPga->spiWrite(1,data).isFailure()){
789     return StatusCode::FAILURE;
790   }
791   info("set Old Subtraction mode "+itos(fe)+": "+itos(value),"FEB_v1::setOldSubtr
      act");
792   return StatusCode::SUCCESS;
793 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ae8ed47630ca1408647e3eb5c1dfa0ec0}{
\index{FEB\_\-v1@{FEB\_\-v1}!setOutputEport@{setOutputEport}}
\index{setOutputEport@{setOutputEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setOutputEport}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setOutputEport (int {\em fe}, \/  int {\em ch}, \/  int {\em latency}, \/  int {\em clock})}}
\label{classFEB__v1_ae8ed47630ca1408647e3eb5c1dfa0ec0}


Definition at line 1589 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().


\begin{DoxyCode}
1589                                                                        {
1590   m_seqPga->setSpiAdd(m_feAddress[fe]);
1591   unsigned int data=(clock&0x3F)+((latency&0x3F)<<6);
1592   if (m_seqPga->spiWrite(14+ch,data).isFailure()){
1593     warning("Cannot set Output EPort phase FPGA"+itos(fe)+" - Ch "+itos(ch)+" : "
      +itos(data),"FEB_v1::setOutputEPort");
1594     return StatusCode::FAILURE;
1595   }
1596   info("set Output EPort phase FPGA "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(data)
      ,"FEB_v1::setOutputEPort");
1597   return StatusCode::SUCCESS;
1598 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ae94205e374c3438e910aa39a889ebf5c}{
\index{FEB\_\-v1@{FEB\_\-v1}!setOutputEport@{setOutputEport}}
\index{setOutputEport@{setOutputEport}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setOutputEport}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setOutputEport (int {\em gbt}, \/  int {\em latency}, \/  int {\em clock})}}
\label{classFEB__v1_ae94205e374c3438e910aa39a889ebf5c}


Definition at line 1564 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
1564                                                                 {
1565   m_seqPga->setSpiAdd(m_seqAddress);
1566   unsigned int data=(clock&0xFF)+((latency&0xFF)<<8);
1567   if (m_seqPga->spiWrite(20+gbt,data).isFailure()){
1568     warning("Cannot set Output EPort phase FPGA Seq - GBT "+itos(gbt)+" : "+itos(
      data),"FEB_v1::setOutputEPort");
1569     return StatusCode::FAILURE;
1570   }
1571   info("set Output EPort phase FPGA Seq - GBT "+itos(gbt)+" : "+itos(data),"FEB_v
      1::setOutputEPort");
1572   return StatusCode::SUCCESS;
1573 }
\end{DoxyCode}
\hypertarget{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}{
\index{FEB\_\-v1@{FEB\_\-v1}!setParent@{setParent}}
\index{setParent@{setParent}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setParent}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::setParent ({\bf Hierarchy} $\ast$ {\em parent})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a585ad1aeec16077a0e532ab8b4fc557b}


Definition at line 67 of file Hierarchy.cpp.

References Hierarchy::m\_\-origin, Hierarchy::m\_\-parent, Hierarchy::origin(), and Hierarchy::parent().

Referenced by SpecsMezzanine::addBus(), Hierarchy::addChild(), SpecsSlave::addI2c(), Computer::Computer(), Application::create(), export\_\-obj(), and SpecsMezzanine::SpecsMezzanine().


\begin{DoxyCode}
67                                               {
68   m_parent = parent;
69   if ((Hierarchy*)0==parent) return;
70 
71   Hierarchy *curr = this;
72   Hierarchy *prev = parent;
73   while ( prev != 0 ){
74     curr = prev;
75     prev = curr->parent();
76   }
77   if (parent->origin()!=0) m_origin=parent->origin();
78 }
\end{DoxyCode}
\hypertarget{classFEB__v1_abb013a3441c02f57cea07a244554fdd5}{
\index{FEB\_\-v1@{FEB\_\-v1}!setProbeEnable@{setProbeEnable}}
\index{setProbeEnable@{setProbeEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setProbeEnable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setProbeEnable (int {\em fe}, \/  bool {\em enable})}}
\label{classFEB__v1_abb013a3441c02f57cea07a244554fdd5}


Definition at line 603 of file FEB\_\-v1.cpp.

References Object::info(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), and SeqPGA::spiWrite().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
603                                                      {
604   m_seqPga->setSpiAdd(m_feAddress[fe]);
605   int val = m_seqPga->spiRead(2);
606   if (enable) {
607     info("Enabling Seq PGA probes","FEB_v1::setProbeEnable");
608     val |= 0xF;
609   }
610   else {
611     info("Disabling Seq PGA probes","FEB_v1::setProbeEnable");
612     val &=0xFFF0;
613   }
614   return m_seqPga->spiWrite(2,val);
615 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a244c472d16ea6778cf6ec93943a060a5}{
\index{FEB\_\-v1@{FEB\_\-v1}!setPseudoADCEnable@{setPseudoADCEnable}}
\index{setPseudoADCEnable@{setPseudoADCEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setPseudoADCEnable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setPseudoADCEnable (int {\em fe}, \/  int {\em ch}, \/  bool {\em value})}}
\label{classFEB__v1_a244c472d16ea6778cf6ec93943a060a5}


Definition at line 856 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
856                                                                  {
857   if (ch>3){
858     warning("try to configure a channel that does not exist.","FEB_v1::setPseudoA
      DCEnable");
859     return StatusCode::FAILURE;
860   }
861   m_seqPga->setSpiAdd(m_feAddress[fe]);
862   unsigned int data=m_seqPga->spiRead(4+ch);
863   if (value)  data |= 1 << 10 ;
864   else        data &= ~(1<<10) ;
865   if (m_seqPga->spiWrite(4+ch,data).isFailure()){
866     return StatusCode::FAILURE;
867   }
868   info("set PseudoADCEnable "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(value),"FEB_v
      1::setPseudoADCEnable");
869   return StatusCode::SUCCESS;
870 }
\end{DoxyCode}
\hypertarget{classFEB__v1_af422c3cf889440d5d49cce51d98b496e}{
\index{FEB\_\-v1@{FEB\_\-v1}!setPseudoPMEnable@{setPseudoPMEnable}}
\index{setPseudoPMEnable@{setPseudoPMEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setPseudoPMEnable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setPseudoPMEnable (int {\em fe}, \/  int {\em ch}, \/  bool {\em value})}}
\label{classFEB__v1_af422c3cf889440d5d49cce51d98b496e}


Definition at line 883 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
883                                                                 {
884   if (ch>3){
885     warning("try to configure a channel that does not exist.","FEB_v1::setPseudoP
      MEnable");
886     return StatusCode::FAILURE;
887   }
888   m_seqPga->setSpiAdd(m_feAddress[fe]);
889   unsigned int data=m_seqPga->spiRead(4+ch);
890   if (value)  data |= 1 << 9 ;
891   else        data &= ~(1<<9) ;
892   if (m_seqPga->spiWrite(4+ch,data).isFailure()){
893     return StatusCode::FAILURE;
894   }
895   info("set PseudoPMEnable FE "+itos(fe)+" - Ch "+itos(ch)+" : "+itos(value),"FEB
      _v1::setPseudoPMEnable");
896   return StatusCode::SUCCESS;
897 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ae8e531b961f91ac974a75c43937acf78}{
\index{FEB\_\-v1@{FEB\_\-v1}!setSpareForTrigEnable@{setSpareForTrigEnable}}
\index{setSpareForTrigEnable@{setSpareForTrigEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setSpareForTrigEnable}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setSpareForTrigEnable (int {\em fe}, \/  int {\em enable})}}
\label{classFEB__v1_ae8e531b961f91ac974a75c43937acf78}


Definition at line 631 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), and SeqPGA::spiWrite().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
631                                                            {
632   m_seqPga->setSpiAdd(m_feAddress[fe]);
633   int val = m_seqPga->spiRead(2) & 0xFF0F;
634   info("SetSpareForTrig FE "+itos(fe)+" : "+itos(enable),"FEB_v1::setSpareForTrig
      Enable");
635   val |= (enable<<4)&0xF0;
636   return m_seqPga->spiWrite(2,val);
637 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ab88d23abb96f746298e0fa1e1cf63e3e}{
\index{FEB\_\-v1@{FEB\_\-v1}!setSpyModeFE@{setSpyModeFE}}
\index{setSpyModeFE@{setSpyModeFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setSpyModeFE}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setSpyModeFE (int {\em fe}, \/  bool {\em value})}}
\label{classFEB__v1_ab88d23abb96f746298e0fa1e1cf63e3e}


Definition at line 672 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE(), and writeFifoSpyFE().


\begin{DoxyCode}
672                                                    {
673   m_seqPga->setSpiAdd(m_feAddress[fe]);
674   unsigned int data=m_seqPga->spiRead(1);
675   if (value)  data |= 1 << 14  ;
676   else        data &= ~(1<<14) ;
677   if (m_seqPga->spiWrite(1,data).isFailure()){
678     return StatusCode::FAILURE;
679   }
680   info("set Spy Mode FE "+itos(fe)+" : "+itos(value)+" setup0="+itos(data),"FEB_v
      1::spyModeFE");
681   return StatusCode::SUCCESS;
682 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a9e13da349fc335ec44032fa0426c40d0}{
\index{FEB\_\-v1@{FEB\_\-v1}!setSpyModeSeq@{setSpyModeSeq}}
\index{setSpyModeSeq@{setSpyModeSeq}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setSpyModeSeq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setSpyModeSeq (bool {\em value})}}
\label{classFEB__v1_a9e13da349fc335ec44032fa0426c40d0}


Definition at line 653 of file FEB\_\-v1.cpp.

References data(), m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), and SeqPGA::spiWrite().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
653                                             {
654   m_seqPga->setSpiAdd(m_seqAddress);
655   unsigned int data=m_seqPga->spiRead(1);
656   if (value)  data |= 32  ;
657   else        data &= ~32 ;
658   return m_seqPga->spiWrite(1,data);
659 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aaf8386be3d27ea22e389b0a6c7699af7}{
\index{FEB\_\-v1@{FEB\_\-v1}!setStopInjLoop@{setStopInjLoop}}
\index{setStopInjLoop@{setStopInjLoop}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setStopInjLoop}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setStopInjLoop (bool {\em stoploop})}}
\label{classFEB__v1_aaf8386be3d27ea22e389b0a6c7699af7}


Definition at line 558 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
558                                               {
559   m_seqPga->setSpiAdd(m_seqAddress);
560   int data = m_seqPga->spiRead(12);
561   data &= 0x0FFF;
562   data |= (stoploop<<12);
563   if (m_seqPga->spiWrite(12,data).isFailure()){
564     warning("Cannot write test sequence loop for Seq pga ","FEB_v1::setStopInjLoo
      p");
565     return StatusCode::FAILURE;
566   }
567   for (int fe=0; fe<8; ++fe){
568     m_seqPga->setSpiAdd(m_feAddress[fe]);
569     data = m_seqPga->spiRead(3);
570     data &= 0x0FFF;
571     data |= (stoploop<<12);
572     if (m_seqPga->spiWrite(3,data).isFailure()){
573       warning("Cannot write test loop for FE pga "+ itos(fe),
574           "FEB_v1::setStopInjLoop");
575       return StatusCode::FAILURE;
576     }
577   }
578   return StatusCode::SUCCESS;
579 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a19d3dee6fa47408cf0aa136fb99ebe1c}{
\index{FEB\_\-v1@{FEB\_\-v1}!setTestDuration@{setTestDuration}}
\index{setTestDuration@{setTestDuration}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setTestDuration}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setTestDuration (int {\em duration})}}
\label{classFEB__v1_a19d3dee6fa47408cf0aa136fb99ebe1c}


Definition at line 511 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), StatusCode::SUCCESS, and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
511                                               {
512   m_seqPga->setSpiAdd(m_seqAddress);
513   int data = m_seqPga->spiRead(12);
514   data &= 0xFC00;
515   data |= (duration&0x3FF);
516   if (m_seqPga->spiWrite(12,data).isFailure()){
517     warning("Cannot write test sequence duration for Seq pga ","FEB_v1::setTestDu
      ration");
518     return StatusCode::FAILURE;
519   }
520   for (int fe=0; fe<8; ++fe){
521     m_seqPga->setSpiAdd(m_feAddress[fe]);
522     data = m_seqPga->spiRead(3);
523     data &= 0xFC00;
524     data |= (duration&0x3FF);
525     if (m_seqPga->spiWrite(3,data).isFailure()){
526       warning("Cannot write test sequence duration for FE pga "+ itos(fe),
527           "FEB_v1::setTestDuration");
528       return StatusCode::FAILURE;
529     }
530   }
531   return StatusCode::SUCCESS;
532 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a02416559cdd68e8aa57f47ce7cf6788c}{
\index{FEB\_\-v1@{FEB\_\-v1}!setThreshold@{setThreshold}}
\index{setThreshold@{setThreshold}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setThreshold}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::setThreshold (int {\em fe}, \/  int {\em value})}}
\label{classFEB__v1_a02416559cdd68e8aa57f47ce7cf6788c}


Definition at line 695 of file FEB\_\-v1.cpp.

References data(), StatusCode::FAILURE, Object::info(), StatusCode::isFailure(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiRead(), SeqPGA::spiWrite(), and StatusCode::SUCCESS.

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
695                                                   {
696   m_seqPga->setSpiAdd(m_feAddress[fe]);
697   unsigned int data=m_seqPga->spiRead(1);
698   data = data & 0xc7FF;
699   data += (value<<11);
700   
701   if (m_seqPga->spiWrite(1,data).isFailure()){
702     return StatusCode::FAILURE;
703   }
704   info("set Threshold "+itos(fe)+": "+itos(value),"FEB_v1::setThreshold");
705   return StatusCode::SUCCESS;
706 }
\end{DoxyCode}
\hypertarget{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}{
\index{FEB\_\-v1@{FEB\_\-v1}!setTitle@{setTitle}}
\index{setTitle@{setTitle}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setTitle}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setTitle (std::string {\em title})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a89557dbbad5bcaa02652f5d7fa35d20f}


Definition at line 54 of file Object.h.

References Object::m\_\-title.

Referenced by A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), CurrentMeasurement::CurrentMeasurement(), EmulateFE::EmulateFE(), export\_\-obj(), Histo1D::Histo1D(), Histo2D::Histo2D(), Object::Object(), PhaserRampExec::PhaserRampExec(), RegisterTest::RegisterTest(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), and UsbFTInterfaceTest::UsbFTInterfaceTest().


\begin{DoxyCode}
54 { m_title = title ; } //< Set Object m_title
\end{DoxyCode}
\hypertarget{classObject_aae534cc9d982bcb9b99fd505f2e103a5}{
\index{FEB\_\-v1@{FEB\_\-v1}!setType@{setType}}
\index{setType@{setType}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{setType}]{\setlength{\rightskip}{0pt plus 5cm}void Object::setType (std::string {\em type})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_aae534cc9d982bcb9b99fd505f2e103a5}


Definition at line 52 of file Object.h.

References Object::m\_\-type.

Referenced by A3PE::A3PE(), A3PE\_\-BitFlip::A3PE\_\-BitFlip(), Acquisition::Acquisition(), ADCMeasurement::ADCMeasurement(), Computer::Computer(), Croc::Croc(), CU\_\-v1::CU\_\-v1(), CurrentMeasurement::CurrentMeasurement(), DCU::DCU(), EmulateFE::EmulateFE(), export\_\-obj(), FEB\_\-v1(), FePGA::FePGA(), ICECALv3::ICECALv3(), ICPhaser::ICPhaser(), Application::initialize(), Interface::Interface(), IOdata::IOdata(), IOobject::IOobject(), LSDelayChipV1::LSDelayChipV1(), MSOxxxx::MSOxxxx(), NI6008::NI6008(), Object::Object(), Phaser::Phaser(), PhaserRampExec::PhaserRampExec(), Proto40MHz\_\-v1::Proto40MHz\_\-v1(), RAM::RAM(), Register::Register(), RegisterTest::RegisterTest(), SeqPGA::SeqPGA(), SpecsBus::SpecsBus(), SpecsGlue::SpecsGlue(), SpecsI2c::SpecsI2c(), SpecsMaster::SpecsMaster(), SpecsMezzanine::SpecsMezzanine(), SpecsParallelBus::SpecsParallelBus(), SpecsSlave::SpecsSlave(), StorageFifo::StorageFifo(), StorageFifoAcquisition::StorageFifoAcquisition(), TestI2C::TestI2C(), TestSPI::TestSPI(), TestSuite::TestSuite(), TestUSB::TestUSB(), UsbFTInterface::UsbFTInterface(), UsbFTInterfaceTest::UsbFTInterfaceTest(), UsbFTMLInterface::UsbFTMLInterface(), UsbI2cBus::UsbI2cBus(), UsbMLI2cBus::UsbMLI2cBus(), UsbMLSpiBus::UsbMLSpiBus(), and UsbSpiBus::UsbSpiBus().


\begin{DoxyCode}
52 { m_type  = type  ; } //< Set Object m_type
\end{DoxyCode}
\hypertarget{classFEB__v1_a76d86fb9e9be48e704257070675ae1cc}{
\index{FEB\_\-v1@{FEB\_\-v1}!spareForTrigEnable@{spareForTrigEnable}}
\index{spareForTrigEnable@{spareForTrigEnable}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{spareForTrigEnable}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::spareForTrigEnable (int {\em fe})}}
\label{classFEB__v1_a76d86fb9e9be48e704257070675ae1cc}


Definition at line 642 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
642                                     {
643   m_seqPga->setSpiAdd(m_feAddress[fe]);
644   int val = ((m_seqPga->spiRead(2))&0xF0)>>4;
645   info("spareForTrigEnable for FE "+itos(fe)+" : "+itos(val),"FEB_v1::probeEnable
      ");
646   return val;
647 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a0b6d25515e575e370552c6b6f715fd76}{
\index{FEB\_\-v1@{FEB\_\-v1}!spyModeFE@{spyModeFE}}
\index{spyModeFE@{spyModeFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{spyModeFE}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::spyModeFE (int {\em fe})}}
\label{classFEB__v1_a0b6d25515e575e370552c6b6f715fd76}


Definition at line 684 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
684                               {
685   m_seqPga->setSpiAdd(m_feAddress[fe]);
686   int val = (m_seqPga->spiRead(1)>>14)&1;
687   info("Spy Mode FE "+itos(fe)+": "+itos(val),"FEB_v1::spyModeFE");
688   return val;
689 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a3ec8b74aedfbe5e3d3ce0d4b4eb44330}{
\index{FEB\_\-v1@{FEB\_\-v1}!spyModeSeq@{spyModeSeq}}
\index{spyModeSeq@{spyModeSeq}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{spyModeSeq}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::spyModeSeq ()}}
\label{classFEB__v1_a3ec8b74aedfbe5e3d3ce0d4b4eb44330}


Definition at line 661 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
661                         {
662   m_seqPga->setSpiAdd(m_seqAddress);
663   int val = m_seqPga->spiRead(1)&&32 ;
664   info("Spy Mode Seq: "+itos(val),"FEB_v1::spyModeSeq");
665   return val;
666 }
\end{DoxyCode}
\hypertarget{classFEB__v1_aa98b8e0bcc4d6d03f4b365de786f5c95}{
\index{FEB\_\-v1@{FEB\_\-v1}!statusRegister@{statusRegister}}
\index{statusRegister@{statusRegister}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{statusRegister}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::statusRegister (int {\em fe})}}
\label{classFEB__v1_aa98b8e0bcc4d6d03f4b365de786f5c95}


Definition at line 501 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
501                                 {  
502   m_seqPga->setSpiAdd(m_feAddress[fe]);
503   int val = (m_seqPga->spiRead(10));
504   info("Status register FE "+itos(fe)+": "+itos(val),"FEB_v1::statusRegister");
505   return val;
506 }
\end{DoxyCode}
\hypertarget{classFEB__v1_abfd23d8fbcea0415a7e8401110869a78}{
\index{FEB\_\-v1@{FEB\_\-v1}!stopInjLoop@{stopInjLoop}}
\index{stopInjLoop@{stopInjLoop}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{stopInjLoop}]{\setlength{\rightskip}{0pt plus 5cm}bool FEB\_\-v1::stopInjLoop (int {\em fpga})}}
\label{classFEB__v1_abfd23d8fbcea0415a7e8401110869a78}


Definition at line 584 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
584                                 {
585   bool val;
586   if (fpga==-1){
587     m_seqPga->setSpiAdd(m_seqAddress);
588     val = (m_seqPga->spiRead(12)>>12)&0x1;
589     info("Test Length Seq stop Loop: "+itos(val),"FEB_v1::stopInjLoop");
590     return val;
591   }
592   else {
593     m_seqPga->setSpiAdd(m_feAddress[fpga]);
594     val = (m_seqPga->spiRead(3)>>12)&0x1;
595     info("Test Length FE stop Loop : "+itos(fpga)+" "+itos(val),"FEB_v1::stopInjL
      oop");
596     return val;
597   }
598 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a7f1db8ca9490172fce7603da9e703dec}{
\index{FEB\_\-v1@{FEB\_\-v1}!testDuration@{testDuration}}
\index{testDuration@{testDuration}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{testDuration}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::testDuration (int {\em fpga})}}
\label{classFEB__v1_a7f1db8ca9490172fce7603da9e703dec}


Definition at line 537 of file FEB\_\-v1.cpp.

References Object::debug(), itos(), m\_\-feAddress, m\_\-fifoDepth, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE(), readFifoInjectFE(), readFifoLLT(), readFifoLLTFE(), readFifoSpyFE(), writeDataFifoInjectFE(), writeFifoInjectFE(), writeFifoLLT(), writeFifoLLTFE(), and writeFifoSpyFE().


\begin{DoxyCode}
537                                 {
538   int val=-1;
539   if (fpga==-1){
540     m_seqPga->setSpiAdd(m_seqAddress);
541     val = (m_seqPga->spiRead(12))&0x3FF;
542     debug("Test Length Seq: "+itos(val),"FEB_v1::testDuration");
543     m_fifoDepth = val;
544     return val;
545   }
546   else {
547     m_seqPga->setSpiAdd(m_feAddress[fpga]);
548     val = (m_seqPga->spiRead(3))&0x3FF;
549     debug("Test Length FE: "+itos(fpga)+" "+itos(val),"FEB_v1::testDuration");
550     m_fifoDepth = val;
551     return val;
552   }
553 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a7b948b40f3034ccfb0a696b5cf9c5c6c}{
\index{FEB\_\-v1@{FEB\_\-v1}!testSequence@{testSequence}}
\index{testSequence@{testSequence}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{testSequence}]{\setlength{\rightskip}{0pt plus 5cm}{\bf StatusCode} FEB\_\-v1::testSequence ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classFEB__v1_a7b948b40f3034ccfb0a696b5cf9c5c6c}


Definition at line 108 of file FEB\_\-v1.h.

References m\_\-seqPga, and SeqPGA::testSequence().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
108 { return m_seqPga->testSequence(); }
\end{DoxyCode}
\hypertarget{classFEB__v1_a71e54700c59857844905c879e4b3d4fd}{
\index{FEB\_\-v1@{FEB\_\-v1}!threshold@{threshold}}
\index{threshold@{threshold}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{threshold}]{\setlength{\rightskip}{0pt plus 5cm}int FEB\_\-v1::threshold (int {\em fe})}}
\label{classFEB__v1_a71e54700c59857844905c879e4b3d4fd}


Definition at line 708 of file FEB\_\-v1.cpp.

References Object::info(), itos(), m\_\-feAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), and SeqPGA::spiRead().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
708                              {
709   m_seqPga->setSpiAdd(m_feAddress[fe]);
710   int val = (m_seqPga->spiRead(1)>>11)&7;
711   info("threshold FE"+itos(fe)+": "+itos(val),"FEB_v1::threshold");
712   return val;
713 }
\end{DoxyCode}
\hypertarget{classObject_a73a0f1a41828fdd8303dd662446fb6c3}{
\index{FEB\_\-v1@{FEB\_\-v1}!title@{title}}
\index{title@{title}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{title}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::title ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a73a0f1a41828fdd8303dd662446fb6c3}


Definition at line 31 of file Object.h.

References Object::m\_\-title.

Referenced by export\_\-obj(), export\_\-proc(), CurrentMeasurement::initialize(), ADCMeasurement::initialize(), StorageFifoAcquisition::initialize(), Acquisition::initialize(), and Application::terminate().


\begin{DoxyCode}
31 { return m_title;      } // < Get Object m_title
\end{DoxyCode}
\hypertarget{classHierarchy_a594c294c5f60c230e106d522ed008212}{
\index{FEB\_\-v1@{FEB\_\-v1}!tree@{tree}}
\index{tree@{tree}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classHierarchy_a594c294c5f60c230e106d522ed008212}


Definition at line 46 of file Hierarchy.h.

References Hierarchy::tree().

Referenced by export\_\-obj(), and Hierarchy::tree().


\begin{DoxyCode}
46 { tree(""); };                     // output tree of Hierarchy from object
\end{DoxyCode}
\hypertarget{classHierarchy_a76e914b9a677a22a82deb74d892bf261}{
\index{FEB\_\-v1@{FEB\_\-v1}!tree@{tree}}
\index{tree@{tree}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{tree}]{\setlength{\rightskip}{0pt plus 5cm}void Hierarchy::tree (std::string {\em indent} = {\ttfamily std::string(\char`\"{}\char`\"{})})\hspace{0.3cm}{\ttfamily  \mbox{[}inherited\mbox{]}}}}
\label{classHierarchy_a76e914b9a677a22a82deb74d892bf261}


Definition at line 310 of file Hierarchy.cpp.

References Hierarchy::children(), Object::info(), Object::msgSvc(), Object::name(), MsgSvc::NONE, and Object::type().


\begin{DoxyCode}
310                                     {
311   std::string line=indent+" -> "+name()+"["+type()+"] ";
312   if (std::string("")==indent){
313     info("Hierarchy for Object "+name()+"["+type()+"]","Hierarchy::tree");
314   }
315   msgSvc(MsgSvc::NONE,line,"");
316   std::vector<Hierarchy*> list = children();
317   std::vector<Hierarchy*>::iterator iter;
318   for (iter=list.begin() ; iter!=list.end() ; ++iter){
319     std::string tab="  ";
320     (*iter)->tree(indent+tab);
321   }
322 }
\end{DoxyCode}
\hypertarget{classObject_a84f99f70f144a83e1582d1d0f84e4e62}{
\index{FEB\_\-v1@{FEB\_\-v1}!type@{type}}
\index{type@{type}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}std::string Object::type ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a84f99f70f144a83e1582d1d0f84e4e62}


Definition at line 29 of file Object.h.

References Object::m\_\-type.

Referenced by DLLMgr::destroy(), DLL::destroy(), IOdata::dump(), export\_\-obj(), UsbSpiBus::init(), UsbI2cBus::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), PhaserRampExec::initialize(), ProcDataBase::list(), Hierarchy::parent(), Hierarchy::pathTyped(), DLL::print(), ProcDataBase::procList(), Application::setConfig(), Element::setConnection(), and Hierarchy::tree().


\begin{DoxyCode}
29 { return m_type;       } //< Get Object m_type
\end{DoxyCode}
\hypertarget{classFEB__v1_a96ad348b7be37686998c0eaa7fd2e83e}{
\index{FEB\_\-v1@{FEB\_\-v1}!update@{update}}
\index{update@{update}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{update}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::update ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, virtual\mbox{]}}}}
\label{classFEB__v1_a96ad348b7be37686998c0eaa7fd2e83e}
Update the \hyperlink{classElement}{Element} configuration from the actual hardware 

Implements \hyperlink{classElement_a4e6c83efae95616ebddd03c793a26661}{Element}.

Definition at line 61 of file FEB\_\-v1.h.

References Object::info(), and Object::name().


\begin{DoxyCode}
61 {info("FEB_v1 "+name()+". Nothing to do.","FEB_v1::update");};
\end{DoxyCode}
\hypertarget{classObject_a2d4120195317e2a3c6532e8bb9f3da68}{
\index{FEB\_\-v1@{FEB\_\-v1}!verbose@{verbose}}
\index{verbose@{verbose}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a2d4120195317e2a3c6532e8bb9f3da68}


Definition at line 44 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.


\begin{DoxyCode}
44 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a83d2db2df682907ea1115ad721c1c4a1}{
\index{FEB\_\-v1@{FEB\_\-v1}!verbose@{verbose}}
\index{verbose@{verbose}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{verbose}]{\setlength{\rightskip}{0pt plus 5cm}void Object::verbose (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a83d2db2df682907ea1115ad721c1c4a1}


Definition at line 36 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::VERBOSE.

Referenced by DCU::acquire(), export\_\-obj(), DCU::init(), Application::prepare(), UsbFTMLInterface::read(), UsbFTInterface::read(), DCU::readMode(), DCU::reset(), DCU::setHIR(), DCU::setLIR(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), UsbFTMLInterface::usbRead(), UsbFTInterface::usbRead(), UsbFTMLInterface::usbReadU16(), UsbFTInterface::usbReadU16(), UsbFTMLInterface::usbReadU32(), UsbFTInterface::usbReadU32(), UsbFTMLInterface::usbReadU8(), UsbFTInterface::usbReadU8(), UsbFTMLInterface::usbWrite(), UsbFTInterface::usbWrite(), UsbFTMLInterface::usbWriteRead(), UsbFTInterface::usbWriteRead(), UsbFTMLInterface::usbWriteU16(), UsbFTInterface::usbWriteU16(), UsbFTMLInterface::usbWriteU32(), UsbFTInterface::usbWriteU32(), UsbFTMLInterface::usbWriteU8(), UsbFTInterface::usbWriteU8(), wait(), UsbFTMLInterface::write(), and UsbFTInterface::write().


\begin{DoxyCode}
36 { m_log.msgSvc (MsgSvc::VERBOSE , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classObject_a11f101db4dd73d9391b0231818881d86}{
\index{FEB\_\-v1@{FEB\_\-v1}!warning@{warning}}
\index{warning@{warning}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg}, \/  std::string {\em name})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a11f101db4dd73d9391b0231818881d86}


Definition at line 47 of file Object.h.

References Object::m\_\-log, MsgSvc::msgSvc(), and MsgSvc::WARNING.


\begin{DoxyCode}
47 { m_log.msgSvc (MsgSvc::WARNING , mymsg, name ); }
\end{DoxyCode}
\hypertarget{classObject_a65cd4fda577711660821fd2cd5a3b4c9}{
\index{FEB\_\-v1@{FEB\_\-v1}!warning@{warning}}
\index{warning@{warning}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{warning}]{\setlength{\rightskip}{0pt plus 5cm}void Object::warning (std::string {\em mymsg})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, inherited\mbox{]}}}}
\label{classObject_a65cd4fda577711660821fd2cd5a3b4c9}


Definition at line 39 of file Object.h.

References Object::m\_\-log, Object::m\_\-name, MsgSvc::msgSvc(), and MsgSvc::WARNING.

Referenced by DCU::acquire(), A3PE::acquisition(), Plot::add(), Application::bookkeeping(), checkCmd(), Hierarchy::child(), Hierarchy::childTyped(), Processus::clean(), UsbSpiBus::clockDivider(), LSDelayChipV1::configRegBulkRead(), LSDelayChipV1::configRegBulkWrite(), Element::connection(), DCU::convert(), Application::create(), SpecsMezzanine::date(), SpecsGlue::date(), SpecsSlave::detect(), NI6008::device(), UsbFTInterfaceTest::execute(), Acquisition::execute(), A3PE\_\-BitFlip::execute(), export\_\-obj(), gbtAcknowledgeConfig(), gbtClockStrength(), gbtDLLReset(), LSDelayChipV1::getConfigReg(), SpecsGlue::i2cClkMode(), SpecsSlave::init(), DCU::init(), TestUSB::initialize(), TestSPI::initialize(), TestI2C::initialize(), EmulateFE::initialize(), StorageFifoAcquisition::initialize(), StorageFifo::initialize(), Acquisition::initialize(), A3PE\_\-BitFlip::initialize(), SpecsMezzanine::led(), SpecsGlue::led(), A3PE::loadTrigger(), Application::loop(), Application::makeDir(), Data::name(), Application::prepare(), UsbSpiBus::read(), UsbI2cBus::read(), ICPhaser::read(), Phaser::read(), DCU::readMode(), SpecsSlave::reset(), SpecsMaster::reset(), DCU::reset(), ICPhaser::reset(), SpecsSlave::resetInternal(), Server::Server(), setCalibCte(), StorageFifoAcquisition::setChannels(), Acquisition::setChannels(), UsbSpiBus::setClockDivider(), setClockFallingEdge(), Application::setConfig(), LSDelayChipV1::setConfigReg(), StorageFifoAcquisition::setDepth(), Acquisition::setDepth(), A3PE::setEnableADC(), setGain4(), setGbt80MHzClkEport(), setGbtClockStrength(), setGbtDataPath(), setGbtDLLEport(), setGbtEnableEport(), setGbtMode(), setGbtTermEport(), setGbtTrackMode(), DCU::setHIR(), SpecsGlue::setI2cClkMode(), SpecsMezzanine::setLed(), DCU::setLIR(), setOutputEport(), A3PE::setPipeline(), setPseudoADCEnable(), setPseudoPMEnable(), RAM::setSize(), SpecsMaster::setSpeed(), setStopInjLoop(), setTestDuration(), IOdata::setU16(), IOdata::setU32(), IOdata::setU8(), TestSuite::sigma(), SpecsInterface::specsReadI2c(), SpecsInterface::specsReadParallel(), SpecsInterface::specsReadRegister(), SpecsInterface::specsWriteI2c(), SpecsInterface::specsWriteParallel(), SpecsInterface::specsWriteRegister(), ICECALv3::spiAddressScan(), LSDelayChipV1::spiBERTest(), ICECALv3::spiFERTest(), ICECALv3::spiRead(), ICECALv3::spiWrite(), ICECALv3::spiWriteSafe(), Server::start(), ICPhaser::status(), Application::svcPlot(), Application::svcRunning(), Data::title(), Server::updateConfig(), Server::updateState(), Data::vectorPtr(), UsbSpiBus::write(), UsbI2cBus::write(), ICPhaser::write(), Phaser::write(), writeFifoInjectFE(), and writeFifoLLTFE().


\begin{DoxyCode}
39 { m_log.msgSvc (MsgSvc::WARNING , mymsg, m_name ); }
\end{DoxyCode}
\hypertarget{classFEB__v1_a0afafcfdea15d3268284203a90c67572}{
\index{FEB\_\-v1@{FEB\_\-v1}!writeDataFifoInjectFE@{writeDataFifoInjectFE}}
\index{writeDataFifoInjectFE@{writeDataFifoInjectFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{writeDataFifoInjectFE}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::writeDataFifoInjectFE (int {\em fe}, \/  int $\ast$ {\em ch0}, \/  int $\ast$ {\em ch1}, \/  int $\ast$ {\em ch2}, \/  int $\ast$ {\em ch3})}}
\label{classFEB__v1_a0afafcfdea15d3268284203a90c67572}


Definition at line 426 of file FEB\_\-v1.cpp.

References Object::info(), m\_\-feAddress, m\_\-fifo, m\_\-fifoInjectAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiWrite(), and testDuration().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
426                                                                                  
      {
427   m_seqPga->setSpiAdd(m_feAddress[fe]);
428   int depth = testDuration(fe);
429   
430   info("Injection FIFO 0","FEB_v1::readFifoInjectFE");        
431   for (int i=0; i<depth; ++i){m_fifo[0][i]=(ch0[i]&0xFFF)+((ch1[i]<<12)&0xF000);}
      
432   m_seqPga->spiWrite(m_fifoInjectAddress[0], depth, m_fifo[0]);
433   info("Injection FIFO 1","FEB_v1::readFifoInjectFE");        
434   for (int i=0; i<depth; ++i){m_fifo[1][i]=((ch1[i]>>4)&0xFF)+((ch2[i]<<8)&0xFF00
      );}
435   m_seqPga->spiWrite(m_fifoInjectAddress[1], depth, m_fifo[1]);
436   info("Injection FIFO 2","FEB_v1::readFifoInjectFE");        
437   for (int i=0; i<depth; ++i){m_fifo[2][i]=((ch2[i]>>8)&0xF)+((ch3[i]<<4)&0xFFF0)
      ;}
438   m_seqPga->spiWrite(m_fifoInjectAddress[2], depth, m_fifo[2]);
439 }
\end{DoxyCode}
\hypertarget{classFEB__v1_ae212b0e4c9824afaebb4508b688f94bf}{
\index{FEB\_\-v1@{FEB\_\-v1}!writeFifoInjectFE@{writeFifoInjectFE}}
\index{writeFifoInjectFE@{writeFifoInjectFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{writeFifoInjectFE}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::writeFifoInjectFE (int {\em fe}, \/  int {\em pattern})}}
\label{classFEB__v1_ae212b0e4c9824afaebb4508b688f94bf}


Definition at line 298 of file FEB\_\-v1.cpp.

References Object::info(), m\_\-feAddress, m\_\-fifoInjectAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiWrite(), testDuration(), and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
298                                                   {
299   m_seqPga->setSpiAdd(m_feAddress[fe]);
300   int depth = testDuration(fe);
301  
302   unsigned int buffer[depth];
303   warning("Spi write mode block disabled !!!","FEB_v1::writeFifoInjectFE");      
        
304   switch(pattern){
305   default: info ("Incremented pattern injection","FEB_v1::writeFifoInjectFE"); br
      eak;
306   case 1:  info ("ZERO pattern injection","FEB_v1::writeFifoInjectFE"); break;
307   case 2:  info ("ZERO and ONE pattern injection","FEB_v1::writeFifoInjectFE"); b
      reak;
308   case 10:  info ("Channel 0 - Static ONE pattern injection","FEB_v1::writeFifoIn
      jectFE"); break;
309   case 11:  info ("Channel 1 - Static ONE pattern injection","FEB_v1::writeFifoIn
      jectFE"); break;
310   case 12:  info ("Channel 2 - Static ONE pattern injection","FEB_v1::writeFifoIn
      jectFE"); break;
311   case 13:  info ("Channel 3 - Static ONE pattern injection","FEB_v1::writeFifoIn
      jectFE"); break;
312   case 20:  info ("Channel 0 - 1/3 ONE pattern injection","FEB_v1::writeFifoInjec
      tFE"); break;
313   case 21:  info ("Channel 1 - 1/3 ONE pattern injection","FEB_v1::writeFifoInjec
      tFE"); break;
314   case 22:  info ("Channel 2 - 1/3 ONE pattern injection","FEB_v1::writeFifoInjec
      tFE"); break;
315   case 23:  info ("Channel 3 - 1/3 ONE pattern injection","FEB_v1::writeFifoInjec
      tFE"); break;
316   case 30:  info ("Channel 0 - 1/3 0xAAA pattern injection","FEB_v1::writeFifoInj
      ectFE"); break;
317   case 31:  info ("Channel 1 - 1/3 0xAAA pattern injection","FEB_v1::writeFifoInj
      ectFE"); break;
318   case 32:  info ("Channel 2 - 1/3 0xAAA pattern injection","FEB_v1::writeFifoInj
      ectFE"); break;
319   case 33:  info ("Channel 3 - 1/3 0xAAA pattern injection","FEB_v1::writeFifoInj
      ectFE"); break;
320   case 40:  info ("Channel 0 - pow(2,i), i being the word index modulo 12","FEB_v
      1::writeFifoInjectFE"); break;
321   case 41:  info ("Channel 1 - pow(2,i), i being the word index modulo 12","FEB_v
      1::writeFifoInjectFE"); break;
322   case 42:  info ("Channel 2 - pow(2,i), i being the word index modulo 12","FEB_v
      1::writeFifoInjectFE"); break;
323   case 43:  info ("Channel 3 - pow(2,i), i being the word index modulo 12","FEB_v
      1::writeFifoInjectFE"); break;
324   case 100:  info ("Pulse mode - clock running at 40/16 MHz","FEB_v1::writeFifoIn
      jectFE"); break;
325   }
326 
327   info("Injection FIFO 0","FEB_v1::writeFifoInjectFE");        
328   for (int i=0; i<depth; ++i){
329     switch (pattern){
330     default: buffer[i]=(i+((i+1)<<12))&0xFFFF; break;
331     case 1:   buffer[i]=(0)&0xFFFF; break;
332     case 2:   buffer[i]=0xFFFF*(i&1); break;
333     case 10:  buffer[i]=0x0FFF; break;
334     case 11:  buffer[i]=0xF000; break;
335     case 12:  buffer[i]=0; break;
336     case 13:  buffer[i]=0; break;
337     case 20:  i%4==0?buffer[i]=0x0FFF:buffer[i]=0; break;
338     case 21:  i%4==0?buffer[i]=0xF000:buffer[i]=0; break;
339     case 22:  buffer[i]=0; break;
340     case 23:  buffer[i]=0; break;
341     case 30:  i%4==0?buffer[i]=0x0AAA:buffer[i]=0; break;
342     case 31:  i%4==0?buffer[i]=0xA000:buffer[i]=0; break;
343     case 32:  buffer[i]=0; break;
344     case 33:  buffer[i]=0; break;
345     case 40:  buffer[i]=int(pow(2,i%12)); break;
346     case 41:  buffer[i]=(int(pow(2,i%12))<<12)&0xFFFF; break;
347     case 42:  buffer[i]=0; break;
348     case 43:  buffer[i]=0; break;
349     case 50:  buffer[i]=1; break;
350     case 51:  buffer[i]=2; break;
351     case 52:  buffer[i]=2048; break;
352     case 100: ((i>>4)&0x1)==0 ? buffer[i]=1 : buffer[i]=0; break;
353     }
354    }
355   for (int i=0; i<depth; ++i){
356     m_seqPga->spiWrite( m_fifoInjectAddress[0], buffer[i]);
357   }
358   
359   info("Injection FIFO 1","FEB_v1::writeFifoInjectFE");        
360   for (int i=0; i<depth; ++i){ 
361     switch(pattern){
362     default:  buffer[i]=((((i+1)>>4)&0xFF)+((i+2)<<8))&0xFFFF; break;
363     case 1:   buffer[i]=(0)&0xFFFF; break;
364     case 2:   buffer[i]=0xFFFF*(i&1); break;
365     case 10:  buffer[i]=0; break;
366     case 11:  buffer[i]=0x00FF; break;
367     case 12:  buffer[i]=0xFF00; break;
368     case 13:  buffer[i]=0; break;
369     case 20:  buffer[i]=0; break;
370     case 21:  i%4==0?buffer[i]=0x00FF:buffer[i]=0; break;
371     case 22:  i%4==0?buffer[i]=0xFF00:buffer[i]=0; break;
372     case 23:  buffer[i]=0; break;
373     case 30:  buffer[i]=0; break;
374     case 31:  i%4==0?buffer[i]=0x00AA:buffer[i]=0; break;
375     case 32:  i%4==0?buffer[i]=0xAA00:buffer[i]=0; break;
376     case 33:  buffer[i]=0; break;
377     case 40:  buffer[i]=0; break;
378     case 41:  buffer[i]=(int(pow(2,i%12))>>4)&0xFF; break;
379     case 42:  buffer[i]=(int(pow(2,i%12))<<8)&0xFFFF; break;
380     case 43:  buffer[i]=0; break;
381     case 50:  buffer[i]=0; break;
382     case 51:  buffer[i]=0; break;
383     case 52:  buffer[i]=0; break;
384     case 100: buffer[i]=0; break;
385    }
386    }
387   for (int i=0; i<depth; ++i){
388     m_seqPga->spiWrite( m_fifoInjectAddress[1], buffer[i]);
389   }
390   
391   info("Injection FIFO 2","FEB_v1::writeFifoInjectFE");        
392   for (int i=0; i<depth; ++i){ 
393     switch(pattern){
394     default:  buffer[i]=((((i+2)>>8)&0xF)+((i+3)<<4))&0xFFFF; break;
395     case 1:   buffer[i]=(0)&0xFFFF; break;
396     case 2:   buffer[i]=0xFFFF*(i&1); break;
397     case 10:  buffer[i]=0; break;
398     case 11:  buffer[i]=0; break;
399     case 12:  buffer[i]=0x000F; break;
400     case 13:  buffer[i]=0xFFF0; break;
401     case 20:  buffer[i]=0; break;
402     case 21:  buffer[i]=0; break;
403     case 22:  i%4==0?buffer[i]=0x000F:buffer[i]=0; break;
404     case 23:  i%4==0?buffer[i]=0xFFF0:buffer[i]=0; break;
405     case 30:  buffer[i]=0; break;
406     case 31:  buffer[i]=0; break;
407     case 32:  i%4==0?buffer[i]=0x000A:buffer[i]=0; break;
408     case 33:  i%4==0?buffer[i]=0xAAA0:buffer[i]=0; break;
409     case 40:  buffer[i]=0; break;
410     case 41:  buffer[i]=0; break;
411     case 42:  buffer[i]=(int(pow(2,i%12))>>8)&0xF; break;
412     case 43:  buffer[i]=(int(pow(2,i%12))<<4)&0xFFFF; break;
413     case 50:  buffer[i]=0; break;
414     case 51:  buffer[i]=0; break;
415     case 52:  buffer[i]=0; break;
416     case 100: buffer[i]=0; break;    
417     }
418    }  
419   for (int i=0; i<depth; ++i){
420     m_seqPga->spiWrite( m_fifoInjectAddress[2], buffer[i]);
421   }
422 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a0e88b14453100c97b5962e8a6b0f48bf}{
\index{FEB\_\-v1@{FEB\_\-v1}!writeFifoLLT@{writeFifoLLT}}
\index{writeFifoLLT@{writeFifoLLT}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{writeFifoLLT}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::writeFifoLLT ()}}
\label{classFEB__v1_a0e88b14453100c97b5962e8a6b0f48bf}


Definition at line 283 of file FEB\_\-v1.cpp.

References m\_\-fifo, m\_\-fifoTrigAddress, m\_\-seqAddress, m\_\-seqPga, SeqPGA::setSpiAdd(), SeqPGA::spiWrite(), and testDuration().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
283                          {
284   m_seqPga->setSpiAdd(m_seqAddress);
285   int depth = testDuration(-1);
286  
287   for (int d=0; d<depth; ++d){
288     m_fifo[0][d]=d;
289     m_fifo[1][d]=d;
290   }
291   m_seqPga->spiWrite( m_fifoTrigAddress[0], depth, m_fifo[0] );
292   m_seqPga->spiWrite( m_fifoTrigAddress[1], depth, m_fifo[1] );
293 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a9dbedaebc2e3569e8b5fc0be782dbce3}{
\index{FEB\_\-v1@{FEB\_\-v1}!writeFifoLLTFE@{writeFifoLLTFE}}
\index{writeFifoLLTFE@{writeFifoLLTFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{writeFifoLLTFE}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::writeFifoLLTFE (int {\em fe})}}
\label{classFEB__v1_a9dbedaebc2e3569e8b5fc0be782dbce3}


Definition at line 444 of file FEB\_\-v1.cpp.

References testDuration(), and Object::warning().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
444                                   {
445   warning("This function is commented.");
446   int depth = testDuration(fe);
447   /*
448   m_seqPga->setSpiAdd( m_feAddress[fe] );
449   m_seqPga -> setSpiSubAdd( m_fifoLLTAddress[0] );  
450   info("LLT FE FIFO 0","FEB_v1::readFifoLLTFE");        
451   for (int d=0; d<depth; ++d){ 
452     m_seqPga -> setSpiDataTx(d);
453     m_seqPga -> transmitSpi();
454   }
455   m_seqPga -> setSpiSubAdd( m_fifoLLTAddress[1] );
456   for (int d=0; d<depth; ++d){ 
457     m_seqPga -> setSpiDataTx(d);
458     m_seqPga -> transmitSpi();
459   }
460   m_seqPga -> setSpiSubAdd( m_fifoLLTAddress[2] );
461   for (int d=0; d<depth; ++d){ 
462     m_seqPga -> setSpiDataTx(d);
463     m_seqPga -> transmitSpi();
464     }
465 */
466 }
\end{DoxyCode}
\hypertarget{classFEB__v1_a0fd77cbaae9ae853e5c4dfc81b4462a5}{
\index{FEB\_\-v1@{FEB\_\-v1}!writeFifoSpyFE@{writeFifoSpyFE}}
\index{writeFifoSpyFE@{writeFifoSpyFE}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{writeFifoSpyFE}]{\setlength{\rightskip}{0pt plus 5cm}void FEB\_\-v1::writeFifoSpyFE (int {\em fe})}}
\label{classFEB__v1_a0fd77cbaae9ae853e5c4dfc81b4462a5}


Definition at line 266 of file FEB\_\-v1.cpp.

References m\_\-fifo, m\_\-fifoSpyAddress, m\_\-seqPga, setSpyModeFE(), SeqPGA::spiWrite(), and testDuration().

Referenced by BOOST\_\-PYTHON\_\-MODULE().


\begin{DoxyCode}
266                                   {
267   setSpyModeFE(fe, false);
268   int depth = testDuration(fe);
269   for (int d=0; d<depth; ++d){
270     m_fifo[0][d]=d;
271     m_fifo[1][d]=d;
272     m_fifo[2][d]=d; 
273   }
274   m_seqPga->spiWrite( m_fifoSpyAddress[0], depth, m_fifo[0] );
275   m_seqPga->spiWrite( m_fifoSpyAddress[1], depth, m_fifo[1] );
276   m_seqPga->spiWrite( m_fifoSpyAddress[2], depth, m_fifo[2] );
277   setSpyModeFE(fe, true);
278 }
\end{DoxyCode}


\subsection{Member Data Documentation}
\hypertarget{classAttrib_a3414521d7a82476e874b25a5407b5e63}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-attribString@{m\_\-attribString}}
\index{m\_\-attribString@{m\_\-attribString}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-attribString}]{\setlength{\rightskip}{0pt plus 5cm}std::string {\bf Attrib::m\_\-attribString}\mbox{[}10\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classAttrib_a3414521d7a82476e874b25a5407b5e63}


Definition at line 105 of file Attrib.h.

Referenced by Attrib::Attrib(), and Attrib::attributs().\hypertarget{classFEB__v1_a383c35f10769b16c6a719494594899c6}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-ch@{m\_\-ch}}
\index{m\_\-ch@{m\_\-ch}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-ch}]{\setlength{\rightskip}{0pt plus 5cm}int$\ast$ {\bf FEB\_\-v1::m\_\-ch}\mbox{[}4\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a383c35f10769b16c6a719494594899c6}


Definition at line 190 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), readFifoInjectFE(), readFifoLLTFE(), and readFifoSpyFE().\hypertarget{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-connection@{m\_\-connection}}
\index{m\_\-connection@{m\_\-connection}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-connection}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Hierarchy}$\ast$ {\bf Element::m\_\-connection}\hspace{0.3cm}{\ttfamily  \mbox{[}protected, inherited\mbox{]}}}}
\label{classElement_abe3de7a5dbbc9a6dd2d7e012e5fdb266}


Definition at line 70 of file Element.h.

Referenced by UsbSpiBus::clockDivider(), Element::connection(), Element::Element(), UsbSpiBus::init(), UsbI2cBus::init(), IOobject::init(), UsbMLSpiBus::init(), UsbMLI2cBus::init(), UsbSpiBus::read(), UsbI2cBus::read(), UsbSpiBus::setClockDivider(), Element::setConnection(), UsbSpiBus::write(), and UsbI2cBus::write().\hypertarget{classFEB__v1_a1c9dbc3660021dba1f58666d0097abb0}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-data@{m\_\-data}}
\index{m\_\-data@{m\_\-data}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Data}$\ast$ {\bf FEB\_\-v1::m\_\-data}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a1c9dbc3660021dba1f58666d0097abb0}


Definition at line 191 of file FEB\_\-v1.h.

Referenced by data(), FEB\_\-v1(), readFifoLLT(), readFifoLLTFE(), and readFifoSpyFE().\hypertarget{classFEB__v1_a4e1945c2d5b434125f375e9d0fc6d99f}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-feAddress@{m\_\-feAddress}}
\index{m\_\-feAddress@{m\_\-feAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-feAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-feAddress}\mbox{[}8\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a4e1945c2d5b434125f375e9d0fc6d99f}


Definition at line 181 of file FEB\_\-v1.h.

Referenced by calibCte(), clockFallingEdge(), clockPhaseEport(), disableSubtract(), FEB\_\-v1(), gain4(), globalPseudoPMEnable(), injectModeFE(), latency(), latencyEport(), oldSubtract(), probeEnable(), pseudoADCEnable(), pseudoPMEnable(), readFifoInjectFE(), readFifoLLTFE(), readFifoSpyFE(), resetFE(), resetFifoInjectFE(), resetFifoSpyFE(), setCalibCte(), setClockFallingEdge(), setDisableSubtract(), setGain4(), setGlobalPseudoPMEnable(), setInjectModeFE(), setLatency(), setOldSubtract(), setOutputEport(), setProbeEnable(), setPseudoADCEnable(), setPseudoPMEnable(), setSpareForTrigEnable(), setSpyModeFE(), setStopInjLoop(), setTestDuration(), setThreshold(), spareForTrigEnable(), spyModeFE(), statusRegister(), stopInjLoop(), testDuration(), threshold(), writeDataFifoInjectFE(), and writeFifoInjectFE().\hypertarget{classFEB__v1_ae5b770f2f5ffb97324862c93e3153985}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-fifo@{m\_\-fifo}}
\index{m\_\-fifo@{m\_\-fifo}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-fifo}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int$\ast$ {\bf FEB\_\-v1::m\_\-fifo}\mbox{[}3\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_ae5b770f2f5ffb97324862c93e3153985}


Definition at line 189 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), readFifoInjectFE(), readFifoLLT(), readFifoLLTFE(), readFifoSpyFE(), writeDataFifoInjectFE(), writeFifoLLT(), and writeFifoSpyFE().\hypertarget{classFEB__v1_a30473bcdd8f018ad5dac728f6779df9c}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-fifoDepth@{m\_\-fifoDepth}}
\index{m\_\-fifoDepth@{m\_\-fifoDepth}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-fifoDepth}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-fifoDepth}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a30473bcdd8f018ad5dac728f6779df9c}


Definition at line 179 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), readFifo(), and testDuration().\hypertarget{classFEB__v1_afd035f292061e1823ed64471bb0228ef}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-fifoInjectAddress@{m\_\-fifoInjectAddress}}
\index{m\_\-fifoInjectAddress@{m\_\-fifoInjectAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-fifoInjectAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-fifoInjectAddress}\mbox{[}3\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_afd035f292061e1823ed64471bb0228ef}


Definition at line 186 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), readFifoInjectFE(), writeDataFifoInjectFE(), and writeFifoInjectFE().\hypertarget{classFEB__v1_a68be75ba59d1c551163a9596dc1d235a}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-fifoLLTAddress@{m\_\-fifoLLTAddress}}
\index{m\_\-fifoLLTAddress@{m\_\-fifoLLTAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-fifoLLTAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-fifoLLTAddress}\mbox{[}3\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a68be75ba59d1c551163a9596dc1d235a}


Definition at line 185 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), and readFifoLLTFE().\hypertarget{classFEB__v1_a15b48648ba4534e732376b68bddc5d34}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-fifoSpyAddress@{m\_\-fifoSpyAddress}}
\index{m\_\-fifoSpyAddress@{m\_\-fifoSpyAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-fifoSpyAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-fifoSpyAddress}\mbox{[}3\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a15b48648ba4534e732376b68bddc5d34}


Definition at line 184 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), readFifoSpyFE(), and writeFifoSpyFE().\hypertarget{classFEB__v1_ad41f8756c4e15815c6d5e35902cf2257}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-fifoTrigAddress@{m\_\-fifoTrigAddress}}
\index{m\_\-fifoTrigAddress@{m\_\-fifoTrigAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-fifoTrigAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-fifoTrigAddress}\mbox{[}3\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_ad41f8756c4e15815c6d5e35902cf2257}


Definition at line 187 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), readFifoLLT(), and writeFifoLLT().\hypertarget{classFEB__v1_a5850ce498462009212ad3f313fcf0bd6}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-fifoUsbTest@{m\_\-fifoUsbTest}}
\index{m\_\-fifoUsbTest@{m\_\-fifoUsbTest}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-fifoUsbTest}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf FEB\_\-v1::m\_\-fifoUsbTest}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a5850ce498462009212ad3f313fcf0bd6}


Definition at line 201 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1().\hypertarget{classFEB__v1_ac625855df976f16694178f1a4c0eef1e}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-gbtAddress@{m\_\-gbtAddress}}
\index{m\_\-gbtAddress@{m\_\-gbtAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-gbtAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-gbtAddress}\mbox{[}4\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_ac625855df976f16694178f1a4c0eef1e}


Definition at line 182 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), gbt80MHzClkEport(), gbtAcknowledgeConfig(), gbtClockStrength(), gbtDataPath(), gbtDLLEport(), gbtDLLReset(), gbtEnableEport(), gbtMode(), gbtStatus(), gbtTermEport(), gbtTrackMode(), setGbt80MHzClkEport(), setGbtClockStrength(), setGbtDataPath(), setGbtDLLEport(), setGbtEnableEport(), setGbtMode(), setGbtTermEport(), and setGbtTrackMode().\hypertarget{classFEB__v1_adf21041831669e75283dd2a88fbaddf5}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-icecalAddress@{m\_\-icecalAddress}}
\index{m\_\-icecalAddress@{m\_\-icecalAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-icecalAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-icecalAddress}\mbox{[}8\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_adf21041831669e75283dd2a88fbaddf5}


Definition at line 183 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1().\hypertarget{classFEB__v1_a23a3d8bfbf96490890140f13b08a02c1}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-latency0@{m\_\-latency0}}
\index{m\_\-latency0@{m\_\-latency0}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-latency0}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-latency0}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a23a3d8bfbf96490890140f13b08a02c1}


Definition at line 195 of file FEB\_\-v1.h.

Referenced by latencyLLT(), and setLatencyLLT().\hypertarget{classFEB__v1_a026d2f4973bf3ddbc404e35264fdef1f}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-latency1@{m\_\-latency1}}
\index{m\_\-latency1@{m\_\-latency1}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-latency1}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-latency1}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a026d2f4973bf3ddbc404e35264fdef1f}


Definition at line 196 of file FEB\_\-v1.h.

Referenced by latencyLLT(), and setLatencyLLTUpNb().\hypertarget{classFEB__v1_a2c4b18efd76de3bf7089bba57fb6744f}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-latency2@{m\_\-latency2}}
\index{m\_\-latency2@{m\_\-latency2}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-latency2}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-latency2}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a2c4b18efd76de3bf7089bba57fb6744f}


Definition at line 197 of file FEB\_\-v1.h.

Referenced by latencyLLT(), and setLatencyLLTSideNb().\hypertarget{classFEB__v1_a2f71bdcef05c845177a62610da490bf9}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-latency3@{m\_\-latency3}}
\index{m\_\-latency3@{m\_\-latency3}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-latency3}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-latency3}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a2f71bdcef05c845177a62610da490bf9}


Definition at line 198 of file FEB\_\-v1.h.

Referenced by latencyLLT(), and setLatencyLLTCorner().\hypertarget{classFEB__v1_ab49d6a271bdfddd9c7fac9435e4e686d}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-mask0@{m\_\-mask0}}
\index{m\_\-mask0@{m\_\-mask0}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-mask0}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-mask0}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_ab49d6a271bdfddd9c7fac9435e4e686d}


Definition at line 192 of file FEB\_\-v1.h.

Referenced by maskLLT(), and setMaskLLT().\hypertarget{classFEB__v1_a1cbadb02155e2defdff6d6c8f70eb945}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-mask1@{m\_\-mask1}}
\index{m\_\-mask1@{m\_\-mask1}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-mask1}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-mask1}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a1cbadb02155e2defdff6d6c8f70eb945}


Definition at line 193 of file FEB\_\-v1.h.

Referenced by maskLLT(), and setMaskLLT().\hypertarget{classFEB__v1_a25f03f6de00618dd575fc1f77a9af9ee}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-mask2@{m\_\-mask2}}
\index{m\_\-mask2@{m\_\-mask2}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-mask2}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-mask2}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a25f03f6de00618dd575fc1f77a9af9ee}


Definition at line 194 of file FEB\_\-v1.h.

Referenced by maskLLT(), setMaskLLTCorner(), setMaskLLTSideNb(), and setMaskLLTUpNb().\hypertarget{classFEB__v1_a3a3d06225c94c88d4cc5da7a6bde3867}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-ramInj@{m\_\-ramInj}}
\index{m\_\-ramInj@{m\_\-ramInj}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-ramInj}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf FEB\_\-v1::m\_\-ramInj}\mbox{[}3\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a3a3d06225c94c88d4cc5da7a6bde3867}


Definition at line 199 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), and ramInj().\hypertarget{classFEB__v1_ae6d8176c12bd60ad25ed81d535eb8c82}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-ramSpy@{m\_\-ramSpy}}
\index{m\_\-ramSpy@{m\_\-ramSpy}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-ramSpy}]{\setlength{\rightskip}{0pt plus 5cm}{\bf RAM}$\ast$ {\bf FEB\_\-v1::m\_\-ramSpy}\mbox{[}3\mbox{]}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_ae6d8176c12bd60ad25ed81d535eb8c82}


Definition at line 200 of file FEB\_\-v1.h.

Referenced by FEB\_\-v1(), and ramSpy().\hypertarget{classFEB__v1_a1c1eb093fd1733b9510fcf8bc5c7ad08}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-seqAddress@{m\_\-seqAddress}}
\index{m\_\-seqAddress@{m\_\-seqAddress}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-seqAddress}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf FEB\_\-v1::m\_\-seqAddress}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a1c1eb093fd1733b9510fcf8bc5c7ad08}


Definition at line 180 of file FEB\_\-v1.h.

Referenced by clock80MHzFallingEdge(), clockPhaseEport(), enableBXIDReset(), FEB\_\-v1(), latencyEport(), latencyLLT(), maskLLT(), readFifoLLT(), setClock80MHzFallingEdge(), setEnableBXIDReset(), setLatencyLLT(), setLatencyLLTCorner(), setLatencyLLTSideNb(), setLatencyLLTUpNb(), setMaskLLT(), setMaskLLTCorner(), setMaskLLTSideNb(), setMaskLLTUpNb(), setOutputEport(), setSpyModeSeq(), setStopInjLoop(), setTestDuration(), spyModeSeq(), stopInjLoop(), testDuration(), and writeFifoLLT().\hypertarget{classFEB__v1_a6c7804ac86796f233a8393043adf2e77}{
\index{FEB\_\-v1@{FEB\_\-v1}!m\_\-seqPga@{m\_\-seqPga}}
\index{m\_\-seqPga@{m\_\-seqPga}!FEB_v1@{FEB\_\-v1}}
\subsubsection[{m\_\-seqPga}]{\setlength{\rightskip}{0pt plus 5cm}{\bf SeqPGA}$\ast$ {\bf FEB\_\-v1::m\_\-seqPga}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classFEB__v1_a6c7804ac86796f233a8393043adf2e77}


Definition at line 188 of file FEB\_\-v1.h.

Referenced by calibCte(), clock80MHzFallingEdge(), clockFallingEdge(), clockPhaseEport(), disableSubtract(), enableBXIDReset(), extTrig(), FEB\_\-v1(), gain4(), gbt80MHzClkEport(), gbtAcknowledgeConfig(), gbtClockStrength(), gbtDataPath(), gbtDLLEport(), gbtDLLReset(), gbtEnableEport(), gbtMode(), gbtStatus(), gbtTermEport(), gbtTrackMode(), globalPseudoPMEnable(), injectModeFE(), latency(), latencyEport(), latencyLLT(), maskLLT(), oldSubtract(), probeEnable(), pseudoADCEnable(), pseudoPMEnable(), readFifo(), readFifoInjectFE(), readFifoLLT(), readFifoLLTFE(), readFifoSpyFE(), reset(), resetFE(), resetFifoInjectFE(), resetFifoSpyFE(), resetSpi(), seqPga(), setCalibCte(), setClock80MHzFallingEdge(), setClockFallingEdge(), setDisableSubtract(), setEnableBXIDReset(), setExtTrig(), setGain4(), setGbt80MHzClkEport(), setGbtClockStrength(), setGbtDataPath(), setGbtDLLEport(), setGbtEnableEport(), setGbtMode(), setGbtTermEport(), setGbtTrackMode(), setGlobalPseudoPMEnable(), setInjectModeFE(), setLatency(), setLatencyLLT(), setLatencyLLTCorner(), setLatencyLLTSideNb(), setLatencyLLTUpNb(), setMaskLLT(), setMaskLLTCorner(), setMaskLLTSideNb(), setMaskLLTUpNb(), setOldSubtract(), setOutputEport(), setProbeEnable(), setPseudoADCEnable(), setPseudoPMEnable(), setSpareForTrigEnable(), setSpyModeFE(), setSpyModeSeq(), setStopInjLoop(), setTestDuration(), setThreshold(), spareForTrigEnable(), spyModeFE(), spyModeSeq(), statusRegister(), stopInjLoop(), testDuration(), testSequence(), threshold(), writeDataFifoInjectFE(), writeFifoInjectFE(), writeFifoLLT(), and writeFifoSpyFE().

The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatCaloUpgrade/inc/\hyperlink{FEB__v1_8h}{FEB\_\-v1.h}\item 
/home/eleclhcb/LHCb/lbcat-\/cmake/CatCaloUpgrade/src/\hyperlink{FEB__v1_8cpp}{FEB\_\-v1.cpp}\end{DoxyCompactItemize}
