{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517007278219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517007278219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 26 17:54:38 2018 " "Processing started: Fri Jan 26 17:54:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517007278219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007278219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab2 -c LogicalStep_Lab2_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007278219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1517007278719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab2_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab2_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab2_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab2_top-SimpleCircuit" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007290955 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab2_top " "Found entity 1: LogicalStep_Lab2_top" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007290955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007290955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE 124/Lab2/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007290970 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE 124/Lab2/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007290970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007290970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE 124/Lab2/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291002 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE 124/Lab2/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007291002 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "concatenate.vhdl " "Can't analyze file -- file concatenate.vhdl is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517007291017 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "N:/ECE 124/Lab2/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1517007291048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_logic " "Found design unit 1: mux-mux_logic" {  } { { "mux.vhd" "" { Text "N:/ECE 124/Lab2/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291048 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "N:/ECE 124/Lab2/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007291048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-Behavioral " "Found design unit 1: add-Behavioral" {  } { { "add.vhd" "" { Text "N:/ECE 124/Lab2/add.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291064 ""} { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.vhd" "" { Text "N:/ECE 124/Lab2/add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007291064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatenate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file concatenate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 concatenate-Behavioral " "Found design unit 1: concatenate-Behavioral" {  } { { "concatenate.vhd" "" { Text "N:/ECE 124/Lab2/concatenate.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291095 ""} { "Info" "ISGN_ENTITY_NAME" "1 concatenate " "Found entity 1: concatenate" {  } { { "concatenate.vhd" "" { Text "N:/ECE 124/Lab2/concatenate.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007291095 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Logic_Processor.vhd " "Can't analyze file -- file output_files/Logic_Processor.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1517007291111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Logic_Processor-Behavioral " "Found design unit 1: Logic_Processor-Behavioral" {  } { { "Logic_Processor.vhd" "" { Text "N:/ECE 124/Lab2/Logic_Processor.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291126 ""} { "Info" "ISGN_ENTITY_NAME" "1 Logic_Processor " "Found entity 1: Logic_Processor" {  } { { "Logic_Processor.vhd" "" { Text "N:/ECE 124/Lab2/Logic_Processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517007291126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007291126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab2_top " "Elaborating entity \"LogicalStep_Lab2_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1517007291205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST1 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST1\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST1" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517007291251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST3 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST3\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST3" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517007291267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concatenate concatenate:INST4 " "Elaborating entity \"concatenate\" for hierarchy \"concatenate:INST4\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST4" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517007291283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:INST5 " "Elaborating entity \"add\" for hierarchy \"add:INST5\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST5" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517007291283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:INST6 " "Elaborating entity \"mux\" for hierarchy \"mux:INST6\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST6" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517007291298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_Processor Logic_Processor:INST7 " "Elaborating entity \"Logic_Processor\" for hierarchy \"Logic_Processor:INST7\"" {  } { { "LogicalStep_Lab2_top.vhd" "INST7" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517007291314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517007291923 "|LogicalStep_Lab2_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517007291923 "|LogicalStep_Lab2_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab2_top.vhd" "" { Text "N:/ECE 124/Lab2/LogicalStep_Lab2_top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1517007291923 "|LogicalStep_Lab2_top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1517007291923 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1517007291970 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1517007292549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1517007292549 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1517007292736 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1517007292736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1517007292736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1517007292736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "857 " "Peak virtual memory: 857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517007292814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 26 17:54:52 2018 " "Processing ended: Fri Jan 26 17:54:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517007292814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517007292814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517007292814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1517007292814 ""}
