
somax2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008168  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000000e8  20000000  00008168  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000200e8  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000200e8  2**0
                  CONTENTS
  4 .bss          00000b44  200000e8  00008250  000200e8  2**2
                  ALLOC
  5 .stack        00010004  20000c2c  00008d94  000200e8  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000200e8  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020116  2**0
                  CONTENTS, READONLY
  8 .debug_info   00063d8c  00000000  00000000  0002016f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000879d  00000000  00000000  00083efb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00023191  00000000  00000000  0008c698  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001c40  00000000  00000000  000af829  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001e60  00000000  00000000  000b1469  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0003e837  00000000  00000000  000b32c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002ea4d  00000000  00000000  000f1b00  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00116292  00000000  00000000  0012054d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004fe8  00000000  00000000  002367e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	30 0c 01 20 69 05 00 00 65 05 00 00 65 05 00 00     0.. i...e...e...
      10:	65 05 00 00 65 05 00 00 65 05 00 00 00 00 00 00     e...e...e.......
	...
      2c:	65 05 00 00 65 05 00 00 00 00 00 00 65 05 00 00     e...e.......e...
      3c:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
      4c:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
      5c:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
      6c:	a5 31 00 00 65 05 00 00 65 05 00 00 a5 2c 00 00     .1..e...e....,..
      7c:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
      8c:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
      9c:	65 05 00 00 65 05 00 00 b1 2c 00 00 65 05 00 00     e...e....,..e...
      ac:	65 05 00 00 65 05 00 00 b1 2d 00 00 c5 2d 00 00     e...e....-...-..
      bc:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
      cc:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
      dc:	65 05 00 00 65 05 00 00 65 05 00 00 00 00 00 00     e...e...e.......
	...
      f4:	35 2f 00 00 31 3c 00 00 45 3c 00 00 59 3c 00 00     5/..1<..E<..Y<..
     104:	6d 3c 00 00 65 05 00 00 65 05 00 00 65 05 00 00     m<..e...e...e...
     114:	65 05 00 00 81 3c 00 00 95 3c 00 00 a9 3c 00 00     e....<...<...<..
     124:	bd 3c 00 00 65 05 00 00 65 05 00 00 65 05 00 00     .<..e...e...e...
     134:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     144:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     154:	65 05 00 00 00 00 00 00 00 00 00 00 00 00 00 00     e...............
	...
     178:	65 05 00 00 29 2a 00 00 f9 54 00 00 05 55 00 00     e...)*...T...U..
     188:	11 55 00 00 1d 55 00 00 00 00 00 00 65 05 00 00     .U...U......e...
     198:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     1a8:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     1b8:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     1c8:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     1d8:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     1e8:	65 05 00 00 45 42 00 00 65 05 00 00 65 05 00 00     e...EB..e...e...
     1f8:	65 05 00 00 65 05 00 00 65 05 00 00 00 00 00 00     e...e...e.......
     208:	00 00 00 00 65 05 00 00 65 05 00 00 65 05 00 00     ....e...e...e...
     218:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     228:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     238:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     248:	65 05 00 00 65 05 00 00 65 05 00 00 65 05 00 00     e...e...e...e...
     258:	65 05 00 00 65 05 00 00 00 00 00 00                 e...e.......

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200000e8 	.word	0x200000e8
     280:	00000000 	.word	0x00000000
     284:	00008168 	.word	0x00008168

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00008168 	.word	0x00008168
     2c4:	200000ec 	.word	0x200000ec
     2c8:	00008168 	.word	0x00008168
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b02      	ldr	r3, [pc, #8]	; (2dc <atmel_start_init+0xc>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b02      	ldr	r3, [pc, #8]	; (2e0 <atmel_start_init+0x10>)
     2d8:	4798      	blx	r3
     2da:	bd08      	pop	{r3, pc}
     2dc:	00000c85 	.word	0x00000c85
     2e0:	00006ff5 	.word	0x00006ff5

000002e4 <tx_cb_USART_0>:

static struct io_descriptor *ble_io;


static void tx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e4:	4770      	bx	lr

000002e6 <rx_cb_USART_0>:
	/* Transfer completed */
	//usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_0(const struct usart_async_descriptor *const io_descr)
{
     2e6:	4770      	bx	lr

000002e8 <ble_init>:
	/* Transfer completed */
	//usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
}

int ble_init(void)
{
     2e8:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_0, USART_ASYNC_TXC_CB, tx_cb_USART_0);
     2ea:	4c0b      	ldr	r4, [pc, #44]	; (318 <ble_init+0x30>)
     2ec:	4a0b      	ldr	r2, [pc, #44]	; (31c <ble_init+0x34>)
     2ee:	2101      	movs	r1, #1
     2f0:	4620      	mov	r0, r4
     2f2:	4d0b      	ldr	r5, [pc, #44]	; (320 <ble_init+0x38>)
     2f4:	47a8      	blx	r5
	usart_async_register_callback(&USART_0, USART_ASYNC_RXC_CB, rx_cb_USART_0);
     2f6:	4a0b      	ldr	r2, [pc, #44]	; (324 <ble_init+0x3c>)
     2f8:	2100      	movs	r1, #0
     2fa:	4620      	mov	r0, r4
     2fc:	47a8      	blx	r5
	//usart_async_register_callback(&USART_0, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_0, &ble_io);
     2fe:	490a      	ldr	r1, [pc, #40]	; (328 <ble_init+0x40>)
     300:	4620      	mov	r0, r4
     302:	4b0a      	ldr	r3, [pc, #40]	; (32c <ble_init+0x44>)
     304:	4798      	blx	r3
	usart_async_enable(&USART_0);
     306:	4620      	mov	r0, r4
     308:	4b09      	ldr	r3, [pc, #36]	; (330 <ble_init+0x48>)
     30a:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     30c:	2014      	movs	r0, #20
     30e:	4b09      	ldr	r3, [pc, #36]	; (334 <ble_init+0x4c>)
     310:	4798      	blx	r3
	
	return 0;
}
     312:	2000      	movs	r0, #0
     314:	bd38      	pop	{r3, r4, r5, pc}
     316:	bf00      	nop
     318:	20000ab8 	.word	0x20000ab8
     31c:	000002e5 	.word	0x000002e5
     320:	00001ef5 	.word	0x00001ef5
     324:	000002e7 	.word	0x000002e7
     328:	20000104 	.word	0x20000104
     32c:	00001ec9 	.word	0x00001ec9
     330:	00001e9d 	.word	0x00001e9d
     334:	000017c9 	.word	0x000017c9

00000338 <ble_send>:

void ble_send(char* command)
{
     338:	b510      	push	{r4, lr}
     33a:	b090      	sub	sp, #64	; 0x40
     33c:	4604      	mov	r4, r0
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     33e:	2240      	movs	r2, #64	; 0x40
     340:	2100      	movs	r1, #0
     342:	4668      	mov	r0, sp
     344:	4b08      	ldr	r3, [pc, #32]	; (368 <ble_send+0x30>)
     346:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     348:	4621      	mov	r1, r4
     34a:	4668      	mov	r0, sp
     34c:	4b07      	ldr	r3, [pc, #28]	; (36c <ble_send+0x34>)
     34e:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     350:	4668      	mov	r0, sp
     352:	4b07      	ldr	r3, [pc, #28]	; (370 <ble_send+0x38>)
     354:	4798      	blx	r3
     356:	b282      	uxth	r2, r0
     358:	4669      	mov	r1, sp
     35a:	4b06      	ldr	r3, [pc, #24]	; (374 <ble_send+0x3c>)
     35c:	6818      	ldr	r0, [r3, #0]
     35e:	4b06      	ldr	r3, [pc, #24]	; (378 <ble_send+0x40>)
     360:	4798      	blx	r3
}
     362:	b010      	add	sp, #64	; 0x40
     364:	bd10      	pop	{r4, pc}
     366:	bf00      	nop
     368:	0000714b 	.word	0x0000714b
     36c:	000071a5 	.word	0x000071a5
     370:	000071d7 	.word	0x000071d7
     374:	20000104 	.word	0x20000104
     378:	000019d1 	.word	0x000019d1

0000037c <ble_send_and_receive>:

void ble_send_and_receive(char* command, char* response)
{
     37c:	b5f0      	push	{r4, r5, r6, r7, lr}
     37e:	b091      	sub	sp, #68	; 0x44
     380:	4604      	mov	r4, r0
     382:	460f      	mov	r7, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
     384:	2640      	movs	r6, #64	; 0x40
     386:	4632      	mov	r2, r6
     388:	2100      	movs	r1, #0
     38a:	4668      	mov	r0, sp
     38c:	4b0d      	ldr	r3, [pc, #52]	; (3c4 <ble_send_and_receive+0x48>)
     38e:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
     390:	4621      	mov	r1, r4
     392:	4668      	mov	r0, sp
     394:	4b0c      	ldr	r3, [pc, #48]	; (3c8 <ble_send_and_receive+0x4c>)
     396:	4798      	blx	r3
	io_write(ble_io, (uint8_t *)at_cmd, strlen(at_cmd));
     398:	4668      	mov	r0, sp
     39a:	4b0c      	ldr	r3, [pc, #48]	; (3cc <ble_send_and_receive+0x50>)
     39c:	4798      	blx	r3
     39e:	4d0c      	ldr	r5, [pc, #48]	; (3d0 <ble_send_and_receive+0x54>)
     3a0:	b282      	uxth	r2, r0
     3a2:	4669      	mov	r1, sp
     3a4:	6828      	ldr	r0, [r5, #0]
     3a6:	4b0b      	ldr	r3, [pc, #44]	; (3d4 <ble_send_and_receive+0x58>)
     3a8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3aa:	2014      	movs	r0, #20
     3ac:	4c0a      	ldr	r4, [pc, #40]	; (3d8 <ble_send_and_receive+0x5c>)
     3ae:	47a0      	blx	r4
	io_read(ble_io, (uint8_t *)response, MAX_MESSAGE_LENGTH);
     3b0:	4632      	mov	r2, r6
     3b2:	4639      	mov	r1, r7
     3b4:	6828      	ldr	r0, [r5, #0]
     3b6:	4b09      	ldr	r3, [pc, #36]	; (3dc <ble_send_and_receive+0x60>)
     3b8:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
     3ba:	2014      	movs	r0, #20
     3bc:	47a0      	blx	r4
}
     3be:	b011      	add	sp, #68	; 0x44
     3c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3c2:	bf00      	nop
     3c4:	0000714b 	.word	0x0000714b
     3c8:	000071a5 	.word	0x000071a5
     3cc:	000071d7 	.word	0x000071d7
     3d0:	20000104 	.word	0x20000104
     3d4:	000019d1 	.word	0x000019d1
     3d8:	000017c9 	.word	0x000017c9
     3dc:	00001a05 	.word	0x00001a05

000003e0 <ble_setTimer>:
bool ble_timer(Ble *ble)
{
	return ((*ble).time_ + (*ble).timer_ <  _calendar_get_counter(&CALENDAR_0.device));// some like millis()
}

void ble_setTimer(unsigned long t, Ble *ble){
     3e0:	b538      	push	{r3, r4, r5, lr}
     3e2:	4605      	mov	r5, r0
     3e4:	460c      	mov	r4, r1
	(*ble).time_ = _calendar_get_counter(&CALENDAR_0.device);// some like millis()
     3e6:	4804      	ldr	r0, [pc, #16]	; (3f8 <ble_setTimer+0x18>)
     3e8:	4b04      	ldr	r3, [pc, #16]	; (3fc <ble_setTimer+0x1c>)
     3ea:	4798      	blx	r3
     3ec:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
	(*ble).timer_ = t;
     3f0:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
     3f4:	bd38      	pop	{r3, r4, r5, pc}
     3f6:	bf00      	nop
     3f8:	20000a80 	.word	0x20000a80
     3fc:	000030c5 	.word	0x000030c5

00000400 <ble_retry>:
}

void ble_retry(bleStatus state, Ble *ble, char *buffer){
	//(*ble).bleState_ = state;	
	if (ble->tryCounter_ < 2){
     400:	f8d1 308c 	ldr.w	r3, [r1, #140]	; 0x8c
     404:	2b01      	cmp	r3, #1
     406:	dd05      	ble.n	414 <ble_retry+0x14>
		ble_send_and_receive(buffer, ble->response_); //cambiar a io_write;
		ble->tryCounter_ ++; 
		ble_setTimer(TIME_TO_DELAY, ble);
	} else {
		ble->bleState_ = state; 
     408:	f881 0080 	strb.w	r0, [r1, #128]	; 0x80
		ble->tryCounter_ = 0; 
     40c:	2300      	movs	r3, #0
     40e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
	}
	//command para enviar comando por uart
}
     412:	4770      	bx	lr
void ble_retry(bleStatus state, Ble *ble, char *buffer){
     414:	b510      	push	{r4, lr}
     416:	4610      	mov	r0, r2
     418:	460c      	mov	r4, r1
		ble_send_and_receive(buffer, ble->response_); //cambiar a io_write;
     41a:	31a0      	adds	r1, #160	; 0xa0
     41c:	4b05      	ldr	r3, [pc, #20]	; (434 <ble_retry+0x34>)
     41e:	4798      	blx	r3
		ble->tryCounter_ ++; 
     420:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
     424:	3301      	adds	r3, #1
     426:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
		ble_setTimer(TIME_TO_DELAY, ble);
     42a:	4621      	mov	r1, r4
     42c:	2014      	movs	r0, #20
     42e:	4b02      	ldr	r3, [pc, #8]	; (438 <ble_retry+0x38>)
     430:	4798      	blx	r3
     432:	bd10      	pop	{r4, pc}
     434:	0000037d 	.word	0x0000037d
     438:	000003e1 	.word	0x000003e1

0000043c <ble_process>:
void ble_process(Ble *ble){
     43c:	b530      	push	{r4, r5, lr}
     43e:	b091      	sub	sp, #68	; 0x44
     440:	4604      	mov	r4, r0
	io_read(ble_io, (uint8_t *)ble->rxBuffer_, MAX_MESSAGE_LENGTH);
     442:	f100 0540 	add.w	r5, r0, #64	; 0x40
     446:	2240      	movs	r2, #64	; 0x40
     448:	4629      	mov	r1, r5
     44a:	4b39      	ldr	r3, [pc, #228]	; (530 <ble_process+0xf4>)
     44c:	6818      	ldr	r0, [r3, #0]
     44e:	4b39      	ldr	r3, [pc, #228]	; (534 <ble_process+0xf8>)
     450:	4798      	blx	r3
	switch ((*ble).bleState_) //definir el blestate_
     452:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
     456:	2b05      	cmp	r3, #5
     458:	d85d      	bhi.n	516 <ble_process+0xda>
     45a:	e8df f003 	tbb	[pc, r3]
     45e:	1003      	.short	0x1003
     460:	3f2f251b 	.word	0x3f2f251b
			strcpy(buffer, "AT");
     464:	4b34      	ldr	r3, [pc, #208]	; (538 <ble_process+0xfc>)
     466:	681b      	ldr	r3, [r3, #0]
     468:	f8ad 3000 	strh.w	r3, [sp]
     46c:	0c1b      	lsrs	r3, r3, #16
     46e:	f88d 3002 	strb.w	r3, [sp, #2]
			ble_retry(BLE_RENEW, ble, buffer);
     472:	466a      	mov	r2, sp
     474:	4621      	mov	r1, r4
     476:	2001      	movs	r0, #1
     478:	4b30      	ldr	r3, [pc, #192]	; (53c <ble_process+0x100>)
     47a:	4798      	blx	r3
			break;
     47c:	e04b      	b.n	516 <ble_process+0xda>
			strcpy(buffer, "AT+RENEW");
     47e:	4a30      	ldr	r2, [pc, #192]	; (540 <ble_process+0x104>)
     480:	466b      	mov	r3, sp
     482:	ca07      	ldmia	r2, {r0, r1, r2}
     484:	c303      	stmia	r3!, {r0, r1}
     486:	701a      	strb	r2, [r3, #0]
			ble_retry(BLE_ROLE, ble, buffer);
     488:	466a      	mov	r2, sp
     48a:	4621      	mov	r1, r4
     48c:	2002      	movs	r0, #2
     48e:	4b2b      	ldr	r3, [pc, #172]	; (53c <ble_process+0x100>)
     490:	4798      	blx	r3
			break;
     492:	e040      	b.n	516 <ble_process+0xda>
			strcpy(buffer, "AT+ROLE1");
     494:	4a2b      	ldr	r2, [pc, #172]	; (544 <ble_process+0x108>)
     496:	466b      	mov	r3, sp
     498:	ca07      	ldmia	r2, {r0, r1, r2}
     49a:	c303      	stmia	r3!, {r0, r1}
     49c:	701a      	strb	r2, [r3, #0]
			ble_retry(BLE_IMME, ble, buffer);
     49e:	466a      	mov	r2, sp
     4a0:	4621      	mov	r1, r4
     4a2:	2003      	movs	r0, #3
     4a4:	4b25      	ldr	r3, [pc, #148]	; (53c <ble_process+0x100>)
     4a6:	4798      	blx	r3
			strcpy(buffer, "AT+IMME1");
     4a8:	4a27      	ldr	r2, [pc, #156]	; (548 <ble_process+0x10c>)
     4aa:	466b      	mov	r3, sp
     4ac:	ca07      	ldmia	r2, {r0, r1, r2}
     4ae:	c303      	stmia	r3!, {r0, r1}
     4b0:	701a      	strb	r2, [r3, #0]
			ble_retry(BLE_RESET, ble, buffer);
     4b2:	466a      	mov	r2, sp
     4b4:	4621      	mov	r1, r4
     4b6:	2004      	movs	r0, #4
     4b8:	4b20      	ldr	r3, [pc, #128]	; (53c <ble_process+0x100>)
     4ba:	4798      	blx	r3
			strcpy(buffer, "AT+RESET");
     4bc:	4a23      	ldr	r2, [pc, #140]	; (54c <ble_process+0x110>)
     4be:	466b      	mov	r3, sp
     4c0:	ca07      	ldmia	r2, {r0, r1, r2}
     4c2:	c303      	stmia	r3!, {r0, r1}
     4c4:	701a      	strb	r2, [r3, #0]
			ble->tryCounter_ = (ble->tryCounter_ == 0) ? ble->tryCounter_+1:ble->tryCounter_ ; 
     4c6:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
     4ca:	b903      	cbnz	r3, 4ce <ble_process+0x92>
     4cc:	3301      	adds	r3, #1
     4ce:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
			ble_retry(BLE_PROCESS, ble, buffer);
     4d2:	466a      	mov	r2, sp
     4d4:	4621      	mov	r1, r4
     4d6:	2005      	movs	r0, #5
     4d8:	4b18      	ldr	r3, [pc, #96]	; (53c <ble_process+0x100>)
     4da:	4798      	blx	r3
			if(!ble->state_){
     4dc:	f894 3090 	ldrb.w	r3, [r4, #144]	; 0x90
     4e0:	b183      	cbz	r3, 504 <ble_process+0xc8>
				size_t size_rxBuffer_ = strlen(ble->rxBuffer_); 
     4e2:	4628      	mov	r0, r5
     4e4:	4b1a      	ldr	r3, [pc, #104]	; (550 <ble_process+0x114>)
     4e6:	4798      	blx	r3
				if(size_rxBuffer_ >= 8 && strcmp(ble->rxBuffer_ + (size_rxBuffer_ - 8), "OK+DISCE") == 0){
     4e8:	2807      	cmp	r0, #7
     4ea:	d914      	bls.n	516 <ble_process+0xda>
     4ec:	3808      	subs	r0, #8
     4ee:	4919      	ldr	r1, [pc, #100]	; (554 <ble_process+0x118>)
     4f0:	4428      	add	r0, r5
     4f2:	4b19      	ldr	r3, [pc, #100]	; (558 <ble_process+0x11c>)
     4f4:	4798      	blx	r3
     4f6:	b970      	cbnz	r0, 516 <ble_process+0xda>
					ble->rxBuffer_[0] ='\0';
     4f8:	2300      	movs	r3, #0
     4fa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
					ble->state_ = 0; 
     4fe:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
     502:	e008      	b.n	516 <ble_process+0xda>
				strcpy(ble->txBuffer_,"AT+DISI?");
     504:	4b15      	ldr	r3, [pc, #84]	; (55c <ble_process+0x120>)
     506:	cb03      	ldmia	r3!, {r0, r1}
     508:	6020      	str	r0, [r4, #0]
     50a:	6061      	str	r1, [r4, #4]
     50c:	781b      	ldrb	r3, [r3, #0]
     50e:	7223      	strb	r3, [r4, #8]
				ble->state_=1;
     510:	2301      	movs	r3, #1
     512:	f884 3090 	strb.w	r3, [r4, #144]	; 0x90
	if(!(ble->txBuffer_[0]=='\0')){  
     516:	7823      	ldrb	r3, [r4, #0]
     518:	b90b      	cbnz	r3, 51e <ble_process+0xe2>
}
     51a:	b011      	add	sp, #68	; 0x44
     51c:	bd30      	pop	{r4, r5, pc}
		ble_send_and_receive(ble->txBuffer_, ble->response_);
     51e:	f104 01a0 	add.w	r1, r4, #160	; 0xa0
     522:	4620      	mov	r0, r4
     524:	4b0e      	ldr	r3, [pc, #56]	; (560 <ble_process+0x124>)
     526:	4798      	blx	r3
		ble->scanTime_ =0;
     528:	2300      	movs	r3, #0
     52a:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
}
     52e:	e7f4      	b.n	51a <ble_process+0xde>
     530:	20000104 	.word	0x20000104
     534:	00001a05 	.word	0x00001a05
     538:	00007bb0 	.word	0x00007bb0
     53c:	00000401 	.word	0x00000401
     540:	00007bb4 	.word	0x00007bb4
     544:	00007bc0 	.word	0x00007bc0
     548:	00007bcc 	.word	0x00007bcc
     54c:	00007bd8 	.word	0x00007bd8
     550:	000071d7 	.word	0x000071d7
     554:	00007bf0 	.word	0x00007bf0
     558:	000071c3 	.word	0x000071c3
     55c:	00007be4 	.word	0x00007be4
     560:	0000037d 	.word	0x0000037d

00000564 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     564:	e7fe      	b.n	564 <Dummy_Handler>
	...

00000568 <Reset_Handler>:
{
     568:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     56a:	4b15      	ldr	r3, [pc, #84]	; (5c0 <Reset_Handler+0x58>)
     56c:	4a15      	ldr	r2, [pc, #84]	; (5c4 <Reset_Handler+0x5c>)
     56e:	429a      	cmp	r2, r3
     570:	d009      	beq.n	586 <Reset_Handler+0x1e>
     572:	4b13      	ldr	r3, [pc, #76]	; (5c0 <Reset_Handler+0x58>)
     574:	4a13      	ldr	r2, [pc, #76]	; (5c4 <Reset_Handler+0x5c>)
     576:	e003      	b.n	580 <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
     578:	6811      	ldr	r1, [r2, #0]
     57a:	6019      	str	r1, [r3, #0]
     57c:	3304      	adds	r3, #4
     57e:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     580:	4911      	ldr	r1, [pc, #68]	; (5c8 <Reset_Handler+0x60>)
     582:	428b      	cmp	r3, r1
     584:	d3f8      	bcc.n	578 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
     586:	4b11      	ldr	r3, [pc, #68]	; (5cc <Reset_Handler+0x64>)
     588:	e002      	b.n	590 <Reset_Handler+0x28>
                *pDest++ = 0;
     58a:	2200      	movs	r2, #0
     58c:	601a      	str	r2, [r3, #0]
     58e:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
     590:	4a0f      	ldr	r2, [pc, #60]	; (5d0 <Reset_Handler+0x68>)
     592:	4293      	cmp	r3, r2
     594:	d3f9      	bcc.n	58a <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     596:	4b0f      	ldr	r3, [pc, #60]	; (5d4 <Reset_Handler+0x6c>)
     598:	4a0f      	ldr	r2, [pc, #60]	; (5d8 <Reset_Handler+0x70>)
     59a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     59e:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     5a0:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     5a4:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     5a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     5ac:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     5b0:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     5b4:	4b09      	ldr	r3, [pc, #36]	; (5dc <Reset_Handler+0x74>)
     5b6:	4798      	blx	r3
        main();
     5b8:	4b09      	ldr	r3, [pc, #36]	; (5e0 <Reset_Handler+0x78>)
     5ba:	4798      	blx	r3
     5bc:	e7fe      	b.n	5bc <Reset_Handler+0x54>
     5be:	bf00      	nop
     5c0:	20000000 	.word	0x20000000
     5c4:	00008168 	.word	0x00008168
     5c8:	200000e8 	.word	0x200000e8
     5cc:	200000e8 	.word	0x200000e8
     5d0:	20000c2c 	.word	0x20000c2c
     5d4:	e000ed00 	.word	0xe000ed00
     5d8:	00000000 	.word	0x00000000
     5dc:	000070ed 	.word	0x000070ed
     5e0:	00005d89 	.word	0x00005d89

000005e4 <TIMER_0_init>:
 * \brief Timer initialization function
 *
 * Enables Timer peripheral, clocks and initializes Timer driver
 */
static void TIMER_0_init(void)
{
     5e4:	b508      	push	{r3, lr}
}

static inline void hri_mclk_set_APBAMASK_TC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
     5e6:	4a08      	ldr	r2, [pc, #32]	; (608 <TIMER_0_init+0x24>)
     5e8:	6953      	ldr	r3, [r2, #20]
     5ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     5ee:	6153      	str	r3, [r2, #20]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     5f0:	2240      	movs	r2, #64	; 0x40
     5f2:	4b06      	ldr	r3, [pc, #24]	; (60c <TIMER_0_init+0x28>)
     5f4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	hri_mclk_set_APBAMASK_TC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, TC0_GCLK_ID, CONF_GCLK_TC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	timer_init(&TIMER_0, TC0, _tc_get_timer());
     5f8:	4b05      	ldr	r3, [pc, #20]	; (610 <TIMER_0_init+0x2c>)
     5fa:	4798      	blx	r3
     5fc:	4602      	mov	r2, r0
     5fe:	4905      	ldr	r1, [pc, #20]	; (614 <TIMER_0_init+0x30>)
     600:	4805      	ldr	r0, [pc, #20]	; (618 <TIMER_0_init+0x34>)
     602:	4b06      	ldr	r3, [pc, #24]	; (61c <TIMER_0_init+0x38>)
     604:	4798      	blx	r3
     606:	bd08      	pop	{r3, pc}
     608:	40000800 	.word	0x40000800
     60c:	40001c00 	.word	0x40001c00
     610:	00004241 	.word	0x00004241
     614:	40003800 	.word	0x40003800
     618:	20000b78 	.word	0x20000b78
     61c:	00001c75 	.word	0x00001c75

00000620 <ADC_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     620:	4b24      	ldr	r3, [pc, #144]	; (6b4 <ADC_0_PORT_init+0x94>)
     622:	2204      	movs	r2, #4
     624:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     626:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     62a:	629a      	str	r2, [r3, #40]	; 0x28
     62c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     630:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     632:	f893 2042 	ldrb.w	r2, [r3, #66]	; 0x42
	tmp &= ~PORT_PINCFG_PMUXEN;
     636:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     63a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     63e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     642:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     646:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     64a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     64e:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     652:	2208      	movs	r2, #8
     654:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     656:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     65a:	629a      	str	r2, [r3, #40]	; 0x28
     65c:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     65e:	f893 2043 	ldrb.w	r2, [r3, #67]	; 0x43
	tmp &= ~PORT_PINCFG_PMUXEN;
     662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     66e:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     676:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     67a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     67e:	f44f 7280 	mov.w	r2, #256	; 0x100
     682:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     686:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     68a:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     68e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     692:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     696:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     69a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     69e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a2:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6a6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6aa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6ae:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     6b2:	4770      	bx	lr
     6b4:	41008000 	.word	0x41008000

000006b8 <ADC_0_CLOCK_init>:
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     6b8:	4a04      	ldr	r2, [pc, #16]	; (6cc <ADC_0_CLOCK_init+0x14>)
     6ba:	6a13      	ldr	r3, [r2, #32]
     6bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     6c0:	6213      	str	r3, [r2, #32]
     6c2:	2240      	movs	r2, #64	; 0x40
     6c4:	4b02      	ldr	r3, [pc, #8]	; (6d0 <ADC_0_CLOCK_init+0x18>)
     6c6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
     6ca:	4770      	bx	lr
     6cc:	40000800 	.word	0x40000800
     6d0:	40001c00 	.word	0x40001c00

000006d4 <ADC_0_init>:
{
     6d4:	b508      	push	{r3, lr}
	ADC_0_CLOCK_init();
     6d6:	4b05      	ldr	r3, [pc, #20]	; (6ec <ADC_0_init+0x18>)
     6d8:	4798      	blx	r3
	ADC_0_PORT_init();
     6da:	4b05      	ldr	r3, [pc, #20]	; (6f0 <ADC_0_init+0x1c>)
     6dc:	4798      	blx	r3
	adc_sync_init(&ADC_0, ADC0, (void *)NULL);
     6de:	2200      	movs	r2, #0
     6e0:	4904      	ldr	r1, [pc, #16]	; (6f4 <ADC_0_init+0x20>)
     6e2:	4805      	ldr	r0, [pc, #20]	; (6f8 <ADC_0_init+0x24>)
     6e4:	4b05      	ldr	r3, [pc, #20]	; (6fc <ADC_0_init+0x28>)
     6e6:	4798      	blx	r3
     6e8:	bd08      	pop	{r3, pc}
     6ea:	bf00      	nop
     6ec:	000006b9 	.word	0x000006b9
     6f0:	00000621 	.word	0x00000621
     6f4:	43001c00 	.word	0x43001c00
     6f8:	20000a7c 	.word	0x20000a7c
     6fc:	0000106d 	.word	0x0000106d

00000700 <CRC_0_init>:
{
     700:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     702:	4a05      	ldr	r2, [pc, #20]	; (718 <CRC_0_init+0x18>)
     704:	6993      	ldr	r3, [r2, #24]
     706:	f043 0302 	orr.w	r3, r3, #2
     70a:	6193      	str	r3, [r2, #24]
	crc_sync_init(&CRC_0, DSU);
     70c:	4903      	ldr	r1, [pc, #12]	; (71c <CRC_0_init+0x1c>)
     70e:	4804      	ldr	r0, [pc, #16]	; (720 <CRC_0_init+0x20>)
     710:	4b04      	ldr	r3, [pc, #16]	; (724 <CRC_0_init+0x24>)
     712:	4798      	blx	r3
     714:	bd08      	pop	{r3, pc}
     716:	bf00      	nop
     718:	40000800 	.word	0x40000800
     71c:	41002000 	.word	0x41002000
     720:	20000a78 	.word	0x20000a78
     724:	00001781 	.word	0x00001781

00000728 <EXTERNAL_IRQ_0_init>:
{
     728:	b508      	push	{r3, lr}
     72a:	2240      	movs	r2, #64	; 0x40
     72c:	4b24      	ldr	r3, [pc, #144]	; (7c0 <EXTERNAL_IRQ_0_init+0x98>)
     72e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_EIC;
     732:	4a24      	ldr	r2, [pc, #144]	; (7c4 <EXTERNAL_IRQ_0_init+0x9c>)
     734:	6953      	ldr	r3, [r2, #20]
     736:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     73a:	6153      	str	r3, [r2, #20]
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     73c:	4b22      	ldr	r3, [pc, #136]	; (7c8 <EXTERNAL_IRQ_0_init+0xa0>)
     73e:	2204      	movs	r2, #4
     740:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     744:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     748:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     74c:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     750:	491e      	ldr	r1, [pc, #120]	; (7cc <EXTERNAL_IRQ_0_init+0xa4>)
     752:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     756:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
     75a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     75e:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     762:	f893 20c2 	ldrb.w	r2, [r3, #194]	; 0xc2
	tmp &= ~PORT_PINCFG_PMUXEN;
     766:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     76a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     76e:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     772:	f893 20b1 	ldrb.w	r2, [r3, #177]	; 0xb1
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     776:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     77a:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     77e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     782:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     786:	4a12      	ldr	r2, [pc, #72]	; (7d0 <EXTERNAL_IRQ_0_init+0xa8>)
     788:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     78c:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     790:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
     794:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     798:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     79c:	f893 20cd 	ldrb.w	r2, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     7a0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7a4:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7a8:	f883 20cd 	strb.w	r2, [r3, #205]	; 0xcd
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7ac:	f893 20b6 	ldrb.w	r2, [r3, #182]	; 0xb6
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7b0:	f002 020f 	and.w	r2, r2, #15
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     7b4:	f883 20b6 	strb.w	r2, [r3, #182]	; 0xb6
	ext_irq_init();
     7b8:	4b06      	ldr	r3, [pc, #24]	; (7d4 <EXTERNAL_IRQ_0_init+0xac>)
     7ba:	4798      	blx	r3
     7bc:	bd08      	pop	{r3, pc}
     7be:	bf00      	nop
     7c0:	40001c00 	.word	0x40001c00
     7c4:	40000800 	.word	0x40000800
     7c8:	41008000 	.word	0x41008000
     7cc:	c0020000 	.word	0xc0020000
     7d0:	40022000 	.word	0x40022000
     7d4:	0000182d 	.word	0x0000182d

000007d8 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     7d8:	4a02      	ldr	r2, [pc, #8]	; (7e4 <FLASH_0_CLOCK_init+0xc>)
     7da:	6913      	ldr	r3, [r2, #16]
     7dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     7e0:	6113      	str	r3, [r2, #16]
     7e2:	4770      	bx	lr
     7e4:	40000800 	.word	0x40000800

000007e8 <FLASH_0_init>:
{
     7e8:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     7ea:	4b03      	ldr	r3, [pc, #12]	; (7f8 <FLASH_0_init+0x10>)
     7ec:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     7ee:	4903      	ldr	r1, [pc, #12]	; (7fc <FLASH_0_init+0x14>)
     7f0:	4803      	ldr	r0, [pc, #12]	; (800 <FLASH_0_init+0x18>)
     7f2:	4b04      	ldr	r3, [pc, #16]	; (804 <FLASH_0_init+0x1c>)
     7f4:	4798      	blx	r3
     7f6:	bd08      	pop	{r3, pc}
     7f8:	000007d9 	.word	0x000007d9
     7fc:	41004000 	.word	0x41004000
     800:	20000a5c 	.word	0x20000a5c
     804:	00001875 	.word	0x00001875

00000808 <CALENDAR_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
     808:	4a02      	ldr	r2, [pc, #8]	; (814 <CALENDAR_0_CLOCK_init+0xc>)
     80a:	6953      	ldr	r3, [r2, #20]
     80c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     810:	6153      	str	r3, [r2, #20]
     812:	4770      	bx	lr
     814:	40000800 	.word	0x40000800

00000818 <CALENDAR_0_init>:
{
     818:	b508      	push	{r3, lr}
	CALENDAR_0_CLOCK_init();
     81a:	4b03      	ldr	r3, [pc, #12]	; (828 <CALENDAR_0_init+0x10>)
     81c:	4798      	blx	r3
	calendar_init(&CALENDAR_0, RTC);
     81e:	4903      	ldr	r1, [pc, #12]	; (82c <CALENDAR_0_init+0x14>)
     820:	4803      	ldr	r0, [pc, #12]	; (830 <CALENDAR_0_init+0x18>)
     822:	4b04      	ldr	r3, [pc, #16]	; (834 <CALENDAR_0_init+0x1c>)
     824:	4798      	blx	r3
     826:	bd08      	pop	{r3, pc}
     828:	00000809 	.word	0x00000809
     82c:	40002400 	.word	0x40002400
     830:	20000a80 	.word	0x20000a80
     834:	000014bd 	.word	0x000014bd

00000838 <USART_0_CLOCK_init>:
     838:	4b06      	ldr	r3, [pc, #24]	; (854 <USART_0_CLOCK_init+0x1c>)
     83a:	2240      	movs	r2, #64	; 0x40
     83c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     840:	2241      	movs	r2, #65	; 0x41
     842:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     846:	4a04      	ldr	r2, [pc, #16]	; (858 <USART_0_CLOCK_init+0x20>)
     848:	6953      	ldr	r3, [r2, #20]
     84a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     84e:	6153      	str	r3, [r2, #20]
     850:	4770      	bx	lr
     852:	bf00      	nop
     854:	40001c00 	.word	0x40001c00
     858:	40000800 	.word	0x40000800

0000085c <USART_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     85c:	4b10      	ldr	r3, [pc, #64]	; (8a0 <USART_0_PORT_init+0x44>)
     85e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
	tmp &= ~PORT_PINCFG_PMUXEN;
     862:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     866:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     86a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     86e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     872:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     876:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     87a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     87e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     882:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     886:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     88a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     88e:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     892:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     896:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     89a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
     89e:	4770      	bx	lr
     8a0:	41008000 	.word	0x41008000

000008a4 <USART_0_init>:
{
     8a4:	b510      	push	{r4, lr}
     8a6:	b082      	sub	sp, #8
	USART_0_CLOCK_init();
     8a8:	4b06      	ldr	r3, [pc, #24]	; (8c4 <USART_0_init+0x20>)
     8aa:	4798      	blx	r3
	usart_async_init(&USART_0, SERCOM0, USART_0_buffer, USART_0_BUFFER_SIZE, (void *)NULL);
     8ac:	2300      	movs	r3, #0
     8ae:	9300      	str	r3, [sp, #0]
     8b0:	2310      	movs	r3, #16
     8b2:	4a05      	ldr	r2, [pc, #20]	; (8c8 <USART_0_init+0x24>)
     8b4:	4905      	ldr	r1, [pc, #20]	; (8cc <USART_0_init+0x28>)
     8b6:	4806      	ldr	r0, [pc, #24]	; (8d0 <USART_0_init+0x2c>)
     8b8:	4c06      	ldr	r4, [pc, #24]	; (8d4 <USART_0_init+0x30>)
     8ba:	47a0      	blx	r4
	USART_0_PORT_init();
     8bc:	4b06      	ldr	r3, [pc, #24]	; (8d8 <USART_0_init+0x34>)
     8be:	4798      	blx	r3
}
     8c0:	b002      	add	sp, #8
     8c2:	bd10      	pop	{r4, pc}
     8c4:	00000839 	.word	0x00000839
     8c8:	2000010c 	.word	0x2000010c
     8cc:	40003000 	.word	0x40003000
     8d0:	20000ab8 	.word	0x20000ab8
     8d4:	00001e09 	.word	0x00001e09
     8d8:	0000085d 	.word	0x0000085d

000008dc <USART_1_CLOCK_init>:
     8dc:	4b06      	ldr	r3, [pc, #24]	; (8f8 <USART_1_CLOCK_init+0x1c>)
     8de:	2240      	movs	r2, #64	; 0x40
     8e0:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     8e4:	2243      	movs	r2, #67	; 0x43
     8e6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     8ea:	4a04      	ldr	r2, [pc, #16]	; (8fc <USART_1_CLOCK_init+0x20>)
     8ec:	6993      	ldr	r3, [r2, #24]
     8ee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     8f2:	6193      	str	r3, [r2, #24]
     8f4:	4770      	bx	lr
     8f6:	bf00      	nop
     8f8:	40001c00 	.word	0x40001c00
     8fc:	40000800 	.word	0x40000800

00000900 <USART_1_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     900:	4b10      	ldr	r3, [pc, #64]	; (944 <USART_1_PORT_init+0x44>)
     902:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     906:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     90a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     90e:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     912:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     916:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     91a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     91e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     922:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     926:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     92a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     92e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     932:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     936:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     93a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     93e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
     942:	4770      	bx	lr
     944:	41008000 	.word	0x41008000

00000948 <USART_1_init>:
{
     948:	b510      	push	{r4, lr}
     94a:	b082      	sub	sp, #8
	USART_1_CLOCK_init();
     94c:	4b06      	ldr	r3, [pc, #24]	; (968 <USART_1_init+0x20>)
     94e:	4798      	blx	r3
	usart_async_init(&USART_1, SERCOM2, USART_1_buffer, USART_1_BUFFER_SIZE, (void *)NULL);
     950:	2300      	movs	r3, #0
     952:	9300      	str	r3, [sp, #0]
     954:	2310      	movs	r3, #16
     956:	4a05      	ldr	r2, [pc, #20]	; (96c <USART_1_init+0x24>)
     958:	4905      	ldr	r1, [pc, #20]	; (970 <USART_1_init+0x28>)
     95a:	4806      	ldr	r0, [pc, #24]	; (974 <USART_1_init+0x2c>)
     95c:	4c06      	ldr	r4, [pc, #24]	; (978 <USART_1_init+0x30>)
     95e:	47a0      	blx	r4
	USART_1_PORT_init();
     960:	4b06      	ldr	r3, [pc, #24]	; (97c <USART_1_init+0x34>)
     962:	4798      	blx	r3
}
     964:	b002      	add	sp, #8
     966:	bd10      	pop	{r4, pc}
     968:	000008dd 	.word	0x000008dd
     96c:	2000011c 	.word	0x2000011c
     970:	41012000 	.word	0x41012000
     974:	20000b08 	.word	0x20000b08
     978:	00001e09 	.word	0x00001e09
     97c:	00000901 	.word	0x00000901

00000980 <I2C_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     980:	4b16      	ldr	r3, [pc, #88]	; (9dc <I2C_0_PORT_init+0x5c>)
     982:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
     986:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     98a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     98e:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
	tmp &= ~PORT_PINCFG_PMUXEN;
     992:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     996:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     99a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     99e:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     9a2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     9a6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     9ae:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
     9b2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     9b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     9ba:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
	tmp &= ~PORT_PINCFG_PMUXEN;
     9be:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     9c2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     9c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     9ca:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9ce:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9d2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
     9da:	4770      	bx	lr
     9dc:	41008000 	.word	0x41008000

000009e0 <I2C_0_CLOCK_init>:
     9e0:	4b06      	ldr	r3, [pc, #24]	; (9fc <I2C_0_CLOCK_init+0x1c>)
     9e2:	2240      	movs	r2, #64	; 0x40
     9e4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     9e8:	2241      	movs	r2, #65	; 0x41
     9ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     9ee:	4a04      	ldr	r2, [pc, #16]	; (a00 <I2C_0_CLOCK_init+0x20>)
     9f0:	6993      	ldr	r3, [r2, #24]
     9f2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     9f6:	6193      	str	r3, [r2, #24]
     9f8:	4770      	bx	lr
     9fa:	bf00      	nop
     9fc:	40001c00 	.word	0x40001c00
     a00:	40000800 	.word	0x40000800

00000a04 <I2C_0_init>:
{
     a04:	b508      	push	{r3, lr}
	I2C_0_CLOCK_init();
     a06:	4b04      	ldr	r3, [pc, #16]	; (a18 <I2C_0_init+0x14>)
     a08:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     a0a:	4904      	ldr	r1, [pc, #16]	; (a1c <I2C_0_init+0x18>)
     a0c:	4804      	ldr	r0, [pc, #16]	; (a20 <I2C_0_init+0x1c>)
     a0e:	4b05      	ldr	r3, [pc, #20]	; (a24 <I2C_0_init+0x20>)
     a10:	4798      	blx	r3
	I2C_0_PORT_init();
     a12:	4b05      	ldr	r3, [pc, #20]	; (a28 <I2C_0_init+0x24>)
     a14:	4798      	blx	r3
     a16:	bd08      	pop	{r3, pc}
     a18:	000009e1 	.word	0x000009e1
     a1c:	41014000 	.word	0x41014000
     a20:	20000b58 	.word	0x20000b58
     a24:	0000191d 	.word	0x0000191d
     a28:	00000981 	.word	0x00000981

00000a2c <SPI_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a2c:	4b28      	ldr	r3, [pc, #160]	; (ad0 <SPI_0_PORT_init+0xa4>)
     a2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
     a32:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a34:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a36:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     a3a:	629a      	str	r2, [r3, #40]	; 0x28
     a3c:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
     a40:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a42:	f893 204d 	ldrb.w	r2, [r3, #77]	; 0x4d
	tmp &= ~PORT_PINCFG_PMUXEN;
     a46:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a4a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a4e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a52:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a56:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a5a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a5e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     a62:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     a66:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     a68:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a6a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     a6e:	629a      	str	r2, [r3, #40]	; 0x28
     a70:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a72:	f893 204c 	ldrb.w	r2, [r3, #76]	; 0x4c
	tmp &= ~PORT_PINCFG_PMUXEN;
     a76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a7e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a82:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a86:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a8a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a8e:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     a92:	f44f 4200 	mov.w	r2, #32768	; 0x8000
     a96:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     a98:	4a0e      	ldr	r2, [pc, #56]	; (ad4 <SPI_0_PORT_init+0xa8>)
     a9a:	629a      	str	r2, [r3, #40]	; 0x28
     a9c:	f1a2 2280 	sub.w	r2, r2, #2147516416	; 0x80008000
     aa0:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     aa2:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
     aa6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     aaa:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aae:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
	tmp &= ~PORT_PINCFG_PMUXEN;
     ab2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ab6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aba:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     abe:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ac2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ac6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     aca:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
     ace:	4770      	bx	lr
     ad0:	41008000 	.word	0x41008000
     ad4:	40028000 	.word	0x40028000

00000ad8 <SPI_0_CLOCK_init>:
     ad8:	4b06      	ldr	r3, [pc, #24]	; (af4 <SPI_0_CLOCK_init+0x1c>)
     ada:	2240      	movs	r2, #64	; 0x40
     adc:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     ae0:	2241      	movs	r2, #65	; 0x41
     ae2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     ae6:	4a04      	ldr	r2, [pc, #16]	; (af8 <SPI_0_CLOCK_init+0x20>)
     ae8:	6a13      	ldr	r3, [r2, #32]
     aea:	f043 0301 	orr.w	r3, r3, #1
     aee:	6213      	str	r3, [r2, #32]
     af0:	4770      	bx	lr
     af2:	bf00      	nop
     af4:	40001c00 	.word	0x40001c00
     af8:	40000800 	.word	0x40000800

00000afc <SPI_0_init>:
{
     afc:	b508      	push	{r3, lr}
	SPI_0_CLOCK_init();
     afe:	4b05      	ldr	r3, [pc, #20]	; (b14 <SPI_0_init+0x18>)
     b00:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM4);
     b02:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     b06:	4804      	ldr	r0, [pc, #16]	; (b18 <SPI_0_init+0x1c>)
     b08:	4b04      	ldr	r3, [pc, #16]	; (b1c <SPI_0_init+0x20>)
     b0a:	4798      	blx	r3
	SPI_0_PORT_init();
     b0c:	4b04      	ldr	r3, [pc, #16]	; (b20 <SPI_0_init+0x24>)
     b0e:	4798      	blx	r3
     b10:	bd08      	pop	{r3, pc}
     b12:	bf00      	nop
     b14:	00000ad9 	.word	0x00000ad9
     b18:	20000aa0 	.word	0x20000aa0
     b1c:	00001a59 	.word	0x00001a59
     b20:	00000a2d 	.word	0x00000a2d

00000b24 <delay_driver_init>:
{
     b24:	b508      	push	{r3, lr}
	delay_init(SysTick);
     b26:	4802      	ldr	r0, [pc, #8]	; (b30 <delay_driver_init+0xc>)
     b28:	4b02      	ldr	r3, [pc, #8]	; (b34 <delay_driver_init+0x10>)
     b2a:	4798      	blx	r3
     b2c:	bd08      	pop	{r3, pc}
     b2e:	bf00      	nop
     b30:	e000e010 	.word	0xe000e010
     b34:	000017b5 	.word	0x000017b5

00000b38 <USB_0_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b38:	4b1e      	ldr	r3, [pc, #120]	; (bb4 <USB_0_PORT_init+0x7c>)
     b3a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     b3e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b40:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     b44:	6299      	str	r1, [r3, #40]	; 0x28
     b46:	481c      	ldr	r0, [pc, #112]	; (bb8 <USB_0_PORT_init+0x80>)
     b48:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b4a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b4c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     b50:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     b54:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b58:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     b5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b60:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b64:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b68:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     b6c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b70:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     b78:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     b7c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     b7e:	6299      	str	r1, [r3, #40]	; 0x28
     b80:	490e      	ldr	r1, [pc, #56]	; (bbc <USB_0_PORT_init+0x84>)
     b82:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     b84:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     b86:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     b8a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     b8e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b92:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     b96:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b9a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b9e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ba2:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ba6:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     baa:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     bb2:	4770      	bx	lr
     bb4:	41008000 	.word	0x41008000
     bb8:	c0000100 	.word	0xc0000100
     bbc:	c0000200 	.word	0xc0000200

00000bc0 <USB_0_CLOCK_init>:
     bc0:	2240      	movs	r2, #64	; 0x40
     bc2:	4b07      	ldr	r3, [pc, #28]	; (be0 <USB_0_CLOCK_init+0x20>)
     bc4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     bc8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     bcc:	691a      	ldr	r2, [r3, #16]
     bce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     bd2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     bd4:	699a      	ldr	r2, [r3, #24]
     bd6:	f042 0201 	orr.w	r2, r2, #1
     bda:	619a      	str	r2, [r3, #24]
     bdc:	4770      	bx	lr
     bde:	bf00      	nop
     be0:	40001c00 	.word	0x40001c00

00000be4 <USB_0_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_0_init(void)
{
     be4:	b508      	push	{r3, lr}
	USB_0_CLOCK_init();
     be6:	4b03      	ldr	r3, [pc, #12]	; (bf4 <USB_0_init+0x10>)
     be8:	4798      	blx	r3
	usb_d_init();
     bea:	4b03      	ldr	r3, [pc, #12]	; (bf8 <USB_0_init+0x14>)
     bec:	4798      	blx	r3
	USB_0_PORT_init();
     bee:	4b03      	ldr	r3, [pc, #12]	; (bfc <USB_0_init+0x18>)
     bf0:	4798      	blx	r3
     bf2:	bd08      	pop	{r3, pc}
     bf4:	00000bc1 	.word	0x00000bc1
     bf8:	000021c5 	.word	0x000021c5
     bfc:	00000b39 	.word	0x00000b39

00000c00 <CAN_0_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c00:	4b10      	ldr	r3, [pc, #64]	; (c44 <CAN_0_PORT_init+0x44>)
     c02:	f893 20cf 	ldrb.w	r2, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     c06:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c0a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c0e:	f883 20cf 	strb.w	r2, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c12:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     c16:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     c1a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c1e:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c22:	f893 20ce 	ldrb.w	r2, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     c26:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c2a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c2e:	f883 20ce 	strb.w	r2, [r3, #206]	; 0xce
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c32:	f893 20b7 	ldrb.w	r2, [r3, #183]	; 0xb7
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c36:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c3a:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c3e:	f883 20b7 	strb.w	r2, [r3, #183]	; 0xb7
     c42:	4770      	bx	lr
     c44:	41008000 	.word	0x41008000

00000c48 <CAN_0_init>:
 * \brief CAN initialization function
 *
 * Enables CAN peripheral, clocks and initializes CAN driver
 */
void CAN_0_init(void)
{
     c48:	b508      	push	{r3, lr}
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_CAN1;
     c4a:	4a08      	ldr	r2, [pc, #32]	; (c6c <CAN_0_init+0x24>)
     c4c:	6913      	ldr	r3, [r2, #16]
     c4e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
     c52:	6113      	str	r3, [r2, #16]
     c54:	2240      	movs	r2, #64	; 0x40
     c56:	4b06      	ldr	r3, [pc, #24]	; (c70 <CAN_0_init+0x28>)
     c58:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	hri_mclk_set_AHBMASK_CAN1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, CAN1_GCLK_ID, CONF_GCLK_CAN1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	can_async_init(&CAN_0, CAN1);
     c5c:	4905      	ldr	r1, [pc, #20]	; (c74 <CAN_0_init+0x2c>)
     c5e:	4806      	ldr	r0, [pc, #24]	; (c78 <CAN_0_init+0x30>)
     c60:	4b06      	ldr	r3, [pc, #24]	; (c7c <CAN_0_init+0x34>)
     c62:	4798      	blx	r3
	CAN_0_PORT_init();
     c64:	4b06      	ldr	r3, [pc, #24]	; (c80 <CAN_0_init+0x38>)
     c66:	4798      	blx	r3
     c68:	bd08      	pop	{r3, pc}
     c6a:	bf00      	nop
     c6c:	40000800 	.word	0x40000800
     c70:	40001c00 	.word	0x40001c00
     c74:	42000400 	.word	0x42000400
     c78:	20000a34 	.word	0x20000a34
     c7c:	00001731 	.word	0x00001731
     c80:	00000c01 	.word	0x00000c01

00000c84 <system_init>:
}

void system_init(void)
{
     c84:	b570      	push	{r4, r5, r6, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     c86:	4b7c      	ldr	r3, [pc, #496]	; (e78 <system_init+0x1f4>)
     c88:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c8a:	4b7c      	ldr	r3, [pc, #496]	; (e7c <system_init+0x1f8>)
     c8c:	2180      	movs	r1, #128	; 0x80
     c8e:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c90:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c92:	4d7b      	ldr	r5, [pc, #492]	; (e80 <system_init+0x1fc>)
     c94:	629d      	str	r5, [r3, #40]	; 0x28
     c96:	f04f 4040 	mov.w	r0, #3221225472	; 0xc0000000
     c9a:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c9c:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     ca0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ca4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     ca8:	f44f 6280 	mov.w	r2, #1024	; 0x400
     cac:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     cae:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     cb2:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     cb6:	629a      	str	r2, [r3, #40]	; 0x28
     cb8:	4a72      	ldr	r2, [pc, #456]	; (e84 <system_init+0x200>)
     cba:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     cbc:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
     cc0:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     cc4:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cc8:	f893 404a 	ldrb.w	r4, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     ccc:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cd0:	f883 404a 	strb.w	r4, [r3, #74]	; 0x4a
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     cd4:	f44f 6400 	mov.w	r4, #2048	; 0x800
     cd8:	605c      	str	r4, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     cda:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     cde:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     ce2:	629c      	str	r4, [r3, #40]	; 0x28
     ce4:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ce6:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
     cea:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     cee:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     cf2:	f893 404b 	ldrb.w	r4, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     cf6:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     cfa:	f883 404b 	strb.w	r4, [r3, #75]	; 0x4b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     cfe:	f44f 4480 	mov.w	r4, #16384	; 0x4000
     d02:	619c      	str	r4, [r3, #24]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d04:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d06:	f04f 2440 	mov.w	r4, #1073758208	; 0x40004000
     d0a:	629c      	str	r4, [r3, #40]	; 0x28
     d0c:	6298      	str	r0, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d0e:	f893 404e 	ldrb.w	r4, [r3, #78]	; 0x4e
	tmp &= ~PORT_PINCFG_PMUXEN;
     d12:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d16:	f883 404e 	strb.w	r4, [r3, #78]	; 0x4e
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d1a:	f44f 2480 	mov.w	r4, #262144	; 0x40000
     d1e:	615c      	str	r4, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d20:	609c      	str	r4, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d22:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
     d26:	629c      	str	r4, [r3, #40]	; 0x28
     d28:	4e57      	ldr	r6, [pc, #348]	; (e88 <system_init+0x204>)
     d2a:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d2c:	f893 6052 	ldrb.w	r6, [r3, #82]	; 0x52
	tmp &= ~PORT_PINCFG_PMUXEN;
     d30:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d34:	f883 6052 	strb.w	r6, [r3, #82]	; 0x52
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d38:	f44f 2600 	mov.w	r6, #524288	; 0x80000
     d3c:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d3e:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d40:	629c      	str	r4, [r3, #40]	; 0x28
     d42:	4e52      	ldr	r6, [pc, #328]	; (e8c <system_init+0x208>)
     d44:	629e      	str	r6, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d46:	f893 6053 	ldrb.w	r6, [r3, #83]	; 0x53
	tmp &= ~PORT_PINCFG_PMUXEN;
     d4a:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d4e:	f883 6053 	strb.w	r6, [r3, #83]	; 0x53
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d52:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
     d56:	615e      	str	r6, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d58:	609e      	str	r6, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5a:	629c      	str	r4, [r3, #40]	; 0x28
     d5c:	4c4c      	ldr	r4, [pc, #304]	; (e90 <system_init+0x20c>)
     d5e:	629c      	str	r4, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d60:	f893 4054 	ldrb.w	r4, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     d64:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d68:	f883 4054 	strb.w	r4, [r3, #84]	; 0x54
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d6c:	2410      	movs	r4, #16
     d6e:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d72:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     d76:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     d7a:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     d7e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d82:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
     d86:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     d8a:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d8e:	f893 40c4 	ldrb.w	r4, [r3, #196]	; 0xc4
	tmp &= ~PORT_PINCFG_PMUXEN;
     d92:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d96:	f883 40c4 	strb.w	r4, [r3, #196]	; 0xc4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     d9a:	2420      	movs	r4, #32
     d9c:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     da0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     da4:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     da8:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     dac:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     db0:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
     db4:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     db8:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     dbc:	f893 40c5 	ldrb.w	r4, [r3, #197]	; 0xc5
	tmp &= ~PORT_PINCFG_PMUXEN;
     dc0:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     dc4:	f883 40c5 	strb.w	r4, [r3, #197]	; 0xc5
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     dc8:	2440      	movs	r4, #64	; 0x40
     dca:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     dce:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
     dd2:	f504 3400 	add.w	r4, r4, #131072	; 0x20000
     dd6:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     dda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     dde:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
     de2:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     de6:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     dea:	f893 40c6 	ldrb.w	r4, [r3, #198]	; 0xc6
	tmp &= ~PORT_PINCFG_PMUXEN;
     dee:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     df2:	f883 40c6 	strb.w	r4, [r3, #198]	; 0xc6
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     df6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     dfa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     dfe:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
     e02:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e06:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     e0a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e0e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e12:	f44f 7100 	mov.w	r1, #512	; 0x200
     e16:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e1a:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e1e:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     e22:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e26:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e2a:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
     e2e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     e32:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e36:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     e3a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e3e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(BAT_STATUS, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     e42:	4b14      	ldr	r3, [pc, #80]	; (e94 <system_init+0x210>)
     e44:	4798      	blx	r3

	CRC_0_init();
     e46:	4b14      	ldr	r3, [pc, #80]	; (e98 <system_init+0x214>)
     e48:	4798      	blx	r3
	EXTERNAL_IRQ_0_init();
     e4a:	4b14      	ldr	r3, [pc, #80]	; (e9c <system_init+0x218>)
     e4c:	4798      	blx	r3

	FLASH_0_init();
     e4e:	4b14      	ldr	r3, [pc, #80]	; (ea0 <system_init+0x21c>)
     e50:	4798      	blx	r3

	CALENDAR_0_init();
     e52:	4b14      	ldr	r3, [pc, #80]	; (ea4 <system_init+0x220>)
     e54:	4798      	blx	r3
	USART_0_init();
     e56:	4b14      	ldr	r3, [pc, #80]	; (ea8 <system_init+0x224>)
     e58:	4798      	blx	r3
	USART_1_init();
     e5a:	4b14      	ldr	r3, [pc, #80]	; (eac <system_init+0x228>)
     e5c:	4798      	blx	r3

	I2C_0_init();
     e5e:	4b14      	ldr	r3, [pc, #80]	; (eb0 <system_init+0x22c>)
     e60:	4798      	blx	r3

	SPI_0_init();
     e62:	4b14      	ldr	r3, [pc, #80]	; (eb4 <system_init+0x230>)
     e64:	4798      	blx	r3

	delay_driver_init();
     e66:	4b14      	ldr	r3, [pc, #80]	; (eb8 <system_init+0x234>)
     e68:	4798      	blx	r3

	TIMER_0_init();
     e6a:	4b14      	ldr	r3, [pc, #80]	; (ebc <system_init+0x238>)
     e6c:	4798      	blx	r3
	USB_0_init();
     e6e:	4b14      	ldr	r3, [pc, #80]	; (ec0 <system_init+0x23c>)
     e70:	4798      	blx	r3
	CAN_0_init();
     e72:	4b14      	ldr	r3, [pc, #80]	; (ec4 <system_init+0x240>)
     e74:	4798      	blx	r3
     e76:	bd70      	pop	{r4, r5, r6, pc}
     e78:	00002abd 	.word	0x00002abd
     e7c:	41008000 	.word	0x41008000
     e80:	40000080 	.word	0x40000080
     e84:	c0020000 	.word	0xc0020000
     e88:	c0000004 	.word	0xc0000004
     e8c:	c0000008 	.word	0xc0000008
     e90:	c0000010 	.word	0xc0000010
     e94:	000006d5 	.word	0x000006d5
     e98:	00000701 	.word	0x00000701
     e9c:	00000729 	.word	0x00000729
     ea0:	000007e9 	.word	0x000007e9
     ea4:	00000819 	.word	0x00000819
     ea8:	000008a5 	.word	0x000008a5
     eac:	00000949 	.word	0x00000949
     eb0:	00000a05 	.word	0x00000a05
     eb4:	00000afd 	.word	0x00000afd
     eb8:	00000b25 	.word	0x00000b25
     ebc:	000005e5 	.word	0x000005e5
     ec0:	00000be5 	.word	0x00000be5
     ec4:	00000c49 	.word	0x00000c49

00000ec8 <alarm_cb>:
 * Example of using CALENDAR_0.
 */
static struct calendar_alarm alarm;

static void alarm_cb(struct calendar_descriptor *const descr)
{
     ec8:	4770      	bx	lr
	...

00000ecc <CALENDAR_0_example>:
	/* alarm expired */
}

void CALENDAR_0_example(void)
{
     ecc:	b510      	push	{r4, lr}
     ece:	b082      	sub	sp, #8
	struct calendar_date date;
	struct calendar_time time;

	calendar_enable(&CALENDAR_0);
     ed0:	4c17      	ldr	r4, [pc, #92]	; (f30 <CALENDAR_0_example+0x64>)
     ed2:	4620      	mov	r0, r4
     ed4:	4b17      	ldr	r3, [pc, #92]	; (f34 <CALENDAR_0_example+0x68>)
     ed6:	4798      	blx	r3

	date.year  = 2023;
     ed8:	f240 73e7 	movw	r3, #2023	; 0x7e7
     edc:	f8ad 3006 	strh.w	r3, [sp, #6]
	date.month = 9;
     ee0:	2309      	movs	r3, #9
     ee2:	f88d 3005 	strb.w	r3, [sp, #5]
	date.day   = 6;
     ee6:	2306      	movs	r3, #6
     ee8:	f88d 3004 	strb.w	r3, [sp, #4]

	time.hour = 17;
     eec:	2311      	movs	r3, #17
     eee:	f88d 3002 	strb.w	r3, [sp, #2]
	time.min  = 00;
     ef2:	2300      	movs	r3, #0
     ef4:	f88d 3001 	strb.w	r3, [sp, #1]
	time.sec  = 00;
     ef8:	f88d 3000 	strb.w	r3, [sp]

	calendar_set_date(&CALENDAR_0, &date);
     efc:	a901      	add	r1, sp, #4
     efe:	4620      	mov	r0, r4
     f00:	4b0d      	ldr	r3, [pc, #52]	; (f38 <CALENDAR_0_example+0x6c>)
     f02:	4798      	blx	r3
	calendar_set_time(&CALENDAR_0, &time);
     f04:	4669      	mov	r1, sp
     f06:	4620      	mov	r0, r4
     f08:	4b0c      	ldr	r3, [pc, #48]	; (f3c <CALENDAR_0_example+0x70>)
     f0a:	4798      	blx	r3
	
	alarm.cal_alarm.datetime.time.sec = 4;
     f0c:	490c      	ldr	r1, [pc, #48]	; (f40 <CALENDAR_0_example+0x74>)
     f0e:	2304      	movs	r3, #4
     f10:	f881 3404 	strb.w	r3, [r1, #1028]	; 0x404
	alarm.cal_alarm.option            = CALENDAR_ALARM_MATCH_SEC;
     f14:	2301      	movs	r3, #1
     f16:	f881 3410 	strb.w	r3, [r1, #1040]	; 0x410
	alarm.cal_alarm.mode              = REPEAT;
     f1a:	2302      	movs	r3, #2
     f1c:	f881 3411 	strb.w	r3, [r1, #1041]	; 0x411

	calendar_set_alarm(&CALENDAR_0, &alarm, alarm_cb);
     f20:	4a08      	ldr	r2, [pc, #32]	; (f44 <CALENDAR_0_example+0x78>)
     f22:	f501 6180 	add.w	r1, r1, #1024	; 0x400
     f26:	4620      	mov	r0, r4
     f28:	4b07      	ldr	r3, [pc, #28]	; (f48 <CALENDAR_0_example+0x7c>)
     f2a:	4798      	blx	r3
}
     f2c:	b002      	add	sp, #8
     f2e:	bd10      	pop	{r4, pc}
     f30:	20000a80 	.word	0x20000a80
     f34:	00001501 	.word	0x00001501
     f38:	00001595 	.word	0x00001595
     f3c:	0000152d 	.word	0x0000152d
     f40:	2000012c 	.word	0x2000012c
     f44:	00000ec9 	.word	0x00000ec9
     f48:	000015fd 	.word	0x000015fd

00000f4c <i2c_m_sync_byte_write>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     f4c:	b500      	push	{lr}
     f4e:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     f50:	8b83      	ldrh	r3, [r0, #28]
     f52:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     f56:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
     f58:	f44f 4300 	mov.w	r3, #32768	; 0x8000
     f5c:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     f60:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     f62:	a901      	add	r1, sp, #4
     f64:	4b02      	ldr	r3, [pc, #8]	; (f70 <i2c_m_sync_byte_write+0x24>)
     f66:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     f68:	b005      	add	sp, #20
     f6a:	f85d fb04 	ldr.w	pc, [sp], #4
     f6e:	bf00      	nop
     f70:	00003981 	.word	0x00003981

00000f74 <i2c_m_sync_byte_write_nostop>:

/**
 * \brief Sync version of i2c write command for bytes
 */
int32_t i2c_m_sync_byte_write_nostop(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     f74:	b500      	push	{lr}
     f76:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     f78:	8b83      	ldrh	r3, [r0, #28]
     f7a:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     f7e:	9202      	str	r2, [sp, #8]
	msg.flags  = 0;
     f80:	2300      	movs	r3, #0
     f82:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     f86:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     f88:	a901      	add	r1, sp, #4
     f8a:	4b02      	ldr	r3, [pc, #8]	; (f94 <i2c_m_sync_byte_write_nostop+0x20>)
     f8c:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     f8e:	b005      	add	sp, #20
     f90:	f85d fb04 	ldr.w	pc, [sp], #4
     f94:	00003981 	.word	0x00003981

00000f98 <i2c_m_sync_byte_read>:

/**
 * \brief Sync version of i2c read command for bytes
 */
int32_t i2c_m_sync_byte_read(struct i2c_m_sync_desc *i2c, uint8_t *buffer, uint8_t length)
{
     f98:	b500      	push	{lr}
     f9a:	b085      	sub	sp, #20
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
     f9c:	8b83      	ldrh	r3, [r0, #28]
     f9e:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = length;
     fa2:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     fa4:	f248 0301 	movw	r3, #32769	; 0x8001
     fa8:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buffer;
     fac:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     fae:	a901      	add	r1, sp, #4
     fb0:	4b02      	ldr	r3, [pc, #8]	; (fbc <i2c_m_sync_byte_read+0x24>)
     fb2:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
     fb4:	b005      	add	sp, #20
     fb6:	f85d fb04 	ldr.w	pc, [sp], #4
     fba:	bf00      	nop
     fbc:	00003981 	.word	0x00003981

00000fc0 <FRAM_init>:


int FRAM_init(void)
{
     fc0:	b510      	push	{r4, lr}
	//i2c_m_sync_get_io_descriptor(&I2C_0, &fram_io);
	i2c_m_sync_enable(&I2C_0);
     fc2:	4c05      	ldr	r4, [pc, #20]	; (fd8 <FRAM_init+0x18>)
     fc4:	4620      	mov	r0, r4
     fc6:	4b05      	ldr	r3, [pc, #20]	; (fdc <FRAM_init+0x1c>)
     fc8:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     fca:	f44f 6200 	mov.w	r2, #2048	; 0x800
     fce:	2150      	movs	r1, #80	; 0x50
     fd0:	4620      	mov	r0, r4
     fd2:	4b03      	ldr	r3, [pc, #12]	; (fe0 <FRAM_init+0x20>)
     fd4:	4798      	blx	r3
	
	return;
}
     fd6:	bd10      	pop	{r4, pc}
     fd8:	20000b58 	.word	0x20000b58
     fdc:	0000195d 	.word	0x0000195d
     fe0:	00001969 	.word	0x00001969

00000fe4 <FRAM_bytewrite>:


/*---------------------------------------------------------------------------*/
void FRAM_bytewrite(uint16_t addr, uint8_t* data)
{
     fe4:	b570      	push	{r4, r5, r6, lr}
     fe6:	b082      	sub	sp, #8
     fe8:	4605      	mov	r5, r0
     fea:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
     fec:	4c0a      	ldr	r4, [pc, #40]	; (1018 <FRAM_bytewrite+0x34>)
     fee:	f44f 6200 	mov.w	r2, #2048	; 0x800
     ff2:	2150      	movs	r1, #80	; 0x50
     ff4:	4620      	mov	r0, r4
     ff6:	4b09      	ldr	r3, [pc, #36]	; (101c <FRAM_bytewrite+0x38>)
     ff8:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
     ffa:	0a2a      	lsrs	r2, r5, #8
	uint8_t databuf = *data;
     ffc:	7833      	ldrb	r3, [r6, #0]
	uint8_t buff[3] = {add_high, add_low, databuf};
     ffe:	f88d 2004 	strb.w	r2, [sp, #4]
    1002:	f88d 5005 	strb.w	r5, [sp, #5]
    1006:	f88d 3006 	strb.w	r3, [sp, #6]

	i2c_m_sync_byte_write(&I2C_0, buff, 3);
    100a:	2203      	movs	r2, #3
    100c:	a901      	add	r1, sp, #4
    100e:	4620      	mov	r0, r4
    1010:	4b03      	ldr	r3, [pc, #12]	; (1020 <FRAM_bytewrite+0x3c>)
    1012:	4798      	blx	r3
	
	return;
}
    1014:	b002      	add	sp, #8
    1016:	bd70      	pop	{r4, r5, r6, pc}
    1018:	20000b58 	.word	0x20000b58
    101c:	00001969 	.word	0x00001969
    1020:	00000f4d 	.word	0x00000f4d

00001024 <FRAM_byteread>:

void FRAM_byteread(uint16_t addr, uint8_t* data)
{
    1024:	b570      	push	{r4, r5, r6, lr}
    1026:	b082      	sub	sp, #8
    1028:	4605      	mov	r5, r0
    102a:	460e      	mov	r6, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, FRAM_address, I2C_M_SEVEN);
    102c:	4c0b      	ldr	r4, [pc, #44]	; (105c <FRAM_byteread+0x38>)
    102e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1032:	2150      	movs	r1, #80	; 0x50
    1034:	4620      	mov	r0, r4
    1036:	4b0a      	ldr	r3, [pc, #40]	; (1060 <FRAM_byteread+0x3c>)
    1038:	4798      	blx	r3
	//uint8_t buff[2] = { reg_add , reg_val};
	//io_write( i2c_io , buff, 2 );
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	uint8_t add_low = ((uint16_t)addr >> 0) & 0xFF;
	uint8_t add_high = ((uint16_t)addr >> 8) & 0xFF;
    103a:	0a2b      	lsrs	r3, r5, #8
	uint8_t buff[2] = {add_high, add_low};
    103c:	f88d 3004 	strb.w	r3, [sp, #4]
    1040:	f88d 5005 	strb.w	r5, [sp, #5]
	
	//i2c_m_sync_write(fram_io, buff, 3);
	//i2c_m_sync_read(fram_io, data, 1);
	i2c_m_sync_byte_write_nostop(&I2C_0, buff, 2);
    1044:	2202      	movs	r2, #2
    1046:	a901      	add	r1, sp, #4
    1048:	4620      	mov	r0, r4
    104a:	4b06      	ldr	r3, [pc, #24]	; (1064 <FRAM_byteread+0x40>)
    104c:	4798      	blx	r3
	i2c_m_sync_byte_read(&I2C_0, data, 1);
    104e:	2201      	movs	r2, #1
    1050:	4631      	mov	r1, r6
    1052:	4620      	mov	r0, r4
    1054:	4b04      	ldr	r3, [pc, #16]	; (1068 <FRAM_byteread+0x44>)
    1056:	4798      	blx	r3
	
	return;
}
    1058:	b002      	add	sp, #8
    105a:	bd70      	pop	{r4, r5, r6, pc}
    105c:	20000b58 	.word	0x20000b58
    1060:	00001969 	.word	0x00001969
    1064:	00000f75 	.word	0x00000f75
    1068:	00000f99 	.word	0x00000f99

0000106c <adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t adc_sync_init(struct adc_sync_descriptor *const descr, void *const hw, void *const func)
{
    106c:	b538      	push	{r3, r4, r5, lr}
    106e:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1070:	4605      	mov	r5, r0
    1072:	b160      	cbz	r0, 108e <adc_sync_init+0x22>
    1074:	b149      	cbz	r1, 108a <adc_sync_init+0x1e>
    1076:	2001      	movs	r0, #1
    1078:	2239      	movs	r2, #57	; 0x39
    107a:	4906      	ldr	r1, [pc, #24]	; (1094 <adc_sync_init+0x28>)
    107c:	4b06      	ldr	r3, [pc, #24]	; (1098 <adc_sync_init+0x2c>)
    107e:	4798      	blx	r3

	return _adc_sync_init(&descr->device, hw);
    1080:	4621      	mov	r1, r4
    1082:	4628      	mov	r0, r5
    1084:	4b05      	ldr	r3, [pc, #20]	; (109c <adc_sync_init+0x30>)
    1086:	4798      	blx	r3
}
    1088:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    108a:	2000      	movs	r0, #0
    108c:	e7f4      	b.n	1078 <adc_sync_init+0xc>
    108e:	2000      	movs	r0, #0
    1090:	e7f2      	b.n	1078 <adc_sync_init+0xc>
    1092:	bf00      	nop
    1094:	00007bfc 	.word	0x00007bfc
    1098:	0000251d 	.word	0x0000251d
    109c:	000028e5 	.word	0x000028e5

000010a0 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    10a0:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    10a4:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    10a6:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    10a8:	f3bf 8f5f 	dmb	sy
    10ac:	4770      	bx	lr

000010ae <atomic_leave_critical>:
    10ae:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    10b2:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    10b4:	f383 8810 	msr	PRIMASK, r3
    10b8:	4770      	bx	lr

000010ba <leap_year>:
 *  \retval false  not leap year.
 *  \retval true  leap year.
 */
static bool leap_year(uint16_t year)
{
	if (year & 3) {
    10ba:	f010 0f03 	tst.w	r0, #3
    10be:	d101      	bne.n	10c4 <leap_year+0xa>
		return false;
	} else {
		return true;
    10c0:	2001      	movs	r0, #1
	}
}
    10c2:	4770      	bx	lr
		return false;
    10c4:	2000      	movs	r0, #0
    10c6:	4770      	bx	lr

000010c8 <get_secs_in_month>:

/** \brief calculate the seconds in specified year/month
 *  \retval 0  month error.
 */
static uint32_t get_secs_in_month(uint32_t year, uint8_t month)
{
    10c8:	b510      	push	{r4, lr}
    10ca:	460c      	mov	r4, r1
	uint32_t sec_in_month = 0;

	if (leap_year(year)) {
    10cc:	b280      	uxth	r0, r0
    10ce:	4b14      	ldr	r3, [pc, #80]	; (1120 <get_secs_in_month+0x58>)
    10d0:	4798      	blx	r3
    10d2:	b180      	cbz	r0, 10f6 <get_secs_in_month+0x2e>
		switch (month) {
    10d4:	3c01      	subs	r4, #1
    10d6:	2c0b      	cmp	r4, #11
    10d8:	d807      	bhi.n	10ea <get_secs_in_month+0x22>
    10da:	e8df f004 	tbb	[pc, r4]
    10de:	081d      	.short	0x081d
    10e0:	0a1d0a1d 	.word	0x0a1d0a1d
    10e4:	1d0a1d1d 	.word	0x1d0a1d1d
    10e8:	1d0a      	.short	0x1d0a
	uint32_t sec_in_month = 0;
    10ea:	2000      	movs	r0, #0
    10ec:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_29DAYS;
    10ee:	480d      	ldr	r0, [pc, #52]	; (1124 <get_secs_in_month+0x5c>)
			break;
    10f0:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
    10f2:	480d      	ldr	r0, [pc, #52]	; (1128 <get_secs_in_month+0x60>)
			break;
    10f4:	bd10      	pop	{r4, pc}
		default:
			break;
		}
	} else {
		switch (month) {
    10f6:	3c01      	subs	r4, #1
    10f8:	2c0b      	cmp	r4, #11
    10fa:	d807      	bhi.n	110c <get_secs_in_month+0x44>
    10fc:	e8df f004 	tbb	[pc, r4]
    1100:	0a0e080e 	.word	0x0a0e080e
    1104:	0e0e0a0e 	.word	0x0e0e0a0e
    1108:	0e0a0e0a 	.word	0x0e0a0e0a
	uint32_t sec_in_month = 0;
    110c:	2000      	movs	r0, #0
    110e:	bd10      	pop	{r4, pc}
		case 10:
		case 12:
			sec_in_month = SECS_IN_31DAYS;
			break;
		case 2:
			sec_in_month = SECS_IN_28DAYS;
    1110:	4806      	ldr	r0, [pc, #24]	; (112c <get_secs_in_month+0x64>)
			break;
    1112:	bd10      	pop	{r4, pc}
		case 4:
		case 6:
		case 9:
		case 11:
			sec_in_month = SECS_IN_30DAYS;
    1114:	4804      	ldr	r0, [pc, #16]	; (1128 <get_secs_in_month+0x60>)
			break;
    1116:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
    1118:	4805      	ldr	r0, [pc, #20]	; (1130 <get_secs_in_month+0x68>)
    111a:	bd10      	pop	{r4, pc}
			sec_in_month = SECS_IN_31DAYS;
    111c:	4804      	ldr	r0, [pc, #16]	; (1130 <get_secs_in_month+0x68>)
			break;
		}
	}

	return sec_in_month;
}
    111e:	bd10      	pop	{r4, pc}
    1120:	000010bb 	.word	0x000010bb
    1124:	00263b80 	.word	0x00263b80
    1128:	00278d00 	.word	0x00278d00
    112c:	0024ea00 	.word	0x0024ea00
    1130:	0028de80 	.word	0x0028de80

00001134 <convert_timestamp_to_datetime>:

/** \brief convert timestamp to date/time
 */
static int32_t convert_timestamp_to_datetime(struct calendar_descriptor *const calendar, uint32_t ts,
                                             struct calendar_date_time *dt)
{
    1134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1138:	460c      	mov	r4, r1
    113a:	4690      	mov	r8, r2
	uint32_t tmp, sec_in_year, sec_in_month;
	uint32_t tmp_year    = calendar->base_year;
    113c:	6986      	ldr	r6, [r0, #24]
    113e:	e004      	b.n	114a <convert_timestamp_to_datetime+0x16>

	tmp = ts;

	/* Find year */
	while (true) {
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
    1140:	4b20      	ldr	r3, [pc, #128]	; (11c4 <convert_timestamp_to_datetime+0x90>)

		if (tmp >= sec_in_year) {
    1142:	429c      	cmp	r4, r3
    1144:	d309      	bcc.n	115a <convert_timestamp_to_datetime+0x26>
			tmp -= sec_in_year;
    1146:	1ae4      	subs	r4, r4, r3
			tmp_year++;
    1148:	3601      	adds	r6, #1
		sec_in_year = leap_year(tmp_year) ? SECS_IN_LEAP_YEAR : SECS_IN_NON_LEAP_YEAR;
    114a:	b2b7      	uxth	r7, r6
    114c:	4638      	mov	r0, r7
    114e:	4b1e      	ldr	r3, [pc, #120]	; (11c8 <convert_timestamp_to_datetime+0x94>)
    1150:	4798      	blx	r3
    1152:	2800      	cmp	r0, #0
    1154:	d0f4      	beq.n	1140 <convert_timestamp_to_datetime+0xc>
    1156:	4b1d      	ldr	r3, [pc, #116]	; (11cc <convert_timestamp_to_datetime+0x98>)
    1158:	e7f3      	b.n	1142 <convert_timestamp_to_datetime+0xe>
    115a:	2501      	movs	r5, #1
			break;
		}
	}
	/* Find month of year */
	while (true) {
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
    115c:	4629      	mov	r1, r5
    115e:	4630      	mov	r0, r6
    1160:	4b1b      	ldr	r3, [pc, #108]	; (11d0 <convert_timestamp_to_datetime+0x9c>)
    1162:	4798      	blx	r3

		if (tmp >= sec_in_month) {
    1164:	4284      	cmp	r4, r0
    1166:	d303      	bcc.n	1170 <convert_timestamp_to_datetime+0x3c>
			tmp -= sec_in_month;
    1168:	1a24      	subs	r4, r4, r0
			tmp_month++;
    116a:	3501      	adds	r5, #1
    116c:	b2ed      	uxtb	r5, r5
		sec_in_month = get_secs_in_month(tmp_year, tmp_month);
    116e:	e7f5      	b.n	115c <convert_timestamp_to_datetime+0x28>
    1170:	2101      	movs	r1, #1
			break;
		}
	}
	/* Find day of month */
	while (true) {
		if (tmp >= SECS_IN_DAY) {
    1172:	4b18      	ldr	r3, [pc, #96]	; (11d4 <convert_timestamp_to_datetime+0xa0>)
    1174:	429c      	cmp	r4, r3
    1176:	d906      	bls.n	1186 <convert_timestamp_to_datetime+0x52>
			tmp -= SECS_IN_DAY;
    1178:	f5a4 34a8 	sub.w	r4, r4, #86016	; 0x15000
    117c:	f5a4 74c0 	sub.w	r4, r4, #384	; 0x180
			tmp_day++;
    1180:	3101      	adds	r1, #1
    1182:	b2c9      	uxtb	r1, r1
		if (tmp >= SECS_IN_DAY) {
    1184:	e7f5      	b.n	1172 <convert_timestamp_to_datetime+0x3e>
    1186:	2200      	movs	r2, #0
			break;
		}
	}
	/* Find hour of day */
	while (true) {
		if (tmp >= SECS_IN_HOUR) {
    1188:	f5b4 6f61 	cmp.w	r4, #3600	; 0xe10
    118c:	d304      	bcc.n	1198 <convert_timestamp_to_datetime+0x64>
			tmp -= SECS_IN_HOUR;
    118e:	f5a4 6461 	sub.w	r4, r4, #3600	; 0xe10
			tmp_hour++;
    1192:	3201      	adds	r2, #1
    1194:	b2d2      	uxtb	r2, r2
		if (tmp >= SECS_IN_HOUR) {
    1196:	e7f7      	b.n	1188 <convert_timestamp_to_datetime+0x54>
    1198:	2300      	movs	r3, #0
			break;
		}
	}
	/* Find minute in hour */
	while (true) {
		if (tmp >= SECS_IN_MINUTE) {
    119a:	2c3b      	cmp	r4, #59	; 0x3b
    119c:	d903      	bls.n	11a6 <convert_timestamp_to_datetime+0x72>
			tmp -= SECS_IN_MINUTE;
    119e:	3c3c      	subs	r4, #60	; 0x3c
			tmp_minutes++;
    11a0:	3301      	adds	r3, #1
    11a2:	b2db      	uxtb	r3, r3
		if (tmp >= SECS_IN_MINUTE) {
    11a4:	e7f9      	b.n	119a <convert_timestamp_to_datetime+0x66>
		} else {
			break;
		}
	}

	dt->date.year  = tmp_year;
    11a6:	f8a8 7006 	strh.w	r7, [r8, #6]
	dt->date.month = tmp_month;
    11aa:	f888 5005 	strb.w	r5, [r8, #5]
	dt->date.day   = tmp_day;
    11ae:	f888 1004 	strb.w	r1, [r8, #4]
	dt->time.hour  = tmp_hour;
    11b2:	f888 2002 	strb.w	r2, [r8, #2]
	dt->time.min   = tmp_minutes;
    11b6:	f888 3001 	strb.w	r3, [r8, #1]
	dt->time.sec   = tmp;
    11ba:	f888 4000 	strb.w	r4, [r8]

	return ERR_NONE;
}
    11be:	2000      	movs	r0, #0
    11c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    11c4:	01e13380 	.word	0x01e13380
    11c8:	000010bb 	.word	0x000010bb
    11cc:	01e28500 	.word	0x01e28500
    11d0:	000010c9 	.word	0x000010c9
    11d4:	0001517f 	.word	0x0001517f

000011d8 <convert_datetime_to_timestamp>:

/** \brief convert date/time to timestamp
 *  \return timestamp
 */
static uint32_t convert_datetime_to_timestamp(struct calendar_descriptor *const calendar, struct calendar_date_time *dt)
{
    11d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    11dc:	b083      	sub	sp, #12
	uint32_t tmp = 0;
	uint32_t i   = 0;
	uint8_t  year, month, day, hour, minutes, seconds;

	year    = dt->date.year - calendar->base_year;
    11de:	88cf      	ldrh	r7, [r1, #6]
    11e0:	b2fe      	uxtb	r6, r7
    11e2:	f8d0 9018 	ldr.w	r9, [r0, #24]
    11e6:	fa5f f389 	uxtb.w	r3, r9
    11ea:	1af6      	subs	r6, r6, r3
    11ec:	b2f6      	uxtb	r6, r6
	month   = dt->date.month;
    11ee:	f891 8005 	ldrb.w	r8, [r1, #5]
	day     = dt->date.day;
    11f2:	790b      	ldrb	r3, [r1, #4]
    11f4:	9300      	str	r3, [sp, #0]
	hour    = dt->time.hour;
    11f6:	788b      	ldrb	r3, [r1, #2]
    11f8:	9301      	str	r3, [sp, #4]
	minutes = dt->time.min;
    11fa:	f891 a001 	ldrb.w	sl, [r1, #1]
	seconds = dt->time.sec;
    11fe:	f891 b000 	ldrb.w	fp, [r1]

	/* tot up year field */
	for (i = 0; i < year; ++i) {
    1202:	2500      	movs	r5, #0
	uint32_t tmp = 0;
    1204:	462c      	mov	r4, r5
	for (i = 0; i < year; ++i) {
    1206:	e006      	b.n	1216 <convert_datetime_to_timestamp+0x3e>
		if (leap_year(calendar->base_year + i)) {
			tmp += SECS_IN_LEAP_YEAR;
		} else {
			tmp += SECS_IN_NON_LEAP_YEAR;
    1208:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    120c:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    1210:	f504 74c0 	add.w	r4, r4, #384	; 0x180
	for (i = 0; i < year; ++i) {
    1214:	3501      	adds	r5, #1
    1216:	42b5      	cmp	r5, r6
    1218:	d20b      	bcs.n	1232 <convert_datetime_to_timestamp+0x5a>
		if (leap_year(calendar->base_year + i)) {
    121a:	eb09 0005 	add.w	r0, r9, r5
    121e:	b280      	uxth	r0, r0
    1220:	4b12      	ldr	r3, [pc, #72]	; (126c <convert_datetime_to_timestamp+0x94>)
    1222:	4798      	blx	r3
    1224:	2800      	cmp	r0, #0
    1226:	d0ef      	beq.n	1208 <convert_datetime_to_timestamp+0x30>
			tmp += SECS_IN_LEAP_YEAR;
    1228:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    122c:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    1230:	e7f0      	b.n	1214 <convert_datetime_to_timestamp+0x3c>
    1232:	2501      	movs	r5, #1
    1234:	e005      	b.n	1242 <convert_datetime_to_timestamp+0x6a>
		}
	}

	/* tot up month field */
	for (i = 1; i < month; ++i) {
		tmp += get_secs_in_month(dt->date.year, i);
    1236:	b2e9      	uxtb	r1, r5
    1238:	4638      	mov	r0, r7
    123a:	4b0d      	ldr	r3, [pc, #52]	; (1270 <convert_datetime_to_timestamp+0x98>)
    123c:	4798      	blx	r3
    123e:	4404      	add	r4, r0
	for (i = 1; i < month; ++i) {
    1240:	3501      	adds	r5, #1
    1242:	4545      	cmp	r5, r8
    1244:	d3f7      	bcc.n	1236 <convert_datetime_to_timestamp+0x5e>
	}

	/* tot up day/hour/minute/second fields */
	tmp += (day - 1) * SECS_IN_DAY;
    1246:	9b00      	ldr	r3, [sp, #0]
    1248:	1e58      	subs	r0, r3, #1
    124a:	4b0a      	ldr	r3, [pc, #40]	; (1274 <convert_datetime_to_timestamp+0x9c>)
    124c:	fb03 4000 	mla	r0, r3, r0, r4
	tmp += hour * SECS_IN_HOUR;
    1250:	f44f 6461 	mov.w	r4, #3600	; 0xe10
    1254:	9b01      	ldr	r3, [sp, #4]
    1256:	fb04 0003 	mla	r0, r4, r3, r0
	tmp += minutes * SECS_IN_MINUTE;
    125a:	ebca 1a0a 	rsb	sl, sl, sl, lsl #4
    125e:	ea4f 048a 	mov.w	r4, sl, lsl #2
    1262:	4420      	add	r0, r4
	tmp += seconds;

	return tmp;
}
    1264:	4458      	add	r0, fp
    1266:	b003      	add	sp, #12
    1268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    126c:	000010bb 	.word	0x000010bb
    1270:	000010c9 	.word	0x000010c9
    1274:	00015180 	.word	0x00015180

00001278 <calibrate_timestamp>:

/** \brief calibrate timestamp to make desired timestamp ahead of current timestamp
 */
static void calibrate_timestamp(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm,
                                struct calendar_alarm *current_dt)
{
    1278:	b538      	push	{r3, r4, r5, lr}
    127a:	460d      	mov	r5, r1
	uint32_t alarm_ts;
	uint32_t current_ts = current_dt->cal_alarm.timestamp;
    127c:	68d1      	ldr	r1, [r2, #12]

	alarm_ts = alarm->cal_alarm.timestamp;
    127e:	68ec      	ldr	r4, [r5, #12]

	/* calibrate timestamp */
	switch (alarm->cal_alarm.option) {
    1280:	7c2b      	ldrb	r3, [r5, #16]
    1282:	3b01      	subs	r3, #1
    1284:	2b04      	cmp	r3, #4
    1286:	d807      	bhi.n	1298 <calibrate_timestamp+0x20>
    1288:	e8df f003 	tbb	[pc, r3]
    128c:	140d0803 	.word	0x140d0803
    1290:	1c          	.byte	0x1c
    1291:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:

		if (alarm_ts <= current_ts) {
    1292:	42a1      	cmp	r1, r4
    1294:	d300      	bcc.n	1298 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_MINUTE;
    1296:	343c      	adds	r4, #60	; 0x3c
	default:
		break;
	}

	/* desired timestamp after calibration */
	alarm->cal_alarm.timestamp = alarm_ts;
    1298:	60ec      	str	r4, [r5, #12]
    129a:	bd38      	pop	{r3, r4, r5, pc}
		if (alarm_ts <= current_ts) {
    129c:	42a1      	cmp	r1, r4
    129e:	d3fb      	bcc.n	1298 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_HOUR;
    12a0:	f504 6461 	add.w	r4, r4, #3600	; 0xe10
    12a4:	e7f8      	b.n	1298 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    12a6:	42a1      	cmp	r1, r4
    12a8:	d3f6      	bcc.n	1298 <calibrate_timestamp+0x20>
			alarm_ts += SECS_IN_DAY;
    12aa:	f504 34a8 	add.w	r4, r4, #86016	; 0x15000
    12ae:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    12b2:	e7f1      	b.n	1298 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    12b4:	42a1      	cmp	r1, r4
    12b6:	d3ef      	bcc.n	1298 <calibrate_timestamp+0x20>
			alarm_ts += get_secs_in_month(current_dt->cal_alarm.datetime.date.year,
    12b8:	7a51      	ldrb	r1, [r2, #9]
    12ba:	8950      	ldrh	r0, [r2, #10]
    12bc:	4b0a      	ldr	r3, [pc, #40]	; (12e8 <calibrate_timestamp+0x70>)
    12be:	4798      	blx	r3
    12c0:	4404      	add	r4, r0
    12c2:	e7e9      	b.n	1298 <calibrate_timestamp+0x20>
		if (alarm_ts <= current_ts) {
    12c4:	42a1      	cmp	r1, r4
    12c6:	d3e7      	bcc.n	1298 <calibrate_timestamp+0x20>
			if (leap_year(current_dt->cal_alarm.datetime.date.year)) {
    12c8:	8950      	ldrh	r0, [r2, #10]
    12ca:	4b08      	ldr	r3, [pc, #32]	; (12ec <calibrate_timestamp+0x74>)
    12cc:	4798      	blx	r3
    12ce:	b930      	cbnz	r0, 12de <calibrate_timestamp+0x66>
				alarm_ts += SECS_IN_NON_LEAP_YEAR;
    12d0:	f104 74f0 	add.w	r4, r4, #31457280	; 0x1e00000
    12d4:	f504 3499 	add.w	r4, r4, #78336	; 0x13200
    12d8:	f504 74c0 	add.w	r4, r4, #384	; 0x180
    12dc:	e7dc      	b.n	1298 <calibrate_timestamp+0x20>
				alarm_ts += SECS_IN_LEAP_YEAR;
    12de:	f104 74f1 	add.w	r4, r4, #31588352	; 0x1e20000
    12e2:	f504 4405 	add.w	r4, r4, #34048	; 0x8500
    12e6:	e7d7      	b.n	1298 <calibrate_timestamp+0x20>
    12e8:	000010c9 	.word	0x000010c9
    12ec:	000010bb 	.word	0x000010bb

000012f0 <fill_alarm>:
}

/** \brief complete alarm to absolute date/time, then fill up the timestamp
 */
static void fill_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *alarm)
{
    12f0:	b570      	push	{r4, r5, r6, lr}
    12f2:	b086      	sub	sp, #24
    12f4:	4605      	mov	r5, r0
    12f6:	460c      	mov	r4, r1
	struct calendar_alarm current_dt;
	uint32_t              tmp, current_ts;

	/* get current date/time */
	current_ts = _calendar_get_counter(&calendar->device);
    12f8:	4b2a      	ldr	r3, [pc, #168]	; (13a4 <fill_alarm+0xb4>)
    12fa:	4798      	blx	r3
    12fc:	4606      	mov	r6, r0
	convert_timestamp_to_datetime(calendar, current_ts, &current_dt.cal_alarm.datetime);
    12fe:	aa01      	add	r2, sp, #4
    1300:	4601      	mov	r1, r0
    1302:	4628      	mov	r0, r5
    1304:	4b28      	ldr	r3, [pc, #160]	; (13a8 <fill_alarm+0xb8>)
    1306:	4798      	blx	r3

	current_dt.cal_alarm.timestamp = current_ts;
    1308:	9603      	str	r6, [sp, #12]

	/* complete alarm */
	switch (alarm->cal_alarm.option) {
    130a:	7c23      	ldrb	r3, [r4, #16]
    130c:	3b01      	subs	r3, #1
    130e:	2b04      	cmp	r3, #4
    1310:	d813      	bhi.n	133a <fill_alarm+0x4a>
    1312:	e8df f003 	tbb	[pc, r3]
    1316:	2403      	.short	0x2403
    1318:	3b31      	.short	0x3b31
    131a:	42          	.byte	0x42
    131b:	00          	.byte	0x00
	case CALENDAR_ALARM_MATCH_SEC:
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    131c:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1320:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1322:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1326:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    1328:	f89d 3008 	ldrb.w	r3, [sp, #8]
    132c:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    132e:	f89d 3006 	ldrb.w	r3, [sp, #6]
    1332:	71a3      	strb	r3, [r4, #6]
		alarm->cal_alarm.datetime.time.min   = current_dt.cal_alarm.datetime.time.min;
    1334:	f89d 3005 	ldrb.w	r3, [sp, #5]
    1338:	7163      	strb	r3, [r4, #5]
	default:
		break;
	}

	/* fill up the timestamp */
	tmp                        = convert_datetime_to_timestamp(calendar, &alarm->cal_alarm.datetime);
    133a:	1d26      	adds	r6, r4, #4
    133c:	4631      	mov	r1, r6
    133e:	4628      	mov	r0, r5
    1340:	4b1a      	ldr	r3, [pc, #104]	; (13ac <fill_alarm+0xbc>)
    1342:	4798      	blx	r3
	alarm->cal_alarm.timestamp = tmp;
    1344:	60e0      	str	r0, [r4, #12]

	/* calibrate the timestamp */
	calibrate_timestamp(calendar, alarm, &current_dt);
    1346:	466a      	mov	r2, sp
    1348:	4621      	mov	r1, r4
    134a:	4628      	mov	r0, r5
    134c:	4b18      	ldr	r3, [pc, #96]	; (13b0 <fill_alarm+0xc0>)
    134e:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, alarm->cal_alarm.timestamp, &alarm->cal_alarm.datetime);
    1350:	4632      	mov	r2, r6
    1352:	68e1      	ldr	r1, [r4, #12]
    1354:	4628      	mov	r0, r5
    1356:	4b14      	ldr	r3, [pc, #80]	; (13a8 <fill_alarm+0xb8>)
    1358:	4798      	blx	r3
}
    135a:	b006      	add	sp, #24
    135c:	bd70      	pop	{r4, r5, r6, pc}
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    135e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1362:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1364:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1368:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    136a:	f89d 3008 	ldrb.w	r3, [sp, #8]
    136e:	7223      	strb	r3, [r4, #8]
		alarm->cal_alarm.datetime.time.hour  = current_dt.cal_alarm.datetime.time.hour;
    1370:	f89d 3006 	ldrb.w	r3, [sp, #6]
    1374:	71a3      	strb	r3, [r4, #6]
		break;
    1376:	e7e0      	b.n	133a <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    1378:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    137c:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    137e:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1382:	7263      	strb	r3, [r4, #9]
		alarm->cal_alarm.datetime.date.day   = current_dt.cal_alarm.datetime.date.day;
    1384:	f89d 3008 	ldrb.w	r3, [sp, #8]
    1388:	7223      	strb	r3, [r4, #8]
		break;
    138a:	e7d6      	b.n	133a <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year  = current_dt.cal_alarm.datetime.date.year;
    138c:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    1390:	8163      	strh	r3, [r4, #10]
		alarm->cal_alarm.datetime.date.month = current_dt.cal_alarm.datetime.date.month;
    1392:	f89d 3009 	ldrb.w	r3, [sp, #9]
    1396:	7263      	strb	r3, [r4, #9]
		break;
    1398:	e7cf      	b.n	133a <fill_alarm+0x4a>
		alarm->cal_alarm.datetime.date.year = current_dt.cal_alarm.datetime.date.year;
    139a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    139e:	8163      	strh	r3, [r4, #10]
		break;
    13a0:	e7cb      	b.n	133a <fill_alarm+0x4a>
    13a2:	bf00      	nop
    13a4:	000030c5 	.word	0x000030c5
    13a8:	00001135 	.word	0x00001135
    13ac:	000011d9 	.word	0x000011d9
    13b0:	00001279 	.word	0x00001279

000013b4 <calendar_add_new_alarm>:

/** \brief add new alarm into the list in ascending order
 */
static int32_t calendar_add_new_alarm(struct list_descriptor *list, struct calendar_alarm *alarm)
{
    13b4:	b570      	push	{r4, r5, r6, lr}
    13b6:	4606      	mov	r6, r0
    13b8:	460c      	mov	r4, r1
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    13ba:	6805      	ldr	r5, [r0, #0]

	/*get the head of alarms list*/
	head = (struct calendar_alarm *)list_get_head(list);

	/*if head is null, insert new alarm as head*/
	if (!head) {
    13bc:	b14d      	cbz	r5, 13d2 <calendar_add_new_alarm+0x1e>
    13be:	462b      	mov	r3, r5
    13c0:	2000      	movs	r0, #0
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
		return ERR_NONE;
	}

	/*insert the new alarm in accending order, the head will be invoked firstly */
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    13c2:	b173      	cbz	r3, 13e2 <calendar_add_new_alarm+0x2e>
		if (alarm->cal_alarm.timestamp <= it->cal_alarm.timestamp) {
    13c4:	68e1      	ldr	r1, [r4, #12]
    13c6:	68da      	ldr	r2, [r3, #12]
    13c8:	4291      	cmp	r1, r2
    13ca:	d90a      	bls.n	13e2 <calendar_add_new_alarm+0x2e>
			break;
		}

		prev = it;
    13cc:	4618      	mov	r0, r3
	for (it = head; it; it = (struct calendar_alarm *)list_get_next_element(it)) {
    13ce:	681b      	ldr	r3, [r3, #0]
    13d0:	e7f7      	b.n	13c2 <calendar_add_new_alarm+0xe>
		list_insert_as_head(list, alarm);
    13d2:	4b0c      	ldr	r3, [pc, #48]	; (1404 <calendar_add_new_alarm+0x50>)
    13d4:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    13d6:	68e1      	ldr	r1, [r4, #12]
    13d8:	f1a6 0014 	sub.w	r0, r6, #20
    13dc:	4b0a      	ldr	r3, [pc, #40]	; (1408 <calendar_add_new_alarm+0x54>)
    13de:	4798      	blx	r3
		return ERR_NONE;
    13e0:	e004      	b.n	13ec <calendar_add_new_alarm+0x38>
	}

	/*insert new alarm into the list */
	if (it == head) {
    13e2:	42ab      	cmp	r3, r5
    13e4:	d004      	beq.n	13f0 <calendar_add_new_alarm+0x3c>
		list_insert_as_head(list, alarm);
		/*get the head and set it into register*/
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);

	} else {
		list_insert_after(prev, alarm);
    13e6:	4621      	mov	r1, r4
    13e8:	4b08      	ldr	r3, [pc, #32]	; (140c <calendar_add_new_alarm+0x58>)
    13ea:	4798      	blx	r3
	}

	return ERR_NONE;
}
    13ec:	2000      	movs	r0, #0
    13ee:	bd70      	pop	{r4, r5, r6, pc}
		list_insert_as_head(list, alarm);
    13f0:	4621      	mov	r1, r4
    13f2:	4630      	mov	r0, r6
    13f4:	4b03      	ldr	r3, [pc, #12]	; (1404 <calendar_add_new_alarm+0x50>)
    13f6:	4798      	blx	r3
		_calendar_set_comp(&calendar->device, alarm->cal_alarm.timestamp);
    13f8:	68e1      	ldr	r1, [r4, #12]
    13fa:	f1a6 0014 	sub.w	r0, r6, #20
    13fe:	4b02      	ldr	r3, [pc, #8]	; (1408 <calendar_add_new_alarm+0x54>)
    1400:	4798      	blx	r3
    1402:	e7f3      	b.n	13ec <calendar_add_new_alarm+0x38>
    1404:	00002539 	.word	0x00002539
    1408:	000030f9 	.word	0x000030f9
    140c:	00002565 	.word	0x00002565

00001410 <calendar_alarm>:
{
	struct calendar_descriptor *calendar = CONTAINER_OF(dev, struct calendar_descriptor, device);

	struct calendar_alarm *head, *it, current_dt;

	if ((calendar->flags & SET_ALARM_BUSY) || (calendar->flags & PROCESS_ALARM_BUSY)) {
    1410:	7f03      	ldrb	r3, [r0, #28]
    1412:	f013 0f03 	tst.w	r3, #3
    1416:	d003      	beq.n	1420 <calendar_alarm+0x10>
		calendar->flags |= PROCESS_ALARM_BUSY;
    1418:	f043 0302 	orr.w	r3, r3, #2
    141c:	7703      	strb	r3, [r0, #28]
		return;
    141e:	4770      	bx	lr
{
    1420:	b570      	push	{r4, r5, r6, lr}
    1422:	b086      	sub	sp, #24
    1424:	4605      	mov	r5, r0
	}

	/* get current timestamp */
	current_dt.cal_alarm.timestamp = _calendar_get_counter(dev);
    1426:	4b1c      	ldr	r3, [pc, #112]	; (1498 <calendar_alarm+0x88>)
    1428:	4798      	blx	r3
    142a:	9003      	str	r0, [sp, #12]
    142c:	696c      	ldr	r4, [r5, #20]

	/* get the head */
	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);
	ASSERT(head);
    142e:	f44f 72ce 	mov.w	r2, #412	; 0x19c
    1432:	491a      	ldr	r1, [pc, #104]	; (149c <calendar_alarm+0x8c>)
    1434:	1c20      	adds	r0, r4, #0
    1436:	bf18      	it	ne
    1438:	2001      	movne	r0, #1
    143a:	4b19      	ldr	r3, [pc, #100]	; (14a0 <calendar_alarm+0x90>)
    143c:	4798      	blx	r3

	/* remove all alarms and invoke them*/
	for (it = head; it; it = (struct calendar_alarm *)list_get_head(&calendar->alarms)) {
    143e:	e000      	b.n	1442 <calendar_alarm+0x32>
    1440:	696c      	ldr	r4, [r5, #20]
    1442:	b1ec      	cbz	r4, 1480 <calendar_alarm+0x70>
		/* check the timestamp with current timestamp*/
		if (it->cal_alarm.timestamp <= current_dt.cal_alarm.timestamp) {
    1444:	68e2      	ldr	r2, [r4, #12]
    1446:	9b03      	ldr	r3, [sp, #12]
    1448:	429a      	cmp	r2, r3
    144a:	d819      	bhi.n	1480 <calendar_alarm+0x70>
			list_remove_head(&calendar->alarms);
    144c:	f105 0614 	add.w	r6, r5, #20
    1450:	4630      	mov	r0, r6
    1452:	4b14      	ldr	r3, [pc, #80]	; (14a4 <calendar_alarm+0x94>)
    1454:	4798      	blx	r3
			it->callback(calendar);
    1456:	6963      	ldr	r3, [r4, #20]
    1458:	4628      	mov	r0, r5
    145a:	4798      	blx	r3

			if (it->cal_alarm.mode == REPEAT) {
    145c:	7c63      	ldrb	r3, [r4, #17]
    145e:	2b02      	cmp	r3, #2
    1460:	d1ee      	bne.n	1440 <calendar_alarm+0x30>
				calibrate_timestamp(calendar, it, &current_dt);
    1462:	466a      	mov	r2, sp
    1464:	4621      	mov	r1, r4
    1466:	4628      	mov	r0, r5
    1468:	4b0f      	ldr	r3, [pc, #60]	; (14a8 <calendar_alarm+0x98>)
    146a:	4798      	blx	r3
				convert_timestamp_to_datetime(calendar, it->cal_alarm.timestamp, &it->cal_alarm.datetime);
    146c:	1d22      	adds	r2, r4, #4
    146e:	68e1      	ldr	r1, [r4, #12]
    1470:	4628      	mov	r0, r5
    1472:	4b0e      	ldr	r3, [pc, #56]	; (14ac <calendar_alarm+0x9c>)
    1474:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, it);
    1476:	4621      	mov	r1, r4
    1478:	4630      	mov	r0, r6
    147a:	4b0d      	ldr	r3, [pc, #52]	; (14b0 <calendar_alarm+0xa0>)
    147c:	4798      	blx	r3
    147e:	e7df      	b.n	1440 <calendar_alarm+0x30>
			break;
		}
	}

	/*if no alarm in the list, register null */
	if (!it) {
    1480:	b12c      	cbz	r4, 148e <calendar_alarm+0x7e>
		_calendar_register_callback(&calendar->device, NULL);
		return;
	}

	/*put the new head into register */
	_calendar_set_comp(&calendar->device, it->cal_alarm.timestamp);
    1482:	68e1      	ldr	r1, [r4, #12]
    1484:	4628      	mov	r0, r5
    1486:	4b0b      	ldr	r3, [pc, #44]	; (14b4 <calendar_alarm+0xa4>)
    1488:	4798      	blx	r3
}
    148a:	b006      	add	sp, #24
    148c:	bd70      	pop	{r4, r5, r6, pc}
		_calendar_register_callback(&calendar->device, NULL);
    148e:	2100      	movs	r1, #0
    1490:	4628      	mov	r0, r5
    1492:	4b09      	ldr	r3, [pc, #36]	; (14b8 <calendar_alarm+0xa8>)
    1494:	4798      	blx	r3
		return;
    1496:	e7f8      	b.n	148a <calendar_alarm+0x7a>
    1498:	000030c5 	.word	0x000030c5
    149c:	00007c18 	.word	0x00007c18
    14a0:	0000251d 	.word	0x0000251d
    14a4:	000025ad 	.word	0x000025ad
    14a8:	00001279 	.word	0x00001279
    14ac:	00001135 	.word	0x00001135
    14b0:	000013b5 	.word	0x000013b5
    14b4:	000030f9 	.word	0x000030f9
    14b8:	00003131 	.word	0x00003131

000014bc <calendar_init>:

/** \brief Initialize Calendar
 */
int32_t calendar_init(struct calendar_descriptor *const calendar, const void *hw)
{
    14bc:	b538      	push	{r3, r4, r5, lr}
    14be:	460d      	mov	r5, r1
	int32_t ret = 0;

	/* Sanity check arguments */
	ASSERT(calendar);
    14c0:	4604      	mov	r4, r0
    14c2:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
    14c6:	490b      	ldr	r1, [pc, #44]	; (14f4 <calendar_init+0x38>)
    14c8:	3000      	adds	r0, #0
    14ca:	bf18      	it	ne
    14cc:	2001      	movne	r0, #1
    14ce:	4b0a      	ldr	r3, [pc, #40]	; (14f8 <calendar_init+0x3c>)
    14d0:	4798      	blx	r3

	if (calendar->device.hw == hw) {
    14d2:	6823      	ldr	r3, [r4, #0]
    14d4:	42ab      	cmp	r3, r5
    14d6:	d008      	beq.n	14ea <calendar_init+0x2e>
		/* Already initialized with current configuration */
		return ERR_NONE;
	} else if (calendar->device.hw != NULL) {
    14d8:	b94b      	cbnz	r3, 14ee <calendar_init+0x32>
		/* Initialized with another configuration */
		return ERR_ALREADY_INITIALIZED;
	}
	calendar->device.hw = (void *)hw;
    14da:	6025      	str	r5, [r4, #0]
	ret                 = _calendar_init(&calendar->device);
    14dc:	4620      	mov	r0, r4
    14de:	4b07      	ldr	r3, [pc, #28]	; (14fc <calendar_init+0x40>)
    14e0:	4798      	blx	r3
	calendar->base_year = DEFAULT_BASE_YEAR;
    14e2:	f240 73b2 	movw	r3, #1970	; 0x7b2
    14e6:	61a3      	str	r3, [r4, #24]

	return ret;
    14e8:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NONE;
    14ea:	2000      	movs	r0, #0
    14ec:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_ALREADY_INITIALIZED;
    14ee:	f06f 0011 	mvn.w	r0, #17
}
    14f2:	bd38      	pop	{r3, r4, r5, pc}
    14f4:	00007c18 	.word	0x00007c18
    14f8:	0000251d 	.word	0x0000251d
    14fc:	00002fb1 	.word	0x00002fb1

00001500 <calendar_enable>:
}

/** \brief Enable the Calendar
 */
int32_t calendar_enable(struct calendar_descriptor *const calendar)
{
    1500:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(calendar);
    1502:	4604      	mov	r4, r0
    1504:	f240 12e5 	movw	r2, #485	; 0x1e5
    1508:	4905      	ldr	r1, [pc, #20]	; (1520 <calendar_enable+0x20>)
    150a:	3000      	adds	r0, #0
    150c:	bf18      	it	ne
    150e:	2001      	movne	r0, #1
    1510:	4b04      	ldr	r3, [pc, #16]	; (1524 <calendar_enable+0x24>)
    1512:	4798      	blx	r3

	_calendar_enable(&calendar->device);
    1514:	4620      	mov	r0, r4
    1516:	4b04      	ldr	r3, [pc, #16]	; (1528 <calendar_enable+0x28>)
    1518:	4798      	blx	r3

	return ERR_NONE;
}
    151a:	2000      	movs	r0, #0
    151c:	bd10      	pop	{r4, pc}
    151e:	bf00      	nop
    1520:	00007c18 	.word	0x00007c18
    1524:	0000251d 	.word	0x0000251d
    1528:	0000304d 	.word	0x0000304d

0000152c <calendar_set_time>:
}

/** \brief Set time for calendar
 */
int32_t calendar_set_time(struct calendar_descriptor *const calendar, struct calendar_time *const p_calendar_time)
{
    152c:	b530      	push	{r4, r5, lr}
    152e:	b083      	sub	sp, #12
    1530:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    1532:	4604      	mov	r4, r0
    1534:	f44f 7203 	mov.w	r2, #524	; 0x20c
    1538:	4910      	ldr	r1, [pc, #64]	; (157c <calendar_set_time+0x50>)
    153a:	3000      	adds	r0, #0
    153c:	bf18      	it	ne
    153e:	2001      	movne	r0, #1
    1540:	4b0f      	ldr	r3, [pc, #60]	; (1580 <calendar_set_time+0x54>)
    1542:	4798      	blx	r3

	/* convert time to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    1544:	4620      	mov	r0, r4
    1546:	4b0f      	ldr	r3, [pc, #60]	; (1584 <calendar_set_time+0x58>)
    1548:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    154a:	466a      	mov	r2, sp
    154c:	4601      	mov	r1, r0
    154e:	4620      	mov	r0, r4
    1550:	4b0d      	ldr	r3, [pc, #52]	; (1588 <calendar_set_time+0x5c>)
    1552:	4798      	blx	r3
	dt.time.sec  = p_calendar_time->sec;
    1554:	782b      	ldrb	r3, [r5, #0]
    1556:	f88d 3000 	strb.w	r3, [sp]
	dt.time.min  = p_calendar_time->min;
    155a:	786b      	ldrb	r3, [r5, #1]
    155c:	f88d 3001 	strb.w	r3, [sp, #1]
	dt.time.hour = p_calendar_time->hour;
    1560:	78ab      	ldrb	r3, [r5, #2]
    1562:	f88d 3002 	strb.w	r3, [sp, #2]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    1566:	4669      	mov	r1, sp
    1568:	4620      	mov	r0, r4
    156a:	4b08      	ldr	r3, [pc, #32]	; (158c <calendar_set_time+0x60>)
    156c:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    156e:	4601      	mov	r1, r0
    1570:	4620      	mov	r0, r4
    1572:	4b07      	ldr	r3, [pc, #28]	; (1590 <calendar_set_time+0x64>)
    1574:	4798      	blx	r3

	return ERR_NONE;
}
    1576:	2000      	movs	r0, #0
    1578:	b003      	add	sp, #12
    157a:	bd30      	pop	{r4, r5, pc}
    157c:	00007c18 	.word	0x00007c18
    1580:	0000251d 	.word	0x0000251d
    1584:	000030c5 	.word	0x000030c5
    1588:	00001135 	.word	0x00001135
    158c:	000011d9 	.word	0x000011d9
    1590:	0000308d 	.word	0x0000308d

00001594 <calendar_set_date>:

/** \brief Set date for calendar
 */
int32_t calendar_set_date(struct calendar_descriptor *const calendar, struct calendar_date *const p_calendar_date)
{
    1594:	b530      	push	{r4, r5, lr}
    1596:	b083      	sub	sp, #12
    1598:	460d      	mov	r5, r1
	struct calendar_date_time dt;
	uint32_t                  current_ts, new_ts;

	/* Sanity check arguments */
	ASSERT(calendar);
    159a:	4604      	mov	r4, r0
    159c:	f44f 7209 	mov.w	r2, #548	; 0x224
    15a0:	4910      	ldr	r1, [pc, #64]	; (15e4 <calendar_set_date+0x50>)
    15a2:	3000      	adds	r0, #0
    15a4:	bf18      	it	ne
    15a6:	2001      	movne	r0, #1
    15a8:	4b0f      	ldr	r3, [pc, #60]	; (15e8 <calendar_set_date+0x54>)
    15aa:	4798      	blx	r3

	/* convert date to timestamp */
	current_ts = _calendar_get_counter(&calendar->device);
    15ac:	4620      	mov	r0, r4
    15ae:	4b0f      	ldr	r3, [pc, #60]	; (15ec <calendar_set_date+0x58>)
    15b0:	4798      	blx	r3
	convert_timestamp_to_datetime(calendar, current_ts, &dt);
    15b2:	466a      	mov	r2, sp
    15b4:	4601      	mov	r1, r0
    15b6:	4620      	mov	r0, r4
    15b8:	4b0d      	ldr	r3, [pc, #52]	; (15f0 <calendar_set_date+0x5c>)
    15ba:	4798      	blx	r3
	dt.date.day   = p_calendar_date->day;
    15bc:	782b      	ldrb	r3, [r5, #0]
    15be:	f88d 3004 	strb.w	r3, [sp, #4]
	dt.date.month = p_calendar_date->month;
    15c2:	786b      	ldrb	r3, [r5, #1]
    15c4:	f88d 3005 	strb.w	r3, [sp, #5]
	dt.date.year  = p_calendar_date->year;
    15c8:	886b      	ldrh	r3, [r5, #2]
    15ca:	f8ad 3006 	strh.w	r3, [sp, #6]

	new_ts = convert_datetime_to_timestamp(calendar, &dt);
    15ce:	4669      	mov	r1, sp
    15d0:	4620      	mov	r0, r4
    15d2:	4b08      	ldr	r3, [pc, #32]	; (15f4 <calendar_set_date+0x60>)
    15d4:	4798      	blx	r3

	_calendar_set_counter(&calendar->device, new_ts);
    15d6:	4601      	mov	r1, r0
    15d8:	4620      	mov	r0, r4
    15da:	4b07      	ldr	r3, [pc, #28]	; (15f8 <calendar_set_date+0x64>)
    15dc:	4798      	blx	r3

	return ERR_NONE;
}
    15de:	2000      	movs	r0, #0
    15e0:	b003      	add	sp, #12
    15e2:	bd30      	pop	{r4, r5, pc}
    15e4:	00007c18 	.word	0x00007c18
    15e8:	0000251d 	.word	0x0000251d
    15ec:	000030c5 	.word	0x000030c5
    15f0:	00001135 	.word	0x00001135
    15f4:	000011d9 	.word	0x000011d9
    15f8:	0000308d 	.word	0x0000308d

000015fc <calendar_set_alarm>:

/** \brief Set alarm for calendar
 */
int32_t calendar_set_alarm(struct calendar_descriptor *const calendar, struct calendar_alarm *const alarm,
                           calendar_cb_alarm_t callback)
{
    15fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1600:	b082      	sub	sp, #8
    1602:	460d      	mov	r5, r1
    1604:	4690      	mov	r8, r2
	struct calendar_alarm *head;

	/* Sanity check arguments */
	ASSERT(calendar);
    1606:	4f37      	ldr	r7, [pc, #220]	; (16e4 <calendar_set_alarm+0xe8>)
    1608:	4604      	mov	r4, r0
    160a:	f44f 7213 	mov.w	r2, #588	; 0x24c
    160e:	4639      	mov	r1, r7
    1610:	3000      	adds	r0, #0
    1612:	bf18      	it	ne
    1614:	2001      	movne	r0, #1
    1616:	4e34      	ldr	r6, [pc, #208]	; (16e8 <calendar_set_alarm+0xec>)
    1618:	47b0      	blx	r6
	ASSERT(alarm);
    161a:	f240 224d 	movw	r2, #589	; 0x24d
    161e:	4639      	mov	r1, r7
    1620:	1c28      	adds	r0, r5, #0
    1622:	bf18      	it	ne
    1624:	2001      	movne	r0, #1
    1626:	47b0      	blx	r6

	alarm->callback = callback;
    1628:	f8c5 8014 	str.w	r8, [r5, #20]

	fill_alarm(calendar, alarm);
    162c:	4629      	mov	r1, r5
    162e:	4620      	mov	r0, r4
    1630:	4b2e      	ldr	r3, [pc, #184]	; (16ec <calendar_set_alarm+0xf0>)
    1632:	4798      	blx	r3

	calendar->flags |= SET_ALARM_BUSY;
    1634:	7f23      	ldrb	r3, [r4, #28]
    1636:	f043 0301 	orr.w	r3, r3, #1
    163a:	7723      	strb	r3, [r4, #28]
    163c:	6963      	ldr	r3, [r4, #20]

	head = (struct calendar_alarm *)list_get_head(&calendar->alarms);

	if (head != NULL) {
    163e:	2b00      	cmp	r3, #0
    1640:	d042      	beq.n	16c8 <calendar_set_alarm+0xcc>
		/* already added */
		if (is_list_element(&calendar->alarms, alarm)) {
    1642:	f104 0614 	add.w	r6, r4, #20
    1646:	4629      	mov	r1, r5
    1648:	4630      	mov	r0, r6
    164a:	4b29      	ldr	r3, [pc, #164]	; (16f0 <calendar_set_alarm+0xf4>)
    164c:	4798      	blx	r3
    164e:	b328      	cbz	r0, 169c <calendar_set_alarm+0xa0>
			if (callback == NULL) {
    1650:	f1b8 0f00 	cmp.w	r8, #0
    1654:	d016      	beq.n	1684 <calendar_set_alarm+0x88>
				if (!list_get_head(&calendar->alarms)) {
					_calendar_register_callback(&calendar->device, NULL);
				}
			} else {
				/* re-add */
				list_delete_element(&calendar->alarms, alarm);
    1656:	4629      	mov	r1, r5
    1658:	4630      	mov	r0, r6
    165a:	4b26      	ldr	r3, [pc, #152]	; (16f4 <calendar_set_alarm+0xf8>)
    165c:	4798      	blx	r3
				calendar_add_new_alarm(&calendar->alarms, alarm);
    165e:	4629      	mov	r1, r5
    1660:	4630      	mov	r0, r6
    1662:	4b25      	ldr	r3, [pc, #148]	; (16f8 <calendar_set_alarm+0xfc>)
    1664:	4798      	blx	r3
			}
		} else if (callback != NULL) {
			calendar_add_new_alarm(&calendar->alarms, alarm);
		}

		calendar->flags &= ~SET_ALARM_BUSY;
    1666:	7f23      	ldrb	r3, [r4, #28]
    1668:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    166c:	7723      	strb	r3, [r4, #28]

		if (calendar->flags & PROCESS_ALARM_BUSY) {
    166e:	f013 0f02 	tst.w	r3, #2
    1672:	d11b      	bne.n	16ac <calendar_set_alarm+0xb0>
		/* if head is NULL, Register callback*/
		_calendar_register_callback(&calendar->device, calendar_alarm);
		calendar_add_new_alarm(&calendar->alarms, alarm);
	}

	calendar->flags &= ~SET_ALARM_BUSY;
    1674:	7f23      	ldrb	r3, [r4, #28]
    1676:	f023 0301 	bic.w	r3, r3, #1
    167a:	7723      	strb	r3, [r4, #28]

	return ERR_NONE;
}
    167c:	2000      	movs	r0, #0
    167e:	b002      	add	sp, #8
    1680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				list_delete_element(&calendar->alarms, alarm);
    1684:	4629      	mov	r1, r5
    1686:	4630      	mov	r0, r6
    1688:	4b1a      	ldr	r3, [pc, #104]	; (16f4 <calendar_set_alarm+0xf8>)
    168a:	4798      	blx	r3
    168c:	6963      	ldr	r3, [r4, #20]
				if (!list_get_head(&calendar->alarms)) {
    168e:	2b00      	cmp	r3, #0
    1690:	d1e9      	bne.n	1666 <calendar_set_alarm+0x6a>
					_calendar_register_callback(&calendar->device, NULL);
    1692:	2100      	movs	r1, #0
    1694:	4620      	mov	r0, r4
    1696:	4b19      	ldr	r3, [pc, #100]	; (16fc <calendar_set_alarm+0x100>)
    1698:	4798      	blx	r3
    169a:	e7e4      	b.n	1666 <calendar_set_alarm+0x6a>
		} else if (callback != NULL) {
    169c:	f1b8 0f00 	cmp.w	r8, #0
    16a0:	d0e1      	beq.n	1666 <calendar_set_alarm+0x6a>
			calendar_add_new_alarm(&calendar->alarms, alarm);
    16a2:	4629      	mov	r1, r5
    16a4:	4630      	mov	r0, r6
    16a6:	4b14      	ldr	r3, [pc, #80]	; (16f8 <calendar_set_alarm+0xfc>)
    16a8:	4798      	blx	r3
    16aa:	e7dc      	b.n	1666 <calendar_set_alarm+0x6a>
			CRITICAL_SECTION_ENTER()
    16ac:	a801      	add	r0, sp, #4
    16ae:	4b14      	ldr	r3, [pc, #80]	; (1700 <calendar_set_alarm+0x104>)
    16b0:	4798      	blx	r3
			calendar->flags &= ~PROCESS_ALARM_BUSY;
    16b2:	7f23      	ldrb	r3, [r4, #28]
    16b4:	f023 0302 	bic.w	r3, r3, #2
    16b8:	7723      	strb	r3, [r4, #28]
			_calendar_set_irq(&calendar->device);
    16ba:	4620      	mov	r0, r4
    16bc:	4b11      	ldr	r3, [pc, #68]	; (1704 <calendar_set_alarm+0x108>)
    16be:	4798      	blx	r3
			CRITICAL_SECTION_LEAVE()
    16c0:	a801      	add	r0, sp, #4
    16c2:	4b11      	ldr	r3, [pc, #68]	; (1708 <calendar_set_alarm+0x10c>)
    16c4:	4798      	blx	r3
    16c6:	e7d5      	b.n	1674 <calendar_set_alarm+0x78>
	} else if (callback != NULL) {
    16c8:	f1b8 0f00 	cmp.w	r8, #0
    16cc:	d0d2      	beq.n	1674 <calendar_set_alarm+0x78>
		_calendar_register_callback(&calendar->device, calendar_alarm);
    16ce:	490f      	ldr	r1, [pc, #60]	; (170c <calendar_set_alarm+0x110>)
    16d0:	4620      	mov	r0, r4
    16d2:	4b0a      	ldr	r3, [pc, #40]	; (16fc <calendar_set_alarm+0x100>)
    16d4:	4798      	blx	r3
		calendar_add_new_alarm(&calendar->alarms, alarm);
    16d6:	4629      	mov	r1, r5
    16d8:	f104 0014 	add.w	r0, r4, #20
    16dc:	4b06      	ldr	r3, [pc, #24]	; (16f8 <calendar_set_alarm+0xfc>)
    16de:	4798      	blx	r3
    16e0:	e7c8      	b.n	1674 <calendar_set_alarm+0x78>
    16e2:	bf00      	nop
    16e4:	00007c18 	.word	0x00007c18
    16e8:	0000251d 	.word	0x0000251d
    16ec:	000012f1 	.word	0x000012f1
    16f0:	00002523 	.word	0x00002523
    16f4:	000025bd 	.word	0x000025bd
    16f8:	000013b5 	.word	0x000013b5
    16fc:	00003131 	.word	0x00003131
    1700:	000010a1 	.word	0x000010a1
    1704:	00003195 	.word	0x00003195
    1708:	000010af 	.word	0x000010af
    170c:	00001411 	.word	0x00001411

00001710 <can_tx_done>:

/**
 * \internal Callback of CAN Message Write finished
 */
static void can_tx_done(struct _can_async_device *dev)
{
    1710:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.tx_done) {
    1712:	69c3      	ldr	r3, [r0, #28]
    1714:	b103      	cbz	r3, 1718 <can_tx_done+0x8>
		descr->cb.tx_done(descr);
    1716:	4798      	blx	r3
    1718:	bd08      	pop	{r3, pc}

0000171a <can_rx_done>:

/**
 * \internal Callback of CAN Message Read finished
 */
static void can_rx_done(struct _can_async_device *dev)
{
    171a:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.rx_done) {
    171c:	6a03      	ldr	r3, [r0, #32]
    171e:	b103      	cbz	r3, 1722 <can_rx_done+0x8>
		descr->cb.rx_done(descr);
    1720:	4798      	blx	r3
    1722:	bd08      	pop	{r3, pc}

00001724 <can_irq_handler>:

/**
 * \internal Callback of CAN Interrupt
 */
static void can_irq_handler(struct _can_async_device *dev, enum can_async_interrupt_type type)
{
    1724:	b508      	push	{r3, lr}
	struct can_async_descriptor *const descr = CONTAINER_OF(dev, struct can_async_descriptor, dev);

	if (descr->cb.irq_handler) {
    1726:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1728:	b103      	cbz	r3, 172c <can_irq_handler+0x8>
		descr->cb.irq_handler(descr, type);
    172a:	4798      	blx	r3
    172c:	bd08      	pop	{r3, pc}
	...

00001730 <can_async_init>:
{
    1730:	b538      	push	{r3, r4, r5, lr}
    1732:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1734:	4604      	mov	r4, r0
    1736:	b1a8      	cbz	r0, 1764 <can_async_init+0x34>
    1738:	b191      	cbz	r1, 1760 <can_async_init+0x30>
    173a:	2001      	movs	r0, #1
    173c:	2241      	movs	r2, #65	; 0x41
    173e:	490a      	ldr	r1, [pc, #40]	; (1768 <can_async_init+0x38>)
    1740:	4b0a      	ldr	r3, [pc, #40]	; (176c <can_async_init+0x3c>)
    1742:	4798      	blx	r3
	rc = _can_async_init(&descr->dev, hw);
    1744:	4629      	mov	r1, r5
    1746:	4620      	mov	r0, r4
    1748:	4b09      	ldr	r3, [pc, #36]	; (1770 <can_async_init+0x40>)
    174a:	4798      	blx	r3
	if (rc) {
    174c:	4603      	mov	r3, r0
    174e:	b928      	cbnz	r0, 175c <can_async_init+0x2c>
	descr->dev.cb.tx_done     = can_tx_done;
    1750:	4a08      	ldr	r2, [pc, #32]	; (1774 <can_async_init+0x44>)
    1752:	6062      	str	r2, [r4, #4]
	descr->dev.cb.rx_done     = can_rx_done;
    1754:	4a08      	ldr	r2, [pc, #32]	; (1778 <can_async_init+0x48>)
    1756:	60a2      	str	r2, [r4, #8]
	descr->dev.cb.irq_handler = can_irq_handler;
    1758:	4a08      	ldr	r2, [pc, #32]	; (177c <can_async_init+0x4c>)
    175a:	60e2      	str	r2, [r4, #12]
}
    175c:	4618      	mov	r0, r3
    175e:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1760:	2000      	movs	r0, #0
    1762:	e7eb      	b.n	173c <can_async_init+0xc>
    1764:	2000      	movs	r0, #0
    1766:	e7e9      	b.n	173c <can_async_init+0xc>
    1768:	00007c34 	.word	0x00007c34
    176c:	0000251d 	.word	0x0000251d
    1770:	0000291d 	.word	0x0000291d
    1774:	00001711 	.word	0x00001711
    1778:	0000171b 	.word	0x0000171b
    177c:	00001725 	.word	0x00001725

00001780 <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    1780:	b538      	push	{r3, r4, r5, lr}
    1782:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    1784:	4605      	mov	r5, r0
    1786:	b160      	cbz	r0, 17a2 <crc_sync_init+0x22>
    1788:	b149      	cbz	r1, 179e <crc_sync_init+0x1e>
    178a:	2001      	movs	r0, #1
    178c:	222b      	movs	r2, #43	; 0x2b
    178e:	4906      	ldr	r1, [pc, #24]	; (17a8 <crc_sync_init+0x28>)
    1790:	4b06      	ldr	r3, [pc, #24]	; (17ac <crc_sync_init+0x2c>)
    1792:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    1794:	4621      	mov	r1, r4
    1796:	4628      	mov	r0, r5
    1798:	4b05      	ldr	r3, [pc, #20]	; (17b0 <crc_sync_init+0x30>)
    179a:	4798      	blx	r3
}
    179c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    179e:	2000      	movs	r0, #0
    17a0:	e7f4      	b.n	178c <crc_sync_init+0xc>
    17a2:	2000      	movs	r0, #0
    17a4:	e7f2      	b.n	178c <crc_sync_init+0xc>
    17a6:	bf00      	nop
    17a8:	00007c50 	.word	0x00007c50
    17ac:	0000251d 	.word	0x0000251d
    17b0:	00002afd 	.word	0x00002afd

000017b4 <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    17b4:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    17b6:	4b02      	ldr	r3, [pc, #8]	; (17c0 <delay_init+0xc>)
    17b8:	6018      	str	r0, [r3, #0]
    17ba:	4b02      	ldr	r3, [pc, #8]	; (17c4 <delay_init+0x10>)
    17bc:	4798      	blx	r3
    17be:	bd08      	pop	{r3, pc}
    17c0:	2000056c 	.word	0x2000056c
    17c4:	00003f95 	.word	0x00003f95

000017c8 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    17c8:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    17ca:	4b04      	ldr	r3, [pc, #16]	; (17dc <delay_ms+0x14>)
    17cc:	681c      	ldr	r4, [r3, #0]
    17ce:	4b04      	ldr	r3, [pc, #16]	; (17e0 <delay_ms+0x18>)
    17d0:	4798      	blx	r3
    17d2:	4601      	mov	r1, r0
    17d4:	4620      	mov	r0, r4
    17d6:	4b03      	ldr	r3, [pc, #12]	; (17e4 <delay_ms+0x1c>)
    17d8:	4798      	blx	r3
    17da:	bd10      	pop	{r4, pc}
    17dc:	2000056c 	.word	0x2000056c
    17e0:	00002aad 	.word	0x00002aad
    17e4:	00003fa1 	.word	0x00003fa1

000017e8 <process_ext_irq>:
 * \brief Interrupt processing routine
 *
 * \param[in] pin The pin which triggered the interrupt
 */
static void process_ext_irq(const uint32_t pin)
{
    17e8:	b538      	push	{r3, r4, r5, lr}
	uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;
    17ea:	2502      	movs	r5, #2
    17ec:	2400      	movs	r4, #0

	while (upper >= lower) {
    17ee:	e007      	b.n	1800 <process_ext_irq+0x18>
		if (middle >= EXT_IRQ_AMOUNT) {
			return;
		}

		if (ext_irqs[middle].pin == pin) {
			if (ext_irqs[middle].cb) {
    17f0:	4a0d      	ldr	r2, [pc, #52]	; (1828 <process_ext_irq+0x40>)
    17f2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    17f6:	b1b3      	cbz	r3, 1826 <process_ext_irq+0x3e>
				ext_irqs[middle].cb();
    17f8:	4798      	blx	r3
    17fa:	bd38      	pop	{r3, r4, r5, pc}
		}

		if (ext_irqs[middle].pin < pin) {
			lower = middle + 1;
		} else {
			upper = middle - 1;
    17fc:	3a01      	subs	r2, #1
    17fe:	b2d5      	uxtb	r5, r2
	while (upper >= lower) {
    1800:	42ac      	cmp	r4, r5
    1802:	d810      	bhi.n	1826 <process_ext_irq+0x3e>
		middle = (upper + lower) >> 1;
    1804:	192b      	adds	r3, r5, r4
    1806:	105b      	asrs	r3, r3, #1
    1808:	b2da      	uxtb	r2, r3
		if (middle >= EXT_IRQ_AMOUNT) {
    180a:	2a01      	cmp	r2, #1
    180c:	d80b      	bhi.n	1826 <process_ext_irq+0x3e>
    180e:	4613      	mov	r3, r2
		if (ext_irqs[middle].pin == pin) {
    1810:	4905      	ldr	r1, [pc, #20]	; (1828 <process_ext_irq+0x40>)
    1812:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
    1816:	6849      	ldr	r1, [r1, #4]
    1818:	4281      	cmp	r1, r0
    181a:	d0e9      	beq.n	17f0 <process_ext_irq+0x8>
		if (ext_irqs[middle].pin < pin) {
    181c:	4281      	cmp	r1, r0
    181e:	d2ed      	bcs.n	17fc <process_ext_irq+0x14>
			lower = middle + 1;
    1820:	3201      	adds	r2, #1
    1822:	b2d4      	uxtb	r4, r2
    1824:	e7ec      	b.n	1800 <process_ext_irq+0x18>
    1826:	bd38      	pop	{r3, r4, r5, pc}
    1828:	20000570 	.word	0x20000570

0000182c <ext_irq_init>:
{
    182c:	b508      	push	{r3, lr}
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    182e:	2300      	movs	r3, #0
    1830:	e00a      	b.n	1848 <ext_irq_init+0x1c>
		ext_irqs[i].pin = 0xFFFFFFFF;
    1832:	4a08      	ldr	r2, [pc, #32]	; (1854 <ext_irq_init+0x28>)
    1834:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
    1838:	f04f 30ff 	mov.w	r0, #4294967295
    183c:	6048      	str	r0, [r1, #4]
		ext_irqs[i].cb  = NULL;
    183e:	2100      	movs	r1, #0
    1840:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
	for (i = 0; i < EXT_IRQ_AMOUNT; i++) {
    1844:	3301      	adds	r3, #1
    1846:	b29b      	uxth	r3, r3
    1848:	2b01      	cmp	r3, #1
    184a:	d9f2      	bls.n	1832 <ext_irq_init+0x6>
	return _ext_irq_init(process_ext_irq);
    184c:	4802      	ldr	r0, [pc, #8]	; (1858 <ext_irq_init+0x2c>)
    184e:	4b03      	ldr	r3, [pc, #12]	; (185c <ext_irq_init+0x30>)
    1850:	4798      	blx	r3
}
    1852:	bd08      	pop	{r3, pc}
    1854:	20000570 	.word	0x20000570
    1858:	000017e9 	.word	0x000017e9
    185c:	00002bc9 	.word	0x00002bc9

00001860 <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    1860:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    1862:	6943      	ldr	r3, [r0, #20]
    1864:	b103      	cbz	r3, 1868 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    1866:	4798      	blx	r3
    1868:	bd08      	pop	{r3, pc}

0000186a <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    186a:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    186c:	6983      	ldr	r3, [r0, #24]
    186e:	b103      	cbz	r3, 1872 <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    1870:	4798      	blx	r3
    1872:	bd08      	pop	{r3, pc}

00001874 <flash_init>:
{
    1874:	b538      	push	{r3, r4, r5, lr}
    1876:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    1878:	4604      	mov	r4, r0
    187a:	b198      	cbz	r0, 18a4 <flash_init+0x30>
    187c:	b181      	cbz	r1, 18a0 <flash_init+0x2c>
    187e:	2001      	movs	r0, #1
    1880:	2238      	movs	r2, #56	; 0x38
    1882:	4909      	ldr	r1, [pc, #36]	; (18a8 <flash_init+0x34>)
    1884:	4b09      	ldr	r3, [pc, #36]	; (18ac <flash_init+0x38>)
    1886:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    1888:	4629      	mov	r1, r5
    188a:	4620      	mov	r0, r4
    188c:	4b08      	ldr	r3, [pc, #32]	; (18b0 <flash_init+0x3c>)
    188e:	4798      	blx	r3
	if (rc) {
    1890:	4603      	mov	r3, r0
    1892:	b918      	cbnz	r0, 189c <flash_init+0x28>
	flash->dev.flash_cb.ready_cb = flash_ready;
    1894:	4a07      	ldr	r2, [pc, #28]	; (18b4 <flash_init+0x40>)
    1896:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    1898:	4a07      	ldr	r2, [pc, #28]	; (18b8 <flash_init+0x44>)
    189a:	6062      	str	r2, [r4, #4]
}
    189c:	4618      	mov	r0, r3
    189e:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(flash && hw);
    18a0:	2000      	movs	r0, #0
    18a2:	e7ed      	b.n	1880 <flash_init+0xc>
    18a4:	2000      	movs	r0, #0
    18a6:	e7eb      	b.n	1880 <flash_init+0xc>
    18a8:	00007c6c 	.word	0x00007c6c
    18ac:	0000251d 	.word	0x0000251d
    18b0:	00002d35 	.word	0x00002d35
    18b4:	00001861 	.word	0x00001861
    18b8:	0000186b 	.word	0x0000186b

000018bc <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
    18bc:	b510      	push	{r4, lr}
    18be:	b084      	sub	sp, #16
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
    18c0:	8903      	ldrh	r3, [r0, #8]
    18c2:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    18c6:	4614      	mov	r4, r2
    18c8:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    18ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    18ce:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    18d2:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    18d4:	a901      	add	r1, sp, #4
    18d6:	3814      	subs	r0, #20
    18d8:	4b03      	ldr	r3, [pc, #12]	; (18e8 <i2c_m_sync_write+0x2c>)
    18da:	4798      	blx	r3

	if (ret) {
    18dc:	b910      	cbnz	r0, 18e4 <i2c_m_sync_write+0x28>
		return ret;
	}

	return n;
}
    18de:	4620      	mov	r0, r4
    18e0:	b004      	add	sp, #16
    18e2:	bd10      	pop	{r4, pc}
		return ret;
    18e4:	4604      	mov	r4, r0
    18e6:	e7fa      	b.n	18de <i2c_m_sync_write+0x22>
    18e8:	00003981 	.word	0x00003981

000018ec <i2c_m_sync_read>:
{
    18ec:	b510      	push	{r4, lr}
    18ee:	b084      	sub	sp, #16
	msg.addr   = i2c->slave_addr;
    18f0:	8903      	ldrh	r3, [r0, #8]
    18f2:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    18f6:	4614      	mov	r4, r2
    18f8:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    18fa:	f248 0301 	movw	r3, #32769	; 0x8001
    18fe:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    1902:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    1904:	a901      	add	r1, sp, #4
    1906:	3814      	subs	r0, #20
    1908:	4b03      	ldr	r3, [pc, #12]	; (1918 <i2c_m_sync_read+0x2c>)
    190a:	4798      	blx	r3
	if (ret) {
    190c:	b910      	cbnz	r0, 1914 <i2c_m_sync_read+0x28>
}
    190e:	4620      	mov	r0, r4
    1910:	b004      	add	sp, #16
    1912:	bd10      	pop	{r4, pc}
		return ret;
    1914:	4604      	mov	r4, r0
    1916:	e7fa      	b.n	190e <i2c_m_sync_read+0x22>
    1918:	00003981 	.word	0x00003981

0000191c <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
    191c:	b538      	push	{r3, r4, r5, lr}
    191e:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    1920:	4604      	mov	r4, r0
    1922:	225e      	movs	r2, #94	; 0x5e
    1924:	4908      	ldr	r1, [pc, #32]	; (1948 <i2c_m_sync_init+0x2c>)
    1926:	3000      	adds	r0, #0
    1928:	bf18      	it	ne
    192a:	2001      	movne	r0, #1
    192c:	4b07      	ldr	r3, [pc, #28]	; (194c <i2c_m_sync_init+0x30>)
    192e:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
    1930:	4629      	mov	r1, r5
    1932:	4620      	mov	r0, r4
    1934:	4b06      	ldr	r3, [pc, #24]	; (1950 <i2c_m_sync_init+0x34>)
    1936:	4798      	blx	r3
	if (init_status) {
    1938:	4603      	mov	r3, r0
    193a:	b918      	cbnz	r0, 1944 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
    193c:	4a05      	ldr	r2, [pc, #20]	; (1954 <i2c_m_sync_init+0x38>)
    193e:	61a2      	str	r2, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
    1940:	4a05      	ldr	r2, [pc, #20]	; (1958 <i2c_m_sync_init+0x3c>)
    1942:	6162      	str	r2, [r4, #20]

	return ERR_NONE;
}
    1944:	4618      	mov	r0, r3
    1946:	bd38      	pop	{r3, r4, r5, pc}
    1948:	00007c84 	.word	0x00007c84
    194c:	0000251d 	.word	0x0000251d
    1950:	000038d9 	.word	0x000038d9
    1954:	000018ed 	.word	0x000018ed
    1958:	000018bd 	.word	0x000018bd

0000195c <i2c_m_sync_enable>:

/**
 * \brief Sync version of i2c enable
 */
int32_t i2c_m_sync_enable(struct i2c_m_sync_desc *i2c)
{
    195c:	b508      	push	{r3, lr}
	return _i2c_m_sync_enable(&i2c->device);
    195e:	4b01      	ldr	r3, [pc, #4]	; (1964 <i2c_m_sync_enable+0x8>)
    1960:	4798      	blx	r3
}
    1962:	bd08      	pop	{r3, pc}
    1964:	00003909 	.word	0x00003909

00001968 <i2c_m_sync_set_slaveaddr>:
/**
 * \brief Sync version of i2c set slave address
 */
int32_t i2c_m_sync_set_slaveaddr(struct i2c_m_sync_desc *i2c, int16_t addr, int32_t addr_len)
{
	return i2c->slave_addr = (addr & 0x3ff) | (addr_len & I2C_M_TEN);
    1968:	f3c1 0109 	ubfx	r1, r1, #0, #10
    196c:	f402 6280 	and.w	r2, r2, #1024	; 0x400
    1970:	430a      	orrs	r2, r1
    1972:	8382      	strh	r2, [r0, #28]
}
    1974:	4610      	mov	r0, r2
    1976:	4770      	bx	lr

00001978 <i2c_m_sync_cmd_read>:

/**
 * \brief Sync version of i2c read command
 */
int32_t i2c_m_sync_cmd_read(struct i2c_m_sync_desc *i2c, uint8_t reg, uint8_t *buffer, uint8_t length)
{
    1978:	b570      	push	{r4, r5, r6, lr}
    197a:	b086      	sub	sp, #24
    197c:	4604      	mov	r4, r0
    197e:	4616      	mov	r6, r2
    1980:	461d      	mov	r5, r3
    1982:	f88d 1007 	strb.w	r1, [sp, #7]
	struct _i2c_m_msg msg;
	int32_t           ret;

	msg.addr   = i2c->slave_addr;
    1986:	8b83      	ldrh	r3, [r0, #28]
    1988:	f8ad 300c 	strh.w	r3, [sp, #12]
	msg.len    = 1;
    198c:	2301      	movs	r3, #1
    198e:	9304      	str	r3, [sp, #16]
	msg.flags  = 0;
    1990:	2300      	movs	r3, #0
    1992:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = &reg;
    1996:	f10d 0307 	add.w	r3, sp, #7
    199a:	9305      	str	r3, [sp, #20]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    199c:	a903      	add	r1, sp, #12
    199e:	4b09      	ldr	r3, [pc, #36]	; (19c4 <i2c_m_sync_cmd_read+0x4c>)
    19a0:	4798      	blx	r3

	if (ret != 0) {
    19a2:	4603      	mov	r3, r0
    19a4:	b110      	cbz	r0, 19ac <i2c_m_sync_cmd_read+0x34>
		/* error occurred */
		return ret;
	}

	return ERR_NONE;
}
    19a6:	4618      	mov	r0, r3
    19a8:	b006      	add	sp, #24
    19aa:	bd70      	pop	{r4, r5, r6, pc}
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    19ac:	f248 0301 	movw	r3, #32769	; 0x8001
    19b0:	f8ad 300e 	strh.w	r3, [sp, #14]
	msg.buffer = buffer;
    19b4:	9605      	str	r6, [sp, #20]
	msg.len    = length;
    19b6:	9504      	str	r5, [sp, #16]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
    19b8:	a903      	add	r1, sp, #12
    19ba:	4620      	mov	r0, r4
    19bc:	4b01      	ldr	r3, [pc, #4]	; (19c4 <i2c_m_sync_cmd_read+0x4c>)
    19be:	4798      	blx	r3
    19c0:	4603      	mov	r3, r0
    19c2:	e7f0      	b.n	19a6 <i2c_m_sync_cmd_read+0x2e>
    19c4:	00003981 	.word	0x00003981

000019c8 <i2c_m_sync_get_io_descriptor>:
/**
 * \brief Retrieve I/O descriptor
 */
int32_t i2c_m_sync_get_io_descriptor(struct i2c_m_sync_desc *const i2c, struct io_descriptor **io)
{
	*io = &i2c->io;
    19c8:	3014      	adds	r0, #20
    19ca:	6008      	str	r0, [r1, #0]
	return ERR_NONE;
}
    19cc:	2000      	movs	r0, #0
    19ce:	4770      	bx	lr

000019d0 <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    19d0:	b570      	push	{r4, r5, r6, lr}
    19d2:	460d      	mov	r5, r1
    19d4:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    19d6:	4604      	mov	r4, r0
    19d8:	b168      	cbz	r0, 19f6 <io_write+0x26>
    19da:	b151      	cbz	r1, 19f2 <io_write+0x22>
    19dc:	2001      	movs	r0, #1
    19de:	2234      	movs	r2, #52	; 0x34
    19e0:	4906      	ldr	r1, [pc, #24]	; (19fc <io_write+0x2c>)
    19e2:	4b07      	ldr	r3, [pc, #28]	; (1a00 <io_write+0x30>)
    19e4:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    19e6:	6823      	ldr	r3, [r4, #0]
    19e8:	4632      	mov	r2, r6
    19ea:	4629      	mov	r1, r5
    19ec:	4620      	mov	r0, r4
    19ee:	4798      	blx	r3
}
    19f0:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    19f2:	2000      	movs	r0, #0
    19f4:	e7f3      	b.n	19de <io_write+0xe>
    19f6:	2000      	movs	r0, #0
    19f8:	e7f1      	b.n	19de <io_write+0xe>
    19fa:	bf00      	nop
    19fc:	00007ca0 	.word	0x00007ca0
    1a00:	0000251d 	.word	0x0000251d

00001a04 <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    1a04:	b570      	push	{r4, r5, r6, lr}
    1a06:	460d      	mov	r5, r1
    1a08:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    1a0a:	4604      	mov	r4, r0
    1a0c:	b168      	cbz	r0, 1a2a <io_read+0x26>
    1a0e:	b151      	cbz	r1, 1a26 <io_read+0x22>
    1a10:	2001      	movs	r0, #1
    1a12:	223d      	movs	r2, #61	; 0x3d
    1a14:	4906      	ldr	r1, [pc, #24]	; (1a30 <io_read+0x2c>)
    1a16:	4b07      	ldr	r3, [pc, #28]	; (1a34 <io_read+0x30>)
    1a18:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    1a1a:	6863      	ldr	r3, [r4, #4]
    1a1c:	4632      	mov	r2, r6
    1a1e:	4629      	mov	r1, r5
    1a20:	4620      	mov	r0, r4
    1a22:	4798      	blx	r3
}
    1a24:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(io_descr && buf);
    1a26:	2000      	movs	r0, #0
    1a28:	e7f3      	b.n	1a12 <io_read+0xe>
    1a2a:	2000      	movs	r0, #0
    1a2c:	e7f1      	b.n	1a12 <io_read+0xe>
    1a2e:	bf00      	nop
    1a30:	00007ca0 	.word	0x00007ca0
    1a34:	0000251d 	.word	0x0000251d

00001a38 <sleep>:
 * \retval -1 The requested sleep mode was invalid or not available
 * \retval  0 The operation completed successfully, returned after leaving the
 *            sleep
 */
int sleep(const uint8_t mode)
{
    1a38:	b508      	push	{r3, lr}
	if (ERR_NONE != _set_sleep_mode(mode))
    1a3a:	4b05      	ldr	r3, [pc, #20]	; (1a50 <sleep+0x18>)
    1a3c:	4798      	blx	r3
    1a3e:	b918      	cbnz	r0, 1a48 <sleep+0x10>
		return ERR_INVALID_ARG;

	_go_to_sleep();
    1a40:	4b04      	ldr	r3, [pc, #16]	; (1a54 <sleep+0x1c>)
    1a42:	4798      	blx	r3

	return ERR_NONE;
    1a44:	2000      	movs	r0, #0
    1a46:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    1a48:	f06f 000c 	mvn.w	r0, #12
}
    1a4c:	bd08      	pop	{r3, pc}
    1a4e:	bf00      	nop
    1a50:	00002efd 	.word	0x00002efd
    1a54:	00002aa5 	.word	0x00002aa5

00001a58 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
    1a58:	b538      	push	{r3, r4, r5, lr}
    1a5a:	460d      	mov	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
    1a5c:	4604      	mov	r4, r0
    1a5e:	b1c0      	cbz	r0, 1a92 <spi_m_sync_init+0x3a>
    1a60:	b1a9      	cbz	r1, 1a8e <spi_m_sync_init+0x36>
    1a62:	2001      	movs	r0, #1
    1a64:	2240      	movs	r2, #64	; 0x40
    1a66:	490c      	ldr	r1, [pc, #48]	; (1a98 <spi_m_sync_init+0x40>)
    1a68:	4b0c      	ldr	r3, [pc, #48]	; (1a9c <spi_m_sync_init+0x44>)
    1a6a:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    1a6c:	4620      	mov	r0, r4
    1a6e:	f840 5f04 	str.w	r5, [r0, #4]!
	rc            = _spi_m_sync_init(&spi->dev, hw);
    1a72:	4629      	mov	r1, r5
    1a74:	4b0a      	ldr	r3, [pc, #40]	; (1aa0 <spi_m_sync_init+0x48>)
    1a76:	4798      	blx	r3

	if (rc < 0) {
    1a78:	2800      	cmp	r0, #0
    1a7a:	db07      	blt.n	1a8c <spi_m_sync_init+0x34>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
    1a7c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    1a80:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
    1a82:	4b08      	ldr	r3, [pc, #32]	; (1aa4 <spi_m_sync_init+0x4c>)
    1a84:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
    1a86:	4b08      	ldr	r3, [pc, #32]	; (1aa8 <spi_m_sync_init+0x50>)
    1a88:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
    1a8a:	2000      	movs	r0, #0
}
    1a8c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && hw);
    1a8e:	2000      	movs	r0, #0
    1a90:	e7e8      	b.n	1a64 <spi_m_sync_init+0xc>
    1a92:	2000      	movs	r0, #0
    1a94:	e7e6      	b.n	1a64 <spi_m_sync_init+0xc>
    1a96:	bf00      	nop
    1a98:	00007cb4 	.word	0x00007cb4
    1a9c:	0000251d 	.word	0x0000251d
    1aa0:	00003cd1 	.word	0x00003cd1
    1aa4:	00001b55 	.word	0x00001b55
    1aa8:	00001b19 	.word	0x00001b19

00001aac <spi_m_sync_enable>:
	ASSERT(spi);
	_spi_m_sync_deinit(&spi->dev);
}

void spi_m_sync_enable(struct spi_m_sync_descriptor *spi)
{
    1aac:	b510      	push	{r4, lr}
	ASSERT(spi);
    1aae:	4604      	mov	r4, r0
    1ab0:	2257      	movs	r2, #87	; 0x57
    1ab2:	4905      	ldr	r1, [pc, #20]	; (1ac8 <spi_m_sync_enable+0x1c>)
    1ab4:	3000      	adds	r0, #0
    1ab6:	bf18      	it	ne
    1ab8:	2001      	movne	r0, #1
    1aba:	4b04      	ldr	r3, [pc, #16]	; (1acc <spi_m_sync_enable+0x20>)
    1abc:	4798      	blx	r3
	_spi_m_sync_enable(&spi->dev);
    1abe:	1d20      	adds	r0, r4, #4
    1ac0:	4b03      	ldr	r3, [pc, #12]	; (1ad0 <spi_m_sync_enable+0x24>)
    1ac2:	4798      	blx	r3
    1ac4:	bd10      	pop	{r4, pc}
    1ac6:	bf00      	nop
    1ac8:	00007cb4 	.word	0x00007cb4
    1acc:	0000251d 	.word	0x0000251d
    1ad0:	00003e4d 	.word	0x00003e4d

00001ad4 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
    1ad4:	b530      	push	{r4, r5, lr}
    1ad6:	b085      	sub	sp, #20
    1ad8:	460c      	mov	r4, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
    1ada:	4605      	mov	r5, r0
    1adc:	b198      	cbz	r0, 1b06 <spi_m_sync_transfer+0x32>
    1ade:	b181      	cbz	r1, 1b02 <spi_m_sync_transfer+0x2e>
    1ae0:	2001      	movs	r0, #1
    1ae2:	22b3      	movs	r2, #179	; 0xb3
    1ae4:	4909      	ldr	r1, [pc, #36]	; (1b0c <spi_m_sync_transfer+0x38>)
    1ae6:	4b0a      	ldr	r3, [pc, #40]	; (1b10 <spi_m_sync_transfer+0x3c>)
    1ae8:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
    1aea:	6823      	ldr	r3, [r4, #0]
    1aec:	9301      	str	r3, [sp, #4]
	msg.rxbuf = p_xfer->rxbuf;
    1aee:	6863      	ldr	r3, [r4, #4]
    1af0:	9302      	str	r3, [sp, #8]
	msg.size  = p_xfer->size;
    1af2:	68a3      	ldr	r3, [r4, #8]
    1af4:	9303      	str	r3, [sp, #12]
	return _spi_m_sync_trans(&spi->dev, &msg);
    1af6:	a901      	add	r1, sp, #4
    1af8:	1d28      	adds	r0, r5, #4
    1afa:	4b06      	ldr	r3, [pc, #24]	; (1b14 <spi_m_sync_transfer+0x40>)
    1afc:	4798      	blx	r3
}
    1afe:	b005      	add	sp, #20
    1b00:	bd30      	pop	{r4, r5, pc}
	ASSERT(spi && p_xfer);
    1b02:	2000      	movs	r0, #0
    1b04:	e7ed      	b.n	1ae2 <spi_m_sync_transfer+0xe>
    1b06:	2000      	movs	r0, #0
    1b08:	e7eb      	b.n	1ae2 <spi_m_sync_transfer+0xe>
    1b0a:	bf00      	nop
    1b0c:	00007cb4 	.word	0x00007cb4
    1b10:	0000251d 	.word	0x0000251d
    1b14:	00003e81 	.word	0x00003e81

00001b18 <_spi_m_sync_io_write>:
{
    1b18:	b570      	push	{r4, r5, r6, lr}
    1b1a:	b084      	sub	sp, #16
    1b1c:	460e      	mov	r6, r1
    1b1e:	4615      	mov	r5, r2
	ASSERT(io);
    1b20:	4604      	mov	r4, r0
    1b22:	22a3      	movs	r2, #163	; 0xa3
    1b24:	4908      	ldr	r1, [pc, #32]	; (1b48 <_spi_m_sync_io_write+0x30>)
    1b26:	3000      	adds	r0, #0
    1b28:	bf18      	it	ne
    1b2a:	2001      	movne	r0, #1
    1b2c:	4b07      	ldr	r3, [pc, #28]	; (1b4c <_spi_m_sync_io_write+0x34>)
    1b2e:	4798      	blx	r3
	xfer.rxbuf = 0;
    1b30:	2300      	movs	r3, #0
    1b32:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
    1b34:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
    1b36:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    1b38:	a901      	add	r1, sp, #4
    1b3a:	f1a4 000c 	sub.w	r0, r4, #12
    1b3e:	4b04      	ldr	r3, [pc, #16]	; (1b50 <_spi_m_sync_io_write+0x38>)
    1b40:	4798      	blx	r3
}
    1b42:	b004      	add	sp, #16
    1b44:	bd70      	pop	{r4, r5, r6, pc}
    1b46:	bf00      	nop
    1b48:	00007cb4 	.word	0x00007cb4
    1b4c:	0000251d 	.word	0x0000251d
    1b50:	00001ad5 	.word	0x00001ad5

00001b54 <_spi_m_sync_io_read>:
{
    1b54:	b570      	push	{r4, r5, r6, lr}
    1b56:	b084      	sub	sp, #16
    1b58:	460e      	mov	r6, r1
    1b5a:	4615      	mov	r5, r2
	ASSERT(io);
    1b5c:	4604      	mov	r4, r0
    1b5e:	2287      	movs	r2, #135	; 0x87
    1b60:	4908      	ldr	r1, [pc, #32]	; (1b84 <_spi_m_sync_io_read+0x30>)
    1b62:	3000      	adds	r0, #0
    1b64:	bf18      	it	ne
    1b66:	2001      	movne	r0, #1
    1b68:	4b07      	ldr	r3, [pc, #28]	; (1b88 <_spi_m_sync_io_read+0x34>)
    1b6a:	4798      	blx	r3
	xfer.rxbuf = buf;
    1b6c:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
    1b6e:	2300      	movs	r3, #0
    1b70:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
    1b72:	9503      	str	r5, [sp, #12]
	return spi_m_sync_transfer(spi, &xfer);
    1b74:	a901      	add	r1, sp, #4
    1b76:	f1a4 000c 	sub.w	r0, r4, #12
    1b7a:	4b04      	ldr	r3, [pc, #16]	; (1b8c <_spi_m_sync_io_read+0x38>)
    1b7c:	4798      	blx	r3
}
    1b7e:	b004      	add	sp, #16
    1b80:	bd70      	pop	{r4, r5, r6, pc}
    1b82:	bf00      	nop
    1b84:	00007cb4 	.word	0x00007cb4
    1b88:	0000251d 	.word	0x0000251d
    1b8c:	00001ad5 	.word	0x00001ad5

00001b90 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
    1b90:	b538      	push	{r3, r4, r5, lr}
    1b92:	460d      	mov	r5, r1
	ASSERT(spi && io);
    1b94:	4604      	mov	r4, r0
    1b96:	b158      	cbz	r0, 1bb0 <spi_m_sync_get_io_descriptor+0x20>
    1b98:	b141      	cbz	r1, 1bac <spi_m_sync_get_io_descriptor+0x1c>
    1b9a:	2001      	movs	r0, #1
    1b9c:	22bd      	movs	r2, #189	; 0xbd
    1b9e:	4905      	ldr	r1, [pc, #20]	; (1bb4 <spi_m_sync_get_io_descriptor+0x24>)
    1ba0:	4b05      	ldr	r3, [pc, #20]	; (1bb8 <spi_m_sync_get_io_descriptor+0x28>)
    1ba2:	4798      	blx	r3
	*io = &spi->io;
    1ba4:	340c      	adds	r4, #12
    1ba6:	602c      	str	r4, [r5, #0]
	return 0;
}
    1ba8:	2000      	movs	r0, #0
    1baa:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(spi && io);
    1bac:	2000      	movs	r0, #0
    1bae:	e7f5      	b.n	1b9c <spi_m_sync_get_io_descriptor+0xc>
    1bb0:	2000      	movs	r0, #0
    1bb2:	e7f3      	b.n	1b9c <spi_m_sync_get_io_descriptor+0xc>
    1bb4:	00007cb4 	.word	0x00007cb4
    1bb8:	0000251d 	.word	0x0000251d

00001bbc <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    1bbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1bbe:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    1bc0:	b117      	cbz	r7, 1bc8 <timer_add_timer_task+0xc>
    1bc2:	463c      	mov	r4, r7
    1bc4:	2600      	movs	r6, #0
    1bc6:	e00b      	b.n	1be0 <timer_add_timer_task+0x24>
		list_insert_as_head(list, new_task);
    1bc8:	4b0e      	ldr	r3, [pc, #56]	; (1c04 <timer_add_timer_task+0x48>)
    1bca:	4798      	blx	r3
		return;
    1bcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t time_left;

		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    1bce:	68a5      	ldr	r5, [r4, #8]
    1bd0:	442b      	add	r3, r5
    1bd2:	1a9b      	subs	r3, r3, r2
    1bd4:	3301      	adds	r3, #1
		}
		if (time_left >= new_task->interval)
    1bd6:	688d      	ldr	r5, [r1, #8]
    1bd8:	42ab      	cmp	r3, r5
    1bda:	d209      	bcs.n	1bf0 <timer_add_timer_task+0x34>
			break;
		prev = it;
    1bdc:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    1bde:	6824      	ldr	r4, [r4, #0]
    1be0:	b134      	cbz	r4, 1bf0 <timer_add_timer_task+0x34>
		if (it->time_label <= time) {
    1be2:	6863      	ldr	r3, [r4, #4]
    1be4:	4293      	cmp	r3, r2
    1be6:	d8f2      	bhi.n	1bce <timer_add_timer_task+0x12>
			time_left = it->interval - (time - it->time_label);
    1be8:	68a5      	ldr	r5, [r4, #8]
    1bea:	1a9b      	subs	r3, r3, r2
    1bec:	442b      	add	r3, r5
    1bee:	e7f2      	b.n	1bd6 <timer_add_timer_task+0x1a>
	}

	if (it == head) {
    1bf0:	42bc      	cmp	r4, r7
    1bf2:	d003      	beq.n	1bfc <timer_add_timer_task+0x40>
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    1bf4:	4630      	mov	r0, r6
    1bf6:	4b04      	ldr	r3, [pc, #16]	; (1c08 <timer_add_timer_task+0x4c>)
    1bf8:	4798      	blx	r3
    1bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    1bfc:	4b01      	ldr	r3, [pc, #4]	; (1c04 <timer_add_timer_task+0x48>)
    1bfe:	4798      	blx	r3
    1c00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c02:	bf00      	nop
    1c04:	00002539 	.word	0x00002539
    1c08:	00002565 	.word	0x00002565

00001c0c <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    1c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1c0e:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    1c10:	6906      	ldr	r6, [r0, #16]
    1c12:	3601      	adds	r6, #1
    1c14:	6106      	str	r6, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    1c16:	7e03      	ldrb	r3, [r0, #24]
    1c18:	f013 0f01 	tst.w	r3, #1
    1c1c:	d105      	bne.n	1c2a <timer_process_counted+0x1e>
    1c1e:	7e03      	ldrb	r3, [r0, #24]
    1c20:	f013 0f02 	tst.w	r3, #2
    1c24:	d101      	bne.n	1c2a <timer_process_counted+0x1e>
    1c26:	4605      	mov	r5, r0
    1c28:	e009      	b.n	1c3e <timer_process_counted+0x32>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    1c2a:	7e03      	ldrb	r3, [r0, #24]
    1c2c:	f043 0302 	orr.w	r3, r3, #2
    1c30:	7603      	strb	r3, [r0, #24]
		return;
    1c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c34:	696f      	ldr	r7, [r5, #20]
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    1c36:	68e3      	ldr	r3, [r4, #12]
    1c38:	4620      	mov	r0, r4
    1c3a:	4798      	blx	r3
		it = (struct timer_task *)list_get_head(&timer->tasks);
    1c3c:	463c      	mov	r4, r7
	while (it && ((time - it->time_label) >= it->interval)) {
    1c3e:	b19c      	cbz	r4, 1c68 <timer_process_counted+0x5c>
    1c40:	6863      	ldr	r3, [r4, #4]
    1c42:	1af3      	subs	r3, r6, r3
    1c44:	68a2      	ldr	r2, [r4, #8]
    1c46:	4293      	cmp	r3, r2
    1c48:	d30e      	bcc.n	1c68 <timer_process_counted+0x5c>
		list_remove_head(&timer->tasks);
    1c4a:	f105 0714 	add.w	r7, r5, #20
    1c4e:	4638      	mov	r0, r7
    1c50:	4b06      	ldr	r3, [pc, #24]	; (1c6c <timer_process_counted+0x60>)
    1c52:	4798      	blx	r3
		if (TIMER_TASK_REPEAT == tmp->mode) {
    1c54:	7c23      	ldrb	r3, [r4, #16]
    1c56:	2b01      	cmp	r3, #1
    1c58:	d1ec      	bne.n	1c34 <timer_process_counted+0x28>
			tmp->time_label = time;
    1c5a:	6066      	str	r6, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    1c5c:	4632      	mov	r2, r6
    1c5e:	4621      	mov	r1, r4
    1c60:	4638      	mov	r0, r7
    1c62:	4b03      	ldr	r3, [pc, #12]	; (1c70 <timer_process_counted+0x64>)
    1c64:	4798      	blx	r3
    1c66:	e7e5      	b.n	1c34 <timer_process_counted+0x28>
    1c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c6a:	bf00      	nop
    1c6c:	000025ad 	.word	0x000025ad
    1c70:	00001bbd 	.word	0x00001bbd

00001c74 <timer_init>:
{
    1c74:	b538      	push	{r3, r4, r5, lr}
    1c76:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    1c78:	4604      	mov	r4, r0
    1c7a:	b180      	cbz	r0, 1c9e <timer_init+0x2a>
    1c7c:	b169      	cbz	r1, 1c9a <timer_init+0x26>
    1c7e:	2001      	movs	r0, #1
    1c80:	223b      	movs	r2, #59	; 0x3b
    1c82:	4908      	ldr	r1, [pc, #32]	; (1ca4 <timer_init+0x30>)
    1c84:	4b08      	ldr	r3, [pc, #32]	; (1ca8 <timer_init+0x34>)
    1c86:	4798      	blx	r3
	_timer_init(&descr->device, hw);
    1c88:	4629      	mov	r1, r5
    1c8a:	4620      	mov	r0, r4
    1c8c:	4b07      	ldr	r3, [pc, #28]	; (1cac <timer_init+0x38>)
    1c8e:	4798      	blx	r3
	descr->time                           = 0;
    1c90:	2000      	movs	r0, #0
    1c92:	6120      	str	r0, [r4, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
    1c94:	4b06      	ldr	r3, [pc, #24]	; (1cb0 <timer_init+0x3c>)
    1c96:	6023      	str	r3, [r4, #0]
}
    1c98:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && hw);
    1c9a:	2000      	movs	r0, #0
    1c9c:	e7f0      	b.n	1c80 <timer_init+0xc>
    1c9e:	2000      	movs	r0, #0
    1ca0:	e7ee      	b.n	1c80 <timer_init+0xc>
    1ca2:	bf00      	nop
    1ca4:	00007cd0 	.word	0x00007cd0
    1ca8:	0000251d 	.word	0x0000251d
    1cac:	00004085 	.word	0x00004085
    1cb0:	00001c0d 	.word	0x00001c0d

00001cb4 <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    1cb4:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1cb6:	2300      	movs	r3, #0
    1cb8:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    1cba:	69c3      	ldr	r3, [r0, #28]
    1cbc:	b11b      	cbz	r3, 1cc6 <usart_transmission_complete+0x12>
    1cbe:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    1cc2:	4610      	mov	r0, r2
    1cc4:	4798      	blx	r3
    1cc6:	bd08      	pop	{r3, pc}

00001cc8 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    1cc8:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    1cca:	2300      	movs	r3, #0
    1ccc:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    1cce:	6a43      	ldr	r3, [r0, #36]	; 0x24
    1cd0:	b11b      	cbz	r3, 1cda <usart_error+0x12>
    1cd2:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    1cd6:	4610      	mov	r0, r2
    1cd8:	4798      	blx	r3
    1cda:	bd08      	pop	{r3, pc}

00001cdc <usart_fill_rx_buffer>:
{
    1cdc:	b538      	push	{r3, r4, r5, lr}
    1cde:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    1ce0:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    1ce4:	302c      	adds	r0, #44	; 0x2c
    1ce6:	4b03      	ldr	r3, [pc, #12]	; (1cf4 <usart_fill_rx_buffer+0x18>)
    1ce8:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    1cea:	6a23      	ldr	r3, [r4, #32]
    1cec:	b10b      	cbz	r3, 1cf2 <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    1cee:	4628      	mov	r0, r5
    1cf0:	4798      	blx	r3
    1cf2:	bd38      	pop	{r3, r4, r5, pc}
    1cf4:	0000267d 	.word	0x0000267d

00001cf8 <usart_async_write>:
{
    1cf8:	b570      	push	{r4, r5, r6, lr}
    1cfa:	460e      	mov	r6, r1
    1cfc:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    1cfe:	4604      	mov	r4, r0
    1d00:	b1d8      	cbz	r0, 1d3a <usart_async_write+0x42>
    1d02:	b1e1      	cbz	r1, 1d3e <usart_async_write+0x46>
    1d04:	b9ea      	cbnz	r2, 1d42 <usart_async_write+0x4a>
    1d06:	2000      	movs	r0, #0
    1d08:	f240 123b 	movw	r2, #315	; 0x13b
    1d0c:	490f      	ldr	r1, [pc, #60]	; (1d4c <usart_async_write+0x54>)
    1d0e:	4b10      	ldr	r3, [pc, #64]	; (1d50 <usart_async_write+0x58>)
    1d10:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    1d12:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    1d16:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    1d1a:	429a      	cmp	r2, r3
    1d1c:	d113      	bne.n	1d46 <usart_async_write+0x4e>
	descr->tx_buffer        = (uint8_t *)buf;
    1d1e:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    1d20:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    1d24:	2300      	movs	r3, #0
    1d26:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    1d2a:	2301      	movs	r3, #1
    1d2c:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    1d2e:	f104 0008 	add.w	r0, r4, #8
    1d32:	4b08      	ldr	r3, [pc, #32]	; (1d54 <usart_async_write+0x5c>)
    1d34:	4798      	blx	r3
	return (int32_t)length;
    1d36:	4628      	mov	r0, r5
    1d38:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    1d3a:	2000      	movs	r0, #0
    1d3c:	e7e4      	b.n	1d08 <usart_async_write+0x10>
    1d3e:	2000      	movs	r0, #0
    1d40:	e7e2      	b.n	1d08 <usart_async_write+0x10>
    1d42:	2001      	movs	r0, #1
    1d44:	e7e0      	b.n	1d08 <usart_async_write+0x10>
		return ERR_NO_RESOURCE;
    1d46:	f06f 001b 	mvn.w	r0, #27
}
    1d4a:	bd70      	pop	{r4, r5, r6, pc}
    1d4c:	00007ce8 	.word	0x00007ce8
    1d50:	0000251d 	.word	0x0000251d
    1d54:	00003857 	.word	0x00003857

00001d58 <usart_process_byte_sent>:
{
    1d58:	b510      	push	{r4, lr}
    1d5a:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    1d5c:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    1d5e:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    1d62:	4293      	cmp	r3, r2
    1d64:	d009      	beq.n	1d7a <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    1d66:	6c02      	ldr	r2, [r0, #64]	; 0x40
    1d68:	1c59      	adds	r1, r3, #1
    1d6a:	8781      	strh	r1, [r0, #60]	; 0x3c
    1d6c:	5cd1      	ldrb	r1, [r2, r3]
    1d6e:	4b04      	ldr	r3, [pc, #16]	; (1d80 <usart_process_byte_sent+0x28>)
    1d70:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    1d72:	4620      	mov	r0, r4
    1d74:	4b03      	ldr	r3, [pc, #12]	; (1d84 <usart_process_byte_sent+0x2c>)
    1d76:	4798      	blx	r3
    1d78:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    1d7a:	4b03      	ldr	r3, [pc, #12]	; (1d88 <usart_process_byte_sent+0x30>)
    1d7c:	4798      	blx	r3
    1d7e:	bd10      	pop	{r4, pc}
    1d80:	00003851 	.word	0x00003851
    1d84:	00003857 	.word	0x00003857
    1d88:	0000385f 	.word	0x0000385f

00001d8c <usart_async_read>:
{
    1d8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1d90:	b082      	sub	sp, #8
    1d92:	4688      	mov	r8, r1
    1d94:	4616      	mov	r6, r2
	ASSERT(descr && buf && length);
    1d96:	4605      	mov	r5, r0
    1d98:	b1a0      	cbz	r0, 1dc4 <usart_async_read+0x38>
    1d9a:	b1a9      	cbz	r1, 1dc8 <usart_async_read+0x3c>
    1d9c:	b9b2      	cbnz	r2, 1dcc <usart_async_read+0x40>
    1d9e:	2000      	movs	r0, #0
    1da0:	f44f 72ac 	mov.w	r2, #344	; 0x158
    1da4:	4912      	ldr	r1, [pc, #72]	; (1df0 <usart_async_read+0x64>)
    1da6:	4b13      	ldr	r3, [pc, #76]	; (1df4 <usart_async_read+0x68>)
    1da8:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    1daa:	a801      	add	r0, sp, #4
    1dac:	4b12      	ldr	r3, [pc, #72]	; (1df8 <usart_async_read+0x6c>)
    1dae:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    1db0:	3534      	adds	r5, #52	; 0x34
    1db2:	4628      	mov	r0, r5
    1db4:	4b11      	ldr	r3, [pc, #68]	; (1dfc <usart_async_read+0x70>)
    1db6:	4798      	blx	r3
    1db8:	4607      	mov	r7, r0
	CRITICAL_SECTION_LEAVE()
    1dba:	a801      	add	r0, sp, #4
    1dbc:	4b10      	ldr	r3, [pc, #64]	; (1e00 <usart_async_read+0x74>)
    1dbe:	4798      	blx	r3
	uint16_t                       was_read = 0;
    1dc0:	2400      	movs	r4, #0
	while ((was_read < num) && (was_read < length)) {
    1dc2:	e00b      	b.n	1ddc <usart_async_read+0x50>
	ASSERT(descr && buf && length);
    1dc4:	2000      	movs	r0, #0
    1dc6:	e7eb      	b.n	1da0 <usart_async_read+0x14>
    1dc8:	2000      	movs	r0, #0
    1dca:	e7e9      	b.n	1da0 <usart_async_read+0x14>
    1dcc:	2001      	movs	r0, #1
    1dce:	e7e7      	b.n	1da0 <usart_async_read+0x14>
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    1dd0:	3401      	adds	r4, #1
    1dd2:	b2a4      	uxth	r4, r4
    1dd4:	4441      	add	r1, r8
    1dd6:	4628      	mov	r0, r5
    1dd8:	4b0a      	ldr	r3, [pc, #40]	; (1e04 <usart_async_read+0x78>)
    1dda:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    1ddc:	4621      	mov	r1, r4
    1dde:	42a7      	cmp	r7, r4
    1de0:	d901      	bls.n	1de6 <usart_async_read+0x5a>
    1de2:	42b4      	cmp	r4, r6
    1de4:	d3f4      	bcc.n	1dd0 <usart_async_read+0x44>
}
    1de6:	4620      	mov	r0, r4
    1de8:	b002      	add	sp, #8
    1dea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1dee:	bf00      	nop
    1df0:	00007ce8 	.word	0x00007ce8
    1df4:	0000251d 	.word	0x0000251d
    1df8:	000010a1 	.word	0x000010a1
    1dfc:	000026bd 	.word	0x000026bd
    1e00:	000010af 	.word	0x000010af
    1e04:	00002635 	.word	0x00002635

00001e08 <usart_async_init>:
{
    1e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e0a:	460d      	mov	r5, r1
    1e0c:	4616      	mov	r6, r2
    1e0e:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1e10:	4604      	mov	r4, r0
    1e12:	b318      	cbz	r0, 1e5c <usart_async_init+0x54>
    1e14:	b321      	cbz	r1, 1e60 <usart_async_init+0x58>
    1e16:	b32a      	cbz	r2, 1e64 <usart_async_init+0x5c>
    1e18:	bb33      	cbnz	r3, 1e68 <usart_async_init+0x60>
    1e1a:	2000      	movs	r0, #0
    1e1c:	223a      	movs	r2, #58	; 0x3a
    1e1e:	4915      	ldr	r1, [pc, #84]	; (1e74 <usart_async_init+0x6c>)
    1e20:	4b15      	ldr	r3, [pc, #84]	; (1e78 <usart_async_init+0x70>)
    1e22:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    1e24:	463a      	mov	r2, r7
    1e26:	4631      	mov	r1, r6
    1e28:	f104 0034 	add.w	r0, r4, #52	; 0x34
    1e2c:	4b13      	ldr	r3, [pc, #76]	; (1e7c <usart_async_init+0x74>)
    1e2e:	4798      	blx	r3
    1e30:	b9e0      	cbnz	r0, 1e6c <usart_async_init+0x64>
	init_status = _usart_async_init(&descr->device, hw);
    1e32:	4629      	mov	r1, r5
    1e34:	f104 0008 	add.w	r0, r4, #8
    1e38:	4b11      	ldr	r3, [pc, #68]	; (1e80 <usart_async_init+0x78>)
    1e3a:	4798      	blx	r3
	if (init_status) {
    1e3c:	4603      	mov	r3, r0
    1e3e:	b958      	cbnz	r0, 1e58 <usart_async_init+0x50>
	descr->io.read  = usart_async_read;
    1e40:	4a10      	ldr	r2, [pc, #64]	; (1e84 <usart_async_init+0x7c>)
    1e42:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    1e44:	4a10      	ldr	r2, [pc, #64]	; (1e88 <usart_async_init+0x80>)
    1e46:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    1e48:	4a10      	ldr	r2, [pc, #64]	; (1e8c <usart_async_init+0x84>)
    1e4a:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    1e4c:	4a10      	ldr	r2, [pc, #64]	; (1e90 <usart_async_init+0x88>)
    1e4e:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    1e50:	4a10      	ldr	r2, [pc, #64]	; (1e94 <usart_async_init+0x8c>)
    1e52:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    1e54:	4a10      	ldr	r2, [pc, #64]	; (1e98 <usart_async_init+0x90>)
    1e56:	6162      	str	r2, [r4, #20]
}
    1e58:	4618      	mov	r0, r3
    1e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    1e5c:	2000      	movs	r0, #0
    1e5e:	e7dd      	b.n	1e1c <usart_async_init+0x14>
    1e60:	2000      	movs	r0, #0
    1e62:	e7db      	b.n	1e1c <usart_async_init+0x14>
    1e64:	2000      	movs	r0, #0
    1e66:	e7d9      	b.n	1e1c <usart_async_init+0x14>
    1e68:	2001      	movs	r0, #1
    1e6a:	e7d7      	b.n	1e1c <usart_async_init+0x14>
		return ERR_INVALID_ARG;
    1e6c:	f06f 030c 	mvn.w	r3, #12
    1e70:	e7f2      	b.n	1e58 <usart_async_init+0x50>
    1e72:	bf00      	nop
    1e74:	00007ce8 	.word	0x00007ce8
    1e78:	0000251d 	.word	0x0000251d
    1e7c:	000025f1 	.word	0x000025f1
    1e80:	000037b9 	.word	0x000037b9
    1e84:	00001d8d 	.word	0x00001d8d
    1e88:	00001cf9 	.word	0x00001cf9
    1e8c:	00001d59 	.word	0x00001d59
    1e90:	00001cdd 	.word	0x00001cdd
    1e94:	00001cb5 	.word	0x00001cb5
    1e98:	00001cc9 	.word	0x00001cc9

00001e9c <usart_async_enable>:
{
    1e9c:	b510      	push	{r4, lr}
	ASSERT(descr);
    1e9e:	4604      	mov	r4, r0
    1ea0:	2261      	movs	r2, #97	; 0x61
    1ea2:	4906      	ldr	r1, [pc, #24]	; (1ebc <usart_async_enable+0x20>)
    1ea4:	3000      	adds	r0, #0
    1ea6:	bf18      	it	ne
    1ea8:	2001      	movne	r0, #1
    1eaa:	4b05      	ldr	r3, [pc, #20]	; (1ec0 <usart_async_enable+0x24>)
    1eac:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    1eae:	f104 0008 	add.w	r0, r4, #8
    1eb2:	4b04      	ldr	r3, [pc, #16]	; (1ec4 <usart_async_enable+0x28>)
    1eb4:	4798      	blx	r3
}
    1eb6:	2000      	movs	r0, #0
    1eb8:	bd10      	pop	{r4, pc}
    1eba:	bf00      	nop
    1ebc:	00007ce8 	.word	0x00007ce8
    1ec0:	0000251d 	.word	0x0000251d
    1ec4:	0000383d 	.word	0x0000383d

00001ec8 <usart_async_get_io_descriptor>:
{
    1ec8:	b538      	push	{r3, r4, r5, lr}
    1eca:	460c      	mov	r4, r1
	ASSERT(descr && io);
    1ecc:	4605      	mov	r5, r0
    1ece:	b150      	cbz	r0, 1ee6 <usart_async_get_io_descriptor+0x1e>
    1ed0:	b139      	cbz	r1, 1ee2 <usart_async_get_io_descriptor+0x1a>
    1ed2:	2001      	movs	r0, #1
    1ed4:	2277      	movs	r2, #119	; 0x77
    1ed6:	4905      	ldr	r1, [pc, #20]	; (1eec <usart_async_get_io_descriptor+0x24>)
    1ed8:	4b05      	ldr	r3, [pc, #20]	; (1ef0 <usart_async_get_io_descriptor+0x28>)
    1eda:	4798      	blx	r3
	*io = &descr->io;
    1edc:	6025      	str	r5, [r4, #0]
}
    1ede:	2000      	movs	r0, #0
    1ee0:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(descr && io);
    1ee2:	2000      	movs	r0, #0
    1ee4:	e7f6      	b.n	1ed4 <usart_async_get_io_descriptor+0xc>
    1ee6:	2000      	movs	r0, #0
    1ee8:	e7f4      	b.n	1ed4 <usart_async_get_io_descriptor+0xc>
    1eea:	bf00      	nop
    1eec:	00007ce8 	.word	0x00007ce8
    1ef0:	0000251d 	.word	0x0000251d

00001ef4 <usart_async_register_callback>:
{
    1ef4:	b570      	push	{r4, r5, r6, lr}
    1ef6:	460c      	mov	r4, r1
    1ef8:	4616      	mov	r6, r2
	ASSERT(descr);
    1efa:	4605      	mov	r5, r0
    1efc:	2283      	movs	r2, #131	; 0x83
    1efe:	4917      	ldr	r1, [pc, #92]	; (1f5c <usart_async_register_callback+0x68>)
    1f00:	3000      	adds	r0, #0
    1f02:	bf18      	it	ne
    1f04:	2001      	movne	r0, #1
    1f06:	4b16      	ldr	r3, [pc, #88]	; (1f60 <usart_async_register_callback+0x6c>)
    1f08:	4798      	blx	r3
	switch (type) {
    1f0a:	2c01      	cmp	r4, #1
    1f0c:	d010      	beq.n	1f30 <usart_async_register_callback+0x3c>
    1f0e:	b124      	cbz	r4, 1f1a <usart_async_register_callback+0x26>
    1f10:	2c02      	cmp	r4, #2
    1f12:	d018      	beq.n	1f46 <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    1f14:	f06f 000c 	mvn.w	r0, #12
}
    1f18:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    1f1a:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    1f1c:	1c32      	adds	r2, r6, #0
    1f1e:	bf18      	it	ne
    1f20:	2201      	movne	r2, #1
    1f22:	2101      	movs	r1, #1
    1f24:	f105 0008 	add.w	r0, r5, #8
    1f28:	4b0e      	ldr	r3, [pc, #56]	; (1f64 <usart_async_register_callback+0x70>)
    1f2a:	4798      	blx	r3
	return ERR_NONE;
    1f2c:	2000      	movs	r0, #0
		break;
    1f2e:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    1f30:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    1f32:	1c32      	adds	r2, r6, #0
    1f34:	bf18      	it	ne
    1f36:	2201      	movne	r2, #1
    1f38:	2102      	movs	r1, #2
    1f3a:	f105 0008 	add.w	r0, r5, #8
    1f3e:	4b09      	ldr	r3, [pc, #36]	; (1f64 <usart_async_register_callback+0x70>)
    1f40:	4798      	blx	r3
	return ERR_NONE;
    1f42:	2000      	movs	r0, #0
		break;
    1f44:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    1f46:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    1f48:	1c32      	adds	r2, r6, #0
    1f4a:	bf18      	it	ne
    1f4c:	2201      	movne	r2, #1
    1f4e:	2103      	movs	r1, #3
    1f50:	f105 0008 	add.w	r0, r5, #8
    1f54:	4b03      	ldr	r3, [pc, #12]	; (1f64 <usart_async_register_callback+0x70>)
    1f56:	4798      	blx	r3
	return ERR_NONE;
    1f58:	2000      	movs	r0, #0
		break;
    1f5a:	bd70      	pop	{r4, r5, r6, pc}
    1f5c:	00007ce8 	.word	0x00007ce8
    1f60:	0000251d 	.word	0x0000251d
    1f64:	00003869 	.word	0x00003869

00001f68 <_usb_d_find_ep>:
 * \retval <0 Not found (endpoint is not initialized).
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1f68:	2300      	movs	r3, #0
    1f6a:	2b03      	cmp	r3, #3
    1f6c:	dc21      	bgt.n	1fb2 <_usb_d_find_ep+0x4a>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1f6e:	4a13      	ldr	r2, [pc, #76]	; (1fbc <_usb_d_find_ep+0x54>)
    1f70:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1f74:	7851      	ldrb	r1, [r2, #1]
    1f76:	4281      	cmp	r1, r0
    1f78:	d01d      	beq.n	1fb6 <_usb_d_find_ep+0x4e>
{
    1f7a:	b410      	push	{r4}
    1f7c:	e009      	b.n	1f92 <_usb_d_find_ep+0x2a>
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    1f7e:	3301      	adds	r3, #1
    1f80:	b25b      	sxtb	r3, r3
    1f82:	2b03      	cmp	r3, #3
    1f84:	dc0f      	bgt.n	1fa6 <_usb_d_find_ep+0x3e>
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    1f86:	4a0d      	ldr	r2, [pc, #52]	; (1fbc <_usb_d_find_ep+0x54>)
    1f88:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    1f8c:	7851      	ldrb	r1, [r2, #1]
    1f8e:	4281      	cmp	r1, r0
    1f90:	d00b      	beq.n	1faa <_usb_d_find_ep+0x42>
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    1f92:	015a      	lsls	r2, r3, #5
    1f94:	4c09      	ldr	r4, [pc, #36]	; (1fbc <_usb_d_find_ep+0x54>)
    1f96:	5ca2      	ldrb	r2, [r4, r2]
    1f98:	2a00      	cmp	r2, #0
    1f9a:	d1f0      	bne.n	1f7e <_usb_d_find_ep+0x16>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    1f9c:	f000 020f 	and.w	r2, r0, #15
    1fa0:	428a      	cmp	r2, r1
    1fa2:	d1ec      	bne.n	1f7e <_usb_d_find_ep+0x16>
    1fa4:	e001      	b.n	1faa <_usb_d_find_ep+0x42>
			return i;
		}
	}
	return -1;
    1fa6:	f04f 33ff 	mov.w	r3, #4294967295
}
    1faa:	4618      	mov	r0, r3
    1fac:	f85d 4b04 	ldr.w	r4, [sp], #4
    1fb0:	4770      	bx	lr
	return -1;
    1fb2:	f04f 33ff 	mov.w	r3, #4294967295
}
    1fb6:	4618      	mov	r0, r3
    1fb8:	4770      	bx	lr
    1fba:	bf00      	nop
    1fbc:	20000580 	.word	0x20000580

00001fc0 <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    1fc0:	2000      	movs	r0, #0
    1fc2:	4770      	bx	lr

00001fc4 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    1fc4:	b538      	push	{r3, r4, r5, lr}
    1fc6:	4604      	mov	r4, r0
    1fc8:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    1fca:	4b09      	ldr	r3, [pc, #36]	; (1ff0 <usb_d_cb_trans_more+0x2c>)
    1fcc:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    1fce:	4b09      	ldr	r3, [pc, #36]	; (1ff4 <usb_d_cb_trans_more+0x30>)
    1fd0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    1fd4:	789b      	ldrb	r3, [r3, #2]
    1fd6:	2b03      	cmp	r3, #3
    1fd8:	d001      	beq.n	1fde <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    1fda:	2000      	movs	r0, #0
}
    1fdc:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    1fde:	4b05      	ldr	r3, [pc, #20]	; (1ff4 <usb_d_cb_trans_more+0x30>)
    1fe0:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    1fe4:	6983      	ldr	r3, [r0, #24]
    1fe6:	4629      	mov	r1, r5
    1fe8:	4620      	mov	r0, r4
    1fea:	4798      	blx	r3
    1fec:	bd38      	pop	{r3, r4, r5, pc}
    1fee:	bf00      	nop
    1ff0:	00001f69 	.word	0x00001f69
    1ff4:	20000580 	.word	0x20000580

00001ff8 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    1ff8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1ffc:	b084      	sub	sp, #16
    1ffe:	4607      	mov	r7, r0
    2000:	460d      	mov	r5, r1
    2002:	4690      	mov	r8, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    2004:	4b48      	ldr	r3, [pc, #288]	; (2128 <_usb_d_cb_trans_done+0x130>)
    2006:	4798      	blx	r3
    2008:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
    200a:	4e48      	ldr	r6, [pc, #288]	; (212c <_usb_d_cb_trans_done+0x134>)
    200c:	eb06 1640 	add.w	r6, r6, r0, lsl #5

	if (code == USB_TRANS_DONE) {
    2010:	2d00      	cmp	r5, #0
    2012:	d14f      	bne.n	20b4 <_usb_d_cb_trans_done+0xbc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    2014:	4a45      	ldr	r2, [pc, #276]	; (212c <_usb_d_cb_trans_done+0x134>)
    2016:	0143      	lsls	r3, r0, #5
    2018:	2000      	movs	r0, #0
    201a:	70f0      	strb	r0, [r6, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    201c:	5cd3      	ldrb	r3, [r2, r3]
    201e:	b17b      	cbz	r3, 2040 <_usb_d_cb_trans_done+0x48>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    2020:	4b42      	ldr	r3, [pc, #264]	; (212c <_usb_d_cb_trans_done+0x134>)
    2022:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    2026:	2201      	movs	r2, #1
    2028:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    202a:	4b40      	ldr	r3, [pc, #256]	; (212c <_usb_d_cb_trans_done+0x134>)
    202c:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    2030:	69e3      	ldr	r3, [r4, #28]
    2032:	4642      	mov	r2, r8
    2034:	78e1      	ldrb	r1, [r4, #3]
    2036:	4638      	mov	r0, r7
    2038:	4798      	blx	r3
}
    203a:	b004      	add	sp, #16
    203c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t state   = ept->xfer.hdr.state;
    2040:	78b3      	ldrb	r3, [r6, #2]
    2042:	f996 400c 	ldrsb.w	r4, [r6, #12]
	if (state == USB_EP_S_X_DATA) {
    2046:	2b03      	cmp	r3, #3
    2048:	d008      	beq.n	205c <_usb_d_cb_trans_done+0x64>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    204a:	69f3      	ldr	r3, [r6, #28]
    204c:	f106 020c 	add.w	r2, r6, #12
    2050:	2100      	movs	r1, #0
    2052:	7870      	ldrb	r0, [r6, #1]
    2054:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    2056:	2302      	movs	r3, #2
    2058:	70b3      	strb	r3, [r6, #2]
    205a:	e7ee      	b.n	203a <_usb_d_cb_trans_done+0x42>
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    205c:	69f3      	ldr	r3, [r6, #28]
    205e:	f106 020c 	add.w	r2, r6, #12
    2062:	2101      	movs	r1, #1
    2064:	7870      	ldrb	r0, [r6, #1]
    2066:	4798      	blx	r3
		if (err) {
    2068:	b170      	cbz	r0, 2088 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    206a:	2305      	movs	r3, #5
    206c:	70b3      	strb	r3, [r6, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    206e:	2302      	movs	r3, #2
    2070:	70f3      	strb	r3, [r6, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    2072:	2c00      	cmp	r4, #0
    2074:	db06      	blt.n	2084 <_usb_d_cb_trans_done+0x8c>
    2076:	7870      	ldrb	r0, [r6, #1]
    2078:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    207c:	2101      	movs	r1, #1
    207e:	4b2c      	ldr	r3, [pc, #176]	; (2130 <_usb_d_cb_trans_done+0x138>)
    2080:	4798      	blx	r3
    2082:	e7da      	b.n	203a <_usb_d_cb_trans_done+0x42>
    2084:	7870      	ldrb	r0, [r6, #1]
    2086:	e7f9      	b.n	207c <_usb_d_cb_trans_done+0x84>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    2088:	2304      	movs	r3, #4
    208a:	70b3      	strb	r3, [r6, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    208c:	7873      	ldrb	r3, [r6, #1]
	struct usb_d_transfer trans
    208e:	2200      	movs	r2, #0
    2090:	9201      	str	r2, [sp, #4]
    2092:	9202      	str	r2, [sp, #8]
    2094:	4294      	cmp	r4, r2
    2096:	db0a      	blt.n	20ae <_usb_d_cb_trans_done+0xb6>
    2098:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    209c:	f88d 300c 	strb.w	r3, [sp, #12]
    20a0:	2301      	movs	r3, #1
    20a2:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    20a6:	a801      	add	r0, sp, #4
    20a8:	4b22      	ldr	r3, [pc, #136]	; (2134 <_usb_d_cb_trans_done+0x13c>)
    20aa:	4798      	blx	r3
    20ac:	e7c5      	b.n	203a <_usb_d_cb_trans_done+0x42>
	struct usb_d_transfer trans
    20ae:	f003 030f 	and.w	r3, r3, #15
    20b2:	e7f3      	b.n	209c <_usb_d_cb_trans_done+0xa4>
	} else if (code == USB_TRANS_STALL) {
    20b4:	2d01      	cmp	r5, #1
    20b6:	d00a      	beq.n	20ce <_usb_d_cb_trans_done+0xd6>
	} else if (code == USB_TRANS_ABORT) {
    20b8:	2d02      	cmp	r5, #2
    20ba:	d01c      	beq.n	20f6 <_usb_d_cb_trans_done+0xfe>
	} else if (code == USB_TRANS_RESET) {
    20bc:	2d03      	cmp	r5, #3
    20be:	d02a      	beq.n	2116 <_usb_d_cb_trans_done+0x11e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    20c0:	4b1a      	ldr	r3, [pc, #104]	; (212c <_usb_d_cb_trans_done+0x134>)
    20c2:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    20c6:	2206      	movs	r2, #6
    20c8:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    20ca:	70da      	strb	r2, [r3, #3]
    20cc:	e7ad      	b.n	202a <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_HALT;
    20ce:	4a17      	ldr	r2, [pc, #92]	; (212c <_usb_d_cb_trans_done+0x134>)
    20d0:	0143      	lsls	r3, r0, #5
    20d2:	18d1      	adds	r1, r2, r3
    20d4:	2002      	movs	r0, #2
    20d6:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    20d8:	5cd3      	ldrb	r3, [r2, r3]
    20da:	b12b      	cbz	r3, 20e8 <_usb_d_cb_trans_done+0xf0>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    20dc:	4b13      	ldr	r3, [pc, #76]	; (212c <_usb_d_cb_trans_done+0x134>)
    20de:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    20e2:	2205      	movs	r2, #5
    20e4:	709a      	strb	r2, [r3, #2]
    20e6:	e7a0      	b.n	202a <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    20e8:	460b      	mov	r3, r1
    20ea:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    20ec:	2100      	movs	r1, #0
    20ee:	4638      	mov	r0, r7
    20f0:	4b0f      	ldr	r3, [pc, #60]	; (2130 <_usb_d_cb_trans_done+0x138>)
    20f2:	4798      	blx	r3
    20f4:	e799      	b.n	202a <_usb_d_cb_trans_done+0x32>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    20f6:	4a0d      	ldr	r2, [pc, #52]	; (212c <_usb_d_cb_trans_done+0x134>)
    20f8:	0143      	lsls	r3, r0, #5
    20fa:	18d1      	adds	r1, r2, r3
    20fc:	2004      	movs	r0, #4
    20fe:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    2100:	5cd3      	ldrb	r3, [r2, r3]
    2102:	b12b      	cbz	r3, 2110 <_usb_d_cb_trans_done+0x118>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    2104:	4b09      	ldr	r3, [pc, #36]	; (212c <_usb_d_cb_trans_done+0x134>)
    2106:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    210a:	2201      	movs	r2, #1
    210c:	709a      	strb	r2, [r3, #2]
    210e:	e78c      	b.n	202a <_usb_d_cb_trans_done+0x32>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    2110:	2302      	movs	r3, #2
    2112:	708b      	strb	r3, [r1, #2]
			return;
    2114:	e791      	b.n	203a <_usb_d_cb_trans_done+0x42>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    2116:	4b05      	ldr	r3, [pc, #20]	; (212c <_usb_d_cb_trans_done+0x134>)
    2118:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    211c:	2200      	movs	r2, #0
    211e:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    2120:	2205      	movs	r2, #5
    2122:	70da      	strb	r2, [r3, #3]
    2124:	e781      	b.n	202a <_usb_d_cb_trans_done+0x32>
    2126:	bf00      	nop
    2128:	00001f69 	.word	0x00001f69
    212c:	20000580 	.word	0x20000580
    2130:	00005135 	.word	0x00005135
    2134:	000052f1 	.word	0x000052f1

00002138 <usb_d_cb_trans_setup>:
{
    2138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    213c:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    213e:	4b1d      	ldr	r3, [pc, #116]	; (21b4 <usb_d_cb_trans_setup+0x7c>)
    2140:	4798      	blx	r3
    2142:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    2144:	0144      	lsls	r4, r0, #5
    2146:	f104 0308 	add.w	r3, r4, #8
    214a:	4c1b      	ldr	r4, [pc, #108]	; (21b8 <usb_d_cb_trans_setup+0x80>)
    214c:	441c      	add	r4, r3
    214e:	3404      	adds	r4, #4
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    2150:	4621      	mov	r1, r4
    2152:	4628      	mov	r0, r5
    2154:	4b19      	ldr	r3, [pc, #100]	; (21bc <usb_d_cb_trans_setup+0x84>)
    2156:	4798      	blx	r3
    2158:	b2c0      	uxtb	r0, r0
	if (n != 8) {
    215a:	2808      	cmp	r0, #8
    215c:	d009      	beq.n	2172 <usb_d_cb_trans_setup+0x3a>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    215e:	2101      	movs	r1, #1
    2160:	4628      	mov	r0, r5
    2162:	4c17      	ldr	r4, [pc, #92]	; (21c0 <usb_d_cb_trans_setup+0x88>)
    2164:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    2166:	2101      	movs	r1, #1
    2168:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    216c:	47a0      	blx	r4
		return;
    216e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    2172:	2100      	movs	r1, #0
    2174:	4628      	mov	r0, r5
    2176:	4f12      	ldr	r7, [pc, #72]	; (21c0 <usb_d_cb_trans_setup+0x88>)
    2178:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    217a:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    217e:	2100      	movs	r1, #0
    2180:	4640      	mov	r0, r8
    2182:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    2184:	4b0c      	ldr	r3, [pc, #48]	; (21b8 <usb_d_cb_trans_setup+0x80>)
    2186:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    218a:	2201      	movs	r2, #1
    218c:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    218e:	695b      	ldr	r3, [r3, #20]
    2190:	4621      	mov	r1, r4
    2192:	4628      	mov	r0, r5
    2194:	4798      	blx	r3
    2196:	b108      	cbz	r0, 219c <usb_d_cb_trans_setup+0x64>
    2198:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    219c:	4b06      	ldr	r3, [pc, #24]	; (21b8 <usb_d_cb_trans_setup+0x80>)
    219e:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    21a2:	2305      	movs	r3, #5
    21a4:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    21a6:	2101      	movs	r1, #1
    21a8:	4628      	mov	r0, r5
    21aa:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    21ac:	2101      	movs	r1, #1
    21ae:	4640      	mov	r0, r8
    21b0:	47b8      	blx	r7
    21b2:	e7f1      	b.n	2198 <usb_d_cb_trans_setup+0x60>
    21b4:	00001f69 	.word	0x00001f69
    21b8:	20000580 	.word	0x20000580
    21bc:	0000527d 	.word	0x0000527d
    21c0:	00005135 	.word	0x00005135

000021c4 <usb_d_init>:

int32_t usb_d_init(void)
{
    21c4:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    21c6:	4b12      	ldr	r3, [pc, #72]	; (2210 <usb_d_init+0x4c>)
    21c8:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    21ca:	2800      	cmp	r0, #0
    21cc:	db1e      	blt.n	220c <usb_d_init+0x48>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    21ce:	2280      	movs	r2, #128	; 0x80
    21d0:	2100      	movs	r1, #0
    21d2:	4810      	ldr	r0, [pc, #64]	; (2214 <usb_d_init+0x50>)
    21d4:	4b10      	ldr	r3, [pc, #64]	; (2218 <usb_d_init+0x54>)
    21d6:	4798      	blx	r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    21d8:	2200      	movs	r2, #0
    21da:	e00a      	b.n	21f2 <usb_d_init+0x2e>
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    21dc:	4b0d      	ldr	r3, [pc, #52]	; (2214 <usb_d_init+0x50>)
    21de:	eb03 1342 	add.w	r3, r3, r2, lsl #5
    21e2:	21ff      	movs	r1, #255	; 0xff
    21e4:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    21e6:	490d      	ldr	r1, [pc, #52]	; (221c <usb_d_init+0x58>)
    21e8:	6159      	str	r1, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    21ea:	6199      	str	r1, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    21ec:	61d9      	str	r1, [r3, #28]
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    21ee:	3201      	adds	r2, #1
    21f0:	b2d2      	uxtb	r2, r2
    21f2:	2a03      	cmp	r2, #3
    21f4:	d9f2      	bls.n	21dc <usb_d_init+0x18>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    21f6:	490a      	ldr	r1, [pc, #40]	; (2220 <usb_d_init+0x5c>)
    21f8:	2000      	movs	r0, #0
    21fa:	4c0a      	ldr	r4, [pc, #40]	; (2224 <usb_d_init+0x60>)
    21fc:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    21fe:	490a      	ldr	r1, [pc, #40]	; (2228 <usb_d_init+0x64>)
    2200:	2001      	movs	r0, #1
    2202:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    2204:	4909      	ldr	r1, [pc, #36]	; (222c <usb_d_init+0x68>)
    2206:	2002      	movs	r0, #2
    2208:	47a0      	blx	r4
	return ERR_NONE;
    220a:	2000      	movs	r0, #0
}
    220c:	bd10      	pop	{r4, pc}
    220e:	bf00      	nop
    2210:	00004b1d 	.word	0x00004b1d
    2214:	20000580 	.word	0x20000580
    2218:	0000714b 	.word	0x0000714b
    221c:	00001fc1 	.word	0x00001fc1
    2220:	00002139 	.word	0x00002139
    2224:	000054c9 	.word	0x000054c9
    2228:	00001fc5 	.word	0x00001fc5
    222c:	00001ff9 	.word	0x00001ff9

00002230 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    2230:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    2232:	4b01      	ldr	r3, [pc, #4]	; (2238 <usb_d_register_callback+0x8>)
    2234:	4798      	blx	r3
    2236:	bd08      	pop	{r3, pc}
    2238:	000054a5 	.word	0x000054a5

0000223c <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    223c:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    223e:	4b01      	ldr	r3, [pc, #4]	; (2244 <usb_d_enable+0x8>)
    2240:	4798      	blx	r3
}
    2242:	bd08      	pop	{r3, pc}
    2244:	00004be5 	.word	0x00004be5

00002248 <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    2248:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    224a:	4b01      	ldr	r3, [pc, #4]	; (2250 <usb_d_attach+0x8>)
    224c:	4798      	blx	r3
    224e:	bd08      	pop	{r3, pc}
    2250:	00004c55 	.word	0x00004c55

00002254 <usb_d_detach>:
}

void usb_d_detach(void)
{
    2254:	b508      	push	{r3, lr}
	_usb_d_dev_detach();
    2256:	4b01      	ldr	r3, [pc, #4]	; (225c <usb_d_detach+0x8>)
    2258:	4798      	blx	r3
    225a:	bd08      	pop	{r3, pc}
    225c:	00004c67 	.word	0x00004c67

00002260 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    2260:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    2262:	4b01      	ldr	r3, [pc, #4]	; (2268 <usb_d_set_address+0x8>)
    2264:	4798      	blx	r3
    2266:	bd08      	pop	{r3, pc}
    2268:	00004c77 	.word	0x00004c77

0000226c <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    226c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    226e:	4606      	mov	r6, r0
    2270:	460c      	mov	r4, r1
    2272:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    2274:	4b0f      	ldr	r3, [pc, #60]	; (22b4 <usb_d_ep_init+0x48>)
    2276:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    2278:	2800      	cmp	r0, #0
    227a:	da14      	bge.n	22a6 <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    227c:	20ff      	movs	r0, #255	; 0xff
    227e:	4b0d      	ldr	r3, [pc, #52]	; (22b4 <usb_d_ep_init+0x48>)
    2280:	4798      	blx	r3
		if (ep_index < 0) {
    2282:	1e05      	subs	r5, r0, #0
    2284:	db12      	blt.n	22ac <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    2286:	463a      	mov	r2, r7
    2288:	4621      	mov	r1, r4
    228a:	4630      	mov	r0, r6
    228c:	4b0a      	ldr	r3, [pc, #40]	; (22b8 <usb_d_ep_init+0x4c>)
    228e:	4798      	blx	r3
	if (rc < 0) {
    2290:	2800      	cmp	r0, #0
    2292:	db0d      	blt.n	22b0 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    2294:	4b09      	ldr	r3, [pc, #36]	; (22bc <usb_d_ep_init+0x50>)
    2296:	0168      	lsls	r0, r5, #5
    2298:	181a      	adds	r2, r3, r0
    229a:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    229c:	f004 0403 	and.w	r4, r4, #3
    22a0:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    22a2:	2000      	movs	r0, #0
    22a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    22a6:	f06f 0013 	mvn.w	r0, #19
    22aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    22ac:	f06f 0014 	mvn.w	r0, #20
}
    22b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    22b2:	bf00      	nop
    22b4:	00001f69 	.word	0x00001f69
    22b8:	00004c85 	.word	0x00004c85
    22bc:	20000580 	.word	0x20000580

000022c0 <usb_d_ep0_init>:
{
    22c0:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    22c2:	4602      	mov	r2, r0
    22c4:	2100      	movs	r1, #0
    22c6:	4608      	mov	r0, r1
    22c8:	4b01      	ldr	r3, [pc, #4]	; (22d0 <usb_d_ep0_init+0x10>)
    22ca:	4798      	blx	r3
}
    22cc:	bd08      	pop	{r3, pc}
    22ce:	bf00      	nop
    22d0:	0000226d 	.word	0x0000226d

000022d4 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    22d4:	b538      	push	{r3, r4, r5, lr}
    22d6:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    22d8:	4b06      	ldr	r3, [pc, #24]	; (22f4 <usb_d_ep_deinit+0x20>)
    22da:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    22dc:	1e04      	subs	r4, r0, #0
    22de:	db07      	blt.n	22f0 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    22e0:	4628      	mov	r0, r5
    22e2:	4b05      	ldr	r3, [pc, #20]	; (22f8 <usb_d_ep_deinit+0x24>)
    22e4:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    22e6:	4805      	ldr	r0, [pc, #20]	; (22fc <usb_d_ep_deinit+0x28>)
    22e8:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    22ec:	23ff      	movs	r3, #255	; 0xff
    22ee:	7043      	strb	r3, [r0, #1]
    22f0:	bd38      	pop	{r3, r4, r5, pc}
    22f2:	bf00      	nop
    22f4:	00001f69 	.word	0x00001f69
    22f8:	00004da5 	.word	0x00004da5
    22fc:	20000580 	.word	0x20000580

00002300 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    2300:	b538      	push	{r3, r4, r5, lr}
    2302:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    2304:	4b0e      	ldr	r3, [pc, #56]	; (2340 <usb_d_ep_enable+0x40>)
    2306:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    2308:	1e04      	subs	r4, r0, #0
    230a:	db16      	blt.n	233a <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    230c:	0163      	lsls	r3, r4, #5
    230e:	4a0d      	ldr	r2, [pc, #52]	; (2344 <usb_d_ep_enable+0x44>)
    2310:	5cd3      	ldrb	r3, [r2, r3]
    2312:	b953      	cbnz	r3, 232a <usb_d_ep_enable+0x2a>
    2314:	2202      	movs	r2, #2
    2316:	4b0b      	ldr	r3, [pc, #44]	; (2344 <usb_d_ep_enable+0x44>)
    2318:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    231c:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    231e:	4628      	mov	r0, r5
    2320:	4b09      	ldr	r3, [pc, #36]	; (2348 <usb_d_ep_enable+0x48>)
    2322:	4798      	blx	r3
	if (rc < 0) {
    2324:	2800      	cmp	r0, #0
    2326:	db02      	blt.n	232e <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    2328:	bd38      	pop	{r3, r4, r5, pc}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    232a:	2201      	movs	r2, #1
    232c:	e7f3      	b.n	2316 <usb_d_ep_enable+0x16>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    232e:	4b05      	ldr	r3, [pc, #20]	; (2344 <usb_d_ep_enable+0x44>)
    2330:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    2334:	2300      	movs	r3, #0
    2336:	70a3      	strb	r3, [r4, #2]
    2338:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    233a:	f06f 0011 	mvn.w	r0, #17
    233e:	e7f3      	b.n	2328 <usb_d_ep_enable+0x28>
    2340:	00001f69 	.word	0x00001f69
    2344:	20000580 	.word	0x20000580
    2348:	00004e65 	.word	0x00004e65

0000234c <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    234c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2350:	b086      	sub	sp, #24
    2352:	4605      	mov	r5, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    2354:	7a06      	ldrb	r6, [r0, #8]
    2356:	4630      	mov	r0, r6
    2358:	4b3c      	ldr	r3, [pc, #240]	; (244c <usb_d_ep_transfer+0x100>)
    235a:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    235c:	7a6c      	ldrb	r4, [r5, #9]
    235e:	3400      	adds	r4, #0
    2360:	bf18      	it	ne
    2362:	2401      	movne	r4, #1
	uint32_t              len = xfer->size;
    2364:	f8d5 8004 	ldr.w	r8, [r5, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    2368:	1e07      	subs	r7, r0, #0
    236a:	db69      	blt.n	2440 <usb_d_ep_transfer+0xf4>
    236c:	09f6      	lsrs	r6, r6, #7
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    236e:	a804      	add	r0, sp, #16
    2370:	4b37      	ldr	r3, [pc, #220]	; (2450 <usb_d_ep_transfer+0x104>)
    2372:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    2374:	4b37      	ldr	r3, [pc, #220]	; (2454 <usb_d_ep_transfer+0x108>)
    2376:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    237a:	789b      	ldrb	r3, [r3, #2]
    237c:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    2380:	f89d 3017 	ldrb.w	r3, [sp, #23]
    2384:	b2db      	uxtb	r3, r3
    2386:	2b01      	cmp	r3, #1
    2388:	d00c      	beq.n	23a4 <usb_d_ep_transfer+0x58>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    238a:	a804      	add	r0, sp, #16
    238c:	4b32      	ldr	r3, [pc, #200]	; (2458 <usb_d_ep_transfer+0x10c>)
    238e:	4798      	blx	r3
		switch (state) {
    2390:	f89d 3017 	ldrb.w	r3, [sp, #23]
    2394:	b2db      	uxtb	r3, r3
    2396:	2b05      	cmp	r3, #5
    2398:	d025      	beq.n	23e6 <usb_d_ep_transfer+0x9a>
    239a:	2b06      	cmp	r3, #6
    239c:	d053      	beq.n	2446 <usb_d_ep_transfer+0xfa>
    239e:	b323      	cbz	r3, 23ea <usb_d_ep_transfer+0x9e>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    23a0:	2001      	movs	r0, #1
    23a2:	e01d      	b.n	23e0 <usb_d_ep_transfer+0x94>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    23a4:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 2454 <usb_d_ep_transfer+0x108>
    23a8:	ea4f 1947 	mov.w	r9, r7, lsl #5
    23ac:	eb0a 0309 	add.w	r3, sl, r9
    23b0:	2203      	movs	r2, #3
    23b2:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    23b4:	a804      	add	r0, sp, #16
    23b6:	4b28      	ldr	r3, [pc, #160]	; (2458 <usb_d_ep_transfer+0x10c>)
    23b8:	4798      	blx	r3
		}
	}

	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    23ba:	f81a 3009 	ldrb.w	r3, [sl, r9]
    23be:	b1bb      	cbz	r3, 23f0 <usb_d_ep_transfer+0xa4>
				zlp = false;
			}
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    23c0:	7a2b      	ldrb	r3, [r5, #8]
    23c2:	682a      	ldr	r2, [r5, #0]
	struct usb_d_transfer trans
    23c4:	9201      	str	r2, [sp, #4]
    23c6:	f8cd 8008 	str.w	r8, [sp, #8]
    23ca:	2e00      	cmp	r6, #0
    23cc:	d035      	beq.n	243a <usb_d_ep_transfer+0xee>
    23ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    23d2:	f88d 300c 	strb.w	r3, [sp, #12]
    23d6:	f88d 400d 	strb.w	r4, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    23da:	a801      	add	r0, sp, #4
    23dc:	4b1f      	ldr	r3, [pc, #124]	; (245c <usb_d_ep_transfer+0x110>)
    23de:	4798      	blx	r3
	return rc;
}
    23e0:	b006      	add	sp, #24
    23e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			return USB_HALTED;
    23e6:	2002      	movs	r0, #2
    23e8:	e7fa      	b.n	23e0 <usb_d_ep_transfer+0x94>
			return -USB_ERR_FUNC;
    23ea:	f06f 0012 	mvn.w	r0, #18
    23ee:	e7f7      	b.n	23e0 <usb_d_ep_transfer+0x94>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    23f0:	4b18      	ldr	r3, [pc, #96]	; (2454 <usb_d_ep_transfer+0x108>)
    23f2:	eb03 1347 	add.w	r3, r3, r7, lsl #5
    23f6:	7c9c      	ldrb	r4, [r3, #18]
    23f8:	7cdb      	ldrb	r3, [r3, #19]
    23fa:	eb04 2403 	add.w	r4, r4, r3, lsl #8
    23fe:	b2a4      	uxth	r4, r4
		if (req_len == 0) {
    2400:	b94c      	cbnz	r4, 2416 <usb_d_ep_transfer+0xca>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    2402:	4b14      	ldr	r3, [pc, #80]	; (2454 <usb_d_ep_transfer+0x108>)
    2404:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    2408:	2304      	movs	r3, #4
    240a:	70bb      	strb	r3, [r7, #2]
			len                 = 0;
    240c:	f04f 0800 	mov.w	r8, #0
			zlp                 = true;
    2410:	2401      	movs	r4, #1
			dir                 = true;
    2412:	4626      	mov	r6, r4
    2414:	e7d4      	b.n	23c0 <usb_d_ep_transfer+0x74>
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    2416:	4b0f      	ldr	r3, [pc, #60]	; (2454 <usb_d_ep_transfer+0x108>)
    2418:	eb03 1747 	add.w	r7, r3, r7, lsl #5
    241c:	f997 300c 	ldrsb.w	r3, [r7, #12]
    2420:	0fde      	lsrs	r6, r3, #31
			if (len > req_len) {
    2422:	45a0      	cmp	r8, r4
    2424:	d900      	bls.n	2428 <usb_d_ep_transfer+0xdc>
				len = req_len;
    2426:	46a0      	mov	r8, r4
			if (dir) {
    2428:	2b00      	cmp	r3, #0
    242a:	db01      	blt.n	2430 <usb_d_ep_transfer+0xe4>
				zlp = false;
    242c:	2400      	movs	r4, #0
    242e:	e7c7      	b.n	23c0 <usb_d_ep_transfer+0x74>
				zlp = (req_len > len);
    2430:	45a0      	cmp	r8, r4
    2432:	bf2c      	ite	cs
    2434:	2400      	movcs	r4, #0
    2436:	2401      	movcc	r4, #1
    2438:	e7c2      	b.n	23c0 <usb_d_ep_transfer+0x74>
	struct usb_d_transfer trans
    243a:	f003 030f 	and.w	r3, r3, #15
    243e:	e7c8      	b.n	23d2 <usb_d_ep_transfer+0x86>
		return -USB_ERR_PARAM;
    2440:	f06f 0011 	mvn.w	r0, #17
    2444:	e7cc      	b.n	23e0 <usb_d_ep_transfer+0x94>
			return -USB_ERROR;
    2446:	f06f 000f 	mvn.w	r0, #15
    244a:	e7c9      	b.n	23e0 <usb_d_ep_transfer+0x94>
    244c:	00001f69 	.word	0x00001f69
    2450:	000010a1 	.word	0x000010a1
    2454:	20000580 	.word	0x20000580
    2458:	000010af 	.word	0x000010af
    245c:	000052f1 	.word	0x000052f1

00002460 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    2460:	b538      	push	{r3, r4, r5, lr}
    2462:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    2464:	b139      	cbz	r1, 2476 <usb_d_ep_halt+0x16>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    2466:	2901      	cmp	r1, #1
    2468:	d026      	beq.n	24b8 <usb_d_ep_halt+0x58>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    246a:	2102      	movs	r1, #2
    246c:	4b15      	ldr	r3, [pc, #84]	; (24c4 <usb_d_ep_halt+0x64>)
    246e:	4798      	blx	r3
    2470:	4603      	mov	r3, r0
	}
}
    2472:	4618      	mov	r0, r3
    2474:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    2476:	4b14      	ldr	r3, [pc, #80]	; (24c8 <usb_d_ep_halt+0x68>)
    2478:	4798      	blx	r3
	if (ep_index < 0) {
    247a:	1e05      	subs	r5, r0, #0
    247c:	db19      	blt.n	24b2 <usb_d_ep_halt+0x52>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    247e:	2102      	movs	r1, #2
    2480:	4620      	mov	r0, r4
    2482:	4b10      	ldr	r3, [pc, #64]	; (24c4 <usb_d_ep_halt+0x64>)
    2484:	4798      	blx	r3
    2486:	4603      	mov	r3, r0
    2488:	2800      	cmp	r0, #0
    248a:	d0f2      	beq.n	2472 <usb_d_ep_halt+0x12>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    248c:	2100      	movs	r1, #0
    248e:	4620      	mov	r0, r4
    2490:	4b0c      	ldr	r3, [pc, #48]	; (24c4 <usb_d_ep_halt+0x64>)
    2492:	4798      	blx	r3
		if (rc < 0) {
    2494:	1e03      	subs	r3, r0, #0
    2496:	dbec      	blt.n	2472 <usb_d_ep_halt+0x12>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    2498:	4b0c      	ldr	r3, [pc, #48]	; (24cc <usb_d_ep_halt+0x6c>)
    249a:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    249e:	2201      	movs	r2, #1
    24a0:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    24a2:	2103      	movs	r1, #3
    24a4:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    24a6:	69db      	ldr	r3, [r3, #28]
    24a8:	2200      	movs	r2, #0
    24aa:	4620      	mov	r0, r4
    24ac:	4798      	blx	r3
	return ERR_NONE;
    24ae:	2300      	movs	r3, #0
    24b0:	e7df      	b.n	2472 <usb_d_ep_halt+0x12>
		return -USB_ERR_PARAM;
    24b2:	f06f 0311 	mvn.w	r3, #17
		return _usb_d_ep_halt_clr(ep);
    24b6:	e7dc      	b.n	2472 <usb_d_ep_halt+0x12>
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    24b8:	2101      	movs	r1, #1
    24ba:	4b02      	ldr	r3, [pc, #8]	; (24c4 <usb_d_ep_halt+0x64>)
    24bc:	4798      	blx	r3
    24be:	4603      	mov	r3, r0
    24c0:	e7d7      	b.n	2472 <usb_d_ep_halt+0x12>
    24c2:	bf00      	nop
    24c4:	00005135 	.word	0x00005135
    24c8:	00001f69 	.word	0x00001f69
    24cc:	20000580 	.word	0x20000580

000024d0 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    24d0:	b538      	push	{r3, r4, r5, lr}
    24d2:	460d      	mov	r5, r1
    24d4:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    24d6:	4b0e      	ldr	r3, [pc, #56]	; (2510 <usb_d_ep_register_callback+0x40>)
    24d8:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    24da:	b13c      	cbz	r4, 24ec <usb_d_ep_register_callback+0x1c>
	if (ep_index < 0) {
    24dc:	2800      	cmp	r0, #0
    24de:	db15      	blt.n	250c <usb_d_ep_register_callback+0x3c>
		return;
	}
	switch (type) {
    24e0:	2d01      	cmp	r5, #1
    24e2:	d00a      	beq.n	24fa <usb_d_ep_register_callback+0x2a>
    24e4:	b125      	cbz	r5, 24f0 <usb_d_ep_register_callback+0x20>
    24e6:	2d02      	cmp	r5, #2
    24e8:	d00c      	beq.n	2504 <usb_d_ep_register_callback+0x34>
    24ea:	bd38      	pop	{r3, r4, r5, pc}
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    24ec:	4c09      	ldr	r4, [pc, #36]	; (2514 <usb_d_ep_register_callback+0x44>)
    24ee:	e7f5      	b.n	24dc <usb_d_ep_register_callback+0xc>
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    24f0:	4b09      	ldr	r3, [pc, #36]	; (2518 <usb_d_ep_register_callback+0x48>)
    24f2:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    24f6:	6144      	str	r4, [r0, #20]
		break;
    24f8:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    24fa:	4b07      	ldr	r3, [pc, #28]	; (2518 <usb_d_ep_register_callback+0x48>)
    24fc:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    2500:	6184      	str	r4, [r0, #24]
		break;
    2502:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    2504:	4b04      	ldr	r3, [pc, #16]	; (2518 <usb_d_ep_register_callback+0x48>)
    2506:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    250a:	61c4      	str	r4, [r0, #28]
    250c:	bd38      	pop	{r3, r4, r5, pc}
    250e:	bf00      	nop
    2510:	00001f69 	.word	0x00001f69
    2514:	00001fc1 	.word	0x00001fc1
    2518:	20000580 	.word	0x20000580

0000251c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    251c:	b900      	cbnz	r0, 2520 <assert+0x4>
		__asm("BKPT #0");
    251e:	be00      	bkpt	0x0000
    2520:	4770      	bx	lr

00002522 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    2522:	6803      	ldr	r3, [r0, #0]
    2524:	b11b      	cbz	r3, 252e <is_list_element+0xc>
		if (it == element) {
    2526:	428b      	cmp	r3, r1
    2528:	d003      	beq.n	2532 <is_list_element+0x10>
	for (it = list->head; it; it = it->next) {
    252a:	681b      	ldr	r3, [r3, #0]
    252c:	e7fa      	b.n	2524 <is_list_element+0x2>
			return true;
		}
	}

	return false;
    252e:	2000      	movs	r0, #0
    2530:	4770      	bx	lr
			return true;
    2532:	2001      	movs	r0, #1
}
    2534:	4770      	bx	lr
	...

00002538 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    2538:	b538      	push	{r3, r4, r5, lr}
    253a:	4604      	mov	r4, r0
    253c:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    253e:	4b06      	ldr	r3, [pc, #24]	; (2558 <list_insert_as_head+0x20>)
    2540:	4798      	blx	r3
    2542:	f080 0001 	eor.w	r0, r0, #1
    2546:	2239      	movs	r2, #57	; 0x39
    2548:	4904      	ldr	r1, [pc, #16]	; (255c <list_insert_as_head+0x24>)
    254a:	b2c0      	uxtb	r0, r0
    254c:	4b04      	ldr	r3, [pc, #16]	; (2560 <list_insert_as_head+0x28>)
    254e:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    2550:	6823      	ldr	r3, [r4, #0]
    2552:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    2554:	6025      	str	r5, [r4, #0]
    2556:	bd38      	pop	{r3, r4, r5, pc}
    2558:	00002523 	.word	0x00002523
    255c:	00007d08 	.word	0x00007d08
    2560:	0000251d 	.word	0x0000251d

00002564 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    2564:	6803      	ldr	r3, [r0, #0]
    2566:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    2568:	6001      	str	r1, [r0, #0]
    256a:	4770      	bx	lr

0000256c <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    256c:	b570      	push	{r4, r5, r6, lr}
    256e:	4605      	mov	r5, r0
    2570:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    2572:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    2574:	4b0a      	ldr	r3, [pc, #40]	; (25a0 <list_insert_at_end+0x34>)
    2576:	4798      	blx	r3
    2578:	f080 0001 	eor.w	r0, r0, #1
    257c:	224f      	movs	r2, #79	; 0x4f
    257e:	4909      	ldr	r1, [pc, #36]	; (25a4 <list_insert_at_end+0x38>)
    2580:	b2c0      	uxtb	r0, r0
    2582:	4b09      	ldr	r3, [pc, #36]	; (25a8 <list_insert_at_end+0x3c>)
    2584:	4798      	blx	r3

	if (!list->head) {
    2586:	682b      	ldr	r3, [r5, #0]
    2588:	b91b      	cbnz	r3, 2592 <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    258a:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    258c:	6033      	str	r3, [r6, #0]
		return;
    258e:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    2590:	461c      	mov	r4, r3
	while (it->next) {
    2592:	6823      	ldr	r3, [r4, #0]
    2594:	2b00      	cmp	r3, #0
    2596:	d1fb      	bne.n	2590 <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    2598:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    259a:	6033      	str	r3, [r6, #0]
    259c:	bd70      	pop	{r4, r5, r6, pc}
    259e:	bf00      	nop
    25a0:	00002523 	.word	0x00002523
    25a4:	00007d08 	.word	0x00007d08
    25a8:	0000251d 	.word	0x0000251d

000025ac <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    25ac:	6803      	ldr	r3, [r0, #0]
    25ae:	b11b      	cbz	r3, 25b8 <list_remove_head+0xc>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    25b0:	681a      	ldr	r2, [r3, #0]
    25b2:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
    25b4:	4618      	mov	r0, r3
    25b6:	4770      	bx	lr
	}

	return NULL;
    25b8:	2000      	movs	r0, #0
}
    25ba:	4770      	bx	lr

000025bc <list_delete_element>:
/**
 * \brief Removes list element
 */
bool list_delete_element(struct list_descriptor *const list, const void *const element)
{
	if (!element) {
    25bc:	b1a1      	cbz	r1, 25e8 <list_delete_element+0x2c>
{
    25be:	b410      	push	{r4}
    25c0:	460c      	mov	r4, r1
		return false;
	}

	if (list->head == element) {
    25c2:	6803      	ldr	r3, [r0, #0]
    25c4:	4299      	cmp	r1, r3
    25c6:	d104      	bne.n	25d2 <list_delete_element+0x16>
		list->head = list->head->next;
    25c8:	681b      	ldr	r3, [r3, #0]
    25ca:	6003      	str	r3, [r0, #0]
		return true;
    25cc:	2001      	movs	r0, #1
    25ce:	e008      	b.n	25e2 <list_delete_element+0x26>
	} else {
		struct list_element *it = list->head;

		while (it && it->next != element) {
			it = it->next;
    25d0:	4613      	mov	r3, r2
		while (it && it->next != element) {
    25d2:	b113      	cbz	r3, 25da <list_delete_element+0x1e>
    25d4:	681a      	ldr	r2, [r3, #0]
    25d6:	4294      	cmp	r4, r2
    25d8:	d1fa      	bne.n	25d0 <list_delete_element+0x14>
		}
		if (it) {
    25da:	b13b      	cbz	r3, 25ec <list_delete_element+0x30>
			it->next = ((struct list_element *)element)->next;
    25dc:	6822      	ldr	r2, [r4, #0]
    25de:	601a      	str	r2, [r3, #0]
			return true;
    25e0:	2001      	movs	r0, #1
		}
	}

	return false;
}
    25e2:	f85d 4b04 	ldr.w	r4, [sp], #4
    25e6:	4770      	bx	lr
		return false;
    25e8:	2000      	movs	r0, #0
    25ea:	4770      	bx	lr
	return false;
    25ec:	2000      	movs	r0, #0
    25ee:	e7f8      	b.n	25e2 <list_delete_element+0x26>

000025f0 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    25f0:	b570      	push	{r4, r5, r6, lr}
    25f2:	460e      	mov	r6, r1
    25f4:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    25f6:	4604      	mov	r4, r0
    25f8:	b178      	cbz	r0, 261a <ringbuffer_init+0x2a>
    25fa:	b181      	cbz	r1, 261e <ringbuffer_init+0x2e>
    25fc:	b98a      	cbnz	r2, 2622 <ringbuffer_init+0x32>
    25fe:	2000      	movs	r0, #0
    2600:	2228      	movs	r2, #40	; 0x28
    2602:	490a      	ldr	r1, [pc, #40]	; (262c <ringbuffer_init+0x3c>)
    2604:	4b0a      	ldr	r3, [pc, #40]	; (2630 <ringbuffer_init+0x40>)
    2606:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    2608:	1e6b      	subs	r3, r5, #1
    260a:	421d      	tst	r5, r3
    260c:	d10b      	bne.n	2626 <ringbuffer_init+0x36>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    260e:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    2610:	2000      	movs	r0, #0
    2612:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    2614:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    2616:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    2618:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    261a:	2000      	movs	r0, #0
    261c:	e7f0      	b.n	2600 <ringbuffer_init+0x10>
    261e:	2000      	movs	r0, #0
    2620:	e7ee      	b.n	2600 <ringbuffer_init+0x10>
    2622:	2001      	movs	r0, #1
    2624:	e7ec      	b.n	2600 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    2626:	f06f 000c 	mvn.w	r0, #12
}
    262a:	bd70      	pop	{r4, r5, r6, pc}
    262c:	00007d28 	.word	0x00007d28
    2630:	0000251d 	.word	0x0000251d

00002634 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    2634:	b538      	push	{r3, r4, r5, lr}
    2636:	460d      	mov	r5, r1
	ASSERT(rb && data);
    2638:	4604      	mov	r4, r0
    263a:	b1a8      	cbz	r0, 2668 <ringbuffer_get+0x34>
    263c:	b191      	cbz	r1, 2664 <ringbuffer_get+0x30>
    263e:	2001      	movs	r0, #1
    2640:	2240      	movs	r2, #64	; 0x40
    2642:	490c      	ldr	r1, [pc, #48]	; (2674 <ringbuffer_get+0x40>)
    2644:	4b0c      	ldr	r3, [pc, #48]	; (2678 <ringbuffer_get+0x44>)
    2646:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    2648:	68e2      	ldr	r2, [r4, #12]
    264a:	68a3      	ldr	r3, [r4, #8]
    264c:	429a      	cmp	r2, r3
    264e:	d00d      	beq.n	266c <ringbuffer_get+0x38>
		*data = rb->buf[rb->read_index & rb->size];
    2650:	6822      	ldr	r2, [r4, #0]
    2652:	6861      	ldr	r1, [r4, #4]
    2654:	400b      	ands	r3, r1
    2656:	5cd3      	ldrb	r3, [r2, r3]
    2658:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    265a:	68a3      	ldr	r3, [r4, #8]
    265c:	3301      	adds	r3, #1
    265e:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    2660:	2000      	movs	r0, #0
    2662:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(rb && data);
    2664:	2000      	movs	r0, #0
    2666:	e7eb      	b.n	2640 <ringbuffer_get+0xc>
    2668:	2000      	movs	r0, #0
    266a:	e7e9      	b.n	2640 <ringbuffer_get+0xc>
	}

	return ERR_NOT_FOUND;
    266c:	f06f 0009 	mvn.w	r0, #9
}
    2670:	bd38      	pop	{r3, r4, r5, pc}
    2672:	bf00      	nop
    2674:	00007d28 	.word	0x00007d28
    2678:	0000251d 	.word	0x0000251d

0000267c <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    267c:	b538      	push	{r3, r4, r5, lr}
    267e:	460d      	mov	r5, r1
	ASSERT(rb);
    2680:	4604      	mov	r4, r0
    2682:	2251      	movs	r2, #81	; 0x51
    2684:	490b      	ldr	r1, [pc, #44]	; (26b4 <ringbuffer_put+0x38>)
    2686:	3000      	adds	r0, #0
    2688:	bf18      	it	ne
    268a:	2001      	movne	r0, #1
    268c:	4b0a      	ldr	r3, [pc, #40]	; (26b8 <ringbuffer_put+0x3c>)
    268e:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    2690:	6822      	ldr	r2, [r4, #0]
    2692:	68e3      	ldr	r3, [r4, #12]
    2694:	6861      	ldr	r1, [r4, #4]
    2696:	400b      	ands	r3, r1
    2698:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    269a:	68e3      	ldr	r3, [r4, #12]
    269c:	68a2      	ldr	r2, [r4, #8]
    269e:	1a9a      	subs	r2, r3, r2
    26a0:	6861      	ldr	r1, [r4, #4]
    26a2:	428a      	cmp	r2, r1
    26a4:	d901      	bls.n	26aa <ringbuffer_put+0x2e>
		rb->read_index = rb->write_index - rb->size;
    26a6:	1a59      	subs	r1, r3, r1
    26a8:	60a1      	str	r1, [r4, #8]
	}

	rb->write_index++;
    26aa:	3301      	adds	r3, #1
    26ac:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    26ae:	2000      	movs	r0, #0
    26b0:	bd38      	pop	{r3, r4, r5, pc}
    26b2:	bf00      	nop
    26b4:	00007d28 	.word	0x00007d28
    26b8:	0000251d 	.word	0x0000251d

000026bc <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    26bc:	b510      	push	{r4, lr}
	ASSERT(rb);
    26be:	4604      	mov	r4, r0
    26c0:	2267      	movs	r2, #103	; 0x67
    26c2:	4905      	ldr	r1, [pc, #20]	; (26d8 <ringbuffer_num+0x1c>)
    26c4:	3000      	adds	r0, #0
    26c6:	bf18      	it	ne
    26c8:	2001      	movne	r0, #1
    26ca:	4b04      	ldr	r3, [pc, #16]	; (26dc <ringbuffer_num+0x20>)
    26cc:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    26ce:	68e0      	ldr	r0, [r4, #12]
    26d0:	68a3      	ldr	r3, [r4, #8]
}
    26d2:	1ac0      	subs	r0, r0, r3
    26d4:	bd10      	pop	{r4, pc}
    26d6:	bf00      	nop
    26d8:	00007d28 	.word	0x00007d28
    26dc:	0000251d 	.word	0x0000251d

000026e0 <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    26e0:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    26e2:	4a06      	ldr	r2, [pc, #24]	; (26fc <_sbrk+0x1c>)
    26e4:	6812      	ldr	r2, [r2, #0]
    26e6:	b122      	cbz	r2, 26f2 <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    26e8:	4a04      	ldr	r2, [pc, #16]	; (26fc <_sbrk+0x1c>)
    26ea:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    26ec:	4403      	add	r3, r0
    26ee:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    26f0:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    26f2:	4903      	ldr	r1, [pc, #12]	; (2700 <_sbrk+0x20>)
    26f4:	4a01      	ldr	r2, [pc, #4]	; (26fc <_sbrk+0x1c>)
    26f6:	6011      	str	r1, [r2, #0]
    26f8:	e7f6      	b.n	26e8 <_sbrk+0x8>
    26fa:	bf00      	nop
    26fc:	20000600 	.word	0x20000600
    2700:	20010c30 	.word	0x20010c30

00002704 <_adc_get_hardware_index>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    2704:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    2708:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
}
    270c:	f3c0 2087 	ubfx	r0, r0, #10, #8
    2710:	4770      	bx	lr
	...

00002714 <_adc_init>:
 *
 * \param[in] hw The pointer to hardware instance
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{
    2714:	b410      	push	{r4}
	uint16_t calib_reg = 0;
	if (hw == ADC0) {
    2716:	4b60      	ldr	r3, [pc, #384]	; (2898 <_adc_init+0x184>)
    2718:	4298      	cmp	r0, r3
    271a:	f000 809c 	beq.w	2856 <_adc_init+0x142>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
	} else if (hw == ADC1) {
    271e:	4b5f      	ldr	r3, [pc, #380]	; (289c <_adc_init+0x188>)
    2720:	4298      	cmp	r0, r3
    2722:	f000 80a8 	beq.w	2876 <_adc_init+0x162>
	uint16_t calib_reg = 0;
    2726:	2200      	movs	r2, #0
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    2728:	6b03      	ldr	r3, [r0, #48]	; 0x30
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
	}

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    272a:	f013 0f01 	tst.w	r3, #1
    272e:	d11b      	bne.n	2768 <_adc_init+0x54>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2730:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2732:	f013 0f03 	tst.w	r3, #3
    2736:	d1fb      	bne.n	2730 <_adc_init+0x1c>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    2738:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    273a:	f013 0f02 	tst.w	r3, #2
    273e:	d00d      	beq.n	275c <_adc_init+0x48>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    2740:	8803      	ldrh	r3, [r0, #0]
    2742:	b29b      	uxth	r3, r3
    2744:	f023 0302 	bic.w	r3, r3, #2
    2748:	b29b      	uxth	r3, r3
    274a:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    274c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    274e:	f013 0f03 	tst.w	r3, #3
    2752:	d1fb      	bne.n	274c <_adc_init+0x38>
    2754:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2756:	f013 0f02 	tst.w	r3, #2
    275a:	d1fb      	bne.n	2754 <_adc_init+0x40>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    275c:	2301      	movs	r3, #1
    275e:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2760:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2762:	f013 0f03 	tst.w	r3, #3
    2766:	d1fb      	bne.n	2760 <_adc_init+0x4c>
    2768:	6b03      	ldr	r3, [r0, #48]	; 0x30
    276a:	f013 0f01 	tst.w	r3, #1
    276e:	d1fb      	bne.n	2768 <_adc_init+0x54>
}

static inline void hri_adc_write_CALIB_reg(const void *const hw, hri_adc_calib_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CALIB.reg = data;
    2770:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CALIB_reg(hw, calib_reg);
	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    2774:	2316      	movs	r3, #22
    2776:	4a4a      	ldr	r2, [pc, #296]	; (28a0 <_adc_init+0x18c>)
    2778:	fb03 2301 	mla	r3, r3, r1, r2
    277c:	889b      	ldrh	r3, [r3, #4]
	((Adc *)hw)->CTRLB.reg = data;
    277e:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2780:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2782:	f3c3 030b 	ubfx	r3, r3, #0, #12
    2786:	2b00      	cmp	r3, #0
    2788:	d1fa      	bne.n	2780 <_adc_init+0x6c>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    278a:	2316      	movs	r3, #22
    278c:	4a44      	ldr	r2, [pc, #272]	; (28a0 <_adc_init+0x18c>)
    278e:	fb03 2301 	mla	r3, r3, r1, r2
    2792:	799b      	ldrb	r3, [r3, #6]
	((Adc *)hw)->REFCTRL.reg = data;
    2794:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2796:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2798:	f3c3 030b 	ubfx	r3, r3, #0, #12
    279c:	2b00      	cmp	r3, #0
    279e:	d1fa      	bne.n	2796 <_adc_init+0x82>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    27a0:	2316      	movs	r3, #22
    27a2:	4a3f      	ldr	r2, [pc, #252]	; (28a0 <_adc_init+0x18c>)
    27a4:	fb03 2301 	mla	r3, r3, r1, r2
    27a8:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    27aa:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    27ac:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    27ae:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27b0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    27b6:	2b00      	cmp	r3, #0
    27b8:	d1fa      	bne.n	27b0 <_adc_init+0x9c>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    27ba:	2316      	movs	r3, #22
    27bc:	4a38      	ldr	r2, [pc, #224]	; (28a0 <_adc_init+0x18c>)
    27be:	fb03 2301 	mla	r3, r3, r1, r2
    27c2:	7a9b      	ldrb	r3, [r3, #10]
	((Adc *)hw)->AVGCTRL.reg = data;
    27c4:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
    27cc:	2b00      	cmp	r3, #0
    27ce:	d1fa      	bne.n	27c6 <_adc_init+0xb2>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    27d0:	2316      	movs	r3, #22
    27d2:	4a33      	ldr	r2, [pc, #204]	; (28a0 <_adc_init+0x18c>)
    27d4:	fb03 2301 	mla	r3, r3, r1, r2
    27d8:	7adb      	ldrb	r3, [r3, #11]
	((Adc *)hw)->SAMPCTRL.reg = data;
    27da:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27de:	f3c3 030b 	ubfx	r3, r3, #0, #12
    27e2:	2b00      	cmp	r3, #0
    27e4:	d1fa      	bne.n	27dc <_adc_init+0xc8>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    27e6:	2316      	movs	r3, #22
    27e8:	4a2d      	ldr	r2, [pc, #180]	; (28a0 <_adc_init+0x18c>)
    27ea:	fb03 2301 	mla	r3, r3, r1, r2
    27ee:	899b      	ldrh	r3, [r3, #12]
	((Adc *)hw)->WINLT.reg = data;
    27f0:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    27f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
    27f4:	f013 0f80 	tst.w	r3, #128	; 0x80
    27f8:	d1fb      	bne.n	27f2 <_adc_init+0xde>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    27fa:	2316      	movs	r3, #22
    27fc:	4a28      	ldr	r2, [pc, #160]	; (28a0 <_adc_init+0x18c>)
    27fe:	fb03 2301 	mla	r3, r3, r1, r2
    2802:	89db      	ldrh	r3, [r3, #14]
	((Adc *)hw)->WINUT.reg = data;
    2804:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2806:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2808:	f413 7f80 	tst.w	r3, #256	; 0x100
    280c:	d1fb      	bne.n	2806 <_adc_init+0xf2>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    280e:	2316      	movs	r3, #22
    2810:	4a23      	ldr	r2, [pc, #140]	; (28a0 <_adc_init+0x18c>)
    2812:	fb03 2301 	mla	r3, r3, r1, r2
    2816:	8a1b      	ldrh	r3, [r3, #16]
	((Adc *)hw)->GAINCORR.reg = data;
    2818:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    281a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    281c:	f413 7f00 	tst.w	r3, #512	; 0x200
    2820:	d1fb      	bne.n	281a <_adc_init+0x106>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    2822:	2316      	movs	r3, #22
    2824:	4a1e      	ldr	r2, [pc, #120]	; (28a0 <_adc_init+0x18c>)
    2826:	fb03 2301 	mla	r3, r3, r1, r2
    282a:	8a5b      	ldrh	r3, [r3, #18]
	((Adc *)hw)->OFFSETCORR.reg = data;
    282c:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    282e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2830:	f413 6f80 	tst.w	r3, #1024	; 0x400
    2834:	d1fb      	bne.n	282e <_adc_init+0x11a>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    2836:	2216      	movs	r2, #22
    2838:	4b19      	ldr	r3, [pc, #100]	; (28a0 <_adc_init+0x18c>)
    283a:	fb02 3101 	mla	r1, r2, r1, r3
    283e:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    2840:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    2842:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    2844:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    2846:	6b03      	ldr	r3, [r0, #48]	; 0x30
    2848:	f013 0f03 	tst.w	r3, #3
    284c:	d1fb      	bne.n	2846 <_adc_init+0x132>

	return ERR_NONE;
}
    284e:	2000      	movs	r0, #0
    2850:	f85d 4b04 	ldr.w	r4, [sp], #4
    2854:	4770      	bx	lr
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    2856:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    285a:	681b      	ldr	r3, [r3, #0]
    285c:	095a      	lsrs	r2, r3, #5
    285e:	0212      	lsls	r2, r2, #8
    2860:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC0_FUSES_BIASR2R_ADDR >> ADC0_FUSES_BIASR2R_Pos))
    2864:	0a1c      	lsrs	r4, r3, #8
    2866:	0124      	lsls	r4, r4, #4
    2868:	f004 0470 	and.w	r4, r4, #112	; 0x70
    286c:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC0_FUSES_BIASCOMP_ADDR >> ADC0_FUSES_BIASCOMP_Pos));
    286e:	f3c3 0382 	ubfx	r3, r3, #2, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC0_FUSES_BIASREFBUF_ADDR >> ADC0_FUSES_BIASREFBUF_Pos))
    2872:	431a      	orrs	r2, r3
    2874:	e758      	b.n	2728 <_adc_init+0x14>
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    2876:	f04f 1380 	mov.w	r3, #8388736	; 0x800080
    287a:	681b      	ldr	r3, [r3, #0]
    287c:	0cda      	lsrs	r2, r3, #19
    287e:	0212      	lsls	r2, r2, #8
    2880:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
		            | ADC_CALIB_BIASR2R((*(uint32_t *)ADC1_FUSES_BIASR2R_ADDR >> ADC1_FUSES_BIASR2R_Pos))
    2884:	0d9c      	lsrs	r4, r3, #22
    2886:	0124      	lsls	r4, r4, #4
    2888:	f004 0470 	and.w	r4, r4, #112	; 0x70
    288c:	4322      	orrs	r2, r4
		            | ADC_CALIB_BIASCOMP((*(uint32_t *)ADC1_FUSES_BIASCOMP_ADDR >> ADC1_FUSES_BIASCOMP_Pos));
    288e:	f3c3 4302 	ubfx	r3, r3, #16, #3
		calib_reg = ADC_CALIB_BIASREFBUF((*(uint32_t *)ADC1_FUSES_BIASREFBUF_ADDR >> ADC1_FUSES_BIASREFBUF_Pos))
    2892:	431a      	orrs	r2, r3
    2894:	e748      	b.n	2728 <_adc_init+0x14>
    2896:	bf00      	nop
    2898:	43001c00 	.word	0x43001c00
    289c:	43002000 	.word	0x43002000
    28a0:	00007d4c 	.word	0x00007d4c

000028a4 <_adc_get_regs>:
{
    28a4:	b508      	push	{r3, lr}
	uint8_t n = _adc_get_hardware_index((const void *)hw_addr);
    28a6:	4b0b      	ldr	r3, [pc, #44]	; (28d4 <_adc_get_regs+0x30>)
    28a8:	4798      	blx	r3
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    28aa:	2300      	movs	r3, #0
    28ac:	b13b      	cbz	r3, 28be <_adc_get_regs+0x1a>
	ASSERT(false);
    28ae:	2288      	movs	r2, #136	; 0x88
    28b0:	4909      	ldr	r1, [pc, #36]	; (28d8 <_adc_get_regs+0x34>)
    28b2:	2000      	movs	r0, #0
    28b4:	4b09      	ldr	r3, [pc, #36]	; (28dc <_adc_get_regs+0x38>)
    28b6:	4798      	blx	r3
	return 0;
    28b8:	2300      	movs	r3, #0
}
    28ba:	4618      	mov	r0, r3
    28bc:	bd08      	pop	{r3, pc}
		if (_adcs[i].number == n) {
    28be:	2216      	movs	r2, #22
    28c0:	fb02 f203 	mul.w	r2, r2, r3
    28c4:	4906      	ldr	r1, [pc, #24]	; (28e0 <_adc_get_regs+0x3c>)
    28c6:	5c8a      	ldrb	r2, [r1, r2]
    28c8:	4290      	cmp	r0, r2
    28ca:	d0f6      	beq.n	28ba <_adc_get_regs+0x16>
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    28cc:	3301      	adds	r3, #1
    28ce:	b2db      	uxtb	r3, r3
    28d0:	e7ec      	b.n	28ac <_adc_get_regs+0x8>
    28d2:	bf00      	nop
    28d4:	00002705 	.word	0x00002705
    28d8:	00007d64 	.word	0x00007d64
    28dc:	0000251d 	.word	0x0000251d
    28e0:	00007d4c 	.word	0x00007d4c

000028e4 <_adc_sync_init>:

/**
 * \brief Initialize ADC
 */
int32_t _adc_sync_init(struct _adc_sync_device *const device, void *const hw)
{
    28e4:	b538      	push	{r3, r4, r5, lr}
    28e6:	460c      	mov	r4, r1
	ASSERT(device);
    28e8:	4605      	mov	r5, r0
    28ea:	22d9      	movs	r2, #217	; 0xd9
    28ec:	4907      	ldr	r1, [pc, #28]	; (290c <_adc_sync_init+0x28>)
    28ee:	3000      	adds	r0, #0
    28f0:	bf18      	it	ne
    28f2:	2001      	movne	r0, #1
    28f4:	4b06      	ldr	r3, [pc, #24]	; (2910 <_adc_sync_init+0x2c>)
    28f6:	4798      	blx	r3

	device->hw = hw;
    28f8:	602c      	str	r4, [r5, #0]

	return _adc_init(hw, _adc_get_regs((uint32_t)hw));
    28fa:	4620      	mov	r0, r4
    28fc:	4b05      	ldr	r3, [pc, #20]	; (2914 <_adc_sync_init+0x30>)
    28fe:	4798      	blx	r3
    2900:	4601      	mov	r1, r0
    2902:	4620      	mov	r0, r4
    2904:	4b04      	ldr	r3, [pc, #16]	; (2918 <_adc_sync_init+0x34>)
    2906:	4798      	blx	r3
}
    2908:	bd38      	pop	{r3, r4, r5, pc}
    290a:	bf00      	nop
    290c:	00007d64 	.word	0x00007d64
    2910:	0000251d 	.word	0x0000251d
    2914:	000028a5 	.word	0x000028a5
    2918:	00002715 	.word	0x00002715

0000291c <_can_async_init>:

/**
 * \brief Initialize CAN.
 */
int32_t _can_async_init(struct _can_async_device *const dev, void *const hw)
{
    291c:	b430      	push	{r4, r5}
	dev->hw = hw;
    291e:	6001      	str	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_INIT_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_INIT;
    2920:	698b      	ldr	r3, [r1, #24]
    2922:	f043 0301 	orr.w	r3, r3, #1
    2926:	618b      	str	r3, [r1, #24]
	hri_can_set_CCCR_INIT_bit(dev->hw);
	while (hri_can_get_CCCR_INIT_bit(dev->hw) == 0)
    2928:	6803      	ldr	r3, [r0, #0]
}

static inline bool hri_can_get_CCCR_INIT_bit(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Can *)hw)->CCCR.reg;
    292a:	699a      	ldr	r2, [r3, #24]
    292c:	f012 0f01 	tst.w	r2, #1
    2930:	d0fa      	beq.n	2928 <_can_async_init+0xc>
}

static inline void hri_can_set_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= CAN_CCCR_CCE;
    2932:	699a      	ldr	r2, [r3, #24]
    2934:	f042 0202 	orr.w	r2, r2, #2
    2938:	619a      	str	r2, [r3, #24]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

#ifdef CONF_CAN1_ENABLED
	if (hw == CAN1) {
    293a:	4b34      	ldr	r3, [pc, #208]	; (2a0c <_can_async_init+0xf0>)
    293c:	4299      	cmp	r1, r3
    293e:	d011      	beq.n	2964 <_can_async_init+0x48>
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
	}
#endif

	/* Disable CCE to prevent Configuration Change */
	hri_can_clear_CCCR_CCE_bit(dev->hw);
    2940:	6802      	ldr	r2, [r0, #0]
}

static inline void hri_can_clear_CCCR_CCE_bit(const void *const hw)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_CCE;
    2942:	6993      	ldr	r3, [r2, #24]
    2944:	f023 0302 	bic.w	r3, r3, #2
    2948:	6193      	str	r3, [r2, #24]
	hri_can_clear_CCCR_INIT_bit(dev->hw);
    294a:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->CCCR.reg &= ~CAN_CCCR_INIT;
    294c:	6993      	ldr	r3, [r2, #24]
    294e:	f023 0301 	bic.w	r3, r3, #1
    2952:	6193      	str	r3, [r2, #24]
	while (hri_can_get_CCCR_INIT_bit(dev->hw)) {
    2954:	6803      	ldr	r3, [r0, #0]
	tmp = ((Can *)hw)->CCCR.reg;
    2956:	699b      	ldr	r3, [r3, #24]
    2958:	f013 0f01 	tst.w	r3, #1
    295c:	d1fa      	bne.n	2954 <_can_async_init+0x38>
	};

	return ERR_NONE;
}
    295e:	2000      	movs	r0, #0
    2960:	bc30      	pop	{r4, r5}
    2962:	4770      	bx	lr
		_can1_dev    = dev;
    2964:	4b2a      	ldr	r3, [pc, #168]	; (2a10 <_can_async_init+0xf4>)
    2966:	461a      	mov	r2, r3
    2968:	f842 0b04 	str.w	r0, [r2], #4
		dev->context = (void *)&_can1_context;
    296c:	4929      	ldr	r1, [pc, #164]	; (2a14 <_can_async_init+0xf8>)
    296e:	6181      	str	r1, [r0, #24]
		hri_can_set_CCCR_reg(dev->hw, CONF_CAN1_CCCR_REG);
    2970:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_set_CCCR_reg(const void *const hw, hri_can_cccr_reg_t mask)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->CCCR.reg |= mask;
    2972:	698c      	ldr	r4, [r1, #24]
    2974:	618c      	str	r4, [r1, #24]
		hri_can_write_MRCFG_reg(dev->hw, CONF_CAN1_MRCFG_REG);
    2976:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->MRCFG.reg = data;
    2978:	2400      	movs	r4, #0
    297a:	608c      	str	r4, [r1, #8]
		hri_can_write_NBTP_reg(dev->hw, CONF_CAN1_BTP_REG);
    297c:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_NBTP_reg(const void *const hw, hri_can_nbtp_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->NBTP.reg = data;
    297e:	4d26      	ldr	r5, [pc, #152]	; (2a18 <_can_async_init+0xfc>)
    2980:	61cd      	str	r5, [r1, #28]
		hri_can_write_DBTP_reg(dev->hw, CONF_CAN1_DBTP_REG);
    2982:	6801      	ldr	r1, [r0, #0]
	((Can *)hw)->DBTP.reg = data;
    2984:	f640 2533 	movw	r5, #2611	; 0xa33
    2988:	60cd      	str	r5, [r1, #12]
		hri_can_write_RXF0C_reg(dev->hw, CONF_CAN1_RXF0C_REG | CAN_RXF0C_F0SA((uint32_t)can1_rx_fifo));
    298a:	6805      	ldr	r5, [r0, #0]
    298c:	4923      	ldr	r1, [pc, #140]	; (2a1c <_can_async_init+0x100>)
    298e:	b289      	uxth	r1, r1
    2990:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
}

static inline void hri_can_write_RXF0C_reg(const void *const hw, hri_can_rxf0c_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXF0C.reg = data;
    2994:	f8c5 10a0 	str.w	r1, [r5, #160]	; 0xa0
		hri_can_write_RXESC_reg(dev->hw, CONF_CAN1_RXESC_REG);
    2998:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_RXESC_reg(const void *const hw, hri_can_rxesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->RXESC.reg = data;
    299a:	f8c1 40bc 	str.w	r4, [r1, #188]	; 0xbc
		hri_can_write_TXESC_reg(dev->hw, CONF_CAN1_TXESC_REG);
    299e:	6801      	ldr	r1, [r0, #0]
}

static inline void hri_can_write_TXESC_reg(const void *const hw, hri_can_txesc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXESC.reg = data;
    29a0:	f8c1 40c8 	str.w	r4, [r1, #200]	; 0xc8
		hri_can_write_TXBC_reg(dev->hw, CONF_CAN1_TXBC_REG | CAN_TXBC_TBSA((uint32_t)can1_tx_fifo));
    29a4:	6805      	ldr	r5, [r0, #0]
    29a6:	491e      	ldr	r1, [pc, #120]	; (2a20 <_can_async_init+0x104>)
    29a8:	b289      	uxth	r1, r1
    29aa:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
	((Can *)hw)->TXBC.reg = data;
    29ae:	f8c5 10c0 	str.w	r1, [r5, #192]	; 0xc0
		hri_can_write_TXEFC_reg(dev->hw, CONF_CAN1_TXEFC_REG | CAN_TXEFC_EFSA((uint32_t)can1_tx_event_fifo));
    29b2:	6801      	ldr	r1, [r0, #0]
    29b4:	b292      	uxth	r2, r2
    29b6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
}

static inline void hri_can_write_TXEFC_reg(const void *const hw, hri_can_txefc_reg_t data)
{
	CAN_CRITICAL_SECTION_ENTER();
	((Can *)hw)->TXEFC.reg = data;
    29ba:	f8c1 20f0 	str.w	r2, [r1, #240]	; 0xf0
		hri_can_write_GFC_reg(dev->hw, CONF_CAN1_GFC_REG);
    29be:	6802      	ldr	r2, [r0, #0]
	((Can *)hw)->GFC.reg = data;
    29c0:	2128      	movs	r1, #40	; 0x28
    29c2:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
		hri_can_write_SIDFC_reg(dev->hw, CONF_CAN1_SIDFC_REG | CAN_SIDFC_FLSSA((uint32_t)can1_rx_std_filter));
    29c6:	6801      	ldr	r1, [r0, #0]
    29c8:	f103 0214 	add.w	r2, r3, #20
    29cc:	b292      	uxth	r2, r2
    29ce:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
	((Can *)hw)->SIDFC.reg = data;
    29d2:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84
		hri_can_write_XIDFC_reg(dev->hw, CONF_CAN1_XIDFC_REG | CAN_XIDFC_FLESA((uint32_t)can1_rx_ext_filter));
    29d6:	6802      	ldr	r2, [r0, #0]
    29d8:	331c      	adds	r3, #28
    29da:	b29b      	uxth	r3, r3
    29dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Can *)hw)->XIDFC.reg = data;
    29e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		hri_can_write_XIDAM_reg(dev->hw, CONF_CAN1_XIDAM_REG);
    29e4:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->XIDAM.reg = data;
    29e6:	f8c3 4090 	str.w	r4, [r3, #144]	; 0x90
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    29ea:	4b0e      	ldr	r3, [pc, #56]	; (2a24 <_can_async_init+0x108>)
    29ec:	f44f 4200 	mov.w	r2, #32768	; 0x8000
    29f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  __ASM volatile ("dsb 0xF":::"memory");
    29f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    29f8:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    29fc:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2a00:	609a      	str	r2, [r3, #8]
		hri_can_write_ILE_reg(dev->hw, CAN_ILE_EINT0);
    2a02:	6803      	ldr	r3, [r0, #0]
	((Can *)hw)->ILE.reg = data;
    2a04:	2201      	movs	r2, #1
    2a06:	65da      	str	r2, [r3, #92]	; 0x5c
    2a08:	e79a      	b.n	2940 <_can_async_init+0x24>
    2a0a:	bf00      	nop
    2a0c:	42000400 	.word	0x42000400
    2a10:	20000604 	.word	0x20000604
    2a14:	20000000 	.word	0x20000000
    2a18:	06020a07 	.word	0x06020a07
    2a1c:	20000bb4 	.word	0x20000bb4
    2a20:	20000b94 	.word	0x20000b94
    2a24:	e000e100 	.word	0xe000e100

00002a28 <CAN1_Handler>:

/*
 * \brief CAN interrupt handler
 */
void CAN1_Handler(void)
{
    2a28:	b538      	push	{r3, r4, r5, lr}
	struct _can_async_device *dev = _can1_dev;
    2a2a:	4b1d      	ldr	r3, [pc, #116]	; (2aa0 <CAN1_Handler+0x78>)
    2a2c:	681d      	ldr	r5, [r3, #0]
	uint32_t                  ir;
	ir = hri_can_read_IR_reg(dev->hw);
    2a2e:	682b      	ldr	r3, [r5, #0]
	return ((Can *)hw)->IR.reg;
    2a30:	6d1c      	ldr	r4, [r3, #80]	; 0x50

	if (ir & CAN_IR_RF0N) {
    2a32:	f014 0f01 	tst.w	r4, #1
    2a36:	d11a      	bne.n	2a6e <CAN1_Handler+0x46>
		dev->cb.rx_done(dev);
	}

	if (ir & CAN_IR_TC) {
    2a38:	f414 7f00 	tst.w	r4, #512	; 0x200
    2a3c:	d11b      	bne.n	2a76 <CAN1_Handler+0x4e>
		dev->cb.tx_done(dev);
	}

	if (ir & CAN_IR_BO) {
    2a3e:	f014 7f00 	tst.w	r4, #33554432	; 0x2000000
    2a42:	d11c      	bne.n	2a7e <CAN1_Handler+0x56>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
	}

	if (ir & CAN_IR_EW) {
    2a44:	f014 7f80 	tst.w	r4, #16777216	; 0x1000000
    2a48:	d11e      	bne.n	2a88 <CAN1_Handler+0x60>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
	}

	if (ir & CAN_IR_EP) {
    2a4a:	f414 0f00 	tst.w	r4, #8388608	; 0x800000
    2a4e:	d008      	beq.n	2a62 <CAN1_Handler+0x3a>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    2a50:	68eb      	ldr	r3, [r5, #12]
    2a52:	682a      	ldr	r2, [r5, #0]
	return (((Can *)hw)->PSR.reg & CAN_PSR_EP) >> CAN_PSR_EP_Pos;
    2a54:	6c52      	ldr	r2, [r2, #68]	; 0x44
    2a56:	f012 0f20 	tst.w	r2, #32
    2a5a:	d01a      	beq.n	2a92 <CAN1_Handler+0x6a>
    2a5c:	2102      	movs	r1, #2
    2a5e:	4628      	mov	r0, r5
    2a60:	4798      	blx	r3
	}

	if (ir & CAN_IR_RF0L) {
    2a62:	f014 0f08 	tst.w	r4, #8
    2a66:	d116      	bne.n	2a96 <CAN1_Handler+0x6e>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
	}

	hri_can_write_IR_reg(dev->hw, ir);
    2a68:	682b      	ldr	r3, [r5, #0]
	((Can *)hw)->IR.reg = data;
    2a6a:	651c      	str	r4, [r3, #80]	; 0x50
    2a6c:	bd38      	pop	{r3, r4, r5, pc}
		dev->cb.rx_done(dev);
    2a6e:	68ab      	ldr	r3, [r5, #8]
    2a70:	4628      	mov	r0, r5
    2a72:	4798      	blx	r3
    2a74:	e7e0      	b.n	2a38 <CAN1_Handler+0x10>
		dev->cb.tx_done(dev);
    2a76:	686b      	ldr	r3, [r5, #4]
    2a78:	4628      	mov	r0, r5
    2a7a:	4798      	blx	r3
    2a7c:	e7df      	b.n	2a3e <CAN1_Handler+0x16>
		dev->cb.irq_handler(dev, CAN_IRQ_BO);
    2a7e:	68eb      	ldr	r3, [r5, #12]
    2a80:	2103      	movs	r1, #3
    2a82:	4628      	mov	r0, r5
    2a84:	4798      	blx	r3
    2a86:	e7dd      	b.n	2a44 <CAN1_Handler+0x1c>
		dev->cb.irq_handler(dev, CAN_IRQ_EW);
    2a88:	68eb      	ldr	r3, [r5, #12]
    2a8a:	2100      	movs	r1, #0
    2a8c:	4628      	mov	r0, r5
    2a8e:	4798      	blx	r3
    2a90:	e7db      	b.n	2a4a <CAN1_Handler+0x22>
		dev->cb.irq_handler(dev, hri_can_get_PSR_EP_bit(dev->hw) ? CAN_IRQ_EP : CAN_IRQ_EA);
    2a92:	2101      	movs	r1, #1
    2a94:	e7e3      	b.n	2a5e <CAN1_Handler+0x36>
		dev->cb.irq_handler(dev, CAN_IRQ_DO);
    2a96:	68eb      	ldr	r3, [r5, #12]
    2a98:	2104      	movs	r1, #4
    2a9a:	4628      	mov	r0, r5
    2a9c:	4798      	blx	r3
    2a9e:	e7e3      	b.n	2a68 <CAN1_Handler+0x40>
    2aa0:	20000604 	.word	0x20000604

00002aa4 <_go_to_sleep>:
  __ASM volatile ("dsb 0xF":::"memory");
    2aa4:	f3bf 8f4f 	dsb	sy
 * \brief Put MCU to sleep
 */
void _go_to_sleep(void)
{
	__DSB();
	__WFI();
    2aa8:	bf30      	wfi
    2aaa:	4770      	bx	lr

00002aac <_get_cycles_for_ms>:
{
	switch (power) {
	case 9:
		return (ms * (freq / 1000000)) * 1000;
	case 8:
		return (ms * (freq / 100000)) * 100;
    2aac:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
    2ab0:	0143      	lsls	r3, r0, #5
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    2ab2:	2064      	movs	r0, #100	; 0x64
    2ab4:	fb00 f003 	mul.w	r0, r0, r3
    2ab8:	4770      	bx	lr
	...

00002abc <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    2abc:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    2abe:	4a09      	ldr	r2, [pc, #36]	; (2ae4 <_init_chip+0x28>)
    2ac0:	8813      	ldrh	r3, [r2, #0]
    2ac2:	b29b      	uxth	r3, r3
    2ac4:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    2ac6:	4b08      	ldr	r3, [pc, #32]	; (2ae8 <_init_chip+0x2c>)
    2ac8:	4798      	blx	r3
	_oscctrl_init_sources();
    2aca:	4b08      	ldr	r3, [pc, #32]	; (2aec <_init_chip+0x30>)
    2acc:	4798      	blx	r3
	_mclk_init();
    2ace:	4b08      	ldr	r3, [pc, #32]	; (2af0 <_init_chip+0x34>)
    2ad0:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    2ad2:	2002      	movs	r0, #2
    2ad4:	4c07      	ldr	r4, [pc, #28]	; (2af4 <_init_chip+0x38>)
    2ad6:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    2ad8:	4b07      	ldr	r3, [pc, #28]	; (2af8 <_init_chip+0x3c>)
    2ada:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    2adc:	f640 70fd 	movw	r0, #4093	; 0xffd
    2ae0:	47a0      	blx	r4
    2ae2:	bd10      	pop	{r4, pc}
    2ae4:	41004000 	.word	0x41004000
    2ae8:	00002dd9 	.word	0x00002dd9
    2aec:	00002df9 	.word	0x00002df9
    2af0:	00002cfd 	.word	0x00002cfd
    2af4:	00002cbd 	.word	0x00002cbd
    2af8:	00002e15 	.word	0x00002e15

00002afc <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    2afc:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    2afe:	2000      	movs	r0, #0
    2b00:	4770      	bx	lr
	...

00002b04 <_ext_irq_handler>:

/**
 * \brief Inter EIC interrupt handler
 */
static void _ext_irq_handler(void)
{
    2b04:	b570      	push	{r4, r5, r6, lr}
    2b06:	b082      	sub	sp, #8
	return tmp;
}

static inline hri_eic_intflag_reg_t hri_eic_read_INTFLAG_reg(const void *const hw)
{
	return ((Eic *)hw)->INTFLAG.reg;
    2b08:	4b2a      	ldr	r3, [pc, #168]	; (2bb4 <_ext_irq_handler+0xb0>)
    2b0a:	695a      	ldr	r2, [r3, #20]
	volatile uint32_t flags = hri_eic_read_INTFLAG_reg(EIC);
    2b0c:	9201      	str	r2, [sp, #4]
	int8_t            pos;
	uint32_t          pin = INVALID_PIN_NUMBER;

	hri_eic_clear_INTFLAG_reg(EIC, flags);
    2b0e:	9a01      	ldr	r2, [sp, #4]
}

static inline void hri_eic_clear_INTFLAG_reg(const void *const hw, hri_eic_intflag_reg_t mask)
{
	((Eic *)hw)->INTFLAG.reg = mask;
    2b10:	615a      	str	r2, [r3, #20]

	ASSERT(callback);
    2b12:	4b29      	ldr	r3, [pc, #164]	; (2bb8 <_ext_irq_handler+0xb4>)
    2b14:	6818      	ldr	r0, [r3, #0]
    2b16:	22ec      	movs	r2, #236	; 0xec
    2b18:	4928      	ldr	r1, [pc, #160]	; (2bbc <_ext_irq_handler+0xb8>)
    2b1a:	3000      	adds	r0, #0
    2b1c:	bf18      	it	ne
    2b1e:	2001      	movne	r0, #1
    2b20:	4b27      	ldr	r3, [pc, #156]	; (2bc0 <_ext_irq_handler+0xbc>)
    2b22:	4798      	blx	r3
	uint32_t          pin = INVALID_PIN_NUMBER;
    2b24:	f04f 35ff 	mov.w	r5, #4294967295

	while (flags) {
    2b28:	e035      	b.n	2b96 <_ext_irq_handler+0x92>
			uint8_t lower = 0, middle, upper = EXT_IRQ_AMOUNT;

			while (upper >= lower) {
				middle = (upper + lower) >> 1;
				if (_map[middle].extint == pos) {
					pin = _map[middle].pin;
    2b2a:	4b26      	ldr	r3, [pc, #152]	; (2bc4 <_ext_irq_handler+0xc0>)
    2b2c:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
    2b30:	6875      	ldr	r5, [r6, #4]
				} else {
					upper = middle - 1;
				}
			}

			if (INVALID_PIN_NUMBER != pin) {
    2b32:	f1b5 3fff 	cmp.w	r5, #4294967295
    2b36:	d003      	beq.n	2b40 <_ext_irq_handler+0x3c>
				callback(pin);
    2b38:	4b1f      	ldr	r3, [pc, #124]	; (2bb8 <_ext_irq_handler+0xb4>)
    2b3a:	681b      	ldr	r3, [r3, #0]
    2b3c:	4628      	mov	r0, r5
    2b3e:	4798      	blx	r3
			}
			flags &= ~(1ul << pos);
    2b40:	2301      	movs	r3, #1
    2b42:	40a3      	lsls	r3, r4
    2b44:	9c01      	ldr	r4, [sp, #4]
    2b46:	ea24 0403 	bic.w	r4, r4, r3
    2b4a:	9401      	str	r4, [sp, #4]
			pos = ffs(flags) - 1;
    2b4c:	9b01      	ldr	r3, [sp, #4]
    2b4e:	fa93 f4a3 	rbit	r4, r3
    2b52:	fab4 f484 	clz	r4, r4
    2b56:	b90b      	cbnz	r3, 2b5c <_ext_irq_handler+0x58>
    2b58:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    2b5c:	f1b4 3fff 	cmp.w	r4, #4294967295
    2b60:	d014      	beq.n	2b8c <_ext_irq_handler+0x88>
    2b62:	2002      	movs	r0, #2
    2b64:	2100      	movs	r1, #0
    2b66:	e001      	b.n	2b6c <_ext_irq_handler+0x68>
					upper = middle - 1;
    2b68:	3b01      	subs	r3, #1
    2b6a:	b2d8      	uxtb	r0, r3
			while (upper >= lower) {
    2b6c:	4281      	cmp	r1, r0
    2b6e:	d8e0      	bhi.n	2b32 <_ext_irq_handler+0x2e>
				middle = (upper + lower) >> 1;
    2b70:	1843      	adds	r3, r0, r1
    2b72:	f3c3 0347 	ubfx	r3, r3, #1, #8
    2b76:	461e      	mov	r6, r3
				if (_map[middle].extint == pos) {
    2b78:	4a12      	ldr	r2, [pc, #72]	; (2bc4 <_ext_irq_handler+0xc0>)
    2b7a:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
    2b7e:	42a2      	cmp	r2, r4
    2b80:	d0d3      	beq.n	2b2a <_ext_irq_handler+0x26>
				if (_map[middle].extint < pos) {
    2b82:	42a2      	cmp	r2, r4
    2b84:	daf0      	bge.n	2b68 <_ext_irq_handler+0x64>
					lower = middle + 1;
    2b86:	3301      	adds	r3, #1
    2b88:	b2d9      	uxtb	r1, r3
    2b8a:	e7ef      	b.n	2b6c <_ext_irq_handler+0x68>
	return ((Eic *)hw)->INTFLAG.reg;
    2b8c:	4b09      	ldr	r3, [pc, #36]	; (2bb4 <_ext_irq_handler+0xb0>)
    2b8e:	695a      	ldr	r2, [r3, #20]
		}
		flags = hri_eic_read_INTFLAG_reg(EIC);
    2b90:	9201      	str	r2, [sp, #4]
		hri_eic_clear_INTFLAG_reg(EIC, flags);
    2b92:	9a01      	ldr	r2, [sp, #4]
	((Eic *)hw)->INTFLAG.reg = mask;
    2b94:	615a      	str	r2, [r3, #20]
	while (flags) {
    2b96:	9b01      	ldr	r3, [sp, #4]
    2b98:	b14b      	cbz	r3, 2bae <_ext_irq_handler+0xaa>
		pos = ffs(flags) - 1;
    2b9a:	9b01      	ldr	r3, [sp, #4]
    2b9c:	fa93 f4a3 	rbit	r4, r3
    2ba0:	fab4 f484 	clz	r4, r4
    2ba4:	2b00      	cmp	r3, #0
    2ba6:	d1d9      	bne.n	2b5c <_ext_irq_handler+0x58>
    2ba8:	f04f 34ff 	mov.w	r4, #4294967295
		while (-1 != pos) {
    2bac:	e7d6      	b.n	2b5c <_ext_irq_handler+0x58>
	}
}
    2bae:	b002      	add	sp, #8
    2bb0:	bd70      	pop	{r4, r5, r6, pc}
    2bb2:	bf00      	nop
    2bb4:	40002800 	.word	0x40002800
    2bb8:	20000630 	.word	0x20000630
    2bbc:	00007d8c 	.word	0x00007d8c
    2bc0:	0000251d 	.word	0x0000251d
    2bc4:	00007d7c 	.word	0x00007d7c

00002bc8 <_ext_irq_init>:
	return ((Eic *)hw)->SYNCBUSY.reg & reg;
    2bc8:	4b33      	ldr	r3, [pc, #204]	; (2c98 <_ext_irq_init+0xd0>)
    2bca:	685b      	ldr	r3, [r3, #4]
	if (!hri_eic_is_syncing(EIC, EIC_SYNCBUSY_SWRST)) {
    2bcc:	f013 0f01 	tst.w	r3, #1
    2bd0:	d120      	bne.n	2c14 <_ext_irq_init+0x4c>
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2bd2:	4b31      	ldr	r3, [pc, #196]	; (2c98 <_ext_irq_init+0xd0>)
    2bd4:	685b      	ldr	r3, [r3, #4]
    2bd6:	f013 0f03 	tst.w	r3, #3
    2bda:	d1fa      	bne.n	2bd2 <_ext_irq_init+0xa>

static inline hri_eic_ctrla_reg_t hri_eic_get_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_eic_wait_for_sync(hw, EIC_SYNCBUSY_MASK);
	tmp = ((Eic *)hw)->CTRLA.reg;
    2bdc:	4b2e      	ldr	r3, [pc, #184]	; (2c98 <_ext_irq_init+0xd0>)
    2bde:	781b      	ldrb	r3, [r3, #0]
		if (hri_eic_get_CTRLA_reg(EIC, EIC_CTRLA_ENABLE)) {
    2be0:	f013 0f02 	tst.w	r3, #2
    2be4:	d00e      	beq.n	2c04 <_ext_irq_init+0x3c>
	((Eic *)hw)->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
    2be6:	4a2c      	ldr	r2, [pc, #176]	; (2c98 <_ext_irq_init+0xd0>)
    2be8:	7813      	ldrb	r3, [r2, #0]
    2bea:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    2bee:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2bf0:	4b29      	ldr	r3, [pc, #164]	; (2c98 <_ext_irq_init+0xd0>)
    2bf2:	685b      	ldr	r3, [r3, #4]
    2bf4:	f013 0f03 	tst.w	r3, #3
    2bf8:	d1fa      	bne.n	2bf0 <_ext_irq_init+0x28>
    2bfa:	4b27      	ldr	r3, [pc, #156]	; (2c98 <_ext_irq_init+0xd0>)
    2bfc:	685b      	ldr	r3, [r3, #4]
    2bfe:	f013 0f02 	tst.w	r3, #2
    2c02:	d1fa      	bne.n	2bfa <_ext_irq_init+0x32>
}

static inline void hri_eic_write_CTRLA_reg(const void *const hw, hri_eic_ctrla_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->CTRLA.reg = data;
    2c04:	2201      	movs	r2, #1
    2c06:	4b24      	ldr	r3, [pc, #144]	; (2c98 <_ext_irq_init+0xd0>)
    2c08:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2c0a:	4b23      	ldr	r3, [pc, #140]	; (2c98 <_ext_irq_init+0xd0>)
    2c0c:	685b      	ldr	r3, [r3, #4]
    2c0e:	f013 0f03 	tst.w	r3, #3
    2c12:	d1fa      	bne.n	2c0a <_ext_irq_init+0x42>
    2c14:	4b20      	ldr	r3, [pc, #128]	; (2c98 <_ext_irq_init+0xd0>)
    2c16:	685b      	ldr	r3, [r3, #4]
    2c18:	f013 0f01 	tst.w	r3, #1
    2c1c:	d1fa      	bne.n	2c14 <_ext_irq_init+0x4c>
	tmp = ((Eic *)hw)->CTRLA.reg;
    2c1e:	4a1e      	ldr	r2, [pc, #120]	; (2c98 <_ext_irq_init+0xd0>)
    2c20:	7813      	ldrb	r3, [r2, #0]
	tmp &= ~EIC_CTRLA_CKSEL;
    2c22:	f003 03ef 	and.w	r3, r3, #239	; 0xef
	((Eic *)hw)->CTRLA.reg = tmp;
    2c26:	7013      	strb	r3, [r2, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2c28:	4b1b      	ldr	r3, [pc, #108]	; (2c98 <_ext_irq_init+0xd0>)
    2c2a:	685b      	ldr	r3, [r3, #4]
    2c2c:	f013 0f03 	tst.w	r3, #3
    2c30:	d1fa      	bne.n	2c28 <_ext_irq_init+0x60>
}

static inline void hri_eic_write_NMICTRL_reg(const void *const hw, hri_eic_nmictrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->NMICTRL.reg = data;
    2c32:	4b19      	ldr	r3, [pc, #100]	; (2c98 <_ext_irq_init+0xd0>)
    2c34:	2200      	movs	r2, #0
    2c36:	705a      	strb	r2, [r3, #1]
}

static inline void hri_eic_write_EVCTRL_reg(const void *const hw, hri_eic_evctrl_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->EVCTRL.reg = data;
    2c38:	609a      	str	r2, [r3, #8]
}

static inline void hri_eic_write_ASYNCH_reg(const void *const hw, hri_eic_asynch_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->ASYNCH.reg = data;
    2c3a:	f242 0104 	movw	r1, #8196	; 0x2004
    2c3e:	6199      	str	r1, [r3, #24]
}

static inline void hri_eic_write_DEBOUNCEN_reg(const void *const hw, hri_eic_debouncen_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DEBOUNCEN.reg = data;
    2c40:	631a      	str	r2, [r3, #48]	; 0x30
}

static inline void hri_eic_write_DPRESCALER_reg(const void *const hw, hri_eic_dprescaler_reg_t data)
{
	EIC_CRITICAL_SECTION_ENTER();
	((Eic *)hw)->DPRESCALER.reg = data;
    2c42:	635a      	str	r2, [r3, #52]	; 0x34
	((Eic *)hw)->CONFIG[index].reg = data;
    2c44:	f44f 7280 	mov.w	r2, #256	; 0x100
    2c48:	61da      	str	r2, [r3, #28]
    2c4a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    2c4e:	621a      	str	r2, [r3, #32]
	((Eic *)hw)->CTRLA.reg |= EIC_CTRLA_ENABLE;
    2c50:	781a      	ldrb	r2, [r3, #0]
    2c52:	f042 0202 	orr.w	r2, r2, #2
    2c56:	701a      	strb	r2, [r3, #0]
	while (((Eic *)hw)->SYNCBUSY.reg & reg) {
    2c58:	4b0f      	ldr	r3, [pc, #60]	; (2c98 <_ext_irq_init+0xd0>)
    2c5a:	685b      	ldr	r3, [r3, #4]
    2c5c:	f013 0f03 	tst.w	r3, #3
    2c60:	d1fa      	bne.n	2c58 <_ext_irq_init+0x90>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c62:	4b0e      	ldr	r3, [pc, #56]	; (2c9c <_ext_irq_init+0xd4>)
    2c64:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2c68:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2c6c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c70:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c74:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c78:	601a      	str	r2, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c7a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
    2c7e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2c82:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2c86:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c8a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2c8e:	601a      	str	r2, [r3, #0]
	callback = cb;
    2c90:	4b03      	ldr	r3, [pc, #12]	; (2ca0 <_ext_irq_init+0xd8>)
    2c92:	6018      	str	r0, [r3, #0]
}
    2c94:	2000      	movs	r0, #0
    2c96:	4770      	bx	lr
    2c98:	40002800 	.word	0x40002800
    2c9c:	e000e100 	.word	0xe000e100
    2ca0:	20000630 	.word	0x20000630

00002ca4 <EIC_2_Handler>:

/**
 * \brief EIC interrupt handler
 */
void EIC_2_Handler(void)
{
    2ca4:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2ca6:	4b01      	ldr	r3, [pc, #4]	; (2cac <EIC_2_Handler+0x8>)
    2ca8:	4798      	blx	r3
    2caa:	bd08      	pop	{r3, pc}
    2cac:	00002b05 	.word	0x00002b05

00002cb0 <EIC_13_Handler>:
} /**
   * \brief EIC interrupt handler
   */
void EIC_13_Handler(void)
{
    2cb0:	b508      	push	{r3, lr}
	_ext_irq_handler();
    2cb2:	4b01      	ldr	r3, [pc, #4]	; (2cb8 <EIC_13_Handler+0x8>)
    2cb4:	4798      	blx	r3
    2cb6:	bd08      	pop	{r3, pc}
    2cb8:	00002b05 	.word	0x00002b05

00002cbc <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    2cbc:	f010 0f01 	tst.w	r0, #1
    2cc0:	d008      	beq.n	2cd4 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2cc2:	4a0b      	ldr	r2, [pc, #44]	; (2cf0 <_gclk_init_generators_by_fref+0x34>)
    2cc4:	4b0b      	ldr	r3, [pc, #44]	; (2cf4 <_gclk_init_generators_by_fref+0x38>)
    2cc6:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2cc8:	4b0a      	ldr	r3, [pc, #40]	; (2cf4 <_gclk_init_generators_by_fref+0x38>)
    2cca:	685a      	ldr	r2, [r3, #4]
    2ccc:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2cd0:	421a      	tst	r2, r3
    2cd2:	d1f9      	bne.n	2cc8 <_gclk_init_generators_by_fref+0xc>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    2cd4:	f010 0f02 	tst.w	r0, #2
    2cd8:	d008      	beq.n	2cec <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    2cda:	4a07      	ldr	r2, [pc, #28]	; (2cf8 <_gclk_init_generators_by_fref+0x3c>)
    2cdc:	4b05      	ldr	r3, [pc, #20]	; (2cf4 <_gclk_init_generators_by_fref+0x38>)
    2cde:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2ce0:	4b04      	ldr	r3, [pc, #16]	; (2cf4 <_gclk_init_generators_by_fref+0x38>)
    2ce2:	685a      	ldr	r2, [r3, #4]
    2ce4:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2ce8:	421a      	tst	r2, r3
    2cea:	d1f9      	bne.n	2ce0 <_gclk_init_generators_by_fref+0x24>
    2cec:	4770      	bx	lr
    2cee:	bf00      	nop
    2cf0:	00012906 	.word	0x00012906
    2cf4:	40001c00 	.word	0x40001c00
    2cf8:	00010904 	.word	0x00010904

00002cfc <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    2cfc:	2201      	movs	r2, #1
    2cfe:	4b01      	ldr	r3, [pc, #4]	; (2d04 <_mclk_init+0x8>)
    2d00:	715a      	strb	r2, [r3, #5]
    2d02:	4770      	bx	lr
    2d04:	40000800 	.word	0x40000800

00002d08 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    2d08:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    2d0a:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    2d0c:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    2d0e:	f012 0f01 	tst.w	r2, #1
    2d12:	d005      	beq.n	2d20 <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    2d14:	2201      	movs	r2, #1
    2d16:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    2d18:	6803      	ldr	r3, [r0, #0]
    2d1a:	b153      	cbz	r3, 2d32 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    2d1c:	4798      	blx	r3
    2d1e:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    2d20:	8a1a      	ldrh	r2, [r3, #16]
    2d22:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    2d24:	b12a      	cbz	r2, 2d32 <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    2d26:	f240 225e 	movw	r2, #606	; 0x25e
    2d2a:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    2d2c:	6843      	ldr	r3, [r0, #4]
    2d2e:	b103      	cbz	r3, 2d32 <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    2d30:	4798      	blx	r3
    2d32:	bd08      	pop	{r3, pc}

00002d34 <_flash_init>:
{
    2d34:	b538      	push	{r3, r4, r5, lr}
    2d36:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    2d38:	4605      	mov	r5, r0
    2d3a:	b350      	cbz	r0, 2d92 <_flash_init+0x5e>
    2d3c:	4b17      	ldr	r3, [pc, #92]	; (2d9c <_flash_init+0x68>)
    2d3e:	4299      	cmp	r1, r3
    2d40:	d029      	beq.n	2d96 <_flash_init+0x62>
    2d42:	2000      	movs	r0, #0
    2d44:	224b      	movs	r2, #75	; 0x4b
    2d46:	4916      	ldr	r1, [pc, #88]	; (2da0 <_flash_init+0x6c>)
    2d48:	4b16      	ldr	r3, [pc, #88]	; (2da4 <_flash_init+0x70>)
    2d4a:	4798      	blx	r3
	device->hw = hw;
    2d4c:	612c      	str	r4, [r5, #16]
	NVMCTRL_CRITICAL_SECTION_LEAVE();
}

static inline hri_nvmctrl_ctrla_reg_t hri_nvmctrl_read_CTRLA_reg(const void *const hw)
{
	return ((Nvmctrl *)hw)->CTRLA.reg;
    2d4e:	8823      	ldrh	r3, [r4, #0]
	ctrla &= ~(NVMCTRL_CTRLA_CACHEDIS0 | NVMCTRL_CTRLA_CACHEDIS1 | NVMCTRL_CTRLA_PRM_Msk);
    2d50:	f3c3 030d 	ubfx	r3, r3, #0, #14
    2d54:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    2d58:	b29b      	uxth	r3, r3
	((Nvmctrl *)hw)->CTRLA.reg = data;
    2d5a:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    2d5c:	4b12      	ldr	r3, [pc, #72]	; (2da8 <_flash_init+0x74>)
    2d5e:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d60:	4b12      	ldr	r3, [pc, #72]	; (2dac <_flash_init+0x78>)
    2d62:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    2d66:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2d6a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2d6e:	f3bf 8f6f 	isb	sy
    2d72:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    2d76:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    2d7a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2d7e:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d82:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    2d86:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2d8a:	6019      	str	r1, [r3, #0]
    2d8c:	601a      	str	r2, [r3, #0]
}
    2d8e:	2000      	movs	r0, #0
    2d90:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(device && (hw == NVMCTRL));
    2d92:	2000      	movs	r0, #0
    2d94:	e7d6      	b.n	2d44 <_flash_init+0x10>
    2d96:	2001      	movs	r0, #1
    2d98:	e7d4      	b.n	2d44 <_flash_init+0x10>
    2d9a:	bf00      	nop
    2d9c:	41004000 	.word	0x41004000
    2da0:	00007da4 	.word	0x00007da4
    2da4:	0000251d 	.word	0x0000251d
    2da8:	20000634 	.word	0x20000634
    2dac:	e000e100 	.word	0xe000e100

00002db0 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    2db0:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2db2:	4b02      	ldr	r3, [pc, #8]	; (2dbc <NVMCTRL_0_Handler+0xc>)
    2db4:	6818      	ldr	r0, [r3, #0]
    2db6:	4b02      	ldr	r3, [pc, #8]	; (2dc0 <NVMCTRL_0_Handler+0x10>)
    2db8:	4798      	blx	r3
    2dba:	bd08      	pop	{r3, pc}
    2dbc:	20000634 	.word	0x20000634
    2dc0:	00002d09 	.word	0x00002d09

00002dc4 <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    2dc4:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    2dc6:	4b02      	ldr	r3, [pc, #8]	; (2dd0 <NVMCTRL_1_Handler+0xc>)
    2dc8:	6818      	ldr	r0, [r3, #0]
    2dca:	4b02      	ldr	r3, [pc, #8]	; (2dd4 <NVMCTRL_1_Handler+0x10>)
    2dcc:	4798      	blx	r3
    2dce:	bd08      	pop	{r3, pc}
    2dd0:	20000634 	.word	0x20000634
    2dd4:	00002d09 	.word	0x00002d09

00002dd8 <_osc32kctrl_init_sources>:
}

static inline void hri_osc32kctrl_write_XOSC32K_reg(const void *const hw, hri_osc32kctrl_xosc32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->XOSC32K.reg = data;
    2dd8:	4b06      	ldr	r3, [pc, #24]	; (2df4 <_osc32kctrl_init_sources+0x1c>)
    2dda:	f242 0286 	movw	r2, #8326	; 0x2086
    2dde:	829a      	strh	r2, [r3, #20]
}

static inline void hri_osc32kctrl_write_CFDCTRL_reg(const void *const hw, hri_osc32kctrl_cfdctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->CFDCTRL.reg = data;
    2de0:	2200      	movs	r2, #0
    2de2:	759a      	strb	r2, [r3, #22]
}

static inline void hri_osc32kctrl_write_EVCTRL_reg(const void *const hw, hri_osc32kctrl_evctrl_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->EVCTRL.reg = data;
    2de4:	75da      	strb	r2, [r3, #23]
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    2de6:	69d9      	ldr	r1, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    2de8:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    2dec:	61d9      	str	r1, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    2dee:	741a      	strb	r2, [r3, #16]
    2df0:	4770      	bx	lr
    2df2:	bf00      	nop
    2df4:	40001400 	.word	0x40001400

00002df8 <_oscctrl_init_sources>:
}

static inline void hri_oscctrl_write_XOSCCTRL_reg(const void *const hw, uint8_t index, hri_oscctrl_xoscctrl_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->XOSCCTRL[index].reg = data;
    2df8:	4a04      	ldr	r2, [pc, #16]	; (2e0c <_oscctrl_init_sources+0x14>)
    2dfa:	4b05      	ldr	r3, [pc, #20]	; (2e10 <_oscctrl_init_sources+0x18>)
    2dfc:	619a      	str	r2, [r3, #24]
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_XOSCRDY1) >> OSCCTRL_STATUS_XOSCRDY1_Pos;
    2dfe:	4b04      	ldr	r3, [pc, #16]	; (2e10 <_oscctrl_init_sources+0x18>)
    2e00:	691b      	ldr	r3, [r3, #16]
	        | (CONF_XOSC1_XTALEN << OSCCTRL_XOSCCTRL_XTALEN_Pos) | (CONF_XOSC1_ENABLE << OSCCTRL_XOSCCTRL_ENABLE_Pos));
#endif

#if CONF_XOSC1_CONFIG == 1
#if CONF_XOSC1_ENABLE == 1
	while (!hri_oscctrl_get_STATUS_XOSCRDY1_bit(hw))
    2e02:	f013 0f02 	tst.w	r3, #2
    2e06:	d0fa      	beq.n	2dfe <_oscctrl_init_sources+0x6>
	hri_oscctrl_set_XOSCCTRL_ONDEMAND_bit(hw, 1);
#endif
#endif

	(void)hw;
}
    2e08:	4770      	bx	lr
    2e0a:	bf00      	nop
    2e0c:	03002606 	.word	0x03002606
    2e10:	40001000 	.word	0x40001000

00002e14 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2e14:	4a36      	ldr	r2, [pc, #216]	; (2ef0 <_oscctrl_init_referenced_generators+0xdc>)
    2e16:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2e18:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2e1c:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2e20:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2e22:	4b33      	ldr	r3, [pc, #204]	; (2ef0 <_oscctrl_init_referenced_generators+0xdc>)
    2e24:	685a      	ldr	r2, [r3, #4]
    2e26:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2e2a:	421a      	tst	r2, r3
    2e2c:	d1f9      	bne.n	2e22 <_oscctrl_init_referenced_generators+0xe>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2e2e:	4b30      	ldr	r3, [pc, #192]	; (2ef0 <_oscctrl_init_referenced_generators+0xdc>)
    2e30:	685b      	ldr	r3, [r3, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2e32:	f013 0f04 	tst.w	r3, #4
    2e36:	d1fa      	bne.n	2e2e <_oscctrl_init_referenced_generators+0x1a>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2e38:	4b2e      	ldr	r3, [pc, #184]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e3a:	2200      	movs	r2, #0
    2e3c:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    2e3e:	4a2e      	ldr	r2, [pc, #184]	; (2ef8 <_oscctrl_init_referenced_generators+0xe4>)
    2e40:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e42:	4b2c      	ldr	r3, [pc, #176]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e44:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    2e48:	f013 0f10 	tst.w	r3, #16
    2e4c:	d1f9      	bne.n	2e42 <_oscctrl_init_referenced_generators+0x2e>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2e4e:	2200      	movs	r2, #0
    2e50:	4b28      	ldr	r3, [pc, #160]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e52:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e56:	4b27      	ldr	r3, [pc, #156]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e58:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2e5c:	f013 0f04 	tst.w	r3, #4
    2e60:	d1f9      	bne.n	2e56 <_oscctrl_init_referenced_generators+0x42>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    2e62:	2202      	movs	r2, #2
    2e64:	4b23      	ldr	r3, [pc, #140]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e66:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e68:	4b22      	ldr	r3, [pc, #136]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e6a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    2e6e:	f013 0f02 	tst.w	r3, #2
    2e72:	d1f9      	bne.n	2e68 <_oscctrl_init_referenced_generators+0x54>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    2e74:	4b1f      	ldr	r3, [pc, #124]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    2e78:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e7a:	4b1e      	ldr	r3, [pc, #120]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e7c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    2e80:	f013 0f08 	tst.w	r3, #8
    2e84:	d1f9      	bne.n	2e7a <_oscctrl_init_referenced_generators+0x66>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    2e86:	2280      	movs	r2, #128	; 0x80
    2e88:	4b1a      	ldr	r3, [pc, #104]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e8a:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    2e8e:	4b19      	ldr	r3, [pc, #100]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e90:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    2e94:	f013 0f04 	tst.w	r3, #4
    2e98:	d1f9      	bne.n	2e8e <_oscctrl_init_referenced_generators+0x7a>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    2e9a:	4b16      	ldr	r3, [pc, #88]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2e9c:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    2ea0:	f013 0f01 	tst.w	r3, #1
    2ea4:	d01d      	beq.n	2ee2 <_oscctrl_init_referenced_generators+0xce>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    2ea6:	4b13      	ldr	r3, [pc, #76]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2ea8:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    2eaa:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    2eae:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    2eb2:	d1f8      	bne.n	2ea6 <_oscctrl_init_referenced_generators+0x92>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    2eb4:	4b0e      	ldr	r3, [pc, #56]	; (2ef0 <_oscctrl_init_referenced_generators+0xdc>)
    2eb6:	685b      	ldr	r3, [r3, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    2eb8:	2b00      	cmp	r3, #0
    2eba:	d1fb      	bne.n	2eb4 <_oscctrl_init_referenced_generators+0xa0>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    2ebc:	4a0c      	ldr	r2, [pc, #48]	; (2ef0 <_oscctrl_init_referenced_generators+0xdc>)
    2ebe:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    2ec0:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    2ec4:	f043 0306 	orr.w	r3, r3, #6
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    2ec8:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    2eca:	4b09      	ldr	r3, [pc, #36]	; (2ef0 <_oscctrl_init_referenced_generators+0xdc>)
    2ecc:	685a      	ldr	r2, [r3, #4]
    2ece:	f643 73fd 	movw	r3, #16381	; 0x3ffd
    2ed2:	421a      	tst	r2, r3
    2ed4:	d1f9      	bne.n	2eca <_oscctrl_init_referenced_generators+0xb6>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    2ed6:	4b06      	ldr	r3, [pc, #24]	; (2ef0 <_oscctrl_init_referenced_generators+0xdc>)
    2ed8:	685b      	ldr	r3, [r3, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    2eda:	f013 0f04 	tst.w	r3, #4
    2ede:	d1fa      	bne.n	2ed6 <_oscctrl_init_referenced_generators+0xc2>
		;
#endif
	(void)hw;
}
    2ee0:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    2ee2:	4b04      	ldr	r3, [pc, #16]	; (2ef4 <_oscctrl_init_referenced_generators+0xe0>)
    2ee4:	691b      	ldr	r3, [r3, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    2ee6:	f413 7f80 	tst.w	r3, #256	; 0x100
    2eea:	d0fa      	beq.n	2ee2 <_oscctrl_init_referenced_generators+0xce>
    2eec:	e7e2      	b.n	2eb4 <_oscctrl_init_referenced_generators+0xa0>
    2eee:	bf00      	nop
    2ef0:	40001c00 	.word	0x40001c00
    2ef4:	40001000 	.word	0x40001000
    2ef8:	04010000 	.word	0x04010000

00002efc <_set_sleep_mode>:
 */
int32_t _set_sleep_mode(const uint8_t mode)
{
	uint8_t delay = 10;

	switch (mode) {
    2efc:	2802      	cmp	r0, #2
    2efe:	d003      	beq.n	2f08 <_set_sleep_mode+0xc>
    2f00:	d310      	bcc.n	2f24 <_set_sleep_mode+0x28>
    2f02:	1f03      	subs	r3, r0, #4
    2f04:	2b03      	cmp	r3, #3
    2f06:	d80d      	bhi.n	2f24 <_set_sleep_mode+0x28>
}

static inline void hri_pm_write_SLEEPCFG_reg(const void *const hw, hri_pm_sleepcfg_reg_t data)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->SLEEPCFG.reg = data;
    2f08:	4b09      	ldr	r3, [pc, #36]	; (2f30 <_set_sleep_mode+0x34>)
    2f0a:	7058      	strb	r0, [r3, #1]
	uint8_t delay = 10;
    2f0c:	230a      	movs	r3, #10
	PM_CRITICAL_SECTION_LEAVE();
}

static inline hri_pm_sleepcfg_reg_t hri_pm_read_SLEEPCFG_reg(const void *const hw)
{
	return ((Pm *)hw)->SLEEPCFG.reg;
    2f0e:	4a08      	ldr	r2, [pc, #32]	; (2f30 <_set_sleep_mode+0x34>)
    2f10:	7852      	ldrb	r2, [r2, #1]
    2f12:	b2d2      	uxtb	r2, r2
		 * writing of the SLEEPCFG register due to bridges. Software has to make
		 * sure the SLEEPCFG register reads the wanted value before issuing WFI
		 * instruction.
		 */
		do {
			if (hri_pm_read_SLEEPCFG_reg(PM) == mode) {
    2f14:	4290      	cmp	r0, r2
    2f16:	d008      	beq.n	2f2a <_set_sleep_mode+0x2e>
				break;
			}
		} while (--delay);
    2f18:	3b01      	subs	r3, #1
    2f1a:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    2f1e:	d1f6      	bne.n	2f0e <_set_sleep_mode+0x12>
		break;
	default:
		return ERR_INVALID_ARG;
	}

	return ERR_NONE;
    2f20:	2000      	movs	r0, #0
    2f22:	4770      	bx	lr
		return ERR_INVALID_ARG;
    2f24:	f06f 000c 	mvn.w	r0, #12
    2f28:	4770      	bx	lr
	return ERR_NONE;
    2f2a:	2000      	movs	r0, #0
}
    2f2c:	4770      	bx	lr
    2f2e:	bf00      	nop
    2f30:	40000400 	.word	0x40000400

00002f34 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    2f34:	b500      	push	{lr}
    2f36:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    2f38:	4b0d      	ldr	r3, [pc, #52]	; (2f70 <RAMECC_Handler+0x3c>)
    2f3a:	789b      	ldrb	r3, [r3, #2]
    2f3c:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    2f3e:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    2f40:	9b01      	ldr	r3, [sp, #4]
    2f42:	f013 0f02 	tst.w	r3, #2
    2f46:	d006      	beq.n	2f56 <RAMECC_Handler+0x22>
    2f48:	4b0a      	ldr	r3, [pc, #40]	; (2f74 <RAMECC_Handler+0x40>)
    2f4a:	681b      	ldr	r3, [r3, #0]
    2f4c:	b11b      	cbz	r3, 2f56 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    2f4e:	4a08      	ldr	r2, [pc, #32]	; (2f70 <RAMECC_Handler+0x3c>)
    2f50:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2f52:	4798      	blx	r3
    2f54:	e009      	b.n	2f6a <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    2f56:	9b01      	ldr	r3, [sp, #4]
    2f58:	f013 0f01 	tst.w	r3, #1
    2f5c:	d005      	beq.n	2f6a <RAMECC_Handler+0x36>
    2f5e:	4b05      	ldr	r3, [pc, #20]	; (2f74 <RAMECC_Handler+0x40>)
    2f60:	685b      	ldr	r3, [r3, #4]
    2f62:	b113      	cbz	r3, 2f6a <RAMECC_Handler+0x36>
    2f64:	4a02      	ldr	r2, [pc, #8]	; (2f70 <RAMECC_Handler+0x3c>)
    2f66:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    2f68:	4798      	blx	r3
	} else {
		return;
	}
}
    2f6a:	b003      	add	sp, #12
    2f6c:	f85d fb04 	ldr.w	pc, [sp], #4
    2f70:	41020000 	.word	0x41020000
    2f74:	20000bd4 	.word	0x20000bd4

00002f78 <_rtc_interrupt_handler>:
 * \brief RTC interrupt handler
 *
 * \param[in] dev The pointer to calendar device struct
 */
static void _rtc_interrupt_handler(struct calendar_dev *dev)
{
    2f78:	b510      	push	{r4, lr}
    2f7a:	4604      	mov	r4, r0
	/* Read and mask interrupt flag register */
	uint16_t interrupt_status  = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    2f7c:	6802      	ldr	r2, [r0, #0]
	return tmp;
}

static inline hri_rtcmode0_intflag_reg_t hri_rtcmode0_read_INTFLAG_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    2f7e:	8991      	ldrh	r1, [r2, #12]
	return tmp;
}

static inline hri_rtcmode0_intenset_reg_t hri_rtcmode0_read_INTEN_reg(const void *const hw)
{
	return ((Rtc *)hw)->MODE0.INTENSET.reg;
    2f80:	8953      	ldrh	r3, [r2, #10]
    2f82:	b29b      	uxth	r3, r3
	uint16_t interrupt_enabled = hri_rtcmode0_read_INTEN_reg(dev->hw);

	if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_ALARM0) {
    2f84:	400b      	ands	r3, r1
    2f86:	f413 7f80 	tst.w	r3, #256	; 0x100
    2f8a:	d103      	bne.n	2f94 <_rtc_interrupt_handler+0x1c>
		dev->callback(dev);

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
	} else if ((interrupt_status & interrupt_enabled) & RTC_MODE2_INTFLAG_TAMPER) {
    2f8c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
    2f90:	d107      	bne.n	2fa2 <_rtc_interrupt_handler+0x2a>
    2f92:	bd10      	pop	{r4, pc}
		dev->callback(dev);
    2f94:	6843      	ldr	r3, [r0, #4]
    2f96:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    2f98:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    2f9a:	f44f 7280 	mov.w	r2, #256	; 0x100
    2f9e:	819a      	strh	r2, [r3, #12]
    2fa0:	bd10      	pop	{r4, pc}
		dev->callback_tamper(dev);
    2fa2:	6883      	ldr	r3, [r0, #8]
    2fa4:	4798      	blx	r3

		/* Clear interrupt flag */
		hri_rtcmode0_clear_interrupt_TAMPER_bit(dev->hw);
    2fa6:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_TAMPER;
    2fa8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2fac:	819a      	strh	r2, [r3, #12]
	}
}
    2fae:	e7f0      	b.n	2f92 <_rtc_interrupt_handler+0x1a>

00002fb0 <_calendar_init>:
{
    2fb0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    2fb2:	4604      	mov	r4, r0
    2fb4:	2800      	cmp	r0, #0
    2fb6:	d040      	beq.n	303a <_calendar_init+0x8a>
    2fb8:	6803      	ldr	r3, [r0, #0]
    2fba:	2b00      	cmp	r3, #0
    2fbc:	d03b      	beq.n	3036 <_calendar_init+0x86>
    2fbe:	2001      	movs	r0, #1
    2fc0:	222f      	movs	r2, #47	; 0x2f
    2fc2:	491f      	ldr	r1, [pc, #124]	; (3040 <_calendar_init+0x90>)
    2fc4:	4b1f      	ldr	r3, [pc, #124]	; (3044 <_calendar_init+0x94>)
    2fc6:	4798      	blx	r3
	_rtc_dev = dev;
    2fc8:	4b1f      	ldr	r3, [pc, #124]	; (3048 <_calendar_init+0x98>)
    2fca:	601c      	str	r4, [r3, #0]
	if (hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw)) {
    2fcc:	6821      	ldr	r1, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2fce:	690a      	ldr	r2, [r1, #16]
    2fd0:	f248 0303 	movw	r3, #32771	; 0x8003
    2fd4:	421a      	tst	r2, r3
    2fd6:	d1fa      	bne.n	2fce <_calendar_init+0x1e>

static inline bool hri_rtcmode0_get_CTRLA_ENABLE_bit(const void *const hw)
{
	uint16_t tmp;
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_SWRST | RTC_MODE0_SYNCBUSY_ENABLE | RTC_MODE0_SYNCBUSY_COUNTSYNC);
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    2fd8:	880b      	ldrh	r3, [r1, #0]
    2fda:	f013 0f02 	tst.w	r3, #2
    2fde:	d00f      	beq.n	3000 <_calendar_init+0x50>
}

static inline void hri_rtcmode0_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    2fe0:	880b      	ldrh	r3, [r1, #0]
    2fe2:	b29b      	uxth	r3, r3
    2fe4:	f023 0302 	bic.w	r3, r3, #2
    2fe8:	b29b      	uxth	r3, r3
    2fea:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    2fec:	690a      	ldr	r2, [r1, #16]
    2fee:	f248 0303 	movw	r3, #32771	; 0x8003
    2ff2:	421a      	tst	r2, r3
    2ff4:	d1fa      	bne.n	2fec <_calendar_init+0x3c>
		hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_ENABLE);
    2ff6:	6822      	ldr	r2, [r4, #0]
    2ff8:	6913      	ldr	r3, [r2, #16]
    2ffa:	f013 0f02 	tst.w	r3, #2
    2ffe:	d1fb      	bne.n	2ff8 <_calendar_init+0x48>
	hri_rtcmode0_set_CTRLA_SWRST_bit(dev->hw);
    3000:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
    3002:	8813      	ldrh	r3, [r2, #0]
    3004:	b29b      	uxth	r3, r3
    3006:	f043 0301 	orr.w	r3, r3, #1
    300a:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    300c:	6913      	ldr	r3, [r2, #16]
    300e:	f013 0f01 	tst.w	r3, #1
    3012:	d1fb      	bne.n	300c <_calendar_init+0x5c>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    3014:	6823      	ldr	r3, [r4, #0]
    3016:	691a      	ldr	r2, [r3, #16]
    3018:	f012 0f01 	tst.w	r2, #1
    301c:	d1fb      	bne.n	3016 <_calendar_init+0x66>
}

static inline void hri_rtcmode0_write_CTRLA_reg(const void *const hw, hri_rtcmode0_ctrla_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    301e:	f44f 4201 	mov.w	r2, #33024	; 0x8100
    3022:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    3024:	6919      	ldr	r1, [r3, #16]
    3026:	f248 0203 	movw	r2, #32771	; 0x8003
    302a:	4211      	tst	r1, r2
    302c:	d1fa      	bne.n	3024 <_calendar_init+0x74>
	    dev->hw,
    302e:	6823      	ldr	r3, [r4, #0]
}

static inline void hri_rtc_write_TAMPCTRL_reg(const void *const hw, hri_rtc_tampctrl_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.TAMPCTRL.reg = data;
    3030:	2000      	movs	r0, #0
    3032:	6618      	str	r0, [r3, #96]	; 0x60
}
    3034:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    3036:	2000      	movs	r0, #0
    3038:	e7c2      	b.n	2fc0 <_calendar_init+0x10>
    303a:	2000      	movs	r0, #0
    303c:	e7c0      	b.n	2fc0 <_calendar_init+0x10>
    303e:	bf00      	nop
    3040:	00007dc4 	.word	0x00007dc4
    3044:	0000251d 	.word	0x0000251d
    3048:	20000638 	.word	0x20000638

0000304c <_calendar_enable>:
{
    304c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    304e:	4604      	mov	r4, r0
    3050:	b1a8      	cbz	r0, 307e <_calendar_enable+0x32>
    3052:	6803      	ldr	r3, [r0, #0]
    3054:	b18b      	cbz	r3, 307a <_calendar_enable+0x2e>
    3056:	2001      	movs	r0, #1
    3058:	2275      	movs	r2, #117	; 0x75
    305a:	490a      	ldr	r1, [pc, #40]	; (3084 <_calendar_enable+0x38>)
    305c:	4b0a      	ldr	r3, [pc, #40]	; (3088 <_calendar_enable+0x3c>)
    305e:	4798      	blx	r3
	hri_rtcmode0_set_CTRLA_ENABLE_bit(dev->hw);
    3060:	6821      	ldr	r1, [r4, #0]
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    3062:	880b      	ldrh	r3, [r1, #0]
    3064:	b29b      	uxth	r3, r3
    3066:	f043 0302 	orr.w	r3, r3, #2
    306a:	800b      	strh	r3, [r1, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    306c:	690a      	ldr	r2, [r1, #16]
    306e:	f248 0303 	movw	r3, #32771	; 0x8003
    3072:	421a      	tst	r2, r3
    3074:	d1fa      	bne.n	306c <_calendar_enable+0x20>
}
    3076:	2000      	movs	r0, #0
    3078:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    307a:	2000      	movs	r0, #0
    307c:	e7ec      	b.n	3058 <_calendar_enable+0xc>
    307e:	2000      	movs	r0, #0
    3080:	e7ea      	b.n	3058 <_calendar_enable+0xc>
    3082:	bf00      	nop
    3084:	00007dc4 	.word	0x00007dc4
    3088:	0000251d 	.word	0x0000251d

0000308c <_calendar_set_counter>:
{
    308c:	b538      	push	{r3, r4, r5, lr}
    308e:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    3090:	4604      	mov	r4, r0
    3092:	b180      	cbz	r0, 30b6 <_calendar_set_counter+0x2a>
    3094:	6803      	ldr	r3, [r0, #0]
    3096:	b163      	cbz	r3, 30b2 <_calendar_set_counter+0x26>
    3098:	2001      	movs	r0, #1
    309a:	228d      	movs	r2, #141	; 0x8d
    309c:	4907      	ldr	r1, [pc, #28]	; (30bc <_calendar_set_counter+0x30>)
    309e:	4b08      	ldr	r3, [pc, #32]	; (30c0 <_calendar_set_counter+0x34>)
    30a0:	4798      	blx	r3
	hri_rtcmode0_write_COUNT_reg(dev->hw, counter);
    30a2:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    30a4:	6195      	str	r5, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    30a6:	6913      	ldr	r3, [r2, #16]
    30a8:	f013 0f08 	tst.w	r3, #8
    30ac:	d1fb      	bne.n	30a6 <_calendar_set_counter+0x1a>
}
    30ae:	2000      	movs	r0, #0
    30b0:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    30b2:	2000      	movs	r0, #0
    30b4:	e7f1      	b.n	309a <_calendar_set_counter+0xe>
    30b6:	2000      	movs	r0, #0
    30b8:	e7ef      	b.n	309a <_calendar_set_counter+0xe>
    30ba:	bf00      	nop
    30bc:	00007dc4 	.word	0x00007dc4
    30c0:	0000251d 	.word	0x0000251d

000030c4 <_calendar_get_counter>:
{
    30c4:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    30c6:	4604      	mov	r4, r0
    30c8:	b178      	cbz	r0, 30ea <_calendar_get_counter+0x26>
    30ca:	6803      	ldr	r3, [r0, #0]
    30cc:	b15b      	cbz	r3, 30e6 <_calendar_get_counter+0x22>
    30ce:	2001      	movs	r0, #1
    30d0:	2299      	movs	r2, #153	; 0x99
    30d2:	4907      	ldr	r1, [pc, #28]	; (30f0 <_calendar_get_counter+0x2c>)
    30d4:	4b07      	ldr	r3, [pc, #28]	; (30f4 <_calendar_get_counter+0x30>)
    30d6:	4798      	blx	r3
	return hri_rtcmode0_read_COUNT_reg(dev->hw);
    30d8:	6822      	ldr	r2, [r4, #0]
    30da:	6913      	ldr	r3, [r2, #16]
    30dc:	f013 0f08 	tst.w	r3, #8
    30e0:	d1fb      	bne.n	30da <_calendar_get_counter+0x16>
	return ((Rtc *)hw)->MODE0.COUNT.reg;
    30e2:	6990      	ldr	r0, [r2, #24]
}
    30e4:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->hw);
    30e6:	2000      	movs	r0, #0
    30e8:	e7f2      	b.n	30d0 <_calendar_get_counter+0xc>
    30ea:	2000      	movs	r0, #0
    30ec:	e7f0      	b.n	30d0 <_calendar_get_counter+0xc>
    30ee:	bf00      	nop
    30f0:	00007dc4 	.word	0x00007dc4
    30f4:	0000251d 	.word	0x0000251d

000030f8 <_calendar_set_comp>:
{
    30f8:	b538      	push	{r3, r4, r5, lr}
    30fa:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    30fc:	4604      	mov	r4, r0
    30fe:	b180      	cbz	r0, 3122 <_calendar_set_comp+0x2a>
    3100:	6803      	ldr	r3, [r0, #0]
    3102:	b163      	cbz	r3, 311e <_calendar_set_comp+0x26>
    3104:	2001      	movs	r0, #1
    3106:	22a3      	movs	r2, #163	; 0xa3
    3108:	4907      	ldr	r1, [pc, #28]	; (3128 <_calendar_set_comp+0x30>)
    310a:	4b08      	ldr	r3, [pc, #32]	; (312c <_calendar_set_comp+0x34>)
    310c:	4798      	blx	r3
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, comp);
    310e:	6822      	ldr	r2, [r4, #0]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    3110:	6215      	str	r5, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    3112:	6913      	ldr	r3, [r2, #16]
    3114:	f013 0f60 	tst.w	r3, #96	; 0x60
    3118:	d1fb      	bne.n	3112 <_calendar_set_comp+0x1a>
}
    311a:	2000      	movs	r0, #0
    311c:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    311e:	2000      	movs	r0, #0
    3120:	e7f1      	b.n	3106 <_calendar_set_comp+0xe>
    3122:	2000      	movs	r0, #0
    3124:	e7ef      	b.n	3106 <_calendar_set_comp+0xe>
    3126:	bf00      	nop
    3128:	00007dc4 	.word	0x00007dc4
    312c:	0000251d 	.word	0x0000251d

00003130 <_calendar_register_callback>:
{
    3130:	b538      	push	{r3, r4, r5, lr}
    3132:	460d      	mov	r5, r1
	ASSERT(dev && dev->hw);
    3134:	4604      	mov	r4, r0
    3136:	b1b8      	cbz	r0, 3168 <_calendar_register_callback+0x38>
    3138:	6803      	ldr	r3, [r0, #0]
    313a:	b19b      	cbz	r3, 3164 <_calendar_register_callback+0x34>
    313c:	2001      	movs	r0, #1
    313e:	f240 1251 	movw	r2, #337	; 0x151
    3142:	4911      	ldr	r1, [pc, #68]	; (3188 <_calendar_register_callback+0x58>)
    3144:	4b11      	ldr	r3, [pc, #68]	; (318c <_calendar_register_callback+0x5c>)
    3146:	4798      	blx	r3
	if (callback != NULL) {
    3148:	b185      	cbz	r5, 316c <_calendar_register_callback+0x3c>
		dev->callback = callback;
    314a:	6065      	str	r5, [r4, #4]
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    314c:	4b10      	ldr	r3, [pc, #64]	; (3190 <_calendar_register_callback+0x60>)
    314e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3152:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3156:	601a      	str	r2, [r3, #0]
		hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    3158:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    315a:	f44f 7280 	mov.w	r2, #256	; 0x100
    315e:	815a      	strh	r2, [r3, #10]
}
    3160:	2000      	movs	r0, #0
    3162:	bd38      	pop	{r3, r4, r5, pc}
	ASSERT(dev && dev->hw);
    3164:	2000      	movs	r0, #0
    3166:	e7ea      	b.n	313e <_calendar_register_callback+0xe>
    3168:	2000      	movs	r0, #0
    316a:	e7e8      	b.n	313e <_calendar_register_callback+0xe>
		hri_rtcmode0_clear_INTEN_CMP0_bit(dev->hw);
    316c:	6823      	ldr	r3, [r4, #0]
	((Rtc *)hw)->MODE0.INTENCLR.reg = RTC_MODE0_INTENSET_CMP0;
    316e:	f44f 7280 	mov.w	r2, #256	; 0x100
    3172:	811a      	strh	r2, [r3, #8]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3174:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3178:	4b05      	ldr	r3, [pc, #20]	; (3190 <_calendar_register_callback+0x60>)
    317a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    317e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3182:	f3bf 8f6f 	isb	sy
    3186:	e7eb      	b.n	3160 <_calendar_register_callback+0x30>
    3188:	00007dc4 	.word	0x00007dc4
    318c:	0000251d 	.word	0x0000251d
    3190:	e000e100 	.word	0xe000e100

00003194 <_calendar_set_irq>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3194:	f44f 6200 	mov.w	r2, #2048	; 0x800
    3198:	4b01      	ldr	r3, [pc, #4]	; (31a0 <_calendar_set_irq+0xc>)
    319a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    319e:	4770      	bx	lr
    31a0:	e000e100 	.word	0xe000e100

000031a4 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    31a4:	b508      	push	{r3, lr}
	_rtc_interrupt_handler(_rtc_dev);
    31a6:	4b02      	ldr	r3, [pc, #8]	; (31b0 <RTC_Handler+0xc>)
    31a8:	6818      	ldr	r0, [r3, #0]
    31aa:	4b02      	ldr	r3, [pc, #8]	; (31b4 <RTC_Handler+0x10>)
    31ac:	4798      	blx	r3
    31ae:	bd08      	pop	{r3, pc}
    31b0:	20000638 	.word	0x20000638
    31b4:	00002f79 	.word	0x00002f79

000031b8 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    31b8:	b470      	push	{r4, r5, r6}
    31ba:	b087      	sub	sp, #28
    31bc:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    31be:	466c      	mov	r4, sp
    31c0:	4d0c      	ldr	r5, [pc, #48]	; (31f4 <_sercom_get_hardware_index+0x3c>)
    31c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    31c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    31c6:	e895 0003 	ldmia.w	r5, {r0, r1}
    31ca:	e884 0003 	stmia.w	r4, {r0, r1}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    31ce:	2000      	movs	r0, #0
    31d0:	2805      	cmp	r0, #5
    31d2:	d80a      	bhi.n	31ea <_sercom_get_hardware_index+0x32>
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    31d4:	ab06      	add	r3, sp, #24
    31d6:	eb03 0380 	add.w	r3, r3, r0, lsl #2
    31da:	f853 3c18 	ldr.w	r3, [r3, #-24]
    31de:	42b3      	cmp	r3, r6
    31e0:	d001      	beq.n	31e6 <_sercom_get_hardware_index+0x2e>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    31e2:	3001      	adds	r0, #1
    31e4:	e7f4      	b.n	31d0 <_sercom_get_hardware_index+0x18>
			return i;
    31e6:	b2c0      	uxtb	r0, r0
    31e8:	e000      	b.n	31ec <_sercom_get_hardware_index+0x34>
		}
	}
	return 0;
    31ea:	2000      	movs	r0, #0
}
    31ec:	b007      	add	sp, #28
    31ee:	bc70      	pop	{r4, r5, r6}
    31f0:	4770      	bx	lr
    31f2:	bf00      	nop
    31f4:	00007ddc 	.word	0x00007ddc

000031f8 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    31f8:	b510      	push	{r4, lr}
	void *hw = device->hw;
    31fa:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    31fc:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    31fe:	f013 0f01 	tst.w	r3, #1
    3202:	d003      	beq.n	320c <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    3204:	7da3      	ldrb	r3, [r4, #22]
    3206:	f013 0f01 	tst.w	r3, #1
    320a:	d112      	bne.n	3232 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    320c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    320e:	f013 0f02 	tst.w	r3, #2
    3212:	d003      	beq.n	321c <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    3214:	7da3      	ldrb	r3, [r4, #22]
    3216:	f013 0f02 	tst.w	r3, #2
    321a:	d10f      	bne.n	323c <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    321c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    321e:	f013 0f04 	tst.w	r3, #4
    3222:	d015      	beq.n	3250 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    3224:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    3226:	f003 0337 	and.w	r3, r3, #55	; 0x37
    322a:	b163      	cbz	r3, 3246 <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    322c:	23ff      	movs	r3, #255	; 0xff
    322e:	8363      	strh	r3, [r4, #26]
    3230:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    3232:	2301      	movs	r3, #1
    3234:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    3236:	6803      	ldr	r3, [r0, #0]
    3238:	4798      	blx	r3
    323a:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    323c:	2302      	movs	r3, #2
    323e:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    3240:	6883      	ldr	r3, [r0, #8]
    3242:	4798      	blx	r3
    3244:	bd10      	pop	{r4, pc}
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    3246:	6843      	ldr	r3, [r0, #4]
	return ((Sercom *)hw)->USART.DATA.reg;
    3248:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    324a:	b2c9      	uxtb	r1, r1
    324c:	4798      	blx	r3
    324e:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    3250:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    3252:	09db      	lsrs	r3, r3, #7
    3254:	d100      	bne.n	3258 <_sercom_usart_interrupt_handler+0x60>
    3256:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    3258:	2380      	movs	r3, #128	; 0x80
    325a:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    325c:	68c3      	ldr	r3, [r0, #12]
    325e:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    3260:	8b63      	ldrh	r3, [r4, #26]
    3262:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    3264:	8363      	strh	r3, [r4, #26]
    3266:	e7f6      	b.n	3256 <_sercom_usart_interrupt_handler+0x5e>

00003268 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    3268:	4b06      	ldr	r3, [pc, #24]	; (3284 <_sercom_init_irq_param+0x1c>)
    326a:	4298      	cmp	r0, r3
    326c:	d003      	beq.n	3276 <_sercom_init_irq_param+0xe>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM2) {
    326e:	4b06      	ldr	r3, [pc, #24]	; (3288 <_sercom_init_irq_param+0x20>)
    3270:	4298      	cmp	r0, r3
    3272:	d003      	beq.n	327c <_sercom_init_irq_param+0x14>
    3274:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    3276:	4b05      	ldr	r3, [pc, #20]	; (328c <_sercom_init_irq_param+0x24>)
    3278:	6019      	str	r1, [r3, #0]
    327a:	e7f8      	b.n	326e <_sercom_init_irq_param+0x6>
		_sercom2_dev = (struct _usart_async_device *)dev;
    327c:	4b03      	ldr	r3, [pc, #12]	; (328c <_sercom_init_irq_param+0x24>)
    327e:	6059      	str	r1, [r3, #4]
	}
}
    3280:	e7f8      	b.n	3274 <_sercom_init_irq_param+0xc>
    3282:	bf00      	nop
    3284:	40003000 	.word	0x40003000
    3288:	41012000 	.word	0x41012000
    328c:	2000063c 	.word	0x2000063c

00003290 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    3290:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    3292:	4b04      	ldr	r3, [pc, #16]	; (32a4 <_sercom_get_irq_num+0x14>)
    3294:	4798      	blx	r3
    3296:	0080      	lsls	r0, r0, #2
    3298:	b2c0      	uxtb	r0, r0
    329a:	302e      	adds	r0, #46	; 0x2e
}
    329c:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    32a0:	bd08      	pop	{r3, pc}
    32a2:	bf00      	nop
    32a4:	000031b9 	.word	0x000031b9

000032a8 <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    32a8:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    32aa:	f013 0f01 	tst.w	r3, #1
    32ae:	d109      	bne.n	32c4 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    32b0:	6803      	ldr	r3, [r0, #0]
    32b2:	f043 0302 	orr.w	r3, r3, #2
    32b6:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    32b8:	69c3      	ldr	r3, [r0, #28]
    32ba:	f013 0f03 	tst.w	r3, #3
    32be:	d1fb      	bne.n	32b8 <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    32c0:	2000      	movs	r0, #0
    32c2:	4770      	bx	lr
		return ERR_BUSY;
    32c4:	f06f 0003 	mvn.w	r0, #3
}
    32c8:	4770      	bx	lr
	...

000032cc <_get_sercom_index>:
{
    32cc:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    32ce:	4b0c      	ldr	r3, [pc, #48]	; (3300 <_get_sercom_index+0x34>)
    32d0:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    32d2:	2300      	movs	r3, #0
    32d4:	2b01      	cmp	r3, #1
    32d6:	d80a      	bhi.n	32ee <_get_sercom_index+0x22>
		if (_usarts[i].number == sercom_offset) {
    32d8:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    32dc:	00d1      	lsls	r1, r2, #3
    32de:	4a09      	ldr	r2, [pc, #36]	; (3304 <_get_sercom_index+0x38>)
    32e0:	440a      	add	r2, r1
    32e2:	7e12      	ldrb	r2, [r2, #24]
    32e4:	4290      	cmp	r0, r2
    32e6:	d009      	beq.n	32fc <_get_sercom_index+0x30>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    32e8:	3301      	adds	r3, #1
    32ea:	b2db      	uxtb	r3, r3
    32ec:	e7f2      	b.n	32d4 <_get_sercom_index+0x8>
	ASSERT(false);
    32ee:	f240 226d 	movw	r2, #621	; 0x26d
    32f2:	4905      	ldr	r1, [pc, #20]	; (3308 <_get_sercom_index+0x3c>)
    32f4:	2000      	movs	r0, #0
    32f6:	4b05      	ldr	r3, [pc, #20]	; (330c <_get_sercom_index+0x40>)
    32f8:	4798      	blx	r3
	return 0;
    32fa:	2300      	movs	r3, #0
}
    32fc:	4618      	mov	r0, r3
    32fe:	bd08      	pop	{r3, pc}
    3300:	000031b9 	.word	0x000031b9
    3304:	00007ddc 	.word	0x00007ddc
    3308:	00007e60 	.word	0x00007e60
    330c:	0000251d 	.word	0x0000251d

00003310 <_usart_init>:
{
    3310:	b538      	push	{r3, r4, r5, lr}
    3312:	4604      	mov	r4, r0
	uint8_t i = _get_sercom_index(hw);
    3314:	4b3c      	ldr	r3, [pc, #240]	; (3408 <_usart_init+0xf8>)
    3316:	4798      	blx	r3
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    3318:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    331a:	f013 0f01 	tst.w	r3, #1
    331e:	d122      	bne.n	3366 <_usart_init+0x56>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    3320:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3324:	00da      	lsls	r2, r3, #3
    3326:	4b39      	ldr	r3, [pc, #228]	; (340c <_usart_init+0xfc>)
    3328:	4413      	add	r3, r2
    332a:	69da      	ldr	r2, [r3, #28]
    332c:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3330:	69e3      	ldr	r3, [r4, #28]
    3332:	f013 0f03 	tst.w	r3, #3
    3336:	d1fb      	bne.n	3330 <_usart_init+0x20>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    3338:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    333a:	f013 0f02 	tst.w	r3, #2
    333e:	d00b      	beq.n	3358 <_usart_init+0x48>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    3340:	6823      	ldr	r3, [r4, #0]
    3342:	f023 0302 	bic.w	r3, r3, #2
    3346:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3348:	69e3      	ldr	r3, [r4, #28]
    334a:	f013 0f03 	tst.w	r3, #3
    334e:	d1fb      	bne.n	3348 <_usart_init+0x38>
    3350:	69e3      	ldr	r3, [r4, #28]
    3352:	f013 0f02 	tst.w	r3, #2
    3356:	d1fb      	bne.n	3350 <_usart_init+0x40>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    3358:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    335c:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    335e:	69e3      	ldr	r3, [r4, #28]
    3360:	f013 0f03 	tst.w	r3, #3
    3364:	d1fb      	bne.n	335e <_usart_init+0x4e>
    3366:	69e3      	ldr	r3, [r4, #28]
    3368:	f013 0f01 	tst.w	r3, #1
    336c:	d1fb      	bne.n	3366 <_usart_init+0x56>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    336e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3372:	00da      	lsls	r2, r3, #3
    3374:	4b25      	ldr	r3, [pc, #148]	; (340c <_usart_init+0xfc>)
    3376:	4413      	add	r3, r2
    3378:	69db      	ldr	r3, [r3, #28]
	((Sercom *)hw)->USART.CTRLA.reg = data;
    337a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    337c:	69e3      	ldr	r3, [r4, #28]
    337e:	f013 0f03 	tst.w	r3, #3
    3382:	d1fb      	bne.n	337c <_usart_init+0x6c>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    3384:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3388:	00da      	lsls	r2, r3, #3
    338a:	4b20      	ldr	r3, [pc, #128]	; (340c <_usart_init+0xfc>)
    338c:	4413      	add	r3, r2
    338e:	6a1b      	ldr	r3, [r3, #32]
	((Sercom *)hw)->USART.CTRLB.reg = data;
    3390:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3392:	69e3      	ldr	r3, [r4, #28]
    3394:	f013 0f1f 	tst.w	r3, #31
    3398:	d1fb      	bne.n	3392 <_usart_init+0x82>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    339a:	0042      	lsls	r2, r0, #1
    339c:	4402      	add	r2, r0
    339e:	00d1      	lsls	r1, r2, #3
    33a0:	4b1a      	ldr	r3, [pc, #104]	; (340c <_usart_init+0xfc>)
    33a2:	440b      	add	r3, r1
    33a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLC.reg = data;
    33a6:	60a2      	str	r2, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    33a8:	69db      	ldr	r3, [r3, #28]
    33aa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    33ae:	d10a      	bne.n	33c6 <_usart_init+0xb6>
    33b0:	f413 4fc0 	tst.w	r3, #24576	; 0x6000
    33b4:	d107      	bne.n	33c6 <_usart_init+0xb6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    33b6:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    33ba:	00da      	lsls	r2, r3, #3
    33bc:	4b13      	ldr	r3, [pc, #76]	; (340c <_usart_init+0xfc>)
    33be:	4413      	add	r3, r2
    33c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.BAUD.reg = data;
    33c2:	81a3      	strh	r3, [r4, #12]
    33c4:	e00f      	b.n	33e6 <_usart_init+0xd6>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    33c6:	0042      	lsls	r2, r0, #1
    33c8:	4402      	add	r2, r0
    33ca:	00d1      	lsls	r1, r2, #3
    33cc:	4b0f      	ldr	r3, [pc, #60]	; (340c <_usart_init+0xfc>)
    33ce:	440b      	add	r3, r1
    33d0:	8d19      	ldrh	r1, [r3, #40]	; 0x28
    33d2:	89a2      	ldrh	r2, [r4, #12]
    33d4:	f361 020c 	bfi	r2, r1, #0, #13
    33d8:	81a2      	strh	r2, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    33da:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
    33de:	89a3      	ldrh	r3, [r4, #12]
    33e0:	f362 334f 	bfi	r3, r2, #13, #3
    33e4:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    33e6:	4a09      	ldr	r2, [pc, #36]	; (340c <_usart_init+0xfc>)
    33e8:	0043      	lsls	r3, r0, #1
    33ea:	181d      	adds	r5, r3, r0
    33ec:	00e9      	lsls	r1, r5, #3
    33ee:	460d      	mov	r5, r1
    33f0:	4411      	add	r1, r2
    33f2:	f891 102b 	ldrb.w	r1, [r1, #43]	; 0x2b
	((Sercom *)hw)->USART.RXPL.reg = data;
    33f6:	73a1      	strb	r1, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    33f8:	442a      	add	r2, r5
    33fa:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    33fe:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    3402:	2000      	movs	r0, #0
    3404:	bd38      	pop	{r3, r4, r5, pc}
    3406:	bf00      	nop
    3408:	000032cd 	.word	0x000032cd
    340c:	00007ddc 	.word	0x00007ddc

00003410 <_get_i2cm_index>:
{
    3410:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    3412:	4b0d      	ldr	r3, [pc, #52]	; (3448 <_get_i2cm_index+0x38>)
    3414:	4798      	blx	r3
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    3416:	2300      	movs	r3, #0
    3418:	b143      	cbz	r3, 342c <_get_i2cm_index+0x1c>
	ASSERT(false);
    341a:	f44f 7275 	mov.w	r2, #980	; 0x3d4
    341e:	490b      	ldr	r1, [pc, #44]	; (344c <_get_i2cm_index+0x3c>)
    3420:	2000      	movs	r0, #0
    3422:	4b0b      	ldr	r3, [pc, #44]	; (3450 <_get_i2cm_index+0x40>)
    3424:	4798      	blx	r3
	return -1;
    3426:	f04f 30ff 	mov.w	r0, #4294967295
}
    342a:	bd08      	pop	{r3, pc}
		if (_i2cms[i].number == sercom_offset) {
    342c:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    3430:	00d1      	lsls	r1, r2, #3
    3432:	4a08      	ldr	r2, [pc, #32]	; (3454 <_get_i2cm_index+0x44>)
    3434:	440a      	add	r2, r1
    3436:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    343a:	4290      	cmp	r0, r2
    343c:	d002      	beq.n	3444 <_get_i2cm_index+0x34>
	for (i = 0; i < ARRAY_SIZE(_i2cms); i++) {
    343e:	3301      	adds	r3, #1
    3440:	b2db      	uxtb	r3, r3
    3442:	e7e9      	b.n	3418 <_get_i2cm_index+0x8>
			return i;
    3444:	b258      	sxtb	r0, r3
    3446:	bd08      	pop	{r3, pc}
    3448:	000031b9 	.word	0x000031b9
    344c:	00007e60 	.word	0x00007e60
    3450:	0000251d 	.word	0x0000251d
    3454:	00007ddc 	.word	0x00007ddc

00003458 <_i2c_m_sync_init_impl>:
{
    3458:	b538      	push	{r3, r4, r5, lr}
    345a:	4605      	mov	r5, r0
    345c:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    345e:	4608      	mov	r0, r1
    3460:	4b33      	ldr	r3, [pc, #204]	; (3530 <_i2c_m_sync_init_impl+0xd8>)
    3462:	4798      	blx	r3
    3464:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    3466:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    3468:	f013 0f01 	tst.w	r3, #1
    346c:	d122      	bne.n	34b4 <_i2c_m_sync_init_impl+0x5c>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    346e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    3472:	00da      	lsls	r2, r3, #3
    3474:	4b2f      	ldr	r3, [pc, #188]	; (3534 <_i2c_m_sync_init_impl+0xdc>)
    3476:	4413      	add	r3, r2
    3478:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    347a:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    347e:	69e3      	ldr	r3, [r4, #28]
    3480:	f013 0f03 	tst.w	r3, #3
    3484:	d1fb      	bne.n	347e <_i2c_m_sync_init_impl+0x26>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    3486:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    3488:	f013 0f02 	tst.w	r3, #2
    348c:	d00b      	beq.n	34a6 <_i2c_m_sync_init_impl+0x4e>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    348e:	6823      	ldr	r3, [r4, #0]
    3490:	f023 0302 	bic.w	r3, r3, #2
    3494:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3496:	69e3      	ldr	r3, [r4, #28]
    3498:	f013 0f03 	tst.w	r3, #3
    349c:	d1fb      	bne.n	3496 <_i2c_m_sync_init_impl+0x3e>
    349e:	69e3      	ldr	r3, [r4, #28]
    34a0:	f013 0f02 	tst.w	r3, #2
    34a4:	d1fb      	bne.n	349e <_i2c_m_sync_init_impl+0x46>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    34a6:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    34aa:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34ac:	69e3      	ldr	r3, [r4, #28]
    34ae:	f013 0f03 	tst.w	r3, #3
    34b2:	d1fb      	bne.n	34ac <_i2c_m_sync_init_impl+0x54>
    34b4:	69e3      	ldr	r3, [r4, #28]
    34b6:	f013 0f01 	tst.w	r3, #1
    34ba:	d1fb      	bne.n	34b4 <_i2c_m_sync_init_impl+0x5c>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    34bc:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    34c0:	00da      	lsls	r2, r3, #3
    34c2:	4b1c      	ldr	r3, [pc, #112]	; (3534 <_i2c_m_sync_init_impl+0xdc>)
    34c4:	4413      	add	r3, r2
    34c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    34c8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34ca:	69e3      	ldr	r3, [r4, #28]
    34cc:	f013 0f03 	tst.w	r3, #3
    34d0:	d1fb      	bne.n	34ca <_i2c_m_sync_init_impl+0x72>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    34d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    34d6:	00da      	lsls	r2, r3, #3
    34d8:	4b16      	ldr	r3, [pc, #88]	; (3534 <_i2c_m_sync_init_impl+0xdc>)
    34da:	4413      	add	r3, r2
    34dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    34de:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    34e0:	69e3      	ldr	r3, [r4, #28]
    34e2:	f013 0f04 	tst.w	r3, #4
    34e6:	d1fb      	bne.n	34e0 <_i2c_m_sync_init_impl+0x88>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    34e8:	0042      	lsls	r2, r0, #1
    34ea:	4402      	add	r2, r0
    34ec:	00d1      	lsls	r1, r2, #3
    34ee:	4b11      	ldr	r3, [pc, #68]	; (3534 <_i2c_m_sync_init_impl+0xdc>)
    34f0:	440b      	add	r3, r1
    34f2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    34f4:	60e2      	str	r2, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    34f6:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
    34fa:	f003 0303 	and.w	r3, r3, #3
    34fe:	81ab      	strh	r3, [r5, #12]
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    3500:	2b01      	cmp	r3, #1
    3502:	bf94      	ite	ls
    3504:	2300      	movls	r3, #0
    3506:	2301      	movhi	r3, #1
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    3508:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    350a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    350e:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    3512:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3514:	69e3      	ldr	r3, [r4, #28]
    3516:	f013 0f04 	tst.w	r3, #4
    351a:	d1fb      	bne.n	3514 <_i2c_m_sync_init_impl+0xbc>
	service->trise = _i2cms[i].trise;
    351c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    3520:	00c2      	lsls	r2, r0, #3
    3522:	4b04      	ldr	r3, [pc, #16]	; (3534 <_i2c_m_sync_init_impl+0xdc>)
    3524:	4413      	add	r3, r2
    3526:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
    352a:	81eb      	strh	r3, [r5, #14]
}
    352c:	2000      	movs	r0, #0
    352e:	bd38      	pop	{r3, r4, r5, pc}
    3530:	00003411 	.word	0x00003411
    3534:	00007ddc 	.word	0x00007ddc

00003538 <_sercom_i2c_sync_send_address>:
{
    3538:	b570      	push	{r4, r5, r6, lr}
    353a:	4605      	mov	r5, r0
	void *             hw    = i2c_dev->hw;
    353c:	6904      	ldr	r4, [r0, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    353e:	6826      	ldr	r6, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    3540:	f3c6 66c0 	ubfx	r6, r6, #27, #1
	ASSERT(i2c_dev);
    3544:	f240 52d3 	movw	r2, #1491	; 0x5d3
    3548:	4999      	ldr	r1, [pc, #612]	; (37b0 <_sercom_i2c_sync_send_address+0x278>)
    354a:	3000      	adds	r0, #0
    354c:	bf18      	it	ne
    354e:	2001      	movne	r0, #1
    3550:	4b98      	ldr	r3, [pc, #608]	; (37b4 <_sercom_i2c_sync_send_address+0x27c>)
    3552:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    3554:	686b      	ldr	r3, [r5, #4]
    3556:	2b01      	cmp	r3, #1
    3558:	d057      	beq.n	360a <_sercom_i2c_sync_send_address+0xd2>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    355a:	6863      	ldr	r3, [r4, #4]
    355c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    3560:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3562:	69e3      	ldr	r3, [r4, #28]
    3564:	f013 0f04 	tst.w	r3, #4
    3568:	d1fb      	bne.n	3562 <_sercom_i2c_sync_send_address+0x2a>
	if (msg->addr & I2C_M_TEN) {
    356a:	882b      	ldrh	r3, [r5, #0]
    356c:	f413 6f80 	tst.w	r3, #1024	; 0x400
    3570:	d056      	beq.n	3620 <_sercom_i2c_sync_send_address+0xe8>
		if (msg->flags & I2C_M_RD) {
    3572:	886a      	ldrh	r2, [r5, #2]
    3574:	f012 0f01 	tst.w	r2, #1
    3578:	d004      	beq.n	3584 <_sercom_i2c_sync_send_address+0x4c>
			msg->flags |= I2C_M_TEN;
    357a:	886a      	ldrh	r2, [r5, #2]
    357c:	b292      	uxth	r2, r2
    357e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    3582:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    3584:	f240 72fe 	movw	r2, #2046	; 0x7fe
    3588:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    358c:	69e3      	ldr	r3, [r4, #28]
    358e:	f013 0f04 	tst.w	r3, #4
    3592:	d1fb      	bne.n	358c <_sercom_i2c_sync_send_address+0x54>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    3594:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3596:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    359a:	4313      	orrs	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
    359c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    35a0:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    35a2:	69e3      	ldr	r3, [r4, #28]
    35a4:	f013 0f04 	tst.w	r3, #4
    35a8:	d1fb      	bne.n	35a2 <_sercom_i2c_sync_send_address+0x6a>
	void *   hw      = i2c_dev->hw;
    35aa:	692e      	ldr	r6, [r5, #16]
	uint32_t timeout = 65535;
    35ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    35b0:	7e33      	ldrb	r3, [r6, #24]
    35b2:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    35b4:	4618      	mov	r0, r3
		if (timeout-- == 0) {
    35b6:	1e51      	subs	r1, r2, #1
    35b8:	b11a      	cbz	r2, 35c2 <_sercom_i2c_sync_send_address+0x8a>
    35ba:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    35bc:	f013 0f03 	tst.w	r3, #3
    35c0:	d0f6      	beq.n	35b0 <_sercom_i2c_sync_send_address+0x78>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    35c2:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    35c4:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    35c8:	69e3      	ldr	r3, [r4, #28]
    35ca:	f013 0f04 	tst.w	r3, #4
    35ce:	d1fb      	bne.n	35c8 <_sercom_i2c_sync_send_address+0x90>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    35d0:	8b63      	ldrh	r3, [r4, #26]
    35d2:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    35d4:	f010 0f01 	tst.w	r0, #1
    35d8:	f000 809c 	beq.w	3714 <_sercom_i2c_sync_send_address+0x1dc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    35dc:	f013 0f02 	tst.w	r3, #2
    35e0:	d032      	beq.n	3648 <_sercom_i2c_sync_send_address+0x110>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    35e2:	2201      	movs	r2, #1
    35e4:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    35e6:	886a      	ldrh	r2, [r5, #2]
    35e8:	b292      	uxth	r2, r2
    35ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    35ee:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    35f0:	886a      	ldrh	r2, [r5, #2]
    35f2:	b292      	uxth	r2, r2
    35f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    35f8:	b292      	uxth	r2, r2
    35fa:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    35fc:	f013 0f01 	tst.w	r3, #1
    3600:	f000 80d1 	beq.w	37a6 <_sercom_i2c_sync_send_address+0x26e>
				return I2C_ERR_BUS;
    3604:	f06f 0004 	mvn.w	r0, #4
    3608:	bd70      	pop	{r4, r5, r6, pc}
	if (msg->len == 1 && sclsm) {
    360a:	2e00      	cmp	r6, #0
    360c:	d0a5      	beq.n	355a <_sercom_i2c_sync_send_address+0x22>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    360e:	6863      	ldr	r3, [r4, #4]
    3610:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3614:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3616:	69e3      	ldr	r3, [r4, #28]
    3618:	f013 0f04 	tst.w	r3, #4
    361c:	d1fb      	bne.n	3616 <_sercom_i2c_sync_send_address+0xde>
    361e:	e7a4      	b.n	356a <_sercom_i2c_sync_send_address+0x32>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    3620:	005b      	lsls	r3, r3, #1
    3622:	b2db      	uxtb	r3, r3
    3624:	886a      	ldrh	r2, [r5, #2]
    3626:	f002 0201 	and.w	r2, r2, #1
    362a:	431a      	orrs	r2, r3
    362c:	69e3      	ldr	r3, [r4, #28]
    362e:	f013 0f04 	tst.w	r3, #4
    3632:	d1fb      	bne.n	362c <_sercom_i2c_sync_send_address+0xf4>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    3634:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    3636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    363a:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    363c:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    363e:	69e3      	ldr	r3, [r4, #28]
    3640:	f013 0f04 	tst.w	r3, #4
    3644:	d1fb      	bne.n	363e <_sercom_i2c_sync_send_address+0x106>
    3646:	e7b0      	b.n	35aa <_sercom_i2c_sync_send_address+0x72>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    3648:	f013 0f04 	tst.w	r3, #4
    364c:	d11f      	bne.n	368e <_sercom_i2c_sync_send_address+0x156>
			if (msg->flags & I2C_M_TEN) {
    364e:	886b      	ldrh	r3, [r5, #2]
    3650:	f413 6f80 	tst.w	r3, #1024	; 0x400
    3654:	d039      	beq.n	36ca <_sercom_i2c_sync_send_address+0x192>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    3656:	882b      	ldrh	r3, [r5, #0]
    3658:	121b      	asrs	r3, r3, #8
    365a:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    365c:	f003 0206 	and.w	r2, r3, #6
    3660:	69e3      	ldr	r3, [r4, #28]
    3662:	f013 0f04 	tst.w	r3, #4
    3666:	d1fb      	bne.n	3660 <_sercom_i2c_sync_send_address+0x128>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    3668:	6a63      	ldr	r3, [r4, #36]	; 0x24
    366a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    366e:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    3670:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    3674:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3676:	69e3      	ldr	r3, [r4, #28]
    3678:	f013 0f04 	tst.w	r3, #4
    367c:	d1fb      	bne.n	3676 <_sercom_i2c_sync_send_address+0x13e>
				msg->flags &= ~I2C_M_TEN;
    367e:	886b      	ldrh	r3, [r5, #2]
    3680:	b29b      	uxth	r3, r3
    3682:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3686:	b29b      	uxth	r3, r3
    3688:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    368a:	2000      	movs	r0, #0
    368c:	bd70      	pop	{r4, r5, r6, pc}
				if (msg->len > 0) {
    368e:	686b      	ldr	r3, [r5, #4]
    3690:	2b00      	cmp	r3, #0
    3692:	dd04      	ble.n	369e <_sercom_i2c_sync_send_address+0x166>
					msg->flags |= I2C_M_FAIL;
    3694:	886b      	ldrh	r3, [r5, #2]
    3696:	b29b      	uxth	r3, r3
    3698:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    369c:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    369e:	886b      	ldrh	r3, [r5, #2]
    36a0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    36a4:	d108      	bne.n	36b8 <_sercom_i2c_sync_send_address+0x180>
				msg->flags &= ~I2C_M_BUSY;
    36a6:	886b      	ldrh	r3, [r5, #2]
    36a8:	b29b      	uxth	r3, r3
    36aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    36ae:	b29b      	uxth	r3, r3
    36b0:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    36b2:	f06f 0001 	mvn.w	r0, #1
    36b6:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    36b8:	6863      	ldr	r3, [r4, #4]
    36ba:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    36be:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    36c0:	69e3      	ldr	r3, [r4, #28]
    36c2:	f013 0f04 	tst.w	r3, #4
    36c6:	d1fb      	bne.n	36c0 <_sercom_i2c_sync_send_address+0x188>
    36c8:	e7ed      	b.n	36a6 <_sercom_i2c_sync_send_address+0x16e>
			if (msg->len == 0) {
    36ca:	6868      	ldr	r0, [r5, #4]
    36cc:	b998      	cbnz	r0, 36f6 <_sercom_i2c_sync_send_address+0x1be>
				if (msg->flags & I2C_M_STOP) {
    36ce:	886b      	ldrh	r3, [r5, #2]
    36d0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    36d4:	d106      	bne.n	36e4 <_sercom_i2c_sync_send_address+0x1ac>
				msg->flags &= ~I2C_M_BUSY;
    36d6:	886b      	ldrh	r3, [r5, #2]
    36d8:	b29b      	uxth	r3, r3
    36da:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    36de:	b29b      	uxth	r3, r3
    36e0:	806b      	strh	r3, [r5, #2]
    36e2:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    36e4:	6863      	ldr	r3, [r4, #4]
    36e6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    36ea:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    36ec:	69e3      	ldr	r3, [r4, #28]
    36ee:	f013 0f04 	tst.w	r3, #4
    36f2:	d1fb      	bne.n	36ec <_sercom_i2c_sync_send_address+0x1b4>
    36f4:	e7ef      	b.n	36d6 <_sercom_i2c_sync_send_address+0x19e>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    36f6:	68ab      	ldr	r3, [r5, #8]
    36f8:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    36fa:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    36fc:	69e3      	ldr	r3, [r4, #28]
    36fe:	f013 0f04 	tst.w	r3, #4
    3702:	d1fb      	bne.n	36fc <_sercom_i2c_sync_send_address+0x1c4>
				msg->buffer++;
    3704:	68ab      	ldr	r3, [r5, #8]
    3706:	3301      	adds	r3, #1
    3708:	60ab      	str	r3, [r5, #8]
				msg->len--;
    370a:	686b      	ldr	r3, [r5, #4]
    370c:	3b01      	subs	r3, #1
    370e:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    3710:	2000      	movs	r0, #0
    3712:	bd70      	pop	{r4, r5, r6, pc}
	} else if (flags & SB_FLAG) {
    3714:	f010 0f02 	tst.w	r0, #2
    3718:	d048      	beq.n	37ac <_sercom_i2c_sync_send_address+0x274>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    371a:	6869      	ldr	r1, [r5, #4]
    371c:	2900      	cmp	r1, #0
    371e:	d03d      	beq.n	379c <_sercom_i2c_sync_send_address+0x264>
    3720:	f013 0f04 	tst.w	r3, #4
    3724:	d13a      	bne.n	379c <_sercom_i2c_sync_send_address+0x264>
			msg->len--;
    3726:	3901      	subs	r1, #1
    3728:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    372a:	b901      	cbnz	r1, 372e <_sercom_i2c_sync_send_address+0x1f6>
    372c:	b1e2      	cbz	r2, 3768 <_sercom_i2c_sync_send_address+0x230>
    372e:	2901      	cmp	r1, #1
    3730:	d018      	beq.n	3764 <_sercom_i2c_sync_send_address+0x22c>
			if (msg->len == 0) {
    3732:	686b      	ldr	r3, [r5, #4]
    3734:	b94b      	cbnz	r3, 374a <_sercom_i2c_sync_send_address+0x212>
				if (msg->flags & I2C_M_STOP) {
    3736:	886b      	ldrh	r3, [r5, #2]
    3738:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    373c:	d11d      	bne.n	377a <_sercom_i2c_sync_send_address+0x242>
				msg->flags &= ~I2C_M_BUSY;
    373e:	886b      	ldrh	r3, [r5, #2]
    3740:	b29b      	uxth	r3, r3
    3742:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3746:	b29b      	uxth	r3, r3
    3748:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    374a:	68aa      	ldr	r2, [r5, #8]
    374c:	1c53      	adds	r3, r2, #1
    374e:	60ab      	str	r3, [r5, #8]
    3750:	69e3      	ldr	r3, [r4, #28]
    3752:	f013 0f04 	tst.w	r3, #4
    3756:	d1fb      	bne.n	3750 <_sercom_i2c_sync_send_address+0x218>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    3758:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    375a:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    375c:	2302      	movs	r3, #2
    375e:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    3760:	2000      	movs	r0, #0
    3762:	bd70      	pop	{r4, r5, r6, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3764:	2a00      	cmp	r2, #0
    3766:	d0e4      	beq.n	3732 <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3768:	6863      	ldr	r3, [r4, #4]
    376a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    376e:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3770:	69e3      	ldr	r3, [r4, #28]
    3772:	f013 0f04 	tst.w	r3, #4
    3776:	d1fb      	bne.n	3770 <_sercom_i2c_sync_send_address+0x238>
    3778:	e7db      	b.n	3732 <_sercom_i2c_sync_send_address+0x1fa>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    377a:	6863      	ldr	r3, [r4, #4]
    377c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3780:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3782:	69e3      	ldr	r3, [r4, #28]
    3784:	f013 0f04 	tst.w	r3, #4
    3788:	d1fb      	bne.n	3782 <_sercom_i2c_sync_send_address+0x24a>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    378a:	6863      	ldr	r3, [r4, #4]
    378c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3790:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3792:	69e3      	ldr	r3, [r4, #28]
    3794:	f013 0f04 	tst.w	r3, #4
    3798:	d1fb      	bne.n	3792 <_sercom_i2c_sync_send_address+0x25a>
    379a:	e7d0      	b.n	373e <_sercom_i2c_sync_send_address+0x206>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    379c:	2302      	movs	r3, #2
    379e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    37a0:	f06f 0001 	mvn.w	r0, #1
    37a4:	bd70      	pop	{r4, r5, r6, pc}
			return I2C_ERR_BAD_ADDRESS;
    37a6:	f06f 0003 	mvn.w	r0, #3
    37aa:	bd70      	pop	{r4, r5, r6, pc}
	return I2C_OK;
    37ac:	2000      	movs	r0, #0
}
    37ae:	bd70      	pop	{r4, r5, r6, pc}
    37b0:	00007e60 	.word	0x00007e60
    37b4:	0000251d 	.word	0x0000251d

000037b8 <_usart_async_init>:
{
    37b8:	b570      	push	{r4, r5, r6, lr}
    37ba:	460c      	mov	r4, r1
	ASSERT(device);
    37bc:	4606      	mov	r6, r0
    37be:	22cd      	movs	r2, #205	; 0xcd
    37c0:	4918      	ldr	r1, [pc, #96]	; (3824 <_usart_async_init+0x6c>)
    37c2:	3000      	adds	r0, #0
    37c4:	bf18      	it	ne
    37c6:	2001      	movne	r0, #1
    37c8:	4b17      	ldr	r3, [pc, #92]	; (3828 <_usart_async_init+0x70>)
    37ca:	4798      	blx	r3
	init_status = _usart_init(hw);
    37cc:	4620      	mov	r0, r4
    37ce:	4b17      	ldr	r3, [pc, #92]	; (382c <_usart_async_init+0x74>)
    37d0:	4798      	blx	r3
	if (init_status) {
    37d2:	4605      	mov	r5, r0
    37d4:	b108      	cbz	r0, 37da <_usart_async_init+0x22>
}
    37d6:	4628      	mov	r0, r5
    37d8:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    37da:	61b4      	str	r4, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    37dc:	4631      	mov	r1, r6
    37de:	4620      	mov	r0, r4
    37e0:	4b13      	ldr	r3, [pc, #76]	; (3830 <_usart_async_init+0x78>)
    37e2:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    37e4:	4620      	mov	r0, r4
    37e6:	4b13      	ldr	r3, [pc, #76]	; (3834 <_usart_async_init+0x7c>)
    37e8:	4798      	blx	r3
	for (uint32_t i = 0; i < 4; i++) {
    37ea:	2400      	movs	r4, #0
    37ec:	e016      	b.n	381c <_usart_async_init+0x64>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    37ee:	0941      	lsrs	r1, r0, #5
    37f0:	f000 021f 	and.w	r2, r0, #31
    37f4:	2301      	movs	r3, #1
    37f6:	4093      	lsls	r3, r2
    37f8:	4a0f      	ldr	r2, [pc, #60]	; (3838 <_usart_async_init+0x80>)
    37fa:	f101 0620 	add.w	r6, r1, #32
    37fe:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    3802:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    3806:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    380a:	f101 0660 	add.w	r6, r1, #96	; 0x60
    380e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3812:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		irq++;
    3816:	3001      	adds	r0, #1
    3818:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    381a:	3401      	adds	r4, #1
    381c:	2c03      	cmp	r4, #3
    381e:	d9e6      	bls.n	37ee <_usart_async_init+0x36>
    3820:	e7d9      	b.n	37d6 <_usart_async_init+0x1e>
    3822:	bf00      	nop
    3824:	00007e60 	.word	0x00007e60
    3828:	0000251d 	.word	0x0000251d
    382c:	00003311 	.word	0x00003311
    3830:	00003269 	.word	0x00003269
    3834:	00003291 	.word	0x00003291
    3838:	e000e100 	.word	0xe000e100

0000383c <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    383c:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    383e:	6813      	ldr	r3, [r2, #0]
    3840:	f043 0302 	orr.w	r3, r3, #2
    3844:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    3846:	69d3      	ldr	r3, [r2, #28]
    3848:	f013 0f03 	tst.w	r3, #3
    384c:	d1fb      	bne.n	3846 <_usart_async_enable+0xa>
}
    384e:	4770      	bx	lr

00003850 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    3850:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.DATA.reg = data;
    3852:	6299      	str	r1, [r3, #40]	; 0x28
    3854:	4770      	bx	lr

00003856 <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    3856:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    3858:	2201      	movs	r2, #1
    385a:	759a      	strb	r2, [r3, #22]
    385c:	4770      	bx	lr

0000385e <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    385e:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    3860:	2202      	movs	r2, #2
    3862:	759a      	strb	r2, [r3, #22]
    3864:	4770      	bx	lr
	...

00003868 <_usart_async_set_irq_state>:
{
    3868:	b570      	push	{r4, r5, r6, lr}
    386a:	460c      	mov	r4, r1
    386c:	4615      	mov	r5, r2
	ASSERT(device);
    386e:	4606      	mov	r6, r0
    3870:	f240 222d 	movw	r2, #557	; 0x22d
    3874:	4916      	ldr	r1, [pc, #88]	; (38d0 <_usart_async_set_irq_state+0x68>)
    3876:	3000      	adds	r0, #0
    3878:	bf18      	it	ne
    387a:	2001      	movne	r0, #1
    387c:	4b15      	ldr	r3, [pc, #84]	; (38d4 <_usart_async_set_irq_state+0x6c>)
    387e:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    3880:	b134      	cbz	r4, 3890 <_usart_async_set_irq_state+0x28>
    3882:	2c02      	cmp	r4, #2
    3884:	d004      	beq.n	3890 <_usart_async_set_irq_state+0x28>
	} else if (USART_ASYNC_RX_DONE == type) {
    3886:	2c01      	cmp	r4, #1
    3888:	d011      	beq.n	38ae <_usart_async_set_irq_state+0x46>
	} else if (USART_ASYNC_ERROR == type) {
    388a:	2c03      	cmp	r4, #3
    388c:	d017      	beq.n	38be <_usart_async_set_irq_state+0x56>
    388e:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    3890:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    3892:	b935      	cbnz	r5, 38a2 <_usart_async_set_irq_state+0x3a>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    3894:	2201      	movs	r2, #1
    3896:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    3898:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    389a:	b92d      	cbnz	r5, 38a8 <_usart_async_set_irq_state+0x40>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    389c:	2202      	movs	r2, #2
    389e:	751a      	strb	r2, [r3, #20]
    38a0:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    38a2:	2201      	movs	r2, #1
    38a4:	759a      	strb	r2, [r3, #22]
    38a6:	e7f7      	b.n	3898 <_usart_async_set_irq_state+0x30>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    38a8:	2202      	movs	r2, #2
    38aa:	759a      	strb	r2, [r3, #22]
    38ac:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    38ae:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    38b0:	b915      	cbnz	r5, 38b8 <_usart_async_set_irq_state+0x50>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    38b2:	2204      	movs	r2, #4
    38b4:	751a      	strb	r2, [r3, #20]
    38b6:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    38b8:	2204      	movs	r2, #4
    38ba:	759a      	strb	r2, [r3, #22]
    38bc:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    38be:	69b3      	ldr	r3, [r6, #24]
	if (value == 0x0) {
    38c0:	b115      	cbz	r5, 38c8 <_usart_async_set_irq_state+0x60>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    38c2:	2280      	movs	r2, #128	; 0x80
    38c4:	759a      	strb	r2, [r3, #22]
}
    38c6:	e7e2      	b.n	388e <_usart_async_set_irq_state+0x26>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    38c8:	2280      	movs	r2, #128	; 0x80
    38ca:	751a      	strb	r2, [r3, #20]
    38cc:	bd70      	pop	{r4, r5, r6, pc}
    38ce:	bf00      	nop
    38d0:	00007e60 	.word	0x00007e60
    38d4:	0000251d 	.word	0x0000251d

000038d8 <_i2c_m_sync_init>:
{
    38d8:	b538      	push	{r3, r4, r5, lr}
    38da:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    38dc:	4604      	mov	r4, r0
    38de:	f240 5246 	movw	r2, #1350	; 0x546
    38e2:	4906      	ldr	r1, [pc, #24]	; (38fc <_i2c_m_sync_init+0x24>)
    38e4:	3000      	adds	r0, #0
    38e6:	bf18      	it	ne
    38e8:	2001      	movne	r0, #1
    38ea:	4b05      	ldr	r3, [pc, #20]	; (3900 <_i2c_m_sync_init+0x28>)
    38ec:	4798      	blx	r3
	i2c_dev->hw = hw;
    38ee:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    38f0:	4629      	mov	r1, r5
    38f2:	4620      	mov	r0, r4
    38f4:	4b03      	ldr	r3, [pc, #12]	; (3904 <_i2c_m_sync_init+0x2c>)
    38f6:	4798      	blx	r3
}
    38f8:	bd38      	pop	{r3, r4, r5, pc}
    38fa:	bf00      	nop
    38fc:	00007e60 	.word	0x00007e60
    3900:	0000251d 	.word	0x0000251d
    3904:	00003459 	.word	0x00003459

00003908 <_i2c_m_sync_enable>:
{
    3908:	b570      	push	{r4, r5, r6, lr}
	ASSERT(i2c_dev);
    390a:	4e1b      	ldr	r6, [pc, #108]	; (3978 <_i2c_m_sync_enable+0x70>)
    390c:	4604      	mov	r4, r0
    390e:	f240 5263 	movw	r2, #1379	; 0x563
    3912:	4631      	mov	r1, r6
    3914:	3000      	adds	r0, #0
    3916:	bf18      	it	ne
    3918:	2001      	movne	r0, #1
    391a:	4d18      	ldr	r5, [pc, #96]	; (397c <_i2c_m_sync_enable+0x74>)
    391c:	47a8      	blx	r5
	return _i2c_m_enable_implementation(i2c_dev->hw);
    391e:	6924      	ldr	r4, [r4, #16]
	ASSERT(hw);
    3920:	f240 6233 	movw	r2, #1587	; 0x633
    3924:	4631      	mov	r1, r6
    3926:	1c20      	adds	r0, r4, #0
    3928:	bf18      	it	ne
    392a:	2001      	movne	r0, #1
    392c:	47a8      	blx	r5
	((Sercom *)hw)->I2CM.CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    392e:	6823      	ldr	r3, [r4, #0]
    3930:	f043 0302 	orr.w	r3, r3, #2
    3934:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3936:	69e3      	ldr	r3, [r4, #28]
    3938:	f013 0f03 	tst.w	r3, #3
    393c:	d1fb      	bne.n	3936 <_i2c_m_sync_enable+0x2e>
    393e:	2104      	movs	r1, #4
    3940:	f64f 72ff 	movw	r2, #65535	; 0xffff
    3944:	69e3      	ldr	r3, [r4, #28]
    3946:	f013 0f04 	tst.w	r3, #4
    394a:	d1fb      	bne.n	3944 <_i2c_m_sync_enable+0x3c>
	return (((Sercom *)hw)->I2CM.STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE_Msk) >> SERCOM_I2CM_STATUS_BUSSTATE_Pos;
    394c:	8b63      	ldrh	r3, [r4, #26]
    394e:	f3c3 1301 	ubfx	r3, r3, #4, #2
	while (hri_sercomi2cm_read_STATUS_BUSSTATE_bf(hw) != I2C_IDLE) {
    3952:	2b01      	cmp	r3, #1
    3954:	d00b      	beq.n	396e <_i2c_m_sync_enable+0x66>
		timeout--;
    3956:	3a01      	subs	r2, #1
		if (timeout <= 0) {
    3958:	2a00      	cmp	r2, #0
    395a:	dcf3      	bgt.n	3944 <_i2c_m_sync_enable+0x3c>
			if (--timeout_attempt)
    395c:	3901      	subs	r1, #1
    395e:	d008      	beq.n	3972 <_i2c_m_sync_enable+0x6a>
}

static inline void hri_sercomi2cm_clear_STATUS_reg(const void *const hw, hri_sercomi2cm_status_reg_t mask)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.STATUS.reg = mask;
    3960:	2310      	movs	r3, #16
    3962:	8363      	strh	r3, [r4, #26]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3964:	69e3      	ldr	r3, [r4, #28]
    3966:	f013 0f04 	tst.w	r3, #4
    396a:	d1fb      	bne.n	3964 <_i2c_m_sync_enable+0x5c>
    396c:	e7e8      	b.n	3940 <_i2c_m_sync_enable+0x38>
	return ERR_NONE;
    396e:	2000      	movs	r0, #0
    3970:	bd70      	pop	{r4, r5, r6, pc}
				return I2C_ERR_BUSY;
    3972:	f06f 0005 	mvn.w	r0, #5
}
    3976:	bd70      	pop	{r4, r5, r6, pc}
    3978:	00007e60 	.word	0x00007e60
    397c:	0000251d 	.word	0x0000251d

00003980 <_i2c_m_sync_transfer>:
{
    3980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3984:	4605      	mov	r5, r0
    3986:	460e      	mov	r6, r1
	void *   hw = i2c_dev->hw;
    3988:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
    398a:	f8df 82a0 	ldr.w	r8, [pc, #672]	; 3c2c <_i2c_m_sync_transfer+0x2ac>
    398e:	f240 52fe 	movw	r2, #1534	; 0x5fe
    3992:	4641      	mov	r1, r8
    3994:	3000      	adds	r0, #0
    3996:	bf18      	it	ne
    3998:	2001      	movne	r0, #1
    399a:	4fa2      	ldr	r7, [pc, #648]	; (3c24 <_i2c_m_sync_transfer+0x2a4>)
    399c:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    399e:	6928      	ldr	r0, [r5, #16]
    39a0:	f240 52ff 	movw	r2, #1535	; 0x5ff
    39a4:	4641      	mov	r1, r8
    39a6:	3000      	adds	r0, #0
    39a8:	bf18      	it	ne
    39aa:	2001      	movne	r0, #1
    39ac:	47b8      	blx	r7
	ASSERT(msg);
    39ae:	f44f 62c0 	mov.w	r2, #1536	; 0x600
    39b2:	4641      	mov	r1, r8
    39b4:	1c30      	adds	r0, r6, #0
    39b6:	bf18      	it	ne
    39b8:	2001      	movne	r0, #1
    39ba:	47b8      	blx	r7
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    39bc:	886b      	ldrh	r3, [r5, #2]
    39be:	f413 7f80 	tst.w	r3, #256	; 0x100
    39c2:	f040 812a 	bne.w	3c1a <_i2c_m_sync_transfer+0x29a>
	msg->flags |= I2C_M_BUSY;
    39c6:	8873      	ldrh	r3, [r6, #2]
    39c8:	b29b      	uxth	r3, r3
    39ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    39ce:	8073      	strh	r3, [r6, #2]
	i2c_dev->service.msg = *msg;
    39d0:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    39d4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    39d8:	6863      	ldr	r3, [r4, #4]
    39da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    39de:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    39e0:	69e3      	ldr	r3, [r4, #28]
    39e2:	f013 0f04 	tst.w	r3, #4
    39e6:	d1fb      	bne.n	39e0 <_i2c_m_sync_transfer+0x60>
	ret = _sercom_i2c_sync_send_address(i2c_dev);
    39e8:	4628      	mov	r0, r5
    39ea:	4b8f      	ldr	r3, [pc, #572]	; (3c28 <_i2c_m_sync_transfer+0x2a8>)
    39ec:	4798      	blx	r3
	if (ret) {
    39ee:	4603      	mov	r3, r0
    39f0:	2800      	cmp	r0, #0
    39f2:	f000 80b0 	beq.w	3b56 <_i2c_m_sync_transfer+0x1d6>
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    39f6:	886a      	ldrh	r2, [r5, #2]
    39f8:	b292      	uxth	r2, r2
    39fa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    39fe:	b292      	uxth	r2, r2
    3a00:	806a      	strh	r2, [r5, #2]
		return ret;
    3a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return I2C_ERR_BUS;
    3a06:	f06f 0004 	mvn.w	r0, #4
    3a0a:	e0b7      	b.n	3b7c <_i2c_m_sync_transfer+0x1fc>
			if (msg->flags & I2C_M_STOP) {
    3a0c:	8873      	ldrh	r3, [r6, #2]
    3a0e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3a12:	d107      	bne.n	3a24 <_i2c_m_sync_transfer+0xa4>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    3a14:	886b      	ldrh	r3, [r5, #2]
    3a16:	b29b      	uxth	r3, r3
    3a18:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3a1c:	b29b      	uxth	r3, r3
    3a1e:	806b      	strh	r3, [r5, #2]
			return ret;
    3a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3a24:	6863      	ldr	r3, [r4, #4]
    3a26:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3a2a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a2c:	69e3      	ldr	r3, [r4, #28]
    3a2e:	f013 0f04 	tst.w	r3, #4
    3a32:	d1fb      	bne.n	3a2c <_i2c_m_sync_transfer+0xac>
    3a34:	e7ee      	b.n	3a14 <_i2c_m_sync_transfer+0x94>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    3a36:	f013 0f04 	tst.w	r3, #4
    3a3a:	d11f      	bne.n	3a7c <_i2c_m_sync_transfer+0xfc>
			if (msg->flags & I2C_M_TEN) {
    3a3c:	886b      	ldrh	r3, [r5, #2]
    3a3e:	f413 6f80 	tst.w	r3, #1024	; 0x400
    3a42:	d039      	beq.n	3ab8 <_i2c_m_sync_transfer+0x138>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    3a44:	882b      	ldrh	r3, [r5, #0]
    3a46:	121b      	asrs	r3, r3, #8
    3a48:	005b      	lsls	r3, r3, #1
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    3a4a:	f003 0206 	and.w	r2, r3, #6
    3a4e:	69e3      	ldr	r3, [r4, #28]
    3a50:	f013 0f04 	tst.w	r3, #4
    3a54:	d1fb      	bne.n	3a4e <_i2c_m_sync_transfer+0xce>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    3a56:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3a58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    3a5c:	4313      	orrs	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
    3a5e:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    3a62:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3a64:	69e3      	ldr	r3, [r4, #28]
    3a66:	f013 0f04 	tst.w	r3, #4
    3a6a:	d1fb      	bne.n	3a64 <_i2c_m_sync_transfer+0xe4>
				msg->flags &= ~I2C_M_TEN;
    3a6c:	886b      	ldrh	r3, [r5, #2]
    3a6e:	b29b      	uxth	r3, r3
    3a70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    3a74:	b29b      	uxth	r3, r3
    3a76:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
    3a78:	2000      	movs	r0, #0
    3a7a:	e06b      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
				if (msg->len > 0) {
    3a7c:	686b      	ldr	r3, [r5, #4]
    3a7e:	2b00      	cmp	r3, #0
    3a80:	dd04      	ble.n	3a8c <_i2c_m_sync_transfer+0x10c>
					msg->flags |= I2C_M_FAIL;
    3a82:	886b      	ldrh	r3, [r5, #2]
    3a84:	b29b      	uxth	r3, r3
    3a86:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    3a8a:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    3a8c:	886b      	ldrh	r3, [r5, #2]
    3a8e:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3a92:	d108      	bne.n	3aa6 <_i2c_m_sync_transfer+0x126>
				msg->flags &= ~I2C_M_BUSY;
    3a94:	886b      	ldrh	r3, [r5, #2]
    3a96:	b29b      	uxth	r3, r3
    3a98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3a9c:	b29b      	uxth	r3, r3
    3a9e:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    3aa0:	f06f 0001 	mvn.w	r0, #1
    3aa4:	e056      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3aa6:	6863      	ldr	r3, [r4, #4]
    3aa8:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3aac:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3aae:	69e3      	ldr	r3, [r4, #28]
    3ab0:	f013 0f04 	tst.w	r3, #4
    3ab4:	d1fb      	bne.n	3aae <_i2c_m_sync_transfer+0x12e>
    3ab6:	e7ed      	b.n	3a94 <_i2c_m_sync_transfer+0x114>
			if (msg->len == 0) {
    3ab8:	6868      	ldr	r0, [r5, #4]
    3aba:	b998      	cbnz	r0, 3ae4 <_i2c_m_sync_transfer+0x164>
				if (msg->flags & I2C_M_STOP) {
    3abc:	886b      	ldrh	r3, [r5, #2]
    3abe:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3ac2:	d106      	bne.n	3ad2 <_i2c_m_sync_transfer+0x152>
				msg->flags &= ~I2C_M_BUSY;
    3ac4:	886b      	ldrh	r3, [r5, #2]
    3ac6:	b29b      	uxth	r3, r3
    3ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3acc:	b29b      	uxth	r3, r3
    3ace:	806b      	strh	r3, [r5, #2]
    3ad0:	e040      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3ad2:	6863      	ldr	r3, [r4, #4]
    3ad4:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3ad8:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3ada:	69e3      	ldr	r3, [r4, #28]
    3adc:	f013 0f04 	tst.w	r3, #4
    3ae0:	d1fb      	bne.n	3ada <_i2c_m_sync_transfer+0x15a>
    3ae2:	e7ef      	b.n	3ac4 <_i2c_m_sync_transfer+0x144>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    3ae4:	68ab      	ldr	r3, [r5, #8]
    3ae6:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    3ae8:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3aea:	69e3      	ldr	r3, [r4, #28]
    3aec:	f013 0f04 	tst.w	r3, #4
    3af0:	d1fb      	bne.n	3aea <_i2c_m_sync_transfer+0x16a>
				msg->buffer++;
    3af2:	68ab      	ldr	r3, [r5, #8]
    3af4:	3301      	adds	r3, #1
    3af6:	60ab      	str	r3, [r5, #8]
				msg->len--;
    3af8:	686b      	ldr	r3, [r5, #4]
    3afa:	3b01      	subs	r3, #1
    3afc:	606b      	str	r3, [r5, #4]
			return I2C_OK;
    3afe:	2000      	movs	r0, #0
    3b00:	e028      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
	} else if (flags & SB_FLAG) {
    3b02:	f017 0f02 	tst.w	r7, #2
    3b06:	f000 8083 	beq.w	3c10 <_i2c_m_sync_transfer+0x290>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    3b0a:	6869      	ldr	r1, [r5, #4]
    3b0c:	2900      	cmp	r1, #0
    3b0e:	d077      	beq.n	3c00 <_i2c_m_sync_transfer+0x280>
    3b10:	f013 0f04 	tst.w	r3, #4
    3b14:	d174      	bne.n	3c00 <_i2c_m_sync_transfer+0x280>
			msg->len--;
    3b16:	3901      	subs	r1, #1
    3b18:	6069      	str	r1, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3b1a:	b909      	cbnz	r1, 3b20 <_i2c_m_sync_transfer+0x1a0>
    3b1c:	2a00      	cmp	r2, #0
    3b1e:	d055      	beq.n	3bcc <_i2c_m_sync_transfer+0x24c>
    3b20:	2901      	cmp	r1, #1
    3b22:	d051      	beq.n	3bc8 <_i2c_m_sync_transfer+0x248>
			if (msg->len == 0) {
    3b24:	686b      	ldr	r3, [r5, #4]
    3b26:	b94b      	cbnz	r3, 3b3c <_i2c_m_sync_transfer+0x1bc>
				if (msg->flags & I2C_M_STOP) {
    3b28:	886b      	ldrh	r3, [r5, #2]
    3b2a:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    3b2e:	d156      	bne.n	3bde <_i2c_m_sync_transfer+0x25e>
				msg->flags &= ~I2C_M_BUSY;
    3b30:	886b      	ldrh	r3, [r5, #2]
    3b32:	b29b      	uxth	r3, r3
    3b34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3b38:	b29b      	uxth	r3, r3
    3b3a:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    3b3c:	68aa      	ldr	r2, [r5, #8]
    3b3e:	1c53      	adds	r3, r2, #1
    3b40:	60ab      	str	r3, [r5, #8]
    3b42:	69e3      	ldr	r3, [r4, #28]
    3b44:	f013 0f04 	tst.w	r3, #4
    3b48:	d1fb      	bne.n	3b42 <_i2c_m_sync_transfer+0x1c2>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    3b4a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3b4c:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3b4e:	2302      	movs	r3, #2
    3b50:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
    3b52:	2000      	movs	r0, #0
		ret = _sercom_i2c_sync_analyse_flags(hw, flags, &i2c_dev->service.msg);
    3b54:	4603      	mov	r3, r0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    3b56:	886a      	ldrh	r2, [r5, #2]
    3b58:	f412 7f80 	tst.w	r2, #256	; 0x100
    3b5c:	d05a      	beq.n	3c14 <_i2c_m_sync_transfer+0x294>
	void *   hw      = i2c_dev->hw;
    3b5e:	6928      	ldr	r0, [r5, #16]
	uint32_t timeout = 65535;
    3b60:	f64f 72ff 	movw	r2, #65535	; 0xffff
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    3b64:	7e03      	ldrb	r3, [r0, #24]
    3b66:	b2db      	uxtb	r3, r3
		*flags = hri_sercomi2cm_read_INTFLAG_reg(hw);
    3b68:	461f      	mov	r7, r3
		if (timeout-- == 0) {
    3b6a:	1e51      	subs	r1, r2, #1
    3b6c:	2a00      	cmp	r2, #0
    3b6e:	f43f af4a 	beq.w	3a06 <_i2c_m_sync_transfer+0x86>
    3b72:	460a      	mov	r2, r1
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
    3b74:	f013 0f03 	tst.w	r3, #3
    3b78:	d0f4      	beq.n	3b64 <_i2c_m_sync_transfer+0x1e4>
	return I2C_OK;
    3b7a:	2000      	movs	r0, #0
		if (ret) {
    3b7c:	2800      	cmp	r0, #0
    3b7e:	f47f af45 	bne.w	3a0c <_i2c_m_sync_transfer+0x8c>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    3b82:	6822      	ldr	r2, [r4, #0]
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    3b84:	f3c2 62c0 	ubfx	r2, r2, #27, #1
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3b88:	69e3      	ldr	r3, [r4, #28]
    3b8a:	f013 0f04 	tst.w	r3, #4
    3b8e:	d1fb      	bne.n	3b88 <_i2c_m_sync_transfer+0x208>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    3b90:	8b63      	ldrh	r3, [r4, #26]
    3b92:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    3b94:	f017 0f01 	tst.w	r7, #1
    3b98:	d0b3      	beq.n	3b02 <_i2c_m_sync_transfer+0x182>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    3b9a:	f013 0f02 	tst.w	r3, #2
    3b9e:	f43f af4a 	beq.w	3a36 <_i2c_m_sync_transfer+0xb6>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    3ba2:	2201      	movs	r2, #1
    3ba4:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    3ba6:	886a      	ldrh	r2, [r5, #2]
    3ba8:	b292      	uxth	r2, r2
    3baa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    3bae:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    3bb0:	886a      	ldrh	r2, [r5, #2]
    3bb2:	b292      	uxth	r2, r2
    3bb4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    3bb8:	b292      	uxth	r2, r2
    3bba:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    3bbc:	f013 0f01 	tst.w	r3, #1
    3bc0:	d023      	beq.n	3c0a <_i2c_m_sync_transfer+0x28a>
				return I2C_ERR_BUS;
    3bc2:	f06f 0004 	mvn.w	r0, #4
    3bc6:	e7c5      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    3bc8:	2a00      	cmp	r2, #0
    3bca:	d0ab      	beq.n	3b24 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    3bcc:	6863      	ldr	r3, [r4, #4]
    3bce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    3bd2:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3bd4:	69e3      	ldr	r3, [r4, #28]
    3bd6:	f013 0f04 	tst.w	r3, #4
    3bda:	d1fb      	bne.n	3bd4 <_i2c_m_sync_transfer+0x254>
    3bdc:	e7a2      	b.n	3b24 <_i2c_m_sync_transfer+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    3bde:	6863      	ldr	r3, [r4, #4]
    3be0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    3be4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3be6:	69e3      	ldr	r3, [r4, #28]
    3be8:	f013 0f04 	tst.w	r3, #4
    3bec:	d1fb      	bne.n	3be6 <_i2c_m_sync_transfer+0x266>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    3bee:	6863      	ldr	r3, [r4, #4]
    3bf0:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    3bf4:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    3bf6:	69e3      	ldr	r3, [r4, #28]
    3bf8:	f013 0f04 	tst.w	r3, #4
    3bfc:	d1fb      	bne.n	3bf6 <_i2c_m_sync_transfer+0x276>
    3bfe:	e797      	b.n	3b30 <_i2c_m_sync_transfer+0x1b0>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    3c00:	2302      	movs	r3, #2
    3c02:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    3c04:	f06f 0001 	mvn.w	r0, #1
    3c08:	e7a4      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
			return I2C_ERR_BAD_ADDRESS;
    3c0a:	f06f 0003 	mvn.w	r0, #3
    3c0e:	e7a1      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
	return I2C_OK;
    3c10:	2000      	movs	r0, #0
    3c12:	e79f      	b.n	3b54 <_i2c_m_sync_transfer+0x1d4>
	return ret;
    3c14:	4618      	mov	r0, r3
    3c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return I2C_ERR_BUSY;
    3c1a:	f06f 0005 	mvn.w	r0, #5
}
    3c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3c22:	bf00      	nop
    3c24:	0000251d 	.word	0x0000251d
    3c28:	00003539 	.word	0x00003539
    3c2c:	00007e60 	.word	0x00007e60

00003c30 <SERCOM0_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_0_Handler(void)
{
    3c30:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3c32:	4b02      	ldr	r3, [pc, #8]	; (3c3c <SERCOM0_0_Handler+0xc>)
    3c34:	6818      	ldr	r0, [r3, #0]
    3c36:	4b02      	ldr	r3, [pc, #8]	; (3c40 <SERCOM0_0_Handler+0x10>)
    3c38:	4798      	blx	r3
    3c3a:	bd08      	pop	{r3, pc}
    3c3c:	2000063c 	.word	0x2000063c
    3c40:	000031f9 	.word	0x000031f9

00003c44 <SERCOM0_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_1_Handler(void)
{
    3c44:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3c46:	4b02      	ldr	r3, [pc, #8]	; (3c50 <SERCOM0_1_Handler+0xc>)
    3c48:	6818      	ldr	r0, [r3, #0]
    3c4a:	4b02      	ldr	r3, [pc, #8]	; (3c54 <SERCOM0_1_Handler+0x10>)
    3c4c:	4798      	blx	r3
    3c4e:	bd08      	pop	{r3, pc}
    3c50:	2000063c 	.word	0x2000063c
    3c54:	000031f9 	.word	0x000031f9

00003c58 <SERCOM0_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_2_Handler(void)
{
    3c58:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3c5a:	4b02      	ldr	r3, [pc, #8]	; (3c64 <SERCOM0_2_Handler+0xc>)
    3c5c:	6818      	ldr	r0, [r3, #0]
    3c5e:	4b02      	ldr	r3, [pc, #8]	; (3c68 <SERCOM0_2_Handler+0x10>)
    3c60:	4798      	blx	r3
    3c62:	bd08      	pop	{r3, pc}
    3c64:	2000063c 	.word	0x2000063c
    3c68:	000031f9 	.word	0x000031f9

00003c6c <SERCOM0_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM0_3_Handler(void)
{
    3c6c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    3c6e:	4b02      	ldr	r3, [pc, #8]	; (3c78 <SERCOM0_3_Handler+0xc>)
    3c70:	6818      	ldr	r0, [r3, #0]
    3c72:	4b02      	ldr	r3, [pc, #8]	; (3c7c <SERCOM0_3_Handler+0x10>)
    3c74:	4798      	blx	r3
    3c76:	bd08      	pop	{r3, pc}
    3c78:	2000063c 	.word	0x2000063c
    3c7c:	000031f9 	.word	0x000031f9

00003c80 <SERCOM2_0_Handler>:

/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_0_Handler(void)
{
    3c80:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3c82:	4b02      	ldr	r3, [pc, #8]	; (3c8c <SERCOM2_0_Handler+0xc>)
    3c84:	6858      	ldr	r0, [r3, #4]
    3c86:	4b02      	ldr	r3, [pc, #8]	; (3c90 <SERCOM2_0_Handler+0x10>)
    3c88:	4798      	blx	r3
    3c8a:	bd08      	pop	{r3, pc}
    3c8c:	2000063c 	.word	0x2000063c
    3c90:	000031f9 	.word	0x000031f9

00003c94 <SERCOM2_1_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_1_Handler(void)
{
    3c94:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3c96:	4b02      	ldr	r3, [pc, #8]	; (3ca0 <SERCOM2_1_Handler+0xc>)
    3c98:	6858      	ldr	r0, [r3, #4]
    3c9a:	4b02      	ldr	r3, [pc, #8]	; (3ca4 <SERCOM2_1_Handler+0x10>)
    3c9c:	4798      	blx	r3
    3c9e:	bd08      	pop	{r3, pc}
    3ca0:	2000063c 	.word	0x2000063c
    3ca4:	000031f9 	.word	0x000031f9

00003ca8 <SERCOM2_2_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_2_Handler(void)
{
    3ca8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3caa:	4b02      	ldr	r3, [pc, #8]	; (3cb4 <SERCOM2_2_Handler+0xc>)
    3cac:	6858      	ldr	r0, [r3, #4]
    3cae:	4b02      	ldr	r3, [pc, #8]	; (3cb8 <SERCOM2_2_Handler+0x10>)
    3cb0:	4798      	blx	r3
    3cb2:	bd08      	pop	{r3, pc}
    3cb4:	2000063c 	.word	0x2000063c
    3cb8:	000031f9 	.word	0x000031f9

00003cbc <SERCOM2_3_Handler>:
}
/**
 * \internal Sercom interrupt handler
 */
void SERCOM2_3_Handler(void)
{
    3cbc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom2_dev);
    3cbe:	4b02      	ldr	r3, [pc, #8]	; (3cc8 <SERCOM2_3_Handler+0xc>)
    3cc0:	6858      	ldr	r0, [r3, #4]
    3cc2:	4b02      	ldr	r3, [pc, #8]	; (3ccc <SERCOM2_3_Handler+0x10>)
    3cc4:	4798      	blx	r3
    3cc6:	bd08      	pop	{r3, pc}
    3cc8:	2000063c 	.word	0x2000063c
    3ccc:	000031f9 	.word	0x000031f9

00003cd0 <_spi_m_sync_init>:
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    3cd0:	b570      	push	{r4, r5, r6, lr}
    3cd2:	4606      	mov	r6, r0
    3cd4:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    3cd6:	4608      	mov	r0, r1
    3cd8:	4b58      	ldr	r3, [pc, #352]	; (3e3c <_spi_m_sync_init+0x16c>)
    3cda:	4798      	blx	r3
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3cdc:	2300      	movs	r3, #0
    3cde:	2b00      	cmp	r3, #0
    3ce0:	d068      	beq.n	3db4 <_spi_m_sync_init+0xe4>
	return NULL;
    3ce2:	2500      	movs	r5, #0
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    3ce4:	2e00      	cmp	r6, #0
    3ce6:	d071      	beq.n	3dcc <_spi_m_sync_init+0xfc>
    3ce8:	2c00      	cmp	r4, #0
    3cea:	d06d      	beq.n	3dc8 <_spi_m_sync_init+0xf8>
    3cec:	2001      	movs	r0, #1
    3cee:	f640 12a7 	movw	r2, #2471	; 0x9a7
    3cf2:	4953      	ldr	r1, [pc, #332]	; (3e40 <_spi_m_sync_init+0x170>)
    3cf4:	4b53      	ldr	r3, [pc, #332]	; (3e44 <_spi_m_sync_init+0x174>)
    3cf6:	4798      	blx	r3

	if (regs == NULL) {
    3cf8:	2d00      	cmp	r5, #0
    3cfa:	f000 809c 	beq.w	3e36 <_spi_m_sync_init+0x166>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3cfe:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    3d00:	f013 0f01 	tst.w	r3, #1
    3d04:	d11d      	bne.n	3d42 <_spi_m_sync_init+0x72>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    3d06:	682b      	ldr	r3, [r5, #0]
    3d08:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d0c:	69e3      	ldr	r3, [r4, #28]
    3d0e:	f013 0f03 	tst.w	r3, #3
    3d12:	d1fb      	bne.n	3d0c <_spi_m_sync_init+0x3c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3d14:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    3d16:	f013 0f02 	tst.w	r3, #2
    3d1a:	d00b      	beq.n	3d34 <_spi_m_sync_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    3d1c:	6823      	ldr	r3, [r4, #0]
    3d1e:	f023 0302 	bic.w	r3, r3, #2
    3d22:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d24:	69e3      	ldr	r3, [r4, #28]
    3d26:	f013 0f03 	tst.w	r3, #3
    3d2a:	d1fb      	bne.n	3d24 <_spi_m_sync_init+0x54>
    3d2c:	69e3      	ldr	r3, [r4, #28]
    3d2e:	f013 0f02 	tst.w	r3, #2
    3d32:	d1fb      	bne.n	3d2c <_spi_m_sync_init+0x5c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    3d34:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3d38:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d3a:	69e3      	ldr	r3, [r4, #28]
    3d3c:	f013 0f03 	tst.w	r3, #3
    3d40:	d1fb      	bne.n	3d3a <_spi_m_sync_init+0x6a>
    3d42:	69e3      	ldr	r3, [r4, #28]
    3d44:	f013 0f01 	tst.w	r3, #1
    3d48:	d1fb      	bne.n	3d42 <_spi_m_sync_init+0x72>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    3d4a:	6034      	str	r4, [r6, #0]

	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    3d4c:	682b      	ldr	r3, [r5, #0]
    3d4e:	f003 031c 	and.w	r3, r3, #28
    3d52:	2b08      	cmp	r3, #8
    3d54:	d03c      	beq.n	3dd0 <_spi_m_sync_init+0x100>
	ASSERT(hw && regs);
    3d56:	2c00      	cmp	r4, #0
    3d58:	d069      	beq.n	3e2e <_spi_m_sync_init+0x15e>
    3d5a:	2d00      	cmp	r5, #0
    3d5c:	d065      	beq.n	3e2a <_spi_m_sync_init+0x15a>
    3d5e:	2001      	movs	r0, #1
    3d60:	f640 1237 	movw	r2, #2359	; 0x937
    3d64:	4936      	ldr	r1, [pc, #216]	; (3e40 <_spi_m_sync_init+0x170>)
    3d66:	4b37      	ldr	r3, [pc, #220]	; (3e44 <_spi_m_sync_init+0x174>)
    3d68:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3d6a:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3d6c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3d70:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3d74:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d76:	69e3      	ldr	r3, [r4, #28]
    3d78:	f013 0f03 	tst.w	r3, #3
    3d7c:	d1fb      	bne.n	3d76 <_spi_m_sync_init+0xa6>
	    (regs->ctrlb
    3d7e:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    3d80:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    3d84:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    3d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3d8c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3d8e:	69e3      	ldr	r3, [r4, #28]
    3d90:	f013 0f17 	tst.w	r3, #23
    3d94:	d1fb      	bne.n	3d8e <_spi_m_sync_init+0xbe>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    3d96:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    3d98:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3d9a:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3d9c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3da0:	686b      	ldr	r3, [r5, #4]
    3da2:	f013 0f07 	tst.w	r3, #7
    3da6:	d144      	bne.n	3e32 <_spi_m_sync_init+0x162>
    3da8:	2301      	movs	r3, #1
    3daa:	7133      	strb	r3, [r6, #4]

	dev->dummy_byte = regs->dummy_byte;
    3dac:	89eb      	ldrh	r3, [r5, #14]
    3dae:	80f3      	strh	r3, [r6, #6]

	return ERR_NONE;
    3db0:	2000      	movs	r0, #0
    3db2:	bd70      	pop	{r4, r5, r6, pc}
		if (sercomspi_regs[i].n == n) {
    3db4:	2804      	cmp	r0, #4
    3db6:	d002      	beq.n	3dbe <_spi_m_sync_init+0xee>
	for (i = 0; i < sizeof(sercomspi_regs) / sizeof(struct sercomspi_regs_cfg); i++) {
    3db8:	3301      	adds	r3, #1
    3dba:	b2db      	uxtb	r3, r3
    3dbc:	e78f      	b.n	3cde <_spi_m_sync_init+0xe>
			return &sercomspi_regs[i];
    3dbe:	eb03 1503 	add.w	r5, r3, r3, lsl #4
    3dc2:	4b21      	ldr	r3, [pc, #132]	; (3e48 <_spi_m_sync_init+0x178>)
    3dc4:	441d      	add	r5, r3
    3dc6:	e78d      	b.n	3ce4 <_spi_m_sync_init+0x14>
	ASSERT(dev && hw);
    3dc8:	2000      	movs	r0, #0
    3dca:	e790      	b.n	3cee <_spi_m_sync_init+0x1e>
    3dcc:	2000      	movs	r0, #0
    3dce:	e78e      	b.n	3cee <_spi_m_sync_init+0x1e>
	ASSERT(hw && regs);
    3dd0:	b34c      	cbz	r4, 3e26 <_spi_m_sync_init+0x156>
    3dd2:	b335      	cbz	r5, 3e22 <_spi_m_sync_init+0x152>
    3dd4:	2001      	movs	r0, #1
    3dd6:	f640 124b 	movw	r2, #2379	; 0x94b
    3dda:	4919      	ldr	r1, [pc, #100]	; (3e40 <_spi_m_sync_init+0x170>)
    3ddc:	4b19      	ldr	r3, [pc, #100]	; (3e44 <_spi_m_sync_init+0x174>)
    3dde:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    3de0:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    3de2:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    3de6:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    3dea:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3dec:	69e3      	ldr	r3, [r4, #28]
    3dee:	f013 0f03 	tst.w	r3, #3
    3df2:	d1fb      	bne.n	3dec <_spi_m_sync_init+0x11c>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    3df4:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    3df6:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    3dfa:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    3dfe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    3e02:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    3e06:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3e08:	69e3      	ldr	r3, [r4, #28]
    3e0a:	f013 0f17 	tst.w	r3, #23
    3e0e:	d1fb      	bne.n	3e08 <_spi_m_sync_init+0x138>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    3e10:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    3e12:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    3e14:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    3e16:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    3e1a:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    3e1c:	2b00      	cmp	r3, #0
    3e1e:	d1fc      	bne.n	3e1a <_spi_m_sync_init+0x14a>
    3e20:	e7be      	b.n	3da0 <_spi_m_sync_init+0xd0>
	ASSERT(hw && regs);
    3e22:	2000      	movs	r0, #0
    3e24:	e7d7      	b.n	3dd6 <_spi_m_sync_init+0x106>
    3e26:	2000      	movs	r0, #0
    3e28:	e7d5      	b.n	3dd6 <_spi_m_sync_init+0x106>
	ASSERT(hw && regs);
    3e2a:	2000      	movs	r0, #0
    3e2c:	e798      	b.n	3d60 <_spi_m_sync_init+0x90>
    3e2e:	2000      	movs	r0, #0
    3e30:	e796      	b.n	3d60 <_spi_m_sync_init+0x90>
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    3e32:	2302      	movs	r3, #2
    3e34:	e7b9      	b.n	3daa <_spi_m_sync_init+0xda>
		return ERR_INVALID_ARG;
    3e36:	f06f 000c 	mvn.w	r0, #12
}
    3e3a:	bd70      	pop	{r4, r5, r6, pc}
    3e3c:	000031b9 	.word	0x000031b9
    3e40:	00007e60 	.word	0x00007e60
    3e44:	0000251d 	.word	0x0000251d
    3e48:	00007e4c 	.word	0x00007e4c

00003e4c <_spi_m_sync_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_sync_enable(struct _spi_m_sync_dev *dev)
{
    3e4c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    3e4e:	4604      	mov	r4, r0
    3e50:	b168      	cbz	r0, 3e6e <_spi_m_sync_enable+0x22>
    3e52:	6803      	ldr	r3, [r0, #0]
    3e54:	b14b      	cbz	r3, 3e6a <_spi_m_sync_enable+0x1e>
    3e56:	2001      	movs	r0, #1
    3e58:	f640 2206 	movw	r2, #2566	; 0xa06
    3e5c:	4905      	ldr	r1, [pc, #20]	; (3e74 <_spi_m_sync_enable+0x28>)
    3e5e:	4b06      	ldr	r3, [pc, #24]	; (3e78 <_spi_m_sync_enable+0x2c>)
    3e60:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    3e62:	6820      	ldr	r0, [r4, #0]
    3e64:	4b05      	ldr	r3, [pc, #20]	; (3e7c <_spi_m_sync_enable+0x30>)
    3e66:	4798      	blx	r3
}
    3e68:	bd10      	pop	{r4, pc}
	ASSERT(dev && dev->prvt);
    3e6a:	2000      	movs	r0, #0
    3e6c:	e7f4      	b.n	3e58 <_spi_m_sync_enable+0xc>
    3e6e:	2000      	movs	r0, #0
    3e70:	e7f2      	b.n	3e58 <_spi_m_sync_enable+0xc>
    3e72:	bf00      	nop
    3e74:	00007e60 	.word	0x00007e60
    3e78:	0000251d 	.word	0x0000251d
    3e7c:	000032a9 	.word	0x000032a9

00003e80 <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    3e80:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e82:	b087      	sub	sp, #28
    3e84:	4607      	mov	r7, r0
    3e86:	460d      	mov	r5, r1
	void *                 hw   = dev->prvt;
    3e88:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    3e8a:	680b      	ldr	r3, [r1, #0]
    3e8c:	9301      	str	r3, [sp, #4]
    3e8e:	684b      	ldr	r3, [r1, #4]
    3e90:	9302      	str	r3, [sp, #8]
    3e92:	2300      	movs	r3, #0
    3e94:	9303      	str	r3, [sp, #12]
    3e96:	9304      	str	r3, [sp, #16]
    3e98:	7906      	ldrb	r6, [r0, #4]

	ASSERT(dev && hw);
    3e9a:	b1b8      	cbz	r0, 3ecc <_spi_m_sync_trans+0x4c>
    3e9c:	b1a4      	cbz	r4, 3ec8 <_spi_m_sync_trans+0x48>
    3e9e:	2001      	movs	r0, #1
    3ea0:	f640 320b 	movw	r2, #2827	; 0xb0b
    3ea4:	4934      	ldr	r1, [pc, #208]	; (3f78 <_spi_m_sync_trans+0xf8>)
    3ea6:	4b35      	ldr	r3, [pc, #212]	; (3f7c <_spi_m_sync_trans+0xfc>)
    3ea8:	4798      	blx	r3
    3eaa:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    3eac:	f013 0f07 	tst.w	r3, #7
    3eb0:	d15f      	bne.n	3f72 <_spi_m_sync_trans+0xf2>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    3eb2:	69e3      	ldr	r3, [r4, #28]
    3eb4:	f013 0f03 	tst.w	r3, #3
    3eb8:	d1fb      	bne.n	3eb2 <_spi_m_sync_trans+0x32>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    3eba:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    3ebc:	f013 0f02 	tst.w	r3, #2
    3ec0:	d11e      	bne.n	3f00 <_spi_m_sync_trans+0x80>
		return ERR_NOT_INITIALIZED;
    3ec2:	f06f 0013 	mvn.w	r0, #19
    3ec6:	e052      	b.n	3f6e <_spi_m_sync_trans+0xee>
	ASSERT(dev && hw);
    3ec8:	4618      	mov	r0, r3
    3eca:	e7e9      	b.n	3ea0 <_spi_m_sync_trans+0x20>
    3ecc:	2000      	movs	r0, #0
    3ece:	e7e7      	b.n	3ea0 <_spi_m_sync_trans+0x20>
		return false;
    3ed0:	2200      	movs	r2, #0
    3ed2:	e02b      	b.n	3f2c <_spi_m_sync_trans+0xac>
			data |= (*ctrl->txbuf) << 8;
    3ed4:	f891 e001 	ldrb.w	lr, [r1, #1]
    3ed8:	ea40 200e 	orr.w	r0, r0, lr, lsl #8
			ctrl->txbuf++;
    3edc:	3102      	adds	r1, #2
    3ede:	9101      	str	r1, [sp, #4]
	ctrl->txcnt++;
    3ee0:	3201      	adds	r2, #1
    3ee2:	9203      	str	r2, [sp, #12]
	((Sercom *)hw)->SPI.DATA.reg = data;
    3ee4:	62a0      	str	r0, [r4, #40]	; 0x28
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    3ee6:	f013 0f80 	tst.w	r3, #128	; 0x80
    3eea:	d132      	bne.n	3f52 <_spi_m_sync_trans+0xd2>
	return ERR_NONE;
    3eec:	2000      	movs	r0, #0
			}
		}

		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
    3eee:	2800      	cmp	r0, #0
    3ef0:	db37      	blt.n	3f62 <_spi_m_sync_trans+0xe2>
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    3ef2:	9803      	ldr	r0, [sp, #12]
    3ef4:	68ab      	ldr	r3, [r5, #8]
    3ef6:	4298      	cmp	r0, r3
    3ef8:	d302      	bcc.n	3f00 <_spi_m_sync_trans+0x80>
    3efa:	9a04      	ldr	r2, [sp, #16]
    3efc:	4293      	cmp	r3, r2
    3efe:	d930      	bls.n	3f62 <_spi_m_sync_trans+0xe2>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    3f00:	7e23      	ldrb	r3, [r4, #24]
    3f02:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    3f04:	f013 0f04 	tst.w	r3, #4
    3f08:	d0e2      	beq.n	3ed0 <_spi_m_sync_trans+0x50>
	return ((Sercom *)hw)->SPI.DATA.reg;
    3f0a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    3f0c:	9a02      	ldr	r2, [sp, #8]
    3f0e:	b14a      	cbz	r2, 3f24 <_spi_m_sync_trans+0xa4>
		*ctrl->rxbuf++ = (uint8_t)data;
    3f10:	1c50      	adds	r0, r2, #1
    3f12:	9002      	str	r0, [sp, #8]
    3f14:	7011      	strb	r1, [r2, #0]
		if (ctrl->char_size > 1) {
    3f16:	2e01      	cmp	r6, #1
    3f18:	d904      	bls.n	3f24 <_spi_m_sync_trans+0xa4>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    3f1a:	1c90      	adds	r0, r2, #2
    3f1c:	9002      	str	r0, [sp, #8]
    3f1e:	f3c1 2107 	ubfx	r1, r1, #8, #8
    3f22:	7051      	strb	r1, [r2, #1]
	ctrl->rxcnt++;
    3f24:	9a04      	ldr	r2, [sp, #16]
    3f26:	3201      	adds	r2, #1
    3f28:	9204      	str	r2, [sp, #16]
	return true;
    3f2a:	2201      	movs	r2, #1
		if (!_spi_rx_check_and_receive(hw, iflag, &ctrl)) {
    3f2c:	2a00      	cmp	r2, #0
    3f2e:	d1da      	bne.n	3ee6 <_spi_m_sync_trans+0x66>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    3f30:	9a03      	ldr	r2, [sp, #12]
    3f32:	9904      	ldr	r1, [sp, #16]
    3f34:	4291      	cmp	r1, r2
    3f36:	d3d6      	bcc.n	3ee6 <_spi_m_sync_trans+0x66>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    3f38:	88f8      	ldrh	r0, [r7, #6]
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    3f3a:	f013 0f01 	tst.w	r3, #1
    3f3e:	d0d2      	beq.n	3ee6 <_spi_m_sync_trans+0x66>
	if (ctrl->txbuf) {
    3f40:	9901      	ldr	r1, [sp, #4]
    3f42:	2900      	cmp	r1, #0
    3f44:	d0cc      	beq.n	3ee0 <_spi_m_sync_trans+0x60>
		data = *ctrl->txbuf++;
    3f46:	1c48      	adds	r0, r1, #1
    3f48:	9001      	str	r0, [sp, #4]
    3f4a:	7808      	ldrb	r0, [r1, #0]
		if (ctrl->char_size > 1) {
    3f4c:	2e01      	cmp	r6, #1
    3f4e:	d8c1      	bhi.n	3ed4 <_spi_m_sync_trans+0x54>
    3f50:	e7c6      	b.n	3ee0 <_spi_m_sync_trans+0x60>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    3f52:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3f56:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3f58:	2380      	movs	r3, #128	; 0x80
    3f5a:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    3f5c:	f06f 0012 	mvn.w	r0, #18
    3f60:	e7c5      	b.n	3eee <_spi_m_sync_trans+0x6e>
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    3f62:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    3f64:	f013 0f03 	tst.w	r3, #3
    3f68:	d0fb      	beq.n	3f62 <_spi_m_sync_trans+0xe2>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    3f6a:	2303      	movs	r3, #3
    3f6c:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    3f6e:	b007      	add	sp, #28
    3f70:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return ERR_BUSY;
    3f72:	f06f 0003 	mvn.w	r0, #3
    3f76:	e7fa      	b.n	3f6e <_spi_m_sync_trans+0xee>
    3f78:	00007e60 	.word	0x00007e60
    3f7c:	0000251d 	.word	0x0000251d

00003f80 <_system_time_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    3f80:	4b03      	ldr	r3, [pc, #12]	; (3f90 <_system_time_init+0x10>)
    3f82:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    3f86:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    3f88:	2205      	movs	r2, #5
    3f8a:	601a      	str	r2, [r3, #0]
    3f8c:	4770      	bx	lr
    3f8e:	bf00      	nop
    3f90:	e000e010 	.word	0xe000e010

00003f94 <_delay_init>:
}
/**
 * \brief Initialize delay functionality
 */
void _delay_init(void *const hw)
{
    3f94:	b508      	push	{r3, lr}
	_system_time_init(hw);
    3f96:	4b01      	ldr	r3, [pc, #4]	; (3f9c <_delay_init+0x8>)
    3f98:	4798      	blx	r3
    3f9a:	bd08      	pop	{r3, pc}
    3f9c:	00003f81 	.word	0x00003f81

00003fa0 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    3fa0:	0e08      	lsrs	r0, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    3fa2:	e00d      	b.n	3fc0 <_delay_cycles+0x20>
		SysTick->LOAD = 0xFFFFFF;
    3fa4:	4b0d      	ldr	r3, [pc, #52]	; (3fdc <_delay_cycles+0x3c>)
    3fa6:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
    3faa:	6058      	str	r0, [r3, #4]
		SysTick->VAL  = 0xFFFFFF;
    3fac:	6098      	str	r0, [r3, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3fae:	4b0b      	ldr	r3, [pc, #44]	; (3fdc <_delay_cycles+0x3c>)
    3fb0:	681b      	ldr	r3, [r3, #0]
    3fb2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3fb6:	d0fa      	beq.n	3fae <_delay_cycles+0xe>
			;
		buf -= 0xFFFFFF;
    3fb8:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    3fbc:	3101      	adds	r1, #1
	while (n--) {
    3fbe:	4610      	mov	r0, r2
    3fc0:	1e43      	subs	r3, r0, #1
    3fc2:	b2da      	uxtb	r2, r3
    3fc4:	2800      	cmp	r0, #0
    3fc6:	d1ed      	bne.n	3fa4 <_delay_cycles+0x4>
	}

	SysTick->LOAD = buf;
    3fc8:	4b04      	ldr	r3, [pc, #16]	; (3fdc <_delay_cycles+0x3c>)
    3fca:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    3fcc:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    3fce:	4b03      	ldr	r3, [pc, #12]	; (3fdc <_delay_cycles+0x3c>)
    3fd0:	681b      	ldr	r3, [r3, #0]
    3fd2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    3fd6:	d0fa      	beq.n	3fce <_delay_cycles+0x2e>
		;
}
    3fd8:	4770      	bx	lr
    3fda:	bf00      	nop
    3fdc:	e000e010 	.word	0xe000e010

00003fe0 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    3fe0:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    3fe2:	68c3      	ldr	r3, [r0, #12]
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_MC1;
}

static inline bool hri_tc_get_interrupt_OVF_bit(const void *const hw)
{
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    3fe4:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    3fe6:	f012 0f01 	tst.w	r2, #1
    3fea:	d100      	bne.n	3fee <tc_interrupt_handler+0xe>
    3fec:	bd08      	pop	{r3, pc}
}

static inline void hri_tc_clear_interrupt_OVF_bit(const void *const hw)
{
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    3fee:	2201      	movs	r2, #1
    3ff0:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    3ff2:	6803      	ldr	r3, [r0, #0]
    3ff4:	4798      	blx	r3
	}
}
    3ff6:	e7f9      	b.n	3fec <tc_interrupt_handler+0xc>

00003ff8 <_tc_init_irq_param>:
/**
 * \brief Init irq param with the given tc hardware instance
 */
static void _tc_init_irq_param(const void *const hw, void *dev)
{
	if (hw == TC0) {
    3ff8:	4b03      	ldr	r3, [pc, #12]	; (4008 <_tc_init_irq_param+0x10>)
    3ffa:	4298      	cmp	r0, r3
    3ffc:	d000      	beq.n	4000 <_tc_init_irq_param+0x8>
    3ffe:	4770      	bx	lr
		_tc0_dev = (struct _timer_device *)dev;
    4000:	4b02      	ldr	r3, [pc, #8]	; (400c <_tc_init_irq_param+0x14>)
    4002:	6019      	str	r1, [r3, #0]
	}
}
    4004:	e7fb      	b.n	3ffe <_tc_init_irq_param+0x6>
    4006:	bf00      	nop
    4008:	40003800 	.word	0x40003800
    400c:	20000644 	.word	0x20000644

00004010 <get_tc_index>:
{
    4010:	b570      	push	{r4, r5, r6, lr}
    4012:	b086      	sub	sp, #24
    4014:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    4016:	466c      	mov	r4, sp
    4018:	4d17      	ldr	r5, [pc, #92]	; (4078 <get_tc_index+0x68>)
    401a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    401c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    401e:	e895 0003 	ldmia.w	r5, {r0, r1}
    4022:	e884 0003 	stmia.w	r4, {r0, r1}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    4026:	2300      	movs	r3, #0
    4028:	2b05      	cmp	r3, #5
    402a:	d80a      	bhi.n	4042 <get_tc_index+0x32>
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    402c:	aa06      	add	r2, sp, #24
    402e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    4032:	f852 2c18 	ldr.w	r2, [r2, #-24]
    4036:	42b2      	cmp	r2, r6
    4038:	d001      	beq.n	403e <get_tc_index+0x2e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    403a:	3301      	adds	r3, #1
    403c:	e7f4      	b.n	4028 <get_tc_index+0x18>
			return i;
    403e:	b2db      	uxtb	r3, r3
    4040:	e000      	b.n	4044 <get_tc_index+0x34>
		}
	}
	return 0;
    4042:	2300      	movs	r3, #0
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    4044:	2200      	movs	r2, #0
    4046:	b14a      	cbz	r2, 405c <get_tc_index+0x4c>
	ASSERT(false);
    4048:	f44f 729e 	mov.w	r2, #316	; 0x13c
    404c:	490b      	ldr	r1, [pc, #44]	; (407c <get_tc_index+0x6c>)
    404e:	2000      	movs	r0, #0
    4050:	4b0b      	ldr	r3, [pc, #44]	; (4080 <get_tc_index+0x70>)
    4052:	4798      	blx	r3
	return -1;
    4054:	f04f 30ff 	mov.w	r0, #4294967295
}
    4058:	b006      	add	sp, #24
    405a:	bd70      	pop	{r4, r5, r6, pc}
		if (_tcs[i].number == index) {
    405c:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    4060:	0088      	lsls	r0, r1, #2
    4062:	4905      	ldr	r1, [pc, #20]	; (4078 <get_tc_index+0x68>)
    4064:	4401      	add	r1, r0
    4066:	7e09      	ldrb	r1, [r1, #24]
    4068:	4299      	cmp	r1, r3
    406a:	d002      	beq.n	4072 <get_tc_index+0x62>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    406c:	3201      	adds	r2, #1
    406e:	b2d2      	uxtb	r2, r2
    4070:	e7e9      	b.n	4046 <get_tc_index+0x36>
			return i;
    4072:	b250      	sxtb	r0, r2
    4074:	e7f0      	b.n	4058 <get_tc_index+0x48>
    4076:	bf00      	nop
    4078:	00007e7c 	.word	0x00007e7c
    407c:	00007ea8 	.word	0x00007ea8
    4080:	0000251d 	.word	0x0000251d

00004084 <_timer_init>:
{
    4084:	b570      	push	{r4, r5, r6, lr}
    4086:	4606      	mov	r6, r0
    4088:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    408a:	4608      	mov	r0, r1
    408c:	4b66      	ldr	r3, [pc, #408]	; (4228 <_timer_init+0x1a4>)
    408e:	4798      	blx	r3
    4090:	4605      	mov	r5, r0
	device->hw = hw;
    4092:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    4094:	228d      	movs	r2, #141	; 0x8d
    4096:	4965      	ldr	r1, [pc, #404]	; (422c <_timer_init+0x1a8>)
    4098:	2001      	movs	r0, #1
    409a:	4b65      	ldr	r3, [pc, #404]	; (4230 <_timer_init+0x1ac>)
    409c:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    409e:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    40a0:	f013 0f01 	tst.w	r3, #1
    40a4:	d119      	bne.n	40da <_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    40a6:	6923      	ldr	r3, [r4, #16]
    40a8:	f013 0f03 	tst.w	r3, #3
    40ac:	d1fb      	bne.n	40a6 <_timer_init+0x22>

static inline hri_tc_ctrla_reg_t hri_tc_get_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t mask)
{
	uint32_t tmp;
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_SWRST | TC_SYNCBUSY_ENABLE);
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    40ae:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    40b0:	f013 0f02 	tst.w	r3, #2
    40b4:	d00b      	beq.n	40ce <_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    40b6:	6823      	ldr	r3, [r4, #0]
    40b8:	f023 0302 	bic.w	r3, r3, #2
    40bc:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    40be:	6923      	ldr	r3, [r4, #16]
    40c0:	f013 0f03 	tst.w	r3, #3
    40c4:	d1fb      	bne.n	40be <_timer_init+0x3a>
    40c6:	6923      	ldr	r3, [r4, #16]
    40c8:	f013 0f02 	tst.w	r3, #2
    40cc:	d1fb      	bne.n	40c6 <_timer_init+0x42>
}

static inline void hri_tc_write_CTRLA_reg(const void *const hw, hri_tc_ctrla_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    40ce:	2301      	movs	r3, #1
    40d0:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    40d2:	6923      	ldr	r3, [r4, #16]
    40d4:	f013 0f03 	tst.w	r3, #3
    40d8:	d1fb      	bne.n	40d2 <_timer_init+0x4e>
    40da:	6923      	ldr	r3, [r4, #16]
    40dc:	f013 0f01 	tst.w	r3, #1
    40e0:	d1fb      	bne.n	40da <_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    40e2:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    40e6:	009a      	lsls	r2, r3, #2
    40e8:	4b52      	ldr	r3, [pc, #328]	; (4234 <_timer_init+0x1b0>)
    40ea:	4413      	add	r3, r2
    40ec:	69db      	ldr	r3, [r3, #28]
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    40ee:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    40f0:	6923      	ldr	r3, [r4, #16]
    40f2:	f013 0f03 	tst.w	r3, #3
    40f6:	d1fb      	bne.n	40f0 <_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    40f8:	00aa      	lsls	r2, r5, #2
    40fa:	442a      	add	r2, r5
    40fc:	0091      	lsls	r1, r2, #2
    40fe:	4b4d      	ldr	r3, [pc, #308]	; (4234 <_timer_init+0x1b0>)
    4100:	440b      	add	r3, r1
    4102:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
}

static inline void hri_tc_write_DBGCTRL_reg(const void *const hw, hri_tc_dbgctrl_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    4106:	73e2      	strb	r2, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    4108:	8c1a      	ldrh	r2, [r3, #32]
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    410a:	80e2      	strh	r2, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    410c:	2201      	movs	r2, #1
    410e:	7322      	strb	r2, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    4110:	69db      	ldr	r3, [r3, #28]
    4112:	f003 030c 	and.w	r3, r3, #12
    4116:	2b08      	cmp	r3, #8
    4118:	d056      	beq.n	41c8 <_timer_init+0x144>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    411a:	2b00      	cmp	r3, #0
    411c:	d163      	bne.n	41e6 <_timer_init+0x162>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    411e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4122:	009a      	lsls	r2, r3, #2
    4124:	4b43      	ldr	r3, [pc, #268]	; (4234 <_timer_init+0x1b0>)
    4126:	4413      	add	r3, r2
    4128:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    412a:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    412c:	6923      	ldr	r3, [r4, #16]
    412e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    4132:	d1fb      	bne.n	412c <_timer_init+0xa8>
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    4134:	2300      	movs	r3, #0
    4136:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4138:	6923      	ldr	r3, [r4, #16]
    413a:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    413e:	d1fb      	bne.n	4138 <_timer_init+0xb4>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    4140:	2301      	movs	r3, #1
    4142:	7263      	strb	r3, [r4, #9]
	_tc_init_irq_param(hw, (void *)device);
    4144:	4631      	mov	r1, r6
    4146:	4620      	mov	r0, r4
    4148:	4b3b      	ldr	r3, [pc, #236]	; (4238 <_timer_init+0x1b4>)
    414a:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    414c:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4150:	009a      	lsls	r2, r3, #2
    4152:	4b38      	ldr	r3, [pc, #224]	; (4234 <_timer_init+0x1b0>)
    4154:	4413      	add	r3, r2
    4156:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    415a:	2b00      	cmp	r3, #0
    415c:	db0d      	blt.n	417a <_timer_init+0xf6>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    415e:	095a      	lsrs	r2, r3, #5
    4160:	f003 031f 	and.w	r3, r3, #31
    4164:	2101      	movs	r1, #1
    4166:	fa01 f303 	lsl.w	r3, r1, r3
    416a:	3220      	adds	r2, #32
    416c:	4933      	ldr	r1, [pc, #204]	; (423c <_timer_init+0x1b8>)
    416e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    4172:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4176:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    417a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    417e:	009a      	lsls	r2, r3, #2
    4180:	4b2c      	ldr	r3, [pc, #176]	; (4234 <_timer_init+0x1b0>)
    4182:	4413      	add	r3, r2
    4184:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    4188:	2b00      	cmp	r3, #0
    418a:	db09      	blt.n	41a0 <_timer_init+0x11c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    418c:	095a      	lsrs	r2, r3, #5
    418e:	f003 031f 	and.w	r3, r3, #31
    4192:	2101      	movs	r1, #1
    4194:	fa01 f303 	lsl.w	r3, r1, r3
    4198:	3260      	adds	r2, #96	; 0x60
    419a:	4928      	ldr	r1, [pc, #160]	; (423c <_timer_init+0x1b8>)
    419c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
	NVIC_EnableIRQ(_tcs[i].irq);
    41a0:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    41a4:	00aa      	lsls	r2, r5, #2
    41a6:	4b23      	ldr	r3, [pc, #140]	; (4234 <_timer_init+0x1b0>)
    41a8:	4413      	add	r3, r2
    41aa:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
  if ((int32_t)(IRQn) >= 0)
    41ae:	2b00      	cmp	r3, #0
    41b0:	db08      	blt.n	41c4 <_timer_init+0x140>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    41b2:	0959      	lsrs	r1, r3, #5
    41b4:	f003 031f 	and.w	r3, r3, #31
    41b8:	2201      	movs	r2, #1
    41ba:	fa02 f303 	lsl.w	r3, r2, r3
    41be:	4a1f      	ldr	r2, [pc, #124]	; (423c <_timer_init+0x1b8>)
    41c0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    41c4:	2000      	movs	r0, #0
    41c6:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    41c8:	4b1a      	ldr	r3, [pc, #104]	; (4234 <_timer_init+0x1b0>)
    41ca:	440b      	add	r3, r1
    41cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    41ce:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    41d0:	6923      	ldr	r3, [r4, #16]
    41d2:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    41d6:	d1fb      	bne.n	41d0 <_timer_init+0x14c>
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    41d8:	2300      	movs	r3, #0
    41da:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    41dc:	6923      	ldr	r3, [r4, #16]
    41de:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    41e2:	d1fb      	bne.n	41dc <_timer_init+0x158>
    41e4:	e7ac      	b.n	4140 <_timer_init+0xbc>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    41e6:	2b04      	cmp	r3, #4
    41e8:	d1aa      	bne.n	4140 <_timer_init+0xbc>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    41ea:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    41ee:	009a      	lsls	r2, r3, #2
    41f0:	4b10      	ldr	r3, [pc, #64]	; (4234 <_timer_init+0x1b0>)
    41f2:	4413      	add	r3, r2
    41f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    41f8:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    41fa:	6923      	ldr	r3, [r4, #16]
    41fc:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    4200:	d1fb      	bne.n	41fa <_timer_init+0x176>
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    4202:	2300      	movs	r3, #0
    4204:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    4206:	6923      	ldr	r3, [r4, #16]
    4208:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    420c:	d1fb      	bne.n	4206 <_timer_init+0x182>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    420e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4212:	009a      	lsls	r2, r3, #2
    4214:	4b07      	ldr	r3, [pc, #28]	; (4234 <_timer_init+0x1b0>)
    4216:	4413      	add	r3, r2
    4218:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
	((Tc *)hw)->COUNT8.PER.reg = data;
    421c:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    421e:	6923      	ldr	r3, [r4, #16]
    4220:	f013 0f20 	tst.w	r3, #32
    4224:	d1fb      	bne.n	421e <_timer_init+0x19a>
    4226:	e78b      	b.n	4140 <_timer_init+0xbc>
    4228:	00004011 	.word	0x00004011
    422c:	00007ea8 	.word	0x00007ea8
    4230:	0000251d 	.word	0x0000251d
    4234:	00007e7c 	.word	0x00007e7c
    4238:	00003ff9 	.word	0x00003ff9
    423c:	e000e100 	.word	0xe000e100

00004240 <_tc_get_timer>:
}
    4240:	2000      	movs	r0, #0
    4242:	4770      	bx	lr

00004244 <TC0_Handler>:
{
    4244:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    4246:	4b02      	ldr	r3, [pc, #8]	; (4250 <TC0_Handler+0xc>)
    4248:	6818      	ldr	r0, [r3, #0]
    424a:	4b02      	ldr	r3, [pc, #8]	; (4254 <TC0_Handler+0x10>)
    424c:	4798      	blx	r3
    424e:	bd08      	pop	{r3, pc}
    4250:	20000644 	.word	0x20000644
    4254:	00003fe1 	.word	0x00003fe1

00004258 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    4258:	2000      	movs	r0, #0
    425a:	4770      	bx	lr

0000425c <_usb_load_calib>:
#define NVM_USB_PAD_TRANSP_SIZE 5
#define NVM_USB_PAD_TRIM_POS 42
#define NVM_USB_PAD_TRIM_SIZE 3
	Usb *    hw = USB;
	uint32_t pad_transn
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    425c:	4b14      	ldr	r3, [pc, #80]	; (42b0 <_usb_load_calib+0x54>)
    425e:	681a      	ldr	r2, [r3, #0]
	      & ((1 << NVM_USB_PAD_TRANSN_SIZE) - 1);
	uint32_t pad_transp
    4260:	f3c2 1344 	ubfx	r3, r2, #5, #5
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSP_POS / 32)) >> (NVM_USB_PAD_TRANSP_POS % 32))
	      & ((1 << NVM_USB_PAD_TRANSP_SIZE) - 1);
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    4264:	f3c2 2182 	ubfx	r1, r2, #10, #3
	                    & ((1 << NVM_USB_PAD_TRIM_SIZE) - 1);
	if (pad_transn == 0 || pad_transn == 0x1F) {
    4268:	f012 021f 	ands.w	r2, r2, #31
    426c:	d003      	beq.n	4276 <_usb_load_calib+0x1a>
    426e:	2a1f      	cmp	r2, #31
    4270:	d102      	bne.n	4278 <_usb_load_calib+0x1c>
		pad_transn = 9;
    4272:	2209      	movs	r2, #9
    4274:	e000      	b.n	4278 <_usb_load_calib+0x1c>
    4276:	2209      	movs	r2, #9
	}
	if (pad_transp == 0 || pad_transp == 0x1F) {
    4278:	b11b      	cbz	r3, 4282 <_usb_load_calib+0x26>
    427a:	2b1f      	cmp	r3, #31
    427c:	d102      	bne.n	4284 <_usb_load_calib+0x28>
		pad_transp = 25;
    427e:	2319      	movs	r3, #25
    4280:	e000      	b.n	4284 <_usb_load_calib+0x28>
    4282:	2319      	movs	r3, #25
	}
	if (pad_trim == 0 || pad_trim == 0x7) {
    4284:	b119      	cbz	r1, 428e <_usb_load_calib+0x32>
    4286:	2907      	cmp	r1, #7
    4288:	d102      	bne.n	4290 <_usb_load_calib+0x34>
		pad_trim = 6;
    428a:	2106      	movs	r1, #6
    428c:	e000      	b.n	4290 <_usb_load_calib+0x34>
    428e:	2106      	movs	r1, #6
	}

	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    4290:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
    4294:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
    4298:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    429c:	8513      	strh	r3, [r2, #40]	; 0x28

	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    429e:	78d3      	ldrb	r3, [r2, #3]
    42a0:	f043 0303 	orr.w	r3, r3, #3
    42a4:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    42a6:	78d3      	ldrb	r3, [r2, #3]
    42a8:	f043 030c 	orr.w	r3, r3, #12
    42ac:	70d3      	strb	r3, [r2, #3]
    42ae:	4770      	bx	lr
    42b0:	00800084 	.word	0x00800084

000042b4 <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    42b4:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    42b6:	7c83      	ldrb	r3, [r0, #18]
    42b8:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    42bc:	7cc2      	ldrb	r2, [r0, #19]
    42be:	f002 0107 	and.w	r1, r2, #7

	if (!is_ctrl) {
    42c2:	2901      	cmp	r1, #1
    42c4:	d00c      	beq.n	42e0 <_usb_d_dev_handle_setup+0x2c>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    42c6:	f103 0208 	add.w	r2, r3, #8
    42ca:	0152      	lsls	r2, r2, #5
    42cc:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    42d0:	2110      	movs	r1, #16
    42d2:	71d1      	strb	r1, [r2, #7]
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    42d4:	015b      	lsls	r3, r3, #5
    42d6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    42da:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    42de:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    42e0:	f012 0f40 	tst.w	r2, #64	; 0x40
    42e4:	d00c      	beq.n	4300 <_usb_d_dev_handle_setup+0x4c>
		ept->flags.bits.is_busy = 0;
    42e6:	7cc2      	ldrb	r2, [r0, #19]
    42e8:	f36f 1286 	bfc	r2, #6, #1
    42ec:	74c2      	strb	r2, [r0, #19]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    42ee:	f103 0208 	add.w	r2, r3, #8
    42f2:	0152      	lsls	r2, r2, #5
    42f4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    42f8:	2180      	movs	r1, #128	; 0x80
    42fa:	7111      	strb	r1, [r2, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    42fc:	2140      	movs	r1, #64	; 0x40
    42fe:	7151      	strb	r1, [r2, #5]

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    4300:	7cc2      	ldrb	r2, [r0, #19]
    4302:	f36f 02c3 	bfc	r2, #3, #1
    4306:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    4308:	4909      	ldr	r1, [pc, #36]	; (4330 <_usb_d_dev_handle_setup+0x7c>)
    430a:	015a      	lsls	r2, r3, #5
    430c:	188c      	adds	r4, r1, r2
    430e:	2500      	movs	r5, #0
    4310:	72a5      	strb	r5, [r4, #10]
    4312:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4314:	3308      	adds	r3, #8
    4316:	015b      	lsls	r3, r3, #5
    4318:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    431c:	246f      	movs	r4, #111	; 0x6f
    431e:	71dc      	strb	r4, [r3, #7]
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4320:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4324:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    4328:	6e8b      	ldr	r3, [r1, #104]	; 0x68
    432a:	7c80      	ldrb	r0, [r0, #18]
    432c:	4798      	blx	r3
    432e:	bd38      	pop	{r3, r4, r5, pc}
    4330:	20000648 	.word	0x20000648

00004334 <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    4334:	b508      	push	{r3, lr}
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4336:	7c83      	ldrb	r3, [r0, #18]
    4338:	f003 030f 	and.w	r3, r3, #15
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    433c:	2220      	movs	r2, #32
    433e:	fa02 f101 	lsl.w	r1, r2, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    4342:	b2c9      	uxtb	r1, r1
    4344:	015b      	lsls	r3, r3, #5
    4346:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    434a:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    434e:	4b03      	ldr	r3, [pc, #12]	; (435c <_usb_d_dev_handle_stall+0x28>)
    4350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4352:	6882      	ldr	r2, [r0, #8]
    4354:	2101      	movs	r1, #1
    4356:	7c80      	ldrb	r0, [r0, #18]
    4358:	4798      	blx	r3
    435a:	bd08      	pop	{r3, pc}
    435c:	20000648 	.word	0x20000648

00004360 <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    4360:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    4362:	7c84      	ldrb	r4, [r0, #18]
    4364:	2cff      	cmp	r4, #255	; 0xff
    4366:	d003      	beq.n	4370 <_usb_d_dev_trans_done+0x10>
    4368:	7cc3      	ldrb	r3, [r0, #19]
    436a:	f013 0f40 	tst.w	r3, #64	; 0x40
    436e:	d100      	bne.n	4372 <_usb_d_dev_trans_done+0x12>
    4370:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    4372:	7cc2      	ldrb	r2, [r0, #19]
    4374:	f36f 1286 	bfc	r2, #6, #1
    4378:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    437a:	4a03      	ldr	r2, [pc, #12]	; (4388 <_usb_d_dev_trans_done+0x28>)
    437c:	6f15      	ldr	r5, [r2, #112]	; 0x70
    437e:	6882      	ldr	r2, [r0, #8]
    4380:	4620      	mov	r0, r4
    4382:	47a8      	blx	r5
    4384:	e7f4      	b.n	4370 <_usb_d_dev_trans_done+0x10>
    4386:	bf00      	nop
    4388:	20000648 	.word	0x20000648

0000438c <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    438c:	b530      	push	{r4, r5, lr}
    438e:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4390:	7c84      	ldrb	r4, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    4392:	4d19      	ldr	r5, [pc, #100]	; (43f8 <_usb_d_dev_trans_stop+0x6c>)
    4394:	882d      	ldrh	r5, [r5, #0]
    4396:	f8ad 5004 	strh.w	r5, [sp, #4]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    439a:	2cff      	cmp	r4, #255	; 0xff
    439c:	d022      	beq.n	43e4 <_usb_d_dev_trans_stop+0x58>
    439e:	f004 030f 	and.w	r3, r4, #15
    43a2:	7cc4      	ldrb	r4, [r0, #19]
    43a4:	f014 0f40 	tst.w	r4, #64	; 0x40
    43a8:	d01c      	beq.n	43e4 <_usb_d_dev_trans_stop+0x58>
		return;
	}
	/* Stop transfer */
	if (dir) {
    43aa:	b1e9      	cbz	r1, 43e8 <_usb_d_dev_trans_stop+0x5c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    43ac:	f103 0408 	add.w	r4, r3, #8
    43b0:	0164      	lsls	r4, r4, #5
    43b2:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    43b6:	2580      	movs	r5, #128	; 0x80
    43b8:	7125      	strb	r5, [r4, #4]
    43ba:	460c      	mov	r4, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    43bc:	a902      	add	r1, sp, #8
    43be:	440c      	add	r4, r1
    43c0:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    43c4:	f103 0508 	add.w	r5, r3, #8
    43c8:	016d      	lsls	r5, r5, #5
    43ca:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    43ce:	71e9      	strb	r1, [r5, #7]
	_usbd_ep_int_dis(epn, intflags[dir]);
    43d0:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    43d4:	015b      	lsls	r3, r3, #5
    43d6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    43da:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usb_d_dev_trans_done(ept, code);
    43de:	4611      	mov	r1, r2
    43e0:	4b06      	ldr	r3, [pc, #24]	; (43fc <_usb_d_dev_trans_stop+0x70>)
    43e2:	4798      	blx	r3
}
    43e4:	b003      	add	sp, #12
    43e6:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    43e8:	f103 0408 	add.w	r4, r3, #8
    43ec:	0164      	lsls	r4, r4, #5
    43ee:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    43f2:	2540      	movs	r5, #64	; 0x40
    43f4:	7165      	strb	r5, [r4, #5]
    43f6:	e7e0      	b.n	43ba <_usb_d_dev_trans_stop+0x2e>
    43f8:	00007ebc 	.word	0x00007ebc
    43fc:	00004361 	.word	0x00004361

00004400 <_usb_d_dev_handle_trfail>:
{
    4400:	b570      	push	{r4, r5, r6, lr}
    4402:	b082      	sub	sp, #8
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    4404:	7c83      	ldrb	r3, [r0, #18]
    4406:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    440a:	4a40      	ldr	r2, [pc, #256]	; (450c <_usb_d_dev_handle_trfail+0x10c>)
    440c:	8892      	ldrh	r2, [r2, #4]
    440e:	f8ad 2004 	strh.w	r2, [sp, #4]
	UsbDeviceDescBank *bank    = prvt_inst.desc_table[epn].DeviceDescBank;
    4412:	4a3f      	ldr	r2, [pc, #252]	; (4510 <_usb_d_dev_handle_trfail+0x110>)
    4414:	eb02 1243 	add.w	r2, r2, r3, lsl #5
	uint8_t            eptype
    4418:	460c      	mov	r4, r1
    441a:	b3a9      	cbz	r1, 4488 <_usb_d_dev_handle_trfail+0x88>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    441c:	f103 0108 	add.w	r1, r3, #8
    4420:	0149      	lsls	r1, r1, #5
    4422:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    4426:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    4428:	f3c5 1502 	ubfx	r5, r5, #4, #3
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    442c:	7cc1      	ldrb	r1, [r0, #19]
    442e:	f001 0607 	and.w	r6, r1, #7
	st.reg = bank[bank_n].STATUS_BK.reg;
    4432:	eb02 1204 	add.w	r2, r2, r4, lsl #4
    4436:	7a91      	ldrb	r1, [r2, #10]
    4438:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    443a:	2d02      	cmp	r5, #2
    443c:	d02d      	beq.n	449a <_usb_d_dev_handle_trfail+0x9a>
	} else if (st.bit.ERRORFLOW) {
    443e:	f011 0f02 	tst.w	r1, #2
    4442:	d049      	beq.n	44d8 <_usb_d_dev_handle_trfail+0xd8>
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    4444:	7a91      	ldrb	r1, [r2, #10]
    4446:	f36f 0141 	bfc	r1, #1, #1
    444a:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    444c:	aa02      	add	r2, sp, #8
    444e:	1911      	adds	r1, r2, r4
    4450:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    4454:	f103 0208 	add.w	r2, r3, #8
    4458:	0152      	lsls	r2, r2, #5
    445a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    445e:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    4460:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4464:	015b      	lsls	r3, r3, #5
    4466:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    446a:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    446e:	2e01      	cmp	r6, #1
    4470:	d14a      	bne.n	4508 <_usb_d_dev_handle_trfail+0x108>
    4472:	7cc3      	ldrb	r3, [r0, #19]
    4474:	f013 0f40 	tst.w	r3, #64	; 0x40
    4478:	d046      	beq.n	4508 <_usb_d_dev_handle_trfail+0x108>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    447a:	09d9      	lsrs	r1, r3, #7
    447c:	428c      	cmp	r4, r1
    447e:	d043      	beq.n	4508 <_usb_d_dev_handle_trfail+0x108>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    4480:	2200      	movs	r2, #0
    4482:	4b24      	ldr	r3, [pc, #144]	; (4514 <_usb_d_dev_handle_trfail+0x114>)
    4484:	4798      	blx	r3
    4486:	e03f      	b.n	4508 <_usb_d_dev_handle_trfail+0x108>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    4488:	f103 0108 	add.w	r1, r3, #8
    448c:	0149      	lsls	r1, r1, #5
    448e:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    4492:	780d      	ldrb	r5, [r1, #0]
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    4494:	f005 0507 	and.w	r5, r5, #7
    4498:	e7c8      	b.n	442c <_usb_d_dev_handle_trfail+0x2c>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    449a:	f011 0f01 	tst.w	r1, #1
    449e:	d0ce      	beq.n	443e <_usb_d_dev_handle_trfail+0x3e>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    44a0:	7a91      	ldrb	r1, [r2, #10]
    44a2:	f36f 0100 	bfc	r1, #0, #1
    44a6:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    44a8:	aa02      	add	r2, sp, #8
    44aa:	1911      	adds	r1, r2, r4
    44ac:	f811 5c04 	ldrb.w	r5, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    44b0:	f103 0208 	add.w	r2, r3, #8
    44b4:	0152      	lsls	r2, r2, #5
    44b6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    44ba:	71d5      	strb	r5, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    44bc:	f811 2c04 	ldrb.w	r2, [r1, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    44c0:	015b      	lsls	r3, r3, #5
    44c2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    44c6:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    44ca:	2204      	movs	r2, #4
    44cc:	1c21      	adds	r1, r4, #0
    44ce:	bf18      	it	ne
    44d0:	2101      	movne	r1, #1
    44d2:	4b10      	ldr	r3, [pc, #64]	; (4514 <_usb_d_dev_handle_trfail+0x114>)
    44d4:	4798      	blx	r3
    44d6:	e017      	b.n	4508 <_usb_d_dev_handle_trfail+0x108>
	bank->STATUS_BK.reg     = 0;
    44d8:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    44dc:	4a0c      	ldr	r2, [pc, #48]	; (4510 <_usb_d_dev_handle_trfail+0x110>)
    44de:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    44e2:	2100      	movs	r1, #0
    44e4:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    44e6:	aa02      	add	r2, sp, #8
    44e8:	4414      	add	r4, r2
    44ea:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    44ee:	f103 0208 	add.w	r2, r3, #8
    44f2:	0152      	lsls	r2, r2, #5
    44f4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    44f8:	71d1      	strb	r1, [r2, #7]
		hri_usbendpoint_clear_EPINTEN_reg(hw, epn, fail[bank_n]);
    44fa:	f814 2c04 	ldrb.w	r2, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    44fe:	015b      	lsls	r3, r3, #5
    4500:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4504:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
}
    4508:	b002      	add	sp, #8
    450a:	bd70      	pop	{r4, r5, r6, pc}
    450c:	00007ebc 	.word	0x00007ebc
    4510:	20000648 	.word	0x20000648
    4514:	0000438d 	.word	0x0000438d

00004518 <_usb_d_dev_reset_epts>:
{
    4518:	b570      	push	{r4, r5, r6, lr}
	for (i = 0; i < USB_D_N_EP; i++) {
    451a:	2400      	movs	r4, #0
    451c:	e019      	b.n	4552 <_usb_d_dev_reset_epts+0x3a>
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    451e:	4e11      	ldr	r6, [pc, #68]	; (4564 <_usb_d_dev_reset_epts+0x4c>)
    4520:	f106 0060 	add.w	r0, r6, #96	; 0x60
    4524:	00a5      	lsls	r5, r4, #2
    4526:	192a      	adds	r2, r5, r4
    4528:	0093      	lsls	r3, r2, #2
    452a:	3310      	adds	r3, #16
    452c:	4418      	add	r0, r3
    452e:	2103      	movs	r1, #3
    4530:	3004      	adds	r0, #4
    4532:	4b0d      	ldr	r3, [pc, #52]	; (4568 <_usb_d_dev_reset_epts+0x50>)
    4534:	4798      	blx	r3
		dev_inst.ep[i].ep       = 0xFF;
    4536:	192a      	adds	r2, r5, r4
    4538:	0093      	lsls	r3, r2, #2
    453a:	4433      	add	r3, r6
    453c:	22ff      	movs	r2, #255	; 0xff
    453e:	f883 2086 	strb.w	r2, [r3, #134]	; 0x86
		dev_inst.ep[i].flags.u8 = 0;
    4542:	4425      	add	r5, r4
    4544:	00ab      	lsls	r3, r5, #2
    4546:	441e      	add	r6, r3
    4548:	2300      	movs	r3, #0
    454a:	f886 3087 	strb.w	r3, [r6, #135]	; 0x87
	for (i = 0; i < USB_D_N_EP; i++) {
    454e:	3401      	adds	r4, #1
    4550:	b2e4      	uxtb	r4, r4
    4552:	2c08      	cmp	r4, #8
    4554:	d9e3      	bls.n	451e <_usb_d_dev_reset_epts+0x6>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    4556:	2260      	movs	r2, #96	; 0x60
    4558:	2100      	movs	r1, #0
    455a:	4802      	ldr	r0, [pc, #8]	; (4564 <_usb_d_dev_reset_epts+0x4c>)
    455c:	4b03      	ldr	r3, [pc, #12]	; (456c <_usb_d_dev_reset_epts+0x54>)
    455e:	4798      	blx	r3
    4560:	bd70      	pop	{r4, r5, r6, pc}
    4562:	bf00      	nop
    4564:	20000648 	.word	0x20000648
    4568:	00004361 	.word	0x00004361
    456c:	0000714b 	.word	0x0000714b

00004570 <_usb_d_dev_in_next>:
{
    4570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4574:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    4576:	7c84      	ldrb	r4, [r0, #18]
    4578:	f004 040f 	and.w	r4, r4, #15
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    457c:	4b52      	ldr	r3, [pc, #328]	; (46c8 <_usb_d_dev_in_next+0x158>)
    457e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    4582:	460e      	mov	r6, r1
    4584:	2900      	cmp	r1, #0
    4586:	d04f      	beq.n	4628 <_usb_d_dev_in_next+0xb8>
    4588:	6958      	ldr	r0, [r3, #20]
    458a:	f3c0 000d 	ubfx	r0, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    458e:	8a2b      	ldrh	r3, [r5, #16]
    4590:	f240 32ff 	movw	r2, #1023	; 0x3ff
    4594:	4293      	cmp	r3, r2
    4596:	d049      	beq.n	462c <_usb_d_dev_in_next+0xbc>
    4598:	3b01      	subs	r3, #1
    459a:	b21b      	sxth	r3, r3
    459c:	4003      	ands	r3, r0
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    459e:	7cef      	ldrb	r7, [r5, #19]
    45a0:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    45a4:	b136      	cbz	r6, 45b4 <_usb_d_dev_in_next+0x44>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    45a6:	f104 0208 	add.w	r2, r4, #8
    45aa:	0152      	lsls	r2, r2, #5
    45ac:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    45b0:	2102      	movs	r1, #2
    45b2:	71d1      	strb	r1, [r2, #7]
	ept->trans_count += trans_count;
    45b4:	68a9      	ldr	r1, [r5, #8]
    45b6:	4401      	add	r1, r0
    45b8:	60a9      	str	r1, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    45ba:	686a      	ldr	r2, [r5, #4]
    45bc:	4291      	cmp	r1, r2
    45be:	d245      	bcs.n	464c <_usb_d_dev_in_next+0xdc>
		trans_next = ept->trans_size - ept->trans_count;
    45c0:	b292      	uxth	r2, r2
    45c2:	b28b      	uxth	r3, r1
    45c4:	1ad2      	subs	r2, r2, r3
    45c6:	b292      	uxth	r2, r2
		if (ept->flags.bits.use_cache) {
    45c8:	7ceb      	ldrb	r3, [r5, #19]
    45ca:	f013 0f20 	tst.w	r3, #32
    45ce:	d02f      	beq.n	4630 <_usb_d_dev_in_next+0xc0>
			if (trans_next > ept->size) {
    45d0:	f8b5 8010 	ldrh.w	r8, [r5, #16]
    45d4:	4542      	cmp	r2, r8
    45d6:	d800      	bhi.n	45da <_usb_d_dev_in_next+0x6a>
		trans_next = ept->trans_size - ept->trans_count;
    45d8:	4690      	mov	r8, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    45da:	682b      	ldr	r3, [r5, #0]
    45dc:	4642      	mov	r2, r8
    45de:	4419      	add	r1, r3
    45e0:	68e8      	ldr	r0, [r5, #12]
    45e2:	4b3a      	ldr	r3, [pc, #232]	; (46cc <_usb_d_dev_in_next+0x15c>)
    45e4:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    45e6:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    45e8:	4b37      	ldr	r3, [pc, #220]	; (46c8 <_usb_d_dev_in_next+0x158>)
    45ea:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    45ee:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    45f0:	4b35      	ldr	r3, [pc, #212]	; (46c8 <_usb_d_dev_in_next+0x158>)
    45f2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    45f6:	695a      	ldr	r2, [r3, #20]
    45f8:	f368 020d 	bfi	r2, r8, #0, #14
    45fc:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    45fe:	695a      	ldr	r2, [r3, #20]
    4600:	f36f 329b 	bfc	r2, #14, #14
    4604:	615a      	str	r2, [r3, #20]
	if (!isr) {
    4606:	b93e      	cbnz	r6, 4618 <_usb_d_dev_in_next+0xa8>
		if (is_ctrl) {
    4608:	2f01      	cmp	r7, #1
    460a:	d05b      	beq.n	46c4 <_usb_d_dev_in_next+0x154>
			inten = USB_D_BANK1_INT_FLAGS;
    460c:	224a      	movs	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    460e:	0163      	lsls	r3, r4, #5
    4610:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4614:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4618:	3408      	adds	r4, #8
    461a:	0164      	lsls	r4, r4, #5
    461c:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4620:	2380      	movs	r3, #128	; 0x80
    4622:	7163      	strb	r3, [r4, #5]
    4624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    4628:	2000      	movs	r0, #0
    462a:	e7b0      	b.n	458e <_usb_d_dev_in_next+0x1e>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    462c:	b21b      	sxth	r3, r3
    462e:	e7b5      	b.n	459c <_usb_d_dev_in_next+0x2c>
			if (trans_next > USB_D_DEV_TRANS_MAX) {
    4630:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
    4634:	d807      	bhi.n	4646 <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    4636:	4690      	mov	r8, r2
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    4638:	682b      	ldr	r3, [r5, #0]
    463a:	4419      	add	r1, r3
	bank->ADDR.reg          = addr;
    463c:	4b22      	ldr	r3, [pc, #136]	; (46c8 <_usb_d_dev_in_next+0x158>)
    463e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4642:	6119      	str	r1, [r3, #16]
    4644:	e7d4      	b.n	45f0 <_usb_d_dev_in_next+0x80>
				trans_next = USB_D_DEV_TRANS_MAX;
    4646:	f44f 5800 	mov.w	r8, #8192	; 0x2000
    464a:	e7f5      	b.n	4638 <_usb_d_dev_in_next+0xc8>
	} else if (ept->flags.bits.need_zlp) {
    464c:	7cea      	ldrb	r2, [r5, #19]
    464e:	f012 0f10 	tst.w	r2, #16
    4652:	d00f      	beq.n	4674 <_usb_d_dev_in_next+0x104>
		ept->flags.bits.need_zlp = 0;
    4654:	7ceb      	ldrb	r3, [r5, #19]
    4656:	f36f 1304 	bfc	r3, #4, #1
    465a:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    465c:	4b1a      	ldr	r3, [pc, #104]	; (46c8 <_usb_d_dev_in_next+0x158>)
    465e:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    4662:	695a      	ldr	r2, [r3, #20]
    4664:	f36f 020d 	bfc	r2, #0, #14
    4668:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    466a:	695a      	ldr	r2, [r3, #20]
    466c:	f36f 329b 	bfc	r2, #14, #14
    4670:	615a      	str	r2, [r3, #20]
    4672:	e7c8      	b.n	4606 <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    4674:	2f01      	cmp	r7, #1
    4676:	d00e      	beq.n	4696 <_usb_d_dev_in_next+0x126>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    4678:	0164      	lsls	r4, r4, #5
    467a:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    467e:	224a      	movs	r2, #74	; 0x4a
    4680:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    4684:	8a2a      	ldrh	r2, [r5, #16]
    4686:	4293      	cmp	r3, r2
    4688:	d00c      	beq.n	46a4 <_usb_d_dev_in_next+0x134>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    468a:	2100      	movs	r1, #0
    468c:	4628      	mov	r0, r5
    468e:	4b10      	ldr	r3, [pc, #64]	; (46d0 <_usb_d_dev_in_next+0x160>)
    4690:	4798      	blx	r3
	return;
    4692:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    4696:	0164      	lsls	r4, r4, #5
    4698:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    469c:	224b      	movs	r2, #75	; 0x4b
    469e:	f884 2108 	strb.w	r2, [r4, #264]	; 0x108
    46a2:	e7ef      	b.n	4684 <_usb_d_dev_in_next+0x114>
		ept->flags.bits.is_busy = 0;
    46a4:	7ceb      	ldrb	r3, [r5, #19]
    46a6:	f36f 1386 	bfc	r3, #6, #1
    46aa:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    46ac:	4b06      	ldr	r3, [pc, #24]	; (46c8 <_usb_d_dev_in_next+0x158>)
    46ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    46b0:	68a9      	ldr	r1, [r5, #8]
    46b2:	7ca8      	ldrb	r0, [r5, #18]
    46b4:	4798      	blx	r3
    46b6:	2800      	cmp	r0, #0
    46b8:	d1b4      	bne.n	4624 <_usb_d_dev_in_next+0xb4>
		ept->flags.bits.is_busy = 1;
    46ba:	7ceb      	ldrb	r3, [r5, #19]
    46bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    46c0:	74eb      	strb	r3, [r5, #19]
    46c2:	e7e2      	b.n	468a <_usb_d_dev_in_next+0x11a>
			inten = USB_D_BANK1_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL0;
    46c4:	224e      	movs	r2, #78	; 0x4e
    46c6:	e7a2      	b.n	460e <_usb_d_dev_in_next+0x9e>
    46c8:	20000648 	.word	0x20000648
    46cc:	00007135 	.word	0x00007135
    46d0:	00004361 	.word	0x00004361

000046d4 <_usb_d_dev_out_next>:
{
    46d4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    46d8:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    46da:	7c85      	ldrb	r5, [r0, #18]
    46dc:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    46e0:	460f      	mov	r7, r1
    46e2:	2900      	cmp	r1, #0
    46e4:	d050      	beq.n	4788 <_usb_d_dev_out_next+0xb4>
    46e6:	4b68      	ldr	r3, [pc, #416]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    46e8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    46ec:	685b      	ldr	r3, [r3, #4]
    46ee:	f3c3 3a8d 	ubfx	sl, r3, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    46f2:	2f00      	cmp	r7, #0
    46f4:	d04b      	beq.n	478e <_usb_d_dev_out_next+0xba>
    46f6:	4b64      	ldr	r3, [pc, #400]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    46f8:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    46fc:	685b      	ldr	r3, [r3, #4]
    46fe:	f3c3 090d 	ubfx	r9, r3, #0, #14
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    4702:	8a26      	ldrh	r6, [r4, #16]
    4704:	f240 33ff 	movw	r3, #1023	; 0x3ff
    4708:	429e      	cmp	r6, r3
    470a:	d001      	beq.n	4710 <_usb_d_dev_out_next+0x3c>
    470c:	3e01      	subs	r6, #1
    470e:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    4710:	ea09 0b06 	and.w	fp, r9, r6
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    4714:	f894 8013 	ldrb.w	r8, [r4, #19]
    4718:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    471c:	b137      	cbz	r7, 472c <_usb_d_dev_out_next+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    471e:	f105 0308 	add.w	r3, r5, #8
    4722:	015b      	lsls	r3, r3, #5
    4724:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4728:	2201      	movs	r2, #1
    472a:	71da      	strb	r2, [r3, #7]
	if (ept->flags.bits.use_cache && ept->trans_size) {
    472c:	7ce3      	ldrb	r3, [r4, #19]
    472e:	f013 0f20 	tst.w	r3, #32
    4732:	d00e      	beq.n	4752 <_usb_d_dev_out_next+0x7e>
    4734:	6862      	ldr	r2, [r4, #4]
    4736:	b162      	cbz	r2, 4752 <_usb_d_dev_out_next+0x7e>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    4738:	b292      	uxth	r2, r2
    473a:	68a0      	ldr	r0, [r4, #8]
    473c:	b283      	uxth	r3, r0
    473e:	1ad2      	subs	r2, r2, r3
    4740:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    4742:	6823      	ldr	r3, [r4, #0]
    4744:	4418      	add	r0, r3
    4746:	68e1      	ldr	r1, [r4, #12]
    4748:	4593      	cmp	fp, r2
    474a:	d200      	bcs.n	474e <_usb_d_dev_out_next+0x7a>
    474c:	465a      	mov	r2, fp
    474e:	4b4f      	ldr	r3, [pc, #316]	; (488c <_usb_d_dev_out_next+0x1b8>)
    4750:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    4752:	6863      	ldr	r3, [r4, #4]
    4754:	b9f3      	cbnz	r3, 4794 <_usb_d_dev_out_next+0xc0>
    4756:	7ce2      	ldrb	r2, [r4, #19]
    4758:	f012 0f10 	tst.w	r2, #16
    475c:	d01a      	beq.n	4794 <_usb_d_dev_out_next+0xc0>
		ept->flags.bits.need_zlp  = 0;
    475e:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    4760:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    4764:	f043 0320 	orr.w	r3, r3, #32
    4768:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    476a:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    476c:	4946      	ldr	r1, [pc, #280]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    476e:	016a      	lsls	r2, r5, #5
    4770:	188b      	adds	r3, r1, r2
    4772:	5088      	str	r0, [r1, r2]
		_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    4774:	8a21      	ldrh	r1, [r4, #16]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    4776:	685a      	ldr	r2, [r3, #4]
    4778:	f361 329b 	bfi	r2, r1, #14, #14
    477c:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    477e:	685a      	ldr	r2, [r3, #4]
    4780:	f36f 020d 	bfc	r2, #0, #14
    4784:	605a      	str	r2, [r3, #4]
    4786:	e044      	b.n	4812 <_usb_d_dev_out_next+0x13e>
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    4788:	f04f 0a00 	mov.w	sl, #0
    478c:	e7b1      	b.n	46f2 <_usb_d_dev_out_next+0x1e>
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    478e:	f04f 0900 	mov.w	r9, #0
    4792:	e7b6      	b.n	4702 <_usb_d_dev_out_next+0x2e>
	} else if (isr && last_pkt < ept->size) {
    4794:	b1ef      	cbz	r7, 47d2 <_usb_d_dev_out_next+0xfe>
    4796:	8a22      	ldrh	r2, [r4, #16]
    4798:	4593      	cmp	fp, r2
    479a:	d21a      	bcs.n	47d2 <_usb_d_dev_out_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    479c:	7ce3      	ldrb	r3, [r4, #19]
    479e:	f36f 1304 	bfc	r3, #4, #1
    47a2:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    47a4:	68a3      	ldr	r3, [r4, #8]
    47a6:	444b      	add	r3, r9
    47a8:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    47aa:	f1b8 0f01 	cmp.w	r8, #1
    47ae:	d05d      	beq.n	486c <_usb_d_dev_out_next+0x198>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    47b0:	016b      	lsls	r3, r5, #5
    47b2:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    47b6:	2225      	movs	r2, #37	; 0x25
    47b8:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    47bc:	b91d      	cbnz	r5, 47c6 <_usb_d_dev_out_next+0xf2>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    47be:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    47c0:	016d      	lsls	r5, r5, #5
    47c2:	4b31      	ldr	r3, [pc, #196]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    47c4:	515a      	str	r2, [r3, r5]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    47c6:	2100      	movs	r1, #0
    47c8:	4620      	mov	r0, r4
    47ca:	4b31      	ldr	r3, [pc, #196]	; (4890 <_usb_d_dev_out_next+0x1bc>)
    47cc:	4798      	blx	r3
	return;
    47ce:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		ept->trans_count += trans_size;
    47d2:	68a2      	ldr	r2, [r4, #8]
    47d4:	4452      	add	r2, sl
    47d6:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    47d8:	4293      	cmp	r3, r2
    47da:	d9e6      	bls.n	47aa <_usb_d_dev_out_next+0xd6>
			trans_next = ept->trans_size - ept->trans_count;
    47dc:	b29b      	uxth	r3, r3
    47de:	b291      	uxth	r1, r2
    47e0:	1a5b      	subs	r3, r3, r1
    47e2:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    47e4:	7ce1      	ldrb	r1, [r4, #19]
    47e6:	f011 0f20 	tst.w	r1, #32
    47ea:	d024      	beq.n	4836 <_usb_d_dev_out_next+0x162>
				if (trans_next > ept->size) {
    47ec:	8a26      	ldrh	r6, [r4, #16]
    47ee:	42b3      	cmp	r3, r6
    47f0:	d800      	bhi.n	47f4 <_usb_d_dev_out_next+0x120>
			trans_next = ept->trans_size - ept->trans_count;
    47f2:	461e      	mov	r6, r3
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    47f4:	68e1      	ldr	r1, [r4, #12]
	bank->ADDR.reg          = addr;
    47f6:	016b      	lsls	r3, r5, #5
    47f8:	4a23      	ldr	r2, [pc, #140]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    47fa:	50d1      	str	r1, [r2, r3]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    47fc:	4b22      	ldr	r3, [pc, #136]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    47fe:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4802:	685a      	ldr	r2, [r3, #4]
    4804:	f366 329b 	bfi	r2, r6, #14, #14
    4808:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    480a:	685a      	ldr	r2, [r3, #4]
    480c:	f36f 020d 	bfc	r2, #0, #14
    4810:	605a      	str	r2, [r3, #4]
	if (!isr) {
    4812:	b947      	cbnz	r7, 4826 <_usb_d_dev_out_next+0x152>
		if (is_ctrl) {
    4814:	f1b8 0f01 	cmp.w	r8, #1
    4818:	d02f      	beq.n	487a <_usb_d_dev_out_next+0x1a6>
			inten = USB_D_BANK0_INT_FLAGS;
    481a:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    481c:	016b      	lsls	r3, r5, #5
    481e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4822:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4826:	3508      	adds	r5, #8
    4828:	016d      	lsls	r5, r5, #5
    482a:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    482e:	2340      	movs	r3, #64	; 0x40
    4830:	712b      	strb	r3, [r5, #4]
    4832:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    4836:	8a21      	ldrh	r1, [r4, #16]
    4838:	428b      	cmp	r3, r1
    483a:	d90a      	bls.n	4852 <_usb_d_dev_out_next+0x17e>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    483c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    4840:	d80f      	bhi.n	4862 <_usb_d_dev_out_next+0x18e>
    4842:	ea23 0606 	bic.w	r6, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    4846:	6823      	ldr	r3, [r4, #0]
    4848:	441a      	add	r2, r3
	bank->ADDR.reg          = addr;
    484a:	016b      	lsls	r3, r5, #5
    484c:	490e      	ldr	r1, [pc, #56]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    484e:	50ca      	str	r2, [r1, r3]
    4850:	e7d4      	b.n	47fc <_usb_d_dev_out_next+0x128>
				} else if (trans_next < ept->size) {
    4852:	428b      	cmp	r3, r1
    4854:	d208      	bcs.n	4868 <_usb_d_dev_out_next+0x194>
					ept->flags.bits.use_cache = 1;
    4856:	7ce1      	ldrb	r1, [r4, #19]
    4858:	f041 0120 	orr.w	r1, r1, #32
    485c:	74e1      	strb	r1, [r4, #19]
			trans_next = ept->trans_size - ept->trans_count;
    485e:	461e      	mov	r6, r3
    4860:	e7f1      	b.n	4846 <_usb_d_dev_out_next+0x172>
						trans_next = USB_D_DEV_TRANS_MAX;
    4862:	f44f 5600 	mov.w	r6, #8192	; 0x2000
    4866:	e7ee      	b.n	4846 <_usb_d_dev_out_next+0x172>
			trans_next = ept->trans_size - ept->trans_count;
    4868:	461e      	mov	r6, r3
    486a:	e7ec      	b.n	4846 <_usb_d_dev_out_next+0x172>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    486c:	016b      	lsls	r3, r5, #5
    486e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4872:	222d      	movs	r2, #45	; 0x2d
    4874:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    4878:	e7a0      	b.n	47bc <_usb_d_dev_out_next+0xe8>
	bank->STATUS_BK.reg     = 0;
    487a:	4b03      	ldr	r3, [pc, #12]	; (4888 <_usb_d_dev_out_next+0x1b4>)
    487c:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    4880:	2200      	movs	r2, #0
    4882:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    4884:	222d      	movs	r2, #45	; 0x2d
    4886:	e7c9      	b.n	481c <_usb_d_dev_out_next+0x148>
    4888:	20000648 	.word	0x20000648
    488c:	00007135 	.word	0x00007135
    4890:	00004361 	.word	0x00004361

00004894 <_usb_d_dev_handler>:
{
    4894:	b570      	push	{r4, r5, r6, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    4896:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    489a:	8c1d      	ldrh	r5, [r3, #32]
    489c:	b2ad      	uxth	r5, r5
	if (0 == epint) {
    489e:	b10d      	cbz	r5, 48a4 <_usb_d_dev_handler+0x10>
	bool     rc    = true;
    48a0:	2400      	movs	r4, #0
    48a2:	e0da      	b.n	4a5a <_usb_d_dev_handler+0x1c6>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    48a4:	8b99      	ldrh	r1, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    48a6:	8b1b      	ldrh	r3, [r3, #24]
    48a8:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    48aa:	400b      	ands	r3, r1
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    48ac:	f013 0f04 	tst.w	r3, #4
    48b0:	d110      	bne.n	48d4 <_usb_d_dev_handler+0x40>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    48b2:	f413 7f00 	tst.w	r3, #512	; 0x200
    48b6:	d118      	bne.n	48ea <_usb_d_dev_handler+0x56>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    48b8:	f013 0f80 	tst.w	r3, #128	; 0x80
    48bc:	d13c      	bne.n	4938 <_usb_d_dev_handler+0xa4>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    48be:	f013 0f70 	tst.w	r3, #112	; 0x70
    48c2:	d144      	bne.n	494e <_usb_d_dev_handler+0xba>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    48c4:	f013 0f08 	tst.w	r3, #8
    48c8:	d163      	bne.n	4992 <_usb_d_dev_handler+0xfe>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    48ca:	f013 0f01 	tst.w	r3, #1
    48ce:	d175      	bne.n	49bc <_usb_d_dev_handler+0x128>
		rc = false;
    48d0:	2300      	movs	r3, #0
    48d2:	e007      	b.n	48e4 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    48d4:	2204      	movs	r2, #4
    48d6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    48da:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    48dc:	4b87      	ldr	r3, [pc, #540]	; (4afc <_usb_d_dev_handler+0x268>)
    48de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    48e0:	4798      	blx	r3
		return true;
    48e2:	2301      	movs	r3, #1
		if (_usb_d_dev_handle_nep()) {
    48e4:	2b00      	cmp	r3, #0
    48e6:	d0db      	beq.n	48a0 <_usb_d_dev_handler+0xc>
    48e8:	bd70      	pop	{r4, r5, r6, pc}
    48ea:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    48ee:	f240 2201 	movw	r2, #513	; 0x201
    48f2:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    48f4:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    48f6:	2270      	movs	r2, #112	; 0x70
    48f8:	831a      	strh	r2, [r3, #24]
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    48fa:	2300      	movs	r3, #0
    48fc:	2b01      	cmp	r3, #1
    48fe:	d814      	bhi.n	492a <_usb_d_dev_handler+0x96>
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    4900:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    4902:	4a7e      	ldr	r2, [pc, #504]	; (4afc <_usb_d_dev_handler+0x268>)
    4904:	eb02 1243 	add.w	r2, r2, r3, lsl #5
    4908:	8912      	ldrh	r2, [r2, #8]
    490a:	f002 020f 	and.w	r2, r2, #15
    490e:	2a03      	cmp	r2, #3
    4910:	d002      	beq.n	4918 <_usb_d_dev_handler+0x84>
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    4912:	3301      	adds	r3, #1
    4914:	b2db      	uxtb	r3, r3
    4916:	e7f1      	b.n	48fc <_usb_d_dev_handler+0x68>
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    4918:	4b78      	ldr	r3, [pc, #480]	; (4afc <_usb_d_dev_handler+0x268>)
    491a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    491e:	8919      	ldrh	r1, [r3, #8]
    4920:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    4924:	2200      	movs	r2, #0
    4926:	811a      	strh	r2, [r3, #8]
    4928:	e000      	b.n	492c <_usb_d_dev_handler+0x98>
	uint32_t lpm_variable = 0;
    492a:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    492c:	4b73      	ldr	r3, [pc, #460]	; (4afc <_usb_d_dev_handler+0x268>)
    492e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4930:	2003      	movs	r0, #3
    4932:	4798      	blx	r3
	bool     rc    = true;
    4934:	2301      	movs	r3, #1
    4936:	e7d5      	b.n	48e4 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    4938:	2280      	movs	r2, #128	; 0x80
    493a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    493e:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    4940:	4b6e      	ldr	r3, [pc, #440]	; (4afc <_usb_d_dev_handler+0x268>)
    4942:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    4944:	2100      	movs	r1, #0
    4946:	2005      	movs	r0, #5
    4948:	4798      	blx	r3
	bool     rc    = true;
    494a:	2301      	movs	r3, #1
    494c:	e7ca      	b.n	48e4 <_usb_d_dev_handler+0x50>
    494e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4952:	2270      	movs	r2, #112	; 0x70
    4954:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    4956:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4958:	f240 2201 	movw	r2, #513	; 0x201
    495c:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    495e:	4b68      	ldr	r3, [pc, #416]	; (4b00 <_usb_d_dev_handler+0x26c>)
    4960:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    4964:	f013 0f01 	tst.w	r3, #1
    4968:	d00d      	beq.n	4986 <_usb_d_dev_handler+0xf2>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    496a:	4b65      	ldr	r3, [pc, #404]	; (4b00 <_usb_d_dev_handler+0x26c>)
    496c:	691b      	ldr	r3, [r3, #16]
	tmp &= mask;
    496e:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    4972:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    4976:	d1f8      	bne.n	496a <_usb_d_dev_handler+0xd6>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    4978:	4b60      	ldr	r3, [pc, #384]	; (4afc <_usb_d_dev_handler+0x268>)
    497a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    497c:	2100      	movs	r1, #0
    497e:	2002      	movs	r0, #2
    4980:	4798      	blx	r3
	bool     rc    = true;
    4982:	2301      	movs	r3, #1
    4984:	e7ae      	b.n	48e4 <_usb_d_dev_handler+0x50>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    4986:	4b5e      	ldr	r3, [pc, #376]	; (4b00 <_usb_d_dev_handler+0x26c>)
    4988:	691b      	ldr	r3, [r3, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    498a:	f413 7f80 	tst.w	r3, #256	; 0x100
    498e:	d0fa      	beq.n	4986 <_usb_d_dev_handler+0xf2>
    4990:	e7f2      	b.n	4978 <_usb_d_dev_handler+0xe4>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4992:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4996:	2400      	movs	r4, #0
    4998:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    499c:	2208      	movs	r2, #8
    499e:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    49a0:	2270      	movs	r2, #112	; 0x70
    49a2:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    49a4:	f240 2201 	movw	r2, #513	; 0x201
    49a8:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    49aa:	4b56      	ldr	r3, [pc, #344]	; (4b04 <_usb_d_dev_handler+0x270>)
    49ac:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    49ae:	4b53      	ldr	r3, [pc, #332]	; (4afc <_usb_d_dev_handler+0x268>)
    49b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    49b2:	4621      	mov	r1, r4
    49b4:	2001      	movs	r0, #1
    49b6:	4798      	blx	r3
	bool     rc    = true;
    49b8:	2301      	movs	r3, #1
    49ba:	e793      	b.n	48e4 <_usb_d_dev_handler+0x50>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    49bc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    49c0:	f240 2201 	movw	r2, #513	; 0x201
    49c4:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    49c6:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    49c8:	2270      	movs	r2, #112	; 0x70
    49ca:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    49cc:	4b4b      	ldr	r3, [pc, #300]	; (4afc <_usb_d_dev_handler+0x268>)
    49ce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    49d0:	2100      	movs	r1, #0
    49d2:	2004      	movs	r0, #4
    49d4:	4798      	blx	r3
	bool     rc    = true;
    49d6:	2301      	movs	r3, #1
    49d8:	e784      	b.n	48e4 <_usb_d_dev_handler+0x50>
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    49da:	f013 0f10 	tst.w	r3, #16
    49de:	d109      	bne.n	49f4 <_usb_d_dev_handler+0x160>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    49e0:	f013 0f40 	tst.w	r3, #64	; 0x40
    49e4:	d109      	bne.n	49fa <_usb_d_dev_handler+0x166>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    49e6:	f013 0f20 	tst.w	r3, #32
    49ea:	d034      	beq.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    49ec:	2100      	movs	r1, #0
    49ee:	4b46      	ldr	r3, [pc, #280]	; (4b08 <_usb_d_dev_handler+0x274>)
    49f0:	4798      	blx	r3
    49f2:	e030      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_setup(ept);
    49f4:	4b45      	ldr	r3, [pc, #276]	; (4b0c <_usb_d_dev_handler+0x278>)
    49f6:	4798      	blx	r3
    49f8:	e02d      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    49fa:	2101      	movs	r1, #1
    49fc:	4b42      	ldr	r3, [pc, #264]	; (4b08 <_usb_d_dev_handler+0x274>)
    49fe:	4798      	blx	r3
    4a00:	e029      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    4a02:	f013 0f40 	tst.w	r3, #64	; 0x40
    4a06:	d113      	bne.n	4a30 <_usb_d_dev_handler+0x19c>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    4a08:	f013 0f08 	tst.w	r3, #8
    4a0c:	d114      	bne.n	4a38 <_usb_d_dev_handler+0x1a4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    4a0e:	f013 0f02 	tst.w	r3, #2
    4a12:	d115      	bne.n	4a40 <_usb_d_dev_handler+0x1ac>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    4a14:	7cc2      	ldrb	r2, [r0, #19]
    4a16:	f002 0207 	and.w	r2, r2, #7
    4a1a:	2a01      	cmp	r2, #1
    4a1c:	d11b      	bne.n	4a56 <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    4a1e:	f013 0f04 	tst.w	r3, #4
    4a22:	d111      	bne.n	4a48 <_usb_d_dev_handler+0x1b4>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4a24:	f013 0f10 	tst.w	r3, #16
    4a28:	d015      	beq.n	4a56 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    4a2a:	4b38      	ldr	r3, [pc, #224]	; (4b0c <_usb_d_dev_handler+0x278>)
    4a2c:	4798      	blx	r3
    4a2e:	e012      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 1);
    4a30:	2101      	movs	r1, #1
    4a32:	4b35      	ldr	r3, [pc, #212]	; (4b08 <_usb_d_dev_handler+0x274>)
    4a34:	4798      	blx	r3
    4a36:	e00e      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 1);
    4a38:	2101      	movs	r1, #1
    4a3a:	4b35      	ldr	r3, [pc, #212]	; (4b10 <_usb_d_dev_handler+0x27c>)
    4a3c:	4798      	blx	r3
    4a3e:	e00a      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_in_next(ept, true);
    4a40:	2101      	movs	r1, #1
    4a42:	4b34      	ldr	r3, [pc, #208]	; (4b14 <_usb_d_dev_handler+0x280>)
    4a44:	4798      	blx	r3
    4a46:	e006      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 0);
    4a48:	2100      	movs	r1, #0
    4a4a:	4b31      	ldr	r3, [pc, #196]	; (4b10 <_usb_d_dev_handler+0x27c>)
    4a4c:	4798      	blx	r3
    4a4e:	e002      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_stall(ept, 0);
    4a50:	2100      	movs	r1, #0
    4a52:	4b2d      	ldr	r3, [pc, #180]	; (4b08 <_usb_d_dev_handler+0x274>)
    4a54:	4798      	blx	r3
	for (i = 0; i < USB_D_N_EP; i++) {
    4a56:	3401      	adds	r4, #1
    4a58:	b2e4      	uxtb	r4, r4
    4a5a:	2c08      	cmp	r4, #8
    4a5c:	f63f af44 	bhi.w	48e8 <_usb_d_dev_handler+0x54>
		struct _usb_d_dev_ep *ept = &dev_inst.ep[i];
    4a60:	4a26      	ldr	r2, [pc, #152]	; (4afc <_usb_d_dev_handler+0x268>)
    4a62:	f102 0060 	add.w	r0, r2, #96	; 0x60
    4a66:	00a3      	lsls	r3, r4, #2
    4a68:	191e      	adds	r6, r3, r4
    4a6a:	00b1      	lsls	r1, r6, #2
    4a6c:	460e      	mov	r6, r1
    4a6e:	3110      	adds	r1, #16
    4a70:	4401      	add	r1, r0
    4a72:	1d08      	adds	r0, r1, #4
		if (ept->ep == 0xFF) {
    4a74:	4432      	add	r2, r6
    4a76:	f892 3086 	ldrb.w	r3, [r2, #134]	; 0x86
    4a7a:	2bff      	cmp	r3, #255	; 0xff
    4a7c:	d0eb      	beq.n	4a56 <_usb_d_dev_handler+0x1c2>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4a7e:	7c83      	ldrb	r3, [r0, #18]
    4a80:	f003 030f 	and.w	r3, r3, #15
	if (!(epint & (1u << epn))) {
    4a84:	2201      	movs	r2, #1
    4a86:	409a      	lsls	r2, r3
    4a88:	4215      	tst	r5, r2
    4a8a:	d0e4      	beq.n	4a56 <_usb_d_dev_handler+0x1c2>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    4a8c:	f103 0208 	add.w	r2, r3, #8
    4a90:	0152      	lsls	r2, r2, #5
    4a92:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4a96:	79d2      	ldrb	r2, [r2, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    4a98:	015b      	lsls	r3, r3, #5
    4a9a:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4a9e:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    4aa2:	4013      	ands	r3, r2
    4aa4:	d0d7      	beq.n	4a56 <_usb_d_dev_handler+0x1c2>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    4aa6:	7cc2      	ldrb	r2, [r0, #19]
    4aa8:	f002 0147 	and.w	r1, r2, #71	; 0x47
    4aac:	2901      	cmp	r1, #1
    4aae:	d094      	beq.n	49da <_usb_d_dev_handler+0x146>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    4ab0:	f012 0f80 	tst.w	r2, #128	; 0x80
    4ab4:	d1a5      	bne.n	4a02 <_usb_d_dev_handler+0x16e>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    4ab6:	f013 0f20 	tst.w	r3, #32
    4aba:	d1c9      	bne.n	4a50 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    4abc:	f013 0f04 	tst.w	r3, #4
    4ac0:	d110      	bne.n	4ae4 <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    4ac2:	f013 0f01 	tst.w	r3, #1
    4ac6:	d111      	bne.n	4aec <_usb_d_dev_handler+0x258>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    4ac8:	7cc2      	ldrb	r2, [r0, #19]
    4aca:	f002 0207 	and.w	r2, r2, #7
    4ace:	2a01      	cmp	r2, #1
    4ad0:	d1c1      	bne.n	4a56 <_usb_d_dev_handler+0x1c2>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    4ad2:	f013 0f08 	tst.w	r3, #8
    4ad6:	d10d      	bne.n	4af4 <_usb_d_dev_handler+0x260>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    4ad8:	f013 0f10 	tst.w	r3, #16
    4adc:	d0bb      	beq.n	4a56 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_setup(ept);
    4ade:	4b0b      	ldr	r3, [pc, #44]	; (4b0c <_usb_d_dev_handler+0x278>)
    4ae0:	4798      	blx	r3
    4ae2:	e7b8      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_handle_trfail(ept, 0);
    4ae4:	2100      	movs	r1, #0
    4ae6:	4b0a      	ldr	r3, [pc, #40]	; (4b10 <_usb_d_dev_handler+0x27c>)
    4ae8:	4798      	blx	r3
    4aea:	e7b4      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
		_usb_d_dev_out_next(ept, true);
    4aec:	2101      	movs	r1, #1
    4aee:	4b0a      	ldr	r3, [pc, #40]	; (4b18 <_usb_d_dev_handler+0x284>)
    4af0:	4798      	blx	r3
    4af2:	e7b0      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
			_usb_d_dev_handle_trfail(ept, 1);
    4af4:	2101      	movs	r1, #1
    4af6:	4b06      	ldr	r3, [pc, #24]	; (4b10 <_usb_d_dev_handler+0x27c>)
    4af8:	4798      	blx	r3
    4afa:	e7ac      	b.n	4a56 <_usb_d_dev_handler+0x1c2>
    4afc:	20000648 	.word	0x20000648
    4b00:	40001000 	.word	0x40001000
    4b04:	00004519 	.word	0x00004519
    4b08:	00004335 	.word	0x00004335
    4b0c:	000042b5 	.word	0x000042b5
    4b10:	00004401 	.word	0x00004401
    4b14:	00004571 	.word	0x00004571
    4b18:	000046d5 	.word	0x000046d5

00004b1c <_usb_d_dev_init>:
{
    4b1c:	b500      	push	{lr}
    4b1e:	b083      	sub	sp, #12
	const uint8_t spdconf[4] = {
    4b20:	2300      	movs	r3, #0
    4b22:	f88d 3005 	strb.w	r3, [sp, #5]
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    4b26:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b2a:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    4b2c:	f013 0f01 	tst.w	r3, #1
    4b30:	d127      	bne.n	4b82 <_usb_d_dev_init+0x66>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4b32:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b36:	789b      	ldrb	r3, [r3, #2]
    4b38:	f013 0f03 	tst.w	r3, #3
    4b3c:	d1f9      	bne.n	4b32 <_usb_d_dev_init+0x16>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    4b3e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b42:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    4b44:	f013 0f02 	tst.w	r3, #2
    4b48:	d011      	beq.n	4b6e <_usb_d_dev_init+0x52>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    4b4a:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4b4e:	7813      	ldrb	r3, [r2, #0]
    4b50:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    4b54:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4b56:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b5a:	789b      	ldrb	r3, [r3, #2]
    4b5c:	f013 0f03 	tst.w	r3, #3
    4b60:	d1f9      	bne.n	4b56 <_usb_d_dev_init+0x3a>
    4b62:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b66:	789b      	ldrb	r3, [r3, #2]
    4b68:	f013 0f02 	tst.w	r3, #2
    4b6c:	d1f9      	bne.n	4b62 <_usb_d_dev_init+0x46>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4b6e:	2201      	movs	r2, #1
    4b70:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b74:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4b76:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b7a:	789b      	ldrb	r3, [r3, #2]
    4b7c:	f013 0f03 	tst.w	r3, #3
    4b80:	d1f9      	bne.n	4b76 <_usb_d_dev_init+0x5a>
    4b82:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4b86:	789b      	ldrb	r3, [r3, #2]
    4b88:	f013 0f01 	tst.w	r3, #1
    4b8c:	d1f9      	bne.n	4b82 <_usb_d_dev_init+0x66>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    4b8e:	4b11      	ldr	r3, [pc, #68]	; (4bd4 <_usb_d_dev_init+0xb8>)
    4b90:	4a11      	ldr	r2, [pc, #68]	; (4bd8 <_usb_d_dev_init+0xbc>)
    4b92:	661a      	str	r2, [r3, #96]	; 0x60
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    4b94:	665a      	str	r2, [r3, #100]	; 0x64
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    4b96:	669a      	str	r2, [r3, #104]	; 0x68
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    4b98:	66da      	str	r2, [r3, #108]	; 0x6c
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    4b9a:	671a      	str	r2, [r3, #112]	; 0x70
	_usb_d_dev_reset_epts();
    4b9c:	4b0f      	ldr	r3, [pc, #60]	; (4bdc <_usb_d_dev_init+0xc0>)
    4b9e:	4798      	blx	r3
	_usb_load_calib();
    4ba0:	4b0f      	ldr	r3, [pc, #60]	; (4be0 <_usb_d_dev_init+0xc4>)
    4ba2:	4798      	blx	r3
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4ba4:	2204      	movs	r2, #4
    4ba6:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4baa:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4bac:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4bb0:	789b      	ldrb	r3, [r3, #2]
    4bb2:	f013 0f03 	tst.w	r3, #3
    4bb6:	d1f9      	bne.n	4bac <_usb_d_dev_init+0x90>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    4bb8:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4bbc:	4b05      	ldr	r3, [pc, #20]	; (4bd4 <_usb_d_dev_init+0xb8>)
    4bbe:	6253      	str	r3, [r2, #36]	; 0x24
	hri_usbdevice_write_CTRLB_reg(hw, spdconf[speed] | USB_DEVICE_CTRLB_DETACH);
    4bc0:	f89d 3005 	ldrb.w	r3, [sp, #5]
    4bc4:	f043 0301 	orr.w	r3, r3, #1
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    4bc8:	8113      	strh	r3, [r2, #8]
}
    4bca:	2000      	movs	r0, #0
    4bcc:	b003      	add	sp, #12
    4bce:	f85d fb04 	ldr.w	pc, [sp], #4
    4bd2:	bf00      	nop
    4bd4:	20000648 	.word	0x20000648
    4bd8:	00004259 	.word	0x00004259
    4bdc:	00004519 	.word	0x00004519
    4be0:	0000425d 	.word	0x0000425d

00004be4 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    4be4:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4be8:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    4bea:	f013 0f03 	tst.w	r3, #3
    4bee:	d12b      	bne.n	4c48 <_usb_d_dev_enable+0x64>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4bf0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4bf4:	789b      	ldrb	r3, [r3, #2]
    4bf6:	f013 0f03 	tst.w	r3, #3
    4bfa:	d1f9      	bne.n	4bf0 <_usb_d_dev_enable+0xc>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    4bfc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4c00:	781b      	ldrb	r3, [r3, #0]
    4c02:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    4c04:	f013 0f02 	tst.w	r3, #2
    4c08:	d10a      	bne.n	4c20 <_usb_d_dev_enable+0x3c>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    4c0a:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    4c0e:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4c12:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    4c14:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4c18:	789b      	ldrb	r3, [r3, #2]
    4c1a:	f013 0f03 	tst.w	r3, #3
    4c1e:	d1f9      	bne.n	4c14 <_usb_d_dev_enable+0x30>
    4c20:	4b0b      	ldr	r3, [pc, #44]	; (4c50 <_usb_d_dev_enable+0x6c>)
    4c22:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    4c26:	609a      	str	r2, [r3, #8]
    4c28:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    4c2c:	609a      	str	r2, [r3, #8]
    4c2e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    4c32:	609a      	str	r2, [r3, #8]
    4c34:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4c38:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    4c3a:	f240 228d 	movw	r2, #653	; 0x28d
    4c3e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4c42:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    4c44:	2000      	movs	r0, #0
    4c46:	4770      	bx	lr
		return -USB_ERR_DENIED;
    4c48:	f06f 0010 	mvn.w	r0, #16
}
    4c4c:	4770      	bx	lr
    4c4e:	bf00      	nop
    4c50:	e000e100 	.word	0xe000e100

00004c54 <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    4c54:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4c58:	8913      	ldrh	r3, [r2, #8]
    4c5a:	b29b      	uxth	r3, r3
    4c5c:	f023 0301 	bic.w	r3, r3, #1
    4c60:	b29b      	uxth	r3, r3
    4c62:	8113      	strh	r3, [r2, #8]
    4c64:	4770      	bx	lr

00004c66 <_usb_d_dev_detach>:
	((Usb *)hw)->DEVICE.CTRLB.reg |= USB_DEVICE_CTRLB_DETACH;
    4c66:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    4c6a:	8913      	ldrh	r3, [r2, #8]
    4c6c:	b29b      	uxth	r3, r3
    4c6e:	f043 0301 	orr.w	r3, r3, #1
    4c72:	8113      	strh	r3, [r2, #8]
    4c74:	4770      	bx	lr

00004c76 <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    4c76:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    4c7a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    4c7e:	7298      	strb	r0, [r3, #10]
    4c80:	4770      	bx	lr
	...

00004c84 <_usb_d_dev_ep_init>:
{
    4c84:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c86:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4c88:	f010 040f 	ands.w	r4, r0, #15
    4c8c:	d005      	beq.n	4c9a <_usb_d_dev_ep_init+0x16>
    4c8e:	2f00      	cmp	r7, #0
    4c90:	db01      	blt.n	4c96 <_usb_d_dev_ep_init+0x12>
    4c92:	4625      	mov	r5, r4
    4c94:	e002      	b.n	4c9c <_usb_d_dev_ep_init+0x18>
    4c96:	1ca5      	adds	r5, r4, #2
    4c98:	e000      	b.n	4c9c <_usb_d_dev_ep_init+0x18>
    4c9a:	4625      	mov	r5, r4
	return &dev_inst.ep[ep_index];
    4c9c:	462e      	mov	r6, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    4c9e:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    4ca2:	4623      	mov	r3, r4
	if (epn > CONF_USB_D_MAX_EP_N) {
    4ca4:	2c02      	cmp	r4, #2
    4ca6:	d86a      	bhi.n	4d7e <_usb_d_dev_ep_init+0xfa>
	if (ept->ep != 0xFF) {
    4ca8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    4cac:	ea4f 0e85 	mov.w	lr, r5, lsl #2
    4cb0:	4d3a      	ldr	r5, [pc, #232]	; (4d9c <_usb_d_dev_ep_init+0x118>)
    4cb2:	4475      	add	r5, lr
    4cb4:	f895 5086 	ldrb.w	r5, [r5, #134]	; 0x86
    4cb8:	2dff      	cmp	r5, #255	; 0xff
    4cba:	d163      	bne.n	4d84 <_usb_d_dev_ep_init+0x100>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    4cbc:	b9a9      	cbnz	r1, 4cea <_usb_d_dev_ep_init+0x66>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4cbe:	b11c      	cbz	r4, 4cc8 <_usb_d_dev_ep_init+0x44>
    4cc0:	2f00      	cmp	r7, #0
    4cc2:	db01      	blt.n	4cc8 <_usb_d_dev_ep_init+0x44>
    4cc4:	3402      	adds	r4, #2
    4cc6:	b2e4      	uxtb	r4, r4
		if (ept_in->ep != 0xFF) {
    4cc8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    4ccc:	00a5      	lsls	r5, r4, #2
    4cce:	4c33      	ldr	r4, [pc, #204]	; (4d9c <_usb_d_dev_ep_init+0x118>)
    4cd0:	442c      	add	r4, r5
    4cd2:	f894 4086 	ldrb.w	r4, [r4, #134]	; 0x86
    4cd6:	2cff      	cmp	r4, #255	; 0xff
    4cd8:	d157      	bne.n	4d8a <_usb_d_dev_ep_init+0x106>
		if (pcfg->cache == NULL) {
    4cda:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4cde:	00a5      	lsls	r5, r4, #2
    4ce0:	4c2f      	ldr	r4, [pc, #188]	; (4da0 <_usb_d_dev_ep_init+0x11c>)
    4ce2:	442c      	add	r4, r5
    4ce4:	68a4      	ldr	r4, [r4, #8]
    4ce6:	2c00      	cmp	r4, #0
    4ce8:	d052      	beq.n	4d90 <_usb_d_dev_ep_init+0x10c>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4cea:	2f00      	cmp	r7, #0
    4cec:	db2e      	blt.n	4d4c <_usb_d_dev_ep_init+0xc8>
    4cee:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4cf2:	00a5      	lsls	r5, r4, #2
    4cf4:	4c2a      	ldr	r4, [pc, #168]	; (4da0 <_usb_d_dev_ep_init+0x11c>)
    4cf6:	442c      	add	r4, r5
    4cf8:	68a4      	ldr	r4, [r4, #8]
    4cfa:	3400      	adds	r4, #0
    4cfc:	bf18      	it	ne
    4cfe:	2401      	movne	r4, #1
    4d00:	b14c      	cbz	r4, 4d16 <_usb_d_dev_ep_init+0x92>
    4d02:	2f00      	cmp	r7, #0
    4d04:	db2c      	blt.n	4d60 <_usb_d_dev_ep_init+0xdc>
    4d06:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4d0a:	00a5      	lsls	r5, r4, #2
    4d0c:	4c24      	ldr	r4, [pc, #144]	; (4da0 <_usb_d_dev_ep_init+0x11c>)
    4d0e:	442c      	add	r4, r5
    4d10:	8a24      	ldrh	r4, [r4, #16]
    4d12:	4294      	cmp	r4, r2
    4d14:	db3f      	blt.n	4d96 <_usb_d_dev_ep_init+0x112>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4d16:	2f00      	cmp	r7, #0
    4d18:	db29      	blt.n	4d6e <_usb_d_dev_ep_init+0xea>
    4d1a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4d1e:	009c      	lsls	r4, r3, #2
    4d20:	4b1f      	ldr	r3, [pc, #124]	; (4da0 <_usb_d_dev_ep_init+0x11c>)
    4d22:	4423      	add	r3, r4
    4d24:	f8d3 e008 	ldr.w	lr, [r3, #8]
    4d28:	4d1c      	ldr	r5, [pc, #112]	; (4d9c <_usb_d_dev_ep_init+0x118>)
    4d2a:	00b4      	lsls	r4, r6, #2
    4d2c:	19a7      	adds	r7, r4, r6
    4d2e:	00bb      	lsls	r3, r7, #2
    4d30:	461f      	mov	r7, r3
    4d32:	442b      	add	r3, r5
    4d34:	f8c3 e080 	str.w	lr, [r3, #128]	; 0x80
	ept->size     = max_pkt_siz;
    4d38:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	ept->flags.u8 = (ep_type + 1);
    4d3c:	3101      	adds	r1, #1
    4d3e:	f883 1087 	strb.w	r1, [r3, #135]	; 0x87
	ept->ep       = ep;
    4d42:	443d      	add	r5, r7
    4d44:	f885 0086 	strb.w	r0, [r5, #134]	; 0x86
	return USB_OK;
    4d48:	2000      	movs	r0, #0
    4d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    4d4c:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4d50:	00a5      	lsls	r5, r4, #2
    4d52:	4c13      	ldr	r4, [pc, #76]	; (4da0 <_usb_d_dev_ep_init+0x11c>)
    4d54:	442c      	add	r4, r5
    4d56:	68e4      	ldr	r4, [r4, #12]
    4d58:	3400      	adds	r4, #0
    4d5a:	bf18      	it	ne
    4d5c:	2401      	movne	r4, #1
    4d5e:	e7cf      	b.n	4d00 <_usb_d_dev_ep_init+0x7c>
    4d60:	eb03 0443 	add.w	r4, r3, r3, lsl #1
    4d64:	00a5      	lsls	r5, r4, #2
    4d66:	4c0e      	ldr	r4, [pc, #56]	; (4da0 <_usb_d_dev_ep_init+0x11c>)
    4d68:	442c      	add	r4, r5
    4d6a:	8a64      	ldrh	r4, [r4, #18]
    4d6c:	e7d1      	b.n	4d12 <_usb_d_dev_ep_init+0x8e>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    4d6e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    4d72:	009c      	lsls	r4, r3, #2
    4d74:	4b0a      	ldr	r3, [pc, #40]	; (4da0 <_usb_d_dev_ep_init+0x11c>)
    4d76:	4423      	add	r3, r4
    4d78:	f8d3 e00c 	ldr.w	lr, [r3, #12]
    4d7c:	e7d4      	b.n	4d28 <_usb_d_dev_ep_init+0xa4>
		return -USB_ERR_PARAM;
    4d7e:	f06f 0011 	mvn.w	r0, #17
    4d82:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    4d84:	f06f 0013 	mvn.w	r0, #19
    4d88:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    4d8a:	f06f 0013 	mvn.w	r0, #19
    4d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    4d90:	f06f 0012 	mvn.w	r0, #18
    4d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_FUNC;
    4d96:	f06f 0012 	mvn.w	r0, #18
}
    4d9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4d9c:	20000648 	.word	0x20000648
    4da0:	00007ebc 	.word	0x00007ebc

00004da4 <_usb_d_dev_ep_deinit>:
{
    4da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    4da8:	b246      	sxtb	r6, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    4daa:	0ff1      	lsrs	r1, r6, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4dac:	f010 040f 	ands.w	r4, r0, #15
    4db0:	d005      	beq.n	4dbe <_usb_d_dev_ep_deinit+0x1a>
    4db2:	2e00      	cmp	r6, #0
    4db4:	db01      	blt.n	4dba <_usb_d_dev_ep_deinit+0x16>
    4db6:	4623      	mov	r3, r4
    4db8:	e002      	b.n	4dc0 <_usb_d_dev_ep_deinit+0x1c>
    4dba:	1ca3      	adds	r3, r4, #2
    4dbc:	e000      	b.n	4dc0 <_usb_d_dev_ep_deinit+0x1c>
    4dbe:	4623      	mov	r3, r4
	return &dev_inst.ep[ep_index];
    4dc0:	461d      	mov	r5, r3
    4dc2:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    4dc6:	00ba      	lsls	r2, r7, #2
    4dc8:	3210      	adds	r2, #16
    4dca:	4f23      	ldr	r7, [pc, #140]	; (4e58 <_usb_d_dev_ep_deinit+0xb4>)
    4dcc:	443a      	add	r2, r7
    4dce:	1d17      	adds	r7, r2, #4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4dd0:	2c02      	cmp	r4, #2
    4dd2:	d82e      	bhi.n	4e32 <_usb_d_dev_ep_deinit+0x8e>
    4dd4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4dd8:	009a      	lsls	r2, r3, #2
    4dda:	4b20      	ldr	r3, [pc, #128]	; (4e5c <_usb_d_dev_ep_deinit+0xb8>)
    4ddc:	4413      	add	r3, r2
    4dde:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4de2:	2bff      	cmp	r3, #255	; 0xff
    4de4:	d025      	beq.n	4e32 <_usb_d_dev_ep_deinit+0x8e>
    4de6:	4680      	mov	r8, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    4de8:	2203      	movs	r2, #3
    4dea:	4638      	mov	r0, r7
    4dec:	4b1c      	ldr	r3, [pc, #112]	; (4e60 <_usb_d_dev_ep_deinit+0xbc>)
    4dee:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    4df0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    4df4:	009a      	lsls	r2, r3, #2
    4df6:	4b19      	ldr	r3, [pc, #100]	; (4e5c <_usb_d_dev_ep_deinit+0xb8>)
    4df8:	4413      	add	r3, r2
    4dfa:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4dfe:	f003 0307 	and.w	r3, r3, #7
    4e02:	2b01      	cmp	r3, #1
    4e04:	d017      	beq.n	4e36 <_usb_d_dev_ep_deinit+0x92>
	} else if (USB_EP_GET_DIR(ep)) {
    4e06:	2e00      	cmp	r6, #0
    4e08:	db1d      	blt.n	4e46 <_usb_d_dev_ep_deinit+0xa2>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    4e0a:	f108 0008 	add.w	r0, r8, #8
    4e0e:	0140      	lsls	r0, r0, #5
    4e10:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4e14:	7803      	ldrb	r3, [r0, #0]
    4e16:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    4e1a:	7003      	strb	r3, [r0, #0]
	ept->flags.u8 = 0;
    4e1c:	4a0f      	ldr	r2, [pc, #60]	; (4e5c <_usb_d_dev_ep_deinit+0xb8>)
    4e1e:	00ab      	lsls	r3, r5, #2
    4e20:	1958      	adds	r0, r3, r5
    4e22:	0081      	lsls	r1, r0, #2
    4e24:	4411      	add	r1, r2
    4e26:	2000      	movs	r0, #0
    4e28:	f881 0087 	strb.w	r0, [r1, #135]	; 0x87
	ept->ep       = 0xFF;
    4e2c:	23ff      	movs	r3, #255	; 0xff
    4e2e:	f881 3086 	strb.w	r3, [r1, #134]	; 0x86
    4e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    4e36:	f108 0008 	add.w	r0, r8, #8
    4e3a:	0140      	lsls	r0, r0, #5
    4e3c:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    4e40:	2300      	movs	r3, #0
    4e42:	7003      	strb	r3, [r0, #0]
    4e44:	e7ea      	b.n	4e1c <_usb_d_dev_ep_deinit+0x78>
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    4e46:	3408      	adds	r4, #8
    4e48:	0164      	lsls	r4, r4, #5
    4e4a:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    4e4e:	7823      	ldrb	r3, [r4, #0]
    4e50:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    4e54:	7023      	strb	r3, [r4, #0]
    4e56:	e7e1      	b.n	4e1c <_usb_d_dev_ep_deinit+0x78>
    4e58:	200006a8 	.word	0x200006a8
    4e5c:	20000648 	.word	0x20000648
    4e60:	0000438d 	.word	0x0000438d

00004e64 <_usb_d_dev_ep_enable>:
{
    4e64:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e66:	b244      	sxtb	r4, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    4e68:	f010 000f 	ands.w	r0, r0, #15
    4e6c:	d005      	beq.n	4e7a <_usb_d_dev_ep_enable+0x16>
    4e6e:	2c00      	cmp	r4, #0
    4e70:	db01      	blt.n	4e76 <_usb_d_dev_ep_enable+0x12>
    4e72:	4603      	mov	r3, r0
    4e74:	e002      	b.n	4e7c <_usb_d_dev_ep_enable+0x18>
    4e76:	1c83      	adds	r3, r0, #2
    4e78:	e000      	b.n	4e7c <_usb_d_dev_ep_enable+0x18>
    4e7a:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    4e7c:	4619      	mov	r1, r3
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    4e7e:	f100 0208 	add.w	r2, r0, #8
    4e82:	0152      	lsls	r2, r2, #5
    4e84:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    4e88:	7812      	ldrb	r2, [r2, #0]
    4e8a:	b2d2      	uxtb	r2, r2
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    4e8c:	2802      	cmp	r0, #2
    4e8e:	f200 813e 	bhi.w	510e <_usb_d_dev_ep_enable+0x2aa>
    4e92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    4e96:	009d      	lsls	r5, r3, #2
    4e98:	4ba4      	ldr	r3, [pc, #656]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    4e9a:	442b      	add	r3, r5
    4e9c:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    4ea0:	2bff      	cmp	r3, #255	; 0xff
    4ea2:	f000 8137 	beq.w	5114 <_usb_d_dev_ep_enable+0x2b0>
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    4ea6:	4ba1      	ldr	r3, [pc, #644]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    4ea8:	eb03 1540 	add.w	r5, r3, r0, lsl #5
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    4eac:	eb01 0781 	add.w	r7, r1, r1, lsl #2
    4eb0:	00be      	lsls	r6, r7, #2
    4eb2:	4433      	add	r3, r6
    4eb4:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4eb8:	f003 0307 	and.w	r3, r3, #7
    4ebc:	2b01      	cmp	r3, #1
    4ebe:	d036      	beq.n	4f2e <_usb_d_dev_ep_enable+0xca>
	} else if (dir) {
    4ec0:	2c00      	cmp	r4, #0
    4ec2:	f2c0 80c1 	blt.w	5048 <_usb_d_dev_ep_enable+0x1e4>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    4ec6:	f012 0f07 	tst.w	r2, #7
    4eca:	f040 812c 	bne.w	5126 <_usb_d_dev_ep_enable+0x2c2>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    4ece:	4e97      	ldr	r6, [pc, #604]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    4ed0:	008c      	lsls	r4, r1, #2
    4ed2:	1867      	adds	r7, r4, r1
    4ed4:	00bb      	lsls	r3, r7, #2
    4ed6:	461f      	mov	r7, r3
    4ed8:	4433      	add	r3, r6
    4eda:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    4ede:	f003 0307 	and.w	r3, r3, #7
    4ee2:	431a      	orrs	r2, r3
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    4ee4:	f100 0308 	add.w	r3, r0, #8
    4ee8:	015b      	lsls	r3, r3, #5
    4eea:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4eee:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4ef0:	443e      	add	r6, r7
    4ef2:	f8b6 2084 	ldrh.w	r2, [r6, #132]	; 0x84
    4ef6:	4b8e      	ldr	r3, [pc, #568]	; (5130 <_usb_d_dev_ep_enable+0x2cc>)
    4ef8:	ea03 3382 	and.w	r3, r3, r2, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4efc:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
    4f00:	f200 80ea 	bhi.w	50d8 <_usb_d_dev_ep_enable+0x274>
    4f04:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    4f08:	f200 80f7 	bhi.w	50fa <_usb_d_dev_ep_enable+0x296>
    4f0c:	2a80      	cmp	r2, #128	; 0x80
    4f0e:	f200 80f6 	bhi.w	50fe <_usb_d_dev_ep_enable+0x29a>
    4f12:	2a40      	cmp	r2, #64	; 0x40
    4f14:	f200 80f5 	bhi.w	5102 <_usb_d_dev_ep_enable+0x29e>
    4f18:	2a20      	cmp	r2, #32
    4f1a:	f200 80f4 	bhi.w	5106 <_usb_d_dev_ep_enable+0x2a2>
    4f1e:	2a10      	cmp	r2, #16
    4f20:	f200 80f3 	bhi.w	510a <_usb_d_dev_ep_enable+0x2a6>
    4f24:	2a08      	cmp	r2, #8
    4f26:	bf94      	ite	ls
    4f28:	2200      	movls	r2, #0
    4f2a:	2201      	movhi	r2, #1
    4f2c:	e0d5      	b.n	50da <_usb_d_dev_ep_enable+0x276>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    4f2e:	f012 0f77 	tst.w	r2, #119	; 0x77
    4f32:	f040 80f2 	bne.w	511a <_usb_d_dev_ep_enable+0x2b6>
    4f36:	f100 0308 	add.w	r3, r0, #8
    4f3a:	015b      	lsls	r3, r3, #5
    4f3c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4f40:	2211      	movs	r2, #17
    4f42:	701a      	strb	r2, [r3, #0]
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4f44:	4b79      	ldr	r3, [pc, #484]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    4f46:	4433      	add	r3, r6
    4f48:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
    4f4c:	4a78      	ldr	r2, [pc, #480]	; (5130 <_usb_d_dev_ep_enable+0x2cc>)
    4f4e:	ea02 3283 	and.w	r2, r2, r3, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4f56:	d80f      	bhi.n	4f78 <_usb_d_dev_ep_enable+0x114>
    4f58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4f5c:	d825      	bhi.n	4faa <_usb_d_dev_ep_enable+0x146>
    4f5e:	2b80      	cmp	r3, #128	; 0x80
    4f60:	d825      	bhi.n	4fae <_usb_d_dev_ep_enable+0x14a>
    4f62:	2b40      	cmp	r3, #64	; 0x40
    4f64:	d825      	bhi.n	4fb2 <_usb_d_dev_ep_enable+0x14e>
    4f66:	2b20      	cmp	r3, #32
    4f68:	d825      	bhi.n	4fb6 <_usb_d_dev_ep_enable+0x152>
    4f6a:	2b10      	cmp	r3, #16
    4f6c:	d825      	bhi.n	4fba <_usb_d_dev_ep_enable+0x156>
    4f6e:	2b08      	cmp	r3, #8
    4f70:	bf94      	ite	ls
    4f72:	2400      	movls	r4, #0
    4f74:	2401      	movhi	r4, #1
    4f76:	e000      	b.n	4f7a <_usb_d_dev_ep_enable+0x116>
    4f78:	2407      	movs	r4, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f7a:	ea42 7204 	orr.w	r2, r2, r4, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    4f7e:	606a      	str	r2, [r5, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4f80:	f3c3 040d 	ubfx	r4, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    4f84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    4f88:	d819      	bhi.n	4fbe <_usb_d_dev_ep_enable+0x15a>
    4f8a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    4f8e:	d851      	bhi.n	5034 <_usb_d_dev_ep_enable+0x1d0>
    4f90:	2b80      	cmp	r3, #128	; 0x80
    4f92:	d851      	bhi.n	5038 <_usb_d_dev_ep_enable+0x1d4>
    4f94:	2b40      	cmp	r3, #64	; 0x40
    4f96:	d851      	bhi.n	503c <_usb_d_dev_ep_enable+0x1d8>
    4f98:	2b20      	cmp	r3, #32
    4f9a:	d851      	bhi.n	5040 <_usb_d_dev_ep_enable+0x1dc>
    4f9c:	2b10      	cmp	r3, #16
    4f9e:	d851      	bhi.n	5044 <_usb_d_dev_ep_enable+0x1e0>
    4fa0:	2b08      	cmp	r3, #8
    4fa2:	bf94      	ite	ls
    4fa4:	2200      	movls	r2, #0
    4fa6:	2201      	movhi	r2, #1
    4fa8:	e00a      	b.n	4fc0 <_usb_d_dev_ep_enable+0x15c>
    4faa:	2406      	movs	r4, #6
    4fac:	e7e5      	b.n	4f7a <_usb_d_dev_ep_enable+0x116>
    4fae:	2405      	movs	r4, #5
    4fb0:	e7e3      	b.n	4f7a <_usb_d_dev_ep_enable+0x116>
    4fb2:	2404      	movs	r4, #4
    4fb4:	e7e1      	b.n	4f7a <_usb_d_dev_ep_enable+0x116>
    4fb6:	2403      	movs	r4, #3
    4fb8:	e7df      	b.n	4f7a <_usb_d_dev_ep_enable+0x116>
    4fba:	2402      	movs	r4, #2
    4fbc:	e7dd      	b.n	4f7a <_usb_d_dev_ep_enable+0x116>
    4fbe:	2207      	movs	r2, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    4fc0:	ea44 7202 	orr.w	r2, r4, r2, lsl #28
    4fc4:	616a      	str	r2, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    4fc6:	f100 0308 	add.w	r3, r0, #8
    4fca:	015b      	lsls	r3, r3, #5
    4fcc:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    4fd0:	2640      	movs	r6, #64	; 0x40
    4fd2:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    4fd4:	2280      	movs	r2, #128	; 0x80
    4fd6:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    4fd8:	4a54      	ldr	r2, [pc, #336]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    4fda:	eb02 1340 	add.w	r3, r2, r0, lsl #5
    4fde:	2000      	movs	r0, #0
    4fe0:	7298      	strb	r0, [r3, #10]
    4fe2:	7698      	strb	r0, [r3, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    4fe4:	008d      	lsls	r5, r1, #2
    4fe6:	186b      	adds	r3, r5, r1
    4fe8:	009c      	lsls	r4, r3, #2
    4fea:	4414      	add	r4, r2
    4fec:	f894 3086 	ldrb.w	r3, [r4, #134]	; 0x86
    4ff0:	f003 030f 	and.w	r3, r3, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    4ff4:	f8d4 e080 	ldr.w	lr, [r4, #128]	; 0x80
	bank->ADDR.reg          = addr;
    4ff8:	015c      	lsls	r4, r3, #5
    4ffa:	1917      	adds	r7, r2, r4
    4ffc:	f842 e004 	str.w	lr, [r2, r4]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    5000:	4429      	add	r1, r5
    5002:	008d      	lsls	r5, r1, #2
    5004:	442a      	add	r2, r5
    5006:	f8b2 1084 	ldrh.w	r1, [r2, #132]	; 0x84
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    500a:	687a      	ldr	r2, [r7, #4]
    500c:	f361 329b 	bfi	r2, r1, #14, #14
    5010:	607a      	str	r2, [r7, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    5012:	687a      	ldr	r2, [r7, #4]
    5014:	f360 020d 	bfi	r2, r0, #0, #14
    5018:	607a      	str	r2, [r7, #4]
    501a:	3308      	adds	r3, #8
    501c:	015b      	lsls	r3, r3, #5
    501e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5022:	22b0      	movs	r2, #176	; 0xb0
    5024:	711a      	strb	r2, [r3, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    5026:	715e      	strb	r6, [r3, #5]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    5028:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    502c:	2310      	movs	r3, #16
    502e:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    5032:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    5034:	2206      	movs	r2, #6
    5036:	e7c3      	b.n	4fc0 <_usb_d_dev_ep_enable+0x15c>
    5038:	2205      	movs	r2, #5
    503a:	e7c1      	b.n	4fc0 <_usb_d_dev_ep_enable+0x15c>
    503c:	2204      	movs	r2, #4
    503e:	e7bf      	b.n	4fc0 <_usb_d_dev_ep_enable+0x15c>
    5040:	2203      	movs	r2, #3
    5042:	e7bd      	b.n	4fc0 <_usb_d_dev_ep_enable+0x15c>
    5044:	2202      	movs	r2, #2
    5046:	e7bb      	b.n	4fc0 <_usb_d_dev_ep_enable+0x15c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    5048:	f012 0f70 	tst.w	r2, #112	; 0x70
    504c:	d168      	bne.n	5120 <_usb_d_dev_ep_enable+0x2bc>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    504e:	4e37      	ldr	r6, [pc, #220]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    5050:	008b      	lsls	r3, r1, #2
    5052:	185f      	adds	r7, r3, r1
    5054:	00bc      	lsls	r4, r7, #2
    5056:	4627      	mov	r7, r4
    5058:	4434      	add	r4, r6
    505a:	f894 4087 	ldrb.w	r4, [r4, #135]	; 0x87
    505e:	f004 0407 	and.w	r4, r4, #7
    5062:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    5066:	f100 0408 	add.w	r4, r0, #8
    506a:	0164      	lsls	r4, r4, #5
    506c:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    5070:	7022      	strb	r2, [r4, #0]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    5072:	443e      	add	r6, r7
    5074:	f8b6 3084 	ldrh.w	r3, [r6, #132]	; 0x84
    5078:	f3c3 020d 	ubfx	r2, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    507c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5080:	d80f      	bhi.n	50a2 <_usb_d_dev_ep_enable+0x23e>
    5082:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    5086:	d81d      	bhi.n	50c4 <_usb_d_dev_ep_enable+0x260>
    5088:	2b80      	cmp	r3, #128	; 0x80
    508a:	d81d      	bhi.n	50c8 <_usb_d_dev_ep_enable+0x264>
    508c:	2b40      	cmp	r3, #64	; 0x40
    508e:	d81d      	bhi.n	50cc <_usb_d_dev_ep_enable+0x268>
    5090:	2b20      	cmp	r3, #32
    5092:	d81d      	bhi.n	50d0 <_usb_d_dev_ep_enable+0x26c>
    5094:	2b10      	cmp	r3, #16
    5096:	d81d      	bhi.n	50d4 <_usb_d_dev_ep_enable+0x270>
    5098:	2b08      	cmp	r3, #8
    509a:	bf94      	ite	ls
    509c:	2300      	movls	r3, #0
    509e:	2301      	movhi	r3, #1
    50a0:	e000      	b.n	50a4 <_usb_d_dev_ep_enable+0x240>
    50a2:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    50a4:	ea42 7303 	orr.w	r3, r2, r3, lsl #28
    50a8:	616b      	str	r3, [r5, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    50aa:	f100 0308 	add.w	r3, r0, #8
    50ae:	015b      	lsls	r3, r3, #5
    50b0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    50b4:	2280      	movs	r2, #128	; 0x80
    50b6:	711a      	strb	r2, [r3, #4]
	bank->STATUS_BK.reg     = 0;
    50b8:	4b1c      	ldr	r3, [pc, #112]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    50ba:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    50be:	2000      	movs	r0, #0
    50c0:	7698      	strb	r0, [r3, #26]
    50c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    50c4:	2306      	movs	r3, #6
    50c6:	e7ed      	b.n	50a4 <_usb_d_dev_ep_enable+0x240>
    50c8:	2305      	movs	r3, #5
    50ca:	e7eb      	b.n	50a4 <_usb_d_dev_ep_enable+0x240>
    50cc:	2304      	movs	r3, #4
    50ce:	e7e9      	b.n	50a4 <_usb_d_dev_ep_enable+0x240>
    50d0:	2303      	movs	r3, #3
    50d2:	e7e7      	b.n	50a4 <_usb_d_dev_ep_enable+0x240>
    50d4:	2302      	movs	r3, #2
    50d6:	e7e5      	b.n	50a4 <_usb_d_dev_ep_enable+0x240>
    50d8:	2207      	movs	r2, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    50da:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    50de:	606b      	str	r3, [r5, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    50e0:	f100 0308 	add.w	r3, r0, #8
    50e4:	015b      	lsls	r3, r3, #5
    50e6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    50ea:	2240      	movs	r2, #64	; 0x40
    50ec:	715a      	strb	r2, [r3, #5]
	bank->STATUS_BK.reg     = 0;
    50ee:	4b0f      	ldr	r3, [pc, #60]	; (512c <_usb_d_dev_ep_enable+0x2c8>)
    50f0:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    50f4:	2000      	movs	r0, #0
    50f6:	7298      	strb	r0, [r3, #10]
    50f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    50fa:	2206      	movs	r2, #6
    50fc:	e7ed      	b.n	50da <_usb_d_dev_ep_enable+0x276>
    50fe:	2205      	movs	r2, #5
    5100:	e7eb      	b.n	50da <_usb_d_dev_ep_enable+0x276>
    5102:	2204      	movs	r2, #4
    5104:	e7e9      	b.n	50da <_usb_d_dev_ep_enable+0x276>
    5106:	2203      	movs	r2, #3
    5108:	e7e7      	b.n	50da <_usb_d_dev_ep_enable+0x276>
    510a:	2202      	movs	r2, #2
    510c:	e7e5      	b.n	50da <_usb_d_dev_ep_enable+0x276>
		return -USB_ERR_PARAM;
    510e:	f06f 0011 	mvn.w	r0, #17
    5112:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5114:	f06f 0011 	mvn.w	r0, #17
    5118:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    511a:	f06f 0013 	mvn.w	r0, #19
    511e:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    5120:	f06f 0013 	mvn.w	r0, #19
    5124:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    5126:	f06f 0013 	mvn.w	r0, #19
}
    512a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    512c:	20000648 	.word	0x20000648
    5130:	0fffc000 	.word	0x0fffc000

00005134 <_usb_d_dev_ep_stall>:
{
    5134:	b470      	push	{r4, r5, r6}
    5136:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    5138:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    513a:	f010 000f 	ands.w	r0, r0, #15
    513e:	d005      	beq.n	514c <_usb_d_dev_ep_stall+0x18>
    5140:	2b00      	cmp	r3, #0
    5142:	db01      	blt.n	5148 <_usb_d_dev_ep_stall+0x14>
    5144:	4603      	mov	r3, r0
    5146:	e002      	b.n	514e <_usb_d_dev_ep_stall+0x1a>
    5148:	1c83      	adds	r3, r0, #2
    514a:	e000      	b.n	514e <_usb_d_dev_ep_stall+0x1a>
    514c:	4603      	mov	r3, r0
	return &dev_inst.ep[ep_index];
    514e:	461e      	mov	r6, r3
    5150:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    5154:	009a      	lsls	r2, r3, #2
    5156:	3210      	adds	r2, #16
    5158:	4d46      	ldr	r5, [pc, #280]	; (5274 <_usb_d_dev_ep_stall+0x140>)
    515a:	442a      	add	r2, r5
    515c:	3204      	adds	r2, #4
	if (epn > CONF_USB_D_MAX_EP_N) {
    515e:	2802      	cmp	r0, #2
    5160:	f200 8084 	bhi.w	526c <_usb_d_dev_ep_stall+0x138>
	if (USB_EP_STALL_SET == ctrl) {
    5164:	2901      	cmp	r1, #1
    5166:	d018      	beq.n	519a <_usb_d_dev_ep_stall+0x66>
	} else if (USB_EP_STALL_CLR == ctrl) {
    5168:	2900      	cmp	r1, #0
    516a:	d03d      	beq.n	51e8 <_usb_d_dev_ep_stall+0xb4>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    516c:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    5170:	009a      	lsls	r2, r3, #2
    5172:	4b41      	ldr	r3, [pc, #260]	; (5278 <_usb_d_dev_ep_stall+0x144>)
    5174:	4413      	add	r3, r2
    5176:	f893 3086 	ldrb.w	r3, [r3, #134]	; 0x86
    517a:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    517e:	3308      	adds	r3, #8
    5180:	015b      	lsls	r3, r3, #5
    5182:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5186:	799a      	ldrb	r2, [r3, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    5188:	2310      	movs	r3, #16
    518a:	fa03 f404 	lsl.w	r4, r3, r4
    518e:	4222      	tst	r2, r4
    5190:	bf14      	ite	ne
    5192:	2001      	movne	r0, #1
    5194:	2000      	moveq	r0, #0
}
    5196:	bc70      	pop	{r4, r5, r6}
    5198:	4770      	bx	lr
	uint8_t epn = USB_EP_GET_N(ept->ep);
    519a:	f1a5 0160 	sub.w	r1, r5, #96	; 0x60
    519e:	00b3      	lsls	r3, r6, #2
    51a0:	1998      	adds	r0, r3, r6
    51a2:	0082      	lsls	r2, r0, #2
    51a4:	440a      	add	r2, r1
    51a6:	f892 2086 	ldrb.w	r2, [r2, #134]	; 0x86
    51aa:	f002 020f 	and.w	r2, r2, #15
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    51ae:	2510      	movs	r5, #16
    51b0:	40a5      	lsls	r5, r4
    51b2:	b2ed      	uxtb	r5, r5
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    51b4:	f102 0008 	add.w	r0, r2, #8
    51b8:	0140      	lsls	r0, r0, #5
    51ba:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    51be:	7145      	strb	r5, [r0, #5]
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    51c0:	2020      	movs	r0, #32
    51c2:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    51c6:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    51c8:	0152      	lsls	r2, r2, #5
    51ca:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    51ce:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    51d2:	441e      	add	r6, r3
    51d4:	00b3      	lsls	r3, r6, #2
    51d6:	440b      	add	r3, r1
    51d8:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    51dc:	f042 0208 	orr.w	r2, r2, #8
    51e0:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    51e4:	2000      	movs	r0, #0
    51e6:	e7d6      	b.n	5196 <_usb_d_dev_ep_stall+0x62>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    51e8:	7c93      	ldrb	r3, [r2, #18]
    51ea:	f003 030f 	and.w	r3, r3, #15
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    51ee:	f103 0108 	add.w	r1, r3, #8
    51f2:	0149      	lsls	r1, r1, #5
    51f4:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    51f8:	7988      	ldrb	r0, [r1, #6]
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    51fa:	2110      	movs	r1, #16
    51fc:	40a1      	lsls	r1, r4
	if (!is_stalled) {
    51fe:	4208      	tst	r0, r1
    5200:	d025      	beq.n	524e <_usb_d_dev_ep_stall+0x11a>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    5202:	b2c9      	uxtb	r1, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    5204:	f103 0008 	add.w	r0, r3, #8
    5208:	0140      	lsls	r0, r0, #5
    520a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    520e:	7101      	strb	r1, [r0, #4]
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    5210:	2120      	movs	r1, #32
    5212:	40a1      	lsls	r1, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    5214:	b2ce      	uxtb	r6, r1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    5216:	015d      	lsls	r5, r3, #5
    5218:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    521c:	f885 6108 	strb.w	r6, [r5, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    5220:	79c0      	ldrb	r0, [r0, #7]
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    5222:	4208      	tst	r0, r1
    5224:	d00a      	beq.n	523c <_usb_d_dev_ep_stall+0x108>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    5226:	f103 0108 	add.w	r1, r3, #8
    522a:	0149      	lsls	r1, r1, #5
    522c:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    5230:	71ce      	strb	r6, [r1, #7]
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    5232:	2001      	movs	r0, #1
    5234:	fa00 f404 	lsl.w	r4, r0, r4
    5238:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    523a:	710c      	strb	r4, [r1, #4]
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    523c:	7cd1      	ldrb	r1, [r2, #19]
    523e:	f001 0107 	and.w	r1, r1, #7
    5242:	2901      	cmp	r1, #1
    5244:	d005      	beq.n	5252 <_usb_d_dev_ep_stall+0x11e>
		ept->flags.bits.is_stalled = 0;
    5246:	7cd3      	ldrb	r3, [r2, #19]
    5248:	f36f 03c3 	bfc	r3, #3, #1
    524c:	74d3      	strb	r3, [r2, #19]
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    524e:	2000      	movs	r0, #0
    5250:	e7a1      	b.n	5196 <_usb_d_dev_ep_stall+0x62>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    5252:	3308      	adds	r3, #8
    5254:	015b      	lsls	r3, r3, #5
    5256:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    525a:	799b      	ldrb	r3, [r3, #6]
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    525c:	f013 0f30 	tst.w	r3, #48	; 0x30
    5260:	d1f5      	bne.n	524e <_usb_d_dev_ep_stall+0x11a>
			ept->flags.bits.is_stalled = 0;
    5262:	7cd3      	ldrb	r3, [r2, #19]
    5264:	f36f 03c3 	bfc	r3, #3, #1
    5268:	74d3      	strb	r3, [r2, #19]
    526a:	e7f0      	b.n	524e <_usb_d_dev_ep_stall+0x11a>
		return -USB_ERR_PARAM;
    526c:	f06f 0011 	mvn.w	r0, #17
    5270:	e791      	b.n	5196 <_usb_d_dev_ep_stall+0x62>
    5272:	bf00      	nop
    5274:	200006a8 	.word	0x200006a8
    5278:	20000648 	.word	0x20000648

0000527c <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    527c:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    527e:	f000 000f 	and.w	r0, r0, #15
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    5282:	4a1a      	ldr	r2, [pc, #104]	; (52ec <_usb_d_dev_ep_read_req+0x70>)
    5284:	0143      	lsls	r3, r0, #5
    5286:	18d4      	adds	r4, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    5288:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    528a:	6862      	ldr	r2, [r4, #4]
    528c:	f3c2 020d 	ubfx	r2, r2, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    5290:	2802      	cmp	r0, #2
    5292:	d822      	bhi.n	52da <_usb_d_dev_ep_read_req+0x5e>
    5294:	b321      	cbz	r1, 52e0 <_usb_d_dev_ep_read_req+0x64>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    5296:	f100 0308 	add.w	r3, r0, #8
    529a:	015b      	lsls	r3, r3, #5
    529c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    52a0:	781b      	ldrb	r3, [r3, #0]
    52a2:	b2db      	uxtb	r3, r3
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    52a4:	2b11      	cmp	r3, #17
    52a6:	d11e      	bne.n	52e6 <_usb_d_dev_ep_read_req+0x6a>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    52a8:	f100 0308 	add.w	r3, r0, #8
    52ac:	015b      	lsls	r3, r3, #5
    52ae:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    52b2:	79db      	ldrb	r3, [r3, #7]
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    52b4:	f013 0f10 	tst.w	r3, #16
    52b8:	d102      	bne.n	52c0 <_usb_d_dev_ep_read_req+0x44>
		return ERR_NONE;
    52ba:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    52bc:	bc30      	pop	{r4, r5}
    52be:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    52c0:	682c      	ldr	r4, [r5, #0]
    52c2:	686b      	ldr	r3, [r5, #4]
    52c4:	600c      	str	r4, [r1, #0]
    52c6:	604b      	str	r3, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    52c8:	f100 0308 	add.w	r3, r0, #8
    52cc:	015b      	lsls	r3, r3, #5
    52ce:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    52d2:	2110      	movs	r1, #16
    52d4:	71d9      	strb	r1, [r3, #7]
	return bytes;
    52d6:	4610      	mov	r0, r2
    52d8:	e7f0      	b.n	52bc <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_PARAM;
    52da:	f06f 0011 	mvn.w	r0, #17
    52de:	e7ed      	b.n	52bc <_usb_d_dev_ep_read_req+0x40>
    52e0:	f06f 0011 	mvn.w	r0, #17
    52e4:	e7ea      	b.n	52bc <_usb_d_dev_ep_read_req+0x40>
		return -USB_ERR_FUNC;
    52e6:	f06f 0012 	mvn.w	r0, #18
    52ea:	e7e7      	b.n	52bc <_usb_d_dev_ep_read_req+0x40>
    52ec:	20000648 	.word	0x20000648

000052f0 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    52f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    52f4:	b085      	sub	sp, #20
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    52f6:	7a03      	ldrb	r3, [r0, #8]
    52f8:	fa4f f883 	sxtb.w	r8, r3
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    52fc:	ea4f 79d8 	mov.w	r9, r8, lsr #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    5300:	f013 030f 	ands.w	r3, r3, #15
    5304:	d006      	beq.n	5314 <_usb_d_dev_ep_trans+0x24>
    5306:	f1b8 0f00 	cmp.w	r8, #0
    530a:	db01      	blt.n	5310 <_usb_d_dev_ep_trans+0x20>
    530c:	461d      	mov	r5, r3
    530e:	e002      	b.n	5316 <_usb_d_dev_ep_trans+0x26>
    5310:	1c9d      	adds	r5, r3, #2
    5312:	e000      	b.n	5316 <_usb_d_dev_ep_trans+0x26>
    5314:	461d      	mov	r5, r3
	return &dev_inst.ep[ep_index];
    5316:	462c      	mov	r4, r5
    5318:	495c      	ldr	r1, [pc, #368]	; (548c <_usb_d_dev_ep_trans+0x19c>)
    531a:	f101 0660 	add.w	r6, r1, #96	; 0x60
    531e:	00aa      	lsls	r2, r5, #2
    5320:	1957      	adds	r7, r2, r5
    5322:	ea4f 0e87 	mov.w	lr, r7, lsl #2
    5326:	f10e 0e10 	add.w	lr, lr, #16
    532a:	44b6      	add	lr, r6
    532c:	f10e 0604 	add.w	r6, lr, #4
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    5330:	00bd      	lsls	r5, r7, #2
    5332:	4429      	add	r1, r5
    5334:	f8b1 2084 	ldrh.w	r2, [r1, #132]	; 0x84
    5338:	f240 31ff 	movw	r1, #1023	; 0x3ff
    533c:	428a      	cmp	r2, r1
    533e:	d03d      	beq.n	53bc <_usb_d_dev_ep_trans+0xcc>
    5340:	1e55      	subs	r5, r2, #1
    5342:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    5344:	6841      	ldr	r1, [r0, #4]
    5346:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    5348:	2b02      	cmp	r3, #2
    534a:	f200 8095 	bhi.w	5478 <_usb_d_dev_ep_trans+0x188>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    534e:	6803      	ldr	r3, [r0, #0]
    5350:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    5354:	d30c      	bcc.n	5370 <_usb_d_dev_ep_trans+0x80>
    5356:	eb01 0e03 	add.w	lr, r1, r3
    535a:	4f4d      	ldr	r7, [pc, #308]	; (5490 <_usb_d_dev_ep_trans+0x1a0>)
    535c:	45be      	cmp	lr, r7
    535e:	d807      	bhi.n	5370 <_usb_d_dev_ep_trans+0x80>
    5360:	f013 0f03 	tst.w	r3, #3
    5364:	d104      	bne.n	5370 <_usb_d_dev_ep_trans+0x80>
	    || (!dir && (trans->size < ept->size))) {
    5366:	f1b8 0f00 	cmp.w	r8, #0
    536a:	db29      	blt.n	53c0 <_usb_d_dev_ep_trans+0xd0>
    536c:	4291      	cmp	r1, r2
    536e:	d22a      	bcs.n	53c6 <_usb_d_dev_ep_trans+0xd6>
		if (!ept->cache) {
    5370:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5374:	009a      	lsls	r2, r3, #2
    5376:	4b45      	ldr	r3, [pc, #276]	; (548c <_usb_d_dev_ep_trans+0x19c>)
    5378:	4413      	add	r3, r2
    537a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    537e:	2b00      	cmp	r3, #0
    5380:	d07d      	beq.n	547e <_usb_d_dev_ep_trans+0x18e>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
    5382:	f04f 0a01 	mov.w	sl, #1
	}
	if (!dir && size_n_aligned) {
    5386:	f1b8 0f00 	cmp.w	r8, #0
    538a:	db09      	blt.n	53a0 <_usb_d_dev_ep_trans+0xb0>
    538c:	b145      	cbz	r5, 53a0 <_usb_d_dev_ep_trans+0xb0>
		if (!ept->cache) {
    538e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    5392:	009a      	lsls	r2, r3, #2
    5394:	4b3d      	ldr	r3, [pc, #244]	; (548c <_usb_d_dev_ep_trans+0x19c>)
    5396:	4413      	add	r3, r2
    5398:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    539c:	2b00      	cmp	r3, #0
    539e:	d071      	beq.n	5484 <_usb_d_dev_ep_trans+0x194>
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    53a0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    53a4:	009a      	lsls	r2, r3, #2
    53a6:	4b39      	ldr	r3, [pc, #228]	; (548c <_usb_d_dev_ep_trans+0x19c>)
    53a8:	4413      	add	r3, r2
    53aa:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    53ae:	f013 0f08 	tst.w	r3, #8
    53b2:	d00b      	beq.n	53cc <_usb_d_dev_ep_trans+0xdc>
		return USB_HALTED;
    53b4:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    53b6:	b005      	add	sp, #20
    53b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    53bc:	4615      	mov	r5, r2
    53be:	e7c1      	b.n	5344 <_usb_d_dev_ep_trans+0x54>
	bool use_cache = false;
    53c0:	f04f 0a00 	mov.w	sl, #0
    53c4:	e7df      	b.n	5386 <_usb_d_dev_ep_trans+0x96>
    53c6:	f04f 0a00 	mov.w	sl, #0
    53ca:	e7dc      	b.n	5386 <_usb_d_dev_ep_trans+0x96>
    53cc:	4607      	mov	r7, r0
	atomic_enter_critical(&flags);
    53ce:	a803      	add	r0, sp, #12
    53d0:	4b30      	ldr	r3, [pc, #192]	; (5494 <_usb_d_dev_ep_trans+0x1a4>)
    53d2:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    53d4:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    53d8:	009a      	lsls	r2, r3, #2
    53da:	4b2c      	ldr	r3, [pc, #176]	; (548c <_usb_d_dev_ep_trans+0x19c>)
    53dc:	4413      	add	r3, r2
    53de:	f893 3087 	ldrb.w	r3, [r3, #135]	; 0x87
    53e2:	f013 0f40 	tst.w	r3, #64	; 0x40
    53e6:	d125      	bne.n	5434 <_usb_d_dev_ep_trans+0x144>
	ept->flags.bits.is_busy = 1;
    53e8:	00a3      	lsls	r3, r4, #2
    53ea:	4423      	add	r3, r4
    53ec:	009a      	lsls	r2, r3, #2
    53ee:	4b27      	ldr	r3, [pc, #156]	; (548c <_usb_d_dev_ep_trans+0x19c>)
    53f0:	eb03 0b02 	add.w	fp, r3, r2
    53f4:	f10b 0380 	add.w	r3, fp, #128	; 0x80
    53f8:	4619      	mov	r1, r3
    53fa:	79db      	ldrb	r3, [r3, #7]
    53fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5400:	9101      	str	r1, [sp, #4]
    5402:	71cb      	strb	r3, [r1, #7]
	atomic_leave_critical(&flags);
    5404:	a803      	add	r0, sp, #12
    5406:	4b24      	ldr	r3, [pc, #144]	; (5498 <_usb_d_dev_ep_trans+0x1a8>)
    5408:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    540a:	683b      	ldr	r3, [r7, #0]
    540c:	f8cb 3074 	str.w	r3, [fp, #116]	; 0x74
	ept->trans_size  = trans->size;
    5410:	687b      	ldr	r3, [r7, #4]
    5412:	f8cb 3078 	str.w	r3, [fp, #120]	; 0x78
	ept->trans_count = 0;
    5416:	2300      	movs	r3, #0
    5418:	f8cb 307c 	str.w	r3, [fp, #124]	; 0x7c
	ept->flags.bits.dir       = dir;
    541c:	9901      	ldr	r1, [sp, #4]
    541e:	79cb      	ldrb	r3, [r1, #7]
    5420:	f369 13c7 	bfi	r3, r9, #7, #1
	ept->flags.bits.use_cache = use_cache;
    5424:	f36a 1345 	bfi	r3, sl, #5, #1
    5428:	71cb      	strb	r3, [r1, #7]
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    542a:	7a7b      	ldrb	r3, [r7, #9]
    542c:	b13b      	cbz	r3, 543e <_usb_d_dev_ep_trans+0x14e>
    542e:	b1dd      	cbz	r5, 5468 <_usb_d_dev_ep_trans+0x178>
    5430:	2100      	movs	r1, #0
    5432:	e005      	b.n	5440 <_usb_d_dev_ep_trans+0x150>
		atomic_leave_critical(&flags);
    5434:	a803      	add	r0, sp, #12
    5436:	4b18      	ldr	r3, [pc, #96]	; (5498 <_usb_d_dev_ep_trans+0x1a8>)
    5438:	4798      	blx	r3
		return USB_BUSY;
    543a:	2001      	movs	r0, #1
    543c:	e7bb      	b.n	53b6 <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    543e:	2100      	movs	r1, #0
    5440:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    5444:	00a2      	lsls	r2, r4, #2
    5446:	4b11      	ldr	r3, [pc, #68]	; (548c <_usb_d_dev_ep_trans+0x19c>)
    5448:	4413      	add	r3, r2
    544a:	f893 2087 	ldrb.w	r2, [r3, #135]	; 0x87
    544e:	f361 1204 	bfi	r2, r1, #4, #1
    5452:	f883 2087 	strb.w	r2, [r3, #135]	; 0x87
	if (dir) {
    5456:	f1b8 0f00 	cmp.w	r8, #0
    545a:	db07      	blt.n	546c <_usb_d_dev_ep_trans+0x17c>
		_usb_d_dev_out_next(ept, false);
    545c:	2100      	movs	r1, #0
    545e:	4630      	mov	r0, r6
    5460:	4b0e      	ldr	r3, [pc, #56]	; (549c <_usb_d_dev_ep_trans+0x1ac>)
    5462:	4798      	blx	r3
	return ERR_NONE;
    5464:	2000      	movs	r0, #0
    5466:	e7a6      	b.n	53b6 <_usb_d_dev_ep_trans+0xc6>
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    5468:	2101      	movs	r1, #1
    546a:	e7e9      	b.n	5440 <_usb_d_dev_ep_trans+0x150>
		_usb_d_dev_in_next(ept, false);
    546c:	2100      	movs	r1, #0
    546e:	4630      	mov	r0, r6
    5470:	4b0b      	ldr	r3, [pc, #44]	; (54a0 <_usb_d_dev_ep_trans+0x1b0>)
    5472:	4798      	blx	r3
	return ERR_NONE;
    5474:	2000      	movs	r0, #0
    5476:	e79e      	b.n	53b6 <_usb_d_dev_ep_trans+0xc6>
		return -USB_ERR_PARAM;
    5478:	f06f 0011 	mvn.w	r0, #17
    547c:	e79b      	b.n	53b6 <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_FUNC;
    547e:	f06f 0012 	mvn.w	r0, #18
    5482:	e798      	b.n	53b6 <_usb_d_dev_ep_trans+0xc6>
			return -USB_ERR_PARAM;
    5484:	f06f 0011 	mvn.w	r0, #17
    5488:	e795      	b.n	53b6 <_usb_d_dev_ep_trans+0xc6>
    548a:	bf00      	nop
    548c:	20000648 	.word	0x20000648
    5490:	20041fff 	.word	0x20041fff
    5494:	000010a1 	.word	0x000010a1
    5498:	000010af 	.word	0x000010af
    549c:	000046d5 	.word	0x000046d5
    54a0:	00004571 	.word	0x00004571

000054a4 <_usb_d_dev_register_callback>:
	return USB_OK;
}

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    54a4:	460b      	mov	r3, r1
    54a6:	b129      	cbz	r1, 54b4 <_usb_d_dev_register_callback+0x10>
	if (type == USB_D_CB_EVENT) {
    54a8:	2801      	cmp	r0, #1
    54aa:	d005      	beq.n	54b8 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    54ac:	b908      	cbnz	r0, 54b2 <_usb_d_dev_register_callback+0xe>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    54ae:	4a04      	ldr	r2, [pc, #16]	; (54c0 <_usb_d_dev_register_callback+0x1c>)
    54b0:	6613      	str	r3, [r2, #96]	; 0x60
    54b2:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    54b4:	4b03      	ldr	r3, [pc, #12]	; (54c4 <_usb_d_dev_register_callback+0x20>)
    54b6:	e7f7      	b.n	54a8 <_usb_d_dev_register_callback+0x4>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    54b8:	4a01      	ldr	r2, [pc, #4]	; (54c0 <_usb_d_dev_register_callback+0x1c>)
    54ba:	6653      	str	r3, [r2, #100]	; 0x64
    54bc:	4770      	bx	lr
    54be:	bf00      	nop
    54c0:	20000648 	.word	0x20000648
    54c4:	00004259 	.word	0x00004259

000054c8 <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    54c8:	460b      	mov	r3, r1
    54ca:	b129      	cbz	r1, 54d8 <_usb_d_dev_register_ep_callback+0x10>
	if (type == USB_D_DEV_EP_CB_SETUP) {
    54cc:	b130      	cbz	r0, 54dc <_usb_d_dev_register_ep_callback+0x14>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    54ce:	2801      	cmp	r0, #1
    54d0:	d007      	beq.n	54e2 <_usb_d_dev_register_ep_callback+0x1a>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    54d2:	2802      	cmp	r0, #2
    54d4:	d008      	beq.n	54e8 <_usb_d_dev_register_ep_callback+0x20>
    54d6:	4770      	bx	lr
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    54d8:	4b05      	ldr	r3, [pc, #20]	; (54f0 <_usb_d_dev_register_ep_callback+0x28>)
    54da:	e7f7      	b.n	54cc <_usb_d_dev_register_ep_callback+0x4>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    54dc:	4a05      	ldr	r2, [pc, #20]	; (54f4 <_usb_d_dev_register_ep_callback+0x2c>)
    54de:	6693      	str	r3, [r2, #104]	; 0x68
    54e0:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    54e2:	4a04      	ldr	r2, [pc, #16]	; (54f4 <_usb_d_dev_register_ep_callback+0x2c>)
    54e4:	66d3      	str	r3, [r2, #108]	; 0x6c
    54e6:	4770      	bx	lr
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    54e8:	4a02      	ldr	r2, [pc, #8]	; (54f4 <_usb_d_dev_register_ep_callback+0x2c>)
    54ea:	6713      	str	r3, [r2, #112]	; 0x70
	}
}
    54ec:	e7f3      	b.n	54d6 <_usb_d_dev_register_ep_callback+0xe>
    54ee:	bf00      	nop
    54f0:	00004259 	.word	0x00004259
    54f4:	20000648 	.word	0x20000648

000054f8 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    54f8:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    54fa:	4b01      	ldr	r3, [pc, #4]	; (5500 <USB_0_Handler+0x8>)
    54fc:	4798      	blx	r3
    54fe:	bd08      	pop	{r3, pc}
    5500:	00004895 	.word	0x00004895

00005504 <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    5504:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    5506:	4b01      	ldr	r3, [pc, #4]	; (550c <USB_1_Handler+0x8>)
    5508:	4798      	blx	r3
    550a:	bd08      	pop	{r3, pc}
    550c:	00004895 	.word	0x00004895

00005510 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    5510:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    5512:	4b01      	ldr	r3, [pc, #4]	; (5518 <USB_2_Handler+0x8>)
    5514:	4798      	blx	r3
    5516:	bd08      	pop	{r3, pc}
    5518:	00004895 	.word	0x00004895

0000551c <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    551c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    551e:	4b01      	ldr	r3, [pc, #4]	; (5524 <USB_3_Handler+0x8>)
    5520:	4798      	blx	r3
    5522:	bd08      	pop	{r3, pc}
    5524:	00004895 	.word	0x00004895

00005528 <IMU_writeRegister>:
	return;
}

/*---------------------------------------------------------------------------*/
void IMU_writeRegister(uint8_t reg_add, uint8_t reg_val)
{
    5528:	b530      	push	{r4, r5, lr}
    552a:	b083      	sub	sp, #12
    552c:	4605      	mov	r5, r0
    552e:	460c      	mov	r4, r1
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    5530:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5534:	2118      	movs	r1, #24
    5536:	4807      	ldr	r0, [pc, #28]	; (5554 <IMU_writeRegister+0x2c>)
    5538:	4b07      	ldr	r3, [pc, #28]	; (5558 <IMU_writeRegister+0x30>)
    553a:	4798      	blx	r3
	uint8_t buff[2] = { reg_add , reg_val};
    553c:	f88d 5004 	strb.w	r5, [sp, #4]
    5540:	f88d 4005 	strb.w	r4, [sp, #5]
	io_write( i2c_io , buff, 2 );
    5544:	2202      	movs	r2, #2
    5546:	a901      	add	r1, sp, #4
    5548:	4b04      	ldr	r3, [pc, #16]	; (555c <IMU_writeRegister+0x34>)
    554a:	6818      	ldr	r0, [r3, #0]
    554c:	4b04      	ldr	r3, [pc, #16]	; (5560 <IMU_writeRegister+0x38>)
    554e:	4798      	blx	r3
	
	//uint8_t buff[1] = {reg_val};
	//i2c_m_sync_cmd_write(&I2C_0, reg_add, buff, 1);
	
	return;
}
    5550:	b003      	add	sp, #12
    5552:	bd30      	pop	{r4, r5, pc}
    5554:	20000b58 	.word	0x20000b58
    5558:	00001969 	.word	0x00001969
    555c:	20000830 	.word	0x20000830
    5560:	000019d1 	.word	0x000019d1

00005564 <IMU_readRegister>:

/*---------------------------------------------------------------------------*/
uint8_t IMU_readRegister(uint8_t reg_add)
{
    5564:	b530      	push	{r4, r5, lr}
    5566:	b083      	sub	sp, #12
    5568:	4605      	mov	r5, r0
	uint8_t buff;
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    556a:	4c09      	ldr	r4, [pc, #36]	; (5590 <IMU_readRegister+0x2c>)
    556c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    5570:	2118      	movs	r1, #24
    5572:	4620      	mov	r0, r4
    5574:	4b07      	ldr	r3, [pc, #28]	; (5594 <IMU_readRegister+0x30>)
    5576:	4798      	blx	r3
	i2c_m_sync_cmd_read(&I2C_0, reg_add, &buff, 1);
    5578:	2301      	movs	r3, #1
    557a:	f10d 0207 	add.w	r2, sp, #7
    557e:	4629      	mov	r1, r5
    5580:	4620      	mov	r0, r4
    5582:	4c05      	ldr	r4, [pc, #20]	; (5598 <IMU_readRegister+0x34>)
    5584:	47a0      	blx	r4
	
	return buff;
}
    5586:	f89d 0007 	ldrb.w	r0, [sp, #7]
    558a:	b003      	add	sp, #12
    558c:	bd30      	pop	{r4, r5, pc}
    558e:	bf00      	nop
    5590:	20000b58 	.word	0x20000b58
    5594:	00001969 	.word	0x00001969
    5598:	00001979 	.word	0x00001979

0000559c <IMU_init>:
{
    559c:	b538      	push	{r3, r4, r5, lr}
	i2c_m_sync_get_io_descriptor(&I2C_0, &i2c_io);
    559e:	4c19      	ldr	r4, [pc, #100]	; (5604 <IMU_init+0x68>)
    55a0:	4919      	ldr	r1, [pc, #100]	; (5608 <IMU_init+0x6c>)
    55a2:	4620      	mov	r0, r4
    55a4:	4b19      	ldr	r3, [pc, #100]	; (560c <IMU_init+0x70>)
    55a6:	4798      	blx	r3
	i2c_m_sync_enable(&I2C_0);
    55a8:	4620      	mov	r0, r4
    55aa:	4b19      	ldr	r3, [pc, #100]	; (5610 <IMU_init+0x74>)
    55ac:	4798      	blx	r3
	i2c_m_sync_set_slaveaddr(&I2C_0, ACC_address, I2C_M_SEVEN);
    55ae:	f44f 6200 	mov.w	r2, #2048	; 0x800
    55b2:	2118      	movs	r1, #24
    55b4:	4620      	mov	r0, r4
    55b6:	4b17      	ldr	r3, [pc, #92]	; (5614 <IMU_init+0x78>)
    55b8:	4798      	blx	r3
	IMU_writeRegister(0x24, 0x80);	// reboot memory
    55ba:	2180      	movs	r1, #128	; 0x80
    55bc:	2024      	movs	r0, #36	; 0x24
    55be:	4c16      	ldr	r4, [pc, #88]	; (5618 <IMU_init+0x7c>)
    55c0:	47a0      	blx	r4
	delay_ms(10);
    55c2:	200a      	movs	r0, #10
    55c4:	4d15      	ldr	r5, [pc, #84]	; (561c <IMU_init+0x80>)
    55c6:	47a8      	blx	r5
	IMU_writeRegister(0x20, 0x5F);	// 100 Hz - Low power mode - X Y Z enabled
    55c8:	215f      	movs	r1, #95	; 0x5f
    55ca:	2020      	movs	r0, #32
    55cc:	47a0      	blx	r4
	IMU_writeRegister(0x21, 0x09);	// High pass filter on INT1 activity
    55ce:	2109      	movs	r1, #9
    55d0:	2021      	movs	r0, #33	; 0x21
    55d2:	47a0      	blx	r4
	IMU_writeRegister(0x22, 0x40);	// IA1 interrupt on pin INT1
    55d4:	2140      	movs	r1, #64	; 0x40
    55d6:	2022      	movs	r0, #34	; 0x22
    55d8:	47a0      	blx	r4
	IMU_writeRegister(0x23, 0x00);	// FS = +-2g
    55da:	2100      	movs	r1, #0
    55dc:	2023      	movs	r0, #35	; 0x23
    55de:	47a0      	blx	r4
	IMU_writeRegister(0x24, 0x08);	// INT1 latched
    55e0:	2108      	movs	r1, #8
    55e2:	2024      	movs	r0, #36	; 0x24
    55e4:	47a0      	blx	r4
	IMU_writeRegister(0x32, 0x10);	// INT1 Threshold: 1b = 16mg, 0x64 = 1.6 g
    55e6:	2110      	movs	r1, #16
    55e8:	2032      	movs	r0, #50	; 0x32
    55ea:	47a0      	blx	r4
	IMU_writeRegister(0x33, 0x00);	// INT1 Duration: 1b = 1/ODR, 0x01 = 0.1 s (irrelevant bc latch)
    55ec:	2100      	movs	r1, #0
    55ee:	2033      	movs	r0, #51	; 0x33
    55f0:	47a0      	blx	r4
	IMU_readRegister(0x26);			// read to set Reference
    55f2:	2026      	movs	r0, #38	; 0x26
    55f4:	4b0a      	ldr	r3, [pc, #40]	; (5620 <IMU_init+0x84>)
    55f6:	4798      	blx	r3
	IMU_writeRegister(0x30, 0x2a);	// INT1 X Y Z high enable
    55f8:	212a      	movs	r1, #42	; 0x2a
    55fa:	2030      	movs	r0, #48	; 0x30
    55fc:	47a0      	blx	r4
	delay_ms(10);
    55fe:	200a      	movs	r0, #10
    5600:	47a8      	blx	r5
}
    5602:	bd38      	pop	{r3, r4, r5, pc}
    5604:	20000b58 	.word	0x20000b58
    5608:	20000830 	.word	0x20000830
    560c:	000019c9 	.word	0x000019c9
    5610:	0000195d 	.word	0x0000195d
    5614:	00001969 	.word	0x00001969
    5618:	00005529 	.word	0x00005529
    561c:	000017c9 	.word	0x000017c9
    5620:	00005565 	.word	0x00005565

00005624 <MCU_low_power_mode>:


/* Funciones para entrar y salir de modo bajo consumo */

void MCU_low_power_mode(void )
{
    5624:	b538      	push	{r3, r4, r5, lr}
	//IMU_readRegister(0x31);
	
	#if USB_DEBUG
		usbdc_detach();
    5626:	4b0f      	ldr	r3, [pc, #60]	; (5664 <MCU_low_power_mode+0x40>)
    5628:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    562a:	4c0f      	ldr	r4, [pc, #60]	; (5668 <MCU_low_power_mode+0x44>)
    562c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    5630:	61a3      	str	r3, [r4, #24]
    5632:	f44f 2500 	mov.w	r5, #524288	; 0x80000
    5636:	61a5      	str	r5, [r4, #24]
    5638:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
    563c:	61a3      	str	r3, [r4, #24]
	
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	ble_send("AT+SLEEP");
    563e:	480b      	ldr	r0, [pc, #44]	; (566c <MCU_low_power_mode+0x48>)
    5640:	4b0b      	ldr	r3, [pc, #44]	; (5670 <MCU_low_power_mode+0x4c>)
    5642:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5644:	2380      	movs	r3, #128	; 0x80
    5646:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
	
	//simcom_send("AT+CPOF");	// Apaga completamente el simcom
	gpio_set_pin_level(GPRS_PEN, false);		// Alimentacion a antena gps
	
	spi_write_reg(0x0F,0x27);	// Sleep mode en chip SPI-CAN
    564a:	2127      	movs	r1, #39	; 0x27
    564c:	200f      	movs	r0, #15
    564e:	4b09      	ldr	r3, [pc, #36]	; (5674 <MCU_low_power_mode+0x50>)
    5650:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5652:	61a5      	str	r5, [r4, #24]
	//	gpio_set_pin_level(LED1, false);
	//	delay_ms(100);
	//}
	gpio_set_pin_level(LED1, true);
	//ext_irq_enable(INT_ACC);
	delay_ms(20);
    5654:	2014      	movs	r0, #20
    5656:	4b08      	ldr	r3, [pc, #32]	; (5678 <MCU_low_power_mode+0x54>)
    5658:	4798      	blx	r3
	sleep(4); // 2:Idle 4:Standby 5:Hibernate 6:Backup 7:Off
    565a:	2004      	movs	r0, #4
    565c:	4b07      	ldr	r3, [pc, #28]	; (567c <MCU_low_power_mode+0x58>)
    565e:	4798      	blx	r3
    5660:	bd38      	pop	{r3, r4, r5, pc}
    5662:	bf00      	nop
    5664:	00006d91 	.word	0x00006d91
    5668:	41008000 	.word	0x41008000
    566c:	00007b74 	.word	0x00007b74
    5670:	00000339 	.word	0x00000339
    5674:	000061c5 	.word	0x000061c5
    5678:	000017c9 	.word	0x000017c9
    567c:	00001a39 	.word	0x00001a39

00005680 <SPI_0_test>:
 */
static uint8_t test_SPI_0[2] = {0x03, 0x0F};


void SPI_0_test(void)
{
    5680:	b570      	push	{r4, r5, r6, lr}
    5682:	b084      	sub	sp, #16
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    5684:	4c1b      	ldr	r4, [pc, #108]	; (56f4 <SPI_0_test+0x74>)
    5686:	a903      	add	r1, sp, #12
    5688:	4620      	mov	r0, r4
    568a:	4b1b      	ldr	r3, [pc, #108]	; (56f8 <SPI_0_test+0x78>)
    568c:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    568e:	4620      	mov	r0, r4
    5690:	4b1a      	ldr	r3, [pc, #104]	; (56fc <SPI_0_test+0x7c>)
    5692:	4798      	blx	r3
	
	char buffer[1] = {0};
    5694:	2300      	movs	r3, #0
    5696:	f88d 3008 	strb.w	r3, [sp, #8]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    569a:	4c19      	ldr	r4, [pc, #100]	; (5700 <SPI_0_test+0x80>)
    569c:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    56a0:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_0, 2);
    56a2:	2202      	movs	r2, #2
    56a4:	4917      	ldr	r1, [pc, #92]	; (5704 <SPI_0_test+0x84>)
    56a6:	9803      	ldr	r0, [sp, #12]
    56a8:	4b17      	ldr	r3, [pc, #92]	; (5708 <SPI_0_test+0x88>)
    56aa:	4798      	blx	r3
	io_read(io, buffer, 1);
    56ac:	2201      	movs	r2, #1
    56ae:	a902      	add	r1, sp, #8
    56b0:	9803      	ldr	r0, [sp, #12]
    56b2:	4b16      	ldr	r3, [pc, #88]	; (570c <SPI_0_test+0x8c>)
    56b4:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    56b6:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    56b8:	f89d 3008 	ldrb.w	r3, [sp, #8]
    56bc:	2b87      	cmp	r3, #135	; 0x87
    56be:	d017      	beq.n	56f0 <SPI_0_test+0x70>
    56c0:	236e      	movs	r3, #110	; 0x6e
    56c2:	ac04      	add	r4, sp, #16
    56c4:	f804 3d09 	strb.w	r3, [r4, #-9]!
	usb_serial_write("Received: ", strlen("Received: "));
    56c8:	210a      	movs	r1, #10
    56ca:	4811      	ldr	r0, [pc, #68]	; (5710 <SPI_0_test+0x90>)
    56cc:	4d11      	ldr	r5, [pc, #68]	; (5714 <SPI_0_test+0x94>)
    56ce:	47a8      	blx	r5
	delay_ms(10);
    56d0:	200a      	movs	r0, #10
    56d2:	4e11      	ldr	r6, [pc, #68]	; (5718 <SPI_0_test+0x98>)
    56d4:	47b0      	blx	r6
	usb_serial_write(&is87, strlen(&is87));
    56d6:	4620      	mov	r0, r4
    56d8:	4b10      	ldr	r3, [pc, #64]	; (571c <SPI_0_test+0x9c>)
    56da:	4798      	blx	r3
    56dc:	b281      	uxth	r1, r0
    56de:	4620      	mov	r0, r4
    56e0:	47a8      	blx	r5
	delay_ms(10);
    56e2:	200a      	movs	r0, #10
    56e4:	47b0      	blx	r6
	usb_serial_write("\n", strlen("\n"));
    56e6:	2101      	movs	r1, #1
    56e8:	480d      	ldr	r0, [pc, #52]	; (5720 <SPI_0_test+0xa0>)
    56ea:	47a8      	blx	r5
}
    56ec:	b004      	add	sp, #16
    56ee:	bd70      	pop	{r4, r5, r6, pc}
	char is87 = (*buffer == 0x87)? 'y' : 'n';
    56f0:	2379      	movs	r3, #121	; 0x79
    56f2:	e7e6      	b.n	56c2 <SPI_0_test+0x42>
    56f4:	20000aa0 	.word	0x20000aa0
    56f8:	00001b91 	.word	0x00001b91
    56fc:	00001aad 	.word	0x00001aad
    5700:	41008000 	.word	0x41008000
    5704:	20000014 	.word	0x20000014
    5708:	000019d1 	.word	0x000019d1
    570c:	00001a05 	.word	0x00001a05
    5710:	00007ef0 	.word	0x00007ef0
    5714:	000070e1 	.word	0x000070e1
    5718:	000017c9 	.word	0x000017c9
    571c:	000071d7 	.word	0x000071d7
    5720:	00008088 	.word	0x00008088

00005724 <SPI_0_test1>:

static uint8_t test_SPI_1[3] = {0x02, 0x0F, 0x07};

void SPI_0_test1(void)
{
    5724:	b530      	push	{r4, r5, lr}
    5726:	b083      	sub	sp, #12
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    5728:	4c09      	ldr	r4, [pc, #36]	; (5750 <SPI_0_test1+0x2c>)
    572a:	a901      	add	r1, sp, #4
    572c:	4620      	mov	r0, r4
    572e:	4b09      	ldr	r3, [pc, #36]	; (5754 <SPI_0_test1+0x30>)
    5730:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    5732:	4620      	mov	r0, r4
    5734:	4b08      	ldr	r3, [pc, #32]	; (5758 <SPI_0_test1+0x34>)
    5736:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5738:	4c08      	ldr	r4, [pc, #32]	; (575c <SPI_0_test1+0x38>)
    573a:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    573e:	6165      	str	r5, [r4, #20]
	
	char buffer[1] = {0};
	gpio_set_pin_level(SPI_CS0, false);
	io_write(io, test_SPI_1, 3);
    5740:	2203      	movs	r2, #3
    5742:	4907      	ldr	r1, [pc, #28]	; (5760 <SPI_0_test1+0x3c>)
    5744:	9801      	ldr	r0, [sp, #4]
    5746:	4b07      	ldr	r3, [pc, #28]	; (5764 <SPI_0_test1+0x40>)
    5748:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    574a:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    574c:	b003      	add	sp, #12
    574e:	bd30      	pop	{r4, r5, pc}
    5750:	20000aa0 	.word	0x20000aa0
    5754:	00001b91 	.word	0x00001b91
    5758:	00001aad 	.word	0x00001aad
    575c:	41008000 	.word	0x41008000
    5760:	20000018 	.word	0x20000018
    5764:	000019d1 	.word	0x000019d1

00005768 <simcom_gprs_connect>:
 
 
 // Conectar GPRS
 uint8_t simcom_gprs_connect(void)
 {
    5768:	b530      	push	{r4, r5, lr}
    576a:	b091      	sub	sp, #68	; 0x44
	 char rec_buffer[64] = {0};
    576c:	2240      	movs	r2, #64	; 0x40
    576e:	2100      	movs	r1, #0
    5770:	4668      	mov	r0, sp
    5772:	4b2a      	ldr	r3, [pc, #168]	; (581c <simcom_gprs_connect+0xb4>)
    5774:	4798      	blx	r3
	 simcom_send_and_receive("ATE0\r", rec_buffer);	// Desactivar echo
    5776:	4669      	mov	r1, sp
    5778:	4829      	ldr	r0, [pc, #164]	; (5820 <simcom_gprs_connect+0xb8>)
    577a:	4d2a      	ldr	r5, [pc, #168]	; (5824 <simcom_gprs_connect+0xbc>)
    577c:	47a8      	blx	r5
	 delay_ms(100);
    577e:	2064      	movs	r0, #100	; 0x64
    5780:	4c29      	ldr	r4, [pc, #164]	; (5828 <simcom_gprs_connect+0xc0>)
    5782:	47a0      	blx	r4
	 simcom_send_and_receive("AT+CPIN?\r", rec_buffer);	// Check tarjeta SIM
    5784:	4669      	mov	r1, sp
    5786:	4829      	ldr	r0, [pc, #164]	; (582c <simcom_gprs_connect+0xc4>)
    5788:	47a8      	blx	r5
	 delay_ms(100);
    578a:	2064      	movs	r0, #100	; 0x64
    578c:	47a0      	blx	r4
	 usb_serial_write("Received: ", strlen("Received: "));
    578e:	210a      	movs	r1, #10
    5790:	4827      	ldr	r0, [pc, #156]	; (5830 <simcom_gprs_connect+0xc8>)
    5792:	4d28      	ldr	r5, [pc, #160]	; (5834 <simcom_gprs_connect+0xcc>)
    5794:	47a8      	blx	r5
	 delay_ms(10);
    5796:	200a      	movs	r0, #10
    5798:	47a0      	blx	r4
	 usb_serial_write(rec_buffer, strlen(rec_buffer));
    579a:	4668      	mov	r0, sp
    579c:	4b26      	ldr	r3, [pc, #152]	; (5838 <simcom_gprs_connect+0xd0>)
    579e:	4798      	blx	r3
    57a0:	b281      	uxth	r1, r0
    57a2:	4668      	mov	r0, sp
    57a4:	47a8      	blx	r5
	 delay_ms(10);
    57a6:	200a      	movs	r0, #10
    57a8:	47a0      	blx	r4
	 usb_serial_write("\n", strlen("\n"));
    57aa:	2101      	movs	r1, #1
    57ac:	4823      	ldr	r0, [pc, #140]	; (583c <simcom_gprs_connect+0xd4>)
    57ae:	47a8      	blx	r5
	 if (strncmp(rec_buffer, "\n+CPIN: READY", 12) != 0)
    57b0:	220c      	movs	r2, #12
    57b2:	4923      	ldr	r1, [pc, #140]	; (5840 <simcom_gprs_connect+0xd8>)
    57b4:	4668      	mov	r0, sp
    57b6:	4b23      	ldr	r3, [pc, #140]	; (5844 <simcom_gprs_connect+0xdc>)
    57b8:	4798      	blx	r3
    57ba:	b110      	cbz	r0, 57c2 <simcom_gprs_connect+0x5a>
		return 1;
    57bc:	2001      	movs	r0, #1
	delay_ms(100);
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
	delay_ms(100);
	
	return 0;
 }
    57be:	b011      	add	sp, #68	; 0x44
    57c0:	bd30      	pop	{r4, r5, pc}
	usb_serial_write("PASSED", strlen("PASSED"));
    57c2:	2106      	movs	r1, #6
    57c4:	4820      	ldr	r0, [pc, #128]	; (5848 <simcom_gprs_connect+0xe0>)
    57c6:	47a8      	blx	r5
	simcom_send_and_receive("AT+CGREG?", rec_buffer);	// check the registration status of the device
    57c8:	4669      	mov	r1, sp
    57ca:	4820      	ldr	r0, [pc, #128]	; (584c <simcom_gprs_connect+0xe4>)
    57cc:	4d15      	ldr	r5, [pc, #84]	; (5824 <simcom_gprs_connect+0xbc>)
    57ce:	47a8      	blx	r5
	delay_ms(100);
    57d0:	2064      	movs	r0, #100	; 0x64
    57d2:	47a0      	blx	r4
	simcom_send_and_receive("AT+COPS?", rec_buffer);	// get the network information
    57d4:	4669      	mov	r1, sp
    57d6:	481e      	ldr	r0, [pc, #120]	; (5850 <simcom_gprs_connect+0xe8>)
    57d8:	47a8      	blx	r5
	delay_ms(100);
    57da:	2064      	movs	r0, #100	; 0x64
    57dc:	47a0      	blx	r4
	simcom_send_and_receive("AT+CSQ", rec_buffer);	// get the signal quality
    57de:	4669      	mov	r1, sp
    57e0:	481c      	ldr	r0, [pc, #112]	; (5854 <simcom_gprs_connect+0xec>)
    57e2:	47a8      	blx	r5
	delay_ms(100);
    57e4:	2064      	movs	r0, #100	; 0x64
    57e6:	47a0      	blx	r4
	simcom_send_and_receive("AT+cgatt=1", rec_buffer);	// GPRS Attach
    57e8:	4669      	mov	r1, sp
    57ea:	481b      	ldr	r0, [pc, #108]	; (5858 <simcom_gprs_connect+0xf0>)
    57ec:	47a8      	blx	r5
	delay_ms(100);
    57ee:	2064      	movs	r0, #100	; 0x64
    57f0:	47a0      	blx	r4
	if (strncmp(rec_buffer, "OK", 2) != 0)
    57f2:	2202      	movs	r2, #2
    57f4:	4919      	ldr	r1, [pc, #100]	; (585c <simcom_gprs_connect+0xf4>)
    57f6:	4668      	mov	r0, sp
    57f8:	4b12      	ldr	r3, [pc, #72]	; (5844 <simcom_gprs_connect+0xdc>)
    57fa:	4798      	blx	r3
    57fc:	b108      	cbz	r0, 5802 <simcom_gprs_connect+0x9a>
		return 1;
    57fe:	2001      	movs	r0, #1
    5800:	e7dd      	b.n	57be <simcom_gprs_connect+0x56>
	simcom_send_and_receive("AT+CGDCONT=1,\"IP\",\"iot.secure\"", rec_buffer);
    5802:	4669      	mov	r1, sp
    5804:	4816      	ldr	r0, [pc, #88]	; (5860 <simcom_gprs_connect+0xf8>)
    5806:	47a8      	blx	r5
	delay_ms(100);
    5808:	2064      	movs	r0, #100	; 0x64
    580a:	47a0      	blx	r4
	simcom_send_and_receive("AT+CGACT=1,1", rec_buffer);
    580c:	4669      	mov	r1, sp
    580e:	4815      	ldr	r0, [pc, #84]	; (5864 <simcom_gprs_connect+0xfc>)
    5810:	47a8      	blx	r5
	delay_ms(100);
    5812:	2064      	movs	r0, #100	; 0x64
    5814:	47a0      	blx	r4
	return 0;
    5816:	2000      	movs	r0, #0
    5818:	e7d1      	b.n	57be <simcom_gprs_connect+0x56>
    581a:	bf00      	nop
    581c:	0000714b 	.word	0x0000714b
    5820:	00007efc 	.word	0x00007efc
    5824:	00006119 	.word	0x00006119
    5828:	000017c9 	.word	0x000017c9
    582c:	00007f04 	.word	0x00007f04
    5830:	00007ef0 	.word	0x00007ef0
    5834:	000070e1 	.word	0x000070e1
    5838:	000071d7 	.word	0x000071d7
    583c:	00008088 	.word	0x00008088
    5840:	00007f10 	.word	0x00007f10
    5844:	000071e7 	.word	0x000071e7
    5848:	00007f20 	.word	0x00007f20
    584c:	00007f28 	.word	0x00007f28
    5850:	00007f34 	.word	0x00007f34
    5854:	00007f40 	.word	0x00007f40
    5858:	00007f48 	.word	0x00007f48
    585c:	00007f54 	.word	0x00007f54
    5860:	00007f58 	.word	0x00007f58
    5864:	00007f78 	.word	0x00007f78

00005868 <usb_read_routine>:
{
    5868:	b570      	push	{r4, r5, r6, lr}
    586a:	b0a2      	sub	sp, #136	; 0x88
	if (usb_serial_bytes_available() > 0)
    586c:	4b93      	ldr	r3, [pc, #588]	; (5abc <usb_read_routine+0x254>)
    586e:	4798      	blx	r3
    5870:	2800      	cmp	r0, #0
    5872:	dd62      	ble.n	593a <usb_read_routine+0xd2>
		char inbuffer[USB_COMMS_LENGTH] = {0};
    5874:	2440      	movs	r4, #64	; 0x40
    5876:	4622      	mov	r2, r4
    5878:	2100      	movs	r1, #0
    587a:	a802      	add	r0, sp, #8
    587c:	4b90      	ldr	r3, [pc, #576]	; (5ac0 <usb_read_routine+0x258>)
    587e:	4798      	blx	r3
		usb_serial_read(inbuffer, buffer_length);
    5880:	4621      	mov	r1, r4
    5882:	a802      	add	r0, sp, #8
    5884:	4b8f      	ldr	r3, [pc, #572]	; (5ac4 <usb_read_routine+0x25c>)
    5886:	4798      	blx	r3
		if (strcmp(inbuffer, "info") == 0)
    5888:	498f      	ldr	r1, [pc, #572]	; (5ac8 <usb_read_routine+0x260>)
    588a:	a802      	add	r0, sp, #8
    588c:	4b8f      	ldr	r3, [pc, #572]	; (5acc <usb_read_routine+0x264>)
    588e:	4798      	blx	r3
    5890:	2800      	cmp	r0, #0
    5892:	d04e      	beq.n	5932 <usb_read_routine+0xca>
		else if (strcmp(inbuffer, "bankswap") == 0)
    5894:	498e      	ldr	r1, [pc, #568]	; (5ad0 <usb_read_routine+0x268>)
    5896:	a802      	add	r0, sp, #8
    5898:	4b8c      	ldr	r3, [pc, #560]	; (5acc <usb_read_routine+0x264>)
    589a:	4798      	blx	r3
    589c:	2800      	cmp	r0, #0
    589e:	d04e      	beq.n	593e <usb_read_routine+0xd6>
		else if (strncmp(inbuffer, "ble ", 4) == 0)
    58a0:	2204      	movs	r2, #4
    58a2:	498c      	ldr	r1, [pc, #560]	; (5ad4 <usb_read_routine+0x26c>)
    58a4:	a802      	add	r0, sp, #8
    58a6:	4b8c      	ldr	r3, [pc, #560]	; (5ad8 <usb_read_routine+0x270>)
    58a8:	4798      	blx	r3
    58aa:	2800      	cmp	r0, #0
    58ac:	d062      	beq.n	5974 <usb_read_routine+0x10c>
		else if (strncmp(inbuffer, "sim ", 4) == 0)
    58ae:	2204      	movs	r2, #4
    58b0:	498a      	ldr	r1, [pc, #552]	; (5adc <usb_read_routine+0x274>)
    58b2:	a802      	add	r0, sp, #8
    58b4:	4b88      	ldr	r3, [pc, #544]	; (5ad8 <usb_read_routine+0x270>)
    58b6:	4798      	blx	r3
    58b8:	2800      	cmp	r0, #0
    58ba:	d077      	beq.n	59ac <usb_read_routine+0x144>
		else if (strcmp(inbuffer, "readsim") == 0)
    58bc:	4988      	ldr	r1, [pc, #544]	; (5ae0 <usb_read_routine+0x278>)
    58be:	a802      	add	r0, sp, #8
    58c0:	4b82      	ldr	r3, [pc, #520]	; (5acc <usb_read_routine+0x264>)
    58c2:	4798      	blx	r3
    58c4:	2800      	cmp	r0, #0
    58c6:	f000 8093 	beq.w	59f0 <usb_read_routine+0x188>
		else if (strcmp(inbuffer, "acc check") == 0)
    58ca:	4986      	ldr	r1, [pc, #536]	; (5ae4 <usb_read_routine+0x27c>)
    58cc:	a802      	add	r0, sp, #8
    58ce:	4b7f      	ldr	r3, [pc, #508]	; (5acc <usb_read_routine+0x264>)
    58d0:	4798      	blx	r3
    58d2:	2800      	cmp	r0, #0
    58d4:	f000 80a7 	beq.w	5a26 <usb_read_routine+0x1be>
		else if (strcmp(inbuffer, "spi check") == 0)
    58d8:	4983      	ldr	r1, [pc, #524]	; (5ae8 <usb_read_routine+0x280>)
    58da:	a802      	add	r0, sp, #8
    58dc:	4b7b      	ldr	r3, [pc, #492]	; (5acc <usb_read_routine+0x264>)
    58de:	4798      	blx	r3
    58e0:	2800      	cmp	r0, #0
    58e2:	f000 80e5 	beq.w	5ab0 <usb_read_routine+0x248>
		else if (strcmp(inbuffer, "spi write") == 0)
    58e6:	4981      	ldr	r1, [pc, #516]	; (5aec <usb_read_routine+0x284>)
    58e8:	a802      	add	r0, sp, #8
    58ea:	4b78      	ldr	r3, [pc, #480]	; (5acc <usb_read_routine+0x264>)
    58ec:	4798      	blx	r3
    58ee:	2800      	cmp	r0, #0
    58f0:	f000 80e1 	beq.w	5ab6 <usb_read_routine+0x24e>
		else if (strcmp(inbuffer, "fram write") == 0)
    58f4:	497e      	ldr	r1, [pc, #504]	; (5af0 <usb_read_routine+0x288>)
    58f6:	a802      	add	r0, sp, #8
    58f8:	4b74      	ldr	r3, [pc, #464]	; (5acc <usb_read_routine+0x264>)
    58fa:	4798      	blx	r3
    58fc:	2800      	cmp	r0, #0
    58fe:	f000 8129 	beq.w	5b54 <usb_read_routine+0x2ec>
		else if (strcmp(inbuffer, "fram read") == 0)
    5902:	497c      	ldr	r1, [pc, #496]	; (5af4 <usb_read_routine+0x28c>)
    5904:	a802      	add	r0, sp, #8
    5906:	4b71      	ldr	r3, [pc, #452]	; (5acc <usb_read_routine+0x264>)
    5908:	4798      	blx	r3
    590a:	2800      	cmp	r0, #0
    590c:	f000 812a 	beq.w	5b64 <usb_read_routine+0x2fc>
		else if (strcmp(inbuffer, "lowpwr") == 0)
    5910:	4979      	ldr	r1, [pc, #484]	; (5af8 <usb_read_routine+0x290>)
    5912:	a802      	add	r0, sp, #8
    5914:	4b6d      	ldr	r3, [pc, #436]	; (5acc <usb_read_routine+0x264>)
    5916:	4798      	blx	r3
    5918:	2800      	cmp	r0, #0
    591a:	f000 8140 	beq.w	5b9e <usb_read_routine+0x336>
		else if (strcmp(inbuffer, "simcon") == 0)
    591e:	4977      	ldr	r1, [pc, #476]	; (5afc <usb_read_routine+0x294>)
    5920:	a802      	add	r0, sp, #8
    5922:	4b6a      	ldr	r3, [pc, #424]	; (5acc <usb_read_routine+0x264>)
    5924:	4798      	blx	r3
    5926:	2800      	cmp	r0, #0
    5928:	f040 813c 	bne.w	5ba4 <usb_read_routine+0x33c>
			simcom_gprs_connect();
    592c:	4b74      	ldr	r3, [pc, #464]	; (5b00 <usb_read_routine+0x298>)
    592e:	4798      	blx	r3
    5930:	e003      	b.n	593a <usb_read_routine+0xd2>
			usb_serial_write("Somax fw v1dev\n", strlen("Somax fw v1dev\n"));
    5932:	210f      	movs	r1, #15
    5934:	4873      	ldr	r0, [pc, #460]	; (5b04 <usb_read_routine+0x29c>)
    5936:	4b74      	ldr	r3, [pc, #464]	; (5b08 <usb_read_routine+0x2a0>)
    5938:	4798      	blx	r3
}
    593a:	b022      	add	sp, #136	; 0x88
    593c:	bd70      	pop	{r4, r5, r6, pc}
			usb_serial_write("Swapping fw\n", strlen("Swapping fw\n"));
    593e:	210c      	movs	r1, #12
    5940:	4872      	ldr	r0, [pc, #456]	; (5b0c <usb_read_routine+0x2a4>)
    5942:	4b71      	ldr	r3, [pc, #452]	; (5b08 <usb_read_routine+0x2a0>)
    5944:	4798      	blx	r3
			delay_ms(200);
    5946:	20c8      	movs	r0, #200	; 0xc8
    5948:	4c71      	ldr	r4, [pc, #452]	; (5b10 <usb_read_routine+0x2a8>)
    594a:	47a0      	blx	r4
			usbdc_detach();
    594c:	4b71      	ldr	r3, [pc, #452]	; (5b14 <usb_read_routine+0x2ac>)
    594e:	4798      	blx	r3
			delay_ms(500);
    5950:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5954:	47a0      	blx	r4
			while (!NVMCTRL->STATUS.bit.READY);
    5956:	4b70      	ldr	r3, [pc, #448]	; (5b18 <usb_read_routine+0x2b0>)
    5958:	8a5b      	ldrh	r3, [r3, #18]
    595a:	f013 0f01 	tst.w	r3, #1
    595e:	d0fa      	beq.n	5956 <usb_read_routine+0xee>
			NVMCTRL->CTRLB.reg = NVMCTRL_CTRLB_CMD_BKSWRST | NVMCTRL_CTRLB_CMDEX_KEY;
    5960:	f24a 5217 	movw	r2, #42263	; 0xa517
    5964:	4b6c      	ldr	r3, [pc, #432]	; (5b18 <usb_read_routine+0x2b0>)
    5966:	809a      	strh	r2, [r3, #4]
			while (NVMCTRL->INTFLAG.bit.DONE);
    5968:	4b6b      	ldr	r3, [pc, #428]	; (5b18 <usb_read_routine+0x2b0>)
    596a:	8a1b      	ldrh	r3, [r3, #16]
    596c:	f013 0f01 	tst.w	r3, #1
    5970:	d1fa      	bne.n	5968 <usb_read_routine+0x100>
    5972:	e7e2      	b.n	593a <usb_read_routine+0xd2>
			char respble[64] = {0};
    5974:	2240      	movs	r2, #64	; 0x40
    5976:	2100      	movs	r1, #0
    5978:	a812      	add	r0, sp, #72	; 0x48
    597a:	4b51      	ldr	r3, [pc, #324]	; (5ac0 <usb_read_routine+0x258>)
    597c:	4798      	blx	r3
			ble_send_and_receive(command, respble);
    597e:	a912      	add	r1, sp, #72	; 0x48
    5980:	a803      	add	r0, sp, #12
    5982:	4b66      	ldr	r3, [pc, #408]	; (5b1c <usb_read_routine+0x2b4>)
    5984:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    5986:	210a      	movs	r1, #10
    5988:	4865      	ldr	r0, [pc, #404]	; (5b20 <usb_read_routine+0x2b8>)
    598a:	4c5f      	ldr	r4, [pc, #380]	; (5b08 <usb_read_routine+0x2a0>)
    598c:	47a0      	blx	r4
			delay_ms(10);
    598e:	200a      	movs	r0, #10
    5990:	4d5f      	ldr	r5, [pc, #380]	; (5b10 <usb_read_routine+0x2a8>)
    5992:	47a8      	blx	r5
			usb_serial_write(respble, strlen(respble));
    5994:	a812      	add	r0, sp, #72	; 0x48
    5996:	4b63      	ldr	r3, [pc, #396]	; (5b24 <usb_read_routine+0x2bc>)
    5998:	4798      	blx	r3
    599a:	b281      	uxth	r1, r0
    599c:	a812      	add	r0, sp, #72	; 0x48
    599e:	47a0      	blx	r4
			delay_ms(10);
    59a0:	200a      	movs	r0, #10
    59a2:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    59a4:	2101      	movs	r1, #1
    59a6:	4860      	ldr	r0, [pc, #384]	; (5b28 <usb_read_routine+0x2c0>)
    59a8:	47a0      	blx	r4
    59aa:	e7c6      	b.n	593a <usb_read_routine+0xd2>
			strcat(command, "\r");
    59ac:	ac03      	add	r4, sp, #12
    59ae:	4620      	mov	r0, r4
    59b0:	4e5c      	ldr	r6, [pc, #368]	; (5b24 <usb_read_routine+0x2bc>)
    59b2:	47b0      	blx	r6
    59b4:	4b5d      	ldr	r3, [pc, #372]	; (5b2c <usb_read_routine+0x2c4>)
    59b6:	881b      	ldrh	r3, [r3, #0]
    59b8:	5223      	strh	r3, [r4, r0]
			char respsim[64] = {0};
    59ba:	2240      	movs	r2, #64	; 0x40
    59bc:	2100      	movs	r1, #0
    59be:	a812      	add	r0, sp, #72	; 0x48
    59c0:	4b3f      	ldr	r3, [pc, #252]	; (5ac0 <usb_read_routine+0x258>)
    59c2:	4798      	blx	r3
			simcom_send_and_receive(command, respsim);
    59c4:	a912      	add	r1, sp, #72	; 0x48
    59c6:	4620      	mov	r0, r4
    59c8:	4b59      	ldr	r3, [pc, #356]	; (5b30 <usb_read_routine+0x2c8>)
    59ca:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    59cc:	210a      	movs	r1, #10
    59ce:	4854      	ldr	r0, [pc, #336]	; (5b20 <usb_read_routine+0x2b8>)
    59d0:	4c4d      	ldr	r4, [pc, #308]	; (5b08 <usb_read_routine+0x2a0>)
    59d2:	47a0      	blx	r4
			delay_ms(10);
    59d4:	200a      	movs	r0, #10
    59d6:	4d4e      	ldr	r5, [pc, #312]	; (5b10 <usb_read_routine+0x2a8>)
    59d8:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    59da:	a812      	add	r0, sp, #72	; 0x48
    59dc:	47b0      	blx	r6
    59de:	b281      	uxth	r1, r0
    59e0:	a812      	add	r0, sp, #72	; 0x48
    59e2:	47a0      	blx	r4
			delay_ms(10);
    59e4:	200a      	movs	r0, #10
    59e6:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    59e8:	2101      	movs	r1, #1
    59ea:	484f      	ldr	r0, [pc, #316]	; (5b28 <usb_read_routine+0x2c0>)
    59ec:	47a0      	blx	r4
    59ee:	e7a4      	b.n	593a <usb_read_routine+0xd2>
			char respsim[64] = {0};
    59f0:	2240      	movs	r2, #64	; 0x40
    59f2:	2100      	movs	r1, #0
    59f4:	a812      	add	r0, sp, #72	; 0x48
    59f6:	4b32      	ldr	r3, [pc, #200]	; (5ac0 <usb_read_routine+0x258>)
    59f8:	4798      	blx	r3
			simcom_receive(respsim);
    59fa:	a812      	add	r0, sp, #72	; 0x48
    59fc:	4b4d      	ldr	r3, [pc, #308]	; (5b34 <usb_read_routine+0x2cc>)
    59fe:	4798      	blx	r3
			usb_serial_write("Received: ", strlen("Received: "));
    5a00:	210a      	movs	r1, #10
    5a02:	4847      	ldr	r0, [pc, #284]	; (5b20 <usb_read_routine+0x2b8>)
    5a04:	4c40      	ldr	r4, [pc, #256]	; (5b08 <usb_read_routine+0x2a0>)
    5a06:	47a0      	blx	r4
			delay_ms(10);
    5a08:	200a      	movs	r0, #10
    5a0a:	4d41      	ldr	r5, [pc, #260]	; (5b10 <usb_read_routine+0x2a8>)
    5a0c:	47a8      	blx	r5
			usb_serial_write(respsim, strlen(respsim));
    5a0e:	a812      	add	r0, sp, #72	; 0x48
    5a10:	4b44      	ldr	r3, [pc, #272]	; (5b24 <usb_read_routine+0x2bc>)
    5a12:	4798      	blx	r3
    5a14:	b281      	uxth	r1, r0
    5a16:	a812      	add	r0, sp, #72	; 0x48
    5a18:	47a0      	blx	r4
			delay_ms(10);
    5a1a:	200a      	movs	r0, #10
    5a1c:	47a8      	blx	r5
			usb_serial_write("\n", strlen("\n"));
    5a1e:	2101      	movs	r1, #1
    5a20:	4841      	ldr	r0, [pc, #260]	; (5b28 <usb_read_routine+0x2c0>)
    5a22:	47a0      	blx	r4
    5a24:	e789      	b.n	593a <usb_read_routine+0xd2>
			char resp = IMU_readRegister(0x0F); // reg WHO AM I respuesta es 00110011 = '3'
    5a26:	200f      	movs	r0, #15
    5a28:	4b43      	ldr	r3, [pc, #268]	; (5b38 <usb_read_routine+0x2d0>)
    5a2a:	4798      	blx	r3
			regvalue = (resp == 0x33)? 'y' : 'n';
    5a2c:	2833      	cmp	r0, #51	; 0x33
    5a2e:	d03b      	beq.n	5aa8 <usb_read_routine+0x240>
    5a30:	236e      	movs	r3, #110	; 0x6e
    5a32:	ae22      	add	r6, sp, #136	; 0x88
    5a34:	f806 3d82 	strb.w	r3, [r6, #-130]!
			usb_serial_write("Reading reg\n", strlen("Reading reg\n"));
    5a38:	210c      	movs	r1, #12
    5a3a:	4840      	ldr	r0, [pc, #256]	; (5b3c <usb_read_routine+0x2d4>)
    5a3c:	4d32      	ldr	r5, [pc, #200]	; (5b08 <usb_read_routine+0x2a0>)
    5a3e:	47a8      	blx	r5
			delay_ms(10);
    5a40:	200a      	movs	r0, #10
    5a42:	4c33      	ldr	r4, [pc, #204]	; (5b10 <usb_read_routine+0x2a8>)
    5a44:	47a0      	blx	r4
			usb_serial_write(&regvalue, 1);
    5a46:	2101      	movs	r1, #1
    5a48:	4630      	mov	r0, r6
    5a4a:	47a8      	blx	r5
			delay_ms(10);
    5a4c:	200a      	movs	r0, #10
    5a4e:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    5a50:	2101      	movs	r1, #1
    5a52:	4835      	ldr	r0, [pc, #212]	; (5b28 <usb_read_routine+0x2c0>)
    5a54:	47a8      	blx	r5
			delay_ms(10);
    5a56:	200a      	movs	r0, #10
    5a58:	47a0      	blx	r4
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    5a5a:	a812      	add	r0, sp, #72	; 0x48
    5a5c:	4b38      	ldr	r3, [pc, #224]	; (5b40 <usb_read_routine+0x2d8>)
    5a5e:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    5a60:	4b38      	ldr	r3, [pc, #224]	; (5b44 <usb_read_routine+0x2dc>)
    5a62:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    5a66:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    5a6a:	f8d3 4090 	ldr.w	r4, [r3, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    5a6e:	4054      	eors	r4, r2
    5a70:	400c      	ands	r4, r1
    5a72:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    5a74:	a812      	add	r0, sp, #72	; 0x48
    5a76:	4b34      	ldr	r3, [pc, #208]	; (5b48 <usb_read_routine+0x2e0>)
    5a78:	4798      	blx	r3
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    5a7a:	f014 0f04 	tst.w	r4, #4
    5a7e:	d015      	beq.n	5aac <usb_read_routine+0x244>
    5a80:	2379      	movs	r3, #121	; 0x79
    5a82:	ac22      	add	r4, sp, #136	; 0x88
    5a84:	f804 3d81 	strb.w	r3, [r4, #-129]!
			IMU_readRegister(0x31);
    5a88:	2031      	movs	r0, #49	; 0x31
    5a8a:	4b2b      	ldr	r3, [pc, #172]	; (5b38 <usb_read_routine+0x2d0>)
    5a8c:	4798      	blx	r3
			usb_serial_write(&isintactive, 1);
    5a8e:	2101      	movs	r1, #1
    5a90:	4620      	mov	r0, r4
    5a92:	4d1d      	ldr	r5, [pc, #116]	; (5b08 <usb_read_routine+0x2a0>)
    5a94:	47a8      	blx	r5
			delay_ms(10);
    5a96:	200a      	movs	r0, #10
    5a98:	4c1d      	ldr	r4, [pc, #116]	; (5b10 <usb_read_routine+0x2a8>)
    5a9a:	47a0      	blx	r4
			usb_serial_write("\n", strlen("\n"));
    5a9c:	2101      	movs	r1, #1
    5a9e:	4822      	ldr	r0, [pc, #136]	; (5b28 <usb_read_routine+0x2c0>)
    5aa0:	47a8      	blx	r5
			delay_ms(10);
    5aa2:	200a      	movs	r0, #10
    5aa4:	47a0      	blx	r4
    5aa6:	e748      	b.n	593a <usb_read_routine+0xd2>
			regvalue = (resp == 0x33)? 'y' : 'n';
    5aa8:	2379      	movs	r3, #121	; 0x79
    5aaa:	e7c2      	b.n	5a32 <usb_read_routine+0x1ca>
			isintactive = gpio_get_pin_level(INT_ACC)? 'y' : 'n';
    5aac:	236e      	movs	r3, #110	; 0x6e
    5aae:	e7e8      	b.n	5a82 <usb_read_routine+0x21a>
			SPI_0_test();
    5ab0:	4b26      	ldr	r3, [pc, #152]	; (5b4c <usb_read_routine+0x2e4>)
    5ab2:	4798      	blx	r3
    5ab4:	e741      	b.n	593a <usb_read_routine+0xd2>
			SPI_0_test1();
    5ab6:	4b26      	ldr	r3, [pc, #152]	; (5b50 <usb_read_routine+0x2e8>)
    5ab8:	4798      	blx	r3
    5aba:	e73e      	b.n	593a <usb_read_routine+0xd2>
    5abc:	00007021 	.word	0x00007021
    5ac0:	0000714b 	.word	0x0000714b
    5ac4:	0000703d 	.word	0x0000703d
    5ac8:	00007f88 	.word	0x00007f88
    5acc:	000071c3 	.word	0x000071c3
    5ad0:	00007fa0 	.word	0x00007fa0
    5ad4:	00007fbc 	.word	0x00007fbc
    5ad8:	000071e7 	.word	0x000071e7
    5adc:	00007fc4 	.word	0x00007fc4
    5ae0:	00007fcc 	.word	0x00007fcc
    5ae4:	00007fd4 	.word	0x00007fd4
    5ae8:	00007ff0 	.word	0x00007ff0
    5aec:	00007ffc 	.word	0x00007ffc
    5af0:	00008008 	.word	0x00008008
    5af4:	00008014 	.word	0x00008014
    5af8:	00008020 	.word	0x00008020
    5afc:	00008028 	.word	0x00008028
    5b00:	00005769 	.word	0x00005769
    5b04:	00007f90 	.word	0x00007f90
    5b08:	000070e1 	.word	0x000070e1
    5b0c:	00007fac 	.word	0x00007fac
    5b10:	000017c9 	.word	0x000017c9
    5b14:	00006d91 	.word	0x00006d91
    5b18:	41004000 	.word	0x41004000
    5b1c:	0000037d 	.word	0x0000037d
    5b20:	00007ef0 	.word	0x00007ef0
    5b24:	000071d7 	.word	0x000071d7
    5b28:	00008088 	.word	0x00008088
    5b2c:	00007f00 	.word	0x00007f00
    5b30:	00006119 	.word	0x00006119
    5b34:	0000617d 	.word	0x0000617d
    5b38:	00005565 	.word	0x00005565
    5b3c:	00007fe0 	.word	0x00007fe0
    5b40:	000010a1 	.word	0x000010a1
    5b44:	41008000 	.word	0x41008000
    5b48:	000010af 	.word	0x000010af
    5b4c:	00005681 	.word	0x00005681
    5b50:	00005725 	.word	0x00005725
			char dataw = 'f';
    5b54:	a922      	add	r1, sp, #136	; 0x88
    5b56:	2366      	movs	r3, #102	; 0x66
    5b58:	f801 3d40 	strb.w	r3, [r1, #-64]!
			FRAM_bytewrite(0x0013, &dataw);
    5b5c:	2013      	movs	r0, #19
    5b5e:	4b14      	ldr	r3, [pc, #80]	; (5bb0 <usb_read_routine+0x348>)
    5b60:	4798      	blx	r3
    5b62:	e6ea      	b.n	593a <usb_read_routine+0xd2>
			char datar[1] = {0};
    5b64:	ac22      	add	r4, sp, #136	; 0x88
    5b66:	2300      	movs	r3, #0
    5b68:	f804 3d40 	strb.w	r3, [r4, #-64]!
			FRAM_byteread(0x0013, datar);
    5b6c:	4621      	mov	r1, r4
    5b6e:	2013      	movs	r0, #19
    5b70:	4b10      	ldr	r3, [pc, #64]	; (5bb4 <usb_read_routine+0x34c>)
    5b72:	4798      	blx	r3
			delay_ms(10);
    5b74:	200a      	movs	r0, #10
    5b76:	4e10      	ldr	r6, [pc, #64]	; (5bb8 <usb_read_routine+0x350>)
    5b78:	47b0      	blx	r6
			usb_serial_write("Received: ", strlen("Received: "));
    5b7a:	210a      	movs	r1, #10
    5b7c:	480f      	ldr	r0, [pc, #60]	; (5bbc <usb_read_routine+0x354>)
    5b7e:	4d10      	ldr	r5, [pc, #64]	; (5bc0 <usb_read_routine+0x358>)
    5b80:	47a8      	blx	r5
			delay_ms(10);
    5b82:	200a      	movs	r0, #10
    5b84:	47b0      	blx	r6
			usb_serial_write(datar, strlen(datar));
    5b86:	4620      	mov	r0, r4
    5b88:	4b0e      	ldr	r3, [pc, #56]	; (5bc4 <usb_read_routine+0x35c>)
    5b8a:	4798      	blx	r3
    5b8c:	b281      	uxth	r1, r0
    5b8e:	4620      	mov	r0, r4
    5b90:	47a8      	blx	r5
			delay_ms(10);
    5b92:	200a      	movs	r0, #10
    5b94:	47b0      	blx	r6
			usb_serial_write("\n", strlen("\n"));
    5b96:	2101      	movs	r1, #1
    5b98:	480b      	ldr	r0, [pc, #44]	; (5bc8 <usb_read_routine+0x360>)
    5b9a:	47a8      	blx	r5
    5b9c:	e6cd      	b.n	593a <usb_read_routine+0xd2>
			MCU_low_power_mode();
    5b9e:	4b0b      	ldr	r3, [pc, #44]	; (5bcc <usb_read_routine+0x364>)
    5ba0:	4798      	blx	r3
    5ba2:	e6ca      	b.n	593a <usb_read_routine+0xd2>
			usb_serial_write("Command not recognized\n", strlen("Command not recognized\n"));
    5ba4:	2117      	movs	r1, #23
    5ba6:	480a      	ldr	r0, [pc, #40]	; (5bd0 <usb_read_routine+0x368>)
    5ba8:	4b05      	ldr	r3, [pc, #20]	; (5bc0 <usb_read_routine+0x358>)
    5baa:	4798      	blx	r3
}
    5bac:	e6c5      	b.n	593a <usb_read_routine+0xd2>
    5bae:	bf00      	nop
    5bb0:	00000fe5 	.word	0x00000fe5
    5bb4:	00001025 	.word	0x00001025
    5bb8:	000017c9 	.word	0x000017c9
    5bbc:	00007ef0 	.word	0x00007ef0
    5bc0:	000070e1 	.word	0x000070e1
    5bc4:	000071d7 	.word	0x000071d7
    5bc8:	00008088 	.word	0x00008088
    5bcc:	00005625 	.word	0x00005625
    5bd0:	00008030 	.word	0x00008030

00005bd4 <initial_check>:
} dev_status_t;

dev_status_t status;

uint8_t initial_check(void )
{
    5bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5bd8:	b0b3      	sub	sp, #204	; 0xcc
	uint8_t errorcount = 0;
	status.raw = 0;
    5bda:	4e58      	ldr	r6, [pc, #352]	; (5d3c <initial_check+0x168>)
    5bdc:	2700      	movs	r7, #0
    5bde:	7037      	strb	r7, [r6, #0]
	
	// Check BLE comm
	char respble[64] = {0};
    5be0:	2240      	movs	r2, #64	; 0x40
    5be2:	4639      	mov	r1, r7
    5be4:	a822      	add	r0, sp, #136	; 0x88
    5be6:	f8df a190 	ldr.w	sl, [pc, #400]	; 5d78 <initial_check+0x1a4>
    5bea:	47d0      	blx	sl
	ble_send_and_receive("AT", respble);
    5bec:	a922      	add	r1, sp, #136	; 0x88
    5bee:	4854      	ldr	r0, [pc, #336]	; (5d40 <initial_check+0x16c>)
    5bf0:	4c54      	ldr	r4, [pc, #336]	; (5d44 <initial_check+0x170>)
    5bf2:	47a0      	blx	r4
	delay_ms(100);
    5bf4:	2064      	movs	r0, #100	; 0x64
    5bf6:	4d54      	ldr	r5, [pc, #336]	; (5d48 <initial_check+0x174>)
    5bf8:	47a8      	blx	r5
	ble_send_and_receive("AT+BAUD?", respble);
    5bfa:	a922      	add	r1, sp, #136	; 0x88
    5bfc:	4853      	ldr	r0, [pc, #332]	; (5d4c <initial_check+0x178>)
    5bfe:	47a0      	blx	r4
	usb_serial_write("respble: ", strlen("respble: "));
    5c00:	2109      	movs	r1, #9
    5c02:	4853      	ldr	r0, [pc, #332]	; (5d50 <initial_check+0x17c>)
    5c04:	f8df 8174 	ldr.w	r8, [pc, #372]	; 5d7c <initial_check+0x1a8>
    5c08:	47c0      	blx	r8
	delay_ms(20);
    5c0a:	2014      	movs	r0, #20
    5c0c:	47a8      	blx	r5
	usb_serial_write(respble, strlen(respble));
    5c0e:	a822      	add	r0, sp, #136	; 0x88
    5c10:	f8df b16c 	ldr.w	fp, [pc, #364]	; 5d80 <initial_check+0x1ac>
    5c14:	47d8      	blx	fp
    5c16:	b281      	uxth	r1, r0
    5c18:	a822      	add	r0, sp, #136	; 0x88
    5c1a:	47c0      	blx	r8
	status.bits.ble = (strncmp(respble, "OK+Get:", 2) == 0);
    5c1c:	2202      	movs	r2, #2
    5c1e:	494d      	ldr	r1, [pc, #308]	; (5d54 <initial_check+0x180>)
    5c20:	a822      	add	r0, sp, #136	; 0x88
    5c22:	4b4d      	ldr	r3, [pc, #308]	; (5d58 <initial_check+0x184>)
    5c24:	4798      	blx	r3
    5c26:	fab0 f080 	clz	r0, r0
    5c2a:	0940      	lsrs	r0, r0, #5
    5c2c:	7833      	ldrb	r3, [r6, #0]
    5c2e:	f360 0300 	bfi	r3, r0, #0, #1
    5c32:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.ble;
    5c34:	f080 0401 	eor.w	r4, r0, #1
	delay_ms(10);
    5c38:	200a      	movs	r0, #10
    5c3a:	47a8      	blx	r5
	
	// Check Simcom comm
	char respsim[64] = {0};
    5c3c:	2240      	movs	r2, #64	; 0x40
    5c3e:	4639      	mov	r1, r7
    5c40:	a812      	add	r0, sp, #72	; 0x48
    5c42:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim);
    5c44:	a912      	add	r1, sp, #72	; 0x48
    5c46:	4845      	ldr	r0, [pc, #276]	; (5d5c <initial_check+0x188>)
    5c48:	f8df 9138 	ldr.w	r9, [pc, #312]	; 5d84 <initial_check+0x1b0>
    5c4c:	47c8      	blx	r9
	delay_ms(10000);
    5c4e:	f242 7010 	movw	r0, #10000	; 0x2710
    5c52:	47a8      	blx	r5
	simcom_send_and_receive("ATE0\r", respsim);
    5c54:	a912      	add	r1, sp, #72	; 0x48
    5c56:	4842      	ldr	r0, [pc, #264]	; (5d60 <initial_check+0x18c>)
    5c58:	47c8      	blx	r9
	delay_ms(500);
    5c5a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5c5e:	47a8      	blx	r5
	char respsim2[64] = {0};
    5c60:	2240      	movs	r2, #64	; 0x40
    5c62:	4639      	mov	r1, r7
    5c64:	a802      	add	r0, sp, #8
    5c66:	47d0      	blx	sl
	simcom_send_and_receive("AT\r", respsim2);
    5c68:	a902      	add	r1, sp, #8
    5c6a:	483c      	ldr	r0, [pc, #240]	; (5d5c <initial_check+0x188>)
    5c6c:	47c8      	blx	r9
	delay_ms(500);
    5c6e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5c72:	47a8      	blx	r5
	usb_serial_write("respsim: ", strlen("respsim: "));
    5c74:	2109      	movs	r1, #9
    5c76:	483b      	ldr	r0, [pc, #236]	; (5d64 <initial_check+0x190>)
    5c78:	47c0      	blx	r8
	delay_ms(200);
    5c7a:	20c8      	movs	r0, #200	; 0xc8
    5c7c:	47a8      	blx	r5
	usb_serial_write(respsim2, strlen(respsim2));
    5c7e:	a802      	add	r0, sp, #8
    5c80:	47d8      	blx	fp
    5c82:	b281      	uxth	r1, r0
    5c84:	a802      	add	r0, sp, #8
    5c86:	47c0      	blx	r8
	delay_ms(200);
    5c88:	20c8      	movs	r0, #200	; 0xc8
    5c8a:	47a8      	blx	r5
	status.bits.sim = (strncmp(respsim2, "\rOK", 1) == 0);
    5c8c:	f89d 0008 	ldrb.w	r0, [sp, #8]
    5c90:	280d      	cmp	r0, #13
    5c92:	bf14      	ite	ne
    5c94:	2000      	movne	r0, #0
    5c96:	2001      	moveq	r0, #1
    5c98:	7833      	ldrb	r3, [r6, #0]
    5c9a:	f360 03c3 	bfi	r3, r0, #3, #1
    5c9e:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.sim;
    5ca0:	f080 0001 	eor.w	r0, r0, #1
    5ca4:	4404      	add	r4, r0
	delay_ms(10);
    5ca6:	200a      	movs	r0, #10
    5ca8:	47a8      	blx	r5
	
	// Check acc comm
	char acc_who_am_i = IMU_readRegister(0x0F);
    5caa:	200f      	movs	r0, #15
    5cac:	4b2e      	ldr	r3, [pc, #184]	; (5d68 <initial_check+0x194>)
    5cae:	4798      	blx	r3
	status.bits.acc = (acc_who_am_i == '3');
    5cb0:	2833      	cmp	r0, #51	; 0x33
    5cb2:	bf14      	ite	ne
    5cb4:	2000      	movne	r0, #0
    5cb6:	2001      	moveq	r0, #1
    5cb8:	7833      	ldrb	r3, [r6, #0]
    5cba:	f360 0341 	bfi	r3, r0, #1, #1
    5cbe:	7033      	strb	r3, [r6, #0]
	errorcount += !status.bits.acc;
    5cc0:	f080 0001 	eor.w	r0, r0, #1
    5cc4:	4404      	add	r4, r0
    5cc6:	b2e4      	uxtb	r4, r4
	delay_ms(10);
    5cc8:	200a      	movs	r0, #10
    5cca:	47a8      	blx	r5
	
	// Check can spi comm
	uint8_t spi_ctrl_reg_value[1] = {0};
    5ccc:	a932      	add	r1, sp, #200	; 0xc8
    5cce:	f801 7dc4 	strb.w	r7, [r1, #-196]!
	spi_read_reg(0x0F, spi_ctrl_reg_value);
    5cd2:	200f      	movs	r0, #15
    5cd4:	4b25      	ldr	r3, [pc, #148]	; (5d6c <initial_check+0x198>)
    5cd6:	4798      	blx	r3
	status.bits.can = (*spi_ctrl_reg_value == 0x87);
    5cd8:	f89d 3004 	ldrb.w	r3, [sp, #4]
    5cdc:	2b87      	cmp	r3, #135	; 0x87
    5cde:	bf14      	ite	ne
    5ce0:	2300      	movne	r3, #0
    5ce2:	2301      	moveq	r3, #1
    5ce4:	7832      	ldrb	r2, [r6, #0]
    5ce6:	f363 1204 	bfi	r2, r3, #4, #1
    5cea:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.can;
    5cec:	f083 0301 	eor.w	r3, r3, #1
    5cf0:	4423      	add	r3, r4
    5cf2:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5cf4:	200a      	movs	r0, #10
    5cf6:	47a8      	blx	r5
	
	// Check fram write y read
	char dataw = 'f';
    5cf8:	a932      	add	r1, sp, #200	; 0xc8
    5cfa:	2366      	movs	r3, #102	; 0x66
    5cfc:	f801 3dc5 	strb.w	r3, [r1, #-197]!
	FRAM_bytewrite(0x0013, &dataw);
    5d00:	2013      	movs	r0, #19
    5d02:	4b1b      	ldr	r3, [pc, #108]	; (5d70 <initial_check+0x19c>)
    5d04:	4798      	blx	r3
	char datar[1] = {0};
    5d06:	a932      	add	r1, sp, #200	; 0xc8
    5d08:	f801 7dc8 	strb.w	r7, [r1, #-200]!
	FRAM_byteread(0x0013, datar);
    5d0c:	2013      	movs	r0, #19
    5d0e:	4b19      	ldr	r3, [pc, #100]	; (5d74 <initial_check+0x1a0>)
    5d10:	4798      	blx	r3
	status.bits.fram = (*datar == 'f');
    5d12:	f89d 3000 	ldrb.w	r3, [sp]
    5d16:	2b66      	cmp	r3, #102	; 0x66
    5d18:	bf14      	ite	ne
    5d1a:	2300      	movne	r3, #0
    5d1c:	2301      	moveq	r3, #1
    5d1e:	7832      	ldrb	r2, [r6, #0]
    5d20:	f363 0282 	bfi	r2, r3, #2, #1
    5d24:	7032      	strb	r2, [r6, #0]
	errorcount += !status.bits.fram;
    5d26:	f083 0301 	eor.w	r3, r3, #1
    5d2a:	4423      	add	r3, r4
    5d2c:	b2dc      	uxtb	r4, r3
	delay_ms(10);
    5d2e:	200a      	movs	r0, #10
    5d30:	47a8      	blx	r5
	
	return errorcount;
}
    5d32:	4620      	mov	r0, r4
    5d34:	b033      	add	sp, #204	; 0xcc
    5d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5d3a:	bf00      	nop
    5d3c:	20000be4 	.word	0x20000be4
    5d40:	00007bb0 	.word	0x00007bb0
    5d44:	0000037d 	.word	0x0000037d
    5d48:	000017c9 	.word	0x000017c9
    5d4c:	00008048 	.word	0x00008048
    5d50:	00008054 	.word	0x00008054
    5d54:	00008060 	.word	0x00008060
    5d58:	000071e7 	.word	0x000071e7
    5d5c:	00008068 	.word	0x00008068
    5d60:	00007efc 	.word	0x00007efc
    5d64:	0000806c 	.word	0x0000806c
    5d68:	00005565 	.word	0x00005565
    5d6c:	000061fd 	.word	0x000061fd
    5d70:	00000fe5 	.word	0x00000fe5
    5d74:	00001025 	.word	0x00001025
    5d78:	0000714b 	.word	0x0000714b
    5d7c:	000070e1 	.word	0x000070e1
    5d80:	000071d7 	.word	0x000071d7
    5d84:	00006119 	.word	0x00006119

00005d88 <main>:
//CAMBIO PARA PROBAR SUBIDA A GIT.

Ble ble = {0};

int main(void)
{
    5d88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    5d8c:	b086      	sub	sp, #24
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    5d8e:	4b62      	ldr	r3, [pc, #392]	; (5f18 <main+0x190>)
    5d90:	4798      	blx	r3
	ble_init();
    5d92:	4b62      	ldr	r3, [pc, #392]	; (5f1c <main+0x194>)
    5d94:	4798      	blx	r3
	simcom_init();
    5d96:	4b62      	ldr	r3, [pc, #392]	; (5f20 <main+0x198>)
    5d98:	4798      	blx	r3
	FRAM_init();
    5d9a:	4b62      	ldr	r3, [pc, #392]	; (5f24 <main+0x19c>)
    5d9c:	4798      	blx	r3
	IMU_init();
    5d9e:	4b62      	ldr	r3, [pc, #392]	; (5f28 <main+0x1a0>)
    5da0:	4798      	blx	r3
	spi_init();
    5da2:	4b62      	ldr	r3, [pc, #392]	; (5f2c <main+0x1a4>)
    5da4:	4798      	blx	r3
	
	IMU_readRegister(0x31);		// Limpiar interrupciones de acc
    5da6:	2031      	movs	r0, #49	; 0x31
    5da8:	4b61      	ldr	r3, [pc, #388]	; (5f30 <main+0x1a8>)
    5daa:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5dac:	4c61      	ldr	r4, [pc, #388]	; (5f34 <main+0x1ac>)
    5dae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    5db2:	61a3      	str	r3, [r4, #24]
    5db4:	2680      	movs	r6, #128	; 0x80
    5db6:	f8c4 6098 	str.w	r6, [r4, #152]	; 0x98
    5dba:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);	// Chip select para spi-can
	gpio_set_pin_level(GPRS_PEN, true);	// Alimentacion a antena gps
	
	// Power-on de simcom
	gpio_set_pin_level(GPRS_nPWR, true);
	delay_ms(500);
    5dbc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
    5dc0:	4d5d      	ldr	r5, [pc, #372]	; (5f38 <main+0x1b0>)
    5dc2:	47a8      	blx	r5
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5dc4:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(GPRS_nPWR, false);
	
	// Inicializacion de chip spi-can en configuration mode
	spi_write_reg(0x2B, 0x40);	// Enable interrupt en can-spi
    5dc6:	2140      	movs	r1, #64	; 0x40
    5dc8:	202b      	movs	r0, #43	; 0x2b
    5dca:	4e5c      	ldr	r6, [pc, #368]	; (5f3c <main+0x1b4>)
    5dcc:	47b0      	blx	r6
	spi_write_reg(0x2C, 0x40);	// Generar interrupt en can-spi
    5dce:	2140      	movs	r1, #64	; 0x40
    5dd0:	202c      	movs	r0, #44	; 0x2c
    5dd2:	47b0      	blx	r6
	delay_ms(20);
    5dd4:	2014      	movs	r0, #20
    5dd6:	47a8      	blx	r5
	spi_write_reg(0x2C, 0x00);	// Limpiar interrupt en can-spi
    5dd8:	2100      	movs	r1, #0
    5dda:	202c      	movs	r0, #44	; 0x2c
    5ddc:	47b0      	blx	r6
	spi_write_reg(0x2B, 0x40);	// Diable interrupt en can-spi
    5dde:	2140      	movs	r1, #64	; 0x40
    5de0:	202b      	movs	r0, #43	; 0x2b
    5de2:	47b0      	blx	r6
	spi_write_reg(0x0F,0x87);	// Configuration mode en chip SPI-CAN (0x07 para Normal operation mode)
    5de4:	2187      	movs	r1, #135	; 0x87
    5de6:	200f      	movs	r0, #15
    5de8:	47b0      	blx	r6
	
	
	#if USB_DEBUG
		usbdc_attach();
    5dea:	4b55      	ldr	r3, [pc, #340]	; (5f40 <main+0x1b8>)
    5dec:	4798      	blx	r3
		delay_ms(100);
    5dee:	2064      	movs	r0, #100	; 0x64
    5df0:	47a8      	blx	r5
		usb_serial_begin();
    5df2:	4b54      	ldr	r3, [pc, #336]	; (5f44 <main+0x1bc>)
    5df4:	4798      	blx	r3
		delay_ms(100);
    5df6:	2064      	movs	r0, #100	; 0x64
    5df8:	47a8      	blx	r5
    5dfa:	f44f 2880 	mov.w	r8, #262144	; 0x40000
    5dfe:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5e02:	f44f 2700 	mov.w	r7, #524288	; 0x80000
    5e06:	61a7      	str	r7, [r4, #24]
    5e08:	f44f 1680 	mov.w	r6, #1048576	; 0x100000
    5e0c:	61a6      	str	r6, [r4, #24]
	
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	
	delay_ms(15000);	// Esperar inicializacion de todos los modulos
    5e0e:	f643 2098 	movw	r0, #15000	; 0x3a98
    5e12:	47a8      	blx	r5
	uint8_t errorcnt = initial_check();
    5e14:	4b4c      	ldr	r3, [pc, #304]	; (5f48 <main+0x1c0>)
    5e16:	4798      	blx	r3
    5e18:	4681      	mov	r9, r0
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5e1a:	f8c4 8014 	str.w	r8, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5e1e:	61a7      	str	r7, [r4, #24]
    5e20:	61a6      	str	r6, [r4, #24]
	
		
	gpio_set_pin_level(LED0, false);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5e22:	f240 104d 	movw	r0, #333	; 0x14d
    5e26:	47a8      	blx	r5
    5e28:	f8c4 8018 	str.w	r8, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5e2c:	6167      	str	r7, [r4, #20]
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5e2e:	61a6      	str	r6, [r4, #24]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, false);
	gpio_set_pin_level(LED2, true);
	delay_ms(333);
    5e30:	f240 104d 	movw	r0, #333	; 0x14d
    5e34:	47a8      	blx	r5
    5e36:	f8c4 8018 	str.w	r8, [r4, #24]
    5e3a:	61a7      	str	r7, [r4, #24]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5e3c:	6166      	str	r6, [r4, #20]
	gpio_set_pin_level(LED0, true);
	gpio_set_pin_level(LED1, true);
	gpio_set_pin_level(LED2, false);
	delay_ms(333);
    5e3e:	f240 104d 	movw	r0, #333	; 0x14d
    5e42:	47a8      	blx	r5
	
	//inicializa el calendario y por lo tanto el timestamp para todo el programa
	CALENDAR_0_example(); 
    5e44:	4b41      	ldr	r3, [pc, #260]	; (5f4c <main+0x1c4>)
    5e46:	4798      	blx	r3
	
	//esto es como el getble inicial, despus se referencia al struct ble a todo
	ble_setTimer(TIME_TO_DELAY_BLE, &ble);
    5e48:	4c41      	ldr	r4, [pc, #260]	; (5f50 <main+0x1c8>)
    5e4a:	4621      	mov	r1, r4
    5e4c:	f240 20ee 	movw	r0, #750	; 0x2ee
    5e50:	4b40      	ldr	r3, [pc, #256]	; (5f54 <main+0x1cc>)
    5e52:	4798      	blx	r3
	ble.tryCounter_ = 0; 
	ble.tryCounter_ ++; 
    5e54:	2301      	movs	r3, #1
    5e56:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    5e5a:	e039      	b.n	5ed0 <main+0x148>
    5e5c:	4b35      	ldr	r3, [pc, #212]	; (5f34 <main+0x1ac>)
    5e5e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5e62:	615a      	str	r2, [r3, #20]
    5e64:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5e68:	615a      	str	r2, [r3, #20]
    5e6a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5e6e:	615a      	str	r2, [r3, #20]
		if (errorcnt == 0)
		{ 
			gpio_set_pin_level(LED0, false);
			gpio_set_pin_level(LED1, false);
			gpio_set_pin_level(LED2, false);
			usb_read_routine();
    5e70:	4b39      	ldr	r3, [pc, #228]	; (5f58 <main+0x1d0>)
    5e72:	4798      	blx	r3
			ble_process(&ble);
    5e74:	4e36      	ldr	r6, [pc, #216]	; (5f50 <main+0x1c8>)
    5e76:	4630      	mov	r0, r6
    5e78:	4b38      	ldr	r3, [pc, #224]	; (5f5c <main+0x1d4>)
    5e7a:	4798      	blx	r3
			
			//char timer_str[20] = {0};
			//sprintf(timer_str, "%lu", ble.timer_);
			usb_serial_write("\n", strlen("\n"));
    5e7c:	2101      	movs	r1, #1
    5e7e:	4838      	ldr	r0, [pc, #224]	; (5f60 <main+0x1d8>)
    5e80:	4d38      	ldr	r5, [pc, #224]	; (5f64 <main+0x1dc>)
    5e82:	47a8      	blx	r5
			delay_ms(10);
    5e84:	200a      	movs	r0, #10
    5e86:	4c2c      	ldr	r4, [pc, #176]	; (5f38 <main+0x1b0>)
    5e88:	47a0      	blx	r4
			//usb_serial_write(timer_str, strlen(timer_str));
			//delay_ms(10);
			usb_serial_write(ble.response_, strlen(ble.response_));
    5e8a:	f106 08a0 	add.w	r8, r6, #160	; 0xa0
    5e8e:	4640      	mov	r0, r8
    5e90:	4f35      	ldr	r7, [pc, #212]	; (5f68 <main+0x1e0>)
    5e92:	47b8      	blx	r7
    5e94:	b281      	uxth	r1, r0
    5e96:	4640      	mov	r0, r8
    5e98:	47a8      	blx	r5
			delay_ms(10);
    5e9a:	200a      	movs	r0, #10
    5e9c:	47a0      	blx	r4
			
			char tryCounter_str[20];
			sprintf(tryCounter_str, "%d", (int )ble.tryCounter_);
    5e9e:	f8d6 208c 	ldr.w	r2, [r6, #140]	; 0x8c
    5ea2:	4932      	ldr	r1, [pc, #200]	; (5f6c <main+0x1e4>)
    5ea4:	a801      	add	r0, sp, #4
    5ea6:	4b32      	ldr	r3, [pc, #200]	; (5f70 <main+0x1e8>)
    5ea8:	4798      	blx	r3
			usb_serial_write(tryCounter_str, strlen(tryCounter_str));
    5eaa:	a801      	add	r0, sp, #4
    5eac:	47b8      	blx	r7
    5eae:	b281      	uxth	r1, r0
    5eb0:	a801      	add	r0, sp, #4
    5eb2:	47a8      	blx	r5
			delay_ms(20); 
    5eb4:	2014      	movs	r0, #20
    5eb6:	47a0      	blx	r4
			usb_serial_write(ble.state_, strlen(ble.state_));
    5eb8:	f896 6090 	ldrb.w	r6, [r6, #144]	; 0x90
    5ebc:	4630      	mov	r0, r6
    5ebe:	47b8      	blx	r7
    5ec0:	b281      	uxth	r1, r0
    5ec2:	4630      	mov	r0, r6
    5ec4:	47a8      	blx	r5
			//current_ts = _calendar_get_counter(&CALENDAR_0.device);
			//char millis_str[20];
			//sprintf(millis_str, "%lu", (uint32_t)current_ts);
			//usb_serial_write(millis_str, strlen(millis_str));
			delay_ms(3000);  //revisar precisin haciendo an ms corto el while
    5ec6:	f640 30b8 	movw	r0, #3000	; 0xbb8
    5eca:	47a0      	blx	r4
			gpio_set_pin_level(LED2, true);
			usb_read_routine();
			delay_ms(700);
			}
		}
		MCU_low_power_mode();
    5ecc:	4b29      	ldr	r3, [pc, #164]	; (5f74 <main+0x1ec>)
    5ece:	4798      	blx	r3
		if (errorcnt == 0)
    5ed0:	f1b9 0f00 	cmp.w	r9, #0
    5ed4:	d0c2      	beq.n	5e5c <main+0xd4>
    5ed6:	2500      	movs	r5, #0
    5ed8:	e06e      	b.n	5fb8 <main+0x230>
    5eda:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5ede:	4b15      	ldr	r3, [pc, #84]	; (5f34 <main+0x1ac>)
    5ee0:	615a      	str	r2, [r3, #20]
    5ee2:	e074      	b.n	5fce <main+0x246>
    5ee4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5ee8:	4b12      	ldr	r3, [pc, #72]	; (5f34 <main+0x1ac>)
    5eea:	615a      	str	r2, [r3, #20]
    5eec:	e078      	b.n	5fe0 <main+0x258>
    5eee:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5ef2:	4b10      	ldr	r3, [pc, #64]	; (5f34 <main+0x1ac>)
    5ef4:	615a      	str	r2, [r3, #20]
    5ef6:	e07c      	b.n	5ff2 <main+0x26a>
    5ef8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5efc:	4b0d      	ldr	r3, [pc, #52]	; (5f34 <main+0x1ac>)
    5efe:	615a      	str	r2, [r3, #20]
    5f00:	e095      	b.n	602e <main+0x2a6>
    5f02:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5f06:	4b0b      	ldr	r3, [pc, #44]	; (5f34 <main+0x1ac>)
    5f08:	615a      	str	r2, [r3, #20]
    5f0a:	e09a      	b.n	6042 <main+0x2ba>
    5f0c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5f10:	4b08      	ldr	r3, [pc, #32]	; (5f34 <main+0x1ac>)
    5f12:	615a      	str	r2, [r3, #20]
    5f14:	e09f      	b.n	6056 <main+0x2ce>
    5f16:	bf00      	nop
    5f18:	000002d1 	.word	0x000002d1
    5f1c:	000002e9 	.word	0x000002e9
    5f20:	000060cd 	.word	0x000060cd
    5f24:	00000fc1 	.word	0x00000fc1
    5f28:	0000559d 	.word	0x0000559d
    5f2c:	000061a1 	.word	0x000061a1
    5f30:	00005565 	.word	0x00005565
    5f34:	41008000 	.word	0x41008000
    5f38:	000017c9 	.word	0x000017c9
    5f3c:	000061c5 	.word	0x000061c5
    5f40:	00006d85 	.word	0x00006d85
    5f44:	00007001 	.word	0x00007001
    5f48:	00005bd5 	.word	0x00005bd5
    5f4c:	00000ecd 	.word	0x00000ecd
    5f50:	20000834 	.word	0x20000834
    5f54:	000003e1 	.word	0x000003e1
    5f58:	00005869 	.word	0x00005869
    5f5c:	0000043d 	.word	0x0000043d
    5f60:	00008088 	.word	0x00008088
    5f64:	000070e1 	.word	0x000070e1
    5f68:	000071d7 	.word	0x000071d7
    5f6c:	00008078 	.word	0x00008078
    5f70:	0000715d 	.word	0x0000715d
    5f74:	00005625 	.word	0x00005625
    5f78:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5f7c:	4b45      	ldr	r3, [pc, #276]	; (6094 <main+0x30c>)
    5f7e:	615a      	str	r2, [r3, #20]
    5f80:	4c44      	ldr	r4, [pc, #272]	; (6094 <main+0x30c>)
    5f82:	f44f 2a00 	mov.w	sl, #524288	; 0x80000
    5f86:	f8c4 a014 	str.w	sl, [r4, #20]
    5f8a:	f44f 1880 	mov.w	r8, #1048576	; 0x100000
    5f8e:	f8c4 8014 	str.w	r8, [r4, #20]
			usb_read_routine();
    5f92:	4f41      	ldr	r7, [pc, #260]	; (6098 <main+0x310>)
    5f94:	47b8      	blx	r7
			delay_ms(300);
    5f96:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5f9a:	4e40      	ldr	r6, [pc, #256]	; (609c <main+0x314>)
    5f9c:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5f9e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
    5fa2:	61a3      	str	r3, [r4, #24]
    5fa4:	f8c4 a018 	str.w	sl, [r4, #24]
    5fa8:	f8c4 8018 	str.w	r8, [r4, #24]
			usb_read_routine();
    5fac:	47b8      	blx	r7
			delay_ms(700);
    5fae:	f44f 702f 	mov.w	r0, #700	; 0x2bc
    5fb2:	47b0      	blx	r6
			for(uint8_t i = 0; i<3; i++)
    5fb4:	3501      	adds	r5, #1
    5fb6:	b2ed      	uxtb	r5, r5
    5fb8:	2d02      	cmp	r5, #2
    5fba:	d887      	bhi.n	5ecc <main+0x144>
			gpio_set_pin_level(LED0, !status.bits.acc);
    5fbc:	4b38      	ldr	r3, [pc, #224]	; (60a0 <main+0x318>)
    5fbe:	781b      	ldrb	r3, [r3, #0]
	if (level) {
    5fc0:	f013 0f02 	tst.w	r3, #2
    5fc4:	d189      	bne.n	5eda <main+0x152>
    5fc6:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    5fca:	4b32      	ldr	r3, [pc, #200]	; (6094 <main+0x30c>)
    5fcc:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.ble);
    5fce:	4b34      	ldr	r3, [pc, #208]	; (60a0 <main+0x318>)
    5fd0:	781b      	ldrb	r3, [r3, #0]
    5fd2:	f013 0f01 	tst.w	r3, #1
    5fd6:	d185      	bne.n	5ee4 <main+0x15c>
    5fd8:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    5fdc:	4b2d      	ldr	r3, [pc, #180]	; (6094 <main+0x30c>)
    5fde:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.can);
    5fe0:	4b2f      	ldr	r3, [pc, #188]	; (60a0 <main+0x318>)
    5fe2:	781b      	ldrb	r3, [r3, #0]
    5fe4:	f013 0f10 	tst.w	r3, #16
    5fe8:	d181      	bne.n	5eee <main+0x166>
    5fea:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    5fee:	4b29      	ldr	r3, [pc, #164]	; (6094 <main+0x30c>)
    5ff0:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    5ff2:	4e29      	ldr	r6, [pc, #164]	; (6098 <main+0x310>)
    5ff4:	47b0      	blx	r6
			delay_ms(300);
    5ff6:	f44f 7096 	mov.w	r0, #300	; 0x12c
    5ffa:	4c28      	ldr	r4, [pc, #160]	; (609c <main+0x314>)
    5ffc:	47a0      	blx	r4
    5ffe:	4b25      	ldr	r3, [pc, #148]	; (6094 <main+0x30c>)
    6000:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    6004:	619a      	str	r2, [r3, #24]
    6006:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    600a:	619a      	str	r2, [r3, #24]
    600c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    6010:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    6012:	47b0      	blx	r6
			delay_ms(300);
    6014:	f44f 7096 	mov.w	r0, #300	; 0x12c
    6018:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.fram);
    601a:	4b21      	ldr	r3, [pc, #132]	; (60a0 <main+0x318>)
    601c:	781b      	ldrb	r3, [r3, #0]
    601e:	f013 0f04 	tst.w	r3, #4
    6022:	f47f af69 	bne.w	5ef8 <main+0x170>
    6026:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    602a:	4b1a      	ldr	r3, [pc, #104]	; (6094 <main+0x30c>)
    602c:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED1, !status.bits.sim);
    602e:	4b1c      	ldr	r3, [pc, #112]	; (60a0 <main+0x318>)
    6030:	781b      	ldrb	r3, [r3, #0]
    6032:	f013 0f08 	tst.w	r3, #8
    6036:	f47f af64 	bne.w	5f02 <main+0x17a>
    603a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    603e:	4b15      	ldr	r3, [pc, #84]	; (6094 <main+0x30c>)
    6040:	619a      	str	r2, [r3, #24]
			gpio_set_pin_level(LED2, !status.bits.gprs);
    6042:	4b17      	ldr	r3, [pc, #92]	; (60a0 <main+0x318>)
    6044:	781b      	ldrb	r3, [r3, #0]
    6046:	f013 0f40 	tst.w	r3, #64	; 0x40
    604a:	f47f af5f 	bne.w	5f0c <main+0x184>
    604e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    6052:	4b10      	ldr	r3, [pc, #64]	; (6094 <main+0x30c>)
    6054:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    6056:	4e10      	ldr	r6, [pc, #64]	; (6098 <main+0x310>)
    6058:	47b0      	blx	r6
			delay_ms(300);
    605a:	f44f 7096 	mov.w	r0, #300	; 0x12c
    605e:	4c0f      	ldr	r4, [pc, #60]	; (609c <main+0x314>)
    6060:	47a0      	blx	r4
    6062:	4b0c      	ldr	r3, [pc, #48]	; (6094 <main+0x30c>)
    6064:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    6068:	619a      	str	r2, [r3, #24]
    606a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    606e:	619a      	str	r2, [r3, #24]
    6070:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    6074:	619a      	str	r2, [r3, #24]
			usb_read_routine();
    6076:	47b0      	blx	r6
			delay_ms(300);
    6078:	f44f 7096 	mov.w	r0, #300	; 0x12c
    607c:	47a0      	blx	r4
			gpio_set_pin_level(LED0, !status.bits.gps);
    607e:	4b08      	ldr	r3, [pc, #32]	; (60a0 <main+0x318>)
    6080:	781b      	ldrb	r3, [r3, #0]
    6082:	f013 0f20 	tst.w	r3, #32
    6086:	f47f af77 	bne.w	5f78 <main+0x1f0>
    608a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    608e:	4b01      	ldr	r3, [pc, #4]	; (6094 <main+0x30c>)
    6090:	619a      	str	r2, [r3, #24]
    6092:	e775      	b.n	5f80 <main+0x1f8>
    6094:	41008000 	.word	0x41008000
    6098:	00005869 	.word	0x00005869
    609c:	000017c9 	.word	0x000017c9
    60a0:	20000be4 	.word	0x20000be4

000060a4 <rx_cb_USART_1>:
	/* Transfer completed */
	usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
}

static void rx_cb_USART_1(const struct usart_async_descriptor *const io_descr)
{
    60a4:	b508      	push	{r3, lr}
	/* Transfer completed */
	usb_serial_write("Rx completed\n", strlen("Rx completed\n"));
    60a6:	210d      	movs	r1, #13
    60a8:	4801      	ldr	r0, [pc, #4]	; (60b0 <rx_cb_USART_1+0xc>)
    60aa:	4b02      	ldr	r3, [pc, #8]	; (60b4 <rx_cb_USART_1+0x10>)
    60ac:	4798      	blx	r3
    60ae:	bd08      	pop	{r3, pc}
    60b0:	0000807c 	.word	0x0000807c
    60b4:	000070e1 	.word	0x000070e1

000060b8 <tx_cb_USART_1>:
{
    60b8:	b508      	push	{r3, lr}
	usb_serial_write("Tx completed\n", strlen("Tx completed\n"));
    60ba:	210d      	movs	r1, #13
    60bc:	4801      	ldr	r0, [pc, #4]	; (60c4 <tx_cb_USART_1+0xc>)
    60be:	4b02      	ldr	r3, [pc, #8]	; (60c8 <tx_cb_USART_1+0x10>)
    60c0:	4798      	blx	r3
    60c2:	bd08      	pop	{r3, pc}
    60c4:	0000808c 	.word	0x0000808c
    60c8:	000070e1 	.word	0x000070e1

000060cc <simcom_init>:
}

int simcom_init(void)
{
    60cc:	b538      	push	{r3, r4, r5, lr}
	usart_async_register_callback(&USART_1, USART_ASYNC_TXC_CB, tx_cb_USART_1);
    60ce:	4c0a      	ldr	r4, [pc, #40]	; (60f8 <simcom_init+0x2c>)
    60d0:	4a0a      	ldr	r2, [pc, #40]	; (60fc <simcom_init+0x30>)
    60d2:	2101      	movs	r1, #1
    60d4:	4620      	mov	r0, r4
    60d6:	4d0a      	ldr	r5, [pc, #40]	; (6100 <simcom_init+0x34>)
    60d8:	47a8      	blx	r5
	usart_async_register_callback(&USART_1, USART_ASYNC_RXC_CB, rx_cb_USART_1);
    60da:	4a0a      	ldr	r2, [pc, #40]	; (6104 <simcom_init+0x38>)
    60dc:	2100      	movs	r1, #0
    60de:	4620      	mov	r0, r4
    60e0:	47a8      	blx	r5
	//usart_async_register_callback(&USART_1, USART_ASYNC_ERROR_CB, err_cb);
	usart_async_get_io_descriptor(&USART_1, &simcom_io);
    60e2:	4909      	ldr	r1, [pc, #36]	; (6108 <simcom_init+0x3c>)
    60e4:	4620      	mov	r0, r4
    60e6:	4b09      	ldr	r3, [pc, #36]	; (610c <simcom_init+0x40>)
    60e8:	4798      	blx	r3
	usart_async_enable(&USART_1);
    60ea:	4620      	mov	r0, r4
    60ec:	4b08      	ldr	r3, [pc, #32]	; (6110 <simcom_init+0x44>)
    60ee:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    60f0:	2014      	movs	r0, #20
    60f2:	4b08      	ldr	r3, [pc, #32]	; (6114 <simcom_init+0x48>)
    60f4:	4798      	blx	r3
	
	return;
}
    60f6:	bd38      	pop	{r3, r4, r5, pc}
    60f8:	20000b08 	.word	0x20000b08
    60fc:	000060b9 	.word	0x000060b9
    6100:	00001ef5 	.word	0x00001ef5
    6104:	000060a5 	.word	0x000060a5
    6108:	20000914 	.word	0x20000914
    610c:	00001ec9 	.word	0x00001ec9
    6110:	00001e9d 	.word	0x00001e9d
    6114:	000017c9 	.word	0x000017c9

00006118 <simcom_send_and_receive>:
	strcat(at_cmd, command);
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
}

void simcom_send_and_receive(char* command, char* response)
{
    6118:	b5f0      	push	{r4, r5, r6, r7, lr}
    611a:	b091      	sub	sp, #68	; 0x44
    611c:	4604      	mov	r4, r0
    611e:	460f      	mov	r7, r1
	char at_cmd[MAX_MESSAGE_LENGTH] = {0};
    6120:	2640      	movs	r6, #64	; 0x40
    6122:	4632      	mov	r2, r6
    6124:	2100      	movs	r1, #0
    6126:	4668      	mov	r0, sp
    6128:	4b0d      	ldr	r3, [pc, #52]	; (6160 <simcom_send_and_receive+0x48>)
    612a:	4798      	blx	r3
	strcpy(at_cmd, "");
	strcat(at_cmd, command);
    612c:	4621      	mov	r1, r4
    612e:	4668      	mov	r0, sp
    6130:	4b0c      	ldr	r3, [pc, #48]	; (6164 <simcom_send_and_receive+0x4c>)
    6132:	4798      	blx	r3
	io_write(simcom_io, (uint8_t *)at_cmd, strlen(at_cmd));
    6134:	4668      	mov	r0, sp
    6136:	4b0c      	ldr	r3, [pc, #48]	; (6168 <simcom_send_and_receive+0x50>)
    6138:	4798      	blx	r3
    613a:	4d0c      	ldr	r5, [pc, #48]	; (616c <simcom_send_and_receive+0x54>)
    613c:	b282      	uxth	r2, r0
    613e:	4669      	mov	r1, sp
    6140:	6828      	ldr	r0, [r5, #0]
    6142:	4b0b      	ldr	r3, [pc, #44]	; (6170 <simcom_send_and_receive+0x58>)
    6144:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    6146:	2014      	movs	r0, #20
    6148:	4c0a      	ldr	r4, [pc, #40]	; (6174 <simcom_send_and_receive+0x5c>)
    614a:	47a0      	blx	r4
	io_read(simcom_io, response, MAX_MESSAGE_LENGTH);
    614c:	4632      	mov	r2, r6
    614e:	4639      	mov	r1, r7
    6150:	6828      	ldr	r0, [r5, #0]
    6152:	4b09      	ldr	r3, [pc, #36]	; (6178 <simcom_send_and_receive+0x60>)
    6154:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    6156:	2014      	movs	r0, #20
    6158:	47a0      	blx	r4
}
    615a:	b011      	add	sp, #68	; 0x44
    615c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    615e:	bf00      	nop
    6160:	0000714b 	.word	0x0000714b
    6164:	000071a5 	.word	0x000071a5
    6168:	000071d7 	.word	0x000071d7
    616c:	20000914 	.word	0x20000914
    6170:	000019d1 	.word	0x000019d1
    6174:	000017c9 	.word	0x000017c9
    6178:	00001a05 	.word	0x00001a05

0000617c <simcom_receive>:

void simcom_receive(char* response)
{
    617c:	b508      	push	{r3, lr}
	io_read(simcom_io, response, MAX_MESSAGE_LENGTH);
    617e:	2240      	movs	r2, #64	; 0x40
    6180:	4601      	mov	r1, r0
    6182:	4b04      	ldr	r3, [pc, #16]	; (6194 <simcom_receive+0x18>)
    6184:	6818      	ldr	r0, [r3, #0]
    6186:	4b04      	ldr	r3, [pc, #16]	; (6198 <simcom_receive+0x1c>)
    6188:	4798      	blx	r3
	delay_ms(TIME_TO_DELAY);
    618a:	2014      	movs	r0, #20
    618c:	4b03      	ldr	r3, [pc, #12]	; (619c <simcom_receive+0x20>)
    618e:	4798      	blx	r3
    6190:	bd08      	pop	{r3, pc}
    6192:	bf00      	nop
    6194:	20000914 	.word	0x20000914
    6198:	00001a05 	.word	0x00001a05
    619c:	000017c9 	.word	0x000017c9

000061a0 <spi_init>:
#include "spi_can_driver.h"

static struct io_descriptor *spi_io;

void spi_init(void)
{
    61a0:	b510      	push	{r4, lr}
	spi_m_sync_get_io_descriptor(&SPI_0, &spi_io);
    61a2:	4c04      	ldr	r4, [pc, #16]	; (61b4 <spi_init+0x14>)
    61a4:	4904      	ldr	r1, [pc, #16]	; (61b8 <spi_init+0x18>)
    61a6:	4620      	mov	r0, r4
    61a8:	4b04      	ldr	r3, [pc, #16]	; (61bc <spi_init+0x1c>)
    61aa:	4798      	blx	r3
	spi_m_sync_enable(&SPI_0);
    61ac:	4620      	mov	r0, r4
    61ae:	4b04      	ldr	r3, [pc, #16]	; (61c0 <spi_init+0x20>)
    61b0:	4798      	blx	r3
    61b2:	bd10      	pop	{r4, pc}
    61b4:	20000aa0 	.word	0x20000aa0
    61b8:	20000918 	.word	0x20000918
    61bc:	00001b91 	.word	0x00001b91
    61c0:	00001aad 	.word	0x00001aad

000061c4 <spi_write_reg>:
};

void spi_write_reg(uint8_t reg, uint8_t value)
{
    61c4:	b530      	push	{r4, r5, lr}
    61c6:	b083      	sub	sp, #12
	uint8_t buffer[3] = {0x02, reg, value};
    61c8:	2302      	movs	r3, #2
    61ca:	f88d 3004 	strb.w	r3, [sp, #4]
    61ce:	f88d 0005 	strb.w	r0, [sp, #5]
    61d2:	f88d 1006 	strb.w	r1, [sp, #6]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    61d6:	4c06      	ldr	r4, [pc, #24]	; (61f0 <spi_write_reg+0x2c>)
    61d8:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    61dc:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 3);
    61de:	2203      	movs	r2, #3
    61e0:	a901      	add	r1, sp, #4
    61e2:	4b04      	ldr	r3, [pc, #16]	; (61f4 <spi_write_reg+0x30>)
    61e4:	6818      	ldr	r0, [r3, #0]
    61e6:	4b04      	ldr	r3, [pc, #16]	; (61f8 <spi_write_reg+0x34>)
    61e8:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    61ea:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    61ec:	b003      	add	sp, #12
    61ee:	bd30      	pop	{r4, r5, pc}
    61f0:	41008000 	.word	0x41008000
    61f4:	20000918 	.word	0x20000918
    61f8:	000019d1 	.word	0x000019d1

000061fc <spi_read_reg>:

void spi_read_reg(uint8_t reg, uint8_t* value)
{
    61fc:	b5f0      	push	{r4, r5, r6, r7, lr}
    61fe:	b083      	sub	sp, #12
    6200:	460f      	mov	r7, r1
	uint8_t buffer[2] = {0x03, reg};
    6202:	2303      	movs	r3, #3
    6204:	f88d 3004 	strb.w	r3, [sp, #4]
    6208:	f88d 0005 	strb.w	r0, [sp, #5]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    620c:	4c08      	ldr	r4, [pc, #32]	; (6230 <spi_read_reg+0x34>)
    620e:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    6212:	6165      	str	r5, [r4, #20]
	gpio_set_pin_level(SPI_CS0, false);
	io_write(spi_io, buffer, 2);
    6214:	4e07      	ldr	r6, [pc, #28]	; (6234 <spi_read_reg+0x38>)
    6216:	2202      	movs	r2, #2
    6218:	a901      	add	r1, sp, #4
    621a:	6830      	ldr	r0, [r6, #0]
    621c:	4b06      	ldr	r3, [pc, #24]	; (6238 <spi_read_reg+0x3c>)
    621e:	4798      	blx	r3
	io_read(spi_io, value, 1);
    6220:	2201      	movs	r2, #1
    6222:	4639      	mov	r1, r7
    6224:	6830      	ldr	r0, [r6, #0]
    6226:	4b05      	ldr	r3, [pc, #20]	; (623c <spi_read_reg+0x40>)
    6228:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    622a:	61a5      	str	r5, [r4, #24]
	gpio_set_pin_level(SPI_CS0, true);
}
    622c:	b003      	add	sp, #12
    622e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    6230:	41008000 	.word	0x41008000
    6234:	20000918 	.word	0x20000918
    6238:	000019d1 	.word	0x000019d1
    623c:	00001a05 	.word	0x00001a05

00006240 <cdcdf_acm_get_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_get_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    6240:	b510      	push	{r4, lr}
	uint16_t len = req->wLength;
    6242:	88cc      	ldrh	r4, [r1, #6]

	if (USB_DATA_STAGE == stage) {
    6244:	2a01      	cmp	r2, #1
    6246:	d00a      	beq.n	625e <cdcdf_acm_get_req+0x1e>
		return ERR_NONE;
	}

	switch (req->bRequest) {
    6248:	784b      	ldrb	r3, [r1, #1]
    624a:	2b21      	cmp	r3, #33	; 0x21
    624c:	d109      	bne.n	6262 <cdcdf_acm_get_req+0x22>
	case USB_REQ_CDC_GET_LINE_CODING:
		if (sizeof(struct usb_cdc_line_coding) != len) {
    624e:	2c07      	cmp	r4, #7
    6250:	d10a      	bne.n	6268 <cdcdf_acm_get_req+0x28>
			return ERR_INVALID_DATA;
		}
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    6252:	2300      	movs	r3, #0
    6254:	4622      	mov	r2, r4
    6256:	4906      	ldr	r1, [pc, #24]	; (6270 <cdcdf_acm_get_req+0x30>)
    6258:	4c06      	ldr	r4, [pc, #24]	; (6274 <cdcdf_acm_get_req+0x34>)
    625a:	47a0      	blx	r4
    625c:	bd10      	pop	{r4, pc}
		return ERR_NONE;
    625e:	2000      	movs	r0, #0
    6260:	bd10      	pop	{r4, pc}
	default:
		return ERR_INVALID_ARG;
    6262:	f06f 000c 	mvn.w	r0, #12
    6266:	bd10      	pop	{r4, pc}
			return ERR_INVALID_DATA;
    6268:	f04f 30ff 	mov.w	r0, #4294967295
	}
}
    626c:	bd10      	pop	{r4, pc}
    626e:	bf00      	nop
    6270:	2000091c 	.word	0x2000091c
    6274:	00006831 	.word	0x00006831

00006278 <cdcdf_acm_set_req>:
{
    6278:	b5f0      	push	{r4, r5, r6, r7, lr}
    627a:	b083      	sub	sp, #12
    627c:	4607      	mov	r7, r0
    627e:	460c      	mov	r4, r1
    6280:	4616      	mov	r6, r2
	uint16_t                   len      = req->wLength;
    6282:	88cd      	ldrh	r5, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    6284:	4b20      	ldr	r3, [pc, #128]	; (6308 <cdcdf_acm_set_req+0x90>)
    6286:	4798      	blx	r3
	switch (req->bRequest) {
    6288:	7863      	ldrb	r3, [r4, #1]
    628a:	2b20      	cmp	r3, #32
    628c:	d005      	beq.n	629a <cdcdf_acm_set_req+0x22>
    628e:	2b22      	cmp	r3, #34	; 0x22
    6290:	d025      	beq.n	62de <cdcdf_acm_set_req+0x66>
		return ERR_INVALID_ARG;
    6292:	f06f 000c 	mvn.w	r0, #12
}
    6296:	b003      	add	sp, #12
    6298:	bdf0      	pop	{r4, r5, r6, r7, pc}
    629a:	4601      	mov	r1, r0
		if (sizeof(struct usb_cdc_line_coding) != len) {
    629c:	2d07      	cmp	r5, #7
    629e:	d12b      	bne.n	62f8 <cdcdf_acm_set_req+0x80>
		if (USB_SETUP_STAGE == stage) {
    62a0:	b1be      	cbz	r6, 62d2 <cdcdf_acm_set_req+0x5a>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    62a2:	6800      	ldr	r0, [r0, #0]
    62a4:	9000      	str	r0, [sp, #0]
    62a6:	888a      	ldrh	r2, [r1, #4]
    62a8:	798b      	ldrb	r3, [r1, #6]
    62aa:	f8ad 2004 	strh.w	r2, [sp, #4]
    62ae:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    62b2:	4b16      	ldr	r3, [pc, #88]	; (630c <cdcdf_acm_set_req+0x94>)
    62b4:	689b      	ldr	r3, [r3, #8]
    62b6:	b113      	cbz	r3, 62be <cdcdf_acm_set_req+0x46>
    62b8:	4668      	mov	r0, sp
    62ba:	4798      	blx	r3
    62bc:	b1f8      	cbz	r0, 62fe <cdcdf_acm_set_req+0x86>
				usbd_cdc_line_coding = line_coding_tmp;
    62be:	4b13      	ldr	r3, [pc, #76]	; (630c <cdcdf_acm_set_req+0x94>)
    62c0:	aa02      	add	r2, sp, #8
    62c2:	e912 0003 	ldmdb	r2, {r0, r1}
    62c6:	6018      	str	r0, [r3, #0]
    62c8:	8099      	strh	r1, [r3, #4]
    62ca:	0c09      	lsrs	r1, r1, #16
    62cc:	7199      	strb	r1, [r3, #6]
			return ERR_NONE;
    62ce:	2000      	movs	r0, #0
    62d0:	e7e1      	b.n	6296 <cdcdf_acm_set_req+0x1e>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    62d2:	2300      	movs	r3, #0
    62d4:	462a      	mov	r2, r5
    62d6:	4638      	mov	r0, r7
    62d8:	4c0d      	ldr	r4, [pc, #52]	; (6310 <cdcdf_acm_set_req+0x98>)
    62da:	47a0      	blx	r4
    62dc:	e7db      	b.n	6296 <cdcdf_acm_set_req+0x1e>
		usbdc_xfer(0, NULL, 0, 0);
    62de:	2300      	movs	r3, #0
    62e0:	461a      	mov	r2, r3
    62e2:	4619      	mov	r1, r3
    62e4:	4618      	mov	r0, r3
    62e6:	4d0a      	ldr	r5, [pc, #40]	; (6310 <cdcdf_acm_set_req+0x98>)
    62e8:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    62ea:	4b08      	ldr	r3, [pc, #32]	; (630c <cdcdf_acm_set_req+0x94>)
    62ec:	68db      	ldr	r3, [r3, #12]
    62ee:	b143      	cbz	r3, 6302 <cdcdf_acm_set_req+0x8a>
			cdcdf_acm_notify_state(req->wValue);
    62f0:	8860      	ldrh	r0, [r4, #2]
    62f2:	4798      	blx	r3
		return ERR_NONE;
    62f4:	2000      	movs	r0, #0
    62f6:	e7ce      	b.n	6296 <cdcdf_acm_set_req+0x1e>
			return ERR_INVALID_DATA;
    62f8:	f04f 30ff 	mov.w	r0, #4294967295
    62fc:	e7cb      	b.n	6296 <cdcdf_acm_set_req+0x1e>
			return ERR_NONE;
    62fe:	2000      	movs	r0, #0
    6300:	e7c9      	b.n	6296 <cdcdf_acm_set_req+0x1e>
		return ERR_NONE;
    6302:	2000      	movs	r0, #0
    6304:	e7c7      	b.n	6296 <cdcdf_acm_set_req+0x1e>
    6306:	bf00      	nop
    6308:	00006d9d 	.word	0x00006d9d
    630c:	2000091c 	.word	0x2000091c
    6310:	00006831 	.word	0x00006831

00006314 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    6314:	b538      	push	{r3, r4, r5, lr}
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    6316:	780b      	ldrb	r3, [r1, #0]
    6318:	f3c3 1441 	ubfx	r4, r3, #5, #2
    631c:	2c01      	cmp	r4, #1
    631e:	d111      	bne.n	6344 <cdcdf_acm_req+0x30>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    6320:	888c      	ldrh	r4, [r1, #4]
    6322:	4d0b      	ldr	r5, [pc, #44]	; (6350 <cdcdf_acm_req+0x3c>)
    6324:	7c2d      	ldrb	r5, [r5, #16]
    6326:	42ac      	cmp	r4, r5
    6328:	d003      	beq.n	6332 <cdcdf_acm_req+0x1e>
    632a:	4d09      	ldr	r5, [pc, #36]	; (6350 <cdcdf_acm_req+0x3c>)
    632c:	7c6d      	ldrb	r5, [r5, #17]
    632e:	42ac      	cmp	r4, r5
    6330:	d10b      	bne.n	634a <cdcdf_acm_req+0x36>
		if (req->bmRequestType & USB_EP_DIR_IN) {
    6332:	f013 0f80 	tst.w	r3, #128	; 0x80
    6336:	d102      	bne.n	633e <cdcdf_acm_req+0x2a>
			return cdcdf_acm_get_req(ep, req, stage);
		} else {
			return cdcdf_acm_set_req(ep, req, stage);
    6338:	4b06      	ldr	r3, [pc, #24]	; (6354 <cdcdf_acm_req+0x40>)
    633a:	4798      	blx	r3
    633c:	bd38      	pop	{r3, r4, r5, pc}
			return cdcdf_acm_get_req(ep, req, stage);
    633e:	4b06      	ldr	r3, [pc, #24]	; (6358 <cdcdf_acm_req+0x44>)
    6340:	4798      	blx	r3
    6342:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_NOT_FOUND;
    6344:	f06f 0009 	mvn.w	r0, #9
    6348:	bd38      	pop	{r3, r4, r5, pc}
		}
	} else {
		return ERR_NOT_FOUND;
    634a:	f06f 0009 	mvn.w	r0, #9
	}
}
    634e:	bd38      	pop	{r3, r4, r5, pc}
    6350:	2000091c 	.word	0x2000091c
    6354:	00006279 	.word	0x00006279
    6358:	00006241 	.word	0x00006241

0000635c <cdcdf_acm_enable>:
{
    635c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    6360:	460e      	mov	r6, r1
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    6362:	6887      	ldr	r7, [r0, #8]
	ifc = desc->sod;
    6364:	6808      	ldr	r0, [r1, #0]
	for (i = 0; i < 2; i++) {
    6366:	f04f 0800 	mov.w	r8, #0
    636a:	f1b8 0f01 	cmp.w	r8, #1
    636e:	d843      	bhi.n	63f8 <cdcdf_acm_enable+0x9c>
		if (NULL == ifc) {
    6370:	2800      	cmp	r0, #0
    6372:	d047      	beq.n	6404 <cdcdf_acm_enable+0xa8>
		ifc_desc.bInterfaceNumber = ifc[2];
    6374:	7883      	ldrb	r3, [r0, #2]
		ifc_desc.bInterfaceClass  = ifc[5];
    6376:	7942      	ldrb	r2, [r0, #5]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    6378:	2a02      	cmp	r2, #2
    637a:	d001      	beq.n	6380 <cdcdf_acm_enable+0x24>
    637c:	2a0a      	cmp	r2, #10
    637e:	d145      	bne.n	640c <cdcdf_acm_enable+0xb0>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    6380:	46c1      	mov	r9, r8
    6382:	f817 2008 	ldrb.w	r2, [r7, r8]
    6386:	4293      	cmp	r3, r2
    6388:	d044      	beq.n	6414 <cdcdf_acm_enable+0xb8>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    638a:	2aff      	cmp	r2, #255	; 0xff
    638c:	d146      	bne.n	641c <cdcdf_acm_enable+0xc0>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    638e:	f807 3008 	strb.w	r3, [r7, r8]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    6392:	2205      	movs	r2, #5
    6394:	6871      	ldr	r1, [r6, #4]
    6396:	4b25      	ldr	r3, [pc, #148]	; (642c <cdcdf_acm_enable+0xd0>)
    6398:	4798      	blx	r3
    639a:	4604      	mov	r4, r0
		while (NULL != ep) {
    639c:	e00c      	b.n	63b8 <cdcdf_acm_enable+0x5c>
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    639e:	eb07 0309 	add.w	r3, r7, r9
    63a2:	709d      	strb	r5, [r3, #2]
				usb_d_ep_enable(func_data->func_ep_in[i]);
    63a4:	4628      	mov	r0, r5
    63a6:	4b22      	ldr	r3, [pc, #136]	; (6430 <cdcdf_acm_enable+0xd4>)
    63a8:	4798      	blx	r3
			desc->sod = ep;
    63aa:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return descriptor length
 */
static inline uint8_t usb_desc_len(const uint8_t *desc)
{
	return desc[0];
    63ac:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    63ae:	6871      	ldr	r1, [r6, #4]
    63b0:	4420      	add	r0, r4
    63b2:	4b20      	ldr	r3, [pc, #128]	; (6434 <cdcdf_acm_enable+0xd8>)
    63b4:	4798      	blx	r3
    63b6:	4604      	mov	r4, r0
		while (NULL != ep) {
    63b8:	b194      	cbz	r4, 63e0 <cdcdf_acm_enable+0x84>
			ep_desc.bEndpointAddress = ep[2];
    63ba:	78a5      	ldrb	r5, [r4, #2]
	return (ptr[0] + (ptr[1] << 8));
    63bc:	7922      	ldrb	r2, [r4, #4]
    63be:	7963      	ldrb	r3, [r4, #5]
    63c0:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    63c4:	b292      	uxth	r2, r2
    63c6:	78e1      	ldrb	r1, [r4, #3]
    63c8:	4628      	mov	r0, r5
    63ca:	4b1b      	ldr	r3, [pc, #108]	; (6438 <cdcdf_acm_enable+0xdc>)
    63cc:	4798      	blx	r3
    63ce:	bb48      	cbnz	r0, 6424 <cdcdf_acm_enable+0xc8>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    63d0:	f015 0f80 	tst.w	r5, #128	; 0x80
    63d4:	d1e3      	bne.n	639e <cdcdf_acm_enable+0x42>
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    63d6:	713d      	strb	r5, [r7, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    63d8:	4628      	mov	r0, r5
    63da:	4b15      	ldr	r3, [pc, #84]	; (6430 <cdcdf_acm_enable+0xd4>)
    63dc:	4798      	blx	r3
    63de:	e7e4      	b.n	63aa <cdcdf_acm_enable+0x4e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    63e0:	6833      	ldr	r3, [r6, #0]
	return desc[0];
    63e2:	7818      	ldrb	r0, [r3, #0]
    63e4:	2204      	movs	r2, #4
    63e6:	6871      	ldr	r1, [r6, #4]
    63e8:	4418      	add	r0, r3
    63ea:	4b10      	ldr	r3, [pc, #64]	; (642c <cdcdf_acm_enable+0xd0>)
    63ec:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    63ee:	f108 0801 	add.w	r8, r8, #1
    63f2:	fa5f f888 	uxtb.w	r8, r8
    63f6:	e7b8      	b.n	636a <cdcdf_acm_enable+0xe>
	_cdcdf_acm_funcd.enabled = true;
    63f8:	2201      	movs	r2, #1
    63fa:	4b10      	ldr	r3, [pc, #64]	; (643c <cdcdf_acm_enable+0xe0>)
    63fc:	755a      	strb	r2, [r3, #21]
	return ERR_NONE;
    63fe:	2000      	movs	r0, #0
    6400:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    6404:	f06f 0009 	mvn.w	r0, #9
    6408:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			return ERR_NOT_FOUND;
    640c:	f06f 0009 	mvn.w	r0, #9
    6410:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_ALREADY_INITIALIZED;
    6414:	f06f 0011 	mvn.w	r0, #17
    6418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NO_RESOURCE;
    641c:	f06f 001b 	mvn.w	r0, #27
    6420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				return ERR_NOT_INITIALIZED;
    6424:	f06f 0013 	mvn.w	r0, #19
}
    6428:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    642c:	00006dbd 	.word	0x00006dbd
    6430:	00002301 	.word	0x00002301
    6434:	00006df1 	.word	0x00006df1
    6438:	0000226d 	.word	0x0000226d
    643c:	2000091c 	.word	0x2000091c

00006440 <cdcdf_acm_disable>:
{
    6440:	b570      	push	{r4, r5, r6, lr}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    6442:	6886      	ldr	r6, [r0, #8]
	if (desc) {
    6444:	b1d9      	cbz	r1, 647e <cdcdf_acm_disable+0x3e>
		ifc_desc.bInterfaceClass = desc->sod[5];
    6446:	680b      	ldr	r3, [r1, #0]
    6448:	795b      	ldrb	r3, [r3, #5]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    644a:	2b02      	cmp	r3, #2
    644c:	d019      	beq.n	6482 <cdcdf_acm_disable+0x42>
    644e:	2b0a      	cmp	r3, #10
    6450:	d124      	bne.n	649c <cdcdf_acm_disable+0x5c>
    6452:	2400      	movs	r4, #0
    6454:	e001      	b.n	645a <cdcdf_acm_disable+0x1a>
	for (i = 0; i < 2; i++) {
    6456:	3401      	adds	r4, #1
    6458:	b2e4      	uxtb	r4, r4
    645a:	2c01      	cmp	r4, #1
    645c:	d813      	bhi.n	6486 <cdcdf_acm_disable+0x46>
		if (func_data->func_iface[i] == 0xFF) {
    645e:	4625      	mov	r5, r4
    6460:	5d33      	ldrb	r3, [r6, r4]
    6462:	2bff      	cmp	r3, #255	; 0xff
    6464:	d0f7      	beq.n	6456 <cdcdf_acm_disable+0x16>
			func_data->func_iface[i] = 0xFF;
    6466:	23ff      	movs	r3, #255	; 0xff
    6468:	5533      	strb	r3, [r6, r4]
			if (func_data->func_ep_in[i] != 0xFF) {
    646a:	1933      	adds	r3, r6, r4
    646c:	7898      	ldrb	r0, [r3, #2]
    646e:	28ff      	cmp	r0, #255	; 0xff
    6470:	d0f1      	beq.n	6456 <cdcdf_acm_disable+0x16>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    6472:	4b0c      	ldr	r3, [pc, #48]	; (64a4 <cdcdf_acm_disable+0x64>)
    6474:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    6476:	4435      	add	r5, r6
    6478:	23ff      	movs	r3, #255	; 0xff
    647a:	70ab      	strb	r3, [r5, #2]
    647c:	e7eb      	b.n	6456 <cdcdf_acm_disable+0x16>
    647e:	2400      	movs	r4, #0
    6480:	e7eb      	b.n	645a <cdcdf_acm_disable+0x1a>
    6482:	2400      	movs	r4, #0
    6484:	e7e9      	b.n	645a <cdcdf_acm_disable+0x1a>
	if (func_data->func_ep_out != 0xFF) {
    6486:	7930      	ldrb	r0, [r6, #4]
    6488:	28ff      	cmp	r0, #255	; 0xff
    648a:	d003      	beq.n	6494 <cdcdf_acm_disable+0x54>
		usb_d_ep_deinit(func_data->func_ep_out);
    648c:	4b05      	ldr	r3, [pc, #20]	; (64a4 <cdcdf_acm_disable+0x64>)
    648e:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    6490:	23ff      	movs	r3, #255	; 0xff
    6492:	7133      	strb	r3, [r6, #4]
	_cdcdf_acm_funcd.enabled = false;
    6494:	2000      	movs	r0, #0
    6496:	4b04      	ldr	r3, [pc, #16]	; (64a8 <cdcdf_acm_disable+0x68>)
    6498:	7558      	strb	r0, [r3, #21]
	return ERR_NONE;
    649a:	bd70      	pop	{r4, r5, r6, pc}
			return ERR_NOT_FOUND;
    649c:	f06f 0009 	mvn.w	r0, #9
}
    64a0:	bd70      	pop	{r4, r5, r6, pc}
    64a2:	bf00      	nop
    64a4:	000022d5 	.word	0x000022d5
    64a8:	2000091c 	.word	0x2000091c

000064ac <cdcdf_acm_ctrl>:
{
    64ac:	b508      	push	{r3, lr}
	switch (ctrl) {
    64ae:	2901      	cmp	r1, #1
    64b0:	d009      	beq.n	64c6 <cdcdf_acm_ctrl+0x1a>
    64b2:	b121      	cbz	r1, 64be <cdcdf_acm_ctrl+0x12>
    64b4:	2902      	cmp	r1, #2
    64b6:	d10a      	bne.n	64ce <cdcdf_acm_ctrl+0x22>
		return ERR_UNSUPPORTED_OP;
    64b8:	f06f 001a 	mvn.w	r0, #26
    64bc:	bd08      	pop	{r3, pc}
		return cdcdf_acm_enable(drv, (struct usbd_descriptors *)param);
    64be:	4611      	mov	r1, r2
    64c0:	4b04      	ldr	r3, [pc, #16]	; (64d4 <cdcdf_acm_ctrl+0x28>)
    64c2:	4798      	blx	r3
    64c4:	bd08      	pop	{r3, pc}
		return cdcdf_acm_disable(drv, (struct usbd_descriptors *)param);
    64c6:	4611      	mov	r1, r2
    64c8:	4b03      	ldr	r3, [pc, #12]	; (64d8 <cdcdf_acm_ctrl+0x2c>)
    64ca:	4798      	blx	r3
    64cc:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    64ce:	f06f 000c 	mvn.w	r0, #12
}
    64d2:	bd08      	pop	{r3, pc}
    64d4:	0000635d 	.word	0x0000635d
    64d8:	00006441 	.word	0x00006441

000064dc <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    64dc:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    64de:	4b0b      	ldr	r3, [pc, #44]	; (650c <cdcdf_acm_init+0x30>)
    64e0:	4798      	blx	r3
    64e2:	2801      	cmp	r0, #1
    64e4:	d80e      	bhi.n	6504 <cdcdf_acm_init+0x28>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    64e6:	480a      	ldr	r0, [pc, #40]	; (6510 <cdcdf_acm_init+0x34>)
    64e8:	4b0a      	ldr	r3, [pc, #40]	; (6514 <cdcdf_acm_init+0x38>)
    64ea:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    64ec:	f100 0310 	add.w	r3, r0, #16
    64f0:	6203      	str	r3, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    64f2:	3018      	adds	r0, #24
    64f4:	4b08      	ldr	r3, [pc, #32]	; (6518 <cdcdf_acm_init+0x3c>)
    64f6:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    64f8:	4908      	ldr	r1, [pc, #32]	; (651c <cdcdf_acm_init+0x40>)
    64fa:	2001      	movs	r0, #1
    64fc:	4b08      	ldr	r3, [pc, #32]	; (6520 <cdcdf_acm_init+0x44>)
    64fe:	4798      	blx	r3
	return ERR_NONE;
    6500:	2000      	movs	r0, #0
    6502:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    6504:	f06f 0010 	mvn.w	r0, #16
}
    6508:	bd08      	pop	{r3, pc}
    650a:	bf00      	nop
    650c:	00006da9 	.word	0x00006da9
    6510:	2000091c 	.word	0x2000091c
    6514:	000064ad 	.word	0x000064ad
    6518:	00006d3d 	.word	0x00006d3d
    651c:	2000001c 	.word	0x2000001c
    6520:	00006ca9 	.word	0x00006ca9

00006524 <cdcdf_acm_register_callback>:

/**
 * \brief USB CDC ACM Function Register Callback
 */
int32_t cdcdf_acm_register_callback(enum cdcdf_acm_cb_type cb_type, FUNC_PTR func)
{
    6524:	b508      	push	{r3, lr}
	switch (cb_type) {
    6526:	2803      	cmp	r0, #3
    6528:	d81b      	bhi.n	6562 <cdcdf_acm_register_callback+0x3e>
    652a:	e8df f000 	tbb	[pc, r0]
    652e:	0a02      	.short	0x0a02
    6530:	1612      	.short	0x1612
	case CDCDF_ACM_CB_READ:
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    6532:	460a      	mov	r2, r1
    6534:	2102      	movs	r1, #2
    6536:	4b0c      	ldr	r3, [pc, #48]	; (6568 <cdcdf_acm_register_callback+0x44>)
    6538:	7d18      	ldrb	r0, [r3, #20]
    653a:	4b0c      	ldr	r3, [pc, #48]	; (656c <cdcdf_acm_register_callback+0x48>)
    653c:	4798      	blx	r3
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
		break;
	default:
		return ERR_INVALID_ARG;
	}
	return ERR_NONE;
    653e:	2000      	movs	r0, #0
		break;
    6540:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    6542:	460a      	mov	r2, r1
    6544:	2102      	movs	r1, #2
    6546:	4b08      	ldr	r3, [pc, #32]	; (6568 <cdcdf_acm_register_callback+0x44>)
    6548:	7cd8      	ldrb	r0, [r3, #19]
    654a:	4b08      	ldr	r3, [pc, #32]	; (656c <cdcdf_acm_register_callback+0x48>)
    654c:	4798      	blx	r3
	return ERR_NONE;
    654e:	2000      	movs	r0, #0
		break;
    6550:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    6552:	4b05      	ldr	r3, [pc, #20]	; (6568 <cdcdf_acm_register_callback+0x44>)
    6554:	6099      	str	r1, [r3, #8]
	return ERR_NONE;
    6556:	2000      	movs	r0, #0
		break;
    6558:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    655a:	4b03      	ldr	r3, [pc, #12]	; (6568 <cdcdf_acm_register_callback+0x44>)
    655c:	60d9      	str	r1, [r3, #12]
	return ERR_NONE;
    655e:	2000      	movs	r0, #0
		break;
    6560:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    6562:	f06f 000c 	mvn.w	r0, #12
}
    6566:	bd08      	pop	{r3, pc}
    6568:	2000091c 	.word	0x2000091c
    656c:	000024d1 	.word	0x000024d1

00006570 <cdcdf_acm_is_enabled>:
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
}
    6570:	4b01      	ldr	r3, [pc, #4]	; (6578 <cdcdf_acm_is_enabled+0x8>)
    6572:	7d58      	ldrb	r0, [r3, #21]
    6574:	4770      	bx	lr
    6576:	bf00      	nop
    6578:	2000091c 	.word	0x2000091c

0000657c <cdcdf_acm_read>:
{
    657c:	b538      	push	{r3, r4, r5, lr}
    657e:	4604      	mov	r4, r0
    6580:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    6582:	4b07      	ldr	r3, [pc, #28]	; (65a0 <cdcdf_acm_read+0x24>)
    6584:	4798      	blx	r3
    6586:	b138      	cbz	r0, 6598 <cdcdf_acm_read+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    6588:	2300      	movs	r3, #0
    658a:	462a      	mov	r2, r5
    658c:	4621      	mov	r1, r4
    658e:	4805      	ldr	r0, [pc, #20]	; (65a4 <cdcdf_acm_read+0x28>)
    6590:	7d00      	ldrb	r0, [r0, #20]
    6592:	4c05      	ldr	r4, [pc, #20]	; (65a8 <cdcdf_acm_read+0x2c>)
    6594:	47a0      	blx	r4
    6596:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    6598:	f06f 0010 	mvn.w	r0, #16
}
    659c:	bd38      	pop	{r3, r4, r5, pc}
    659e:	bf00      	nop
    65a0:	00006571 	.word	0x00006571
    65a4:	2000091c 	.word	0x2000091c
    65a8:	00006831 	.word	0x00006831

000065ac <cdcdf_acm_write>:
{
    65ac:	b538      	push	{r3, r4, r5, lr}
    65ae:	4604      	mov	r4, r0
    65b0:	460d      	mov	r5, r1
	if (!cdcdf_acm_is_enabled()) {
    65b2:	4b07      	ldr	r3, [pc, #28]	; (65d0 <cdcdf_acm_write+0x24>)
    65b4:	4798      	blx	r3
    65b6:	b138      	cbz	r0, 65c8 <cdcdf_acm_write+0x1c>
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    65b8:	2301      	movs	r3, #1
    65ba:	462a      	mov	r2, r5
    65bc:	4621      	mov	r1, r4
    65be:	4805      	ldr	r0, [pc, #20]	; (65d4 <cdcdf_acm_write+0x28>)
    65c0:	7cc0      	ldrb	r0, [r0, #19]
    65c2:	4c05      	ldr	r4, [pc, #20]	; (65d8 <cdcdf_acm_write+0x2c>)
    65c4:	47a0      	blx	r4
    65c6:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_DENIED;
    65c8:	f06f 0010 	mvn.w	r0, #16
}
    65cc:	bd38      	pop	{r3, r4, r5, pc}
    65ce:	bf00      	nop
    65d0:	00006571 	.word	0x00006571
    65d4:	2000091c 	.word	0x2000091c
    65d8:	00006831 	.word	0x00006831

000065dc <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    65dc:	b510      	push	{r4, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    65de:	4b06      	ldr	r3, [pc, #24]	; (65f8 <usbdc_unconfig+0x1c>)
    65e0:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    65e2:	e005      	b.n	65f0 <usbdc_unconfig+0x14>
		func->ctrl(func, USBDF_DISABLE, NULL);
    65e4:	6863      	ldr	r3, [r4, #4]
    65e6:	2200      	movs	r2, #0
    65e8:	2101      	movs	r1, #1
    65ea:	4620      	mov	r0, r4
    65ec:	4798      	blx	r3
		func = func->next;
    65ee:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    65f0:	2c00      	cmp	r4, #0
    65f2:	d1f7      	bne.n	65e4 <usbdc_unconfig+0x8>
	}
}
    65f4:	bd10      	pop	{r4, pc}
    65f6:	bf00      	nop
    65f8:	20000940 	.word	0x20000940

000065fc <usbdc_sof_notify>:
	}
}

/** Invoke all registered SOF callbacks. */
static void usbdc_sof_notify(void)
{
    65fc:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    65fe:	4b05      	ldr	r3, [pc, #20]	; (6614 <usbdc_sof_notify+0x18>)
    6600:	685c      	ldr	r4, [r3, #4]

	while (sof != NULL) {
    6602:	e000      	b.n	6606 <usbdc_sof_notify+0xa>
		if (NULL != sof->cb) {
			sof->cb();
		}
		sof = sof->next;
    6604:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    6606:	b124      	cbz	r4, 6612 <usbdc_sof_notify+0x16>
		if (NULL != sof->cb) {
    6608:	6863      	ldr	r3, [r4, #4]
    660a:	2b00      	cmp	r3, #0
    660c:	d0fa      	beq.n	6604 <usbdc_sof_notify+0x8>
			sof->cb();
    660e:	4798      	blx	r3
    6610:	e7f8      	b.n	6604 <usbdc_sof_notify+0x8>
	}
}
    6612:	bd10      	pop	{r4, pc}
    6614:	20000940 	.word	0x20000940

00006618 <usbdc_change_notify>:

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    6618:	b570      	push	{r4, r5, r6, lr}
    661a:	4606      	mov	r6, r0
    661c:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    661e:	4b06      	ldr	r3, [pc, #24]	; (6638 <usbdc_change_notify+0x20>)
    6620:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    6622:	e000      	b.n	6626 <usbdc_change_notify+0xe>
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    6624:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    6626:	b134      	cbz	r4, 6636 <usbdc_change_notify+0x1e>
		if (NULL != cg->cb) {
    6628:	6863      	ldr	r3, [r4, #4]
    662a:	2b00      	cmp	r3, #0
    662c:	d0fa      	beq.n	6624 <usbdc_change_notify+0xc>
			cg->cb(change, value);
    662e:	4629      	mov	r1, r5
    6630:	4630      	mov	r0, r6
    6632:	4798      	blx	r3
    6634:	e7f6      	b.n	6624 <usbdc_change_notify+0xc>
	}
}
    6636:	bd70      	pop	{r4, r5, r6, pc}
    6638:	20000940 	.word	0x20000940

0000663c <usbdc_request_handler>:

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    663c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    663e:	4607      	mov	r7, r0
    6640:	460e      	mov	r6, r1
    6642:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    6644:	4b0b      	ldr	r3, [pc, #44]	; (6674 <usbdc_request_handler+0x38>)
    6646:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    6648:	e000      	b.n	664c <usbdc_request_handler+0x10>
				return true;
			} else if (ERR_NOT_FOUND != rc) {
				return -1;
			}
		}
		h = h->next;
    664a:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    664c:	b16c      	cbz	r4, 666a <usbdc_request_handler+0x2e>
		if (NULL != h->cb) {
    664e:	6863      	ldr	r3, [r4, #4]
    6650:	2b00      	cmp	r3, #0
    6652:	d0fa      	beq.n	664a <usbdc_request_handler+0xe>
			rc = h->cb(ep, req, stage);
    6654:	462a      	mov	r2, r5
    6656:	4631      	mov	r1, r6
    6658:	4638      	mov	r0, r7
    665a:	4798      	blx	r3
			if (0 == rc) {
    665c:	b138      	cbz	r0, 666e <usbdc_request_handler+0x32>
			} else if (ERR_NOT_FOUND != rc) {
    665e:	f110 0f0a 	cmn.w	r0, #10
    6662:	d0f2      	beq.n	664a <usbdc_request_handler+0xe>
				return -1;
    6664:	f04f 30ff 	mov.w	r0, #4294967295
	}
	return false;
}
    6668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    666a:	2000      	movs	r0, #0
    666c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    666e:	2001      	movs	r0, #1
    6670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    6672:	bf00      	nop
    6674:	20000940 	.word	0x20000940

00006678 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    6678:	b508      	push	{r3, lr}
	usbdc_sof_notify();
    667a:	4b01      	ldr	r3, [pc, #4]	; (6680 <usbd_sof_cb+0x8>)
    667c:	4798      	blx	r3
    667e:	bd08      	pop	{r3, pc}
    6680:	000065fd 	.word	0x000065fd

00006684 <usbdc_ctrl_data_end>:
/**
 * \brief When control data stage is end
 * \param[in] req Pointer to the request.
 */
static bool usbdc_ctrl_data_end(struct usb_req *req)
{
    6684:	b508      	push	{r3, lr}
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    6686:	2201      	movs	r2, #1
    6688:	4601      	mov	r1, r0
    668a:	2000      	movs	r0, #0
    668c:	4b01      	ldr	r3, [pc, #4]	; (6694 <usbdc_ctrl_data_end+0x10>)
    668e:	4798      	blx	r3
	return false;
}
    6690:	2000      	movs	r0, #0
    6692:	bd08      	pop	{r3, pc}
    6694:	0000663d 	.word	0x0000663d

00006698 <usbdc_set_address>:
{
    6698:	b508      	push	{r3, lr}
	usb_d_set_address(addr);
    669a:	4b01      	ldr	r3, [pc, #4]	; (66a0 <usbdc_set_address+0x8>)
    669c:	4798      	blx	r3
    669e:	bd08      	pop	{r3, pc}
    66a0:	00002261 	.word	0x00002261

000066a4 <usbdc_ctrl_status_end>:
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    66a4:	7803      	ldrb	r3, [r0, #0]
    66a6:	bb1b      	cbnz	r3, 66f0 <usbdc_ctrl_status_end+0x4c>
{
    66a8:	b510      	push	{r4, lr}
    66aa:	4604      	mov	r4, r0
	switch (req->bRequest) {
    66ac:	7843      	ldrb	r3, [r0, #1]
    66ae:	2b05      	cmp	r3, #5
    66b0:	d00f      	beq.n	66d2 <usbdc_ctrl_status_end+0x2e>
    66b2:	2b09      	cmp	r3, #9
    66b4:	d119      	bne.n	66ea <usbdc_ctrl_status_end+0x46>
		usbdc.cfg_value = req->wValue;
    66b6:	8842      	ldrh	r2, [r0, #2]
    66b8:	4b0e      	ldr	r3, [pc, #56]	; (66f4 <usbdc_ctrl_status_end+0x50>)
    66ba:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    66bc:	8843      	ldrh	r3, [r0, #2]
    66be:	b933      	cbnz	r3, 66ce <usbdc_ctrl_status_end+0x2a>
    66c0:	2103      	movs	r1, #3
    66c2:	4b0c      	ldr	r3, [pc, #48]	; (66f4 <usbdc_ctrl_status_end+0x50>)
    66c4:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    66c6:	2001      	movs	r0, #1
    66c8:	4b0b      	ldr	r3, [pc, #44]	; (66f8 <usbdc_ctrl_status_end+0x54>)
    66ca:	4798      	blx	r3
		break;
    66cc:	bd10      	pop	{r4, pc}
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    66ce:	2104      	movs	r1, #4
    66d0:	e7f7      	b.n	66c2 <usbdc_ctrl_status_end+0x1e>
		usbdc_set_address(req->wValue);
    66d2:	8840      	ldrh	r0, [r0, #2]
    66d4:	b2c0      	uxtb	r0, r0
    66d6:	4b09      	ldr	r3, [pc, #36]	; (66fc <usbdc_ctrl_status_end+0x58>)
    66d8:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    66da:	8863      	ldrh	r3, [r4, #2]
    66dc:	b133      	cbz	r3, 66ec <usbdc_ctrl_status_end+0x48>
    66de:	2103      	movs	r1, #3
    66e0:	4b04      	ldr	r3, [pc, #16]	; (66f4 <usbdc_ctrl_status_end+0x50>)
    66e2:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    66e4:	2001      	movs	r0, #1
    66e6:	4b04      	ldr	r3, [pc, #16]	; (66f8 <usbdc_ctrl_status_end+0x54>)
    66e8:	4798      	blx	r3
    66ea:	bd10      	pop	{r4, pc}
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    66ec:	2102      	movs	r1, #2
    66ee:	e7f7      	b.n	66e0 <usbdc_ctrl_status_end+0x3c>
    66f0:	4770      	bx	lr
    66f2:	bf00      	nop
    66f4:	20000940 	.word	0x20000940
    66f8:	00006619 	.word	0x00006619
    66fc:	00006699 	.word	0x00006699

00006700 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    6700:	b508      	push	{r3, lr}
	(void)ep;

	switch (code) {
    6702:	b119      	cbz	r1, 670c <usbdc_cb_ctl_done+0xc>
    6704:	2901      	cmp	r1, #1
    6706:	d006      	beq.n	6716 <usbdc_cb_ctl_done+0x16>
	case USB_XFER_DATA:
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
    6708:	2000      	movs	r0, #0
}
    670a:	bd08      	pop	{r3, pc}
		usbdc_ctrl_status_end(req);
    670c:	4610      	mov	r0, r2
    670e:	4b04      	ldr	r3, [pc, #16]	; (6720 <usbdc_cb_ctl_done+0x20>)
    6710:	4798      	blx	r3
	return false;
    6712:	2000      	movs	r0, #0
		break;
    6714:	bd08      	pop	{r3, pc}
		return usbdc_ctrl_data_end(req);
    6716:	4610      	mov	r0, r2
    6718:	4b02      	ldr	r3, [pc, #8]	; (6724 <usbdc_cb_ctl_done+0x24>)
    671a:	4798      	blx	r3
    671c:	bd08      	pop	{r3, pc}
    671e:	bf00      	nop
    6720:	000066a5 	.word	0x000066a5
    6724:	00006685 	.word	0x00006685

00006728 <usbdc_set_config>:
{
    6728:	b530      	push	{r4, r5, lr}
    672a:	b083      	sub	sp, #12
	if (cfg_value == 0) {
    672c:	b1a8      	cbz	r0, 675a <usbdc_set_config+0x32>
    672e:	4602      	mov	r2, r0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    6730:	4b1d      	ldr	r3, [pc, #116]	; (67a8 <usbdc_set_config+0x80>)
    6732:	681b      	ldr	r3, [r3, #0]
    6734:	6859      	ldr	r1, [r3, #4]
    6736:	6818      	ldr	r0, [r3, #0]
    6738:	4b1c      	ldr	r3, [pc, #112]	; (67ac <usbdc_set_config+0x84>)
    673a:	4798      	blx	r3
	if (NULL == cfg_desc) {
    673c:	2800      	cmp	r0, #0
    673e:	d030      	beq.n	67a2 <usbdc_set_config+0x7a>
	return (ptr[0] + (ptr[1] << 8));
    6740:	7881      	ldrb	r1, [r0, #2]
    6742:	78c2      	ldrb	r2, [r0, #3]
    6744:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    6748:	fa10 f181 	uxtah	r1, r0, r1
    674c:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    674e:	2204      	movs	r2, #4
    6750:	4b17      	ldr	r3, [pc, #92]	; (67b0 <usbdc_set_config+0x88>)
    6752:	4798      	blx	r3
    6754:	9000      	str	r0, [sp, #0]
	uint8_t                 last_iface = 0xFF;
    6756:	24ff      	movs	r4, #255	; 0xff
	while (NULL != desc.sod) {
    6758:	e00d      	b.n	6776 <usbdc_set_config+0x4e>
		usbdc_unconfig();
    675a:	4b16      	ldr	r3, [pc, #88]	; (67b4 <usbdc_set_config+0x8c>)
    675c:	4798      	blx	r3
		return true;
    675e:	2001      	movs	r0, #1
    6760:	e01d      	b.n	679e <usbdc_set_config+0x76>
			last_iface = desc.sod[2];
    6762:	462c      	mov	r4, r5
		desc.sod = usb_desc_next(desc.sod);
    6764:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    6766:	7803      	ldrb	r3, [r0, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    6768:	4418      	add	r0, r3
    676a:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    676c:	2204      	movs	r2, #4
    676e:	9901      	ldr	r1, [sp, #4]
    6770:	4b0f      	ldr	r3, [pc, #60]	; (67b0 <usbdc_set_config+0x88>)
    6772:	4798      	blx	r3
    6774:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    6776:	9b00      	ldr	r3, [sp, #0]
    6778:	b183      	cbz	r3, 679c <usbdc_set_config+0x74>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    677a:	789d      	ldrb	r5, [r3, #2]
    677c:	42ac      	cmp	r4, r5
    677e:	d0f1      	beq.n	6764 <usbdc_set_config+0x3c>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    6780:	4b09      	ldr	r3, [pc, #36]	; (67a8 <usbdc_set_config+0x80>)
    6782:	691c      	ldr	r4, [r3, #16]
			while (NULL != func) {
    6784:	2c00      	cmp	r4, #0
    6786:	d0ec      	beq.n	6762 <usbdc_set_config+0x3a>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    6788:	6863      	ldr	r3, [r4, #4]
    678a:	466a      	mov	r2, sp
    678c:	2100      	movs	r1, #0
    678e:	4620      	mov	r0, r4
    6790:	4798      	blx	r3
    6792:	b108      	cbz	r0, 6798 <usbdc_set_config+0x70>
					func = func->next;
    6794:	6824      	ldr	r4, [r4, #0]
    6796:	e7f5      	b.n	6784 <usbdc_set_config+0x5c>
			last_iface = desc.sod[2];
    6798:	462c      	mov	r4, r5
    679a:	e7e3      	b.n	6764 <usbdc_set_config+0x3c>
	return true;
    679c:	2001      	movs	r0, #1
}
    679e:	b003      	add	sp, #12
    67a0:	bd30      	pop	{r4, r5, pc}
		return false;
    67a2:	2000      	movs	r0, #0
    67a4:	e7fb      	b.n	679e <usbdc_set_config+0x76>
    67a6:	bf00      	nop
    67a8:	20000940 	.word	0x20000940
    67ac:	00006e15 	.word	0x00006e15
    67b0:	00006dbd 	.word	0x00006dbd
    67b4:	000065dd 	.word	0x000065dd

000067b8 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    67b8:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    67ba:	4b0d      	ldr	r3, [pc, #52]	; (67f0 <usbdc_reset+0x38>)
    67bc:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    67be:	4d0d      	ldr	r5, [pc, #52]	; (67f4 <usbdc_reset+0x3c>)
    67c0:	2602      	movs	r6, #2
    67c2:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    67c4:	2400      	movs	r4, #0
    67c6:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    67c8:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    67ca:	4620      	mov	r0, r4
    67cc:	4b0a      	ldr	r3, [pc, #40]	; (67f8 <usbdc_reset+0x40>)
    67ce:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    67d0:	7f28      	ldrb	r0, [r5, #28]
    67d2:	4b0a      	ldr	r3, [pc, #40]	; (67fc <usbdc_reset+0x44>)
    67d4:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    67d6:	4a0a      	ldr	r2, [pc, #40]	; (6800 <usbdc_reset+0x48>)
    67d8:	4621      	mov	r1, r4
    67da:	4620      	mov	r0, r4
    67dc:	4d09      	ldr	r5, [pc, #36]	; (6804 <usbdc_reset+0x4c>)
    67de:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    67e0:	4a09      	ldr	r2, [pc, #36]	; (6808 <usbdc_reset+0x50>)
    67e2:	4631      	mov	r1, r6
    67e4:	4620      	mov	r0, r4
    67e6:	47a8      	blx	r5
	usb_d_ep_enable(0);
    67e8:	4620      	mov	r0, r4
    67ea:	4b08      	ldr	r3, [pc, #32]	; (680c <usbdc_reset+0x54>)
    67ec:	4798      	blx	r3
    67ee:	bd70      	pop	{r4, r5, r6, pc}
    67f0:	000065dd 	.word	0x000065dd
    67f4:	20000940 	.word	0x20000940
    67f8:	000022d5 	.word	0x000022d5
    67fc:	000022c1 	.word	0x000022c1
    6800:	00006c5d 	.word	0x00006c5d
    6804:	000024d1 	.word	0x000024d1
    6808:	00006701 	.word	0x00006701
    680c:	00002301 	.word	0x00002301

00006810 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    6810:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    6812:	b110      	cbz	r0, 681a <usbd_event_cb+0xa>
    6814:	2801      	cmp	r0, #1
    6816:	d004      	beq.n	6822 <usbd_event_cb+0x12>
    6818:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    681a:	2000      	movs	r0, #0
    681c:	4b02      	ldr	r3, [pc, #8]	; (6828 <usbd_event_cb+0x18>)
    681e:	4798      	blx	r3
		break;
    6820:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    6822:	4b02      	ldr	r3, [pc, #8]	; (682c <usbd_event_cb+0x1c>)
    6824:	4798      	blx	r3
    6826:	bd08      	pop	{r3, pc}
    6828:	00006619 	.word	0x00006619
    682c:	000067b9 	.word	0x000067b9

00006830 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    6830:	b500      	push	{lr}
    6832:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    6834:	9101      	str	r1, [sp, #4]
    6836:	9202      	str	r2, [sp, #8]
    6838:	f88d 000c 	strb.w	r0, [sp, #12]
    683c:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    6840:	a801      	add	r0, sp, #4
    6842:	4b02      	ldr	r3, [pc, #8]	; (684c <usbdc_xfer+0x1c>)
    6844:	4798      	blx	r3
}
    6846:	b005      	add	sp, #20
    6848:	f85d fb04 	ldr.w	pc, [sp], #4
    684c:	0000234d 	.word	0x0000234d

00006850 <usbdc_clear_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    6850:	780b      	ldrb	r3, [r1, #0]
    6852:	f003 031f 	and.w	r3, r3, #31
    6856:	2b02      	cmp	r3, #2
    6858:	d112      	bne.n	6880 <usbdc_clear_ftr_req+0x30>
		if (req->wLength != 0) {
    685a:	88cb      	ldrh	r3, [r1, #6]
    685c:	b10b      	cbz	r3, 6862 <usbdc_clear_ftr_req+0x12>
			return false;
    685e:	2000      	movs	r0, #0
    6860:	4770      	bx	lr
{
    6862:	b510      	push	{r4, lr}
    6864:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    6866:	8888      	ldrh	r0, [r1, #4]
    6868:	2100      	movs	r1, #0
    686a:	b2c0      	uxtb	r0, r0
    686c:	4b05      	ldr	r3, [pc, #20]	; (6884 <usbdc_clear_ftr_req+0x34>)
    686e:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    6870:	2301      	movs	r3, #1
    6872:	2200      	movs	r2, #0
    6874:	4611      	mov	r1, r2
    6876:	4620      	mov	r0, r4
    6878:	4c03      	ldr	r4, [pc, #12]	; (6888 <usbdc_clear_ftr_req+0x38>)
    687a:	47a0      	blx	r4
		return true;
    687c:	2001      	movs	r0, #1
    687e:	bd10      	pop	{r4, pc}
		return false;
    6880:	2000      	movs	r0, #0
    6882:	4770      	bx	lr
    6884:	00002461 	.word	0x00002461
    6888:	00006831 	.word	0x00006831

0000688c <usbdc_set_ftr_req>:
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    688c:	780b      	ldrb	r3, [r1, #0]
    688e:	f003 031f 	and.w	r3, r3, #31
    6892:	2b02      	cmp	r3, #2
    6894:	d112      	bne.n	68bc <usbdc_set_ftr_req+0x30>
		if (req->wLength != 0) {
    6896:	88cb      	ldrh	r3, [r1, #6]
    6898:	b10b      	cbz	r3, 689e <usbdc_set_ftr_req+0x12>
			return false;
    689a:	2000      	movs	r0, #0
    689c:	4770      	bx	lr
{
    689e:	b510      	push	{r4, lr}
    68a0:	4604      	mov	r4, r0
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    68a2:	8888      	ldrh	r0, [r1, #4]
    68a4:	2101      	movs	r1, #1
    68a6:	b2c0      	uxtb	r0, r0
    68a8:	4b05      	ldr	r3, [pc, #20]	; (68c0 <usbdc_set_ftr_req+0x34>)
    68aa:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    68ac:	2301      	movs	r3, #1
    68ae:	2200      	movs	r2, #0
    68b0:	4611      	mov	r1, r2
    68b2:	4620      	mov	r0, r4
    68b4:	4c03      	ldr	r4, [pc, #12]	; (68c4 <usbdc_set_ftr_req+0x38>)
    68b6:	47a0      	blx	r4
		return true;
    68b8:	2001      	movs	r0, #1
    68ba:	bd10      	pop	{r4, pc}
		return false;
    68bc:	2000      	movs	r0, #0
    68be:	4770      	bx	lr
    68c0:	00002461 	.word	0x00002461
    68c4:	00006831 	.word	0x00006831

000068c8 <usbdc_set_interface>:
{
    68c8:	b570      	push	{r4, r5, r6, lr}
    68ca:	b082      	sub	sp, #8
    68cc:	4605      	mov	r5, r0
    68ce:	460c      	mov	r4, r1
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    68d0:	4a29      	ldr	r2, [pc, #164]	; (6978 <usbdc_set_interface+0xb0>)
    68d2:	6813      	ldr	r3, [r2, #0]
    68d4:	7ed2      	ldrb	r2, [r2, #27]
    68d6:	6859      	ldr	r1, [r3, #4]
    68d8:	6818      	ldr	r0, [r3, #0]
    68da:	4b28      	ldr	r3, [pc, #160]	; (697c <usbdc_set_interface+0xb4>)
    68dc:	4798      	blx	r3
	if (NULL == ifc) {
    68de:	2800      	cmp	r0, #0
    68e0:	d042      	beq.n	6968 <usbdc_set_interface+0xa0>
	desc.sod = ifc;
    68e2:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    68e4:	7881      	ldrb	r1, [r0, #2]
    68e6:	78c2      	ldrb	r2, [r0, #3]
    68e8:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    68ec:	fa10 f181 	uxtah	r1, r0, r1
    68f0:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    68f2:	2204      	movs	r2, #4
    68f4:	4b22      	ldr	r3, [pc, #136]	; (6980 <usbdc_set_interface+0xb8>)
    68f6:	4798      	blx	r3
    68f8:	4603      	mov	r3, r0
    68fa:	b958      	cbnz	r0, 6914 <usbdc_set_interface+0x4c>
		return false;
    68fc:	2000      	movs	r0, #0
    68fe:	e036      	b.n	696e <usbdc_set_interface+0xa6>
		desc.sod = usb_desc_next(desc.sod);
    6900:	9800      	ldr	r0, [sp, #0]
	return desc[0];
    6902:	7803      	ldrb	r3, [r0, #0]
	return (desc + usb_desc_len(desc));
    6904:	4418      	add	r0, r3
    6906:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    6908:	2204      	movs	r2, #4
    690a:	9901      	ldr	r1, [sp, #4]
    690c:	4b1c      	ldr	r3, [pc, #112]	; (6980 <usbdc_set_interface+0xb8>)
    690e:	4798      	blx	r3
		if (NULL == ifc) {
    6910:	4603      	mov	r3, r0
    6912:	b358      	cbz	r0, 696c <usbdc_set_interface+0xa4>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    6914:	789a      	ldrb	r2, [r3, #2]
    6916:	42a2      	cmp	r2, r4
    6918:	d1f2      	bne.n	6900 <usbdc_set_interface+0x38>
    691a:	78da      	ldrb	r2, [r3, #3]
    691c:	42aa      	cmp	r2, r5
    691e:	d1ef      	bne.n	6900 <usbdc_set_interface+0x38>
	desc.sod = ifc;
    6920:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    6922:	4b15      	ldr	r3, [pc, #84]	; (6978 <usbdc_set_interface+0xb0>)
    6924:	691e      	ldr	r6, [r3, #16]
	while (NULL != func) {
    6926:	b1ee      	cbz	r6, 6964 <usbdc_set_interface+0x9c>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    6928:	6873      	ldr	r3, [r6, #4]
    692a:	466a      	mov	r2, sp
    692c:	2101      	movs	r1, #1
    692e:	4630      	mov	r0, r6
    6930:	4798      	blx	r3
    6932:	b108      	cbz	r0, 6938 <usbdc_set_interface+0x70>
			func = func->next;
    6934:	6836      	ldr	r6, [r6, #0]
    6936:	e7f6      	b.n	6926 <usbdc_set_interface+0x5e>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    6938:	6873      	ldr	r3, [r6, #4]
    693a:	466a      	mov	r2, sp
    693c:	2100      	movs	r1, #0
    693e:	4630      	mov	r0, r6
    6940:	4798      	blx	r3
    6942:	b9b0      	cbnz	r0, 6972 <usbdc_set_interface+0xaa>
			if (alt_set) {
    6944:	b135      	cbz	r5, 6954 <usbdc_set_interface+0x8c>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    6946:	2301      	movs	r3, #1
    6948:	fa03 f404 	lsl.w	r4, r3, r4
    694c:	4a0a      	ldr	r2, [pc, #40]	; (6978 <usbdc_set_interface+0xb0>)
    694e:	7f53      	ldrb	r3, [r2, #29]
    6950:	4323      	orrs	r3, r4
    6952:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    6954:	2300      	movs	r3, #0
    6956:	461a      	mov	r2, r3
    6958:	4619      	mov	r1, r3
    695a:	4618      	mov	r0, r3
    695c:	4c09      	ldr	r4, [pc, #36]	; (6984 <usbdc_set_interface+0xbc>)
    695e:	47a0      	blx	r4
			return true;
    6960:	2001      	movs	r0, #1
    6962:	e004      	b.n	696e <usbdc_set_interface+0xa6>
	return false;
    6964:	2000      	movs	r0, #0
    6966:	e002      	b.n	696e <usbdc_set_interface+0xa6>
		return false;
    6968:	2000      	movs	r0, #0
    696a:	e000      	b.n	696e <usbdc_set_interface+0xa6>
			return false;
    696c:	2000      	movs	r0, #0
}
    696e:	b002      	add	sp, #8
    6970:	bd70      	pop	{r4, r5, r6, pc}
			return false;
    6972:	2000      	movs	r0, #0
    6974:	e7fb      	b.n	696e <usbdc_set_interface+0xa6>
    6976:	bf00      	nop
    6978:	20000940 	.word	0x20000940
    697c:	00006e15 	.word	0x00006e15
    6980:	00006dbd 	.word	0x00006dbd
    6984:	00006831 	.word	0x00006831

00006988 <usbdc_set_req>:
{
    6988:	b510      	push	{r4, lr}
    698a:	4604      	mov	r4, r0
    698c:	460a      	mov	r2, r1
	switch (req->bRequest) {
    698e:	784b      	ldrb	r3, [r1, #1]
    6990:	3b01      	subs	r3, #1
    6992:	2b0a      	cmp	r3, #10
    6994:	d832      	bhi.n	69fc <usbdc_set_req+0x74>
    6996:	e8df f003 	tbb	[pc, r3]
    699a:	3121      	.short	0x3121
    699c:	31063126 	.word	0x31063126
    69a0:	31103131 	.word	0x31103131
    69a4:	2b          	.byte	0x2b
    69a5:	00          	.byte	0x00
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    69a6:	2301      	movs	r3, #1
    69a8:	2200      	movs	r2, #0
    69aa:	4611      	mov	r1, r2
    69ac:	4c14      	ldr	r4, [pc, #80]	; (6a00 <usbdc_set_req+0x78>)
    69ae:	47a0      	blx	r4
    69b0:	fab0 f380 	clz	r3, r0
    69b4:	095b      	lsrs	r3, r3, #5
}
    69b6:	4618      	mov	r0, r3
    69b8:	bd10      	pop	{r4, pc}
		if (!usbdc_set_config(req->wValue)) {
    69ba:	8850      	ldrh	r0, [r2, #2]
    69bc:	b2c0      	uxtb	r0, r0
    69be:	4b11      	ldr	r3, [pc, #68]	; (6a04 <usbdc_set_req+0x7c>)
    69c0:	4798      	blx	r3
    69c2:	4603      	mov	r3, r0
    69c4:	2800      	cmp	r0, #0
    69c6:	d0f6      	beq.n	69b6 <usbdc_set_req+0x2e>
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    69c8:	2301      	movs	r3, #1
    69ca:	2200      	movs	r2, #0
    69cc:	4611      	mov	r1, r2
    69ce:	4620      	mov	r0, r4
    69d0:	4c0b      	ldr	r4, [pc, #44]	; (6a00 <usbdc_set_req+0x78>)
    69d2:	47a0      	blx	r4
    69d4:	fab0 f380 	clz	r3, r0
    69d8:	095b      	lsrs	r3, r3, #5
    69da:	e7ec      	b.n	69b6 <usbdc_set_req+0x2e>
		return usbdc_clear_ftr_req(ep, req);
    69dc:	4611      	mov	r1, r2
    69de:	4b0a      	ldr	r3, [pc, #40]	; (6a08 <usbdc_set_req+0x80>)
    69e0:	4798      	blx	r3
    69e2:	4603      	mov	r3, r0
    69e4:	e7e7      	b.n	69b6 <usbdc_set_req+0x2e>
		return usbdc_set_ftr_req(ep, req);
    69e6:	4611      	mov	r1, r2
    69e8:	4b08      	ldr	r3, [pc, #32]	; (6a0c <usbdc_set_req+0x84>)
    69ea:	4798      	blx	r3
    69ec:	4603      	mov	r3, r0
    69ee:	e7e2      	b.n	69b6 <usbdc_set_req+0x2e>
		return usbdc_set_interface(req->wValue, req->wIndex);
    69f0:	8891      	ldrh	r1, [r2, #4]
    69f2:	8850      	ldrh	r0, [r2, #2]
    69f4:	4b06      	ldr	r3, [pc, #24]	; (6a10 <usbdc_set_req+0x88>)
    69f6:	4798      	blx	r3
    69f8:	4603      	mov	r3, r0
    69fa:	e7dc      	b.n	69b6 <usbdc_set_req+0x2e>
		return false;
    69fc:	2300      	movs	r3, #0
    69fe:	e7da      	b.n	69b6 <usbdc_set_req+0x2e>
    6a00:	00006831 	.word	0x00006831
    6a04:	00006729 	.word	0x00006729
    6a08:	00006851 	.word	0x00006851
    6a0c:	0000688d 	.word	0x0000688d
    6a10:	000068c9 	.word	0x000068c9

00006a14 <usbdc_get_dev_desc>:
{
    6a14:	b538      	push	{r3, r4, r5, lr}
    6a16:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    6a18:	88cc      	ldrh	r4, [r1, #6]
	if (length > 0x12) {
    6a1a:	2c12      	cmp	r4, #18
    6a1c:	d900      	bls.n	6a20 <usbdc_get_dev_desc+0xc>
		length = 0x12;
    6a1e:	2412      	movs	r4, #18
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    6a20:	4b0a      	ldr	r3, [pc, #40]	; (6a4c <usbdc_get_dev_desc+0x38>)
    6a22:	681b      	ldr	r3, [r3, #0]
    6a24:	2201      	movs	r2, #1
    6a26:	6859      	ldr	r1, [r3, #4]
    6a28:	6818      	ldr	r0, [r3, #0]
    6a2a:	4b09      	ldr	r3, [pc, #36]	; (6a50 <usbdc_get_dev_desc+0x3c>)
    6a2c:	4798      	blx	r3
	if (!dev_desc) {
    6a2e:	4601      	mov	r1, r0
    6a30:	b148      	cbz	r0, 6a46 <usbdc_get_dev_desc+0x32>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    6a32:	2300      	movs	r3, #0
    6a34:	4622      	mov	r2, r4
    6a36:	4628      	mov	r0, r5
    6a38:	4c06      	ldr	r4, [pc, #24]	; (6a54 <usbdc_get_dev_desc+0x40>)
    6a3a:	47a0      	blx	r4
    6a3c:	b908      	cbnz	r0, 6a42 <usbdc_get_dev_desc+0x2e>
	return true;
    6a3e:	2001      	movs	r0, #1
}
    6a40:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6a42:	2000      	movs	r0, #0
    6a44:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6a46:	2000      	movs	r0, #0
    6a48:	bd38      	pop	{r3, r4, r5, pc}
    6a4a:	bf00      	nop
    6a4c:	20000940 	.word	0x20000940
    6a50:	00006dbd 	.word	0x00006dbd
    6a54:	00006831 	.word	0x00006831

00006a58 <usbdc_get_cfg_desc>:
{
    6a58:	b570      	push	{r4, r5, r6, lr}
    6a5a:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    6a5c:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    6a5e:	884a      	ldrh	r2, [r1, #2]
    6a60:	b2d2      	uxtb	r2, r2
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    6a62:	4912      	ldr	r1, [pc, #72]	; (6aac <usbdc_get_cfg_desc+0x54>)
    6a64:	7f0b      	ldrb	r3, [r1, #28]
    6a66:	3b01      	subs	r3, #1
    6a68:	421c      	tst	r4, r3
    6a6a:	bf0c      	ite	eq
    6a6c:	2601      	moveq	r6, #1
    6a6e:	2600      	movne	r6, #0
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    6a70:	680b      	ldr	r3, [r1, #0]
    6a72:	3201      	adds	r2, #1
    6a74:	b2d2      	uxtb	r2, r2
    6a76:	6859      	ldr	r1, [r3, #4]
    6a78:	6818      	ldr	r0, [r3, #0]
    6a7a:	4b0d      	ldr	r3, [pc, #52]	; (6ab0 <usbdc_get_cfg_desc+0x58>)
    6a7c:	4798      	blx	r3
	if (NULL == cfg_desc) {
    6a7e:	b190      	cbz	r0, 6aa6 <usbdc_get_cfg_desc+0x4e>
    6a80:	4601      	mov	r1, r0
	return (ptr[0] + (ptr[1] << 8));
    6a82:	7882      	ldrb	r2, [r0, #2]
    6a84:	78c3      	ldrb	r3, [r0, #3]
    6a86:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    6a8a:	b292      	uxth	r2, r2
	if (length <= total_len) {
    6a8c:	4294      	cmp	r4, r2
    6a8e:	d801      	bhi.n	6a94 <usbdc_get_cfg_desc+0x3c>
	uint16_t length   = req->wLength;
    6a90:	4622      	mov	r2, r4
		need_zlp = false;
    6a92:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    6a94:	4633      	mov	r3, r6
    6a96:	4628      	mov	r0, r5
    6a98:	4c06      	ldr	r4, [pc, #24]	; (6ab4 <usbdc_get_cfg_desc+0x5c>)
    6a9a:	47a0      	blx	r4
    6a9c:	b908      	cbnz	r0, 6aa2 <usbdc_get_cfg_desc+0x4a>
	return true;
    6a9e:	2001      	movs	r0, #1
}
    6aa0:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6aa2:	2000      	movs	r0, #0
    6aa4:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6aa6:	2000      	movs	r0, #0
    6aa8:	bd70      	pop	{r4, r5, r6, pc}
    6aaa:	bf00      	nop
    6aac:	20000940 	.word	0x20000940
    6ab0:	00006e15 	.word	0x00006e15
    6ab4:	00006831 	.word	0x00006831

00006ab8 <usbdc_get_str_desc>:
{
    6ab8:	b570      	push	{r4, r5, r6, lr}
    6aba:	4605      	mov	r5, r0
	uint16_t length   = req->wLength;
    6abc:	88cc      	ldrh	r4, [r1, #6]
	uint8_t  index    = req->wValue & 0x00FF;
    6abe:	884a      	ldrh	r2, [r1, #2]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    6ac0:	490f      	ldr	r1, [pc, #60]	; (6b00 <usbdc_get_str_desc+0x48>)
    6ac2:	7f0b      	ldrb	r3, [r1, #28]
    6ac4:	3b01      	subs	r3, #1
    6ac6:	421c      	tst	r4, r3
    6ac8:	bf0c      	ite	eq
    6aca:	2601      	moveq	r6, #1
    6acc:	2600      	movne	r6, #0
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    6ace:	680b      	ldr	r3, [r1, #0]
    6ad0:	b2d2      	uxtb	r2, r2
    6ad2:	6859      	ldr	r1, [r3, #4]
    6ad4:	6818      	ldr	r0, [r3, #0]
    6ad6:	4b0b      	ldr	r3, [pc, #44]	; (6b04 <usbdc_get_str_desc+0x4c>)
    6ad8:	4798      	blx	r3
	if (NULL == str_desc) {
    6ada:	b170      	cbz	r0, 6afa <usbdc_get_str_desc+0x42>
    6adc:	4601      	mov	r1, r0
	if (length <= str_desc[0]) {
    6ade:	7802      	ldrb	r2, [r0, #0]
    6ae0:	4294      	cmp	r4, r2
    6ae2:	d801      	bhi.n	6ae8 <usbdc_get_str_desc+0x30>
	uint16_t length   = req->wLength;
    6ae4:	4622      	mov	r2, r4
		need_zlp = false;
    6ae6:	2600      	movs	r6, #0
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    6ae8:	4633      	mov	r3, r6
    6aea:	4628      	mov	r0, r5
    6aec:	4c06      	ldr	r4, [pc, #24]	; (6b08 <usbdc_get_str_desc+0x50>)
    6aee:	47a0      	blx	r4
    6af0:	b908      	cbnz	r0, 6af6 <usbdc_get_str_desc+0x3e>
	return true;
    6af2:	2001      	movs	r0, #1
}
    6af4:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6af6:	2000      	movs	r0, #0
    6af8:	bd70      	pop	{r4, r5, r6, pc}
		return false;
    6afa:	2000      	movs	r0, #0
    6afc:	bd70      	pop	{r4, r5, r6, pc}
    6afe:	bf00      	nop
    6b00:	20000940 	.word	0x20000940
    6b04:	00006e5d 	.word	0x00006e5d
    6b08:	00006831 	.word	0x00006831

00006b0c <usbdc_get_desc_req>:
{
    6b0c:	b508      	push	{r3, lr}
	uint8_t type = (uint8_t)(req->wValue >> 8);
    6b0e:	884b      	ldrh	r3, [r1, #2]
    6b10:	0a1b      	lsrs	r3, r3, #8
	switch (type) {
    6b12:	2b02      	cmp	r3, #2
    6b14:	d008      	beq.n	6b28 <usbdc_get_desc_req+0x1c>
    6b16:	2b03      	cmp	r3, #3
    6b18:	d009      	beq.n	6b2e <usbdc_get_desc_req+0x22>
    6b1a:	2b01      	cmp	r3, #1
    6b1c:	d001      	beq.n	6b22 <usbdc_get_desc_req+0x16>
	return false;
    6b1e:	2000      	movs	r0, #0
}
    6b20:	bd08      	pop	{r3, pc}
		return usbdc_get_dev_desc(ep, req);
    6b22:	4b04      	ldr	r3, [pc, #16]	; (6b34 <usbdc_get_desc_req+0x28>)
    6b24:	4798      	blx	r3
    6b26:	bd08      	pop	{r3, pc}
		return usbdc_get_cfg_desc(ep, req);
    6b28:	4b03      	ldr	r3, [pc, #12]	; (6b38 <usbdc_get_desc_req+0x2c>)
    6b2a:	4798      	blx	r3
    6b2c:	bd08      	pop	{r3, pc}
		return usbdc_get_str_desc(ep, req);
    6b2e:	4b03      	ldr	r3, [pc, #12]	; (6b3c <usbdc_get_desc_req+0x30>)
    6b30:	4798      	blx	r3
    6b32:	bd08      	pop	{r3, pc}
    6b34:	00006a15 	.word	0x00006a15
    6b38:	00006a59 	.word	0x00006a59
    6b3c:	00006ab9 	.word	0x00006ab9

00006b40 <usbdc_get_status_req>:
{
    6b40:	b510      	push	{r4, lr}
    6b42:	b082      	sub	sp, #8
    6b44:	4604      	mov	r4, r0
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    6b46:	780b      	ldrb	r3, [r1, #0]
    6b48:	f003 031f 	and.w	r3, r3, #31
    6b4c:	2b01      	cmp	r3, #1
    6b4e:	d903      	bls.n	6b58 <usbdc_get_status_req+0x18>
    6b50:	2b02      	cmp	r3, #2
    6b52:	d011      	beq.n	6b78 <usbdc_get_status_req+0x38>
		return false;
    6b54:	2000      	movs	r0, #0
    6b56:	e00d      	b.n	6b74 <usbdc_get_status_req+0x34>
		st = 0;
    6b58:	2300      	movs	r3, #0
    6b5a:	9301      	str	r3, [sp, #4]
	memcpy(usbdc.ctrl_buf, &st, 2);
    6b5c:	490d      	ldr	r1, [pc, #52]	; (6b94 <usbdc_get_status_req+0x54>)
    6b5e:	694b      	ldr	r3, [r1, #20]
    6b60:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    6b64:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    6b66:	2300      	movs	r3, #0
    6b68:	2202      	movs	r2, #2
    6b6a:	6949      	ldr	r1, [r1, #20]
    6b6c:	4620      	mov	r0, r4
    6b6e:	4c0a      	ldr	r4, [pc, #40]	; (6b98 <usbdc_get_status_req+0x58>)
    6b70:	47a0      	blx	r4
	return true;
    6b72:	2001      	movs	r0, #1
}
    6b74:	b002      	add	sp, #8
    6b76:	bd10      	pop	{r4, pc}
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    6b78:	8888      	ldrh	r0, [r1, #4]
    6b7a:	2102      	movs	r1, #2
    6b7c:	b2c0      	uxtb	r0, r0
    6b7e:	4b07      	ldr	r3, [pc, #28]	; (6b9c <usbdc_get_status_req+0x5c>)
    6b80:	4798      	blx	r3
		if (st < 0) {
    6b82:	2800      	cmp	r0, #0
    6b84:	db03      	blt.n	6b8e <usbdc_get_status_req+0x4e>
		st = st & 0x1;
    6b86:	f000 0001 	and.w	r0, r0, #1
    6b8a:	9001      	str	r0, [sp, #4]
		break;
    6b8c:	e7e6      	b.n	6b5c <usbdc_get_status_req+0x1c>
			return false;
    6b8e:	2000      	movs	r0, #0
    6b90:	e7f0      	b.n	6b74 <usbdc_get_status_req+0x34>
    6b92:	bf00      	nop
    6b94:	20000940 	.word	0x20000940
    6b98:	00006831 	.word	0x00006831
    6b9c:	00002461 	.word	0x00002461

00006ba0 <usbdc_get_interface>:
{
    6ba0:	b538      	push	{r3, r4, r5, lr}
    6ba2:	4605      	mov	r5, r0
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    6ba4:	4b14      	ldr	r3, [pc, #80]	; (6bf8 <usbdc_get_interface+0x58>)
    6ba6:	691c      	ldr	r4, [r3, #16]
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    6ba8:	7f5b      	ldrb	r3, [r3, #29]
    6baa:	8882      	ldrh	r2, [r0, #4]
    6bac:	4113      	asrs	r3, r2
    6bae:	f013 0f01 	tst.w	r3, #1
    6bb2:	d009      	beq.n	6bc8 <usbdc_get_interface+0x28>
	while (NULL != func) {
    6bb4:	b1f4      	cbz	r4, 6bf4 <usbdc_get_interface+0x54>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    6bb6:	6863      	ldr	r3, [r4, #4]
    6bb8:	462a      	mov	r2, r5
    6bba:	2102      	movs	r1, #2
    6bbc:	4620      	mov	r0, r4
    6bbe:	4798      	blx	r3
    6bc0:	2800      	cmp	r0, #0
    6bc2:	da0c      	bge.n	6bde <usbdc_get_interface+0x3e>
			func = func->next;
    6bc4:	6824      	ldr	r4, [r4, #0]
    6bc6:	e7f5      	b.n	6bb4 <usbdc_get_interface+0x14>
		usbdc.ctrl_buf[0] = 0;
    6bc8:	490b      	ldr	r1, [pc, #44]	; (6bf8 <usbdc_get_interface+0x58>)
    6bca:	694b      	ldr	r3, [r1, #20]
    6bcc:	2000      	movs	r0, #0
    6bce:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6bd0:	4603      	mov	r3, r0
    6bd2:	2201      	movs	r2, #1
    6bd4:	6949      	ldr	r1, [r1, #20]
    6bd6:	4c09      	ldr	r4, [pc, #36]	; (6bfc <usbdc_get_interface+0x5c>)
    6bd8:	47a0      	blx	r4
		return true;
    6bda:	2001      	movs	r0, #1
    6bdc:	bd38      	pop	{r3, r4, r5, pc}
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    6bde:	4906      	ldr	r1, [pc, #24]	; (6bf8 <usbdc_get_interface+0x58>)
    6be0:	694b      	ldr	r3, [r1, #20]
    6be2:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    6be4:	2300      	movs	r3, #0
    6be6:	2201      	movs	r2, #1
    6be8:	6949      	ldr	r1, [r1, #20]
    6bea:	4618      	mov	r0, r3
    6bec:	4c03      	ldr	r4, [pc, #12]	; (6bfc <usbdc_get_interface+0x5c>)
    6bee:	47a0      	blx	r4
			return true;
    6bf0:	2001      	movs	r0, #1
    6bf2:	bd38      	pop	{r3, r4, r5, pc}
	return false;
    6bf4:	2000      	movs	r0, #0
}
    6bf6:	bd38      	pop	{r3, r4, r5, pc}
    6bf8:	20000940 	.word	0x20000940
    6bfc:	00006831 	.word	0x00006831

00006c00 <usbdc_get_req>:
{
    6c00:	b510      	push	{r4, lr}
	switch (req->bRequest) {
    6c02:	784b      	ldrb	r3, [r1, #1]
    6c04:	2b0a      	cmp	r3, #10
    6c06:	d81c      	bhi.n	6c42 <usbdc_get_req+0x42>
    6c08:	e8df f003 	tbb	[pc, r3]
    6c0c:	1b1b1b14 	.word	0x1b1b1b14
    6c10:	1b061b1b 	.word	0x1b061b1b
    6c14:	1b09      	.short	0x1b09
    6c16:	17          	.byte	0x17
    6c17:	00          	.byte	0x00
		return usbdc_get_desc_req(ep, req);
    6c18:	4b0b      	ldr	r3, [pc, #44]	; (6c48 <usbdc_get_req+0x48>)
    6c1a:	4798      	blx	r3
    6c1c:	bd10      	pop	{r4, pc}
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    6c1e:	490b      	ldr	r1, [pc, #44]	; (6c4c <usbdc_get_req+0x4c>)
    6c20:	694b      	ldr	r3, [r1, #20]
    6c22:	7eca      	ldrb	r2, [r1, #27]
    6c24:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    6c26:	2300      	movs	r3, #0
    6c28:	2201      	movs	r2, #1
    6c2a:	6949      	ldr	r1, [r1, #20]
    6c2c:	4c08      	ldr	r4, [pc, #32]	; (6c50 <usbdc_get_req+0x50>)
    6c2e:	47a0      	blx	r4
		return true;
    6c30:	2001      	movs	r0, #1
    6c32:	bd10      	pop	{r4, pc}
		return usbdc_get_status_req(ep, req);
    6c34:	4b07      	ldr	r3, [pc, #28]	; (6c54 <usbdc_get_req+0x54>)
    6c36:	4798      	blx	r3
    6c38:	bd10      	pop	{r4, pc}
		return usbdc_get_interface(req);
    6c3a:	4608      	mov	r0, r1
    6c3c:	4b06      	ldr	r3, [pc, #24]	; (6c58 <usbdc_get_req+0x58>)
    6c3e:	4798      	blx	r3
    6c40:	bd10      	pop	{r4, pc}
		return false;
    6c42:	2000      	movs	r0, #0
}
    6c44:	bd10      	pop	{r4, pc}
    6c46:	bf00      	nop
    6c48:	00006b0d 	.word	0x00006b0d
    6c4c:	20000940 	.word	0x20000940
    6c50:	00006831 	.word	0x00006831
    6c54:	00006b41 	.word	0x00006b41
    6c58:	00006ba1 	.word	0x00006ba1

00006c5c <usbdc_cb_ctl_req>:
{
    6c5c:	b538      	push	{r3, r4, r5, lr}
    6c5e:	4605      	mov	r5, r0
    6c60:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    6c62:	2200      	movs	r2, #0
    6c64:	4b0d      	ldr	r3, [pc, #52]	; (6c9c <usbdc_cb_ctl_req+0x40>)
    6c66:	4798      	blx	r3
    6c68:	f1b0 3fff 	cmp.w	r0, #4294967295
    6c6c:	d013      	beq.n	6c96 <usbdc_cb_ctl_req+0x3a>
    6c6e:	2801      	cmp	r0, #1
    6c70:	d006      	beq.n	6c80 <usbdc_cb_ctl_req+0x24>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    6c72:	7823      	ldrb	r3, [r4, #0]
    6c74:	f013 03e0 	ands.w	r3, r3, #224	; 0xe0
    6c78:	d003      	beq.n	6c82 <usbdc_cb_ctl_req+0x26>
    6c7a:	2b80      	cmp	r3, #128	; 0x80
    6c7c:	d006      	beq.n	6c8c <usbdc_cb_ctl_req+0x30>
		return false;
    6c7e:	2000      	movs	r0, #0
}
    6c80:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_set_req(ep, req);
    6c82:	4621      	mov	r1, r4
    6c84:	4628      	mov	r0, r5
    6c86:	4b06      	ldr	r3, [pc, #24]	; (6ca0 <usbdc_cb_ctl_req+0x44>)
    6c88:	4798      	blx	r3
    6c8a:	bd38      	pop	{r3, r4, r5, pc}
		return usbdc_get_req(ep, req);
    6c8c:	4621      	mov	r1, r4
    6c8e:	4628      	mov	r0, r5
    6c90:	4b04      	ldr	r3, [pc, #16]	; (6ca4 <usbdc_cb_ctl_req+0x48>)
    6c92:	4798      	blx	r3
    6c94:	bd38      	pop	{r3, r4, r5, pc}
		return false;
    6c96:	2000      	movs	r0, #0
    6c98:	bd38      	pop	{r3, r4, r5, pc}
    6c9a:	bf00      	nop
    6c9c:	0000663d 	.word	0x0000663d
    6ca0:	00006989 	.word	0x00006989
    6ca4:	00006c01 	.word	0x00006c01

00006ca8 <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    6ca8:	b508      	push	{r3, lr}
	switch (type) {
    6caa:	2801      	cmp	r0, #1
    6cac:	d007      	beq.n	6cbe <usbdc_register_handler+0x16>
    6cae:	b110      	cbz	r0, 6cb6 <usbdc_register_handler+0xe>
    6cb0:	2802      	cmp	r0, #2
    6cb2:	d008      	beq.n	6cc6 <usbdc_register_handler+0x1e>
    6cb4:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    6cb6:	4806      	ldr	r0, [pc, #24]	; (6cd0 <usbdc_register_handler+0x28>)
    6cb8:	4b06      	ldr	r3, [pc, #24]	; (6cd4 <usbdc_register_handler+0x2c>)
    6cba:	4798      	blx	r3
		break;
    6cbc:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    6cbe:	4806      	ldr	r0, [pc, #24]	; (6cd8 <usbdc_register_handler+0x30>)
    6cc0:	4b04      	ldr	r3, [pc, #16]	; (6cd4 <usbdc_register_handler+0x2c>)
    6cc2:	4798      	blx	r3
		break;
    6cc4:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    6cc6:	4805      	ldr	r0, [pc, #20]	; (6cdc <usbdc_register_handler+0x34>)
    6cc8:	4b02      	ldr	r3, [pc, #8]	; (6cd4 <usbdc_register_handler+0x2c>)
    6cca:	4798      	blx	r3
    6ccc:	bd08      	pop	{r3, pc}
    6cce:	bf00      	nop
    6cd0:	20000944 	.word	0x20000944
    6cd4:	0000256d 	.word	0x0000256d
    6cd8:	20000948 	.word	0x20000948
    6cdc:	2000094c 	.word	0x2000094c

00006ce0 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    6ce0:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    6ce2:	4605      	mov	r5, r0
    6ce4:	f240 3255 	movw	r2, #853	; 0x355
    6ce8:	490c      	ldr	r1, [pc, #48]	; (6d1c <usbdc_init+0x3c>)
    6cea:	3000      	adds	r0, #0
    6cec:	bf18      	it	ne
    6cee:	2001      	movne	r0, #1
    6cf0:	4b0b      	ldr	r3, [pc, #44]	; (6d20 <usbdc_init+0x40>)
    6cf2:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    6cf4:	4b0b      	ldr	r3, [pc, #44]	; (6d24 <usbdc_init+0x44>)
    6cf6:	4798      	blx	r3
	if (rc < 0) {
    6cf8:	2800      	cmp	r0, #0
    6cfa:	db0e      	blt.n	6d1a <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    6cfc:	4c0a      	ldr	r4, [pc, #40]	; (6d28 <usbdc_init+0x48>)
    6cfe:	2220      	movs	r2, #32
    6d00:	2100      	movs	r1, #0
    6d02:	4620      	mov	r0, r4
    6d04:	4b09      	ldr	r3, [pc, #36]	; (6d2c <usbdc_init+0x4c>)
    6d06:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    6d08:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    6d0a:	4909      	ldr	r1, [pc, #36]	; (6d30 <usbdc_init+0x50>)
    6d0c:	2000      	movs	r0, #0
    6d0e:	4c09      	ldr	r4, [pc, #36]	; (6d34 <usbdc_init+0x54>)
    6d10:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    6d12:	4909      	ldr	r1, [pc, #36]	; (6d38 <usbdc_init+0x58>)
    6d14:	2001      	movs	r0, #1
    6d16:	47a0      	blx	r4

	return 0;
    6d18:	2000      	movs	r0, #0
}
    6d1a:	bd38      	pop	{r3, r4, r5, pc}
    6d1c:	0000809c 	.word	0x0000809c
    6d20:	0000251d 	.word	0x0000251d
    6d24:	000021c5 	.word	0x000021c5
    6d28:	20000940 	.word	0x20000940
    6d2c:	0000714b 	.word	0x0000714b
    6d30:	00006679 	.word	0x00006679
    6d34:	00002231 	.word	0x00002231
    6d38:	00006811 	.word	0x00006811

00006d3c <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    6d3c:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    6d3e:	4601      	mov	r1, r0
    6d40:	4801      	ldr	r0, [pc, #4]	; (6d48 <usbdc_register_function+0xc>)
    6d42:	4b02      	ldr	r3, [pc, #8]	; (6d4c <usbdc_register_function+0x10>)
    6d44:	4798      	blx	r3
    6d46:	bd08      	pop	{r3, pc}
    6d48:	20000950 	.word	0x20000950
    6d4c:	0000256d 	.word	0x0000256d

00006d50 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    6d50:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    6d52:	4b0a      	ldr	r3, [pc, #40]	; (6d7c <usbdc_start+0x2c>)
    6d54:	7e9b      	ldrb	r3, [r3, #26]
    6d56:	b95b      	cbnz	r3, 6d70 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    6d58:	b168      	cbz	r0, 6d76 <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    6d5a:	4b08      	ldr	r3, [pc, #32]	; (6d7c <usbdc_start+0x2c>)
    6d5c:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    6d5e:	6802      	ldr	r2, [r0, #0]
    6d60:	79d2      	ldrb	r2, [r2, #7]
    6d62:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    6d64:	2201      	movs	r2, #1
    6d66:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    6d68:	4b05      	ldr	r3, [pc, #20]	; (6d80 <usbdc_start+0x30>)
    6d6a:	4798      	blx	r3
	return ERR_NONE;
    6d6c:	2000      	movs	r0, #0
    6d6e:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    6d70:	f06f 0003 	mvn.w	r0, #3
    6d74:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    6d76:	f06f 0008 	mvn.w	r0, #8
}
    6d7a:	bd08      	pop	{r3, pc}
    6d7c:	20000940 	.word	0x20000940
    6d80:	0000223d 	.word	0x0000223d

00006d84 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    6d84:	b508      	push	{r3, lr}
	usb_d_attach();
    6d86:	4b01      	ldr	r3, [pc, #4]	; (6d8c <usbdc_attach+0x8>)
    6d88:	4798      	blx	r3
    6d8a:	bd08      	pop	{r3, pc}
    6d8c:	00002249 	.word	0x00002249

00006d90 <usbdc_detach>:

/**
 * \brief Detach the USB device from host
 */
void usbdc_detach(void)
{
    6d90:	b508      	push	{r3, lr}
	usb_d_detach();
    6d92:	4b01      	ldr	r3, [pc, #4]	; (6d98 <usbdc_detach+0x8>)
    6d94:	4798      	blx	r3
    6d96:	bd08      	pop	{r3, pc}
    6d98:	00002255 	.word	0x00002255

00006d9c <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    6d9c:	4b01      	ldr	r3, [pc, #4]	; (6da4 <usbdc_get_ctrl_buffer+0x8>)
    6d9e:	6958      	ldr	r0, [r3, #20]
    6da0:	4770      	bx	lr
    6da2:	bf00      	nop
    6da4:	20000940 	.word	0x20000940

00006da8 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    6da8:	4b03      	ldr	r3, [pc, #12]	; (6db8 <usbdc_get_state+0x10>)
    6daa:	7e98      	ldrb	r0, [r3, #26]
    6dac:	f010 0f10 	tst.w	r0, #16
    6db0:	d000      	beq.n	6db4 <usbdc_get_state+0xc>
		return USBD_S_SUSPEND;
    6db2:	2010      	movs	r0, #16
	}
	return usbdc.state;
}
    6db4:	4770      	bx	lr
    6db6:	bf00      	nop
    6db8:	20000940 	.word	0x20000940

00006dbc <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6dbc:	4288      	cmp	r0, r1
    6dbe:	d213      	bcs.n	6de8 <usb_find_desc+0x2c>
	return desc[0];
    6dc0:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6dc2:	2b01      	cmp	r3, #1
    6dc4:	d912      	bls.n	6dec <usb_find_desc+0x30>
{
    6dc6:	b410      	push	{r4}
    6dc8:	e002      	b.n	6dd0 <usb_find_desc+0x14>
    6dca:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6dcc:	2b01      	cmp	r3, #1
    6dce:	d909      	bls.n	6de4 <usb_find_desc+0x28>
	return desc[1];
    6dd0:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    6dd2:	4294      	cmp	r4, r2
    6dd4:	d003      	beq.n	6dde <usb_find_desc+0x22>
	return (desc + usb_desc_len(desc));
    6dd6:	4418      	add	r0, r3
	while (desc < eof) {
    6dd8:	4288      	cmp	r0, r1
    6dda:	d3f6      	bcc.n	6dca <usb_find_desc+0xe>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6ddc:	2000      	movs	r0, #0
}
    6dde:	f85d 4b04 	ldr.w	r4, [sp], #4
    6de2:	4770      	bx	lr
		_desc_len_check();
    6de4:	2000      	movs	r0, #0
    6de6:	e7fa      	b.n	6dde <usb_find_desc+0x22>
	return NULL;
    6de8:	2000      	movs	r0, #0
    6dea:	4770      	bx	lr
		_desc_len_check();
    6dec:	2000      	movs	r0, #0
    6dee:	4770      	bx	lr

00006df0 <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    6df0:	4288      	cmp	r0, r1
    6df2:	d209      	bcs.n	6e08 <usb_find_ep_desc+0x18>
	return desc[0];
    6df4:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    6df6:	2b01      	cmp	r3, #1
    6df8:	d908      	bls.n	6e0c <usb_find_ep_desc+0x1c>
	return desc[1];
    6dfa:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    6dfc:	2a04      	cmp	r2, #4
    6dfe:	d007      	beq.n	6e10 <usb_find_ep_desc+0x20>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    6e00:	2a05      	cmp	r2, #5
    6e02:	d006      	beq.n	6e12 <usb_find_ep_desc+0x22>
	return (desc + usb_desc_len(desc));
    6e04:	4418      	add	r0, r3
    6e06:	e7f3      	b.n	6df0 <usb_find_ep_desc>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    6e08:	2000      	movs	r0, #0
    6e0a:	4770      	bx	lr
		_desc_len_check();
    6e0c:	2000      	movs	r0, #0
    6e0e:	4770      	bx	lr
	return NULL;
    6e10:	2000      	movs	r0, #0
}
    6e12:	4770      	bx	lr

00006e14 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    6e14:	b538      	push	{r3, r4, r5, lr}
    6e16:	460c      	mov	r4, r1
    6e18:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    6e1a:	2202      	movs	r2, #2
    6e1c:	4b0e      	ldr	r3, [pc, #56]	; (6e58 <usb_find_cfg_desc+0x44>)
    6e1e:	4798      	blx	r3
	if (!desc) {
    6e20:	4603      	mov	r3, r0
    6e22:	b190      	cbz	r0, 6e4a <usb_find_cfg_desc+0x36>
		return NULL;
	}
	while (desc < eof) {
    6e24:	42a3      	cmp	r3, r4
    6e26:	d20f      	bcs.n	6e48 <usb_find_cfg_desc+0x34>
	return desc[0];
    6e28:	781a      	ldrb	r2, [r3, #0]
		_desc_len_check();
    6e2a:	2a01      	cmp	r2, #1
    6e2c:	d90f      	bls.n	6e4e <usb_find_cfg_desc+0x3a>
		if (desc[1] != USB_DT_CONFIG) {
    6e2e:	785a      	ldrb	r2, [r3, #1]
    6e30:	2a02      	cmp	r2, #2
    6e32:	d10e      	bne.n	6e52 <usb_find_cfg_desc+0x3e>
			break;
		}
		if (desc[5] == cfg_value) {
    6e34:	795a      	ldrb	r2, [r3, #5]
    6e36:	42aa      	cmp	r2, r5
    6e38:	d007      	beq.n	6e4a <usb_find_cfg_desc+0x36>
	return (ptr[0] + (ptr[1] << 8));
    6e3a:	789a      	ldrb	r2, [r3, #2]
    6e3c:	78d9      	ldrb	r1, [r3, #3]
    6e3e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    6e42:	fa13 f382 	uxtah	r3, r3, r2
    6e46:	e7ed      	b.n	6e24 <usb_find_cfg_desc+0x10>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    6e48:	2300      	movs	r3, #0
}
    6e4a:	4618      	mov	r0, r3
    6e4c:	bd38      	pop	{r3, r4, r5, pc}
		_desc_len_check();
    6e4e:	2300      	movs	r3, #0
    6e50:	e7fb      	b.n	6e4a <usb_find_cfg_desc+0x36>
	return NULL;
    6e52:	2300      	movs	r3, #0
    6e54:	e7f9      	b.n	6e4a <usb_find_cfg_desc+0x36>
    6e56:	bf00      	nop
    6e58:	00006dbd 	.word	0x00006dbd

00006e5c <usb_find_str_desc>:
	}
	return NULL;
}

uint8_t *usb_find_str_desc(uint8_t *desc, uint8_t *eof, uint8_t str_index)
{
    6e5c:	b570      	push	{r4, r5, r6, lr}
    6e5e:	460d      	mov	r5, r1
    6e60:	4616      	mov	r6, r2
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    6e62:	2400      	movs	r4, #0
    6e64:	42a8      	cmp	r0, r5
    6e66:	d20e      	bcs.n	6e86 <usb_find_str_desc+0x2a>
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    6e68:	2203      	movs	r2, #3
    6e6a:	4629      	mov	r1, r5
    6e6c:	4b08      	ldr	r3, [pc, #32]	; (6e90 <usb_find_str_desc+0x34>)
    6e6e:	4798      	blx	r3
		if (desc) {
    6e70:	4603      	mov	r3, r0
    6e72:	b148      	cbz	r0, 6e88 <usb_find_str_desc+0x2c>
	return desc[0];
    6e74:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    6e76:	2801      	cmp	r0, #1
    6e78:	d908      	bls.n	6e8c <usb_find_str_desc+0x30>
			if (i == str_index) {
    6e7a:	42b4      	cmp	r4, r6
    6e7c:	d004      	beq.n	6e88 <usb_find_str_desc+0x2c>
				return desc;
			}
			i++;
    6e7e:	3401      	adds	r4, #1
    6e80:	b2e4      	uxtb	r4, r4
	return (desc + usb_desc_len(desc));
    6e82:	4418      	add	r0, r3
    6e84:	e7ee      	b.n	6e64 <usb_find_str_desc+0x8>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    6e86:	2300      	movs	r3, #0
}
    6e88:	4618      	mov	r0, r3
    6e8a:	bd70      	pop	{r4, r5, r6, pc}
			_desc_len_check();
    6e8c:	2300      	movs	r3, #0
    6e8e:	e7fb      	b.n	6e88 <usb_find_str_desc+0x2c>
    6e90:	00006dbd 	.word	0x00006dbd

00006e94 <cdc_write_finished>:
/**
 * \brief Callback invoked when bulk IN data received
 */
static bool cdc_write_finished(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    pending_write = false;
    6e94:	2000      	movs	r0, #0
    6e96:	4b01      	ldr	r3, [pc, #4]	; (6e9c <cdc_write_finished+0x8>)
    6e98:	7018      	strb	r0, [r3, #0]

	/* No error. */
	return false;
}
    6e9a:	4770      	bx	lr
    6e9c:	20000960 	.word	0x20000960

00006ea0 <cdc_read_start>:
{
    6ea0:	b508      	push	{r3, lr}
    pending_read = true;
    6ea2:	2201      	movs	r2, #1
    6ea4:	4b03      	ldr	r3, [pc, #12]	; (6eb4 <cdc_read_start+0x14>)
    6ea6:	705a      	strb	r2, [r3, #1]
    return cdcdf_acm_read(usbd_cdc_buffer, USBD_CDC_BUFFER_SIZE);
    6ea8:	2140      	movs	r1, #64	; 0x40
    6eaa:	4803      	ldr	r0, [pc, #12]	; (6eb8 <cdc_read_start+0x18>)
    6eac:	4b03      	ldr	r3, [pc, #12]	; (6ebc <cdc_read_start+0x1c>)
    6eae:	4798      	blx	r3
}
    6eb0:	bd08      	pop	{r3, pc}
    6eb2:	bf00      	nop
    6eb4:	20000960 	.word	0x20000960
    6eb8:	20000be8 	.word	0x20000be8
    6ebc:	0000657d 	.word	0x0000657d

00006ec0 <usb_device_state_changed_handler>:

/**
 * \brief Callback invoked when Line State Change
 */
static bool usb_device_state_changed_handler(usb_cdc_control_signal_t state)
{
    6ec0:	b510      	push	{r4, lr}
    6ec2:	b082      	sub	sp, #8
    6ec4:	f8ad 0004 	strh.w	r0, [sp, #4]
	if (state.rs232.DTR) 
    6ec8:	f010 0f01 	tst.w	r0, #1
    6ecc:	d105      	bne.n	6eda <usb_device_state_changed_handler+0x1a>
		cdc_read_start();
		cdc_connected = true;
	}
	else
	{
		cdc_connected = false;
    6ece:	2200      	movs	r2, #0
    6ed0:	4b08      	ldr	r3, [pc, #32]	; (6ef4 <usb_device_state_changed_handler+0x34>)
    6ed2:	709a      	strb	r2, [r3, #2]
	}

	/* No error. */
	return false;
}
    6ed4:	2000      	movs	r0, #0
    6ed6:	b002      	add	sp, #8
    6ed8:	bd10      	pop	{r4, pc}
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)cdc_read_finished);
    6eda:	4907      	ldr	r1, [pc, #28]	; (6ef8 <usb_device_state_changed_handler+0x38>)
    6edc:	2000      	movs	r0, #0
    6ede:	4c07      	ldr	r4, [pc, #28]	; (6efc <usb_device_state_changed_handler+0x3c>)
    6ee0:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)cdc_write_finished);
    6ee2:	4907      	ldr	r1, [pc, #28]	; (6f00 <usb_device_state_changed_handler+0x40>)
    6ee4:	2001      	movs	r0, #1
    6ee6:	47a0      	blx	r4
		cdc_read_start();
    6ee8:	4b06      	ldr	r3, [pc, #24]	; (6f04 <usb_device_state_changed_handler+0x44>)
    6eea:	4798      	blx	r3
		cdc_connected = true;
    6eec:	2201      	movs	r2, #1
    6eee:	4b01      	ldr	r3, [pc, #4]	; (6ef4 <usb_device_state_changed_handler+0x34>)
    6ef0:	709a      	strb	r2, [r3, #2]
    6ef2:	e7ef      	b.n	6ed4 <usb_device_state_changed_handler+0x14>
    6ef4:	20000960 	.word	0x20000960
    6ef8:	00006f09 	.word	0x00006f09
    6efc:	00006525 	.word	0x00006525
    6f00:	00006e95 	.word	0x00006e95
    6f04:	00006ea1 	.word	0x00006ea1

00006f08 <cdc_read_finished>:
{
    6f08:	b530      	push	{r4, r5, lr}
    6f0a:	b083      	sub	sp, #12
    if (rc == USB_XFER_DONE)
    6f0c:	b119      	cbz	r1, 6f16 <cdc_read_finished+0xe>
    bool result = false;
    6f0e:	2400      	movs	r4, #0
}
    6f10:	4620      	mov	r0, r4
    6f12:	b003      	add	sp, #12
    6f14:	bd30      	pop	{r4, r5, pc}
    6f16:	4614      	mov	r4, r2
        pending_read = false;
    6f18:	4b15      	ldr	r3, [pc, #84]	; (6f70 <cdc_read_finished+0x68>)
    6f1a:	2200      	movs	r2, #0
    6f1c:	705a      	strb	r2, [r3, #1]
        uint8_t input_buffer_bytes_remaining = (uint8_t) (USBD_CDC_BUFFER_SIZE - input_length);
    6f1e:	791d      	ldrb	r5, [r3, #4]
    6f20:	f1c5 0540 	rsb	r5, r5, #64	; 0x40
    6f24:	b2ed      	uxtb	r5, r5
        atomic_enter_critical(&flags);
    6f26:	a801      	add	r0, sp, #4
    6f28:	4b12      	ldr	r3, [pc, #72]	; (6f74 <cdc_read_finished+0x6c>)
    6f2a:	4798      	blx	r3
        if (count <= input_buffer_bytes_remaining)
    6f2c:	42a5      	cmp	r5, r4
    6f2e:	d20b      	bcs.n	6f48 <cdc_read_finished+0x40>
            result = true;
    6f30:	2401      	movs	r4, #1
        memset(usbd_cdc_buffer, 0, USBD_CDC_BUFFER_SIZE);
    6f32:	2240      	movs	r2, #64	; 0x40
    6f34:	2100      	movs	r1, #0
    6f36:	4810      	ldr	r0, [pc, #64]	; (6f78 <cdc_read_finished+0x70>)
    6f38:	4b10      	ldr	r3, [pc, #64]	; (6f7c <cdc_read_finished+0x74>)
    6f3a:	4798      	blx	r3
        atomic_leave_critical(&flags);
    6f3c:	a801      	add	r0, sp, #4
    6f3e:	4b10      	ldr	r3, [pc, #64]	; (6f80 <cdc_read_finished+0x78>)
    6f40:	4798      	blx	r3
        cdc_read_start();
    6f42:	4b10      	ldr	r3, [pc, #64]	; (6f84 <cdc_read_finished+0x7c>)
    6f44:	4798      	blx	r3
    6f46:	e7e3      	b.n	6f10 <cdc_read_finished+0x8>
    6f48:	2100      	movs	r1, #0
            for (uint16_t i = 0; i < count; i++)
    6f4a:	428c      	cmp	r4, r1
    6f4c:	d90c      	bls.n	6f68 <cdc_read_finished+0x60>
                uint8_t c = usbd_cdc_buffer[i];
    6f4e:	4b0a      	ldr	r3, [pc, #40]	; (6f78 <cdc_read_finished+0x70>)
    6f50:	5c5d      	ldrb	r5, [r3, r1]
                input_buffer[input_length] = c;
    6f52:	4807      	ldr	r0, [pc, #28]	; (6f70 <cdc_read_finished+0x68>)
    6f54:	6843      	ldr	r3, [r0, #4]
    6f56:	18c2      	adds	r2, r0, r3
    6f58:	7215      	strb	r5, [r2, #8]
                input_length++;
    6f5a:	3301      	adds	r3, #1
    6f5c:	6043      	str	r3, [r0, #4]
                if (input_length == USBD_CDC_BUFFER_SIZE)
    6f5e:	2b40      	cmp	r3, #64	; 0x40
    6f60:	d004      	beq.n	6f6c <cdc_read_finished+0x64>
            for (uint16_t i = 0; i < count; i++)
    6f62:	3101      	adds	r1, #1
    6f64:	b289      	uxth	r1, r1
    6f66:	e7f0      	b.n	6f4a <cdc_read_finished+0x42>
    bool result = false;
    6f68:	2400      	movs	r4, #0
    6f6a:	e7e2      	b.n	6f32 <cdc_read_finished+0x2a>
    6f6c:	2400      	movs	r4, #0
    6f6e:	e7e0      	b.n	6f32 <cdc_read_finished+0x2a>
    6f70:	20000960 	.word	0x20000960
    6f74:	000010a1 	.word	0x000010a1
    6f78:	20000be8 	.word	0x20000be8
    6f7c:	0000714b 	.word	0x0000714b
    6f80:	000010af 	.word	0x000010af
    6f84:	00006ea1 	.word	0x00006ea1

00006f88 <cdc_write>:
{
    6f88:	b570      	push	{r4, r5, r6, lr}
	for (int i = 0; i < length && cdc_connected; i++)
    6f8a:	2200      	movs	r2, #0
    6f8c:	e008      	b.n	6fa0 <cdc_write+0x18>
		char p = buf[i];
    6f8e:	5c85      	ldrb	r5, [r0, r2]
		output_buffer[output_length++] = p;
    6f90:	4b0c      	ldr	r3, [pc, #48]	; (6fc4 <cdc_write+0x3c>)
    6f92:	6c9c      	ldr	r4, [r3, #72]	; 0x48
    6f94:	1c66      	adds	r6, r4, #1
    6f96:	649e      	str	r6, [r3, #72]	; 0x48
    6f98:	4423      	add	r3, r4
    6f9a:	f883 504c 	strb.w	r5, [r3, #76]	; 0x4c
	for (int i = 0; i < length && cdc_connected; i++)
    6f9e:	3201      	adds	r2, #1
    6fa0:	460c      	mov	r4, r1
    6fa2:	428a      	cmp	r2, r1
    6fa4:	da03      	bge.n	6fae <cdc_write+0x26>
    6fa6:	4b07      	ldr	r3, [pc, #28]	; (6fc4 <cdc_write+0x3c>)
    6fa8:	789b      	ldrb	r3, [r3, #2]
    6faa:	2b00      	cmp	r3, #0
    6fac:	d1ef      	bne.n	6f8e <cdc_write+0x6>
	cdcdf_acm_write(output_buffer, output_length);
    6fae:	4d05      	ldr	r5, [pc, #20]	; (6fc4 <cdc_write+0x3c>)
    6fb0:	6ca9      	ldr	r1, [r5, #72]	; 0x48
    6fb2:	f105 004c 	add.w	r0, r5, #76	; 0x4c
    6fb6:	4b04      	ldr	r3, [pc, #16]	; (6fc8 <cdc_write+0x40>)
    6fb8:	4798      	blx	r3
	output_length = 0;
    6fba:	2300      	movs	r3, #0
    6fbc:	64ab      	str	r3, [r5, #72]	; 0x48
}
    6fbe:	4620      	mov	r0, r4
    6fc0:	bd70      	pop	{r4, r5, r6, pc}
    6fc2:	bf00      	nop
    6fc4:	20000960 	.word	0x20000960
    6fc8:	000065ad 	.word	0x000065ad

00006fcc <cdc_device_acm_init>:

/**
 * \brief CDC ACM Init
 */
void cdc_device_acm_init(void)
{
    6fcc:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    6fce:	4804      	ldr	r0, [pc, #16]	; (6fe0 <cdc_device_acm_init+0x14>)
    6fd0:	4b04      	ldr	r3, [pc, #16]	; (6fe4 <cdc_device_acm_init+0x18>)
    6fd2:	4798      	blx	r3

	/* usbdc_register_funcion inside */
	cdcdf_acm_init();
    6fd4:	4b04      	ldr	r3, [pc, #16]	; (6fe8 <cdc_device_acm_init+0x1c>)
    6fd6:	4798      	blx	r3

	usbdc_start(single_desc);
    6fd8:	4804      	ldr	r0, [pc, #16]	; (6fec <cdc_device_acm_init+0x20>)
    6fda:	4b05      	ldr	r3, [pc, #20]	; (6ff0 <cdc_device_acm_init+0x24>)
    6fdc:	4798      	blx	r3
    6fde:	bd08      	pop	{r3, pc}
    6fe0:	200009ec 	.word	0x200009ec
    6fe4:	00006ce1 	.word	0x00006ce1
    6fe8:	000064dd 	.word	0x000064dd
    6fec:	20000024 	.word	0x20000024
    6ff0:	00006d51 	.word	0x00006d51

00006ff4 <usb_init>:
	//usbdc_attach();
}

void usb_init(void)
{
    6ff4:	b508      	push	{r3, lr}
	cdc_device_acm_init();
    6ff6:	4b01      	ldr	r3, [pc, #4]	; (6ffc <usb_init+0x8>)
    6ff8:	4798      	blx	r3
    6ffa:	bd08      	pop	{r3, pc}
    6ffc:	00006fcd 	.word	0x00006fcd

00007000 <usb_serial_begin>:
}

void usb_serial_begin (void)
{
    7000:	b508      	push	{r3, lr}
	while (!cdcdf_acm_is_enabled()) {
    7002:	4b04      	ldr	r3, [pc, #16]	; (7014 <usb_serial_begin+0x14>)
    7004:	4798      	blx	r3
    7006:	2800      	cmp	r0, #0
    7008:	d0fb      	beq.n	7002 <usb_serial_begin+0x2>
		// wait cdc acm to be installed
	};

	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)usb_device_state_changed_handler);
    700a:	4903      	ldr	r1, [pc, #12]	; (7018 <usb_serial_begin+0x18>)
    700c:	2003      	movs	r0, #3
    700e:	4b03      	ldr	r3, [pc, #12]	; (701c <usb_serial_begin+0x1c>)
    7010:	4798      	blx	r3
    7012:	bd08      	pop	{r3, pc}
    7014:	00006571 	.word	0x00006571
    7018:	00006ec1 	.word	0x00006ec1
    701c:	00006525 	.word	0x00006525

00007020 <usb_serial_bytes_available>:
}

int32_t usb_serial_bytes_available (void)
{
    7020:	b508      	push	{r3, lr}
    if (!pending_read)
    7022:	4b04      	ldr	r3, [pc, #16]	; (7034 <usb_serial_bytes_available+0x14>)
    7024:	785b      	ldrb	r3, [r3, #1]
    7026:	b113      	cbz	r3, 702e <usb_serial_bytes_available+0xe>
    {
        cdc_read_start();
    }

    return input_length;
}
    7028:	4b02      	ldr	r3, [pc, #8]	; (7034 <usb_serial_bytes_available+0x14>)
    702a:	6858      	ldr	r0, [r3, #4]
    702c:	bd08      	pop	{r3, pc}
        cdc_read_start();
    702e:	4b02      	ldr	r3, [pc, #8]	; (7038 <usb_serial_bytes_available+0x18>)
    7030:	4798      	blx	r3
    7032:	e7f9      	b.n	7028 <usb_serial_bytes_available+0x8>
    7034:	20000960 	.word	0x20000960
    7038:	00006ea1 	.word	0x00006ea1

0000703c <usb_serial_read>:

int32_t usb_serial_read (char *const user_input_buffer, const uint16_t user_input_buffer_length)
{
    703c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7040:	b082      	sub	sp, #8
    int result = 0;

    if (input_length > 0)
    7042:	4b20      	ldr	r3, [pc, #128]	; (70c4 <usb_serial_read+0x88>)
    7044:	685c      	ldr	r4, [r3, #4]
    7046:	2c00      	cmp	r4, #0
    7048:	d037      	beq.n	70ba <usb_serial_read+0x7e>
    {
        int bytes_to_copy = 0;
        int bytes_remaining = 0;
        int idx_of_first_remaining = 0;
        if (input_length >= user_input_buffer_length)
    704a:	428c      	cmp	r4, r1
    704c:	d327      	bcc.n	709e <usb_serial_read+0x62>
        {
            bytes_to_copy = user_input_buffer_length;
    704e:	460f      	mov	r7, r1
            bytes_remaining = input_length - user_input_buffer_length;
    7050:	1a64      	subs	r4, r4, r1
            idx_of_first_remaining = user_input_buffer_length;
    7052:	460e      	mov	r6, r1
    7054:	4605      	mov	r5, r0
            bytes_to_copy = input_length;
        }

        result = bytes_to_copy;

        CRITICAL_SECTION_ENTER()
    7056:	a801      	add	r0, sp, #4
    7058:	4b1b      	ldr	r3, [pc, #108]	; (70c8 <usb_serial_read+0x8c>)
    705a:	4798      	blx	r3

        memcpy(user_input_buffer, input_buffer, bytes_to_copy);
    705c:	463a      	mov	r2, r7
    705e:	491b      	ldr	r1, [pc, #108]	; (70cc <usb_serial_read+0x90>)
    7060:	4628      	mov	r0, r5
    7062:	4b1b      	ldr	r3, [pc, #108]	; (70d0 <usb_serial_read+0x94>)
    7064:	4798      	blx	r3

        if (bytes_remaining > 0)
    7066:	2c00      	cmp	r4, #0
    7068:	dd1d      	ble.n	70a6 <usb_serial_read+0x6a>
        {
            memcpy(input_buffer, (input_buffer + idx_of_first_remaining), bytes_remaining);
    706a:	4d16      	ldr	r5, [pc, #88]	; (70c4 <usb_serial_read+0x88>)
    706c:	f105 0808 	add.w	r8, r5, #8
    7070:	4622      	mov	r2, r4
    7072:	eb08 0106 	add.w	r1, r8, r6
    7076:	4640      	mov	r0, r8
    7078:	4b15      	ldr	r3, [pc, #84]	; (70d0 <usb_serial_read+0x94>)
    707a:	4798      	blx	r3
            memset((input_buffer + bytes_remaining), 0, (input_length - bytes_remaining));
    707c:	686a      	ldr	r2, [r5, #4]
    707e:	1b12      	subs	r2, r2, r4
    7080:	2100      	movs	r1, #0
    7082:	eb08 0004 	add.w	r0, r8, r4
    7086:	4b13      	ldr	r3, [pc, #76]	; (70d4 <usb_serial_read+0x98>)
    7088:	4798      	blx	r3
            input_length = bytes_remaining;
    708a:	606c      	str	r4, [r5, #4]
        {
            memset(input_buffer, 0, input_length);
            input_length = 0;
        }

        CRITICAL_SECTION_LEAVE()
    708c:	a801      	add	r0, sp, #4
    708e:	4b12      	ldr	r3, [pc, #72]	; (70d8 <usb_serial_read+0x9c>)
    7090:	4798      	blx	r3

        if (!pending_read)
    7092:	4b0c      	ldr	r3, [pc, #48]	; (70c4 <usb_serial_read+0x88>)
    7094:	785b      	ldrb	r3, [r3, #1]
    7096:	b98b      	cbnz	r3, 70bc <usb_serial_read+0x80>
        {
            cdc_read_start();
    7098:	4b10      	ldr	r3, [pc, #64]	; (70dc <usb_serial_read+0xa0>)
    709a:	4798      	blx	r3
    709c:	e00e      	b.n	70bc <usb_serial_read+0x80>
            bytes_to_copy = input_length;
    709e:	4627      	mov	r7, r4
        int idx_of_first_remaining = 0;
    70a0:	2600      	movs	r6, #0
        int bytes_remaining = 0;
    70a2:	4634      	mov	r4, r6
    70a4:	e7d6      	b.n	7054 <usb_serial_read+0x18>
            memset(input_buffer, 0, input_length);
    70a6:	4c07      	ldr	r4, [pc, #28]	; (70c4 <usb_serial_read+0x88>)
    70a8:	6862      	ldr	r2, [r4, #4]
    70aa:	2100      	movs	r1, #0
    70ac:	f104 0008 	add.w	r0, r4, #8
    70b0:	4b08      	ldr	r3, [pc, #32]	; (70d4 <usb_serial_read+0x98>)
    70b2:	4798      	blx	r3
            input_length = 0;
    70b4:	2300      	movs	r3, #0
    70b6:	6063      	str	r3, [r4, #4]
    70b8:	e7e8      	b.n	708c <usb_serial_read+0x50>
    int result = 0;
    70ba:	2700      	movs	r7, #0
        }
    }

    return result;
}
    70bc:	4638      	mov	r0, r7
    70be:	b002      	add	sp, #8
    70c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    70c4:	20000960 	.word	0x20000960
    70c8:	000010a1 	.word	0x000010a1
    70cc:	20000968 	.word	0x20000968
    70d0:	00007135 	.word	0x00007135
    70d4:	0000714b 	.word	0x0000714b
    70d8:	000010af 	.word	0x000010af
    70dc:	00006ea1 	.word	0x00006ea1

000070e0 <usb_serial_write>:

int32_t usb_serial_write (const char *const user_output_buffer, const uint16_t user_output_buffer_length)
{
    70e0:	b508      	push	{r3, lr}
    return cdc_write(user_output_buffer, user_output_buffer_length);
    70e2:	4b01      	ldr	r3, [pc, #4]	; (70e8 <usb_serial_write+0x8>)
    70e4:	4798      	blx	r3
    70e6:	bd08      	pop	{r3, pc}
    70e8:	00006f89 	.word	0x00006f89

000070ec <__libc_init_array>:
    70ec:	b570      	push	{r4, r5, r6, lr}
    70ee:	4e0d      	ldr	r6, [pc, #52]	; (7124 <__libc_init_array+0x38>)
    70f0:	4c0d      	ldr	r4, [pc, #52]	; (7128 <__libc_init_array+0x3c>)
    70f2:	1ba4      	subs	r4, r4, r6
    70f4:	10a4      	asrs	r4, r4, #2
    70f6:	2500      	movs	r5, #0
    70f8:	42a5      	cmp	r5, r4
    70fa:	d109      	bne.n	7110 <__libc_init_array+0x24>
    70fc:	4e0b      	ldr	r6, [pc, #44]	; (712c <__libc_init_array+0x40>)
    70fe:	4c0c      	ldr	r4, [pc, #48]	; (7130 <__libc_init_array+0x44>)
    7100:	f001 f822 	bl	8148 <_init>
    7104:	1ba4      	subs	r4, r4, r6
    7106:	10a4      	asrs	r4, r4, #2
    7108:	2500      	movs	r5, #0
    710a:	42a5      	cmp	r5, r4
    710c:	d105      	bne.n	711a <__libc_init_array+0x2e>
    710e:	bd70      	pop	{r4, r5, r6, pc}
    7110:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    7114:	4798      	blx	r3
    7116:	3501      	adds	r5, #1
    7118:	e7ee      	b.n	70f8 <__libc_init_array+0xc>
    711a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    711e:	4798      	blx	r3
    7120:	3501      	adds	r5, #1
    7122:	e7f2      	b.n	710a <__libc_init_array+0x1e>
    7124:	00008154 	.word	0x00008154
    7128:	00008154 	.word	0x00008154
    712c:	00008154 	.word	0x00008154
    7130:	00008158 	.word	0x00008158

00007134 <memcpy>:
    7134:	b510      	push	{r4, lr}
    7136:	1e43      	subs	r3, r0, #1
    7138:	440a      	add	r2, r1
    713a:	4291      	cmp	r1, r2
    713c:	d100      	bne.n	7140 <memcpy+0xc>
    713e:	bd10      	pop	{r4, pc}
    7140:	f811 4b01 	ldrb.w	r4, [r1], #1
    7144:	f803 4f01 	strb.w	r4, [r3, #1]!
    7148:	e7f7      	b.n	713a <memcpy+0x6>

0000714a <memset>:
    714a:	4402      	add	r2, r0
    714c:	4603      	mov	r3, r0
    714e:	4293      	cmp	r3, r2
    7150:	d100      	bne.n	7154 <memset+0xa>
    7152:	4770      	bx	lr
    7154:	f803 1b01 	strb.w	r1, [r3], #1
    7158:	e7f9      	b.n	714e <memset+0x4>
	...

0000715c <siprintf>:
    715c:	b40e      	push	{r1, r2, r3}
    715e:	b500      	push	{lr}
    7160:	b09c      	sub	sp, #112	; 0x70
    7162:	f44f 7102 	mov.w	r1, #520	; 0x208
    7166:	ab1d      	add	r3, sp, #116	; 0x74
    7168:	f8ad 1014 	strh.w	r1, [sp, #20]
    716c:	9002      	str	r0, [sp, #8]
    716e:	9006      	str	r0, [sp, #24]
    7170:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    7174:	480a      	ldr	r0, [pc, #40]	; (71a0 <siprintf+0x44>)
    7176:	9104      	str	r1, [sp, #16]
    7178:	9107      	str	r1, [sp, #28]
    717a:	f64f 71ff 	movw	r1, #65535	; 0xffff
    717e:	f853 2b04 	ldr.w	r2, [r3], #4
    7182:	f8ad 1016 	strh.w	r1, [sp, #22]
    7186:	6800      	ldr	r0, [r0, #0]
    7188:	9301      	str	r3, [sp, #4]
    718a:	a902      	add	r1, sp, #8
    718c:	f000 f8f8 	bl	7380 <_svfiprintf_r>
    7190:	9b02      	ldr	r3, [sp, #8]
    7192:	2200      	movs	r2, #0
    7194:	701a      	strb	r2, [r3, #0]
    7196:	b01c      	add	sp, #112	; 0x70
    7198:	f85d eb04 	ldr.w	lr, [sp], #4
    719c:	b003      	add	sp, #12
    719e:	4770      	bx	lr
    71a0:	20000084 	.word	0x20000084

000071a4 <strcat>:
    71a4:	b510      	push	{r4, lr}
    71a6:	4602      	mov	r2, r0
    71a8:	4613      	mov	r3, r2
    71aa:	3201      	adds	r2, #1
    71ac:	781c      	ldrb	r4, [r3, #0]
    71ae:	2c00      	cmp	r4, #0
    71b0:	d1fa      	bne.n	71a8 <strcat+0x4>
    71b2:	3b01      	subs	r3, #1
    71b4:	f811 2b01 	ldrb.w	r2, [r1], #1
    71b8:	f803 2f01 	strb.w	r2, [r3, #1]!
    71bc:	2a00      	cmp	r2, #0
    71be:	d1f9      	bne.n	71b4 <strcat+0x10>
    71c0:	bd10      	pop	{r4, pc}

000071c2 <strcmp>:
    71c2:	f810 2b01 	ldrb.w	r2, [r0], #1
    71c6:	f811 3b01 	ldrb.w	r3, [r1], #1
    71ca:	2a01      	cmp	r2, #1
    71cc:	bf28      	it	cs
    71ce:	429a      	cmpcs	r2, r3
    71d0:	d0f7      	beq.n	71c2 <strcmp>
    71d2:	1ad0      	subs	r0, r2, r3
    71d4:	4770      	bx	lr

000071d6 <strlen>:
    71d6:	4603      	mov	r3, r0
    71d8:	f813 2b01 	ldrb.w	r2, [r3], #1
    71dc:	2a00      	cmp	r2, #0
    71de:	d1fb      	bne.n	71d8 <strlen+0x2>
    71e0:	1a18      	subs	r0, r3, r0
    71e2:	3801      	subs	r0, #1
    71e4:	4770      	bx	lr

000071e6 <strncmp>:
    71e6:	b510      	push	{r4, lr}
    71e8:	b16a      	cbz	r2, 7206 <strncmp+0x20>
    71ea:	3901      	subs	r1, #1
    71ec:	1884      	adds	r4, r0, r2
    71ee:	f810 3b01 	ldrb.w	r3, [r0], #1
    71f2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    71f6:	4293      	cmp	r3, r2
    71f8:	d103      	bne.n	7202 <strncmp+0x1c>
    71fa:	42a0      	cmp	r0, r4
    71fc:	d001      	beq.n	7202 <strncmp+0x1c>
    71fe:	2b00      	cmp	r3, #0
    7200:	d1f5      	bne.n	71ee <strncmp+0x8>
    7202:	1a98      	subs	r0, r3, r2
    7204:	bd10      	pop	{r4, pc}
    7206:	4610      	mov	r0, r2
    7208:	bd10      	pop	{r4, pc}
	...

0000720c <_malloc_r>:
    720c:	b570      	push	{r4, r5, r6, lr}
    720e:	1ccd      	adds	r5, r1, #3
    7210:	f025 0503 	bic.w	r5, r5, #3
    7214:	3508      	adds	r5, #8
    7216:	2d0c      	cmp	r5, #12
    7218:	bf38      	it	cc
    721a:	250c      	movcc	r5, #12
    721c:	2d00      	cmp	r5, #0
    721e:	4606      	mov	r6, r0
    7220:	db01      	blt.n	7226 <_malloc_r+0x1a>
    7222:	42a9      	cmp	r1, r5
    7224:	d903      	bls.n	722e <_malloc_r+0x22>
    7226:	230c      	movs	r3, #12
    7228:	6033      	str	r3, [r6, #0]
    722a:	2000      	movs	r0, #0
    722c:	bd70      	pop	{r4, r5, r6, pc}
    722e:	f000 fbb1 	bl	7994 <__malloc_lock>
    7232:	4a23      	ldr	r2, [pc, #140]	; (72c0 <_malloc_r+0xb4>)
    7234:	6814      	ldr	r4, [r2, #0]
    7236:	4621      	mov	r1, r4
    7238:	b991      	cbnz	r1, 7260 <_malloc_r+0x54>
    723a:	4c22      	ldr	r4, [pc, #136]	; (72c4 <_malloc_r+0xb8>)
    723c:	6823      	ldr	r3, [r4, #0]
    723e:	b91b      	cbnz	r3, 7248 <_malloc_r+0x3c>
    7240:	4630      	mov	r0, r6
    7242:	f000 fb27 	bl	7894 <_sbrk_r>
    7246:	6020      	str	r0, [r4, #0]
    7248:	4629      	mov	r1, r5
    724a:	4630      	mov	r0, r6
    724c:	f000 fb22 	bl	7894 <_sbrk_r>
    7250:	1c43      	adds	r3, r0, #1
    7252:	d126      	bne.n	72a2 <_malloc_r+0x96>
    7254:	230c      	movs	r3, #12
    7256:	6033      	str	r3, [r6, #0]
    7258:	4630      	mov	r0, r6
    725a:	f000 fb9c 	bl	7996 <__malloc_unlock>
    725e:	e7e4      	b.n	722a <_malloc_r+0x1e>
    7260:	680b      	ldr	r3, [r1, #0]
    7262:	1b5b      	subs	r3, r3, r5
    7264:	d41a      	bmi.n	729c <_malloc_r+0x90>
    7266:	2b0b      	cmp	r3, #11
    7268:	d90f      	bls.n	728a <_malloc_r+0x7e>
    726a:	600b      	str	r3, [r1, #0]
    726c:	50cd      	str	r5, [r1, r3]
    726e:	18cc      	adds	r4, r1, r3
    7270:	4630      	mov	r0, r6
    7272:	f000 fb90 	bl	7996 <__malloc_unlock>
    7276:	f104 000b 	add.w	r0, r4, #11
    727a:	1d23      	adds	r3, r4, #4
    727c:	f020 0007 	bic.w	r0, r0, #7
    7280:	1ac3      	subs	r3, r0, r3
    7282:	d01b      	beq.n	72bc <_malloc_r+0xb0>
    7284:	425a      	negs	r2, r3
    7286:	50e2      	str	r2, [r4, r3]
    7288:	bd70      	pop	{r4, r5, r6, pc}
    728a:	428c      	cmp	r4, r1
    728c:	bf0d      	iteet	eq
    728e:	6863      	ldreq	r3, [r4, #4]
    7290:	684b      	ldrne	r3, [r1, #4]
    7292:	6063      	strne	r3, [r4, #4]
    7294:	6013      	streq	r3, [r2, #0]
    7296:	bf18      	it	ne
    7298:	460c      	movne	r4, r1
    729a:	e7e9      	b.n	7270 <_malloc_r+0x64>
    729c:	460c      	mov	r4, r1
    729e:	6849      	ldr	r1, [r1, #4]
    72a0:	e7ca      	b.n	7238 <_malloc_r+0x2c>
    72a2:	1cc4      	adds	r4, r0, #3
    72a4:	f024 0403 	bic.w	r4, r4, #3
    72a8:	42a0      	cmp	r0, r4
    72aa:	d005      	beq.n	72b8 <_malloc_r+0xac>
    72ac:	1a21      	subs	r1, r4, r0
    72ae:	4630      	mov	r0, r6
    72b0:	f000 faf0 	bl	7894 <_sbrk_r>
    72b4:	3001      	adds	r0, #1
    72b6:	d0cd      	beq.n	7254 <_malloc_r+0x48>
    72b8:	6025      	str	r5, [r4, #0]
    72ba:	e7d9      	b.n	7270 <_malloc_r+0x64>
    72bc:	bd70      	pop	{r4, r5, r6, pc}
    72be:	bf00      	nop
    72c0:	20000a2c 	.word	0x20000a2c
    72c4:	20000a30 	.word	0x20000a30

000072c8 <__ssputs_r>:
    72c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    72cc:	688e      	ldr	r6, [r1, #8]
    72ce:	429e      	cmp	r6, r3
    72d0:	4682      	mov	sl, r0
    72d2:	460c      	mov	r4, r1
    72d4:	4691      	mov	r9, r2
    72d6:	4698      	mov	r8, r3
    72d8:	d835      	bhi.n	7346 <__ssputs_r+0x7e>
    72da:	898a      	ldrh	r2, [r1, #12]
    72dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
    72e0:	d031      	beq.n	7346 <__ssputs_r+0x7e>
    72e2:	6825      	ldr	r5, [r4, #0]
    72e4:	6909      	ldr	r1, [r1, #16]
    72e6:	1a6f      	subs	r7, r5, r1
    72e8:	6965      	ldr	r5, [r4, #20]
    72ea:	2302      	movs	r3, #2
    72ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    72f0:	fb95 f5f3 	sdiv	r5, r5, r3
    72f4:	f108 0301 	add.w	r3, r8, #1
    72f8:	443b      	add	r3, r7
    72fa:	429d      	cmp	r5, r3
    72fc:	bf38      	it	cc
    72fe:	461d      	movcc	r5, r3
    7300:	0553      	lsls	r3, r2, #21
    7302:	d531      	bpl.n	7368 <__ssputs_r+0xa0>
    7304:	4629      	mov	r1, r5
    7306:	f7ff ff81 	bl	720c <_malloc_r>
    730a:	4606      	mov	r6, r0
    730c:	b950      	cbnz	r0, 7324 <__ssputs_r+0x5c>
    730e:	230c      	movs	r3, #12
    7310:	f8ca 3000 	str.w	r3, [sl]
    7314:	89a3      	ldrh	r3, [r4, #12]
    7316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    731a:	81a3      	strh	r3, [r4, #12]
    731c:	f04f 30ff 	mov.w	r0, #4294967295
    7320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7324:	463a      	mov	r2, r7
    7326:	6921      	ldr	r1, [r4, #16]
    7328:	f7ff ff04 	bl	7134 <memcpy>
    732c:	89a3      	ldrh	r3, [r4, #12]
    732e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
    7332:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    7336:	81a3      	strh	r3, [r4, #12]
    7338:	6126      	str	r6, [r4, #16]
    733a:	6165      	str	r5, [r4, #20]
    733c:	443e      	add	r6, r7
    733e:	1bed      	subs	r5, r5, r7
    7340:	6026      	str	r6, [r4, #0]
    7342:	60a5      	str	r5, [r4, #8]
    7344:	4646      	mov	r6, r8
    7346:	4546      	cmp	r6, r8
    7348:	bf28      	it	cs
    734a:	4646      	movcs	r6, r8
    734c:	4632      	mov	r2, r6
    734e:	4649      	mov	r1, r9
    7350:	6820      	ldr	r0, [r4, #0]
    7352:	f000 fb05 	bl	7960 <memmove>
    7356:	68a3      	ldr	r3, [r4, #8]
    7358:	1b9b      	subs	r3, r3, r6
    735a:	60a3      	str	r3, [r4, #8]
    735c:	6823      	ldr	r3, [r4, #0]
    735e:	441e      	add	r6, r3
    7360:	6026      	str	r6, [r4, #0]
    7362:	2000      	movs	r0, #0
    7364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7368:	462a      	mov	r2, r5
    736a:	f000 fb63 	bl	7a34 <_realloc_r>
    736e:	4606      	mov	r6, r0
    7370:	2800      	cmp	r0, #0
    7372:	d1e1      	bne.n	7338 <__ssputs_r+0x70>
    7374:	6921      	ldr	r1, [r4, #16]
    7376:	4650      	mov	r0, sl
    7378:	f000 fb0e 	bl	7998 <_free_r>
    737c:	e7c7      	b.n	730e <__ssputs_r+0x46>
	...

00007380 <_svfiprintf_r>:
    7380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7384:	b09d      	sub	sp, #116	; 0x74
    7386:	4680      	mov	r8, r0
    7388:	9303      	str	r3, [sp, #12]
    738a:	898b      	ldrh	r3, [r1, #12]
    738c:	061c      	lsls	r4, r3, #24
    738e:	460d      	mov	r5, r1
    7390:	4616      	mov	r6, r2
    7392:	d50f      	bpl.n	73b4 <_svfiprintf_r+0x34>
    7394:	690b      	ldr	r3, [r1, #16]
    7396:	b96b      	cbnz	r3, 73b4 <_svfiprintf_r+0x34>
    7398:	2140      	movs	r1, #64	; 0x40
    739a:	f7ff ff37 	bl	720c <_malloc_r>
    739e:	6028      	str	r0, [r5, #0]
    73a0:	6128      	str	r0, [r5, #16]
    73a2:	b928      	cbnz	r0, 73b0 <_svfiprintf_r+0x30>
    73a4:	230c      	movs	r3, #12
    73a6:	f8c8 3000 	str.w	r3, [r8]
    73aa:	f04f 30ff 	mov.w	r0, #4294967295
    73ae:	e0c5      	b.n	753c <_svfiprintf_r+0x1bc>
    73b0:	2340      	movs	r3, #64	; 0x40
    73b2:	616b      	str	r3, [r5, #20]
    73b4:	2300      	movs	r3, #0
    73b6:	9309      	str	r3, [sp, #36]	; 0x24
    73b8:	2320      	movs	r3, #32
    73ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
    73be:	2330      	movs	r3, #48	; 0x30
    73c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
    73c4:	f04f 0b01 	mov.w	fp, #1
    73c8:	4637      	mov	r7, r6
    73ca:	463c      	mov	r4, r7
    73cc:	f814 3b01 	ldrb.w	r3, [r4], #1
    73d0:	2b00      	cmp	r3, #0
    73d2:	d13c      	bne.n	744e <_svfiprintf_r+0xce>
    73d4:	ebb7 0a06 	subs.w	sl, r7, r6
    73d8:	d00b      	beq.n	73f2 <_svfiprintf_r+0x72>
    73da:	4653      	mov	r3, sl
    73dc:	4632      	mov	r2, r6
    73de:	4629      	mov	r1, r5
    73e0:	4640      	mov	r0, r8
    73e2:	f7ff ff71 	bl	72c8 <__ssputs_r>
    73e6:	3001      	adds	r0, #1
    73e8:	f000 80a3 	beq.w	7532 <_svfiprintf_r+0x1b2>
    73ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
    73ee:	4453      	add	r3, sl
    73f0:	9309      	str	r3, [sp, #36]	; 0x24
    73f2:	783b      	ldrb	r3, [r7, #0]
    73f4:	2b00      	cmp	r3, #0
    73f6:	f000 809c 	beq.w	7532 <_svfiprintf_r+0x1b2>
    73fa:	2300      	movs	r3, #0
    73fc:	f04f 32ff 	mov.w	r2, #4294967295
    7400:	9304      	str	r3, [sp, #16]
    7402:	9307      	str	r3, [sp, #28]
    7404:	9205      	str	r2, [sp, #20]
    7406:	9306      	str	r3, [sp, #24]
    7408:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
    740c:	931a      	str	r3, [sp, #104]	; 0x68
    740e:	2205      	movs	r2, #5
    7410:	7821      	ldrb	r1, [r4, #0]
    7412:	4850      	ldr	r0, [pc, #320]	; (7554 <_svfiprintf_r+0x1d4>)
    7414:	f000 fa54 	bl	78c0 <memchr>
    7418:	1c67      	adds	r7, r4, #1
    741a:	9b04      	ldr	r3, [sp, #16]
    741c:	b9d8      	cbnz	r0, 7456 <_svfiprintf_r+0xd6>
    741e:	06d9      	lsls	r1, r3, #27
    7420:	bf44      	itt	mi
    7422:	2220      	movmi	r2, #32
    7424:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    7428:	071a      	lsls	r2, r3, #28
    742a:	bf44      	itt	mi
    742c:	222b      	movmi	r2, #43	; 0x2b
    742e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
    7432:	7822      	ldrb	r2, [r4, #0]
    7434:	2a2a      	cmp	r2, #42	; 0x2a
    7436:	d016      	beq.n	7466 <_svfiprintf_r+0xe6>
    7438:	9a07      	ldr	r2, [sp, #28]
    743a:	2100      	movs	r1, #0
    743c:	200a      	movs	r0, #10
    743e:	4627      	mov	r7, r4
    7440:	3401      	adds	r4, #1
    7442:	783b      	ldrb	r3, [r7, #0]
    7444:	3b30      	subs	r3, #48	; 0x30
    7446:	2b09      	cmp	r3, #9
    7448:	d951      	bls.n	74ee <_svfiprintf_r+0x16e>
    744a:	b1c9      	cbz	r1, 7480 <_svfiprintf_r+0x100>
    744c:	e011      	b.n	7472 <_svfiprintf_r+0xf2>
    744e:	2b25      	cmp	r3, #37	; 0x25
    7450:	d0c0      	beq.n	73d4 <_svfiprintf_r+0x54>
    7452:	4627      	mov	r7, r4
    7454:	e7b9      	b.n	73ca <_svfiprintf_r+0x4a>
    7456:	4a3f      	ldr	r2, [pc, #252]	; (7554 <_svfiprintf_r+0x1d4>)
    7458:	1a80      	subs	r0, r0, r2
    745a:	fa0b f000 	lsl.w	r0, fp, r0
    745e:	4318      	orrs	r0, r3
    7460:	9004      	str	r0, [sp, #16]
    7462:	463c      	mov	r4, r7
    7464:	e7d3      	b.n	740e <_svfiprintf_r+0x8e>
    7466:	9a03      	ldr	r2, [sp, #12]
    7468:	1d11      	adds	r1, r2, #4
    746a:	6812      	ldr	r2, [r2, #0]
    746c:	9103      	str	r1, [sp, #12]
    746e:	2a00      	cmp	r2, #0
    7470:	db01      	blt.n	7476 <_svfiprintf_r+0xf6>
    7472:	9207      	str	r2, [sp, #28]
    7474:	e004      	b.n	7480 <_svfiprintf_r+0x100>
    7476:	4252      	negs	r2, r2
    7478:	f043 0302 	orr.w	r3, r3, #2
    747c:	9207      	str	r2, [sp, #28]
    747e:	9304      	str	r3, [sp, #16]
    7480:	783b      	ldrb	r3, [r7, #0]
    7482:	2b2e      	cmp	r3, #46	; 0x2e
    7484:	d10e      	bne.n	74a4 <_svfiprintf_r+0x124>
    7486:	787b      	ldrb	r3, [r7, #1]
    7488:	2b2a      	cmp	r3, #42	; 0x2a
    748a:	f107 0101 	add.w	r1, r7, #1
    748e:	d132      	bne.n	74f6 <_svfiprintf_r+0x176>
    7490:	9b03      	ldr	r3, [sp, #12]
    7492:	1d1a      	adds	r2, r3, #4
    7494:	681b      	ldr	r3, [r3, #0]
    7496:	9203      	str	r2, [sp, #12]
    7498:	2b00      	cmp	r3, #0
    749a:	bfb8      	it	lt
    749c:	f04f 33ff 	movlt.w	r3, #4294967295
    74a0:	3702      	adds	r7, #2
    74a2:	9305      	str	r3, [sp, #20]
    74a4:	4c2c      	ldr	r4, [pc, #176]	; (7558 <_svfiprintf_r+0x1d8>)
    74a6:	7839      	ldrb	r1, [r7, #0]
    74a8:	2203      	movs	r2, #3
    74aa:	4620      	mov	r0, r4
    74ac:	f000 fa08 	bl	78c0 <memchr>
    74b0:	b138      	cbz	r0, 74c2 <_svfiprintf_r+0x142>
    74b2:	2340      	movs	r3, #64	; 0x40
    74b4:	1b00      	subs	r0, r0, r4
    74b6:	fa03 f000 	lsl.w	r0, r3, r0
    74ba:	9b04      	ldr	r3, [sp, #16]
    74bc:	4303      	orrs	r3, r0
    74be:	9304      	str	r3, [sp, #16]
    74c0:	3701      	adds	r7, #1
    74c2:	7839      	ldrb	r1, [r7, #0]
    74c4:	4825      	ldr	r0, [pc, #148]	; (755c <_svfiprintf_r+0x1dc>)
    74c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
    74ca:	2206      	movs	r2, #6
    74cc:	1c7e      	adds	r6, r7, #1
    74ce:	f000 f9f7 	bl	78c0 <memchr>
    74d2:	2800      	cmp	r0, #0
    74d4:	d035      	beq.n	7542 <_svfiprintf_r+0x1c2>
    74d6:	4b22      	ldr	r3, [pc, #136]	; (7560 <_svfiprintf_r+0x1e0>)
    74d8:	b9fb      	cbnz	r3, 751a <_svfiprintf_r+0x19a>
    74da:	9b03      	ldr	r3, [sp, #12]
    74dc:	3307      	adds	r3, #7
    74de:	f023 0307 	bic.w	r3, r3, #7
    74e2:	3308      	adds	r3, #8
    74e4:	9303      	str	r3, [sp, #12]
    74e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    74e8:	444b      	add	r3, r9
    74ea:	9309      	str	r3, [sp, #36]	; 0x24
    74ec:	e76c      	b.n	73c8 <_svfiprintf_r+0x48>
    74ee:	fb00 3202 	mla	r2, r0, r2, r3
    74f2:	2101      	movs	r1, #1
    74f4:	e7a3      	b.n	743e <_svfiprintf_r+0xbe>
    74f6:	2300      	movs	r3, #0
    74f8:	9305      	str	r3, [sp, #20]
    74fa:	4618      	mov	r0, r3
    74fc:	240a      	movs	r4, #10
    74fe:	460f      	mov	r7, r1
    7500:	3101      	adds	r1, #1
    7502:	783a      	ldrb	r2, [r7, #0]
    7504:	3a30      	subs	r2, #48	; 0x30
    7506:	2a09      	cmp	r2, #9
    7508:	d903      	bls.n	7512 <_svfiprintf_r+0x192>
    750a:	2b00      	cmp	r3, #0
    750c:	d0ca      	beq.n	74a4 <_svfiprintf_r+0x124>
    750e:	9005      	str	r0, [sp, #20]
    7510:	e7c8      	b.n	74a4 <_svfiprintf_r+0x124>
    7512:	fb04 2000 	mla	r0, r4, r0, r2
    7516:	2301      	movs	r3, #1
    7518:	e7f1      	b.n	74fe <_svfiprintf_r+0x17e>
    751a:	ab03      	add	r3, sp, #12
    751c:	9300      	str	r3, [sp, #0]
    751e:	462a      	mov	r2, r5
    7520:	4b10      	ldr	r3, [pc, #64]	; (7564 <_svfiprintf_r+0x1e4>)
    7522:	a904      	add	r1, sp, #16
    7524:	4640      	mov	r0, r8
    7526:	f3af 8000 	nop.w
    752a:	f1b0 3fff 	cmp.w	r0, #4294967295
    752e:	4681      	mov	r9, r0
    7530:	d1d9      	bne.n	74e6 <_svfiprintf_r+0x166>
    7532:	89ab      	ldrh	r3, [r5, #12]
    7534:	065b      	lsls	r3, r3, #25
    7536:	f53f af38 	bmi.w	73aa <_svfiprintf_r+0x2a>
    753a:	9809      	ldr	r0, [sp, #36]	; 0x24
    753c:	b01d      	add	sp, #116	; 0x74
    753e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7542:	ab03      	add	r3, sp, #12
    7544:	9300      	str	r3, [sp, #0]
    7546:	462a      	mov	r2, r5
    7548:	4b06      	ldr	r3, [pc, #24]	; (7564 <_svfiprintf_r+0x1e4>)
    754a:	a904      	add	r1, sp, #16
    754c:	4640      	mov	r0, r8
    754e:	f000 f881 	bl	7654 <_printf_i>
    7552:	e7ea      	b.n	752a <_svfiprintf_r+0x1aa>
    7554:	00008114 	.word	0x00008114
    7558:	0000811a 	.word	0x0000811a
    755c:	0000811e 	.word	0x0000811e
    7560:	00000000 	.word	0x00000000
    7564:	000072c9 	.word	0x000072c9

00007568 <_printf_common>:
    7568:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    756c:	4691      	mov	r9, r2
    756e:	461f      	mov	r7, r3
    7570:	688a      	ldr	r2, [r1, #8]
    7572:	690b      	ldr	r3, [r1, #16]
    7574:	f8dd 8020 	ldr.w	r8, [sp, #32]
    7578:	4293      	cmp	r3, r2
    757a:	bfb8      	it	lt
    757c:	4613      	movlt	r3, r2
    757e:	f8c9 3000 	str.w	r3, [r9]
    7582:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
    7586:	4606      	mov	r6, r0
    7588:	460c      	mov	r4, r1
    758a:	b112      	cbz	r2, 7592 <_printf_common+0x2a>
    758c:	3301      	adds	r3, #1
    758e:	f8c9 3000 	str.w	r3, [r9]
    7592:	6823      	ldr	r3, [r4, #0]
    7594:	0699      	lsls	r1, r3, #26
    7596:	bf42      	ittt	mi
    7598:	f8d9 3000 	ldrmi.w	r3, [r9]
    759c:	3302      	addmi	r3, #2
    759e:	f8c9 3000 	strmi.w	r3, [r9]
    75a2:	6825      	ldr	r5, [r4, #0]
    75a4:	f015 0506 	ands.w	r5, r5, #6
    75a8:	d107      	bne.n	75ba <_printf_common+0x52>
    75aa:	f104 0a19 	add.w	sl, r4, #25
    75ae:	68e3      	ldr	r3, [r4, #12]
    75b0:	f8d9 2000 	ldr.w	r2, [r9]
    75b4:	1a9b      	subs	r3, r3, r2
    75b6:	429d      	cmp	r5, r3
    75b8:	db29      	blt.n	760e <_printf_common+0xa6>
    75ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
    75be:	6822      	ldr	r2, [r4, #0]
    75c0:	3300      	adds	r3, #0
    75c2:	bf18      	it	ne
    75c4:	2301      	movne	r3, #1
    75c6:	0692      	lsls	r2, r2, #26
    75c8:	d42e      	bmi.n	7628 <_printf_common+0xc0>
    75ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
    75ce:	4639      	mov	r1, r7
    75d0:	4630      	mov	r0, r6
    75d2:	47c0      	blx	r8
    75d4:	3001      	adds	r0, #1
    75d6:	d021      	beq.n	761c <_printf_common+0xb4>
    75d8:	6823      	ldr	r3, [r4, #0]
    75da:	68e5      	ldr	r5, [r4, #12]
    75dc:	f8d9 2000 	ldr.w	r2, [r9]
    75e0:	f003 0306 	and.w	r3, r3, #6
    75e4:	2b04      	cmp	r3, #4
    75e6:	bf08      	it	eq
    75e8:	1aad      	subeq	r5, r5, r2
    75ea:	68a3      	ldr	r3, [r4, #8]
    75ec:	6922      	ldr	r2, [r4, #16]
    75ee:	bf0c      	ite	eq
    75f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
    75f4:	2500      	movne	r5, #0
    75f6:	4293      	cmp	r3, r2
    75f8:	bfc4      	itt	gt
    75fa:	1a9b      	subgt	r3, r3, r2
    75fc:	18ed      	addgt	r5, r5, r3
    75fe:	f04f 0900 	mov.w	r9, #0
    7602:	341a      	adds	r4, #26
    7604:	454d      	cmp	r5, r9
    7606:	d11b      	bne.n	7640 <_printf_common+0xd8>
    7608:	2000      	movs	r0, #0
    760a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    760e:	2301      	movs	r3, #1
    7610:	4652      	mov	r2, sl
    7612:	4639      	mov	r1, r7
    7614:	4630      	mov	r0, r6
    7616:	47c0      	blx	r8
    7618:	3001      	adds	r0, #1
    761a:	d103      	bne.n	7624 <_printf_common+0xbc>
    761c:	f04f 30ff 	mov.w	r0, #4294967295
    7620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7624:	3501      	adds	r5, #1
    7626:	e7c2      	b.n	75ae <_printf_common+0x46>
    7628:	18e1      	adds	r1, r4, r3
    762a:	1c5a      	adds	r2, r3, #1
    762c:	2030      	movs	r0, #48	; 0x30
    762e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
    7632:	4422      	add	r2, r4
    7634:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    7638:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
    763c:	3302      	adds	r3, #2
    763e:	e7c4      	b.n	75ca <_printf_common+0x62>
    7640:	2301      	movs	r3, #1
    7642:	4622      	mov	r2, r4
    7644:	4639      	mov	r1, r7
    7646:	4630      	mov	r0, r6
    7648:	47c0      	blx	r8
    764a:	3001      	adds	r0, #1
    764c:	d0e6      	beq.n	761c <_printf_common+0xb4>
    764e:	f109 0901 	add.w	r9, r9, #1
    7652:	e7d7      	b.n	7604 <_printf_common+0x9c>

00007654 <_printf_i>:
    7654:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7658:	4617      	mov	r7, r2
    765a:	7e0a      	ldrb	r2, [r1, #24]
    765c:	b085      	sub	sp, #20
    765e:	2a6e      	cmp	r2, #110	; 0x6e
    7660:	4698      	mov	r8, r3
    7662:	4606      	mov	r6, r0
    7664:	460c      	mov	r4, r1
    7666:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7668:	f101 0e43 	add.w	lr, r1, #67	; 0x43
    766c:	f000 80bc 	beq.w	77e8 <_printf_i+0x194>
    7670:	d81a      	bhi.n	76a8 <_printf_i+0x54>
    7672:	2a63      	cmp	r2, #99	; 0x63
    7674:	d02e      	beq.n	76d4 <_printf_i+0x80>
    7676:	d80a      	bhi.n	768e <_printf_i+0x3a>
    7678:	2a00      	cmp	r2, #0
    767a:	f000 80c8 	beq.w	780e <_printf_i+0x1ba>
    767e:	2a58      	cmp	r2, #88	; 0x58
    7680:	f000 808a 	beq.w	7798 <_printf_i+0x144>
    7684:	f104 0542 	add.w	r5, r4, #66	; 0x42
    7688:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    768c:	e02a      	b.n	76e4 <_printf_i+0x90>
    768e:	2a64      	cmp	r2, #100	; 0x64
    7690:	d001      	beq.n	7696 <_printf_i+0x42>
    7692:	2a69      	cmp	r2, #105	; 0x69
    7694:	d1f6      	bne.n	7684 <_printf_i+0x30>
    7696:	6821      	ldr	r1, [r4, #0]
    7698:	681a      	ldr	r2, [r3, #0]
    769a:	f011 0f80 	tst.w	r1, #128	; 0x80
    769e:	d023      	beq.n	76e8 <_printf_i+0x94>
    76a0:	1d11      	adds	r1, r2, #4
    76a2:	6019      	str	r1, [r3, #0]
    76a4:	6813      	ldr	r3, [r2, #0]
    76a6:	e027      	b.n	76f8 <_printf_i+0xa4>
    76a8:	2a73      	cmp	r2, #115	; 0x73
    76aa:	f000 80b4 	beq.w	7816 <_printf_i+0x1c2>
    76ae:	d808      	bhi.n	76c2 <_printf_i+0x6e>
    76b0:	2a6f      	cmp	r2, #111	; 0x6f
    76b2:	d02a      	beq.n	770a <_printf_i+0xb6>
    76b4:	2a70      	cmp	r2, #112	; 0x70
    76b6:	d1e5      	bne.n	7684 <_printf_i+0x30>
    76b8:	680a      	ldr	r2, [r1, #0]
    76ba:	f042 0220 	orr.w	r2, r2, #32
    76be:	600a      	str	r2, [r1, #0]
    76c0:	e003      	b.n	76ca <_printf_i+0x76>
    76c2:	2a75      	cmp	r2, #117	; 0x75
    76c4:	d021      	beq.n	770a <_printf_i+0xb6>
    76c6:	2a78      	cmp	r2, #120	; 0x78
    76c8:	d1dc      	bne.n	7684 <_printf_i+0x30>
    76ca:	2278      	movs	r2, #120	; 0x78
    76cc:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
    76d0:	496e      	ldr	r1, [pc, #440]	; (788c <_printf_i+0x238>)
    76d2:	e064      	b.n	779e <_printf_i+0x14a>
    76d4:	681a      	ldr	r2, [r3, #0]
    76d6:	f101 0542 	add.w	r5, r1, #66	; 0x42
    76da:	1d11      	adds	r1, r2, #4
    76dc:	6019      	str	r1, [r3, #0]
    76de:	6813      	ldr	r3, [r2, #0]
    76e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    76e4:	2301      	movs	r3, #1
    76e6:	e0a3      	b.n	7830 <_printf_i+0x1dc>
    76e8:	f011 0f40 	tst.w	r1, #64	; 0x40
    76ec:	f102 0104 	add.w	r1, r2, #4
    76f0:	6019      	str	r1, [r3, #0]
    76f2:	d0d7      	beq.n	76a4 <_printf_i+0x50>
    76f4:	f9b2 3000 	ldrsh.w	r3, [r2]
    76f8:	2b00      	cmp	r3, #0
    76fa:	da03      	bge.n	7704 <_printf_i+0xb0>
    76fc:	222d      	movs	r2, #45	; 0x2d
    76fe:	425b      	negs	r3, r3
    7700:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
    7704:	4962      	ldr	r1, [pc, #392]	; (7890 <_printf_i+0x23c>)
    7706:	220a      	movs	r2, #10
    7708:	e017      	b.n	773a <_printf_i+0xe6>
    770a:	6820      	ldr	r0, [r4, #0]
    770c:	6819      	ldr	r1, [r3, #0]
    770e:	f010 0f80 	tst.w	r0, #128	; 0x80
    7712:	d003      	beq.n	771c <_printf_i+0xc8>
    7714:	1d08      	adds	r0, r1, #4
    7716:	6018      	str	r0, [r3, #0]
    7718:	680b      	ldr	r3, [r1, #0]
    771a:	e006      	b.n	772a <_printf_i+0xd6>
    771c:	f010 0f40 	tst.w	r0, #64	; 0x40
    7720:	f101 0004 	add.w	r0, r1, #4
    7724:	6018      	str	r0, [r3, #0]
    7726:	d0f7      	beq.n	7718 <_printf_i+0xc4>
    7728:	880b      	ldrh	r3, [r1, #0]
    772a:	4959      	ldr	r1, [pc, #356]	; (7890 <_printf_i+0x23c>)
    772c:	2a6f      	cmp	r2, #111	; 0x6f
    772e:	bf14      	ite	ne
    7730:	220a      	movne	r2, #10
    7732:	2208      	moveq	r2, #8
    7734:	2000      	movs	r0, #0
    7736:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
    773a:	6865      	ldr	r5, [r4, #4]
    773c:	60a5      	str	r5, [r4, #8]
    773e:	2d00      	cmp	r5, #0
    7740:	f2c0 809c 	blt.w	787c <_printf_i+0x228>
    7744:	6820      	ldr	r0, [r4, #0]
    7746:	f020 0004 	bic.w	r0, r0, #4
    774a:	6020      	str	r0, [r4, #0]
    774c:	2b00      	cmp	r3, #0
    774e:	d13f      	bne.n	77d0 <_printf_i+0x17c>
    7750:	2d00      	cmp	r5, #0
    7752:	f040 8095 	bne.w	7880 <_printf_i+0x22c>
    7756:	4675      	mov	r5, lr
    7758:	2a08      	cmp	r2, #8
    775a:	d10b      	bne.n	7774 <_printf_i+0x120>
    775c:	6823      	ldr	r3, [r4, #0]
    775e:	07da      	lsls	r2, r3, #31
    7760:	d508      	bpl.n	7774 <_printf_i+0x120>
    7762:	6923      	ldr	r3, [r4, #16]
    7764:	6862      	ldr	r2, [r4, #4]
    7766:	429a      	cmp	r2, r3
    7768:	bfde      	ittt	le
    776a:	2330      	movle	r3, #48	; 0x30
    776c:	f805 3c01 	strble.w	r3, [r5, #-1]
    7770:	f105 35ff 	addle.w	r5, r5, #4294967295
    7774:	ebae 0305 	sub.w	r3, lr, r5
    7778:	6123      	str	r3, [r4, #16]
    777a:	f8cd 8000 	str.w	r8, [sp]
    777e:	463b      	mov	r3, r7
    7780:	aa03      	add	r2, sp, #12
    7782:	4621      	mov	r1, r4
    7784:	4630      	mov	r0, r6
    7786:	f7ff feef 	bl	7568 <_printf_common>
    778a:	3001      	adds	r0, #1
    778c:	d155      	bne.n	783a <_printf_i+0x1e6>
    778e:	f04f 30ff 	mov.w	r0, #4294967295
    7792:	b005      	add	sp, #20
    7794:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    7798:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
    779c:	493c      	ldr	r1, [pc, #240]	; (7890 <_printf_i+0x23c>)
    779e:	6822      	ldr	r2, [r4, #0]
    77a0:	6818      	ldr	r0, [r3, #0]
    77a2:	f012 0f80 	tst.w	r2, #128	; 0x80
    77a6:	f100 0504 	add.w	r5, r0, #4
    77aa:	601d      	str	r5, [r3, #0]
    77ac:	d001      	beq.n	77b2 <_printf_i+0x15e>
    77ae:	6803      	ldr	r3, [r0, #0]
    77b0:	e002      	b.n	77b8 <_printf_i+0x164>
    77b2:	0655      	lsls	r5, r2, #25
    77b4:	d5fb      	bpl.n	77ae <_printf_i+0x15a>
    77b6:	8803      	ldrh	r3, [r0, #0]
    77b8:	07d0      	lsls	r0, r2, #31
    77ba:	bf44      	itt	mi
    77bc:	f042 0220 	orrmi.w	r2, r2, #32
    77c0:	6022      	strmi	r2, [r4, #0]
    77c2:	b91b      	cbnz	r3, 77cc <_printf_i+0x178>
    77c4:	6822      	ldr	r2, [r4, #0]
    77c6:	f022 0220 	bic.w	r2, r2, #32
    77ca:	6022      	str	r2, [r4, #0]
    77cc:	2210      	movs	r2, #16
    77ce:	e7b1      	b.n	7734 <_printf_i+0xe0>
    77d0:	4675      	mov	r5, lr
    77d2:	fbb3 f0f2 	udiv	r0, r3, r2
    77d6:	fb02 3310 	mls	r3, r2, r0, r3
    77da:	5ccb      	ldrb	r3, [r1, r3]
    77dc:	f805 3d01 	strb.w	r3, [r5, #-1]!
    77e0:	4603      	mov	r3, r0
    77e2:	2800      	cmp	r0, #0
    77e4:	d1f5      	bne.n	77d2 <_printf_i+0x17e>
    77e6:	e7b7      	b.n	7758 <_printf_i+0x104>
    77e8:	6808      	ldr	r0, [r1, #0]
    77ea:	681a      	ldr	r2, [r3, #0]
    77ec:	6949      	ldr	r1, [r1, #20]
    77ee:	f010 0f80 	tst.w	r0, #128	; 0x80
    77f2:	d004      	beq.n	77fe <_printf_i+0x1aa>
    77f4:	1d10      	adds	r0, r2, #4
    77f6:	6018      	str	r0, [r3, #0]
    77f8:	6813      	ldr	r3, [r2, #0]
    77fa:	6019      	str	r1, [r3, #0]
    77fc:	e007      	b.n	780e <_printf_i+0x1ba>
    77fe:	f010 0f40 	tst.w	r0, #64	; 0x40
    7802:	f102 0004 	add.w	r0, r2, #4
    7806:	6018      	str	r0, [r3, #0]
    7808:	6813      	ldr	r3, [r2, #0]
    780a:	d0f6      	beq.n	77fa <_printf_i+0x1a6>
    780c:	8019      	strh	r1, [r3, #0]
    780e:	2300      	movs	r3, #0
    7810:	6123      	str	r3, [r4, #16]
    7812:	4675      	mov	r5, lr
    7814:	e7b1      	b.n	777a <_printf_i+0x126>
    7816:	681a      	ldr	r2, [r3, #0]
    7818:	1d11      	adds	r1, r2, #4
    781a:	6019      	str	r1, [r3, #0]
    781c:	6815      	ldr	r5, [r2, #0]
    781e:	6862      	ldr	r2, [r4, #4]
    7820:	2100      	movs	r1, #0
    7822:	4628      	mov	r0, r5
    7824:	f000 f84c 	bl	78c0 <memchr>
    7828:	b108      	cbz	r0, 782e <_printf_i+0x1da>
    782a:	1b40      	subs	r0, r0, r5
    782c:	6060      	str	r0, [r4, #4]
    782e:	6863      	ldr	r3, [r4, #4]
    7830:	6123      	str	r3, [r4, #16]
    7832:	2300      	movs	r3, #0
    7834:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
    7838:	e79f      	b.n	777a <_printf_i+0x126>
    783a:	6923      	ldr	r3, [r4, #16]
    783c:	462a      	mov	r2, r5
    783e:	4639      	mov	r1, r7
    7840:	4630      	mov	r0, r6
    7842:	47c0      	blx	r8
    7844:	3001      	adds	r0, #1
    7846:	d0a2      	beq.n	778e <_printf_i+0x13a>
    7848:	6823      	ldr	r3, [r4, #0]
    784a:	079b      	lsls	r3, r3, #30
    784c:	d507      	bpl.n	785e <_printf_i+0x20a>
    784e:	2500      	movs	r5, #0
    7850:	f104 0919 	add.w	r9, r4, #25
    7854:	68e3      	ldr	r3, [r4, #12]
    7856:	9a03      	ldr	r2, [sp, #12]
    7858:	1a9b      	subs	r3, r3, r2
    785a:	429d      	cmp	r5, r3
    785c:	db05      	blt.n	786a <_printf_i+0x216>
    785e:	68e0      	ldr	r0, [r4, #12]
    7860:	9b03      	ldr	r3, [sp, #12]
    7862:	4298      	cmp	r0, r3
    7864:	bfb8      	it	lt
    7866:	4618      	movlt	r0, r3
    7868:	e793      	b.n	7792 <_printf_i+0x13e>
    786a:	2301      	movs	r3, #1
    786c:	464a      	mov	r2, r9
    786e:	4639      	mov	r1, r7
    7870:	4630      	mov	r0, r6
    7872:	47c0      	blx	r8
    7874:	3001      	adds	r0, #1
    7876:	d08a      	beq.n	778e <_printf_i+0x13a>
    7878:	3501      	adds	r5, #1
    787a:	e7eb      	b.n	7854 <_printf_i+0x200>
    787c:	2b00      	cmp	r3, #0
    787e:	d1a7      	bne.n	77d0 <_printf_i+0x17c>
    7880:	780b      	ldrb	r3, [r1, #0]
    7882:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    7886:	f104 0542 	add.w	r5, r4, #66	; 0x42
    788a:	e765      	b.n	7758 <_printf_i+0x104>
    788c:	00008136 	.word	0x00008136
    7890:	00008125 	.word	0x00008125

00007894 <_sbrk_r>:
    7894:	b538      	push	{r3, r4, r5, lr}
    7896:	4c06      	ldr	r4, [pc, #24]	; (78b0 <_sbrk_r+0x1c>)
    7898:	2300      	movs	r3, #0
    789a:	4605      	mov	r5, r0
    789c:	4608      	mov	r0, r1
    789e:	6023      	str	r3, [r4, #0]
    78a0:	f7fa ff1e 	bl	26e0 <_sbrk>
    78a4:	1c43      	adds	r3, r0, #1
    78a6:	d102      	bne.n	78ae <_sbrk_r+0x1a>
    78a8:	6823      	ldr	r3, [r4, #0]
    78aa:	b103      	cbz	r3, 78ae <_sbrk_r+0x1a>
    78ac:	602b      	str	r3, [r5, #0]
    78ae:	bd38      	pop	{r3, r4, r5, pc}
    78b0:	20000c28 	.word	0x20000c28
	...

000078c0 <memchr>:
    78c0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    78c4:	2a10      	cmp	r2, #16
    78c6:	db2b      	blt.n	7920 <memchr+0x60>
    78c8:	f010 0f07 	tst.w	r0, #7
    78cc:	d008      	beq.n	78e0 <memchr+0x20>
    78ce:	f810 3b01 	ldrb.w	r3, [r0], #1
    78d2:	3a01      	subs	r2, #1
    78d4:	428b      	cmp	r3, r1
    78d6:	d02d      	beq.n	7934 <memchr+0x74>
    78d8:	f010 0f07 	tst.w	r0, #7
    78dc:	b342      	cbz	r2, 7930 <memchr+0x70>
    78de:	d1f6      	bne.n	78ce <memchr+0xe>
    78e0:	b4f0      	push	{r4, r5, r6, r7}
    78e2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
    78e6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
    78ea:	f022 0407 	bic.w	r4, r2, #7
    78ee:	f07f 0700 	mvns.w	r7, #0
    78f2:	2300      	movs	r3, #0
    78f4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
    78f8:	3c08      	subs	r4, #8
    78fa:	ea85 0501 	eor.w	r5, r5, r1
    78fe:	ea86 0601 	eor.w	r6, r6, r1
    7902:	fa85 f547 	uadd8	r5, r5, r7
    7906:	faa3 f587 	sel	r5, r3, r7
    790a:	fa86 f647 	uadd8	r6, r6, r7
    790e:	faa5 f687 	sel	r6, r5, r7
    7912:	b98e      	cbnz	r6, 7938 <memchr+0x78>
    7914:	d1ee      	bne.n	78f4 <memchr+0x34>
    7916:	bcf0      	pop	{r4, r5, r6, r7}
    7918:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    791c:	f002 0207 	and.w	r2, r2, #7
    7920:	b132      	cbz	r2, 7930 <memchr+0x70>
    7922:	f810 3b01 	ldrb.w	r3, [r0], #1
    7926:	3a01      	subs	r2, #1
    7928:	ea83 0301 	eor.w	r3, r3, r1
    792c:	b113      	cbz	r3, 7934 <memchr+0x74>
    792e:	d1f8      	bne.n	7922 <memchr+0x62>
    7930:	2000      	movs	r0, #0
    7932:	4770      	bx	lr
    7934:	3801      	subs	r0, #1
    7936:	4770      	bx	lr
    7938:	2d00      	cmp	r5, #0
    793a:	bf06      	itte	eq
    793c:	4635      	moveq	r5, r6
    793e:	3803      	subeq	r0, #3
    7940:	3807      	subne	r0, #7
    7942:	f015 0f01 	tst.w	r5, #1
    7946:	d107      	bne.n	7958 <memchr+0x98>
    7948:	3001      	adds	r0, #1
    794a:	f415 7f80 	tst.w	r5, #256	; 0x100
    794e:	bf02      	ittt	eq
    7950:	3001      	addeq	r0, #1
    7952:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
    7956:	3001      	addeq	r0, #1
    7958:	bcf0      	pop	{r4, r5, r6, r7}
    795a:	3801      	subs	r0, #1
    795c:	4770      	bx	lr
    795e:	bf00      	nop

00007960 <memmove>:
    7960:	4288      	cmp	r0, r1
    7962:	b510      	push	{r4, lr}
    7964:	eb01 0302 	add.w	r3, r1, r2
    7968:	d803      	bhi.n	7972 <memmove+0x12>
    796a:	1e42      	subs	r2, r0, #1
    796c:	4299      	cmp	r1, r3
    796e:	d10c      	bne.n	798a <memmove+0x2a>
    7970:	bd10      	pop	{r4, pc}
    7972:	4298      	cmp	r0, r3
    7974:	d2f9      	bcs.n	796a <memmove+0xa>
    7976:	1881      	adds	r1, r0, r2
    7978:	1ad2      	subs	r2, r2, r3
    797a:	42d3      	cmn	r3, r2
    797c:	d100      	bne.n	7980 <memmove+0x20>
    797e:	bd10      	pop	{r4, pc}
    7980:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
    7984:	f801 4d01 	strb.w	r4, [r1, #-1]!
    7988:	e7f7      	b.n	797a <memmove+0x1a>
    798a:	f811 4b01 	ldrb.w	r4, [r1], #1
    798e:	f802 4f01 	strb.w	r4, [r2, #1]!
    7992:	e7eb      	b.n	796c <memmove+0xc>

00007994 <__malloc_lock>:
    7994:	4770      	bx	lr

00007996 <__malloc_unlock>:
    7996:	4770      	bx	lr

00007998 <_free_r>:
    7998:	b538      	push	{r3, r4, r5, lr}
    799a:	4605      	mov	r5, r0
    799c:	2900      	cmp	r1, #0
    799e:	d045      	beq.n	7a2c <_free_r+0x94>
    79a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
    79a4:	1f0c      	subs	r4, r1, #4
    79a6:	2b00      	cmp	r3, #0
    79a8:	bfb8      	it	lt
    79aa:	18e4      	addlt	r4, r4, r3
    79ac:	f7ff fff2 	bl	7994 <__malloc_lock>
    79b0:	4a1f      	ldr	r2, [pc, #124]	; (7a30 <_free_r+0x98>)
    79b2:	6813      	ldr	r3, [r2, #0]
    79b4:	4610      	mov	r0, r2
    79b6:	b933      	cbnz	r3, 79c6 <_free_r+0x2e>
    79b8:	6063      	str	r3, [r4, #4]
    79ba:	6014      	str	r4, [r2, #0]
    79bc:	4628      	mov	r0, r5
    79be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    79c2:	f7ff bfe8 	b.w	7996 <__malloc_unlock>
    79c6:	42a3      	cmp	r3, r4
    79c8:	d90c      	bls.n	79e4 <_free_r+0x4c>
    79ca:	6821      	ldr	r1, [r4, #0]
    79cc:	1862      	adds	r2, r4, r1
    79ce:	4293      	cmp	r3, r2
    79d0:	bf04      	itt	eq
    79d2:	681a      	ldreq	r2, [r3, #0]
    79d4:	685b      	ldreq	r3, [r3, #4]
    79d6:	6063      	str	r3, [r4, #4]
    79d8:	bf04      	itt	eq
    79da:	1852      	addeq	r2, r2, r1
    79dc:	6022      	streq	r2, [r4, #0]
    79de:	6004      	str	r4, [r0, #0]
    79e0:	e7ec      	b.n	79bc <_free_r+0x24>
    79e2:	4613      	mov	r3, r2
    79e4:	685a      	ldr	r2, [r3, #4]
    79e6:	b10a      	cbz	r2, 79ec <_free_r+0x54>
    79e8:	42a2      	cmp	r2, r4
    79ea:	d9fa      	bls.n	79e2 <_free_r+0x4a>
    79ec:	6819      	ldr	r1, [r3, #0]
    79ee:	1858      	adds	r0, r3, r1
    79f0:	42a0      	cmp	r0, r4
    79f2:	d10b      	bne.n	7a0c <_free_r+0x74>
    79f4:	6820      	ldr	r0, [r4, #0]
    79f6:	4401      	add	r1, r0
    79f8:	1858      	adds	r0, r3, r1
    79fa:	4282      	cmp	r2, r0
    79fc:	6019      	str	r1, [r3, #0]
    79fe:	d1dd      	bne.n	79bc <_free_r+0x24>
    7a00:	6810      	ldr	r0, [r2, #0]
    7a02:	6852      	ldr	r2, [r2, #4]
    7a04:	605a      	str	r2, [r3, #4]
    7a06:	4401      	add	r1, r0
    7a08:	6019      	str	r1, [r3, #0]
    7a0a:	e7d7      	b.n	79bc <_free_r+0x24>
    7a0c:	d902      	bls.n	7a14 <_free_r+0x7c>
    7a0e:	230c      	movs	r3, #12
    7a10:	602b      	str	r3, [r5, #0]
    7a12:	e7d3      	b.n	79bc <_free_r+0x24>
    7a14:	6820      	ldr	r0, [r4, #0]
    7a16:	1821      	adds	r1, r4, r0
    7a18:	428a      	cmp	r2, r1
    7a1a:	bf04      	itt	eq
    7a1c:	6811      	ldreq	r1, [r2, #0]
    7a1e:	6852      	ldreq	r2, [r2, #4]
    7a20:	6062      	str	r2, [r4, #4]
    7a22:	bf04      	itt	eq
    7a24:	1809      	addeq	r1, r1, r0
    7a26:	6021      	streq	r1, [r4, #0]
    7a28:	605c      	str	r4, [r3, #4]
    7a2a:	e7c7      	b.n	79bc <_free_r+0x24>
    7a2c:	bd38      	pop	{r3, r4, r5, pc}
    7a2e:	bf00      	nop
    7a30:	20000a2c 	.word	0x20000a2c

00007a34 <_realloc_r>:
    7a34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7a36:	4607      	mov	r7, r0
    7a38:	4614      	mov	r4, r2
    7a3a:	460e      	mov	r6, r1
    7a3c:	b921      	cbnz	r1, 7a48 <_realloc_r+0x14>
    7a3e:	4611      	mov	r1, r2
    7a40:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    7a44:	f7ff bbe2 	b.w	720c <_malloc_r>
    7a48:	b922      	cbnz	r2, 7a54 <_realloc_r+0x20>
    7a4a:	f7ff ffa5 	bl	7998 <_free_r>
    7a4e:	4625      	mov	r5, r4
    7a50:	4628      	mov	r0, r5
    7a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7a54:	f000 f814 	bl	7a80 <_malloc_usable_size_r>
    7a58:	4284      	cmp	r4, r0
    7a5a:	d90f      	bls.n	7a7c <_realloc_r+0x48>
    7a5c:	4621      	mov	r1, r4
    7a5e:	4638      	mov	r0, r7
    7a60:	f7ff fbd4 	bl	720c <_malloc_r>
    7a64:	4605      	mov	r5, r0
    7a66:	2800      	cmp	r0, #0
    7a68:	d0f2      	beq.n	7a50 <_realloc_r+0x1c>
    7a6a:	4631      	mov	r1, r6
    7a6c:	4622      	mov	r2, r4
    7a6e:	f7ff fb61 	bl	7134 <memcpy>
    7a72:	4631      	mov	r1, r6
    7a74:	4638      	mov	r0, r7
    7a76:	f7ff ff8f 	bl	7998 <_free_r>
    7a7a:	e7e9      	b.n	7a50 <_realloc_r+0x1c>
    7a7c:	4635      	mov	r5, r6
    7a7e:	e7e7      	b.n	7a50 <_realloc_r+0x1c>

00007a80 <_malloc_usable_size_r>:
    7a80:	f851 0c04 	ldr.w	r0, [r1, #-4]
    7a84:	2800      	cmp	r0, #0
    7a86:	f1a0 0004 	sub.w	r0, r0, #4
    7a8a:	bfbc      	itt	lt
    7a8c:	580b      	ldrlt	r3, [r1, r0]
    7a8e:	18c0      	addlt	r0, r0, r3
    7a90:	4770      	bx	lr
    7a92:	0000      	movs	r0, r0
    7a94:	4e2b5441 	.word	0x4e2b5441
    7a98:	00454d41 	.word	0x00454d41
    7a9c:	422b5441 	.word	0x422b5441
    7aa0:	30445541 	.word	0x30445541
    7aa4:	00000000 	.word	0x00000000
    7aa8:	532b6b4f 	.word	0x532b6b4f
    7aac:	303a7465 	.word	0x303a7465
    7ab0:	00000000 	.word	0x00000000
    7ab4:	422b5441 	.word	0x422b5441
    7ab8:	31445541 	.word	0x31445541
    7abc:	00000000 	.word	0x00000000
    7ac0:	532b6b4f 	.word	0x532b6b4f
    7ac4:	313a7465 	.word	0x313a7465
    7ac8:	00000000 	.word	0x00000000
    7acc:	422b5441 	.word	0x422b5441
    7ad0:	32445541 	.word	0x32445541
    7ad4:	00000000 	.word	0x00000000
    7ad8:	532b6b4f 	.word	0x532b6b4f
    7adc:	323a7465 	.word	0x323a7465
    7ae0:	00000000 	.word	0x00000000
    7ae4:	422b5441 	.word	0x422b5441
    7ae8:	33445541 	.word	0x33445541
    7aec:	00000000 	.word	0x00000000
    7af0:	532b6b4f 	.word	0x532b6b4f
    7af4:	333a7465 	.word	0x333a7465
    7af8:	00000000 	.word	0x00000000
    7afc:	422b5441 	.word	0x422b5441
    7b00:	34445541 	.word	0x34445541
    7b04:	00000000 	.word	0x00000000
    7b08:	532b6b4f 	.word	0x532b6b4f
    7b0c:	343a7465 	.word	0x343a7465
    7b10:	00000000 	.word	0x00000000
    7b14:	422b5441 	.word	0x422b5441
    7b18:	35445541 	.word	0x35445541
    7b1c:	00000000 	.word	0x00000000
    7b20:	532b6b4f 	.word	0x532b6b4f
    7b24:	353a7465 	.word	0x353a7465
    7b28:	00000000 	.word	0x00000000
    7b2c:	422b5441 	.word	0x422b5441
    7b30:	36445541 	.word	0x36445541
    7b34:	00000000 	.word	0x00000000
    7b38:	532b6b4f 	.word	0x532b6b4f
    7b3c:	363a7465 	.word	0x363a7465
    7b40:	00000000 	.word	0x00000000
    7b44:	422b5441 	.word	0x422b5441
    7b48:	37445541 	.word	0x37445541
    7b4c:	00000000 	.word	0x00000000
    7b50:	532b6b4f 	.word	0x532b6b4f
    7b54:	373a7465 	.word	0x373a7465
    7b58:	00000000 	.word	0x00000000
    7b5c:	422b5441 	.word	0x422b5441
    7b60:	38445541 	.word	0x38445541
    7b64:	00000000 	.word	0x00000000
    7b68:	532b6b4f 	.word	0x532b6b4f
    7b6c:	383a7465 	.word	0x383a7465
    7b70:	00000000 	.word	0x00000000
    7b74:	532b5441 	.word	0x532b5441
    7b78:	5045454c 	.word	0x5045454c
    7b7c:	00000000 	.word	0x00000000
    7b80:	532b4b4f 	.word	0x532b4b4f
    7b84:	5045454c 	.word	0x5045454c
    7b88:	00000000 	.word	0x00000000
    7b8c:	41414141 	.word	0x41414141
    7b90:	41414141 	.word	0x41414141
    7b94:	41414141 	.word	0x41414141
    7b98:	41414141 	.word	0x41414141
    7b9c:	41414141 	.word	0x41414141
    7ba0:	41414141 	.word	0x41414141
    7ba4:	00000054 	.word	0x00000054
    7ba8:	572b4b4f 	.word	0x572b4b4f
    7bac:	00454b41 	.word	0x00454b41
    7bb0:	00005441 	.word	0x00005441
    7bb4:	522b5441 	.word	0x522b5441
    7bb8:	57454e45 	.word	0x57454e45
    7bbc:	00000000 	.word	0x00000000
    7bc0:	522b5441 	.word	0x522b5441
    7bc4:	31454c4f 	.word	0x31454c4f
    7bc8:	00000000 	.word	0x00000000
    7bcc:	492b5441 	.word	0x492b5441
    7bd0:	31454d4d 	.word	0x31454d4d
    7bd4:	00000000 	.word	0x00000000
    7bd8:	522b5441 	.word	0x522b5441
    7bdc:	54455345 	.word	0x54455345
    7be0:	00000000 	.word	0x00000000
    7be4:	442b5441 	.word	0x442b5441
    7be8:	3f495349 	.word	0x3f495349
    7bec:	00000000 	.word	0x00000000
    7bf0:	442b4b4f 	.word	0x442b4b4f
    7bf4:	45435349 	.word	0x45435349
    7bf8:	00000000 	.word	0x00000000
    7bfc:	682f2e2e 	.word	0x682f2e2e
    7c00:	732f6c61 	.word	0x732f6c61
    7c04:	682f6372 	.word	0x682f6372
    7c08:	615f6c61 	.word	0x615f6c61
    7c0c:	735f6364 	.word	0x735f6364
    7c10:	2e636e79 	.word	0x2e636e79
    7c14:	00000063 	.word	0x00000063
    7c18:	682f2e2e 	.word	0x682f2e2e
    7c1c:	732f6c61 	.word	0x732f6c61
    7c20:	682f6372 	.word	0x682f6372
    7c24:	635f6c61 	.word	0x635f6c61
    7c28:	6e656c61 	.word	0x6e656c61
    7c2c:	2e726164 	.word	0x2e726164
    7c30:	00000063 	.word	0x00000063
    7c34:	682f2e2e 	.word	0x682f2e2e
    7c38:	732f6c61 	.word	0x732f6c61
    7c3c:	682f6372 	.word	0x682f6372
    7c40:	635f6c61 	.word	0x635f6c61
    7c44:	615f6e61 	.word	0x615f6e61
    7c48:	636e7973 	.word	0x636e7973
    7c4c:	0000632e 	.word	0x0000632e
    7c50:	682f2e2e 	.word	0x682f2e2e
    7c54:	732f6c61 	.word	0x732f6c61
    7c58:	682f6372 	.word	0x682f6372
    7c5c:	635f6c61 	.word	0x635f6c61
    7c60:	735f6372 	.word	0x735f6372
    7c64:	2e636e79 	.word	0x2e636e79
    7c68:	00000063 	.word	0x00000063
    7c6c:	682f2e2e 	.word	0x682f2e2e
    7c70:	732f6c61 	.word	0x732f6c61
    7c74:	682f6372 	.word	0x682f6372
    7c78:	665f6c61 	.word	0x665f6c61
    7c7c:	6873616c 	.word	0x6873616c
    7c80:	0000632e 	.word	0x0000632e
    7c84:	682f2e2e 	.word	0x682f2e2e
    7c88:	732f6c61 	.word	0x732f6c61
    7c8c:	682f6372 	.word	0x682f6372
    7c90:	695f6c61 	.word	0x695f6c61
    7c94:	6d5f6332 	.word	0x6d5f6332
    7c98:	6e79735f 	.word	0x6e79735f
    7c9c:	00632e63 	.word	0x00632e63
    7ca0:	682f2e2e 	.word	0x682f2e2e
    7ca4:	732f6c61 	.word	0x732f6c61
    7ca8:	682f6372 	.word	0x682f6372
    7cac:	695f6c61 	.word	0x695f6c61
    7cb0:	00632e6f 	.word	0x00632e6f
    7cb4:	682f2e2e 	.word	0x682f2e2e
    7cb8:	732f6c61 	.word	0x732f6c61
    7cbc:	682f6372 	.word	0x682f6372
    7cc0:	735f6c61 	.word	0x735f6c61
    7cc4:	6d5f6970 	.word	0x6d5f6970
    7cc8:	6e79735f 	.word	0x6e79735f
    7ccc:	00632e63 	.word	0x00632e63
    7cd0:	682f2e2e 	.word	0x682f2e2e
    7cd4:	732f6c61 	.word	0x732f6c61
    7cd8:	682f6372 	.word	0x682f6372
    7cdc:	745f6c61 	.word	0x745f6c61
    7ce0:	72656d69 	.word	0x72656d69
    7ce4:	0000632e 	.word	0x0000632e
    7ce8:	682f2e2e 	.word	0x682f2e2e
    7cec:	732f6c61 	.word	0x732f6c61
    7cf0:	682f6372 	.word	0x682f6372
    7cf4:	755f6c61 	.word	0x755f6c61
    7cf8:	74726173 	.word	0x74726173
    7cfc:	7973615f 	.word	0x7973615f
    7d00:	632e636e 	.word	0x632e636e
    7d04:	00000000 	.word	0x00000000
    7d08:	682f2e2e 	.word	0x682f2e2e
    7d0c:	752f6c61 	.word	0x752f6c61
    7d10:	736c6974 	.word	0x736c6974
    7d14:	6372732f 	.word	0x6372732f
    7d18:	6974752f 	.word	0x6974752f
    7d1c:	6c5f736c 	.word	0x6c5f736c
    7d20:	2e747369 	.word	0x2e747369
    7d24:	00000063 	.word	0x00000063
    7d28:	682f2e2e 	.word	0x682f2e2e
    7d2c:	752f6c61 	.word	0x752f6c61
    7d30:	736c6974 	.word	0x736c6974
    7d34:	6372732f 	.word	0x6372732f
    7d38:	6974752f 	.word	0x6974752f
    7d3c:	725f736c 	.word	0x725f736c
    7d40:	62676e69 	.word	0x62676e69
    7d44:	65666675 	.word	0x65666675
    7d48:	00632e72 	.word	0x00632e72

00007d4c <_adcs>:
	...
    7d64:	682f2e2e 612f6c70 682f6364 615f6c70     ../hpl/adc/hpl_a
    7d74:	632e6364 00000000                       dc.c....

00007d7c <_map>:
    7d7c:	00000002 00000022 0000000d 0000002d     ....".......-...
    7d8c:	682f2e2e 652f6c70 682f6369 655f6c70     ../hpl/eic/hpl_e
    7d9c:	632e6369 00000000 682f2e2e 6e2f6c70     ic.c....../hpl/n
    7dac:	74636d76 682f6c72 6e5f6c70 74636d76     vmctrl/hpl_nvmct
    7dbc:	632e6c72 00000000 682f2e2e 722f6c70     rl.c....../hpl/r
    7dcc:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
    7ddc:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
    7dec:	43000000 43000400                       ...C...C

00007df4 <_usarts>:
    7df4:	00000000 40100004 00030000 00700002     .......@......p.
    7e04:	0000f62b 00000000 00000002 40100004     +..............@
    7e14:	00030000 00700002 0000f62b 00000000     ......p.+.......

00007e24 <_i2cms>:
    7e24:	00000003 00200014 00000100 0000e6e5     ...... .........
    7e34:	00d70000 02dc6c00                       .....l..

00007e3c <_i2css>:
	...

00007e4c <sercomspi_regs>:
    7e4c:	0030000c 00020000 00000000 01ff00fe     ..0.............
    7e5c:	00000004 682f2e2e 732f6c70 6f637265     ....../hpl/serco
    7e6c:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
    7e7c:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
    7e8c:	42001400 42001800                       ...B...B

00007e94 <_tcs>:
    7e94:	006b0000 00000308 00000000 00001770     ..k.........p...
    7ea4:	00000000 682f2e2e 742f6c70 70682f63     ....../hpl/tc/hp
    7eb4:	63745f6c 0000632e 00004a25 00000804     l_tc.c..%J......

00007ec4 <_usb_ep_cfgs>:
    7ec4:	200007f0 00000000 00000040 200007b0     ... ....@...... 
    7ed4:	00000000 00000040 20000770 00000000     ....@...p.. ....
    7ee4:	00000040 41414141 00414141 65636552     @...AAAAAAA.Rece
    7ef4:	64657669 0000203a 30455441 0000000d     ived: ..ATE0....
    7f04:	432b5441 3f4e4950 0000000d 50432b0a     AT+CPIN?.....+CP
    7f14:	203a4e49 44414552 00000059 53534150     IN: READY...PASS
    7f24:	00004445 432b5441 47455247 0000003f     ED..AT+CGREG?...
    7f34:	432b5441 3f53504f 00000000 432b5441     AT+COPS?....AT+C
    7f44:	00005153 632b5441 74746167 0000313d     SQ..AT+cgatt=1..
    7f54:	00004b4f 432b5441 4f434447 313d544e     OK..AT+CGDCONT=1
    7f64:	5049222c 69222c22 732e746f 72756365     ,"IP","iot.secur
    7f74:	00002265 432b5441 54434147 312c313d     e"..AT+CGACT=1,1
    7f84:	00000000 6f666e69 00000000 616d6f53     ....info....Soma
    7f94:	77662078 64317620 000a7665 6b6e6162     x fw v1dev..bank
    7fa4:	70617773 00000000 70617753 676e6970     swap....Swapping
    7fb4:	0a776620 00000000 20656c62 00000000      fw.....ble ....
    7fc4:	206d6973 00000000 64616572 006d6973     sim ....readsim.
    7fd4:	20636361 63656863 0000006b 64616552     acc check...Read
    7fe4:	20676e69 0a676572 00000000 20697073     ing reg.....spi 
    7ff4:	63656863 0000006b 20697073 74697277     check...spi writ
    8004:	00000065 6d617266 69727720 00006574     e...fram write..
    8014:	6d617266 61657220 00000064 70776f6c     fram read...lowp
    8024:	00007277 636d6973 00006e6f 6d6d6f43     wr..simcon..Comm
    8034:	20646e61 20746f6e 6f636572 7a696e67     and not recogniz
    8044:	000a6465 422b5441 3f445541 00000000     ed..AT+BAUD?....
    8054:	70736572 3a656c62 00000020 472b4b4f     respble: ...OK+G
    8064:	003a7465 000d5441 70736572 3a6d6973     et:.AT..respsim:
    8074:	00000020 00006425 63207852 6c706d6f      ...%d..Rx compl
    8084:	64657465 0000000a 63207854 6c706d6f     eted....Tx compl
    8094:	64657465 0000000a 752f2e2e 642f6273     eted....../usb/d
    80a4:	63697665 73752f65 2e636462 00000063     evice/usbdc.c...

000080b4 <__sf_fake_stderr>:
	...

000080d4 <__sf_fake_stdin>:
	...

000080f4 <__sf_fake_stdout>:
	...
    8114:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
    8124:	32313000 36353433 41393837 45444342     .0123456789ABCDE
    8134:	31300046 35343332 39383736 64636261     F.0123456789abcd
    8144:	00006665                                ef..

00008148 <_init>:
    8148:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    814a:	bf00      	nop
    814c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    814e:	bc08      	pop	{r3}
    8150:	469e      	mov	lr, r3
    8152:	4770      	bx	lr

00008154 <__init_array_start>:
    8154:	00000289 	.word	0x00000289

00008158 <_fini>:
    8158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    815a:	bf00      	nop
    815c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    815e:	bc08      	pop	{r3}
    8160:	469e      	mov	lr, r3
    8162:	4770      	bx	lr

00008164 <__fini_array_start>:
    8164:	00000265 	.word	0x00000265
