Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:04:21 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/arm_core_submodules/a25_write_back/post_route_timing.rpt
| Design       : a25_write_back
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
i_mem_stall                    mem_load_rd_r_reg[2]/CE        inf           
i_mem_stall                    mem_read_data_r_reg[10]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[2]/CE      inf           
i_mem_stall                    mem_read_data_r_reg[14]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[17]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[18]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[24]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[19]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[6]/CE      inf           
i_mem_stall                    mem_read_data_r_reg[8]/CE      inf           
i_mem_stall                    mem_load_rd_r_reg[10]/CE       inf           
i_mem_stall                    mem_load_rd_r_reg[3]/CE        inf           
i_mem_stall                    mem_load_rd_r_reg[5]/CE        inf           
i_mem_stall                    mem_load_rd_r_reg[4]/CE        inf           
i_mem_stall                    mem_read_data_r_reg[16]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[20]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[26]/CE     inf           
i_mem_stall                    mem_load_rd_r_reg[0]/CE        inf           
i_mem_stall                    mem_load_rd_r_reg[1]/CE        inf           
i_mem_stall                    mem_read_data_r_reg[11]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[12]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[1]/CE      inf           
i_mem_stall                    mem_read_data_r_reg[21]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[22]/CE     inf           
i_mem_stall                    mem_load_rd_r_reg[6]/CE        inf           
i_mem_stall                    mem_load_rd_r_reg[8]/CE        inf           
i_mem_stall                    mem_load_rd_r_reg[9]/CE        inf           
i_mem_stall                    mem_read_data_r_reg[0]/CE      inf           
i_mem_stall                    mem_load_rd_r_reg[7]/CE        inf           
i_mem_stall                    mem_read_data_r_reg[13]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[15]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[30]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[28]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[29]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[31]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[5]/CE      inf           
i_mem_stall                    mem_read_data_r_reg[23]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[25]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[27]/CE     inf           
i_mem_stall                    mem_read_data_r_reg[3]/CE      inf           
i_mem_stall                    mem_read_data_r_reg[4]/CE      inf           
i_mem_stall                    mem_read_data_r_reg[7]/CE      inf           
i_mem_stall                    mem_read_data_r_reg[9]/CE      inf           
i_mem_stall                    mem_read_data_valid_r_reg/CE   inf           
i_mem_load_rd[0]               mem_load_rd_r_reg[0]/D         inf           
i_mem_load_rd[10]              mem_load_rd_r_reg[10]/D        inf           
i_mem_load_rd[1]               mem_load_rd_r_reg[1]/D         inf           
i_mem_load_rd[2]               mem_load_rd_r_reg[2]/D         inf           
i_mem_load_rd[3]               mem_load_rd_r_reg[3]/D         inf           
i_mem_load_rd[4]               mem_load_rd_r_reg[4]/D         inf           
i_mem_load_rd[5]               mem_load_rd_r_reg[5]/D         inf           
i_mem_load_rd[6]               mem_load_rd_r_reg[6]/D         inf           
i_mem_load_rd[7]               mem_load_rd_r_reg[7]/D         inf           
i_mem_load_rd[8]               mem_load_rd_r_reg[8]/D         inf           
i_mem_load_rd[9]               mem_load_rd_r_reg[9]/D         inf           
i_mem_read_data[0]             mem_read_data_r_reg[0]/D       inf           
i_mem_read_data[10]            mem_read_data_r_reg[10]/D      inf           
i_mem_read_data[11]            mem_read_data_r_reg[11]/D      inf           
i_mem_read_data[12]            mem_read_data_r_reg[12]/D      inf           
i_mem_read_data[13]            mem_read_data_r_reg[13]/D      inf           
i_mem_read_data[14]            mem_read_data_r_reg[14]/D      inf           
i_mem_read_data[15]            mem_read_data_r_reg[15]/D      inf           
i_mem_read_data[16]            mem_read_data_r_reg[16]/D      inf           
i_mem_read_data[17]            mem_read_data_r_reg[17]/D      inf           
i_mem_read_data[18]            mem_read_data_r_reg[18]/D      inf           
i_mem_read_data[19]            mem_read_data_r_reg[19]/D      inf           
i_mem_read_data[1]             mem_read_data_r_reg[1]/D       inf           
i_mem_read_data[20]            mem_read_data_r_reg[20]/D      inf           
i_mem_read_data[21]            mem_read_data_r_reg[21]/D      inf           
i_mem_read_data[22]            mem_read_data_r_reg[22]/D      inf           
i_mem_read_data[23]            mem_read_data_r_reg[23]/D      inf           
i_mem_read_data[24]            mem_read_data_r_reg[24]/D      inf           
i_mem_read_data[25]            mem_read_data_r_reg[25]/D      inf           
i_mem_read_data[26]            mem_read_data_r_reg[26]/D      inf           
i_mem_read_data[27]            mem_read_data_r_reg[27]/D      inf           
i_mem_read_data[28]            mem_read_data_r_reg[28]/D      inf           
i_mem_read_data[29]            mem_read_data_r_reg[29]/D      inf           
i_mem_read_data[2]             mem_read_data_r_reg[2]/D       inf           
i_mem_read_data[30]            mem_read_data_r_reg[30]/D      inf           
i_mem_read_data[31]            mem_read_data_r_reg[31]/D      inf           
i_mem_read_data[3]             mem_read_data_r_reg[3]/D       inf           
i_mem_read_data[4]             mem_read_data_r_reg[4]/D       inf           
i_mem_read_data[5]             mem_read_data_r_reg[5]/D       inf           
i_mem_read_data[6]             mem_read_data_r_reg[6]/D       inf           
i_mem_read_data[7]             mem_read_data_r_reg[7]/D       inf           
i_mem_read_data[8]             mem_read_data_r_reg[8]/D       inf           
i_mem_read_data[9]             mem_read_data_r_reg[9]/D       inf           
i_mem_read_data_valid          mem_read_data_valid_r_reg/D    inf           
mem_load_rd_r_reg[0]/C         o_wb_load_rd[0]                inf           
mem_load_rd_r_reg[1]/C         o_wb_load_rd[1]                inf           
mem_load_rd_r_reg[2]/C         o_wb_load_rd[2]                inf           
mem_load_rd_r_reg[7]/C         o_wb_load_rd[7]                inf           
mem_read_data_r_reg[10]/C      o_wb_read_data[10]             inf           
mem_read_data_r_reg[11]/C      o_wb_read_data[11]             inf           
mem_read_data_r_reg[12]/C      o_wb_read_data[12]             inf           
mem_read_data_r_reg[13]/C      o_wb_read_data[13]             inf           
mem_read_data_r_reg[14]/C      o_wb_read_data[14]             inf           
mem_read_data_r_reg[15]/C      o_wb_read_data[15]             inf           
mem_read_data_r_reg[17]/C      o_wb_read_data[17]             inf           
mem_read_data_r_reg[18]/C      o_wb_read_data[18]             inf           



