Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: helloActParse.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "helloActParse.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "helloActParse"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : helloActParse
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" into library work
Parsing entity <helloActParse>.
Parsing architecture <Behavioral> of entity <helloactparse>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <helloActParse> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 74: Using initial value "11" for numlsa since it is never assigned
WARNING:HDLCompiler:871 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 88: Using initial value "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for lsa_packet1 since it is never assigned
WARNING:HDLCompiler:871 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 89: Using initial value "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for lsa_packet2 since it is never assigned
WARNING:HDLCompiler:871 - "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" Line 90: Using initial value "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" for lsa_packet3 since it is never assigned

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <helloActParse>.
    Related source file is "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd".
    Found 10-bit register for signal <curr_time>.
    Found 1-bit register for signal <master>.
    Found 1-bit register for signal <init_sig>.
    Found 1-bit register for signal <seqnum_error>.
    Found 32-bit register for signal <curr_seqnum>.
    Found 3-bit register for signal <p_dbd>.
    Found 7-bit register for signal <sending_length>.
    Found 32-bit register for signal <old_neighbor>.
    Found 32-bit register for signal <router_id>.
    Found 8-bit register for signal <out1>.
    Found 1-bit register for signal <outval>.
    Found 1-bit register for signal <sending_complete>.
    Found 32-bit register for signal <active_neighbor>.
    Found 2-bit register for signal <in_index>.
    Found 2-bit register for signal <ID_part>.
    Found 32-bit register for signal <neighbor_id>.
    Found 32-bit register for signal <temp_dbd_received>.
    Found 3-bit register for signal <p_read>.
    Found 3-bit register for signal <p_state>.
    Found finite state machine <FSM_0> for signal <p_dbd>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <ID_part>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0627 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <p_read>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n0629 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_r                                         |
    | Power Up State     | idle_r                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
INFO:Xst:1799 - State loading is never reached in FSM <p_state>.
INFO:Xst:1799 - State full is never reached in FSM <p_state>.
    Found finite state machine <FSM_1> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26                                             |
    | Inputs             | 14                                             |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | down                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <n0483> created at line 172.
    Found 6-bit adder for signal <n0559> created at line 383.
    Found 10-bit subtractor for signal <GND_5_o_PWR_5_o_mux_208_OUT> created at line 337.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_639_OUT<1:0>> created at line 438.
    Found 7-bit subtractor for signal <GND_5_o_GND_5_o_sub_710_OUT<6:0>> created at line 493.
    Found 10-bit 7-to-1 multiplexer for signal <next_time> created at line 246.
    Found 7-bit 5-to-1 multiplexer for signal <sending_len_next> created at line 456.
    Found 32-bit comparator lessequal for signal <self[31]_router_id_sig[31]_LessThan_150_o> created at line 204
    Found 32-bit comparator equal for signal <n0138> created at line 214
    Found 32-bit comparator equal for signal <old_neighbor[31]_self[31]_equal_181_o> created at line 274
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 224 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred 122 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <helloActParse> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 2-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Registers                                            : 15
 1-bit register                                        : 5
 10-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 6
 7-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 32-bit comparator equal                               : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 122
 1-bit 2-to-1 multiplexer                              : 99
 10-bit 2-to-1 multiplexer                             : 10
 10-bit 7-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 3
 7-bit 5-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

Synthesizing (advanced) Unit <helloActParse>.
The following registers are absorbed into counter <in_index>: 1 register on signal <in_index>.
Unit <helloActParse> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 6-bit adder                                           : 1
 7-bit subtractor                                      : 1
# Counters                                             : 1
 2-bit down counter                                    : 1
# Registers                                            : 222
 Flip-Flops                                            : 222
# Comparators                                          : 3
 32-bit comparator equal                               : 2
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 121
 1-bit 2-to-1 multiplexer                              : 99
 10-bit 2-to-1 multiplexer                             : 10
 10-bit 7-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 3
 7-bit 2-to-1 multiplexer                              : 3
 7-bit 5-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <ID_part[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <p_read[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle_r    | 000
 options   | 001
 seqnum    | 010
 lsa_part1 | 011
 lsa_part2 | 100
 lsa_part3 | 101
 lsa_part4 | 110
 lsa_part5 | 111
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <p_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 one_way            | 000
 down               | 001
 init               | 010
 exstart            | 011
 exchange_sending   | 100
 exchange_listening | 101
 loading            | unreached
 full               | unreached
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_dbd[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 000
 fetching_lsa     | 001
 sending_ip       | 010
 sending_ospfhead | 011
 sending_dbd      | 100
------------------------------

Optimizing unit <helloActParse> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block helloActParse, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 237
 Flip-Flops                                            : 237

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : helloActParse.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 371
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 15
#      LUT3                        : 14
#      LUT4                        : 141
#      LUT5                        : 46
#      LUT6                        : 109
#      MUXCY                       : 43
#      VCC                         : 1
# FlipFlops/Latches                : 237
#      FD                          : 35
#      FDE                         : 193
#      FDR                         : 6
#      FDS                         : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 87
#      IBUF                        : 44
#      OBUF                        : 43

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             237  out of  126800     0%  
 Number of Slice LUTs:                  326  out of  63400     0%  
    Number used as Logic:               326  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    390
   Number with an unused Flip Flop:     153  out of    390    39%  
   Number with an unused LUT:            64  out of    390    16%  
   Number of fully used LUT-FF pairs:   173  out of    390    44%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          88
 Number of bonded IOBs:                  88  out of    210    41%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 237   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.686ns (Maximum Frequency: 271.315MHz)
   Minimum input arrival time before clock: 3.270ns
   Maximum output required time after clock: 1.436ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.686ns (frequency: 271.315MHz)
  Total number of paths / destination ports: 11984 / 334
-------------------------------------------------------------------------
Delay:               3.686ns (Levels of Logic = 5)
  Source:            curr_time_3 (FF)
  Destination:       curr_seqnum_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curr_time_3 to curr_seqnum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.766  curr_time_3 (curr_time_3)
     LUT5:I0->O            1   0.097   0.355  curr_time[9]_GND_5_o_equal_220_o<9>_SW0 (N6)
     LUT6:I5->O           12   0.097   0.416  curr_time[9]_GND_5_o_equal_220_o<9> (curr_time[9]_GND_5_o_equal_220_o)
     LUT6:I5->O            6   0.097   0.383  p_state_FSM_FFd1-In (p_state_FSM_FFd1-In)
     LUT6:I5->O            1   0.097   0.355  p_state_FSM_FFd2-In6_SW4 (N69)
     LUT6:I5->O           32   0.097   0.469  _n0671_inv1 (_n0671_inv)
     FDE:CE                    0.095          curr_seqnum_0
    ----------------------------------------
    Total                      3.686ns (0.941ns logic, 2.745ns route)
                                       (25.5% logic, 74.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3591 / 358
-------------------------------------------------------------------------
Offset:              3.270ns (Levels of Logic = 15)
  Source:            self<2> (PAD)
  Destination:       curr_seqnum_0 (FF)
  Destination Clock: clk rising

  Data Path: self<2> to curr_seqnum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.776  self_2_IBUF (self_2_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_lut<0> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<0> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<1> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<2> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<3> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<4> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<5> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<6> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<7> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<8> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<9> (Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<9>)
     MUXCY:CI->O           4   0.023   0.588  Mcompar_old_neighbor[31]_self[31]_equal_181_o_cy<10> (old_neighbor[31]_self[31]_equal_181_o)
     LUT6:I3->O            6   0.097   0.467  p_state_FSM_FFd3-In4 (p_state_FSM_FFd3-In)
     LUT6:I4->O           32   0.097   0.469  _n0671_inv1 (_n0671_inv)
     FDE:CE                    0.095          curr_seqnum_0
    ----------------------------------------
    Total                      3.270ns (0.970ns logic, 2.300ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 46 / 43
-------------------------------------------------------------------------
Offset:              1.436ns (Levels of Logic = 2)
  Source:            p_state_FSM_FFd1 (FF)
  Destination:       stateout<1> (PAD)
  Source Clock:      clk rising

  Data Path: p_state_FSM_FFd1 to stateout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              13   0.361   0.639  p_state_FSM_FFd1 (p_state_FSM_FFd1)
     LUT3:I0->O            1   0.097   0.339  p_state_stateout<1>1 (stateout_1_OBUF)
     OBUF:I->O                 0.000          stateout_1_OBUF (stateout<1>)
    ----------------------------------------
    Total                      1.436ns (0.458ns logic, 0.978ns route)
                                       (31.9% logic, 68.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.686|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 26.43 secs
 
--> 


Total memory usage is 863128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

