#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15f92a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15f9430 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1607870 .functor NOT 1, L_0x16341d0, C4<0>, C4<0>, C4<0>;
L_0x1633f30 .functor XOR 1, L_0x1633dd0, L_0x1633e90, C4<0>, C4<0>;
L_0x16340c0 .functor XOR 1, L_0x1633f30, L_0x1633ff0, C4<0>, C4<0>;
v0x162ee20_0 .net *"_ivl_10", 0 0, L_0x1633ff0;  1 drivers
v0x162ef20_0 .net *"_ivl_12", 0 0, L_0x16340c0;  1 drivers
v0x162f000_0 .net *"_ivl_2", 0 0, L_0x1630d80;  1 drivers
v0x162f0c0_0 .net *"_ivl_4", 0 0, L_0x1633dd0;  1 drivers
v0x162f1a0_0 .net *"_ivl_6", 0 0, L_0x1633e90;  1 drivers
v0x162f2d0_0 .net *"_ivl_8", 0 0, L_0x1633f30;  1 drivers
v0x162f3b0_0 .net "a", 0 0, v0x162b180_0;  1 drivers
v0x162f450_0 .net "b", 0 0, v0x162b220_0;  1 drivers
v0x162f4f0_0 .net "c", 0 0, v0x162b2c0_0;  1 drivers
v0x162f590_0 .var "clk", 0 0;
v0x162f630_0 .net "d", 0 0, v0x162b400_0;  1 drivers
v0x162f6d0_0 .net "q_dut", 0 0, L_0x1633ad0;  1 drivers
v0x162f770_0 .net "q_ref", 0 0, L_0x162fe10;  1 drivers
v0x162f810_0 .var/2u "stats1", 159 0;
v0x162f8b0_0 .var/2u "strobe", 0 0;
v0x162f950_0 .net "tb_match", 0 0, L_0x16341d0;  1 drivers
v0x162fa10_0 .net "tb_mismatch", 0 0, L_0x1607870;  1 drivers
v0x162fad0_0 .net "wavedrom_enable", 0 0, v0x162b4f0_0;  1 drivers
v0x162fb70_0 .net "wavedrom_title", 511 0, v0x162b590_0;  1 drivers
L_0x1630d80 .concat [ 1 0 0 0], L_0x162fe10;
L_0x1633dd0 .concat [ 1 0 0 0], L_0x162fe10;
L_0x1633e90 .concat [ 1 0 0 0], L_0x1633ad0;
L_0x1633ff0 .concat [ 1 0 0 0], L_0x162fe10;
L_0x16341d0 .cmp/eeq 1, L_0x1630d80, L_0x16340c0;
S_0x15f95c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x15f9430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x15e4ea0 .functor NOT 1, v0x162b180_0, C4<0>, C4<0>, C4<0>;
L_0x15f9d20 .functor XOR 1, L_0x15e4ea0, v0x162b220_0, C4<0>, C4<0>;
L_0x16078e0 .functor XOR 1, L_0x15f9d20, v0x162b2c0_0, C4<0>, C4<0>;
L_0x162fe10 .functor XOR 1, L_0x16078e0, v0x162b400_0, C4<0>, C4<0>;
v0x1607ae0_0 .net *"_ivl_0", 0 0, L_0x15e4ea0;  1 drivers
v0x1607b80_0 .net *"_ivl_2", 0 0, L_0x15f9d20;  1 drivers
v0x15e4ff0_0 .net *"_ivl_4", 0 0, L_0x16078e0;  1 drivers
v0x15e5090_0 .net "a", 0 0, v0x162b180_0;  alias, 1 drivers
v0x162a540_0 .net "b", 0 0, v0x162b220_0;  alias, 1 drivers
v0x162a650_0 .net "c", 0 0, v0x162b2c0_0;  alias, 1 drivers
v0x162a710_0 .net "d", 0 0, v0x162b400_0;  alias, 1 drivers
v0x162a7d0_0 .net "q", 0 0, L_0x162fe10;  alias, 1 drivers
S_0x162a930 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x15f9430;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x162b180_0 .var "a", 0 0;
v0x162b220_0 .var "b", 0 0;
v0x162b2c0_0 .var "c", 0 0;
v0x162b360_0 .net "clk", 0 0, v0x162f590_0;  1 drivers
v0x162b400_0 .var "d", 0 0;
v0x162b4f0_0 .var "wavedrom_enable", 0 0;
v0x162b590_0 .var "wavedrom_title", 511 0;
E_0x15f4200/0 .event negedge, v0x162b360_0;
E_0x15f4200/1 .event posedge, v0x162b360_0;
E_0x15f4200 .event/or E_0x15f4200/0, E_0x15f4200/1;
E_0x15f4450 .event posedge, v0x162b360_0;
E_0x15dd9f0 .event negedge, v0x162b360_0;
S_0x162ac80 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x162a930;
 .timescale -12 -12;
v0x162ae80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x162af80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x162a930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x162b6f0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x15f9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x162ff40 .functor NOT 1, v0x162b220_0, C4<0>, C4<0>, C4<0>;
L_0x162ffb0 .functor AND 1, v0x162b180_0, L_0x162ff40, C4<1>, C4<1>;
L_0x1630040 .functor NOT 1, v0x162b2c0_0, C4<0>, C4<0>, C4<0>;
L_0x16300b0 .functor AND 1, L_0x162ffb0, L_0x1630040, C4<1>, C4<1>;
L_0x16301f0 .functor NOT 1, v0x162b400_0, C4<0>, C4<0>, C4<0>;
L_0x1630260 .functor AND 1, L_0x16300b0, L_0x16301f0, C4<1>, C4<1>;
L_0x16303b0 .functor NOT 1, v0x162b180_0, C4<0>, C4<0>, C4<0>;
L_0x1630420 .functor NOT 1, v0x162b220_0, C4<0>, C4<0>, C4<0>;
L_0x16304e0 .functor AND 1, L_0x16303b0, L_0x1630420, C4<1>, C4<1>;
L_0x16305f0 .functor NOT 1, v0x162b2c0_0, C4<0>, C4<0>, C4<0>;
L_0x16306c0 .functor AND 1, L_0x16304e0, L_0x16305f0, C4<1>, C4<1>;
L_0x1630780 .functor AND 1, L_0x16306c0, v0x162b400_0, C4<1>, C4<1>;
L_0x16308b0 .functor OR 1, L_0x1630260, L_0x1630780, C4<0>, C4<0>;
L_0x16309c0 .functor NOT 1, v0x162b180_0, C4<0>, C4<0>, C4<0>;
L_0x1630840 .functor NOT 1, v0x162b220_0, C4<0>, C4<0>, C4<0>;
L_0x1630ab0 .functor AND 1, L_0x16309c0, L_0x1630840, C4<1>, C4<1>;
L_0x1630c50 .functor AND 1, L_0x1630ab0, v0x162b2c0_0, C4<1>, C4<1>;
L_0x1630d10 .functor NOT 1, v0x162b400_0, C4<0>, C4<0>, C4<0>;
L_0x1630e20 .functor AND 1, L_0x1630c50, L_0x1630d10, C4<1>, C4<1>;
L_0x1630f30 .functor OR 1, L_0x16308b0, L_0x1630e20, C4<0>, C4<0>;
L_0x16310f0 .functor NOT 1, v0x162b180_0, C4<0>, C4<0>, C4<0>;
L_0x1631270 .functor AND 1, L_0x16310f0, v0x162b220_0, C4<1>, C4<1>;
L_0x1631500 .functor NOT 1, v0x162b2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1631680 .functor AND 1, L_0x1631270, L_0x1631500, C4<1>, C4<1>;
L_0x1631860 .functor AND 1, L_0x1631680, v0x162b400_0, C4<1>, C4<1>;
L_0x1631a30 .functor OR 1, L_0x1630f30, L_0x1631860, C4<0>, C4<0>;
L_0x1631c20 .functor NOT 1, v0x162b180_0, C4<0>, C4<0>, C4<0>;
L_0x1631c90 .functor AND 1, L_0x1631c20, v0x162b220_0, C4<1>, C4<1>;
L_0x1631e40 .functor AND 1, L_0x1631c90, v0x162b2c0_0, C4<1>, C4<1>;
L_0x1631f00 .functor NOT 1, v0x162b400_0, C4<0>, C4<0>, C4<0>;
L_0x1632070 .functor AND 1, L_0x1631e40, L_0x1631f00, C4<1>, C4<1>;
L_0x1632180 .functor OR 1, L_0x1631a30, L_0x1632070, C4<0>, C4<0>;
L_0x16323a0 .functor NOT 1, v0x162b220_0, C4<0>, C4<0>, C4<0>;
L_0x1632410 .functor AND 1, v0x162b180_0, L_0x16323a0, C4<1>, C4<1>;
L_0x16325f0 .functor NOT 1, v0x162b2c0_0, C4<0>, C4<0>, C4<0>;
L_0x1632660 .functor AND 1, L_0x1632410, L_0x16325f0, C4<1>, C4<1>;
L_0x16328a0 .functor AND 1, L_0x1632660, v0x162b400_0, C4<1>, C4<1>;
L_0x1632960 .functor OR 1, L_0x1632180, L_0x16328a0, C4<0>, C4<0>;
L_0x1632bb0 .functor NOT 1, v0x162b220_0, C4<0>, C4<0>, C4<0>;
L_0x1632c20 .functor AND 1, v0x162b180_0, L_0x1632bb0, C4<1>, C4<1>;
L_0x1632e30 .functor AND 1, L_0x1632c20, v0x162b2c0_0, C4<1>, C4<1>;
L_0x1632ef0 .functor NOT 1, v0x162b400_0, C4<0>, C4<0>, C4<0>;
L_0x16330c0 .functor AND 1, L_0x1632e30, L_0x1632ef0, C4<1>, C4<1>;
L_0x16331d0 .functor OR 1, L_0x1632960, L_0x16330c0, C4<0>, C4<0>;
L_0x1633450 .functor AND 1, v0x162b180_0, v0x162b220_0, C4<1>, C4<1>;
L_0x16334c0 .functor NOT 1, v0x162b2c0_0, C4<0>, C4<0>, C4<0>;
L_0x16336b0 .functor AND 1, L_0x1633450, L_0x16334c0, C4<1>, C4<1>;
L_0x16337c0 .functor NOT 1, v0x162b400_0, C4<0>, C4<0>, C4<0>;
L_0x16339c0 .functor AND 1, L_0x16336b0, L_0x16337c0, C4<1>, C4<1>;
L_0x1633ad0 .functor OR 1, L_0x16331d0, L_0x16339c0, C4<0>, C4<0>;
v0x162b9e0_0 .net *"_ivl_0", 0 0, L_0x162ff40;  1 drivers
v0x162bac0_0 .net *"_ivl_10", 0 0, L_0x1630260;  1 drivers
v0x162bba0_0 .net *"_ivl_12", 0 0, L_0x16303b0;  1 drivers
v0x162bc90_0 .net *"_ivl_14", 0 0, L_0x1630420;  1 drivers
v0x162bd70_0 .net *"_ivl_16", 0 0, L_0x16304e0;  1 drivers
v0x162bea0_0 .net *"_ivl_18", 0 0, L_0x16305f0;  1 drivers
v0x162bf80_0 .net *"_ivl_2", 0 0, L_0x162ffb0;  1 drivers
v0x162c060_0 .net *"_ivl_20", 0 0, L_0x16306c0;  1 drivers
v0x162c140_0 .net *"_ivl_22", 0 0, L_0x1630780;  1 drivers
v0x162c220_0 .net *"_ivl_24", 0 0, L_0x16308b0;  1 drivers
v0x162c300_0 .net *"_ivl_26", 0 0, L_0x16309c0;  1 drivers
v0x162c3e0_0 .net *"_ivl_28", 0 0, L_0x1630840;  1 drivers
v0x162c4c0_0 .net *"_ivl_30", 0 0, L_0x1630ab0;  1 drivers
v0x162c5a0_0 .net *"_ivl_32", 0 0, L_0x1630c50;  1 drivers
v0x162c680_0 .net *"_ivl_34", 0 0, L_0x1630d10;  1 drivers
v0x162c760_0 .net *"_ivl_36", 0 0, L_0x1630e20;  1 drivers
v0x162c840_0 .net *"_ivl_38", 0 0, L_0x1630f30;  1 drivers
v0x162c920_0 .net *"_ivl_4", 0 0, L_0x1630040;  1 drivers
v0x162ca00_0 .net *"_ivl_40", 0 0, L_0x16310f0;  1 drivers
v0x162cae0_0 .net *"_ivl_42", 0 0, L_0x1631270;  1 drivers
v0x162cbc0_0 .net *"_ivl_44", 0 0, L_0x1631500;  1 drivers
v0x162cca0_0 .net *"_ivl_46", 0 0, L_0x1631680;  1 drivers
v0x162cd80_0 .net *"_ivl_48", 0 0, L_0x1631860;  1 drivers
v0x162ce60_0 .net *"_ivl_50", 0 0, L_0x1631a30;  1 drivers
v0x162cf40_0 .net *"_ivl_52", 0 0, L_0x1631c20;  1 drivers
v0x162d020_0 .net *"_ivl_54", 0 0, L_0x1631c90;  1 drivers
v0x162d100_0 .net *"_ivl_56", 0 0, L_0x1631e40;  1 drivers
v0x162d1e0_0 .net *"_ivl_58", 0 0, L_0x1631f00;  1 drivers
v0x162d2c0_0 .net *"_ivl_6", 0 0, L_0x16300b0;  1 drivers
v0x162d3a0_0 .net *"_ivl_60", 0 0, L_0x1632070;  1 drivers
v0x162d480_0 .net *"_ivl_62", 0 0, L_0x1632180;  1 drivers
v0x162d560_0 .net *"_ivl_64", 0 0, L_0x16323a0;  1 drivers
v0x162d640_0 .net *"_ivl_66", 0 0, L_0x1632410;  1 drivers
v0x162d930_0 .net *"_ivl_68", 0 0, L_0x16325f0;  1 drivers
v0x162da10_0 .net *"_ivl_70", 0 0, L_0x1632660;  1 drivers
v0x162daf0_0 .net *"_ivl_72", 0 0, L_0x16328a0;  1 drivers
v0x162dbd0_0 .net *"_ivl_74", 0 0, L_0x1632960;  1 drivers
v0x162dcb0_0 .net *"_ivl_76", 0 0, L_0x1632bb0;  1 drivers
v0x162dd90_0 .net *"_ivl_78", 0 0, L_0x1632c20;  1 drivers
v0x162de70_0 .net *"_ivl_8", 0 0, L_0x16301f0;  1 drivers
v0x162df50_0 .net *"_ivl_80", 0 0, L_0x1632e30;  1 drivers
v0x162e030_0 .net *"_ivl_82", 0 0, L_0x1632ef0;  1 drivers
v0x162e110_0 .net *"_ivl_84", 0 0, L_0x16330c0;  1 drivers
v0x162e1f0_0 .net *"_ivl_86", 0 0, L_0x16331d0;  1 drivers
v0x162e2d0_0 .net *"_ivl_88", 0 0, L_0x1633450;  1 drivers
v0x162e3b0_0 .net *"_ivl_90", 0 0, L_0x16334c0;  1 drivers
v0x162e490_0 .net *"_ivl_92", 0 0, L_0x16336b0;  1 drivers
v0x162e570_0 .net *"_ivl_94", 0 0, L_0x16337c0;  1 drivers
v0x162e650_0 .net *"_ivl_96", 0 0, L_0x16339c0;  1 drivers
v0x162e730_0 .net "a", 0 0, v0x162b180_0;  alias, 1 drivers
v0x162e7d0_0 .net "b", 0 0, v0x162b220_0;  alias, 1 drivers
v0x162e8c0_0 .net "c", 0 0, v0x162b2c0_0;  alias, 1 drivers
v0x162e9b0_0 .net "d", 0 0, v0x162b400_0;  alias, 1 drivers
v0x162eaa0_0 .net "q", 0 0, L_0x1633ad0;  alias, 1 drivers
S_0x162ec00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x15f9430;
 .timescale -12 -12;
E_0x15f3fa0 .event anyedge, v0x162f8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x162f8b0_0;
    %nor/r;
    %assign/vec4 v0x162f8b0_0, 0;
    %wait E_0x15f3fa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x162a930;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162b400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b220_0, 0;
    %assign/vec4 v0x162b180_0, 0;
    %wait E_0x15dd9f0;
    %wait E_0x15f4450;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162b400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b220_0, 0;
    %assign/vec4 v0x162b180_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15f4200;
    %load/vec4 v0x162b180_0;
    %load/vec4 v0x162b220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x162b2c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x162b400_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x162b400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b220_0, 0;
    %assign/vec4 v0x162b180_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x162af80;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15f4200;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x162b400_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x162b220_0, 0;
    %assign/vec4 v0x162b180_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x15f9430;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x162f590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x162f8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x15f9430;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x162f590_0;
    %inv;
    %store/vec4 v0x162f590_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x15f9430;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x162b360_0, v0x162fa10_0, v0x162f3b0_0, v0x162f450_0, v0x162f4f0_0, v0x162f630_0, v0x162f770_0, v0x162f6d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x15f9430;
T_7 ;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x162f810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x15f9430;
T_8 ;
    %wait E_0x15f4200;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x162f810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162f810_0, 4, 32;
    %load/vec4 v0x162f950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162f810_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x162f810_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162f810_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x162f770_0;
    %load/vec4 v0x162f770_0;
    %load/vec4 v0x162f6d0_0;
    %xor;
    %load/vec4 v0x162f770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162f810_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x162f810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x162f810_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/circuit2/iter0/response19/top_module.sv";
