

================================================================
== Vivado HLS Report for 'create_tree'
================================================================
* Date:           Tue Aug  3 15:38:34 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       optimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.661 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1022| 20.000 ns | 10.220 us |    2|  1022|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Loop 1  |        0|     1020|         4|          4|          5| 0 ~ 255 |    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    473|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    347|    -|
|Register         |        -|      -|     518|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      0|     518|    820|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |frequency_V_U  |create_tree_frequhbi  |        1|  0|   0|    0|   255|   32|     1|         8160|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|   255|   32|     1|         8160|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln15_fu_327_p2        |     +    |      0|  0|  39|          32|           2|
    |add_ln209_1_fu_452_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_441_p2       |     +    |      0|  0|  39|          32|          32|
    |i_fu_342_p2               |     +    |      0|  0|  38|          31|           1|
    |in_count_V_1_fu_458_p2    |     +    |      0|  0|  39|          32|           1|
    |in_count_V_fu_385_p2      |     +    |      0|  0|  39|          32|           1|
    |tree_count_V_1_fu_465_p2  |     +    |      0|  0|  39|          32|           1|
    |tree_count_V_fu_397_p2    |     +    |      0|  0|  39|          32|           1|
    |and_ln26_fu_374_p2        |    and   |      0|  0|   2|           1|           1|
    |and_ln42_fu_430_p2        |    and   |      0|  0|   2|           1|           1|
    |grp_fu_321_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln15_fu_337_p2       |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_2_fu_364_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_3_fu_425_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_4_fu_420_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_fu_369_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_1_fu_404_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_fu_359_p2      |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |ap_condition_156          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_166          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_201          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_208          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_222          |    or    |      0|  0|   2|           1|           1|
    |ap_condition_229          |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 473|         520|         336|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  38|          7|    1|          7|
    |ap_done                                |   9|          2|    1|          2|
    |ap_phi_mux_p_0168_2_i_i_phi_fu_301_p4  |  15|          3|   32|         96|
    |ap_phi_mux_p_094_2_i_i_phi_fu_313_p4   |  15|          3|   32|         96|
    |ap_phi_mux_t_V_4_phi_fu_280_p4         |  15|          3|   32|         96|
    |ap_phi_mux_t_V_5_phi_fu_269_p4         |  15|          3|   32|         96|
    |frequency_V_address0                   |  27|          5|    8|         40|
    |frequency_V_d0                         |  15|          3|   32|         96|
    |in_frequency_V_address0                |  15|          3|    8|         24|
    |in_value_V_address0                    |  15|          3|    8|         24|
    |left_V_address0                        |  15|          3|    8|         24|
    |left_V_d0                              |  15|          3|   32|         96|
    |op2_assign_reg_253                     |   9|          2|   31|         62|
    |p_090_0_i_i_reg_288                    |   9|          2|   32|         64|
    |parent_V_address0                      |  21|          4|    8|         32|
    |parent_V_d0                            |  15|          3|   31|         93|
    |right_V_address0                       |  15|          3|    8|         24|
    |right_V_d0                             |  15|          3|   32|         96|
    |t_V_3_reg_229                          |   9|          2|   32|         64|
    |t_V_4_reg_277                          |   9|          2|   32|         64|
    |t_V_5_reg_266                          |   9|          2|   32|         64|
    |t_V_reg_241                            |   9|          2|   32|         64|
    |val_assign_loc_blk_n                   |   9|          2|    1|          2|
    |val_assign_loc_out_blk_n               |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 347|         70|  498|       1328|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln15_reg_483             |  32|   0|   32|          0|
    |add_ln209_1_reg_594          |  32|   0|   32|          0|
    |add_ln209_reg_584            |  32|   0|   32|          0|
    |and_ln42_reg_575             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |i_reg_500                    |  31|   0|   31|          0|
    |icmp_ln15_reg_496            |   1|   0|    1|          0|
    |icmp_ln879_4_reg_571         |   1|   0|    1|          0|
    |icmp_ln887_1_reg_547         |   1|   0|    1|          0|
    |op2_assign_reg_253           |  31|   0|   31|          0|
    |p_090_0_i_i_reg_288          |  32|   0|   32|          0|
    |t_V_3_reg_229                |  32|   0|   32|          0|
    |t_V_4_reg_277                |  32|   0|   32|          0|
    |t_V_5_reg_266                |  32|   0|   32|          0|
    |t_V_reg_241                  |  32|   0|   32|          0|
    |val_assign_loc_read_reg_477  |  32|   0|   32|          0|
    |zext_ln15_reg_488            |  31|   0|   32|          1|
    |zext_ln44_reg_579            |  31|   0|   64|         33|
    |zext_ln49_reg_589            |  31|   0|   64|         33|
    |zext_ln544_5_reg_551         |  32|   0|   64|         32|
    |zext_ln544_reg_505           |  32|   0|   64|         32|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 518|   0|  649|        131|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |     create_tree    | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |     create_tree    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |     create_tree    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |     create_tree    | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |     create_tree    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |     create_tree    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |     create_tree    | return value |
|in_value_V_address0        | out |    8|  ap_memory |     in_value_V     |     array    |
|in_value_V_ce0             | out |    1|  ap_memory |     in_value_V     |     array    |
|in_value_V_q0              |  in |   32|  ap_memory |     in_value_V     |     array    |
|in_frequency_V_address0    | out |    8|  ap_memory |   in_frequency_V   |     array    |
|in_frequency_V_ce0         | out |    1|  ap_memory |   in_frequency_V   |     array    |
|in_frequency_V_q0          |  in |   32|  ap_memory |   in_frequency_V   |     array    |
|val_assign_loc_dout        |  in |   32|   ap_fifo  |   val_assign_loc   |    pointer   |
|val_assign_loc_empty_n     |  in |    1|   ap_fifo  |   val_assign_loc   |    pointer   |
|val_assign_loc_read        | out |    1|   ap_fifo  |   val_assign_loc   |    pointer   |
|parent_V_address0          | out |    8|  ap_memory |      parent_V      |     array    |
|parent_V_ce0               | out |    1|  ap_memory |      parent_V      |     array    |
|parent_V_we0               | out |    1|  ap_memory |      parent_V      |     array    |
|parent_V_d0                | out |   31|  ap_memory |      parent_V      |     array    |
|left_V_address0            | out |    8|  ap_memory |       left_V       |     array    |
|left_V_ce0                 | out |    1|  ap_memory |       left_V       |     array    |
|left_V_we0                 | out |    1|  ap_memory |       left_V       |     array    |
|left_V_d0                  | out |   32|  ap_memory |       left_V       |     array    |
|right_V_address0           | out |    8|  ap_memory |       right_V      |     array    |
|right_V_ce0                | out |    1|  ap_memory |       right_V      |     array    |
|right_V_we0                | out |    1|  ap_memory |       right_V      |     array    |
|right_V_d0                 | out |   32|  ap_memory |       right_V      |     array    |
|val_assign_loc_out_din     | out |   32|   ap_fifo  | val_assign_loc_out |    pointer   |
|val_assign_loc_out_full_n  |  in |    1|   ap_fifo  | val_assign_loc_out |    pointer   |
|val_assign_loc_out_write   | out |    1|   ap_fifo  | val_assign_loc_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 7 [1/1] (3.25ns)   --->   "%frequency_V = alloca [255 x i32], align 4" [./hls-src/huffman_create_tree.cpp:9->./hls-src/huffman_encoding.cpp:52]   --->   Operation 7 'alloca' 'frequency_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%val_assign_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %val_assign_loc)" [./hls-src/huffman_encoding.cpp:52]   --->   Operation 9 'read' 'val_assign_loc_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %val_assign_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %val_assign_loc_out, i32 %val_assign_loc_read)" [./hls-src/huffman_encoding.cpp:52]   --->   Operation 11 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (2.55ns)   --->   "%add_ln15 = add nsw i32 %val_assign_loc_read, -1" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 12 'add' 'add_ln15' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%t_V_3 = phi i32 [ 0, %entry ], [ %p_0168_2_i_i, %hls_label_0_end ]" [./hls-src/huffman_create_tree.cpp:36->./hls-src/huffman_encoding.cpp:52]   --->   Operation 14 'phi' 't_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %entry ], [ %p_094_2_i_i, %hls_label_0_end ]" [./hls-src/huffman_create_tree.cpp:46->./hls-src/huffman_encoding.cpp:52]   --->   Operation 15 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%op2_assign = phi i31 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 16 'phi' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i31 %op2_assign to i32" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 17 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln15 = icmp slt i32 %zext_ln15, %add_ln15" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 18 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 255, i64 0)"   --->   Operation 19 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.52ns)   --->   "%i = add i31 %op2_assign, 1" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %hls_label_0_begin, label %.exit" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V_3 to i64" [./hls-src/huffman_create_tree.cpp:24->./hls-src/huffman_encoding.cpp:52]   --->   Operation 22 'zext' 'zext_ln544' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%frequency_V_addr = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_create_tree.cpp:24->./hls-src/huffman_encoding.cpp:52]   --->   Operation 23 'getelementptr' 'frequency_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24->./hls-src/huffman_encoding.cpp:52]   --->   Operation 24 'load' 'intermediate_freq_V_2' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i32 %t_V to i64" [./hls-src/huffman_create_tree.cpp:25->./hls-src/huffman_encoding.cpp:52]   --->   Operation 25 'zext' 'zext_ln544_3' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_3" [./hls-src/huffman_create_tree.cpp:25->./hls-src/huffman_encoding.cpp:52]   --->   Operation 26 'getelementptr' 'in_value_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25->./hls-src/huffman_encoding.cpp:52]   --->   Operation 27 'load' 'in_value_V_load' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_3" [./hls-src/huffman_create_tree.cpp:25->./hls-src/huffman_encoding.cpp:52]   --->   Operation 28 'getelementptr' 'in_frequency_V_addr' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%node_freq_V_1 = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25->./hls-src/huffman_encoding.cpp:52]   --->   Operation 29 'load' 'node_freq_V_1' <Predicate = (icmp_ln15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 3 <SV = 2> <Delay = 8.66>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str369)" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 30 'specregionbegin' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 5, i32 1, i32 1, i32 0, [1 x i8]* @p_str470) nounwind" [./hls-src/huffman_create_tree.cpp:16->./hls-src/huffman_encoding.cpp:52]   --->   Operation 31 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (2.47ns)   --->   "%icmp_ln887 = icmp ult i32 %t_V, %val_assign_loc_read" [./hls-src/huffman_create_tree.cpp:23->./hls-src/huffman_encoding.cpp:52]   --->   Operation 32 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (3.25ns)   --->   "%intermediate_freq_V_2 = load i32* %frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:24->./hls-src/huffman_encoding.cpp:52]   --->   Operation 33 'load' 'intermediate_freq_V_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 34 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25->./hls-src/huffman_encoding.cpp:52]   --->   Operation 34 'load' 'in_value_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%node_freq_V_1 = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:25->./hls-src/huffman_encoding.cpp:52]   --->   Operation 35 'load' 'node_freq_V_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %1, label %2" [./hls-src/huffman_create_tree.cpp:26->./hls-src/huffman_encoding.cpp:52]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.47ns)   --->   "%icmp_ln879_2 = icmp eq i32 %t_V_3, %zext_ln15" [./hls-src/huffman_create_tree.cpp:26->./hls-src/huffman_encoding.cpp:52]   --->   Operation 37 'icmp' 'icmp_ln879_2' <Predicate = (!icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_2, label %._crit_edge405.i.i, label %._crit_edge406.i.i" [./hls-src/huffman_create_tree.cpp:26->./hls-src/huffman_encoding.cpp:52]   --->   Operation 38 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (2.47ns)   --->   "%icmp_ln26 = icmp ult i32 %intermediate_freq_V_2, %node_freq_V_1" [./hls-src/huffman_create_tree.cpp:26->./hls-src/huffman_encoding.cpp:52]   --->   Operation 39 'icmp' 'icmp_ln26' <Predicate = (icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp ne i32 %t_V_3, %zext_ln15" [./hls-src/huffman_create_tree.cpp:26->./hls-src/huffman_encoding.cpp:52]   --->   Operation 40 'icmp' 'icmp_ln879' <Predicate = (icmp_ln887)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.97ns)   --->   "%and_ln26 = and i1 %icmp_ln26, %icmp_ln879" [./hls-src/huffman_create_tree.cpp:26->./hls-src/huffman_encoding.cpp:52]   --->   Operation 41 'and' 'and_ln26' <Predicate = (icmp_ln887)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %and_ln26, label %._crit_edge406.i.i, label %._crit_edge405.i.i" [./hls-src/huffman_create_tree.cpp:26->./hls-src/huffman_encoding.cpp:52]   --->   Operation 42 'br' <Predicate = (icmp_ln887)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:28->./hls-src/huffman_encoding.cpp:52]   --->   Operation 43 'zext' 'zext_ln28' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%left_V_addr = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln28" [./hls-src/huffman_create_tree.cpp:28->./hls-src/huffman_encoding.cpp:52]   --->   Operation 44 'getelementptr' 'left_V_addr' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %left_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:28->./hls-src/huffman_encoding.cpp:52]   --->   Operation 45 'store' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 46 [1/1] (2.55ns)   --->   "%in_count_V = add i32 %t_V, 1" [./hls-src/huffman_create_tree.cpp:30->./hls-src/huffman_encoding.cpp:52]   --->   Operation 46 'add' 'in_count_V' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (1.76ns)   --->   "br label %._crit_edge409.i.i" [./hls-src/huffman_create_tree.cpp:31->./hls-src/huffman_encoding.cpp:52]   --->   Operation 47 'br' <Predicate = (icmp_ln887 & !and_ln26) | (!icmp_ln887 & icmp_ln879_2)> <Delay = 1.76>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:33->./hls-src/huffman_encoding.cpp:52]   --->   Operation 48 'zext' 'zext_ln33' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%left_V_addr_1 = getelementptr [255 x i32]* %left_V, i64 0, i64 %zext_ln33" [./hls-src/huffman_create_tree.cpp:33->./hls-src/huffman_encoding.cpp:52]   --->   Operation 49 'getelementptr' 'left_V_addr_1' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "store i32 -1, i32* %left_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:33->./hls-src/huffman_encoding.cpp:52]   --->   Operation 50 'store' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%parent_V_addr_1 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_create_tree.cpp:35->./hls-src/huffman_encoding.cpp:52]   --->   Operation 51 'getelementptr' 'parent_V_addr_1' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "store i31 %op2_assign, i31* %parent_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:35->./hls-src/huffman_encoding.cpp:52]   --->   Operation 52 'store' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%tree_count_V = add i32 %t_V_3, 1" [./hls-src/huffman_create_tree.cpp:36->./hls-src/huffman_encoding.cpp:52]   --->   Operation 53 'add' 'tree_count_V' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.76ns)   --->   "br label %._crit_edge409.i.i"   --->   Operation 54 'br' <Predicate = (icmp_ln887 & and_ln26) | (!icmp_ln887 & !icmp_ln879_2)> <Delay = 1.76>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%t_V_5 = phi i32 [ %t_V_3, %._crit_edge405.i.i ], [ %tree_count_V, %._crit_edge406.i.i ]"   --->   Operation 55 'phi' 't_V_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%t_V_4 = phi i32 [ %in_count_V, %._crit_edge405.i.i ], [ %t_V, %._crit_edge406.i.i ]"   --->   Operation 56 'phi' 't_V_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (2.47ns)   --->   "%icmp_ln887_1 = icmp ult i32 %t_V_4, %val_assign_loc_read" [./hls-src/huffman_create_tree.cpp:39->./hls-src/huffman_encoding.cpp:52]   --->   Operation 57 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i32 %t_V_5 to i64" [./hls-src/huffman_create_tree.cpp:40->./hls-src/huffman_encoding.cpp:52]   --->   Operation 58 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%frequency_V_addr_1 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln544_5" [./hls-src/huffman_create_tree.cpp:40->./hls-src/huffman_encoding.cpp:52]   --->   Operation 59 'getelementptr' 'frequency_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (3.25ns)   --->   "%intermediate_freq_V = load i32* %frequency_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:40->./hls-src/huffman_encoding.cpp:52]   --->   Operation 60 'load' 'intermediate_freq_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i32 %t_V_4 to i64" [./hls-src/huffman_create_tree.cpp:41->./hls-src/huffman_encoding.cpp:52]   --->   Operation 61 'zext' 'zext_ln544_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%in_value_V_addr_1 = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln544_6" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41->./hls-src/huffman_encoding.cpp:52]   --->   Operation 62 'getelementptr' 'in_value_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41->./hls-src/huffman_encoding.cpp:52]   --->   Operation 63 'load' 'in_value_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%in_frequency_V_addr_1 = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln544_6" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41->./hls-src/huffman_encoding.cpp:52]   --->   Operation 64 'getelementptr' 'in_frequency_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41->./hls-src/huffman_encoding.cpp:52]   --->   Operation 65 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 4 <SV = 3> <Delay = 8.66>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%p_090_0_i_i = phi i32 [ %node_freq_V_1, %._crit_edge405.i.i ], [ %intermediate_freq_V_2, %._crit_edge406.i.i ]"   --->   Operation 66 'phi' 'p_090_0_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/2] (3.25ns)   --->   "%intermediate_freq_V = load i32* %frequency_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:40->./hls-src/huffman_encoding.cpp:52]   --->   Operation 67 'load' 'intermediate_freq_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 68 [1/2] (3.25ns)   --->   "%in_value_V_load_1 = load i32* %in_value_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41->./hls-src/huffman_encoding.cpp:52]   --->   Operation 68 'load' 'in_value_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr_1, align 4" [./hls-src/huffman.h:30->./hls-src/huffman_create_tree.cpp:41->./hls-src/huffman_encoding.cpp:52]   --->   Operation 69 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %3, label %4" [./hls-src/huffman_create_tree.cpp:42->./hls-src/huffman_encoding.cpp:52]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln879_4 = icmp eq i32 %t_V_5, %zext_ln15" [./hls-src/huffman_create_tree.cpp:42->./hls-src/huffman_encoding.cpp:52]   --->   Operation 71 'icmp' 'icmp_ln879_4' <Predicate = (!icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_4, label %._crit_edge410.i.i, label %._crit_edge411.i.i" [./hls-src/huffman_create_tree.cpp:42->./hls-src/huffman_encoding.cpp:52]   --->   Operation 72 'br' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln42 = icmp ult i32 %intermediate_freq_V, %in_frequency_V_load" [./hls-src/huffman_create_tree.cpp:42->./hls-src/huffman_encoding.cpp:52]   --->   Operation 73 'icmp' 'icmp_ln42' <Predicate = (icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln879_3 = icmp ne i32 %t_V_5, %zext_ln15" [./hls-src/huffman_create_tree.cpp:42->./hls-src/huffman_encoding.cpp:52]   --->   Operation 74 'icmp' 'icmp_ln879_3' <Predicate = (icmp_ln887_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.97ns)   --->   "%and_ln42 = and i1 %icmp_ln42, %icmp_ln879_3" [./hls-src/huffman_create_tree.cpp:42->./hls-src/huffman_encoding.cpp:52]   --->   Operation 75 'and' 'and_ln42' <Predicate = (icmp_ln887_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %and_ln42, label %._crit_edge411.i.i, label %._crit_edge410.i.i" [./hls-src/huffman_create_tree.cpp:42->./hls-src/huffman_encoding.cpp:52]   --->   Operation 76 'br' <Predicate = (icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:44->./hls-src/huffman_encoding.cpp:52]   --->   Operation 77 'zext' 'zext_ln44' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%right_V_addr = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln44" [./hls-src/huffman_create_tree.cpp:44->./hls-src/huffman_encoding.cpp:52]   --->   Operation 78 'getelementptr' 'right_V_addr' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load_1, i32* %right_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:44->./hls-src/huffman_encoding.cpp:52]   --->   Operation 79 'store' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln209 = add i32 %in_frequency_V_load, %p_090_0_i_i" [./hls-src/huffman_create_tree.cpp:45->./hls-src/huffman_encoding.cpp:52]   --->   Operation 80 'add' 'add_ln209' <Predicate = (icmp_ln887_1 & !and_ln42) | (!icmp_ln887_1 & icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i31 %op2_assign to i64" [./hls-src/huffman_create_tree.cpp:49->./hls-src/huffman_encoding.cpp:52]   --->   Operation 81 'zext' 'zext_ln49' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%right_V_addr_1 = getelementptr [255 x i32]* %right_V, i64 0, i64 %zext_ln49" [./hls-src/huffman_create_tree.cpp:49->./hls-src/huffman_encoding.cpp:52]   --->   Operation 82 'getelementptr' 'right_V_addr_1' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (3.25ns)   --->   "store i32 -1, i32* %right_V_addr_1, align 4" [./hls-src/huffman_create_tree.cpp:49->./hls-src/huffman_encoding.cpp:52]   --->   Operation 83 'store' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_4 : Operation 84 [1/1] (2.55ns)   --->   "%add_ln209_1 = add i32 %intermediate_freq_V, %p_090_0_i_i" [./hls-src/huffman_create_tree.cpp:50->./hls-src/huffman_encoding.cpp:52]   --->   Operation 84 'add' 'add_ln209_1' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%parent_V_addr_2 = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_5" [./hls-src/huffman_create_tree.cpp:51->./hls-src/huffman_encoding.cpp:52]   --->   Operation 85 'getelementptr' 'parent_V_addr_2' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (3.25ns)   --->   "store i31 %op2_assign, i31* %parent_V_addr_2, align 4" [./hls-src/huffman_create_tree.cpp:51->./hls-src/huffman_encoding.cpp:52]   --->   Operation 86 'store' <Predicate = (icmp_ln887_1 & and_ln42) | (!icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>

State 5 <SV = 4> <Delay = 4.32>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%frequency_V_addr_2 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln44" [./hls-src/huffman_create_tree.cpp:45->./hls-src/huffman_encoding.cpp:52]   --->   Operation 87 'getelementptr' 'frequency_V_addr_2' <Predicate = (icmp_ln15 & icmp_ln887_1 & !and_ln42) | (icmp_ln15 & !icmp_ln887_1 & icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (3.25ns)   --->   "store i32 %add_ln209, i32* %frequency_V_addr_2, align 4" [./hls-src/huffman_create_tree.cpp:45->./hls-src/huffman_encoding.cpp:52]   --->   Operation 88 'store' <Predicate = (icmp_ln15 & icmp_ln887_1 & !and_ln42) | (icmp_ln15 & !icmp_ln887_1 & icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 89 [1/1] (2.55ns)   --->   "%in_count_V_1 = add i32 %t_V_4, 1" [./hls-src/huffman_create_tree.cpp:46->./hls-src/huffman_encoding.cpp:52]   --->   Operation 89 'add' 'in_count_V_1' <Predicate = (icmp_ln15 & icmp_ln887_1 & !and_ln42) | (icmp_ln15 & !icmp_ln887_1 & icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (1.76ns)   --->   "br label %hls_label_0_end" [./hls-src/huffman_create_tree.cpp:47->./hls-src/huffman_encoding.cpp:52]   --->   Operation 90 'br' <Predicate = (icmp_ln15 & icmp_ln887_1 & !and_ln42) | (icmp_ln15 & !icmp_ln887_1 & icmp_ln879_4)> <Delay = 1.76>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%frequency_V_addr_3 = getelementptr [255 x i32]* %frequency_V, i64 0, i64 %zext_ln49" [./hls-src/huffman_create_tree.cpp:50->./hls-src/huffman_encoding.cpp:52]   --->   Operation 91 'getelementptr' 'frequency_V_addr_3' <Predicate = (icmp_ln15 & icmp_ln887_1 & and_ln42) | (icmp_ln15 & !icmp_ln887_1 & !icmp_ln879_4)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i32 %add_ln209_1, i32* %frequency_V_addr_3, align 4" [./hls-src/huffman_create_tree.cpp:50->./hls-src/huffman_encoding.cpp:52]   --->   Operation 92 'store' <Predicate = (icmp_ln15 & icmp_ln887_1 & and_ln42) | (icmp_ln15 & !icmp_ln887_1 & !icmp_ln879_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_5 : Operation 93 [1/1] (2.55ns)   --->   "%tree_count_V_1 = add i32 %t_V_5, 1" [./hls-src/huffman_create_tree.cpp:52->./hls-src/huffman_encoding.cpp:52]   --->   Operation 93 'add' 'tree_count_V_1' <Predicate = (icmp_ln15 & icmp_ln887_1 & and_ln42) | (icmp_ln15 & !icmp_ln887_1 & !icmp_ln879_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (1.76ns)   --->   "br label %hls_label_0_end"   --->   Operation 94 'br' <Predicate = (icmp_ln15 & icmp_ln887_1 & and_ln42) | (icmp_ln15 & !icmp_ln887_1 & !icmp_ln879_4)> <Delay = 1.76>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%p_0168_2_i_i = phi i32 [ %t_V_5, %._crit_edge410.i.i ], [ %tree_count_V_1, %._crit_edge411.i.i ]"   --->   Operation 95 'phi' 'p_0168_2_i_i' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%p_094_2_i_i = phi i32 [ %in_count_V_1, %._crit_edge410.i.i ], [ %t_V_4, %._crit_edge411.i.i ]"   --->   Operation 96 'phi' 'p_094_2_i_i' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str369, i32 %tmp_i_i)" [./hls-src/huffman_create_tree.cpp:56->./hls-src/huffman_encoding.cpp:52]   --->   Operation 97 'specregionend' 'empty_28' <Predicate = (icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br label %0" [./hls-src/huffman_create_tree.cpp:15->./hls-src/huffman_encoding.cpp:52]   --->   Operation 98 'br' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 3.25>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i32 %t_V_3 to i64" [./hls-src/huffman_create_tree.cpp:58->./hls-src/huffman_encoding.cpp:52]   --->   Operation 99 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%parent_V_addr = getelementptr [255 x i31]* %parent_V, i64 0, i64 %zext_ln544_4" [./hls-src/huffman_create_tree.cpp:58->./hls-src/huffman_encoding.cpp:52]   --->   Operation 100 'getelementptr' 'parent_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (3.25ns)   --->   "store i31 0, i31* %parent_V_addr, align 4" [./hls-src/huffman_create_tree.cpp:58->./hls-src/huffman_encoding.cpp:52]   --->   Operation 101 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 255> <RAM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 102 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_value_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_frequency_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_assign_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ parent_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ left_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ right_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ val_assign_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
frequency_V           (alloca           ) [ 0011110]
empty                 (specinterface    ) [ 0000000]
val_assign_loc_read   (read             ) [ 0011110]
empty_27              (specinterface    ) [ 0000000]
write_ln52            (write            ) [ 0000000]
add_ln15              (add              ) [ 0011110]
br_ln15               (br               ) [ 0111110]
t_V_3                 (phi              ) [ 0011001]
t_V                   (phi              ) [ 0011000]
op2_assign            (phi              ) [ 0011100]
zext_ln15             (zext             ) [ 0001100]
icmp_ln15             (icmp             ) [ 0011110]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
i                     (add              ) [ 0111110]
br_ln15               (br               ) [ 0000000]
zext_ln544            (zext             ) [ 0001000]
frequency_V_addr      (getelementptr    ) [ 0001000]
zext_ln544_3          (zext             ) [ 0000000]
in_value_V_addr       (getelementptr    ) [ 0001000]
in_frequency_V_addr   (getelementptr    ) [ 0001000]
tmp_i_i               (specregionbegin  ) [ 0000110]
specpipeline_ln16     (specpipeline     ) [ 0000000]
icmp_ln887            (icmp             ) [ 0011110]
intermediate_freq_V_2 (load             ) [ 0011110]
in_value_V_load       (load             ) [ 0000000]
node_freq_V_1         (load             ) [ 0011110]
br_ln26               (br               ) [ 0000000]
icmp_ln879_2          (icmp             ) [ 0011110]
br_ln26               (br               ) [ 0000000]
icmp_ln26             (icmp             ) [ 0000000]
icmp_ln879            (icmp             ) [ 0000000]
and_ln26              (and              ) [ 0011110]
br_ln26               (br               ) [ 0000000]
zext_ln28             (zext             ) [ 0000000]
left_V_addr           (getelementptr    ) [ 0000000]
store_ln28            (store            ) [ 0000000]
in_count_V            (add              ) [ 0000000]
br_ln31               (br               ) [ 0011110]
zext_ln33             (zext             ) [ 0000000]
left_V_addr_1         (getelementptr    ) [ 0000000]
store_ln33            (store            ) [ 0000000]
parent_V_addr_1       (getelementptr    ) [ 0000000]
store_ln35            (store            ) [ 0000000]
tree_count_V          (add              ) [ 0000000]
br_ln0                (br               ) [ 0011110]
t_V_5                 (phi              ) [ 0001110]
t_V_4                 (phi              ) [ 0001110]
icmp_ln887_1          (icmp             ) [ 0000110]
zext_ln544_5          (zext             ) [ 0000100]
frequency_V_addr_1    (getelementptr    ) [ 0000100]
zext_ln544_6          (zext             ) [ 0000000]
in_value_V_addr_1     (getelementptr    ) [ 0000100]
in_frequency_V_addr_1 (getelementptr    ) [ 0000100]
p_090_0_i_i           (phi              ) [ 0000100]
intermediate_freq_V   (load             ) [ 0000000]
in_value_V_load_1     (load             ) [ 0000000]
in_frequency_V_load   (load             ) [ 0000000]
br_ln42               (br               ) [ 0000000]
icmp_ln879_4          (icmp             ) [ 0011110]
br_ln42               (br               ) [ 0000000]
icmp_ln42             (icmp             ) [ 0000000]
icmp_ln879_3          (icmp             ) [ 0000000]
and_ln42              (and              ) [ 0011110]
br_ln42               (br               ) [ 0000000]
zext_ln44             (zext             ) [ 0000010]
right_V_addr          (getelementptr    ) [ 0000000]
store_ln44            (store            ) [ 0000000]
add_ln209             (add              ) [ 0000010]
zext_ln49             (zext             ) [ 0000010]
right_V_addr_1        (getelementptr    ) [ 0000000]
store_ln49            (store            ) [ 0000000]
add_ln209_1           (add              ) [ 0000010]
parent_V_addr_2       (getelementptr    ) [ 0000000]
store_ln51            (store            ) [ 0000000]
frequency_V_addr_2    (getelementptr    ) [ 0000000]
store_ln45            (store            ) [ 0000000]
in_count_V_1          (add              ) [ 0000000]
br_ln47               (br               ) [ 0000000]
frequency_V_addr_3    (getelementptr    ) [ 0000000]
store_ln50            (store            ) [ 0000000]
tree_count_V_1        (add              ) [ 0000000]
br_ln0                (br               ) [ 0000000]
p_0168_2_i_i          (phi              ) [ 0110110]
p_094_2_i_i           (phi              ) [ 0110110]
empty_28              (specregionend    ) [ 0000000]
br_ln15               (br               ) [ 0111110]
zext_ln544_4          (zext             ) [ 0000000]
parent_V_addr         (getelementptr    ) [ 0000000]
store_ln58            (store            ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_value_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_value_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_frequency_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_frequency_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_assign_loc">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_assign_loc"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="parent_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="left_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="left_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="right_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="right_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="val_assign_loc_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_assign_loc_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str470"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="frequency_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frequency_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="val_assign_loc_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_assign_loc_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln52_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="frequency_V_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="intermediate_freq_V_2/2 intermediate_freq_V/3 store_ln45/5 store_ln50/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="in_value_V_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_value_V_load/2 in_value_V_load_1/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="in_frequency_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="node_freq_V_1/2 in_frequency_V_load/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="left_V_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="31" slack="0"/>
<pin id="120" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="8" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 store_ln33/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="left_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="31" slack="0"/>
<pin id="134" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="left_V_addr_1/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="parent_V_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="31" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="32" slack="1"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr_1/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="31" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/3 store_ln51/4 store_ln58/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="frequency_V_addr_1_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_1/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="in_value_V_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_value_V_addr_1/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="in_frequency_V_addr_1_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="32" slack="0"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_frequency_V_addr_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="right_V_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="31" slack="0"/>
<pin id="179" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_V_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 store_ln49/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="right_V_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="31" slack="0"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="right_V_addr_1/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="parent_V_addr_2_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="31" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="32" slack="1"/>
<pin id="202" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr_2/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="frequency_V_addr_2_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="31" slack="1"/>
<pin id="210" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_2/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="frequency_V_addr_3_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="31" slack="1"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="frequency_V_addr_3/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="parent_V_addr_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="31" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_V_addr/6 "/>
</bind>
</comp>

<comp id="229" class="1005" name="t_V_3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_3 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="t_V_3_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="32" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_3/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="t_V_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="t_V_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="32" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="op2_assign_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="31" slack="1"/>
<pin id="255" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="op2_assign_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="31" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="t_V_5_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_5 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="t_V_5_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_5/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="t_V_4_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2"/>
<pin id="279" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="t_V_4 (phireg) "/>
</bind>
</comp>

<comp id="280" class="1004" name="t_V_4_phi_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="32" slack="1"/>
<pin id="284" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_4/3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_090_0_i_i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="290" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_090_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_090_0_i_i_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="1"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_090_0_i_i/4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="p_0168_2_i_i_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0168_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_0168_2_i_i_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0168_2_i_i/5 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_094_2_i_i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_094_2_i_i (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="p_094_2_i_i_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="32" slack="2"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_094_2_i_i/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="grp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 icmp_ln42/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln15_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln15_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="31" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="icmp_ln15_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="1"/>
<pin id="340" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="31" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln544_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln544_3_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="icmp_ln887_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="0" index="1" bw="32" slack="2"/>
<pin id="362" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln879_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="icmp_ln879_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="32" slack="1"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln26_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln28_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="31" slack="1"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="385" class="1004" name="in_count_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_count_V/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln33_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="31" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tree_count_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tree_count_V/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln887_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="2"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln544_5_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln544_6_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_6/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln879_4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="0" index="1" bw="32" slack="2"/>
<pin id="423" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln879_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="1"/>
<pin id="427" dir="0" index="1" bw="32" slack="2"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="and_ln42_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln42/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln44_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="2"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="add_ln209_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="32" slack="0"/>
<pin id="444" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln49_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="31" slack="2"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln209_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="0" index="1" bw="32" slack="0"/>
<pin id="455" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209_1/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="in_count_V_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_count_V_1/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tree_count_V_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="2"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tree_count_V_1/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln544_4_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/6 "/>
</bind>
</comp>

<comp id="477" class="1005" name="val_assign_loc_read_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2"/>
<pin id="479" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="val_assign_loc_read "/>
</bind>
</comp>

<comp id="483" class="1005" name="add_ln15_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15 "/>
</bind>
</comp>

<comp id="488" class="1005" name="zext_ln15_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="1"/>
<pin id="490" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln15 "/>
</bind>
</comp>

<comp id="496" class="1005" name="icmp_ln15_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="3"/>
<pin id="498" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="500" class="1005" name="i_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="0"/>
<pin id="502" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="505" class="1005" name="zext_ln544_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="1"/>
<pin id="507" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544 "/>
</bind>
</comp>

<comp id="510" class="1005" name="frequency_V_addr_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frequency_V_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="in_value_V_addr_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="1"/>
<pin id="517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr "/>
</bind>
</comp>

<comp id="520" class="1005" name="in_frequency_V_addr_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="8" slack="1"/>
<pin id="522" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr "/>
</bind>
</comp>

<comp id="525" class="1005" name="icmp_ln887_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="1"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887 "/>
</bind>
</comp>

<comp id="529" class="1005" name="intermediate_freq_V_2_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="intermediate_freq_V_2 "/>
</bind>
</comp>

<comp id="534" class="1005" name="node_freq_V_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="node_freq_V_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="icmp_ln879_2_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="1"/>
<pin id="541" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="and_ln26_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln26 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln887_1_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln887_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="zext_ln544_5_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="1"/>
<pin id="553" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_5 "/>
</bind>
</comp>

<comp id="556" class="1005" name="frequency_V_addr_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="frequency_V_addr_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="in_value_V_addr_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_value_V_addr_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="in_frequency_V_addr_1_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_frequency_V_addr_1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="icmp_ln879_4_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="1"/>
<pin id="573" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_4 "/>
</bind>
</comp>

<comp id="575" class="1005" name="and_ln42_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln42 "/>
</bind>
</comp>

<comp id="579" class="1005" name="zext_ln44_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="1"/>
<pin id="581" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln44 "/>
</bind>
</comp>

<comp id="584" class="1005" name="add_ln209_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="589" class="1005" name="zext_ln49_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="64" slack="1"/>
<pin id="591" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln49 "/>
</bind>
</comp>

<comp id="594" class="1005" name="add_ln209_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln209_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="40" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="97" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="158"><net_src comp="152" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="164"><net_src comp="0" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="167" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="97" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="197"><net_src comp="189" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="212"><net_src comp="206" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="213" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="40" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="232"><net_src comp="20" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="264"><net_src comp="253" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="258" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="275"><net_src comp="229" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="286"><net_src comp="241" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="287"><net_src comp="280" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="300"><net_src comp="297" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="307"><net_src comp="266" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="319"><net_src comp="277" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="320"><net_src comp="313" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="325"><net_src comp="84" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="110" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="64" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="34" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="258" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="258" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="233" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="356"><net_src comp="245" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="363"><net_src comp="241" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="229" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="229" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="321" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="369" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="253" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="389"><net_src comp="241" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="385" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="395"><net_src comp="253" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="401"><net_src comp="229" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="397" pin="2"/><net_sink comp="269" pin=2"/></net>

<net id="408"><net_src comp="280" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="269" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="417"><net_src comp="280" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="424"><net_src comp="266" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="266" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="321" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="253" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="445"><net_src comp="110" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="291" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="450"><net_src comp="253" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="456"><net_src comp="84" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="291" pin="4"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="277" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="54" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="458" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="469"><net_src comp="266" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="465" pin="2"/><net_sink comp="301" pin=2"/></net>

<net id="475"><net_src comp="229" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="480"><net_src comp="64" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="482"><net_src comp="477" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="486"><net_src comp="327" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="491"><net_src comp="333" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="495"><net_src comp="488" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="499"><net_src comp="337" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="342" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="508"><net_src comp="348" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="513"><net_src comp="78" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="518"><net_src comp="90" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="523"><net_src comp="103" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="528"><net_src comp="359" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="84" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="537"><net_src comp="110" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="542"><net_src comp="364" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="374" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="404" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="409" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="559"><net_src comp="152" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="564"><net_src comp="159" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="569"><net_src comp="167" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="574"><net_src comp="420" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="430" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="436" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="587"><net_src comp="441" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="592"><net_src comp="447" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="597"><net_src comp="452" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: parent_V | {3 4 6 }
	Port: left_V | {3 }
	Port: right_V | {4 }
	Port: val_assign_loc_out | {1 }
 - Input state : 
	Port: create_tree : in_value_V | {2 3 4 }
	Port: create_tree : in_frequency_V | {2 3 4 }
	Port: create_tree : val_assign_loc | {1 }
  - Chain level:
	State 1
	State 2
		zext_ln15 : 1
		icmp_ln15 : 2
		i : 1
		br_ln15 : 3
		zext_ln544 : 1
		frequency_V_addr : 2
		intermediate_freq_V_2 : 3
		zext_ln544_3 : 1
		in_value_V_addr : 2
		in_value_V_load : 3
		in_frequency_V_addr : 2
		node_freq_V_1 : 3
	State 3
		br_ln26 : 1
		br_ln26 : 1
		icmp_ln26 : 1
		and_ln26 : 2
		br_ln26 : 2
		left_V_addr : 1
		store_ln28 : 2
		left_V_addr_1 : 1
		store_ln33 : 2
		store_ln35 : 1
		t_V_5 : 1
		t_V_4 : 1
		icmp_ln887_1 : 2
		zext_ln544_5 : 2
		frequency_V_addr_1 : 3
		intermediate_freq_V : 4
		zext_ln544_6 : 2
		in_value_V_addr_1 : 3
		in_value_V_load_1 : 4
		in_frequency_V_addr_1 : 3
		in_frequency_V_load : 4
	State 4
		br_ln42 : 1
		icmp_ln42 : 1
		and_ln42 : 2
		br_ln42 : 2
		right_V_addr : 1
		store_ln44 : 2
		add_ln209 : 1
		right_V_addr_1 : 1
		store_ln49 : 2
		add_ln209_1 : 1
		store_ln51 : 1
	State 5
		store_ln45 : 1
		store_ln50 : 1
		p_0168_2_i_i : 1
		p_094_2_i_i : 1
	State 6
		parent_V_addr : 1
		store_ln58 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         add_ln15_fu_327        |    0    |    39   |
|          |            i_fu_342            |    0    |    38   |
|          |        in_count_V_fu_385       |    0    |    39   |
|    add   |       tree_count_V_fu_397      |    0    |    39   |
|          |        add_ln209_fu_441        |    0    |    39   |
|          |       add_ln209_1_fu_452       |    0    |    39   |
|          |       in_count_V_1_fu_458      |    0    |    39   |
|          |      tree_count_V_1_fu_465     |    0    |    39   |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_321           |    0    |    18   |
|          |        icmp_ln15_fu_337        |    0    |    18   |
|          |        icmp_ln887_fu_359       |    0    |    18   |
|   icmp   |       icmp_ln879_2_fu_364      |    0    |    18   |
|          |        icmp_ln879_fu_369       |    0    |    18   |
|          |       icmp_ln887_1_fu_404      |    0    |    18   |
|          |       icmp_ln879_4_fu_420      |    0    |    18   |
|          |       icmp_ln879_3_fu_425      |    0    |    18   |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln26_fu_374        |    0    |    2    |
|          |         and_ln42_fu_430        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|   read   | val_assign_loc_read_read_fu_64 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     write_ln52_write_fu_70     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln15_fu_333        |    0    |    0    |
|          |        zext_ln544_fu_348       |    0    |    0    |
|          |       zext_ln544_3_fu_353      |    0    |    0    |
|          |        zext_ln28_fu_380        |    0    |    0    |
|   zext   |        zext_ln33_fu_392        |    0    |    0    |
|          |       zext_ln544_5_fu_409      |    0    |    0    |
|          |       zext_ln544_6_fu_414      |    0    |    0    |
|          |        zext_ln44_fu_436        |    0    |    0    |
|          |        zext_ln49_fu_447        |    0    |    0    |
|          |       zext_ln544_4_fu_472      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   459   |
|----------|--------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|frequency_V|    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln15_reg_483      |   32   |
|     add_ln209_1_reg_594     |   32   |
|      add_ln209_reg_584      |   32   |
|       and_ln26_reg_543      |    1   |
|       and_ln42_reg_575      |    1   |
|  frequency_V_addr_1_reg_556 |    8   |
|   frequency_V_addr_reg_510  |    8   |
|          i_reg_500          |   31   |
|      icmp_ln15_reg_496      |    1   |
|     icmp_ln879_2_reg_539    |    1   |
|     icmp_ln879_4_reg_571    |    1   |
|     icmp_ln887_1_reg_547    |    1   |
|      icmp_ln887_reg_525     |    1   |
|in_frequency_V_addr_1_reg_566|    8   |
| in_frequency_V_addr_reg_520 |    8   |
|  in_value_V_addr_1_reg_561  |    8   |
|   in_value_V_addr_reg_515   |    8   |
|intermediate_freq_V_2_reg_529|   32   |
|    node_freq_V_1_reg_534    |   32   |
|      op2_assign_reg_253     |   31   |
|     p_0168_2_i_i_reg_297    |   32   |
|     p_090_0_i_i_reg_288     |   32   |
|     p_094_2_i_i_reg_309     |   32   |
|        t_V_3_reg_229        |   32   |
|        t_V_4_reg_277        |   32   |
|        t_V_5_reg_266        |   32   |
|         t_V_reg_241         |   32   |
| val_assign_loc_read_reg_477 |   32   |
|      zext_ln15_reg_488      |   32   |
|      zext_ln44_reg_579      |   64   |
|      zext_ln49_reg_589      |   64   |
|     zext_ln544_5_reg_551    |   64   |
|      zext_ln544_reg_505     |   64   |
+-----------------------------+--------+
|            Total            |   821  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_84  |  p0  |   6  |   8  |   48   ||    33   |
|  grp_access_fu_84  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_97  |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_110 |  p0  |   4  |   8  |   32   ||    21   |
|  grp_access_fu_123 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_123 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_146 |  p0  |   3  |   8  |   24   ||    15   |
|  grp_access_fu_146 |  p1  |   2  |  31  |   62   ||    9    |
|  grp_access_fu_182 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_182 |  p1  |   2  |  32  |   64   ||    9    |
|    t_V_3_reg_229   |  p0  |   2  |  32  |   64   ||    9    |
|     t_V_reg_241    |  p0  |   2  |  32  |   64   ||    9    |
| op2_assign_reg_253 |  p0  |   2  |  31  |   62   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   612  || 23.4087 ||   171   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   459  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   23   |    -   |   171  |    -   |
|  Register |    -   |    -   |   821  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   23   |   821  |   630  |    0   |
+-----------+--------+--------+--------+--------+--------+
