
../repos/coreutils/src/date:     file format elf32-littlearm


Disassembly of section .init:

00011014 <.init>:
   11014:	push	{r3, lr}
   11018:	bl	11cf4 <__snprintf_chk@plt+0x96c>
   1101c:	pop	{r3, pc}

Disassembly of section .plt:

00011020 <calloc@plt-0x14>:
   11020:	push	{lr}		; (str lr, [sp, #-4]!)
   11024:	ldr	lr, [pc, #4]	; 11030 <calloc@plt-0x4>
   11028:	add	lr, pc, lr
   1102c:	ldr	pc, [lr, #8]!
   11030:	ldrdeq	r2, [r2], -r0

00011034 <calloc@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #139264	; 0x22000
   1103c:	ldr	pc, [ip, #4048]!	; 0xfd0

00011040 <fputs_unlocked@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #139264	; 0x22000
   11048:	ldr	pc, [ip, #4040]!	; 0xfc8

0001104c <raise@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #139264	; 0x22000
   11054:	ldr	pc, [ip, #4032]!	; 0xfc0

00011058 <gmtime_r@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #139264	; 0x22000
   11060:	ldr	pc, [ip, #4024]!	; 0xfb8

00011064 <__getdelim@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #139264	; 0x22000
   1106c:	ldr	pc, [ip, #4016]!	; 0xfb0

00011070 <strcmp@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #139264	; 0x22000
   11078:	ldr	pc, [ip, #4008]!	; 0xfa8

0001107c <mktime@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #139264	; 0x22000
   11084:	ldr	pc, [ip, #4000]!	; 0xfa0

00011088 <fflush@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #139264	; 0x22000
   11090:	ldr	pc, [ip, #3992]!	; 0xf98

00011094 <free@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #139264	; 0x22000
   1109c:	ldr	pc, [ip, #3984]!	; 0xf90

000110a0 <clock_gettime@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #139264	; 0x22000
   110a8:	ldr	pc, [ip, #3976]!	; 0xf88

000110ac <_exit@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #139264	; 0x22000
   110b4:	ldr	pc, [ip, #3968]!	; 0xf80

000110b8 <memcpy@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #139264	; 0x22000
   110c0:	ldr	pc, [ip, #3960]!	; 0xf78

000110c4 <mbsinit@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #139264	; 0x22000
   110cc:	ldr	pc, [ip, #3952]!	; 0xf70

000110d0 <time@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #139264	; 0x22000
   110d8:	ldr	pc, [ip, #3944]!	; 0xf68

000110dc <memcmp@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #139264	; 0x22000
   110e4:	ldr	pc, [ip, #3936]!	; 0xf60

000110e8 <fputc_unlocked@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #139264	; 0x22000
   110f0:	ldr	pc, [ip, #3928]!	; 0xf58

000110f4 <dcgettext@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #139264	; 0x22000
   110fc:	ldr	pc, [ip, #3920]!	; 0xf50

00011100 <realloc@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #139264	; 0x22000
   11108:	ldr	pc, [ip, #3912]!	; 0xf48

0001110c <localtime_r@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #139264	; 0x22000
   11114:	ldr	pc, [ip, #3904]!	; 0xf40

00011118 <textdomain@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #139264	; 0x22000
   11120:	ldr	pc, [ip, #3896]!	; 0xf38

00011124 <iswprint@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #139264	; 0x22000
   1112c:	ldr	pc, [ip, #3888]!	; 0xf30

00011130 <tzset@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #139264	; 0x22000
   11138:	ldr	pc, [ip, #3880]!	; 0xf28

0001113c <fwrite@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #139264	; 0x22000
   11144:	ldr	pc, [ip, #3872]!	; 0xf20

00011148 <lseek64@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #139264	; 0x22000
   11150:	ldr	pc, [ip, #3864]!	; 0xf18

00011154 <__ctype_get_mb_cur_max@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #139264	; 0x22000
   1115c:	ldr	pc, [ip, #3856]!	; 0xf10

00011160 <__fpending@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #139264	; 0x22000
   11168:	ldr	pc, [ip, #3848]!	; 0xf08

0001116c <mbrtowc@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #139264	; 0x22000
   11174:	ldr	pc, [ip, #3840]!	; 0xf00

00011178 <error@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #139264	; 0x22000
   11180:	ldr	pc, [ip, #3832]!	; 0xef8

00011184 <getenv@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #139264	; 0x22000
   1118c:	ldr	pc, [ip, #3824]!	; 0xef0

00011190 <malloc@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #139264	; 0x22000
   11198:	ldr	pc, [ip, #3816]!	; 0xee8

0001119c <settimeofday@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #139264	; 0x22000
   111a4:	ldr	pc, [ip, #3808]!	; 0xee0

000111a8 <__libc_start_main@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #139264	; 0x22000
   111b0:	ldr	pc, [ip, #3800]!	; 0xed8

000111b4 <strftime@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #139264	; 0x22000
   111bc:	ldr	pc, [ip, #3792]!	; 0xed0

000111c0 <__vfprintf_chk@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #139264	; 0x22000
   111c8:	ldr	pc, [ip, #3784]!	; 0xec8

000111cc <__freading@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #139264	; 0x22000
   111d4:	ldr	pc, [ip, #3776]!	; 0xec0

000111d8 <localtime@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #139264	; 0x22000
   111e0:	ldr	pc, [ip, #3768]!	; 0xeb8

000111e4 <__ctype_tolower_loc@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #139264	; 0x22000
   111ec:	ldr	pc, [ip, #3760]!	; 0xeb0

000111f0 <__ctype_toupper_loc@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #139264	; 0x22000
   111f8:	ldr	pc, [ip, #3752]!	; 0xea8

000111fc <__gmon_start__@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #139264	; 0x22000
   11204:	ldr	pc, [ip, #3744]!	; 0xea0

00011208 <getopt_long@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #139264	; 0x22000
   11210:	ldr	pc, [ip, #3736]!	; 0xe98

00011214 <__ctype_b_loc@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #139264	; 0x22000
   1121c:	ldr	pc, [ip, #3728]!	; 0xe90

00011220 <exit@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #139264	; 0x22000
   11228:	ldr	pc, [ip, #3720]!	; 0xe88

0001122c <strlen@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #139264	; 0x22000
   11234:	ldr	pc, [ip, #3712]!	; 0xe80

00011238 <strchr@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #139264	; 0x22000
   11240:	ldr	pc, [ip, #3704]!	; 0xe78

00011244 <setenv@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #139264	; 0x22000
   1124c:	ldr	pc, [ip, #3696]!	; 0xe70

00011250 <__errno_location@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #139264	; 0x22000
   11258:	ldr	pc, [ip, #3688]!	; 0xe68

0001125c <__sprintf_chk@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #139264	; 0x22000
   11264:	ldr	pc, [ip, #3680]!	; 0xe60

00011268 <snprintf@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #139264	; 0x22000
   11270:	ldr	pc, [ip, #3672]!	; 0xe58

00011274 <__cxa_atexit@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #139264	; 0x22000
   1127c:	ldr	pc, [ip, #3664]!	; 0xe50

00011280 <clock_getres@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #139264	; 0x22000
   11288:	ldr	pc, [ip, #3656]!	; 0xe48

0001128c <memset@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #139264	; 0x22000
   11294:	ldr	pc, [ip, #3648]!	; 0xe40

00011298 <clock_settime@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #139264	; 0x22000
   112a0:	ldr	pc, [ip, #3640]!	; 0xe38

000112a4 <__printf_chk@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #139264	; 0x22000
   112ac:	ldr	pc, [ip, #3632]!	; 0xe30

000112b0 <fileno@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #139264	; 0x22000
   112b8:	ldr	pc, [ip, #3624]!	; 0xe28

000112bc <__fprintf_chk@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #139264	; 0x22000
   112c4:	ldr	pc, [ip, #3616]!	; 0xe20

000112c8 <fclose@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #139264	; 0x22000
   112d0:	ldr	pc, [ip, #3608]!	; 0xe18

000112d4 <fseeko64@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #139264	; 0x22000
   112dc:	ldr	pc, [ip, #3600]!	; 0xe10

000112e0 <__overflow@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #139264	; 0x22000
   112e8:	ldr	pc, [ip, #3592]!	; 0xe08

000112ec <setlocale@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #139264	; 0x22000
   112f4:	ldr	pc, [ip, #3584]!	; 0xe00

000112f8 <putenv@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #139264	; 0x22000
   11300:	ldr	pc, [ip, #3576]!	; 0xdf8

00011304 <strrchr@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #139264	; 0x22000
   1130c:	ldr	pc, [ip, #3568]!	; 0xdf0

00011310 <nl_langinfo@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #139264	; 0x22000
   11318:	ldr	pc, [ip, #3560]!	; 0xde8

0001131c <fputc@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #139264	; 0x22000
   11324:	ldr	pc, [ip, #3552]!	; 0xde0

00011328 <timegm@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #139264	; 0x22000
   11330:	ldr	pc, [ip, #3544]!	; 0xdd8

00011334 <fopen64@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #139264	; 0x22000
   1133c:	ldr	pc, [ip, #3536]!	; 0xdd0

00011340 <bindtextdomain@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #139264	; 0x22000
   11348:	ldr	pc, [ip, #3528]!	; 0xdc8

0001134c <__xstat64@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #139264	; 0x22000
   11354:	ldr	pc, [ip, #3520]!	; 0xdc0

00011358 <unsetenv@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #139264	; 0x22000
   11360:	ldr	pc, [ip, #3512]!	; 0xdb8

00011364 <fputs@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #139264	; 0x22000
   1136c:	ldr	pc, [ip, #3504]!	; 0xdb0

00011370 <strncmp@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #139264	; 0x22000
   11378:	ldr	pc, [ip, #3496]!	; 0xda8

0001137c <abort@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #139264	; 0x22000
   11384:	ldr	pc, [ip, #3488]!	; 0xda0

00011388 <__snprintf_chk@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #139264	; 0x22000
   11390:	ldr	pc, [ip, #3480]!	; 0xd98

Disassembly of section .text:

00011398 <.text>:
   11398:	push	{r4, r5, r6, lr}
   1139c:	mov	r5, r1
   113a0:	ldr	r3, [pc, #96]	; 11408 <__snprintf_chk@plt+0x80>
   113a4:	ldr	r4, [pc, #96]	; 1140c <__snprintf_chk@plt+0x84>
   113a8:	sub	sp, sp, #8
   113ac:	mov	r1, #100	; 0x64
   113b0:	cmp	r0, r3
   113b4:	addge	r4, r4, #1
   113b8:	mov	r6, r0
   113bc:	bl	1f99c <__snprintf_chk@plt+0xe614>
   113c0:	mov	r0, r6
   113c4:	eor	r3, r1, r1, asr #31
   113c8:	sub	r3, r3, r1, asr #31
   113cc:	mov	r1, #100	; 0x64
   113d0:	str	r3, [sp, #4]
   113d4:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   113d8:	mov	r3, r4
   113dc:	mvn	r2, #0
   113e0:	mov	r1, #1
   113e4:	add	r0, r0, #19
   113e8:	cmp	r0, #0
   113ec:	rsblt	r0, r0, #0
   113f0:	str	r0, [sp]
   113f4:	mov	r0, r5
   113f8:	bl	1125c <__sprintf_chk@plt>
   113fc:	mov	r0, r5
   11400:	add	sp, sp, #8
   11404:	pop	{r4, r5, r6, pc}
   11408:			; <UNDEFINED> instruction: 0xfffff894
   1140c:	andeq	r2, r2, r0, ror r1
   11410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11414:	mov	r9, r0
   11418:	sub	sp, sp, #172	; 0xac
   1141c:	ldr	r0, [r1]
   11420:	mov	r8, r1
   11424:	ldr	sl, [pc, #2032]	; 11c1c <__snprintf_chk@plt+0x894>
   11428:	bl	1a9ac <__snprintf_chk@plt+0x9624>
   1142c:	ldr	r1, [pc, #2028]	; 11c20 <__snprintf_chk@plt+0x898>
   11430:	mov	r0, #6
   11434:	mov	r7, #0
   11438:	bl	112ec <setlocale@plt>
   1143c:	ldr	fp, [pc, #2016]	; 11c24 <__snprintf_chk@plt+0x89c>
   11440:	ldr	r1, [pc, #2016]	; 11c28 <__snprintf_chk@plt+0x8a0>
   11444:	ldr	r0, [pc, #2016]	; 11c2c <__snprintf_chk@plt+0x8a4>
   11448:	bl	11340 <bindtextdomain@plt>
   1144c:	add	r6, sl, #384	; 0x180
   11450:	ldr	r0, [pc, #2004]	; 11c2c <__snprintf_chk@plt+0x8a4>
   11454:	mov	r4, r7
   11458:	bl	11118 <textdomain@plt>
   1145c:	add	r3, sl, #112	; 0x70
   11460:	ldr	r0, [pc, #1992]	; 11c30 <__snprintf_chk@plt+0x8a8>
   11464:	str	r3, [sp, #40]	; 0x28
   11468:	bl	1fc2c <__snprintf_chk@plt+0xe8a4>
   1146c:	str	r7, [sp, #20]
   11470:	str	r7, [sp, #28]
   11474:	str	r7, [sp, #32]
   11478:	str	r7, [sp, #36]	; 0x24
   1147c:	str	r7, [sp, #24]
   11480:	mov	r5, #0
   11484:	str	r5, [sp]
   11488:	mov	r3, r6
   1148c:	ldr	r2, [pc, #1952]	; 11c34 <__snprintf_chk@plt+0x8ac>
   11490:	mov	r1, r8
   11494:	mov	r0, r9
   11498:	bl	11208 <getopt_long@plt>
   1149c:	cmn	r0, #1
   114a0:	beq	116a0 <__snprintf_chk@plt+0x318>
   114a4:	cmp	r0, #102	; 0x66
   114a8:	beq	11600 <__snprintf_chk@plt+0x278>
   114ac:	ble	114e4 <__snprintf_chk@plt+0x15c>
   114b0:	cmp	r0, #117	; 0x75
   114b4:	beq	11688 <__snprintf_chk@plt+0x300>
   114b8:	ble	1152c <__snprintf_chk@plt+0x1a4>
   114bc:	ldr	r3, [pc, #1908]	; 11c38 <__snprintf_chk@plt+0x8b0>
   114c0:	cmp	r0, r3
   114c4:	beq	11678 <__snprintf_chk@plt+0x2f0>
   114c8:	add	r3, r3, #1
   114cc:	cmp	r0, r3
   114d0:	beq	115bc <__snprintf_chk@plt+0x234>
   114d4:	cmp	r0, #256	; 0x100
   114d8:	beq	11660 <__snprintf_chk@plt+0x2d8>
   114dc:	mov	r0, #1
   114e0:	bl	11f54 <__snprintf_chk@plt+0xbcc>
   114e4:	cmp	r0, #73	; 0x49
   114e8:	beq	11610 <__snprintf_chk@plt+0x288>
   114ec:	bgt	11508 <__snprintf_chk@plt+0x180>
   114f0:	cmn	r0, #3
   114f4:	beq	11560 <__snprintf_chk@plt+0x1d8>
   114f8:	cmn	r0, #2
   114fc:	bne	114dc <__snprintf_chk@plt+0x154>
   11500:	mov	r0, r5
   11504:	bl	11f54 <__snprintf_chk@plt+0xbcc>
   11508:	cmp	r0, #82	; 0x52
   1150c:	beq	11590 <__snprintf_chk@plt+0x208>
   11510:	cmp	r0, #100	; 0x64
   11514:	bne	114dc <__snprintf_chk@plt+0x154>
   11518:	ldr	r3, [fp]
   1151c:	mov	r1, r4
   11520:	str	r3, [sp, #24]
   11524:	mov	r4, r1
   11528:	b	11480 <__snprintf_chk@plt+0xf8>
   1152c:	cmp	r0, #114	; 0x72
   11530:	beq	11554 <__snprintf_chk@plt+0x1cc>
   11534:	cmp	r0, #115	; 0x73
   11538:	bne	114dc <__snprintf_chk@plt+0x154>
   1153c:	ldr	r3, [fp]
   11540:	mov	r1, r4
   11544:	str	r3, [sp, #36]	; 0x24
   11548:	mov	r3, #1
   1154c:	str	r3, [sp, #32]
   11550:	b	11524 <__snprintf_chk@plt+0x19c>
   11554:	mov	r1, r4
   11558:	ldr	r7, [fp]
   1155c:	b	11524 <__snprintf_chk@plt+0x19c>
   11560:	ldr	r1, [pc, #1748]	; 11c3c <__snprintf_chk@plt+0x8b4>
   11564:	ldr	r3, [pc, #1748]	; 11c40 <__snprintf_chk@plt+0x8b8>
   11568:	ldr	r2, [pc, #1748]	; 11c44 <__snprintf_chk@plt+0x8bc>
   1156c:	str	r5, [sp, #4]
   11570:	ldr	r0, [r1]
   11574:	ldr	r3, [r3]
   11578:	ldr	r1, [pc, #1736]	; 11c48 <__snprintf_chk@plt+0x8c0>
   1157c:	str	r2, [sp]
   11580:	ldr	r2, [pc, #1732]	; 11c4c <__snprintf_chk@plt+0x8c4>
   11584:	bl	1d1a4 <__snprintf_chk@plt+0xbe1c>
   11588:	mov	r0, r5
   1158c:	bl	11220 <exit@plt>
   11590:	ldr	r1, [pc, #1668]	; 11c1c <__snprintf_chk@plt+0x894>
   11594:	cmp	r4, #0
   11598:	beq	11524 <__snprintf_chk@plt+0x19c>
   1159c:	mov	r2, #5
   115a0:	ldr	r1, [pc, #1704]	; 11c50 <__snprintf_chk@plt+0x8c8>
   115a4:	mov	r0, #0
   115a8:	bl	110f4 <dcgettext@plt>
   115ac:	mov	r1, #0
   115b0:	mov	r2, r0
   115b4:	mov	r0, #1
   115b8:	bl	11178 <error@plt>
   115bc:	ldr	r3, [pc, #1680]	; 11c54 <__snprintf_chk@plt+0x8cc>
   115c0:	ldr	r5, [sp, #40]	; 0x28
   115c4:	mov	r2, #1
   115c8:	ldr	r1, [r3]
   115cc:	mov	r3, #4
   115d0:	str	r3, [sp]
   115d4:	stmib	sp, {r1, r2}
   115d8:	ldr	r3, [pc, #1656]	; 11c58 <__snprintf_chk@plt+0x8d0>
   115dc:	ldr	r1, [fp]
   115e0:	mov	r2, r5
   115e4:	ldr	r0, [pc, #1648]	; 11c5c <__snprintf_chk@plt+0x8d4>
   115e8:	bl	1278c <__snprintf_chk@plt+0x1404>
   115ec:	add	r1, r5, #16
   115f0:	add	r0, sl, r0, lsl #2
   115f4:	ldr	r3, [r0, #92]	; 0x5c
   115f8:	add	r1, r1, r3, lsl #5
   115fc:	b	11594 <__snprintf_chk@plt+0x20c>
   11600:	ldr	r3, [fp]
   11604:	mov	r1, r4
   11608:	str	r3, [sp, #20]
   1160c:	b	11524 <__snprintf_chk@plt+0x19c>
   11610:	ldr	r1, [fp]
   11614:	cmp	r1, #0
   11618:	moveq	r3, r1
   1161c:	beq	11654 <__snprintf_chk@plt+0x2cc>
   11620:	ldr	r3, [pc, #1580]	; 11c54 <__snprintf_chk@plt+0x8cc>
   11624:	mov	ip, #1
   11628:	mov	r0, #4
   1162c:	ldr	r2, [r3]
   11630:	ldr	r3, [pc, #1576]	; 11c60 <__snprintf_chk@plt+0x8d8>
   11634:	str	r2, [sp, #4]
   11638:	str	r0, [sp]
   1163c:	add	r2, r3, #20
   11640:	str	ip, [sp, #8]
   11644:	ldr	r0, [pc, #1560]	; 11c64 <__snprintf_chk@plt+0x8dc>
   11648:	bl	1278c <__snprintf_chk@plt+0x1404>
   1164c:	add	r0, sl, r0, lsl #2
   11650:	ldr	r3, [r0, #84]	; 0x54
   11654:	ldr	r1, [pc, #1548]	; 11c68 <__snprintf_chk@plt+0x8e0>
   11658:	add	r1, r1, r3, lsl #5
   1165c:	b	11594 <__snprintf_chk@plt+0x20c>
   11660:	ldr	r2, [pc, #1540]	; 11c6c <__snprintf_chk@plt+0x8e4>
   11664:	mov	r1, r4
   11668:	ldr	r3, [r2]
   1166c:	orr	r3, r3, #1
   11670:	str	r3, [r2]
   11674:	b	11524 <__snprintf_chk@plt+0x19c>
   11678:	mov	r3, #1
   1167c:	mov	r1, r4
   11680:	str	r3, [sp, #28]
   11684:	b	11524 <__snprintf_chk@plt+0x19c>
   11688:	ldr	r0, [pc, #1504]	; 11c70 <__snprintf_chk@plt+0x8e8>
   1168c:	bl	112f8 <putenv@plt>
   11690:	cmp	r0, #0
   11694:	bne	1198c <__snprintf_chk@plt+0x604>
   11698:	mov	r1, r4
   1169c:	b	11524 <__snprintf_chk@plt+0x19c>
   116a0:	ldr	r3, [sp, #20]
   116a4:	subs	fp, r3, r5
   116a8:	ldr	r3, [sp, #24]
   116ac:	movne	fp, #1
   116b0:	cmp	r3, r5
   116b4:	addne	fp, fp, #1
   116b8:	ldr	r3, [sp, #28]
   116bc:	cmp	r7, r5
   116c0:	addne	fp, fp, #1
   116c4:	add	fp, fp, r3
   116c8:	cmp	fp, #1
   116cc:	ble	116f4 <__snprintf_chk@plt+0x36c>
   116d0:	ldr	r1, [pc, #1436]	; 11c74 <__snprintf_chk@plt+0x8ec>
   116d4:	mov	r2, #5
   116d8:	mov	r0, r5
   116dc:	bl	110f4 <dcgettext@plt>
   116e0:	mov	r1, r5
   116e4:	mov	r2, r0
   116e8:	mov	r0, r5
   116ec:	bl	11178 <error@plt>
   116f0:	b	114dc <__snprintf_chk@plt+0x154>
   116f4:	ldr	r2, [sp, #32]
   116f8:	and	r3, fp, #1
   116fc:	ands	r6, r2, r3
   11700:	movne	r2, #5
   11704:	ldrne	r1, [pc, #1388]	; 11c78 <__snprintf_chk@plt+0x8f0>
   11708:	bne	116d8 <__snprintf_chk@plt+0x350>
   1170c:	ldr	r2, [pc, #1384]	; 11c7c <__snprintf_chk@plt+0x8f4>
   11710:	ldr	r2, [r2]
   11714:	cmp	r9, r2
   11718:	ble	11744 <__snprintf_chk@plt+0x3bc>
   1171c:	add	r1, r2, #1
   11720:	cmp	r9, r1
   11724:	bgt	11a10 <__snprintf_chk@plt+0x688>
   11728:	ldr	r2, [r8, r2, lsl #2]
   1172c:	ldrb	r0, [r2]
   11730:	cmp	r0, #43	; 0x2b
   11734:	beq	11a50 <__snprintf_chk@plt+0x6c8>
   11738:	ldr	r2, [sp, #32]
   1173c:	orrs	r3, r2, r3
   11740:	bne	11b00 <__snprintf_chk@plt+0x778>
   11744:	cmp	r4, #0
   11748:	beq	11ad4 <__snprintf_chk@plt+0x74c>
   1174c:	mov	r3, #0
   11750:	mov	r5, r4
   11754:	str	r3, [sp, #40]	; 0x28
   11758:	mov	sl, #10
   1175c:	b	11764 <__snprintf_chk@plt+0x3dc>
   11760:	add	r5, r5, #1
   11764:	ldrb	r3, [r5]
   11768:	cmp	r3, #0
   1176c:	beq	117f8 <__snprintf_chk@plt+0x470>
   11770:	cmp	r3, #37	; 0x25
   11774:	bne	11760 <__snprintf_chk@plt+0x3d8>
   11778:	ldrb	r3, [r5, #1]
   1177c:	cmp	r3, #45	; 0x2d
   11780:	bne	11760 <__snprintf_chk@plt+0x3d8>
   11784:	ldrb	r3, [r5, #2]
   11788:	cmp	r3, #78	; 0x4e
   1178c:	bne	11760 <__snprintf_chk@plt+0x3d8>
   11790:	ldr	r3, [sp, #40]	; 0x28
   11794:	cmp	r3, #0
   11798:	beq	11b80 <__snprintf_chk@plt+0x7f8>
   1179c:	ldr	r2, [sp, #40]	; 0x28
   117a0:	add	r3, r5, #1
   117a4:	sub	r3, r3, r4
   117a8:	add	r3, r2, r3
   117ac:	str	r3, [sp, #44]	; 0x2c
   117b0:	bl	1481c <__snprintf_chk@plt+0x3494>
   117b4:	mov	r2, #1
   117b8:	mov	r3, #0
   117bc:	mov	ip, #9
   117c0:	asr	r1, r0, #31
   117c4:	b	117cc <__snprintf_chk@plt+0x444>
   117c8:	sub	ip, ip, #1
   117cc:	mul	lr, sl, r3
   117d0:	umull	r2, r3, r2, sl
   117d4:	add	r3, lr, r3
   117d8:	cmp	r0, r2
   117dc:	sbcs	lr, r1, r3
   117e0:	bge	117c8 <__snprintf_chk@plt+0x440>
   117e4:	ldr	r3, [sp, #44]	; 0x2c
   117e8:	add	ip, ip, #48	; 0x30
   117ec:	add	r5, r5, #2
   117f0:	strb	ip, [r3]
   117f4:	b	11760 <__snprintf_chk@plt+0x3d8>
   117f8:	ldr	r0, [pc, #1152]	; 11c80 <__snprintf_chk@plt+0x8f8>
   117fc:	bl	11184 <getenv@plt>
   11800:	ldr	r3, [sp, #40]	; 0x28
   11804:	cmp	r3, #0
   11808:	moveq	r3, r4
   1180c:	mov	r4, r3
   11810:	mov	r5, r0
   11814:	bl	1c99c <__snprintf_chk@plt+0xb614>
   11818:	ldr	r3, [sp, #20]
   1181c:	cmp	r3, #0
   11820:	mov	sl, r0
   11824:	beq	11990 <__snprintf_chk@plt+0x608>
   11828:	ldr	r1, [pc, #1108]	; 11c84 <__snprintf_chk@plt+0x8fc>
   1182c:	mov	r0, r3
   11830:	bl	11070 <strcmp@plt>
   11834:	cmp	r0, #0
   11838:	bne	11944 <__snprintf_chk@plt+0x5bc>
   1183c:	mov	r2, #5
   11840:	ldr	r1, [pc, #1088]	; 11c88 <__snprintf_chk@plt+0x900>
   11844:	bl	110f4 <dcgettext@plt>
   11848:	ldr	r3, [pc, #1084]	; 11c8c <__snprintf_chk@plt+0x904>
   1184c:	ldr	fp, [r3]
   11850:	str	r0, [sp, #24]
   11854:	add	r8, sp, #168	; 0xa8
   11858:	mov	r3, #0
   1185c:	str	r3, [r8, #-112]!	; 0xffffff90
   11860:	str	r3, [sp, #52]	; 0x34
   11864:	mov	r6, #1
   11868:	add	r9, sp, #64	; 0x40
   1186c:	str	r4, [sp, #20]
   11870:	mov	r7, r5
   11874:	b	118c0 <__snprintf_chk@plt+0x538>
   11878:	ldr	r3, [sp, #52]	; 0x34
   1187c:	sub	r4, r4, #1
   11880:	ldr	r1, [pc, #1032]	; 11c90 <__snprintf_chk@plt+0x908>
   11884:	ldrb	r2, [r3, r4]
   11888:	mov	r0, #0
   1188c:	cmp	r2, #10
   11890:	strbeq	r5, [r3, r4]
   11894:	mov	r2, #5
   11898:	bl	110f4 <dcgettext@plt>
   1189c:	mov	r4, r0
   118a0:	ldr	r0, [sp, #52]	; 0x34
   118a4:	bl	1c86c <__snprintf_chk@plt+0xb4e4>
   118a8:	mov	r1, #0
   118ac:	mov	r2, r4
   118b0:	mov	r3, r0
   118b4:	mov	r0, r1
   118b8:	bl	11178 <error@plt>
   118bc:	mov	r6, r5
   118c0:	mov	r3, fp
   118c4:	mov	r2, #10
   118c8:	mov	r1, r8
   118cc:	add	r0, sp, #52	; 0x34
   118d0:	bl	11064 <__getdelim@plt>
   118d4:	subs	r4, r0, #0
   118d8:	blt	11920 <__snprintf_chk@plt+0x598>
   118dc:	ldr	r3, [pc, #904]	; 11c6c <__snprintf_chk@plt+0x8e4>
   118e0:	str	r7, [sp, #4]
   118e4:	str	sl, [sp]
   118e8:	mov	r2, #0
   118ec:	ldr	r3, [r3]
   118f0:	ldr	r1, [sp, #52]	; 0x34
   118f4:	mov	r0, r9
   118f8:	bl	1a5f0 <__snprintf_chk@plt+0x9268>
   118fc:	subs	r5, r0, #0
   11900:	beq	11878 <__snprintf_chk@plt+0x4f0>
   11904:	mov	r3, sl
   11908:	ldm	r9, {r1, r2}
   1190c:	ldr	r0, [sp, #20]
   11910:	bl	11de0 <__snprintf_chk@plt+0xa58>
   11914:	and	r0, r0, r6
   11918:	uxtb	r5, r0
   1191c:	b	118bc <__snprintf_chk@plt+0x534>
   11920:	mov	r0, fp
   11924:	bl	12968 <__snprintf_chk@plt+0x15e0>
   11928:	cmn	r0, #1
   1192c:	beq	11c04 <__snprintf_chk@plt+0x87c>
   11930:	ldr	r0, [sp, #52]	; 0x34
   11934:	bl	146ec <__snprintf_chk@plt+0x3364>
   11938:	eor	r0, r6, #1
   1193c:	uxtb	r0, r0
   11940:	bl	11220 <exit@plt>
   11944:	ldr	r1, [pc, #840]	; 11c94 <__snprintf_chk@plt+0x90c>
   11948:	ldr	r0, [sp, #20]
   1194c:	bl	11334 <fopen64@plt>
   11950:	subs	fp, r0, #0
   11954:	ldrne	r3, [sp, #20]
   11958:	strne	r3, [sp, #24]
   1195c:	bne	11854 <__snprintf_chk@plt+0x4cc>
   11960:	bl	11250 <__errno_location@plt>
   11964:	ldr	r2, [sp, #20]
   11968:	mov	r1, #3
   1196c:	ldr	r4, [r0]
   11970:	mov	r0, fp
   11974:	bl	1c6e8 <__snprintf_chk@plt+0xb360>
   11978:	mov	r1, r4
   1197c:	ldr	r2, [pc, #788]	; 11c98 <__snprintf_chk@plt+0x910>
   11980:	mov	r3, r0
   11984:	mov	r0, #1
   11988:	bl	11178 <error@plt>
   1198c:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   11990:	ldr	r3, [sp, #32]
   11994:	eor	r2, fp, #1
   11998:	eor	r3, r3, #1
   1199c:	ands	fp, r2, r3
   119a0:	beq	11a68 <__snprintf_chk@plt+0x6e0>
   119a4:	ldr	r3, [pc, #720]	; 11c7c <__snprintf_chk@plt+0x8f4>
   119a8:	ldr	r3, [r3]
   119ac:	cmp	r9, r3
   119b0:	ble	11b20 <__snprintf_chk@plt+0x798>
   119b4:	ldr	r3, [r8, r3, lsl #2]
   119b8:	add	r8, sp, #56	; 0x38
   119bc:	mov	r1, r3
   119c0:	mov	r0, r8
   119c4:	mov	r2, #7
   119c8:	str	r3, [sp, #24]
   119cc:	bl	1a718 <__snprintf_chk@plt+0x9390>
   119d0:	ldr	r3, [sp, #20]
   119d4:	str	r3, [sp, #60]	; 0x3c
   119d8:	cmp	r0, #0
   119dc:	bne	11aa8 <__snprintf_chk@plt+0x720>
   119e0:	mov	r2, #5
   119e4:	ldr	r1, [pc, #676]	; 11c90 <__snprintf_chk@plt+0x908>
   119e8:	mov	r0, #0
   119ec:	bl	110f4 <dcgettext@plt>
   119f0:	mov	r4, r0
   119f4:	ldr	r0, [sp, #24]
   119f8:	bl	1c86c <__snprintf_chk@plt+0xb4e4>
   119fc:	mov	r2, r4
   11a00:	mov	r1, #0
   11a04:	mov	r3, r0
   11a08:	mov	r0, #1
   11a0c:	bl	11178 <error@plt>
   11a10:	mov	r2, #5
   11a14:	ldr	r1, [pc, #640]	; 11c9c <__snprintf_chk@plt+0x914>
   11a18:	mov	r0, r6
   11a1c:	bl	110f4 <dcgettext@plt>
   11a20:	ldr	r3, [pc, #596]	; 11c7c <__snprintf_chk@plt+0x8f4>
   11a24:	ldr	r3, [r3]
   11a28:	add	r3, r3, #1
   11a2c:	mov	r4, r0
   11a30:	ldr	r0, [r8, r3, lsl #2]
   11a34:	bl	1c86c <__snprintf_chk@plt+0xb4e4>
   11a38:	mov	r2, r4
   11a3c:	mov	r1, r6
   11a40:	mov	r3, r0
   11a44:	mov	r0, r6
   11a48:	bl	11178 <error@plt>
   11a4c:	b	114dc <__snprintf_chk@plt+0x154>
   11a50:	cmp	r4, #0
   11a54:	bne	1159c <__snprintf_chk@plt+0x214>
   11a58:	ldr	r3, [pc, #540]	; 11c7c <__snprintf_chk@plt+0x8f4>
   11a5c:	add	r4, r2, #1
   11a60:	str	r1, [r3]
   11a64:	b	11744 <__snprintf_chk@plt+0x3bc>
   11a68:	cmp	r7, #0
   11a6c:	beq	11b30 <__snprintf_chk@plt+0x7a8>
   11a70:	add	r2, sp, #64	; 0x40
   11a74:	mov	r1, r7
   11a78:	mov	r0, #3
   11a7c:	bl	1134c <__xstat64@plt>
   11a80:	cmp	r0, #0
   11a84:	bne	11bc0 <__snprintf_chk@plt+0x838>
   11a88:	ldr	r2, [sp, #148]	; 0x94
   11a8c:	ldr	r3, [sp, #144]	; 0x90
   11a90:	add	r8, sp, #56	; 0x38
   11a94:	str	r2, [sp, #60]	; 0x3c
   11a98:	str	r3, [sp, #56]	; 0x38
   11a9c:	ldr	r3, [sp, #32]
   11aa0:	cmp	r3, #0
   11aa4:	beq	11ab8 <__snprintf_chk@plt+0x730>
   11aa8:	mov	r0, r8
   11aac:	bl	1c884 <__snprintf_chk@plt+0xb4fc>
   11ab0:	cmp	r0, #0
   11ab4:	bne	11b90 <__snprintf_chk@plt+0x808>
   11ab8:	mov	fp, #1
   11abc:	mov	r3, sl
   11ac0:	mov	r0, r4
   11ac4:	ldm	r8, {r1, r2}
   11ac8:	bl	11de0 <__snprintf_chk@plt+0xa58>
   11acc:	and	r6, fp, r0
   11ad0:	b	11938 <__snprintf_chk@plt+0x5b0>
   11ad4:	ldr	r3, [sp, #28]
   11ad8:	cmp	r3, #0
   11adc:	ldrne	r4, [pc, #444]	; 11ca0 <__snprintf_chk@plt+0x918>
   11ae0:	bne	1174c <__snprintf_chk@plt+0x3c4>
   11ae4:	ldr	r0, [pc, #440]	; 11ca4 <__snprintf_chk@plt+0x91c>
   11ae8:	bl	11310 <nl_langinfo@plt>
   11aec:	ldr	r4, [pc, #436]	; 11ca8 <__snprintf_chk@plt+0x920>
   11af0:	ldrb	r3, [r0]
   11af4:	cmp	r3, #0
   11af8:	movne	r4, r0
   11afc:	b	1174c <__snprintf_chk@plt+0x3c4>
   11b00:	mov	r2, #5
   11b04:	ldr	r1, [pc, #416]	; 11cac <__snprintf_chk@plt+0x924>
   11b08:	mov	r0, r6
   11b0c:	bl	110f4 <dcgettext@plt>
   11b10:	ldr	r3, [pc, #356]	; 11c7c <__snprintf_chk@plt+0x8f4>
   11b14:	ldr	r3, [r3]
   11b18:	mov	r4, r0
   11b1c:	b	11a30 <__snprintf_chk@plt+0x6a8>
   11b20:	add	r8, sp, #56	; 0x38
   11b24:	mov	r0, r8
   11b28:	bl	147e4 <__snprintf_chk@plt+0x345c>
   11b2c:	b	11abc <__snprintf_chk@plt+0x734>
   11b30:	ldr	r3, [sp, #28]
   11b34:	cmp	r3, #0
   11b38:	bne	11bd8 <__snprintf_chk@plt+0x850>
   11b3c:	ldr	r2, [sp, #36]	; 0x24
   11b40:	ldr	r1, [sp, #24]
   11b44:	ldr	r3, [pc, #288]	; 11c6c <__snprintf_chk@plt+0x8e4>
   11b48:	cmp	r2, #0
   11b4c:	moveq	r2, r1
   11b50:	add	r8, sp, #56	; 0x38
   11b54:	str	r0, [sp]
   11b58:	mov	r1, r2
   11b5c:	str	r2, [sp, #24]
   11b60:	str	r5, [sp, #4]
   11b64:	ldr	r2, [sp, #28]
   11b68:	ldr	r3, [r3]
   11b6c:	mov	r0, r8
   11b70:	bl	1a5f0 <__snprintf_chk@plt+0x9268>
   11b74:	cmp	r0, #0
   11b78:	beq	119e0 <__snprintf_chk@plt+0x658>
   11b7c:	b	11a9c <__snprintf_chk@plt+0x714>
   11b80:	mov	r0, r4
   11b84:	bl	1d7cc <__snprintf_chk@plt+0xc444>
   11b88:	str	r0, [sp, #40]	; 0x28
   11b8c:	b	1179c <__snprintf_chk@plt+0x414>
   11b90:	bl	11250 <__errno_location@plt>
   11b94:	mov	r2, #5
   11b98:	ldr	r1, [pc, #272]	; 11cb0 <__snprintf_chk@plt+0x928>
   11b9c:	mov	fp, r6
   11ba0:	ldr	r5, [r0]
   11ba4:	mov	r0, #0
   11ba8:	bl	110f4 <dcgettext@plt>
   11bac:	mov	r1, r5
   11bb0:	mov	r2, r0
   11bb4:	mov	r0, #0
   11bb8:	bl	11178 <error@plt>
   11bbc:	b	11abc <__snprintf_chk@plt+0x734>
   11bc0:	bl	11250 <__errno_location@plt>
   11bc4:	mov	r2, r7
   11bc8:	mov	r1, #3
   11bcc:	ldr	r4, [r0]
   11bd0:	ldr	r0, [sp, #20]
   11bd4:	b	11974 <__snprintf_chk@plt+0x5ec>
   11bd8:	bl	1481c <__snprintf_chk@plt+0x3494>
   11bdc:	ldr	r1, [pc, #208]	; 11cb4 <__snprintf_chk@plt+0x92c>
   11be0:	add	r8, sp, #56	; 0x38
   11be4:	mov	r5, r0
   11be8:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   11bec:	ldr	r1, [pc, #192]	; 11cb4 <__snprintf_chk@plt+0x92c>
   11bf0:	str	r0, [sp, #56]	; 0x38
   11bf4:	mov	r0, r5
   11bf8:	bl	1f99c <__snprintf_chk@plt+0xe614>
   11bfc:	str	r1, [sp, #60]	; 0x3c
   11c00:	b	11a9c <__snprintf_chk@plt+0x714>
   11c04:	bl	11250 <__errno_location@plt>
   11c08:	ldr	r2, [sp, #24]
   11c0c:	mov	r1, #3
   11c10:	ldr	r4, [r0]
   11c14:	mov	r0, #0
   11c18:	b	11974 <__snprintf_chk@plt+0x5ec>
   11c1c:	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
   11c20:	andeq	r2, r2, r0, ror #26
   11c24:	andeq	r4, r3, r8, lsr #3
   11c28:			; <UNDEFINED> instruction: 0x000212b8
   11c2c:	strdeq	r1, [r2], -r0
   11c30:	andeq	r2, r1, r4, lsl #17
   11c34:	andeq	pc, r1, r0, ror #29
   11c38:	andeq	r0, r0, r1, lsl #2
   11c3c:	andeq	r4, r3, r4, lsr #3
   11c40:	andeq	r4, r3, r8, lsr r1
   11c44:	strdeq	r1, [r2], -r0
   11c48:	andeq	pc, r1, r0, lsr #30
   11c4c:	andeq	r1, r2, ip, ror #3
   11c50:	andeq	r1, r2, r0, lsl #6
   11c54:	andeq	r4, r3, ip, lsr r1
   11c58:	andeq	pc, r1, ip, lsr #25
   11c5c:	ldrdeq	r1, [r2], -r0
   11c60:	andeq	pc, r1, r4, lsr #25
   11c64:	ldrdeq	r1, [r2], -ip
   11c68:	andeq	pc, r1, r0, lsr sp	; <UNPREDICTABLE>
   11c6c:			; <UNDEFINED> instruction: 0x000341b0
   11c70:	andeq	r1, r2, r8, ror #5
   11c74:	andeq	r1, r2, r4, lsr #6
   11c78:	andeq	r1, r2, r8, ror #6
   11c7c:	muleq	r3, r0, r1
   11c80:	andeq	r1, r2, r0, asr r4
   11c84:	andeq	r1, r2, r4, asr r4
   11c88:	andeq	r1, r2, r8, asr r4
   11c8c:	andeq	r4, r3, r0, lsr #3
   11c90:	andeq	r1, r2, ip, ror #8
   11c94:	andeq	r1, r2, r8, ror #8
   11c98:	andeq	r1, r2, r8, lsl r6
   11c9c:	andeq	r1, r2, r8, lsr #7
   11ca0:	muleq	r2, r8, r2
   11ca4:	andeq	r0, r2, ip, rrx
   11ca8:	andeq	r1, r2, r0, lsr #5
   11cac:			; <UNDEFINED> instruction: 0x000213bc
   11cb0:	andeq	r1, r2, ip, ror r4
   11cb4:	blcc	fe6c44bc <optarg@@GLIBC_2.4+0xfe690314>
   11cb8:	mov	fp, #0
   11cbc:	mov	lr, #0
   11cc0:	pop	{r1}		; (ldr r1, [sp], #4)
   11cc4:	mov	r2, sp
   11cc8:	push	{r2}		; (str r2, [sp, #-4]!)
   11ccc:	push	{r0}		; (str r0, [sp, #-4]!)
   11cd0:	ldr	ip, [pc, #16]	; 11ce8 <__snprintf_chk@plt+0x960>
   11cd4:	push	{ip}		; (str ip, [sp, #-4]!)
   11cd8:	ldr	r0, [pc, #12]	; 11cec <__snprintf_chk@plt+0x964>
   11cdc:	ldr	r3, [pc, #12]	; 11cf0 <__snprintf_chk@plt+0x968>
   11ce0:	bl	111a8 <__libc_start_main@plt>
   11ce4:	bl	1137c <abort@plt>
   11ce8:	andeq	pc, r1, r8, lsr #24
   11cec:	andeq	r1, r1, r0, lsl r4
   11cf0:	andeq	pc, r1, r8, asr #23
   11cf4:	ldr	r3, [pc, #20]	; 11d10 <__snprintf_chk@plt+0x988>
   11cf8:	ldr	r2, [pc, #20]	; 11d14 <__snprintf_chk@plt+0x98c>
   11cfc:	add	r3, pc, r3
   11d00:	ldr	r2, [r3, r2]
   11d04:	cmp	r2, #0
   11d08:	bxeq	lr
   11d0c:	b	111fc <__gmon_start__@plt>
   11d10:	strdeq	r2, [r2], -ip
   11d14:	andeq	r0, r0, ip, lsr #2
   11d18:	ldr	r3, [pc, #28]	; 11d3c <__snprintf_chk@plt+0x9b4>
   11d1c:	ldr	r0, [pc, #28]	; 11d40 <__snprintf_chk@plt+0x9b8>
   11d20:	sub	r3, r3, r0
   11d24:	cmp	r3, #6
   11d28:	bxls	lr
   11d2c:	ldr	r3, [pc, #16]	; 11d44 <__snprintf_chk@plt+0x9bc>
   11d30:	cmp	r3, #0
   11d34:	bxeq	lr
   11d38:	bx	r3
   11d3c:	andeq	r4, r3, r7, lsl #3
   11d40:	andeq	r4, r3, r4, lsl #3
   11d44:	andeq	r0, r0, r0
   11d48:	ldr	r1, [pc, #36]	; 11d74 <__snprintf_chk@plt+0x9ec>
   11d4c:	ldr	r0, [pc, #36]	; 11d78 <__snprintf_chk@plt+0x9f0>
   11d50:	sub	r1, r1, r0
   11d54:	asr	r1, r1, #2
   11d58:	add	r1, r1, r1, lsr #31
   11d5c:	asrs	r1, r1, #1
   11d60:	bxeq	lr
   11d64:	ldr	r3, [pc, #16]	; 11d7c <__snprintf_chk@plt+0x9f4>
   11d68:	cmp	r3, #0
   11d6c:	bxeq	lr
   11d70:	bx	r3
   11d74:	andeq	r4, r3, r4, lsl #3
   11d78:	andeq	r4, r3, r4, lsl #3
   11d7c:	andeq	r0, r0, r0
   11d80:	push	{r4, lr}
   11d84:	ldr	r4, [pc, #24]	; 11da4 <__snprintf_chk@plt+0xa1c>
   11d88:	ldrb	r3, [r4]
   11d8c:	cmp	r3, #0
   11d90:	popne	{r4, pc}
   11d94:	bl	11d18 <__snprintf_chk@plt+0x990>
   11d98:	mov	r3, #1
   11d9c:	strb	r3, [r4]
   11da0:	pop	{r4, pc}
   11da4:	andeq	r4, r3, ip, lsr #3
   11da8:	ldr	r0, [pc, #40]	; 11dd8 <__snprintf_chk@plt+0xa50>
   11dac:	ldr	r3, [r0]
   11db0:	cmp	r3, #0
   11db4:	bne	11dbc <__snprintf_chk@plt+0xa34>
   11db8:	b	11d48 <__snprintf_chk@plt+0x9c0>
   11dbc:	ldr	r3, [pc, #24]	; 11ddc <__snprintf_chk@plt+0xa54>
   11dc0:	cmp	r3, #0
   11dc4:	beq	11db8 <__snprintf_chk@plt+0xa30>
   11dc8:	push	{r4, lr}
   11dcc:	blx	r3
   11dd0:	pop	{r4, lr}
   11dd4:	b	11d48 <__snprintf_chk@plt+0x9c0>
   11dd8:	andeq	r3, r3, r4, lsl pc
   11ddc:	andeq	r0, r0, r0
   11de0:	ldr	ip, [pc, #336]	; 11f38 <__snprintf_chk@plt+0xbb0>
   11de4:	push	{r4, r5, r6, r7, lr}
   11de8:	mov	r5, r0
   11dec:	sub	sp, sp, #92	; 0x5c
   11df0:	ldr	r0, [ip]
   11df4:	add	r4, sp, #8
   11df8:	tst	r0, #1
   11dfc:	mov	r6, r3
   11e00:	stm	r4, {r1, r2}
   11e04:	bne	11e7c <__snprintf_chk@plt+0xaf4>
   11e08:	mov	r1, r4
   11e0c:	add	r2, sp, #44	; 0x2c
   11e10:	mov	r0, r6
   11e14:	bl	1cc14 <__snprintf_chk@plt+0xb88c>
   11e18:	subs	r4, r0, #0
   11e1c:	beq	11ec0 <__snprintf_chk@plt+0xb38>
   11e20:	ldr	r3, [pc, #276]	; 11f3c <__snprintf_chk@plt+0xbb4>
   11e24:	ldr	r4, [pc, #276]	; 11f40 <__snprintf_chk@plt+0xbb8>
   11e28:	cmp	r5, r3
   11e2c:	beq	11f00 <__snprintf_chk@plt+0xb78>
   11e30:	ldr	ip, [sp, #12]
   11e34:	ldr	r0, [r4]
   11e38:	mov	r3, r6
   11e3c:	add	r2, sp, #44	; 0x2c
   11e40:	mov	r1, r5
   11e44:	str	ip, [sp]
   11e48:	bl	146ac <__snprintf_chk@plt+0x3324>
   11e4c:	ldr	r0, [r4]
   11e50:	ldr	r3, [r0, #20]
   11e54:	ldr	r2, [r0, #24]
   11e58:	cmp	r3, r2
   11e5c:	bcs	11eb0 <__snprintf_chk@plt+0xb28>
   11e60:	add	r1, r3, #1
   11e64:	str	r1, [r0, #20]
   11e68:	mov	r0, #1
   11e6c:	mov	r2, #10
   11e70:	strb	r2, [r3]
   11e74:	add	sp, sp, #92	; 0x5c
   11e78:	pop	{r4, r5, r6, r7, pc}
   11e7c:	mov	r2, #5
   11e80:	ldr	r1, [pc, #188]	; 11f44 <__snprintf_chk@plt+0xbbc>
   11e84:	mov	r0, #0
   11e88:	bl	110f4 <dcgettext@plt>
   11e8c:	mov	r7, r0
   11e90:	mov	r0, r5
   11e94:	bl	1c86c <__snprintf_chk@plt+0xb4e4>
   11e98:	mov	r1, #0
   11e9c:	mov	r2, r7
   11ea0:	mov	r3, r0
   11ea4:	mov	r0, r1
   11ea8:	bl	11178 <error@plt>
   11eac:	b	11e08 <__snprintf_chk@plt+0xa80>
   11eb0:	mov	r1, #10
   11eb4:	bl	112e0 <__overflow@plt>
   11eb8:	mov	r0, #1
   11ebc:	b	11e74 <__snprintf_chk@plt+0xaec>
   11ec0:	mov	r2, #5
   11ec4:	ldr	r1, [pc, #124]	; 11f48 <__snprintf_chk@plt+0xbc0>
   11ec8:	bl	110f4 <dcgettext@plt>
   11ecc:	add	r2, sp, #20
   11ed0:	mov	r5, r0
   11ed4:	ldr	r0, [sp, #8]
   11ed8:	asr	r1, r0, #31
   11edc:	bl	148c4 <__snprintf_chk@plt+0x353c>
   11ee0:	bl	1c86c <__snprintf_chk@plt+0xb4e4>
   11ee4:	mov	r2, r5
   11ee8:	mov	r1, r4
   11eec:	mov	r3, r0
   11ef0:	mov	r0, r4
   11ef4:	bl	11178 <error@plt>
   11ef8:	mov	r0, r4
   11efc:	b	11e74 <__snprintf_chk@plt+0xaec>
   11f00:	ldr	r1, [pc, #68]	; 11f4c <__snprintf_chk@plt+0xbc4>
   11f04:	mov	r0, #2
   11f08:	bl	112ec <setlocale@plt>
   11f0c:	ldr	ip, [sp, #12]
   11f10:	ldr	r0, [r4]
   11f14:	mov	r1, r5
   11f18:	mov	r3, r6
   11f1c:	add	r2, sp, #44	; 0x2c
   11f20:	str	ip, [sp]
   11f24:	bl	146ac <__snprintf_chk@plt+0x3324>
   11f28:	ldr	r1, [pc, #32]	; 11f50 <__snprintf_chk@plt+0xbc8>
   11f2c:	mov	r0, #2
   11f30:	bl	112ec <setlocale@plt>
   11f34:	b	11e4c <__snprintf_chk@plt+0xac4>
   11f38:			; <UNDEFINED> instruction: 0x000341b0
   11f3c:	andeq	pc, r1, r0, asr ip	; <UNPREDICTABLE>
   11f40:	andeq	r4, r3, r4, lsr #3
   11f44:	strdeq	pc, [r1], -r0
   11f48:	andeq	pc, r1, r8, lsl #30
   11f4c:	andeq	pc, r1, r4, lsl #30
   11f50:	andeq	r2, r2, r0, ror #26
   11f54:	subs	r4, r0, #0
   11f58:	push	{r7, lr}
   11f5c:	sub	sp, sp, #56	; 0x38
   11f60:	beq	11f9c <__snprintf_chk@plt+0xc14>
   11f64:	ldr	r3, [pc, #1192]	; 12414 <__snprintf_chk@plt+0x108c>
   11f68:	mov	r2, #5
   11f6c:	ldr	r1, [pc, #1188]	; 12418 <__snprintf_chk@plt+0x1090>
   11f70:	mov	r0, #0
   11f74:	ldr	r5, [r3]
   11f78:	bl	110f4 <dcgettext@plt>
   11f7c:	ldr	r3, [pc, #1176]	; 1241c <__snprintf_chk@plt+0x1094>
   11f80:	mov	r1, #1
   11f84:	ldr	r3, [r3]
   11f88:	mov	r2, r0
   11f8c:	mov	r0, r5
   11f90:	bl	112bc <__fprintf_chk@plt>
   11f94:	mov	r0, r4
   11f98:	bl	11220 <exit@plt>
   11f9c:	mov	r2, #5
   11fa0:	ldr	r1, [pc, #1144]	; 12420 <__snprintf_chk@plt+0x1098>
   11fa4:	bl	110f4 <dcgettext@plt>
   11fa8:	ldr	r3, [pc, #1132]	; 1241c <__snprintf_chk@plt+0x1094>
   11fac:	ldr	r5, [pc, #1136]	; 12424 <__snprintf_chk@plt+0x109c>
   11fb0:	ldr	r6, [pc, #1136]	; 12428 <__snprintf_chk@plt+0x10a0>
   11fb4:	ldr	r3, [r3]
   11fb8:	mov	r2, r3
   11fbc:	mov	r1, r0
   11fc0:	mov	r0, #1
   11fc4:	bl	112a4 <__printf_chk@plt>
   11fc8:	mov	r2, #5
   11fcc:	ldr	r1, [pc, #1112]	; 1242c <__snprintf_chk@plt+0x10a4>
   11fd0:	mov	r0, r4
   11fd4:	bl	110f4 <dcgettext@plt>
   11fd8:	ldr	r1, [r5]
   11fdc:	bl	11040 <fputs_unlocked@plt>
   11fe0:	mov	r2, #5
   11fe4:	ldr	r1, [pc, #1092]	; 12430 <__snprintf_chk@plt+0x10a8>
   11fe8:	mov	r0, r4
   11fec:	bl	110f4 <dcgettext@plt>
   11ff0:	ldr	r1, [r5]
   11ff4:	bl	11040 <fputs_unlocked@plt>
   11ff8:	mov	r2, #5
   11ffc:	ldr	r1, [pc, #1072]	; 12434 <__snprintf_chk@plt+0x10ac>
   12000:	mov	r0, r4
   12004:	bl	110f4 <dcgettext@plt>
   12008:	ldr	r1, [r5]
   1200c:	bl	11040 <fputs_unlocked@plt>
   12010:	mov	r2, #5
   12014:	ldr	r1, [pc, #1052]	; 12438 <__snprintf_chk@plt+0x10b0>
   12018:	mov	r0, r4
   1201c:	bl	110f4 <dcgettext@plt>
   12020:	ldr	r1, [r5]
   12024:	bl	11040 <fputs_unlocked@plt>
   12028:	mov	r2, #5
   1202c:	ldr	r1, [pc, #1032]	; 1243c <__snprintf_chk@plt+0x10b4>
   12030:	mov	r0, r4
   12034:	bl	110f4 <dcgettext@plt>
   12038:	ldr	r1, [r5]
   1203c:	bl	11040 <fputs_unlocked@plt>
   12040:	mov	r2, #5
   12044:	ldr	r1, [pc, #1012]	; 12440 <__snprintf_chk@plt+0x10b8>
   12048:	mov	r0, r4
   1204c:	bl	110f4 <dcgettext@plt>
   12050:	ldr	r1, [r5]
   12054:	bl	11040 <fputs_unlocked@plt>
   12058:	mov	r2, #5
   1205c:	ldr	r1, [pc, #992]	; 12444 <__snprintf_chk@plt+0x10bc>
   12060:	mov	r0, r4
   12064:	bl	110f4 <dcgettext@plt>
   12068:	ldr	r1, [r5]
   1206c:	bl	11040 <fputs_unlocked@plt>
   12070:	mov	r2, #5
   12074:	ldr	r1, [pc, #972]	; 12448 <__snprintf_chk@plt+0x10c0>
   12078:	mov	r0, r4
   1207c:	bl	110f4 <dcgettext@plt>
   12080:	ldr	r1, [r5]
   12084:	bl	11040 <fputs_unlocked@plt>
   12088:	mov	r2, #5
   1208c:	ldr	r1, [pc, #952]	; 1244c <__snprintf_chk@plt+0x10c4>
   12090:	mov	r0, r4
   12094:	bl	110f4 <dcgettext@plt>
   12098:	ldr	r1, [r5]
   1209c:	bl	11040 <fputs_unlocked@plt>
   120a0:	mov	r2, #5
   120a4:	ldr	r1, [pc, #932]	; 12450 <__snprintf_chk@plt+0x10c8>
   120a8:	mov	r0, r4
   120ac:	bl	110f4 <dcgettext@plt>
   120b0:	ldr	r1, [r5]
   120b4:	bl	11040 <fputs_unlocked@plt>
   120b8:	mov	r2, #5
   120bc:	ldr	r1, [pc, #912]	; 12454 <__snprintf_chk@plt+0x10cc>
   120c0:	mov	r0, r4
   120c4:	bl	110f4 <dcgettext@plt>
   120c8:	ldr	r1, [r5]
   120cc:	bl	11040 <fputs_unlocked@plt>
   120d0:	mov	r2, #5
   120d4:	ldr	r1, [pc, #892]	; 12458 <__snprintf_chk@plt+0x10d0>
   120d8:	mov	r0, r4
   120dc:	bl	110f4 <dcgettext@plt>
   120e0:	ldr	r1, [r5]
   120e4:	bl	11040 <fputs_unlocked@plt>
   120e8:	mov	r2, #5
   120ec:	ldr	r1, [pc, #872]	; 1245c <__snprintf_chk@plt+0x10d4>
   120f0:	mov	r0, r4
   120f4:	bl	110f4 <dcgettext@plt>
   120f8:	ldr	r1, [r5]
   120fc:	bl	11040 <fputs_unlocked@plt>
   12100:	mov	r2, #5
   12104:	ldr	r1, [pc, #852]	; 12460 <__snprintf_chk@plt+0x10d8>
   12108:	mov	r0, r4
   1210c:	bl	110f4 <dcgettext@plt>
   12110:	ldr	r1, [r5]
   12114:	bl	11040 <fputs_unlocked@plt>
   12118:	mov	r2, #5
   1211c:	ldr	r1, [pc, #832]	; 12464 <__snprintf_chk@plt+0x10dc>
   12120:	mov	r0, r4
   12124:	bl	110f4 <dcgettext@plt>
   12128:	ldr	r1, [r5]
   1212c:	bl	11040 <fputs_unlocked@plt>
   12130:	mov	r2, #5
   12134:	ldr	r1, [pc, #812]	; 12468 <__snprintf_chk@plt+0x10e0>
   12138:	mov	r0, r4
   1213c:	bl	110f4 <dcgettext@plt>
   12140:	ldr	r1, [r5]
   12144:	bl	11040 <fputs_unlocked@plt>
   12148:	mov	r2, #5
   1214c:	ldr	r1, [pc, #792]	; 1246c <__snprintf_chk@plt+0x10e4>
   12150:	mov	r0, r4
   12154:	bl	110f4 <dcgettext@plt>
   12158:	ldr	r1, [r5]
   1215c:	bl	11040 <fputs_unlocked@plt>
   12160:	mov	r2, #5
   12164:	ldr	r1, [pc, #772]	; 12470 <__snprintf_chk@plt+0x10e8>
   12168:	mov	r0, r4
   1216c:	bl	110f4 <dcgettext@plt>
   12170:	ldr	r1, [r5]
   12174:	bl	11040 <fputs_unlocked@plt>
   12178:	mov	r2, #5
   1217c:	ldr	r1, [pc, #752]	; 12474 <__snprintf_chk@plt+0x10ec>
   12180:	mov	r0, r4
   12184:	bl	110f4 <dcgettext@plt>
   12188:	ldr	r1, [r5]
   1218c:	bl	11040 <fputs_unlocked@plt>
   12190:	mov	r2, #5
   12194:	ldr	r1, [pc, #732]	; 12478 <__snprintf_chk@plt+0x10f0>
   12198:	mov	r0, r4
   1219c:	bl	110f4 <dcgettext@plt>
   121a0:	ldr	r1, [r5]
   121a4:	bl	11040 <fputs_unlocked@plt>
   121a8:	mov	r2, #5
   121ac:	ldr	r1, [pc, #712]	; 1247c <__snprintf_chk@plt+0x10f4>
   121b0:	mov	r0, r4
   121b4:	bl	110f4 <dcgettext@plt>
   121b8:	ldr	r1, [r5]
   121bc:	bl	11040 <fputs_unlocked@plt>
   121c0:	mov	r2, #5
   121c4:	ldr	r1, [pc, #692]	; 12480 <__snprintf_chk@plt+0x10f8>
   121c8:	mov	r0, r4
   121cc:	bl	110f4 <dcgettext@plt>
   121d0:	ldr	r1, [r5]
   121d4:	bl	11040 <fputs_unlocked@plt>
   121d8:	mov	r2, #5
   121dc:	ldr	r1, [pc, #672]	; 12484 <__snprintf_chk@plt+0x10fc>
   121e0:	mov	r0, r4
   121e4:	bl	110f4 <dcgettext@plt>
   121e8:	ldr	r1, [r5]
   121ec:	bl	11040 <fputs_unlocked@plt>
   121f0:	mov	r2, #5
   121f4:	ldr	r1, [pc, #652]	; 12488 <__snprintf_chk@plt+0x1100>
   121f8:	mov	r0, r4
   121fc:	bl	110f4 <dcgettext@plt>
   12200:	ldr	r1, [r5]
   12204:	bl	11040 <fputs_unlocked@plt>
   12208:	mov	r2, #5
   1220c:	ldr	r1, [pc, #632]	; 1248c <__snprintf_chk@plt+0x1104>
   12210:	mov	r0, r4
   12214:	bl	110f4 <dcgettext@plt>
   12218:	ldr	r1, [r5]
   1221c:	bl	11040 <fputs_unlocked@plt>
   12220:	mov	r2, #5
   12224:	ldr	r1, [pc, #612]	; 12490 <__snprintf_chk@plt+0x1108>
   12228:	mov	r0, r4
   1222c:	bl	110f4 <dcgettext@plt>
   12230:	ldr	r1, [r5]
   12234:	bl	11040 <fputs_unlocked@plt>
   12238:	mov	r2, #5
   1223c:	ldr	r1, [pc, #592]	; 12494 <__snprintf_chk@plt+0x110c>
   12240:	mov	r0, r4
   12244:	bl	110f4 <dcgettext@plt>
   12248:	ldr	r1, [r5]
   1224c:	bl	11040 <fputs_unlocked@plt>
   12250:	ldm	r6!, {r0, r1, r2, r3}
   12254:	mov	lr, sp
   12258:	stmia	lr!, {r0, r1, r2, r3}
   1225c:	ldm	r6!, {r0, r1, r2, r3}
   12260:	ldr	ip, [sp]
   12264:	stmia	lr!, {r0, r1, r2, r3}
   12268:	cmp	ip, #0
   1226c:	ldm	r6!, {r0, r1, r2, r3}
   12270:	stmia	lr!, {r0, r1, r2, r3}
   12274:	ldm	r6, {r0, r1}
   12278:	moveq	r6, sp
   1227c:	stm	lr, {r0, r1}
   12280:	beq	122b0 <__snprintf_chk@plt+0xf28>
   12284:	ldr	r7, [pc, #524]	; 12498 <__snprintf_chk@plt+0x1110>
   12288:	mov	r6, sp
   1228c:	b	1229c <__snprintf_chk@plt+0xf14>
   12290:	ldr	ip, [r6, #8]!
   12294:	cmp	ip, #0
   12298:	beq	122b0 <__snprintf_chk@plt+0xf28>
   1229c:	mov	r1, ip
   122a0:	mov	r0, r7
   122a4:	bl	11070 <strcmp@plt>
   122a8:	cmp	r0, #0
   122ac:	bne	12290 <__snprintf_chk@plt+0xf08>
   122b0:	ldr	r6, [r6, #4]
   122b4:	mov	r2, #5
   122b8:	cmp	r6, #0
   122bc:	ldr	r1, [pc, #472]	; 1249c <__snprintf_chk@plt+0x1114>
   122c0:	beq	12368 <__snprintf_chk@plt+0xfe0>
   122c4:	mov	r0, #0
   122c8:	bl	110f4 <dcgettext@plt>
   122cc:	ldr	r3, [pc, #460]	; 124a0 <__snprintf_chk@plt+0x1118>
   122d0:	ldr	r2, [pc, #460]	; 124a4 <__snprintf_chk@plt+0x111c>
   122d4:	mov	r1, r0
   122d8:	mov	r0, #1
   122dc:	bl	112a4 <__printf_chk@plt>
   122e0:	mov	r1, #0
   122e4:	mov	r0, #5
   122e8:	bl	112ec <setlocale@plt>
   122ec:	cmp	r0, #0
   122f0:	ldreq	r7, [pc, #416]	; 12498 <__snprintf_chk@plt+0x1110>
   122f4:	beq	12310 <__snprintf_chk@plt+0xf88>
   122f8:	mov	r2, #3
   122fc:	ldr	r1, [pc, #420]	; 124a8 <__snprintf_chk@plt+0x1120>
   12300:	bl	11370 <strncmp@plt>
   12304:	ldr	r7, [pc, #396]	; 12498 <__snprintf_chk@plt+0x1110>
   12308:	cmp	r0, #0
   1230c:	bne	123f8 <__snprintf_chk@plt+0x1070>
   12310:	mov	r2, #5
   12314:	ldr	r1, [pc, #400]	; 124ac <__snprintf_chk@plt+0x1124>
   12318:	mov	r0, #0
   1231c:	bl	110f4 <dcgettext@plt>
   12320:	ldr	r3, [pc, #368]	; 12498 <__snprintf_chk@plt+0x1110>
   12324:	ldr	r2, [pc, #372]	; 124a0 <__snprintf_chk@plt+0x1118>
   12328:	mov	r1, r0
   1232c:	mov	r0, #1
   12330:	bl	112a4 <__printf_chk@plt>
   12334:	mov	r2, #5
   12338:	ldr	r1, [pc, #368]	; 124b0 <__snprintf_chk@plt+0x1128>
   1233c:	mov	r0, #0
   12340:	bl	110f4 <dcgettext@plt>
   12344:	ldr	r2, [pc, #360]	; 124b4 <__snprintf_chk@plt+0x112c>
   12348:	cmp	r6, r7
   1234c:	ldr	r3, [pc, #356]	; 124b8 <__snprintf_chk@plt+0x1130>
   12350:	movne	r3, r2
   12354:	mov	r1, r0
   12358:	mov	r2, r6
   1235c:	mov	r0, #1
   12360:	bl	112a4 <__printf_chk@plt>
   12364:	b	11f94 <__snprintf_chk@plt+0xc0c>
   12368:	mov	r0, r6
   1236c:	bl	110f4 <dcgettext@plt>
   12370:	ldr	r3, [pc, #296]	; 124a0 <__snprintf_chk@plt+0x1118>
   12374:	ldr	r2, [pc, #296]	; 124a4 <__snprintf_chk@plt+0x111c>
   12378:	mov	r1, r0
   1237c:	mov	r0, #1
   12380:	bl	112a4 <__printf_chk@plt>
   12384:	mov	r1, r6
   12388:	mov	r0, #5
   1238c:	bl	112ec <setlocale@plt>
   12390:	cmp	r0, #0
   12394:	beq	123ac <__snprintf_chk@plt+0x1024>
   12398:	mov	r2, #3
   1239c:	ldr	r1, [pc, #260]	; 124a8 <__snprintf_chk@plt+0x1120>
   123a0:	bl	11370 <strncmp@plt>
   123a4:	cmp	r0, #0
   123a8:	bne	123f0 <__snprintf_chk@plt+0x1068>
   123ac:	mov	r2, #5
   123b0:	ldr	r1, [pc, #244]	; 124ac <__snprintf_chk@plt+0x1124>
   123b4:	mov	r0, #0
   123b8:	bl	110f4 <dcgettext@plt>
   123bc:	ldr	r3, [pc, #212]	; 12498 <__snprintf_chk@plt+0x1110>
   123c0:	ldr	r2, [pc, #216]	; 124a0 <__snprintf_chk@plt+0x1118>
   123c4:	mov	r6, r3
   123c8:	mov	r1, r0
   123cc:	mov	r0, #1
   123d0:	bl	112a4 <__printf_chk@plt>
   123d4:	ldr	r1, [pc, #212]	; 124b0 <__snprintf_chk@plt+0x1128>
   123d8:	mov	r2, #5
   123dc:	mov	r0, #0
   123e0:	bl	110f4 <dcgettext@plt>
   123e4:	ldr	r3, [pc, #204]	; 124b8 <__snprintf_chk@plt+0x1130>
   123e8:	mov	r1, r0
   123ec:	b	12358 <__snprintf_chk@plt+0xfd0>
   123f0:	ldr	r7, [pc, #160]	; 12498 <__snprintf_chk@plt+0x1110>
   123f4:	mov	r6, r7
   123f8:	mov	r2, #5
   123fc:	ldr	r1, [pc, #184]	; 124bc <__snprintf_chk@plt+0x1134>
   12400:	mov	r0, #0
   12404:	bl	110f4 <dcgettext@plt>
   12408:	ldr	r1, [r5]
   1240c:	bl	11040 <fputs_unlocked@plt>
   12410:	b	12310 <__snprintf_chk@plt+0xf88>
   12414:	muleq	r3, r8, r1
   12418:	andeq	pc, r1, r8, lsr #30
   1241c:			; <UNDEFINED> instruction: 0x000341bc
   12420:	andeq	pc, r1, r0, asr pc	; <UNPREDICTABLE>
   12424:	andeq	r4, r3, r4, lsr #3
   12428:	andeq	pc, r1, ip, ror #24
   1242c:	andeq	pc, r1, ip, lsr #31
   12430:	strdeq	pc, [r1], -r4
   12434:	andeq	r0, r2, r0, asr #32
   12438:	andeq	r0, r2, ip, lsl #1
   1243c:	andeq	r0, r2, r0, lsl r1
   12440:	andeq	r0, r2, ip, asr r1
   12444:			; <UNDEFINED> instruction: 0x000202bc
   12448:	andeq	r0, r2, ip, lsr r3
   1244c:	andeq	r0, r2, ip, asr #7
   12450:	ldrdeq	r0, [r2], -ip
   12454:	andeq	r0, r2, r8, lsr #10
   12458:			; <UNDEFINED> instruction: 0x000205b0
   1245c:	andeq	r0, r2, r0, ror #11
   12460:	andeq	r0, r2, r8, lsl r6
   12464:	muleq	r2, ip, r6
   12468:	andeq	r0, r2, r0, ror r7
   1246c:	andeq	r0, r2, r0, lsr #16
   12470:	andeq	r0, r2, r4, asr #17
   12474:	andeq	r0, r2, r0, lsr #18
   12478:			; <UNDEFINED> instruction: 0x000209b0
   1247c:	andeq	r0, r2, r8, lsl #22
   12480:	andeq	r0, r2, r4, ror fp
   12484:	andeq	r0, r2, ip, ror #24
   12488:	andeq	r0, r2, ip, lsl #26
   1248c:	andeq	r0, r2, r4, asr lr
   12490:	andeq	r0, r2, ip, ror #30
   12494:	andeq	r1, r2, ip, asr r0
   12498:	andeq	pc, r1, r0, lsr #30
   1249c:	andeq	r1, r2, ip, lsr #3
   124a0:	andeq	r1, r2, r4, asr #3
   124a4:	andeq	r1, r2, ip, ror #3
   124a8:	strdeq	r1, [r2], -ip
   124ac:	andeq	r1, r2, r8, asr #4
   124b0:	andeq	r1, r2, r4, ror #4
   124b4:	andeq	r2, r2, r0, ror #26
   124b8:	muleq	r2, r4, r4
   124bc:	andeq	r1, r2, r0, lsl #4
   124c0:	mov	r0, #1
   124c4:	b	11f54 <__snprintf_chk@plt+0xbcc>
   124c8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   124cc:	mov	r5, r1
   124d0:	sub	sp, sp, #12
   124d4:	mov	r4, r2
   124d8:	str	r2, [sp]
   124dc:	mov	r7, r3
   124e0:	mov	sl, r0
   124e4:	bl	1122c <strlen@plt>
   124e8:	ldr	fp, [r5]
   124ec:	cmp	fp, #0
   124f0:	beq	125b8 <__snprintf_chk@plt+0x1230>
   124f4:	mov	r3, #0
   124f8:	mov	r8, r0
   124fc:	str	r3, [sp, #4]
   12500:	mov	r6, r3
   12504:	mvn	r9, #0
   12508:	b	12534 <__snprintf_chk@plt+0x11ac>
   1250c:	bl	110dc <memcmp@plt>
   12510:	ldr	r3, [sp, #4]
   12514:	cmp	r0, #0
   12518:	movne	r3, #1
   1251c:	str	r3, [sp, #4]
   12520:	ldr	fp, [r5, #4]!
   12524:	add	r6, r6, #1
   12528:	cmp	fp, #0
   1252c:	add	r4, r4, r7
   12530:	beq	12590 <__snprintf_chk@plt+0x1208>
   12534:	mov	r2, r8
   12538:	mov	r1, sl
   1253c:	mov	r0, fp
   12540:	bl	11370 <strncmp@plt>
   12544:	cmp	r0, #0
   12548:	mov	r0, fp
   1254c:	bne	12520 <__snprintf_chk@plt+0x1198>
   12550:	bl	1122c <strlen@plt>
   12554:	ldr	r3, [sp]
   12558:	mov	r2, r7
   1255c:	mov	r1, r4
   12560:	cmp	r8, r0
   12564:	mla	r0, r7, r9, r3
   12568:	beq	125a8 <__snprintf_chk@plt+0x1220>
   1256c:	cmn	r9, #1
   12570:	moveq	r9, r6
   12574:	beq	12520 <__snprintf_chk@plt+0x1198>
   12578:	ldr	r3, [sp]
   1257c:	cmp	r3, #0
   12580:	bne	1250c <__snprintf_chk@plt+0x1184>
   12584:	mov	r3, #1
   12588:	str	r3, [sp, #4]
   1258c:	b	12520 <__snprintf_chk@plt+0x1198>
   12590:	ldr	r3, [sp, #4]
   12594:	cmp	r3, #0
   12598:	mvnne	r9, #1
   1259c:	mov	r0, r9
   125a0:	add	sp, sp, #12
   125a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125a8:	mov	r9, r6
   125ac:	mov	r0, r9
   125b0:	add	sp, sp, #12
   125b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   125b8:	mvn	r9, #0
   125bc:	b	1259c <__snprintf_chk@plt+0x1214>
   125c0:	push	{r4, r5, r6, lr}
   125c4:	mov	r6, r0
   125c8:	ldr	r0, [r1]
   125cc:	cmp	r0, #0
   125d0:	beq	12608 <__snprintf_chk@plt+0x1280>
   125d4:	mov	r4, r1
   125d8:	mov	r5, #0
   125dc:	b	125f0 <__snprintf_chk@plt+0x1268>
   125e0:	ldr	r0, [r4, #4]!
   125e4:	add	r5, r5, #1
   125e8:	cmp	r0, #0
   125ec:	beq	12608 <__snprintf_chk@plt+0x1280>
   125f0:	mov	r1, r6
   125f4:	bl	11070 <strcmp@plt>
   125f8:	cmp	r0, #0
   125fc:	bne	125e0 <__snprintf_chk@plt+0x1258>
   12600:	mov	r0, r5
   12604:	pop	{r4, r5, r6, pc}
   12608:	mvn	r0, #0
   1260c:	pop	{r4, r5, r6, pc}
   12610:	cmn	r2, #1
   12614:	push	{r4, r5, r6, lr}
   12618:	mov	r2, #5
   1261c:	sub	sp, sp, #8
   12620:	mov	r4, r1
   12624:	mov	r5, r0
   12628:	ldreq	r1, [pc, #76]	; 1267c <__snprintf_chk@plt+0x12f4>
   1262c:	ldrne	r1, [pc, #76]	; 12680 <__snprintf_chk@plt+0x12f8>
   12630:	mov	r0, #0
   12634:	bl	110f4 <dcgettext@plt>
   12638:	mov	r2, r4
   1263c:	mov	r1, #8
   12640:	mov	r6, r0
   12644:	mov	r0, #0
   12648:	bl	1c5c0 <__snprintf_chk@plt+0xb238>
   1264c:	mov	r1, r5
   12650:	mov	r4, r0
   12654:	mov	r0, #1
   12658:	bl	1c85c <__snprintf_chk@plt+0xb4d4>
   1265c:	mov	r1, #0
   12660:	mov	r3, r4
   12664:	mov	r2, r6
   12668:	str	r0, [sp]
   1266c:	mov	r0, r1
   12670:	bl	11178 <error@plt>
   12674:	add	sp, sp, #8
   12678:	pop	{r4, r5, r6, pc}
   1267c:	andeq	r1, r2, r4, lsr #11
   12680:	andeq	r1, r2, r0, asr #11
   12684:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12688:	mov	r6, r0
   1268c:	ldr	r9, [pc, #232]	; 1277c <__snprintf_chk@plt+0x13f4>
   12690:	mov	r4, r1
   12694:	mov	r7, r2
   12698:	ldr	r1, [pc, #224]	; 12780 <__snprintf_chk@plt+0x13f8>
   1269c:	mov	r2, #5
   126a0:	mov	r0, #0
   126a4:	bl	110f4 <dcgettext@plt>
   126a8:	ldr	r1, [r9]
   126ac:	bl	11040 <fputs_unlocked@plt>
   126b0:	ldr	fp, [r6]
   126b4:	cmp	fp, #0
   126b8:	movne	r8, #0
   126bc:	movne	r5, r8
   126c0:	movne	sl, #1
   126c4:	bne	12704 <__snprintf_chk@plt+0x137c>
   126c8:	b	12748 <__snprintf_chk@plt+0x13c0>
   126cc:	mov	r0, fp
   126d0:	ldr	r8, [r9]
   126d4:	bl	1c86c <__snprintf_chk@plt+0xb4e4>
   126d8:	ldr	r2, [pc, #164]	; 12784 <__snprintf_chk@plt+0x13fc>
   126dc:	mov	r1, sl
   126e0:	mov	r3, r0
   126e4:	mov	r0, r8
   126e8:	bl	112bc <__fprintf_chk@plt>
   126ec:	mov	r8, r4
   126f0:	ldr	fp, [r6, #4]!
   126f4:	add	r5, r5, #1
   126f8:	cmp	fp, #0
   126fc:	add	r4, r4, r7
   12700:	beq	12748 <__snprintf_chk@plt+0x13c0>
   12704:	cmp	r5, #0
   12708:	mov	r1, r4
   1270c:	mov	r2, r7
   12710:	mov	r0, r8
   12714:	beq	126cc <__snprintf_chk@plt+0x1344>
   12718:	bl	110dc <memcmp@plt>
   1271c:	cmp	r0, #0
   12720:	bne	126cc <__snprintf_chk@plt+0x1344>
   12724:	mov	r0, fp
   12728:	ldr	fp, [r9]
   1272c:	bl	1c86c <__snprintf_chk@plt+0xb4e4>
   12730:	ldr	r2, [pc, #80]	; 12788 <__snprintf_chk@plt+0x1400>
   12734:	mov	r1, sl
   12738:	mov	r3, r0
   1273c:	mov	r0, fp
   12740:	bl	112bc <__fprintf_chk@plt>
   12744:	b	126f0 <__snprintf_chk@plt+0x1368>
   12748:	ldr	r0, [r9]
   1274c:	ldr	r3, [r0, #20]
   12750:	ldr	r2, [r0, #24]
   12754:	cmp	r3, r2
   12758:	bcs	12770 <__snprintf_chk@plt+0x13e8>
   1275c:	add	r1, r3, #1
   12760:	mov	r2, #10
   12764:	str	r1, [r0, #20]
   12768:	strb	r2, [r3]
   1276c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12770:	mov	r1, #10
   12774:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12778:	b	112e0 <__overflow@plt>
   1277c:	muleq	r3, r8, r1
   12780:	andeq	r1, r2, r0, ror #11
   12784:	strdeq	r1, [r2], -r8
   12788:	andeq	r1, r2, r0, lsl #12
   1278c:	push	{r4, r5, r6, r7, r8, lr}
   12790:	mov	r7, r0
   12794:	ldrb	ip, [sp, #32]
   12798:	mov	r5, r1
   1279c:	mov	r4, r2
   127a0:	cmp	ip, #0
   127a4:	mov	r6, r3
   127a8:	beq	127f8 <__snprintf_chk@plt+0x1470>
   127ac:	ldr	r3, [sp, #24]
   127b0:	mov	r2, r6
   127b4:	mov	r1, r4
   127b8:	mov	r0, r5
   127bc:	bl	124c8 <__snprintf_chk@plt+0x1140>
   127c0:	cmp	r0, #0
   127c4:	popge	{r4, r5, r6, r7, r8, pc}
   127c8:	mov	r2, r0
   127cc:	mov	r1, r5
   127d0:	mov	r0, r7
   127d4:	bl	12610 <__snprintf_chk@plt+0x1288>
   127d8:	mov	r0, r4
   127dc:	ldr	r2, [sp, #24]
   127e0:	mov	r1, r6
   127e4:	bl	12684 <__snprintf_chk@plt+0x12fc>
   127e8:	ldr	r3, [sp, #28]
   127ec:	blx	r3
   127f0:	mvn	r0, #0
   127f4:	pop	{r4, r5, r6, r7, r8, pc}
   127f8:	mov	r1, r2
   127fc:	mov	r0, r5
   12800:	bl	125c0 <__snprintf_chk@plt+0x1238>
   12804:	cmp	r0, #0
   12808:	popge	{r4, r5, r6, r7, r8, pc}
   1280c:	b	127c8 <__snprintf_chk@plt+0x1440>
   12810:	push	{r4, r5, r6, r7, r8, lr}
   12814:	ldr	r7, [r1]
   12818:	cmp	r7, #0
   1281c:	beq	1285c <__snprintf_chk@plt+0x14d4>
   12820:	mov	r6, r3
   12824:	mov	r8, r0
   12828:	mov	r4, r2
   1282c:	mov	r5, r1
   12830:	b	12840 <__snprintf_chk@plt+0x14b8>
   12834:	ldr	r7, [r5, #4]!
   12838:	cmp	r7, #0
   1283c:	beq	1285c <__snprintf_chk@plt+0x14d4>
   12840:	mov	r1, r4
   12844:	mov	r2, r6
   12848:	mov	r0, r8
   1284c:	bl	110dc <memcmp@plt>
   12850:	add	r4, r4, r6
   12854:	cmp	r0, #0
   12858:	bne	12834 <__snprintf_chk@plt+0x14ac>
   1285c:	mov	r0, r7
   12860:	pop	{r4, r5, r6, r7, r8, pc}
   12864:	ldr	r3, [pc, #4]	; 12870 <__snprintf_chk@plt+0x14e8>
   12868:	str	r0, [r3]
   1286c:	bx	lr
   12870:			; <UNDEFINED> instruction: 0x000341b4
   12874:	ldr	r3, [pc, #4]	; 12880 <__snprintf_chk@plt+0x14f8>
   12878:	strb	r0, [r3, #4]
   1287c:	bx	lr
   12880:			; <UNDEFINED> instruction: 0x000341b4
   12884:	ldr	r3, [pc, #192]	; 1294c <__snprintf_chk@plt+0x15c4>
   12888:	push	{r4, r5, r6, lr}
   1288c:	sub	sp, sp, #8
   12890:	ldr	r0, [r3]
   12894:	bl	1d8f8 <__snprintf_chk@plt+0xc570>
   12898:	cmp	r0, #0
   1289c:	beq	128c0 <__snprintf_chk@plt+0x1538>
   128a0:	ldr	r4, [pc, #168]	; 12950 <__snprintf_chk@plt+0x15c8>
   128a4:	ldrb	r3, [r4, #4]
   128a8:	cmp	r3, #0
   128ac:	beq	128dc <__snprintf_chk@plt+0x1554>
   128b0:	bl	11250 <__errno_location@plt>
   128b4:	ldr	r3, [r0]
   128b8:	cmp	r3, #32
   128bc:	bne	128dc <__snprintf_chk@plt+0x1554>
   128c0:	ldr	r3, [pc, #140]	; 12954 <__snprintf_chk@plt+0x15cc>
   128c4:	ldr	r0, [r3]
   128c8:	bl	1d8f8 <__snprintf_chk@plt+0xc570>
   128cc:	cmp	r0, #0
   128d0:	bne	12924 <__snprintf_chk@plt+0x159c>
   128d4:	add	sp, sp, #8
   128d8:	pop	{r4, r5, r6, pc}
   128dc:	mov	r2, #5
   128e0:	ldr	r1, [pc, #112]	; 12958 <__snprintf_chk@plt+0x15d0>
   128e4:	mov	r0, #0
   128e8:	bl	110f4 <dcgettext@plt>
   128ec:	ldr	r4, [r4]
   128f0:	cmp	r4, #0
   128f4:	mov	r5, r0
   128f8:	beq	12930 <__snprintf_chk@plt+0x15a8>
   128fc:	bl	11250 <__errno_location@plt>
   12900:	ldr	r6, [r0]
   12904:	mov	r0, r4
   12908:	bl	1c6d4 <__snprintf_chk@plt+0xb34c>
   1290c:	mov	r1, r6
   12910:	str	r5, [sp]
   12914:	ldr	r2, [pc, #64]	; 1295c <__snprintf_chk@plt+0x15d4>
   12918:	mov	r3, r0
   1291c:	mov	r0, #0
   12920:	bl	11178 <error@plt>
   12924:	ldr	r3, [pc, #52]	; 12960 <__snprintf_chk@plt+0x15d8>
   12928:	ldr	r0, [r3]
   1292c:	bl	110ac <_exit@plt>
   12930:	bl	11250 <__errno_location@plt>
   12934:	mov	r3, r5
   12938:	ldr	r2, [pc, #36]	; 12964 <__snprintf_chk@plt+0x15dc>
   1293c:	ldr	r1, [r0]
   12940:	mov	r0, r4
   12944:	bl	11178 <error@plt>
   12948:	b	12924 <__snprintf_chk@plt+0x159c>
   1294c:	andeq	r4, r3, r4, lsr #3
   12950:			; <UNDEFINED> instruction: 0x000341b4
   12954:	muleq	r3, r8, r1
   12958:	andeq	r1, r2, r8, lsl #12
   1295c:	andeq	r1, r2, r4, lsl r6
   12960:	andeq	r4, r3, r0, asr #2
   12964:	andeq	r1, r2, r8, lsl r6
   12968:	push	{r4, r5, lr}
   1296c:	sub	sp, sp, #12
   12970:	mov	r4, r0
   12974:	bl	112b0 <fileno@plt>
   12978:	cmp	r0, #0
   1297c:	mov	r0, r4
   12980:	blt	129fc <__snprintf_chk@plt+0x1674>
   12984:	bl	111cc <__freading@plt>
   12988:	cmp	r0, #0
   1298c:	bne	129c8 <__snprintf_chk@plt+0x1640>
   12990:	mov	r0, r4
   12994:	bl	12a08 <__snprintf_chk@plt+0x1680>
   12998:	cmp	r0, #0
   1299c:	beq	129f8 <__snprintf_chk@plt+0x1670>
   129a0:	bl	11250 <__errno_location@plt>
   129a4:	mov	r5, r0
   129a8:	mov	r0, r4
   129ac:	ldr	r4, [r5]
   129b0:	bl	112c8 <fclose@plt>
   129b4:	cmp	r4, #0
   129b8:	mvnne	r0, #0
   129bc:	strne	r4, [r5]
   129c0:	add	sp, sp, #12
   129c4:	pop	{r4, r5, pc}
   129c8:	mov	r0, r4
   129cc:	bl	112b0 <fileno@plt>
   129d0:	mov	r3, #1
   129d4:	str	r3, [sp]
   129d8:	mov	r2, #0
   129dc:	mov	r3, #0
   129e0:	bl	11148 <lseek64@plt>
   129e4:	mvn	r3, #0
   129e8:	mvn	r2, #0
   129ec:	cmp	r1, r3
   129f0:	cmpeq	r0, r2
   129f4:	bne	12990 <__snprintf_chk@plt+0x1608>
   129f8:	mov	r0, r4
   129fc:	add	sp, sp, #12
   12a00:	pop	{r4, r5, lr}
   12a04:	b	112c8 <fclose@plt>
   12a08:	push	{r4, lr}
   12a0c:	subs	r4, r0, #0
   12a10:	sub	sp, sp, #8
   12a14:	beq	12a30 <__snprintf_chk@plt+0x16a8>
   12a18:	bl	111cc <__freading@plt>
   12a1c:	cmp	r0, #0
   12a20:	beq	12a30 <__snprintf_chk@plt+0x16a8>
   12a24:	ldr	r3, [r4]
   12a28:	tst	r3, #256	; 0x100
   12a2c:	bne	12a40 <__snprintf_chk@plt+0x16b8>
   12a30:	mov	r0, r4
   12a34:	add	sp, sp, #8
   12a38:	pop	{r4, lr}
   12a3c:	b	11088 <fflush@plt>
   12a40:	mov	r3, #1
   12a44:	str	r3, [sp]
   12a48:	mov	r2, #0
   12a4c:	mov	r3, #0
   12a50:	mov	r0, r4
   12a54:	bl	14744 <__snprintf_chk@plt+0x33bc>
   12a58:	mov	r0, r4
   12a5c:	add	sp, sp, #8
   12a60:	pop	{r4, lr}
   12a64:	b	11088 <fflush@plt>
   12a68:	cmp	r2, #0
   12a6c:	bxeq	lr
   12a70:	push	{r4, r5, r6, r7, r8, lr}
   12a74:	mov	r6, r0
   12a78:	mov	r4, r1
   12a7c:	add	r5, r1, r2
   12a80:	bl	111e4 <__ctype_tolower_loc@plt>
   12a84:	mov	r7, r0
   12a88:	ldrb	r2, [r4], #1
   12a8c:	ldr	r3, [r7]
   12a90:	mov	r1, r6
   12a94:	ldr	r0, [r3, r2, lsl #2]
   12a98:	bl	1131c <fputc@plt>
   12a9c:	cmp	r4, r5
   12aa0:	bne	12a88 <__snprintf_chk@plt+0x1700>
   12aa4:	pop	{r4, r5, r6, r7, r8, pc}
   12aa8:	cmp	r2, #0
   12aac:	bxeq	lr
   12ab0:	push	{r4, r5, r6, r7, r8, lr}
   12ab4:	mov	r6, r0
   12ab8:	mov	r4, r1
   12abc:	add	r5, r1, r2
   12ac0:	bl	111f0 <__ctype_toupper_loc@plt>
   12ac4:	mov	r7, r0
   12ac8:	ldrb	r2, [r4], #1
   12acc:	ldr	r3, [r7]
   12ad0:	mov	r1, r6
   12ad4:	ldr	r0, [r3, r2, lsl #2]
   12ad8:	bl	1131c <fputc@plt>
   12adc:	cmp	r4, r5
   12ae0:	bne	12ac8 <__snprintf_chk@plt+0x1740>
   12ae4:	pop	{r4, r5, r6, r7, r8, pc}
   12ae8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12aec:	sub	sp, sp, #1104	; 0x450
   12af0:	sub	sp, sp, #12
   12af4:	mov	r4, r2
   12af8:	str	r2, [sp, #32]
   12afc:	mov	r9, r1
   12b00:	str	r3, [sp, #52]	; 0x34
   12b04:	mov	sl, r0
   12b08:	bl	11250 <__errno_location@plt>
   12b0c:	ldr	r3, [r4, #40]	; 0x28
   12b10:	ldr	r2, [r4, #8]
   12b14:	mov	r1, r3
   12b18:	ldr	r3, [pc, #4024]	; 13ad8 <__snprintf_chk@plt+0x2750>
   12b1c:	mov	ip, r2
   12b20:	str	r2, [sp, #48]	; 0x30
   12b24:	subs	r2, r1, #0
   12b28:	moveq	r2, r3
   12b2c:	cmp	ip, #12
   12b30:	str	r2, [sp, #56]	; 0x38
   12b34:	ldr	r7, [sp, #1156]	; 0x484
   12b38:	ldr	r3, [r0]
   12b3c:	str	r0, [sp, #44]	; 0x2c
   12b40:	str	r3, [sp, #60]	; 0x3c
   12b44:	ble	12fbc <__snprintf_chk@plt+0x1c34>
   12b48:	sub	r3, ip, #12
   12b4c:	str	r3, [sp, #48]	; 0x30
   12b50:	ldrb	r3, [r9]
   12b54:	cmp	r3, #0
   12b58:	beq	141a4 <__snprintf_chk@plt+0x2e1c>
   12b5c:	ldr	fp, [pc, #3960]	; 13adc <__snprintf_chk@plt+0x2754>
   12b60:	mov	r2, #0
   12b64:	str	r2, [sp, #28]
   12b68:	cmp	r3, #37	; 0x25
   12b6c:	beq	12c28 <__snprintf_chk@plt+0x18a0>
   12b70:	bic	r4, r7, r7, asr #31
   12b74:	ldr	r3, [sp, #28]
   12b78:	cmp	r4, #1
   12b7c:	movcs	r6, r4
   12b80:	movcc	r6, #1
   12b84:	mvn	r3, r3
   12b88:	cmp	r6, r3
   12b8c:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   12b90:	cmp	sl, #0
   12b94:	beq	12bd0 <__snprintf_chk@plt+0x1848>
   12b98:	cmp	r4, #1
   12b9c:	subgt	r4, r4, #1
   12ba0:	movgt	r7, #0
   12ba4:	movgt	r5, #32
   12ba8:	ble	12bc4 <__snprintf_chk@plt+0x183c>
   12bac:	add	r7, r7, #1
   12bb0:	mov	r1, sl
   12bb4:	mov	r0, r5
   12bb8:	bl	1131c <fputc@plt>
   12bbc:	cmp	r4, r7
   12bc0:	bne	12bac <__snprintf_chk@plt+0x1824>
   12bc4:	mov	r1, sl
   12bc8:	ldrb	r0, [r9]
   12bcc:	bl	1131c <fputc@plt>
   12bd0:	ldr	r3, [sp, #28]
   12bd4:	mov	r4, r9
   12bd8:	add	r3, r3, r6
   12bdc:	str	r3, [sp, #28]
   12be0:	ldrb	r3, [r4, #1]
   12be4:	add	r9, r4, #1
   12be8:	mvn	r7, #0
   12bec:	cmp	r3, #0
   12bf0:	bne	12b68 <__snprintf_chk@plt+0x17e0>
   12bf4:	ldr	r3, [sp, #44]	; 0x2c
   12bf8:	ldr	r2, [sp, #60]	; 0x3c
   12bfc:	str	r2, [r3]
   12c00:	b	12c18 <__snprintf_chk@plt+0x1890>
   12c04:	ldr	r2, [sp, #44]	; 0x2c
   12c08:	mov	r3, #34	; 0x22
   12c0c:	str	r3, [r2]
   12c10:	mov	r3, #0
   12c14:	str	r3, [sp, #28]
   12c18:	ldr	r0, [sp, #28]
   12c1c:	add	sp, sp, #1104	; 0x450
   12c20:	add	sp, sp, #12
   12c24:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12c28:	mov	r6, #0
   12c2c:	ldr	r3, [sp, #52]	; 0x34
   12c30:	mov	r5, r6
   12c34:	mov	r4, r9
   12c38:	str	r3, [sp, #40]	; 0x28
   12c3c:	ldrb	r1, [r4, #1]!
   12c40:	sub	r3, r1, #35	; 0x23
   12c44:	mov	r0, r1
   12c48:	cmp	r3, #60	; 0x3c
   12c4c:	ldrls	pc, [pc, r3, lsl #2]
   12c50:	b	12d64 <__snprintf_chk@plt+0x19dc>
   12c54:	andeq	r2, r1, ip, asr sp
   12c58:	andeq	r2, r1, r4, ror #26
   12c5c:	andeq	r2, r1, r4, ror #26
   12c60:	andeq	r2, r1, r4, ror #26
   12c64:	andeq	r2, r1, r4, ror #26
   12c68:	andeq	r2, r1, r4, ror #26
   12c6c:	andeq	r2, r1, r4, ror #26
   12c70:	andeq	r2, r1, r4, ror #26
   12c74:	andeq	r2, r1, r4, asr sp
   12c78:	andeq	r2, r1, r4, ror #26
   12c7c:	andeq	r2, r1, r4, asr sp
   12c80:	andeq	r2, r1, r4, ror #26
   12c84:	andeq	r2, r1, r4, ror #26
   12c88:	andeq	r2, r1, r4, asr sp
   12c8c:	andeq	r2, r1, r4, ror #26
   12c90:	andeq	r2, r1, r4, ror #26
   12c94:	andeq	r2, r1, r4, ror #26
   12c98:	andeq	r2, r1, r4, ror #26
   12c9c:	andeq	r2, r1, r4, ror #26
   12ca0:	andeq	r2, r1, r4, ror #26
   12ca4:	andeq	r2, r1, r4, ror #26
   12ca8:	andeq	r2, r1, r4, ror #26
   12cac:	andeq	r2, r1, r4, ror #26
   12cb0:	andeq	r2, r1, r4, ror #26
   12cb4:	andeq	r2, r1, r4, ror #26
   12cb8:	andeq	r2, r1, r4, ror #26
   12cbc:	andeq	r2, r1, r4, ror #26
   12cc0:	andeq	r2, r1, r4, ror #26
   12cc4:	andeq	r2, r1, r4, ror #26
   12cc8:	andeq	r2, r1, r4, ror #26
   12ccc:	andeq	r2, r1, r4, ror #26
   12cd0:	andeq	r2, r1, r4, ror #26
   12cd4:	andeq	r2, r1, r4, ror #26
   12cd8:	andeq	r2, r1, r4, ror #26
   12cdc:	andeq	r2, r1, r4, ror #26
   12ce0:	andeq	r2, r1, r4, ror #26
   12ce4:	andeq	r2, r1, r4, ror #26
   12ce8:	andeq	r2, r1, r4, ror #26
   12cec:	andeq	r2, r1, r4, ror #26
   12cf0:	andeq	r2, r1, r4, ror #26
   12cf4:	andeq	r2, r1, r4, ror #26
   12cf8:	andeq	r2, r1, r4, ror #26
   12cfc:	andeq	r2, r1, r4, ror #26
   12d00:	andeq	r2, r1, r4, ror #26
   12d04:	andeq	r2, r1, r4, ror #26
   12d08:	andeq	r2, r1, r4, ror #26
   12d0c:	andeq	r2, r1, r4, ror #26
   12d10:	andeq	r2, r1, r4, ror #26
   12d14:	andeq	r2, r1, r4, ror #26
   12d18:	andeq	r2, r1, r4, ror #26
   12d1c:	andeq	r2, r1, r4, ror #26
   12d20:	andeq	r2, r1, r4, ror #26
   12d24:	andeq	r2, r1, r4, ror #26
   12d28:	andeq	r2, r1, r4, ror #26
   12d2c:	andeq	r2, r1, r4, ror #26
   12d30:	andeq	r2, r1, r4, ror #26
   12d34:	andeq	r2, r1, r4, ror #26
   12d38:	andeq	r2, r1, r4, ror #26
   12d3c:	andeq	r2, r1, r4, ror #26
   12d40:	andeq	r2, r1, r8, asr #26
   12d44:	andeq	r2, r1, r4, asr sp
   12d48:	mov	r3, #1
   12d4c:	str	r3, [sp, #40]	; 0x28
   12d50:	b	12c3c <__snprintf_chk@plt+0x18b4>
   12d54:	mov	r5, r1
   12d58:	b	12c3c <__snprintf_chk@plt+0x18b4>
   12d5c:	mov	r6, #1
   12d60:	b	12c3c <__snprintf_chk@plt+0x18b4>
   12d64:	sub	r3, r1, #48	; 0x30
   12d68:	cmp	r3, #9
   12d6c:	bhi	12db0 <__snprintf_chk@plt+0x1a28>
   12d70:	mov	r7, #0
   12d74:	mvn	r8, #-2147483648	; 0x80000000
   12d78:	cmp	r7, #0
   12d7c:	blt	130ac <__snprintf_chk@plt+0x1d24>
   12d80:	ldr	r3, [pc, #3416]	; 13ae0 <__snprintf_chk@plt+0x2758>
   12d84:	cmp	r7, r3
   12d88:	ble	130c8 <__snprintf_chk@plt+0x1d40>
   12d8c:	mov	r3, r4
   12d90:	ldrb	r1, [r3, #1]
   12d94:	add	r4, r3, #1
   12d98:	mov	r3, r4
   12d9c:	sub	r2, r1, #48	; 0x30
   12da0:	cmp	r2, #9
   12da4:	bls	12d90 <__snprintf_chk@plt+0x1a08>
   12da8:	mov	r0, r1
   12dac:	mvn	r7, #-2147483648	; 0x80000000
   12db0:	cmp	r1, #69	; 0x45
   12db4:	beq	12fd0 <__snprintf_chk@plt+0x1c48>
   12db8:	cmp	r1, #79	; 0x4f
   12dbc:	movne	r8, #0
   12dc0:	beq	12fd0 <__snprintf_chk@plt+0x1c48>
   12dc4:	cmp	r1, #122	; 0x7a
   12dc8:	ldrls	pc, [pc, r1, lsl #2]
   12dcc:	b	12fe8 <__snprintf_chk@plt+0x1c60>
   12dd0:	andeq	r2, r1, r4, ror #31
   12dd4:	andeq	r2, r1, r8, ror #31
   12dd8:	andeq	r2, r1, r8, ror #31
   12ddc:	andeq	r2, r1, r8, ror #31
   12de0:	andeq	r2, r1, r8, ror #31
   12de4:	andeq	r2, r1, r8, ror #31
   12de8:	andeq	r2, r1, r8, ror #31
   12dec:	andeq	r2, r1, r8, ror #31
   12df0:	andeq	r2, r1, r8, ror #31
   12df4:	andeq	r2, r1, r8, ror #31
   12df8:	andeq	r2, r1, r8, ror #31
   12dfc:	andeq	r2, r1, r8, ror #31
   12e00:	andeq	r2, r1, r8, ror #31
   12e04:	andeq	r2, r1, r8, ror #31
   12e08:	andeq	r2, r1, r8, ror #31
   12e0c:	andeq	r2, r1, r8, ror #31
   12e10:	andeq	r2, r1, r8, ror #31
   12e14:	andeq	r2, r1, r8, ror #31
   12e18:	andeq	r2, r1, r8, ror #31
   12e1c:	andeq	r2, r1, r8, ror #31
   12e20:	andeq	r2, r1, r8, ror #31
   12e24:	andeq	r2, r1, r8, ror #31
   12e28:	andeq	r2, r1, r8, ror #31
   12e2c:	andeq	r2, r1, r8, ror #31
   12e30:	andeq	r2, r1, r8, ror #31
   12e34:	andeq	r2, r1, r8, ror #31
   12e38:	andeq	r2, r1, r8, ror #31
   12e3c:	andeq	r2, r1, r8, ror #31
   12e40:	andeq	r2, r1, r8, ror #31
   12e44:	andeq	r2, r1, r8, ror #31
   12e48:	andeq	r2, r1, r8, ror #31
   12e4c:	andeq	r2, r1, r8, ror #31
   12e50:	andeq	r2, r1, r8, ror #31
   12e54:	andeq	r2, r1, r8, ror #31
   12e58:	andeq	r2, r1, r8, ror #31
   12e5c:	andeq	r2, r1, r8, ror #31
   12e60:	andeq	r2, r1, r8, ror #31
   12e64:			; <UNDEFINED> instruction: 0x00013db4
   12e68:	andeq	r2, r1, r8, ror #31
   12e6c:	andeq	r2, r1, r8, ror #31
   12e70:	andeq	r2, r1, r8, ror #31
   12e74:	andeq	r2, r1, r8, ror #31
   12e78:	andeq	r2, r1, r8, ror #31
   12e7c:	andeq	r2, r1, r8, ror #31
   12e80:	andeq	r2, r1, r8, ror #31
   12e84:	andeq	r2, r1, r8, ror #31
   12e88:	andeq	r2, r1, r8, ror #31
   12e8c:	andeq	r2, r1, r8, ror #31
   12e90:	andeq	r2, r1, r8, ror #31
   12e94:	andeq	r2, r1, r8, ror #31
   12e98:	andeq	r2, r1, r8, ror #31
   12e9c:	andeq	r2, r1, r8, ror #31
   12ea0:	andeq	r2, r1, r8, ror #31
   12ea4:	andeq	r2, r1, r8, ror #31
   12ea8:	andeq	r2, r1, r8, ror #31
   12eac:	andeq	r2, r1, r8, ror #31
   12eb0:	andeq	r2, r1, r8, ror #31
   12eb4:	andeq	r2, r1, r8, ror #31
   12eb8:	ldrdeq	r3, [r1], -r0
   12ebc:	andeq	r2, r1, r8, ror #31
   12ec0:	andeq	r2, r1, r8, ror #31
   12ec4:	andeq	r2, r1, r8, ror #31
   12ec8:	andeq	r2, r1, r8, ror #31
   12ecc:	andeq	r2, r1, r8, ror #31
   12ed0:	andeq	r2, r1, r8, ror #31
   12ed4:	andeq	r3, r1, r8, lsr #6
   12ed8:	andeq	r3, r1, r0, ror r1
   12edc:	ldrdeq	r3, [r1], -ip
   12ee0:	andeq	r3, r1, ip, asr #20
   12ee4:	andeq	r2, r1, r8, ror #31
   12ee8:	andeq	r3, r1, r0, asr #18
   12eec:	ldrdeq	r3, [r1], -r0
   12ef0:			; <UNDEFINED> instruction: 0x000137b8
   12ef4:	andeq	r3, r1, r4, lsr #15
   12ef8:	andeq	r2, r1, r8, ror #31
   12efc:	andeq	r2, r1, r8, ror #31
   12f00:	andeq	r2, r1, r8, ror #31
   12f04:	andeq	r3, r1, ip, lsl #15
   12f08:	andeq	r3, r1, r8, ror sl
   12f0c:	andeq	r2, r1, r8, ror #31
   12f10:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   12f14:	andeq	r2, r1, r8, ror #31
   12f18:	andeq	r3, r1, r8, asr #30
   12f1c:	andeq	r3, r1, r0, lsr pc
   12f20:	andeq	r3, r1, r8, lsl #29
   12f24:	andeq	r3, r1, r0, asr lr
   12f28:	ldrdeq	r3, [r1], -r0
   12f2c:	strdeq	r3, [r1], -r4
   12f30:	strdeq	r3, [r1], -r0
   12f34:	andeq	r3, r1, r8, ror pc
   12f38:	andeq	r4, r1, r4, rrx
   12f3c:	andeq	r2, r1, r8, ror #31
   12f40:	andeq	r2, r1, r8, ror #31
   12f44:	andeq	r2, r1, r8, ror #31
   12f48:	andeq	r2, r1, r8, ror #31
   12f4c:	andeq	r2, r1, r8, ror #31
   12f50:	andeq	r2, r1, r8, ror #31
   12f54:	andeq	r3, r1, r8, lsr #6
   12f58:	strdeq	r3, [r1], -r8
   12f5c:	strdeq	r3, [r1], -r0
   12f60:	andeq	r3, r1, r4, lsr #24
   12f64:	andeq	r3, r1, r4, lsl #24
   12f68:	andeq	r2, r1, r8, ror #31
   12f6c:	ldrdeq	r3, [r1], -r0
   12f70:	strdeq	r3, [r1], -r8
   12f74:	andeq	r2, r1, r8, ror #31
   12f78:	muleq	r1, r4, lr
   12f7c:	andeq	r3, r1, r4, ror #30
   12f80:	andeq	r3, r1, r4, asr pc
   12f84:	andeq	r3, r1, r0, asr r7
   12f88:	andeq	r3, r1, r8, asr #10
   12f8c:	andeq	r2, r1, r8, ror #31
   12f90:	muleq	r1, r4, sp
   12f94:	andeq	r3, r1, r0, ror #26
   12f98:	andeq	r3, r1, r4, lsl #3
   12f9c:	andeq	r3, r1, r0, ror #6
   12fa0:	andeq	r3, r1, r4, asr #13
   12fa4:	andeq	r3, r1, r0, ror #11
   12fa8:	andeq	r2, r1, r8, ror #31
   12fac:	andeq	r3, r1, r0, ror #20
   12fb0:	strdeq	r3, [r1], -r0
   12fb4:	andeq	r3, r1, ip, lsl sp
   12fb8:	andeq	r3, r1, ip, lsr ip
   12fbc:	ldr	r2, [sp, #48]	; 0x30
   12fc0:	subs	r3, r2, #0
   12fc4:	moveq	r3, #12
   12fc8:	str	r3, [sp, #48]	; 0x30
   12fcc:	b	12b50 <__snprintf_chk@plt+0x17c8>
   12fd0:	ldrb	r1, [r4, #1]
   12fd4:	mov	r8, r0
   12fd8:	add	r4, r4, #1
   12fdc:	mov	r0, r1
   12fe0:	b	12dc4 <__snprintf_chk@plt+0x1a3c>
   12fe4:	sub	r4, r4, #1
   12fe8:	subs	r3, r5, #45	; 0x2d
   12fec:	movne	r3, #1
   12ff0:	cmp	r7, #0
   12ff4:	movlt	r3, #0
   12ff8:	cmp	r3, #0
   12ffc:	sub	r6, r4, r9
   13000:	add	r6, r6, #1
   13004:	moveq	r7, #0
   13008:	cmp	r6, r7
   1300c:	movcs	r3, r6
   13010:	movcc	r3, r7
   13014:	mov	r2, r3
   13018:	str	r3, [sp, #36]	; 0x24
   1301c:	ldr	r3, [sp, #28]
   13020:	mvn	r3, r3
   13024:	cmp	r2, r3
   13028:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   1302c:	cmp	sl, #0
   13030:	beq	13098 <__snprintf_chk@plt+0x1d10>
   13034:	cmp	r6, r7
   13038:	bcs	1307c <__snprintf_chk@plt+0x1cf4>
   1303c:	cmp	r5, #43	; 0x2b
   13040:	cmpne	r5, #48	; 0x30
   13044:	moveq	r5, #1
   13048:	movne	r5, #0
   1304c:	sub	r7, r7, r6
   13050:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13054:	cmp	r7, #0
   13058:	movne	r8, r5
   1305c:	movne	r5, #32
   13060:	beq	1307c <__snprintf_chk@plt+0x1cf4>
   13064:	add	r8, r8, #1
   13068:	mov	r1, sl
   1306c:	mov	r0, r5
   13070:	bl	1131c <fputc@plt>
   13074:	cmp	r7, r8
   13078:	bne	13064 <__snprintf_chk@plt+0x1cdc>
   1307c:	ldr	r3, [sp, #40]	; 0x28
   13080:	cmp	r3, #0
   13084:	beq	132ac <__snprintf_chk@plt+0x1f24>
   13088:	mov	r2, r6
   1308c:	mov	r1, r9
   13090:	mov	r0, sl
   13094:	bl	12aa8 <__snprintf_chk@plt+0x1720>
   13098:	ldr	r3, [sp, #28]
   1309c:	ldr	r2, [sp, #36]	; 0x24
   130a0:	add	r3, r3, r2
   130a4:	str	r3, [sp, #28]
   130a8:	b	12be0 <__snprintf_chk@plt+0x1858>
   130ac:	cmn	r7, #1
   130b0:	beq	13144 <__snprintf_chk@plt+0x1dbc>
   130b4:	mov	r1, r7
   130b8:	mov	r0, #-2147483648	; 0x80000000
   130bc:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   130c0:	cmp	r0, #9
   130c4:	ble	12d8c <__snprintf_chk@plt+0x1a04>
   130c8:	ldrb	r0, [r4]
   130cc:	add	r7, r7, r7, lsl #2
   130d0:	cmp	r0, #47	; 0x2f
   130d4:	lsl	r3, r7, #1
   130d8:	mov	r1, r3
   130dc:	ble	1315c <__snprintf_chk@plt+0x1dd4>
   130e0:	cmp	r3, #0
   130e4:	blt	13120 <__snprintf_chk@plt+0x1d98>
   130e8:	sub	r2, r0, #48	; 0x30
   130ec:	sub	r2, r8, r2
   130f0:	cmp	r3, r2
   130f4:	movle	r2, #0
   130f8:	movgt	r2, #1
   130fc:	cmp	r2, #0
   13100:	beq	13120 <__snprintf_chk@plt+0x1d98>
   13104:	ldrb	r1, [r4, #1]
   13108:	add	r3, r4, #1
   1310c:	sub	r2, r1, #48	; 0x30
   13110:	cmp	r2, #9
   13114:	bls	12d90 <__snprintf_chk@plt+0x1a08>
   13118:	mov	r4, r3
   1311c:	b	12da8 <__snprintf_chk@plt+0x1a20>
   13120:	ldrb	r1, [r4, #1]
   13124:	add	r3, r0, r3
   13128:	sub	r7, r3, #48	; 0x30
   1312c:	sub	r3, r1, #48	; 0x30
   13130:	cmp	r3, #9
   13134:	add	r4, r4, #1
   13138:	bls	12d78 <__snprintf_chk@plt+0x19f0>
   1313c:	mov	r0, r1
   13140:	b	12db0 <__snprintf_chk@plt+0x1a28>
   13144:	ldrb	r0, [r4]
   13148:	cmp	r0, #47	; 0x2f
   1314c:	mvngt	r3, #9
   13150:	bgt	13120 <__snprintf_chk@plt+0x1d98>
   13154:	mvn	r1, #9
   13158:	mov	r3, r1
   1315c:	rsb	r2, r0, #-2147483600	; 0x80000030
   13160:	cmp	r2, r1
   13164:	movle	r2, #0
   13168:	movgt	r2, #1
   1316c:	b	130fc <__snprintf_chk@plt+0x1d74>
   13170:	cmp	r8, #69	; 0x45
   13174:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13178:	cmp	r6, #0
   1317c:	beq	13188 <__snprintf_chk@plt+0x1e00>
   13180:	str	r6, [sp, #40]	; 0x28
   13184:	mov	r6, #0
   13188:	cmp	r8, #0
   1318c:	mov	r2, #32
   13190:	mov	r3, #37	; 0x25
   13194:	strb	r2, [sp, #72]	; 0x48
   13198:	strb	r3, [sp, #73]	; 0x49
   1319c:	addeq	r9, sp, #72	; 0x48
   131a0:	addeq	ip, sp, #74	; 0x4a
   131a4:	bne	1329c <__snprintf_chk@plt+0x1f14>
   131a8:	mov	r8, #0
   131ac:	strb	r1, [ip]
   131b0:	mov	r2, r9
   131b4:	add	r0, sp, #88	; 0x58
   131b8:	ldr	r3, [sp, #32]
   131bc:	mov	r1, #1024	; 0x400
   131c0:	strb	r8, [ip, #1]
   131c4:	bl	111b4 <strftime@plt>
   131c8:	cmp	r0, #0
   131cc:	beq	12be0 <__snprintf_chk@plt+0x1858>
   131d0:	cmp	r7, r8
   131d4:	movlt	r3, #0
   131d8:	movge	r3, #1
   131dc:	cmp	r5, #45	; 0x2d
   131e0:	moveq	r3, #0
   131e4:	cmp	r3, r8
   131e8:	sub	r9, r0, #1
   131ec:	moveq	r7, r8
   131f0:	cmp	r9, r7
   131f4:	movcs	r3, r9
   131f8:	movcc	r3, r7
   131fc:	mov	r2, r3
   13200:	str	r3, [sp, #36]	; 0x24
   13204:	ldr	r3, [sp, #28]
   13208:	mvn	r3, r3
   1320c:	cmp	r2, r3
   13210:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   13214:	cmp	sl, #0
   13218:	beq	13098 <__snprintf_chk@plt+0x1d10>
   1321c:	cmp	r9, r7
   13220:	bcs	13260 <__snprintf_chk@plt+0x1ed8>
   13224:	cmp	r5, #43	; 0x2b
   13228:	cmpne	r5, #48	; 0x30
   1322c:	moveq	r5, #1
   13230:	movne	r5, #0
   13234:	sub	r7, r7, r9
   13238:	bne	132fc <__snprintf_chk@plt+0x1f74>
   1323c:	cmp	r7, #0
   13240:	beq	13260 <__snprintf_chk@plt+0x1ed8>
   13244:	mov	r5, #48	; 0x30
   13248:	add	r8, r8, #1
   1324c:	mov	r1, sl
   13250:	mov	r0, r5
   13254:	bl	1131c <fputc@plt>
   13258:	cmp	r7, r8
   1325c:	bne	13248 <__snprintf_chk@plt+0x1ec0>
   13260:	cmp	r6, #0
   13264:	bne	14190 <__snprintf_chk@plt+0x2e08>
   13268:	ldr	r3, [sp, #40]	; 0x28
   1326c:	cmp	r3, #0
   13270:	beq	14178 <__snprintf_chk@plt+0x2df0>
   13274:	mov	r2, r9
   13278:	add	r1, sp, #89	; 0x59
   1327c:	mov	r0, sl
   13280:	bl	12aa8 <__snprintf_chk@plt+0x1720>
   13284:	b	13098 <__snprintf_chk@plt+0x1d10>
   13288:	mov	r6, #0
   1328c:	mov	r2, #32
   13290:	mov	r3, #37	; 0x25
   13294:	strb	r2, [sp, #72]	; 0x48
   13298:	strb	r3, [sp, #73]	; 0x49
   1329c:	add	r9, sp, #72	; 0x48
   132a0:	strb	r8, [sp, #74]	; 0x4a
   132a4:	add	ip, r9, #3
   132a8:	b	131a8 <__snprintf_chk@plt+0x1e20>
   132ac:	mov	r1, r6
   132b0:	mov	r0, r9
   132b4:	mov	r3, sl
   132b8:	mov	r2, #1
   132bc:	bl	1113c <fwrite@plt>
   132c0:	b	13098 <__snprintf_chk@plt+0x1d10>
   132c4:	cmp	r7, #0
   132c8:	beq	1307c <__snprintf_chk@plt+0x1cf4>
   132cc:	mov	r8, #0
   132d0:	mov	r5, #48	; 0x30
   132d4:	add	r8, r8, #1
   132d8:	mov	r1, sl
   132dc:	mov	r0, r5
   132e0:	bl	1131c <fputc@plt>
   132e4:	cmp	r7, r8
   132e8:	bne	132d4 <__snprintf_chk@plt+0x1f4c>
   132ec:	b	1307c <__snprintf_chk@plt+0x1cf4>
   132f0:	cmp	r8, #79	; 0x4f
   132f4:	bne	13184 <__snprintf_chk@plt+0x1dfc>
   132f8:	b	12fe8 <__snprintf_chk@plt+0x1c60>
   132fc:	cmp	r7, #0
   13300:	movne	r8, r5
   13304:	movne	r5, #32
   13308:	beq	13260 <__snprintf_chk@plt+0x1ed8>
   1330c:	add	r8, r8, #1
   13310:	mov	r1, sl
   13314:	mov	r0, r5
   13318:	bl	1131c <fputc@plt>
   1331c:	cmp	r7, r8
   13320:	bne	1330c <__snprintf_chk@plt+0x1f84>
   13324:	b	13260 <__snprintf_chk@plt+0x1ed8>
   13328:	cmp	r8, #0
   1332c:	bne	12fe8 <__snprintf_chk@plt+0x1c60>
   13330:	ldr	r3, [sp, #40]	; 0x28
   13334:	cmp	r6, #0
   13338:	moveq	r6, r3
   1333c:	mov	r2, #32
   13340:	mov	r3, #37	; 0x25
   13344:	add	r9, sp, #72	; 0x48
   13348:	str	r6, [sp, #40]	; 0x28
   1334c:	strb	r2, [sp, #72]	; 0x48
   13350:	strb	r3, [sp, #73]	; 0x49
   13354:	add	ip, r9, #2
   13358:	mov	r6, #0
   1335c:	b	131a8 <__snprintf_chk@plt+0x1e20>
   13360:	ldr	lr, [sp, #32]
   13364:	add	ip, sp, #88	; 0x58
   13368:	mvn	r6, #0
   1336c:	ldm	lr!, {r0, r1, r2, r3}
   13370:	stmia	ip!, {r0, r1, r2, r3}
   13374:	ldm	lr!, {r0, r1, r2, r3}
   13378:	stmia	ip!, {r0, r1, r2, r3}
   1337c:	ldm	lr, {r0, r1, r2}
   13380:	str	r6, [sp, #116]	; 0x74
   13384:	stm	ip, {r0, r1, r2}
   13388:	add	r1, sp, #88	; 0x58
   1338c:	ldr	r0, [sp, #1164]	; 0x48c
   13390:	bl	1cc98 <__snprintf_chk@plt+0xb910>
   13394:	ldr	r3, [sp, #116]	; 0x74
   13398:	cmp	r3, #0
   1339c:	blt	143b0 <__snprintf_chk@plt+0x3028>
   133a0:	add	r9, sp, #72	; 0x48
   133a4:	add	lr, r9, #13
   133a8:	mov	r1, r0
   133ac:	lsr	r3, r0, #31
   133b0:	str	r3, [sp, #36]	; 0x24
   133b4:	smull	r2, r3, fp, r1
   133b8:	asr	ip, r1, #31
   133bc:	rsb	ip, ip, r3, asr #2
   133c0:	cmp	r0, #0
   133c4:	add	r3, ip, ip, lsl #2
   133c8:	mov	r6, lr
   133cc:	sub	r3, r1, r3, lsl #1
   133d0:	add	r2, r3, #48	; 0x30
   133d4:	rsblt	r3, r3, #48	; 0x30
   133d8:	uxtb	r2, r2
   133dc:	uxtblt	r2, r3
   133e0:	cmp	ip, #0
   133e4:	mov	r1, ip
   133e8:	strb	r2, [lr], #-1
   133ec:	bne	133b4 <__snprintf_chk@plt+0x202c>
   133f0:	mov	lr, #1
   133f4:	cmp	r5, #0
   133f8:	moveq	r2, #1
   133fc:	moveq	r5, #48	; 0x30
   13400:	beq	1340c <__snprintf_chk@plt+0x2084>
   13404:	subs	r2, r5, #45	; 0x2d
   13408:	movne	r2, #1
   1340c:	ldr	r3, [sp, #36]	; 0x24
   13410:	cmp	r7, #0
   13414:	movlt	r7, lr
   13418:	cmp	r3, #0
   1341c:	bne	140fc <__snprintf_chk@plt+0x2d74>
   13420:	cmp	ip, #0
   13424:	beq	14120 <__snprintf_chk@plt+0x2d98>
   13428:	mov	r3, #43	; 0x2b
   1342c:	str	r3, [sp, #36]	; 0x24
   13430:	add	r9, r9, #14
   13434:	sub	r3, r9, r6
   13438:	sub	r8, r7, #1
   1343c:	sub	r8, r8, r3
   13440:	str	r3, [sp, #64]	; 0x40
   13444:	cmp	r8, #0
   13448:	movle	r3, #0
   1344c:	andgt	r3, r2, #1
   13450:	cmp	r3, #0
   13454:	moveq	r8, #0
   13458:	cmp	r5, #95	; 0x5f
   1345c:	beq	141ac <__snprintf_chk@plt+0x2e24>
   13460:	ldr	r3, [sp, #28]
   13464:	cmn	r3, #3
   13468:	bhi	12c04 <__snprintf_chk@plt+0x187c>
   1346c:	cmp	sl, #0
   13470:	beq	13488 <__snprintf_chk@plt+0x2100>
   13474:	ldr	r0, [sp, #36]	; 0x24
   13478:	mov	r1, sl
   1347c:	str	r2, [sp, #68]	; 0x44
   13480:	bl	1131c <fputc@plt>
   13484:	ldr	r2, [sp, #68]	; 0x44
   13488:	ldr	r3, [sp, #28]
   1348c:	sub	r7, r7, #1
   13490:	cmp	r7, #0
   13494:	movlt	r2, #0
   13498:	andge	r2, r2, #1
   1349c:	add	r3, r3, #1
   134a0:	cmp	r2, #0
   134a4:	str	r3, [sp, #28]
   134a8:	ldr	r9, [sp, #64]	; 0x40
   134ac:	bne	134b4 <__snprintf_chk@plt+0x212c>
   134b0:	mov	r7, r2
   134b4:	cmp	r7, r9
   134b8:	movcs	r3, r7
   134bc:	movcc	r3, r9
   134c0:	mov	r2, r3
   134c4:	str	r3, [sp, #36]	; 0x24
   134c8:	ldr	r3, [sp, #28]
   134cc:	mvn	r3, r3
   134d0:	cmp	r2, r3
   134d4:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   134d8:	cmp	sl, #0
   134dc:	beq	13098 <__snprintf_chk@plt+0x1d10>
   134e0:	cmp	r7, r9
   134e4:	bls	13528 <__snprintf_chk@plt+0x21a0>
   134e8:	cmp	r5, #43	; 0x2b
   134ec:	cmpne	r5, #48	; 0x30
   134f0:	moveq	r5, #1
   134f4:	movne	r5, #0
   134f8:	sub	r7, r7, r9
   134fc:	beq	1414c <__snprintf_chk@plt+0x2dc4>
   13500:	cmp	r7, #0
   13504:	movne	r8, r5
   13508:	movne	r5, #32
   1350c:	beq	13528 <__snprintf_chk@plt+0x21a0>
   13510:	add	r8, r8, #1
   13514:	mov	r1, sl
   13518:	mov	r0, r5
   1351c:	bl	1131c <fputc@plt>
   13520:	cmp	r7, r8
   13524:	bne	13510 <__snprintf_chk@plt+0x2188>
   13528:	ldr	r3, [sp, #40]	; 0x28
   1352c:	cmp	r3, #0
   13530:	beq	14108 <__snprintf_chk@plt+0x2d80>
   13534:	mov	r2, r9
   13538:	mov	r1, r6
   1353c:	mov	r0, sl
   13540:	bl	12aa8 <__snprintf_chk@plt+0x1720>
   13544:	b	13098 <__snprintf_chk@plt+0x1d10>
   13548:	mvn	r3, r7
   1354c:	cmp	r5, #45	; 0x2d
   13550:	lsr	r3, r3, #31
   13554:	moveq	r3, #0
   13558:	cmp	r3, #0
   1355c:	beq	143cc <__snprintf_chk@plt+0x3044>
   13560:	cmp	r7, #1
   13564:	movcs	r6, r7
   13568:	movcc	r6, #1
   1356c:	ldr	r3, [sp, #28]
   13570:	mvn	r3, r3
   13574:	cmp	r3, r6
   13578:	bls	12c04 <__snprintf_chk@plt+0x187c>
   1357c:	cmp	sl, #0
   13580:	beq	135d0 <__snprintf_chk@plt+0x2248>
   13584:	cmp	r7, #1
   13588:	bls	135c4 <__snprintf_chk@plt+0x223c>
   1358c:	cmp	r5, #43	; 0x2b
   13590:	cmpne	r5, #48	; 0x30
   13594:	moveq	r5, #1
   13598:	movne	r5, #0
   1359c:	sub	r7, r7, #1
   135a0:	bne	142dc <__snprintf_chk@plt+0x2f54>
   135a4:	mov	r5, #0
   135a8:	mov	r8, #48	; 0x30
   135ac:	add	r5, r5, #1
   135b0:	mov	r1, sl
   135b4:	mov	r0, r8
   135b8:	bl	1131c <fputc@plt>
   135bc:	cmp	r7, r5
   135c0:	bne	135ac <__snprintf_chk@plt+0x2224>
   135c4:	mov	r1, sl
   135c8:	mov	r0, #10
   135cc:	bl	1131c <fputc@plt>
   135d0:	ldr	r3, [sp, #28]
   135d4:	add	r3, r3, r6
   135d8:	str	r3, [sp, #28]
   135dc:	b	12be0 <__snprintf_chk@plt+0x1858>
   135e0:	ldr	r3, [sp, #32]
   135e4:	ldr	r2, [pc, #1312]	; 13b0c <__snprintf_chk@plt+0x2784>
   135e8:	mov	lr, #1
   135ec:	ldr	r3, [r3, #24]
   135f0:	add	r3, r3, #6
   135f4:	smull	r0, r2, r2, r3
   135f8:	add	r0, r2, r3
   135fc:	asr	r2, r3, #31
   13600:	rsb	r2, r2, r0, asr #2
   13604:	rsb	r2, r2, r2, lsl #3
   13608:	sub	r3, r3, r2
   1360c:	add	r2, r3, lr
   13610:	mov	r3, r2
   13614:	mov	r0, #0
   13618:	lsr	r2, r2, #31
   1361c:	cmp	r3, r0
   13620:	str	r2, [sp, #36]	; 0x24
   13624:	mov	ip, r0
   13628:	movlt	r2, #0
   1362c:	movge	r2, #1
   13630:	cmp	r8, #79	; 0x4f
   13634:	movne	r2, #0
   13638:	andeq	r2, r2, #1
   1363c:	cmp	r2, #0
   13640:	uxtbne	r1, r1
   13644:	bne	13288 <__snprintf_chk@plt+0x1f00>
   13648:	ldr	r2, [sp, #36]	; 0x24
   1364c:	cmp	r2, #0
   13650:	rsbne	r3, r3, #0
   13654:	add	r9, sp, #72	; 0x48
   13658:	add	r6, r9, #14
   1365c:	mov	r2, r6
   13660:	mov	r6, r3
   13664:	mov	r3, r2
   13668:	tst	r0, #1
   1366c:	movne	r2, #58	; 0x3a
   13670:	mov	r8, r3
   13674:	strbne	r2, [r3, #-1]
   13678:	subne	r8, r3, #1
   1367c:	ldr	r3, [pc, #1120]	; 13ae4 <__snprintf_chk@plt+0x275c>
   13680:	asrs	r0, r0, #1
   13684:	movne	r1, #1
   13688:	umull	r3, r2, r3, r6
   1368c:	moveq	r1, #0
   13690:	lsr	r2, r2, #3
   13694:	cmp	r2, #0
   13698:	orrne	r1, r1, #1
   1369c:	add	r3, r2, r2, lsl #2
   136a0:	cmp	r1, #0
   136a4:	sub	r3, r6, r3, lsl #1
   136a8:	add	r3, r3, #48	; 0x30
   136ac:	strb	r3, [r8, #-1]
   136b0:	mov	r6, r2
   136b4:	sub	r3, r8, #1
   136b8:	bne	13668 <__snprintf_chk@plt+0x22e0>
   136bc:	mov	r6, r3
   136c0:	b	133f4 <__snprintf_chk@plt+0x206c>
   136c4:	subs	r3, r5, #45	; 0x2d
   136c8:	movne	r3, #1
   136cc:	cmp	r7, #0
   136d0:	movlt	r3, #0
   136d4:	cmp	r3, #0
   136d8:	beq	143c0 <__snprintf_chk@plt+0x3038>
   136dc:	cmp	r7, #1
   136e0:	movcs	r6, r7
   136e4:	movcc	r6, #1
   136e8:	ldr	r3, [sp, #28]
   136ec:	mvn	r3, r3
   136f0:	cmp	r3, r6
   136f4:	bls	12c04 <__snprintf_chk@plt+0x187c>
   136f8:	cmp	sl, #0
   136fc:	beq	135d0 <__snprintf_chk@plt+0x2248>
   13700:	cmp	r7, #1
   13704:	bls	13740 <__snprintf_chk@plt+0x23b8>
   13708:	cmp	r5, #43	; 0x2b
   1370c:	cmpne	r5, #48	; 0x30
   13710:	moveq	r5, #1
   13714:	movne	r5, #0
   13718:	sub	r7, r7, #1
   1371c:	bne	14238 <__snprintf_chk@plt+0x2eb0>
   13720:	mov	r5, #0
   13724:	mov	r8, #48	; 0x30
   13728:	add	r5, r5, #1
   1372c:	mov	r1, sl
   13730:	mov	r0, r8
   13734:	bl	1131c <fputc@plt>
   13738:	cmp	r7, r5
   1373c:	bne	13728 <__snprintf_chk@plt+0x23a0>
   13740:	mov	r1, sl
   13744:	mov	r0, #9
   13748:	bl	1131c <fputc@plt>
   1374c:	b	135d0 <__snprintf_chk@plt+0x2248>
   13750:	cmp	r8, #69	; 0x45
   13754:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13758:	ldr	r3, [sp, #32]
   1375c:	mov	r0, #0
   13760:	mov	ip, r0
   13764:	ldr	r3, [r3, #16]
   13768:	mov	lr, #2
   1376c:	cmn	r3, #1
   13770:	movlt	r2, #1
   13774:	movge	r2, r0
   13778:	str	r2, [sp, #36]	; 0x24
   1377c:	add	r3, r3, #1
   13780:	movge	r2, #1
   13784:	movlt	r2, r0
   13788:	b	13630 <__snprintf_chk@plt+0x22a8>
   1378c:	cmp	r8, #69	; 0x45
   13790:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13794:	ldr	r3, [sp, #32]
   13798:	mov	lr, #2
   1379c:	ldr	r2, [r3, #4]
   137a0:	b	13610 <__snprintf_chk@plt+0x2288>
   137a4:	cmp	r8, #69	; 0x45
   137a8:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   137ac:	ldr	r2, [sp, #48]	; 0x30
   137b0:	mov	lr, #2
   137b4:	b	13610 <__snprintf_chk@plt+0x2288>
   137b8:	cmp	r8, #69	; 0x45
   137bc:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   137c0:	ldr	r3, [sp, #32]
   137c4:	mov	lr, #2
   137c8:	ldr	r2, [r3, #8]
   137cc:	b	13610 <__snprintf_chk@plt+0x2288>
   137d0:	cmp	r8, #69	; 0x45
   137d4:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   137d8:	ldr	r3, [sp, #32]
   137dc:	ldr	r9, [r3, #28]
   137e0:	ldr	r2, [r3, #24]
   137e4:	ldr	r6, [r3, #20]
   137e8:	str	r2, [sp, #36]	; 0x24
   137ec:	sub	r2, r9, r2
   137f0:	add	r2, r2, #380	; 0x17c
   137f4:	ldr	r3, [pc, #784]	; 13b0c <__snprintf_chk@plt+0x2784>
   137f8:	add	r2, r2, #2
   137fc:	cmp	r6, #0
   13800:	smull	r0, r3, r3, r2
   13804:	add	r3, r3, r2
   13808:	asr	r0, r2, #31
   1380c:	rsb	r0, r0, r3, asr #2
   13810:	mvnge	r3, #99	; 0x63
   13814:	rsb	r0, r0, r0, lsl #3
   13818:	sub	r2, r2, r0
   1381c:	sub	r2, r9, r2
   13820:	movlt	r3, #300	; 0x12c
   13824:	adds	r2, r2, #3
   13828:	str	r2, [sp, #64]	; 0x40
   1382c:	add	r3, r3, r6
   13830:	bmi	14450 <__snprintf_chk@plt+0x30c8>
   13834:	tst	r3, #3
   13838:	ldrne	r3, [pc, #712]	; 13b08 <__snprintf_chk@plt+0x2780>
   1383c:	bne	13884 <__snprintf_chk@plt+0x24fc>
   13840:	ldr	r2, [pc, #696]	; 13b00 <__snprintf_chk@plt+0x2778>
   13844:	mov	r0, #100	; 0x64
   13848:	smull	r2, ip, r2, r3
   1384c:	asr	r2, r3, #31
   13850:	rsb	lr, r2, ip, asr #5
   13854:	mul	r0, r0, lr
   13858:	cmp	r3, r0
   1385c:	ldrne	r3, [pc, #672]	; 13b04 <__snprintf_chk@plt+0x277c>
   13860:	bne	13884 <__snprintf_chk@plt+0x24fc>
   13864:	rsb	r2, r2, ip, asr #7
   13868:	mov	ip, #400	; 0x190
   1386c:	ldr	r0, [pc, #660]	; 13b08 <__snprintf_chk@plt+0x2780>
   13870:	mul	r2, ip, r2
   13874:	sub	ip, ip, #34	; 0x22
   13878:	cmp	r3, r2
   1387c:	movne	r3, r0
   13880:	moveq	r3, ip
   13884:	ldr	r2, [sp, #36]	; 0x24
   13888:	sub	r3, r9, r3
   1388c:	sub	r2, r3, r2
   13890:	ldr	r0, [pc, #628]	; 13b0c <__snprintf_chk@plt+0x2784>
   13894:	add	r2, r2, #380	; 0x17c
   13898:	add	r2, r2, #2
   1389c:	smull	r0, ip, r0, r2
   138a0:	add	ip, ip, r2
   138a4:	asr	r0, r2, #31
   138a8:	rsb	r0, r0, ip, asr #2
   138ac:	rsb	r0, r0, r0, lsl #3
   138b0:	sub	r2, r2, r0
   138b4:	sub	r3, r3, r2
   138b8:	adds	r3, r3, #3
   138bc:	movmi	lr, #0
   138c0:	ldrmi	r3, [sp, #64]	; 0x40
   138c4:	movpl	lr, #1
   138c8:	cmp	r1, #71	; 0x47
   138cc:	beq	1454c <__snprintf_chk@plt+0x31c4>
   138d0:	cmp	r1, #103	; 0x67
   138d4:	bne	1452c <__snprintf_chk@plt+0x31a4>
   138d8:	ldr	r3, [pc, #544]	; 13b00 <__snprintf_chk@plt+0x2778>
   138dc:	mov	r0, #100	; 0x64
   138e0:	smull	r2, r3, r3, r6
   138e4:	asr	r2, r6, #31
   138e8:	rsb	r2, r2, r3, asr #5
   138ec:	ldr	r3, [pc, #524]	; 13b00 <__snprintf_chk@plt+0x2778>
   138f0:	mul	r2, r0, r2
   138f4:	sub	r2, r6, r2
   138f8:	add	r2, r2, lr
   138fc:	smull	r3, ip, r3, r2
   13900:	asr	r3, r2, #31
   13904:	rsb	r3, r3, ip, asr #5
   13908:	mul	r3, r0, r3
   1390c:	subs	r3, r2, r3
   13910:	bmi	144ec <__snprintf_chk@plt+0x3164>
   13914:	cmp	r5, #0
   13918:	beq	14214 <__snprintf_chk@plt+0x2e8c>
   1391c:	mov	r2, #1
   13920:	mov	r0, #0
   13924:	str	r0, [sp, #36]	; 0x24
   13928:	cmp	r5, #43	; 0x2b
   1392c:	beq	142fc <__snprintf_chk@plt+0x2f74>
   13930:	mov	ip, #0
   13934:	mov	lr, #2
   13938:	mov	r0, #0
   1393c:	b	13630 <__snprintf_chk@plt+0x22a8>
   13940:	cmp	r8, #0
   13944:	bne	12fe8 <__snprintf_chk@plt+0x1c60>
   13948:	clz	r3, r5
   1394c:	lsr	r3, r3, #5
   13950:	ands	r3, r3, r7, lsr #31
   13954:	bne	145b8 <__snprintf_chk@plt+0x3230>
   13958:	sub	r9, r7, #6
   1395c:	ldr	r8, [pc, #436]	; 13b18 <__snprintf_chk@plt+0x2790>
   13960:	bic	r9, r9, r9, asr #31
   13964:	ldr	r3, [sp, #1168]	; 0x490
   13968:	stm	sp, {r5, r9}
   1396c:	str	r3, [sp, #16]
   13970:	ldr	r3, [sp, #1164]	; 0x48c
   13974:	ldr	r2, [sp, #32]
   13978:	str	r3, [sp, #12]
   1397c:	ldr	r3, [sp, #1160]	; 0x488
   13980:	mov	r1, r8
   13984:	str	r3, [sp, #8]
   13988:	mov	r0, #0
   1398c:	ldr	r3, [sp, #40]	; 0x28
   13990:	bl	12ae8 <__snprintf_chk@plt+0x1760>
   13994:	cmp	r5, #45	; 0x2d
   13998:	moveq	r6, #0
   1399c:	bicne	r6, r7, r7, asr #31
   139a0:	cmp	r6, r0
   139a4:	movcs	r3, r6
   139a8:	movcc	r3, r0
   139ac:	mov	r2, r3
   139b0:	str	r3, [sp, #36]	; 0x24
   139b4:	ldr	r3, [sp, #28]
   139b8:	mvn	r3, r3
   139bc:	cmp	r2, r3
   139c0:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   139c4:	cmp	sl, #0
   139c8:	beq	13098 <__snprintf_chk@plt+0x1d10>
   139cc:	cmp	r6, r0
   139d0:	bls	13a18 <__snprintf_chk@plt+0x2690>
   139d4:	cmp	r5, #43	; 0x2b
   139d8:	cmpne	r5, #48	; 0x30
   139dc:	moveq	r7, #1
   139e0:	movne	r7, #0
   139e4:	sub	r6, r6, r0
   139e8:	beq	142a8 <__snprintf_chk@plt+0x2f20>
   139ec:	cmp	r6, #0
   139f0:	movne	r3, #32
   139f4:	beq	13a18 <__snprintf_chk@plt+0x2690>
   139f8:	mov	r0, r3
   139fc:	add	r7, r7, #1
   13a00:	mov	r1, sl
   13a04:	str	r3, [sp, #64]	; 0x40
   13a08:	bl	1131c <fputc@plt>
   13a0c:	cmp	r6, r7
   13a10:	ldr	r3, [sp, #64]	; 0x40
   13a14:	bne	139f8 <__snprintf_chk@plt+0x2670>
   13a18:	ldr	r3, [sp, #1168]	; 0x490
   13a1c:	stm	sp, {r5, r9}
   13a20:	str	r3, [sp, #16]
   13a24:	ldr	r3, [sp, #1164]	; 0x48c
   13a28:	mov	r1, r8
   13a2c:	str	r3, [sp, #12]
   13a30:	ldr	r3, [sp, #1160]	; 0x488
   13a34:	ldr	r2, [sp, #32]
   13a38:	str	r3, [sp, #8]
   13a3c:	mov	r0, sl
   13a40:	ldr	r3, [sp, #40]	; 0x28
   13a44:	bl	12ae8 <__snprintf_chk@plt+0x1760>
   13a48:	b	13098 <__snprintf_chk@plt+0x1d10>
   13a4c:	cmp	r8, #0
   13a50:	bne	12fe8 <__snprintf_chk@plt+0x1c60>
   13a54:	mvn	r9, #0
   13a58:	ldr	r8, [pc, #136]	; 13ae8 <__snprintf_chk@plt+0x2760>
   13a5c:	b	13964 <__snprintf_chk@plt+0x25dc>
   13a60:	cmp	r8, #69	; 0x45
   13a64:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13a68:	ldr	r3, [sp, #32]
   13a6c:	mov	lr, #1
   13a70:	ldr	r2, [r3, #24]
   13a74:	b	13610 <__snprintf_chk@plt+0x2288>
   13a78:	cmp	r8, #69	; 0x45
   13a7c:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13a80:	cmp	r7, #0
   13a84:	movle	r7, #9
   13a88:	ldr	r3, [sp, #1168]	; 0x490
   13a8c:	mov	r6, #9
   13a90:	b	13aa4 <__snprintf_chk@plt+0x271c>
   13a94:	asr	r2, r3, #31
   13a98:	smull	r1, r3, fp, r3
   13a9c:	sub	r6, r6, #1
   13aa0:	rsb	r3, r2, r3, asr #2
   13aa4:	cmp	r6, r7
   13aa8:	bgt	13a94 <__snprintf_chk@plt+0x270c>
   13aac:	smull	r2, r1, fp, r3
   13ab0:	asr	r2, r3, #31
   13ab4:	rsb	r1, r2, r1, asr #2
   13ab8:	cmp	r6, #1
   13abc:	add	r1, r1, r1, lsl #2
   13ac0:	ble	1438c <__snprintf_chk@plt+0x3004>
   13ac4:	cmp	r3, r1, lsl #1
   13ac8:	beq	13a98 <__snprintf_chk@plt+0x2710>
   13acc:	add	r0, sp, #72	; 0x48
   13ad0:	add	r1, r0, r6
   13ad4:	b	13b24 <__snprintf_chk@plt+0x279c>
   13ad8:	andeq	r2, r2, r0, ror #26
   13adc:	strbtvs	r6, [r6], -r7, ror #12
   13ae0:	stcleq	12, cr12, [ip], {204}	; 0xcc
   13ae4:	stclgt	12, cr12, [ip], {205}	; 0xcd
   13ae8:	andeq	r1, r2, r4, lsr #12
   13aec:			; <UNDEFINED> instruction: 0x91a2b3c5
   13af0:	stmhi	r8, {r0, r3, r7, fp, pc}
   13af4:	andeq	r1, r2, r0, lsr r6
   13af8:	andeq	r1, r2, ip, lsl r6
   13afc:	andeq	r0, r0, fp, ror #14
   13b00:	mvnpl	r8, pc, lsl r5
   13b04:	andeq	r0, r0, lr, ror #2
   13b08:	andeq	r0, r0, sp, ror #2
   13b0c:	subls	r2, r9, #-1828716544	; 0x93000000
   13b10:			; <UNDEFINED> instruction: 0xfffff894
   13b14:	andeq	r2, r0, pc, lsl #14
   13b18:	andeq	r1, r2, ip, lsr r6
   13b1c:	andeq	r2, r0, r0, lsl r7
   13b20:	asr	r2, r2, #31
   13b24:	smull	lr, ip, fp, r3
   13b28:	rsb	r2, r2, ip, asr #2
   13b2c:	add	ip, r2, r2, lsl #2
   13b30:	sub	r3, r3, ip, lsl #1
   13b34:	add	r3, r3, #48	; 0x30
   13b38:	strb	r3, [r1, #-1]!
   13b3c:	cmp	r0, r1
   13b40:	mov	r3, r2
   13b44:	bne	13b20 <__snprintf_chk@plt+0x2798>
   13b48:	cmp	r5, #0
   13b4c:	ldr	r3, [sp, #28]
   13b50:	moveq	r5, #48	; 0x30
   13b54:	cmp	r6, #0
   13b58:	movcs	r8, r6
   13b5c:	movcc	r8, #0
   13b60:	mvn	r3, r3
   13b64:	cmp	r8, r3
   13b68:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   13b6c:	cmp	sl, #0
   13b70:	beq	13b90 <__snprintf_chk@plt+0x2808>
   13b74:	ldr	r3, [sp, #40]	; 0x28
   13b78:	cmp	r3, #0
   13b7c:	beq	14398 <__snprintf_chk@plt+0x3010>
   13b80:	mov	r2, r6
   13b84:	add	r1, sp, #72	; 0x48
   13b88:	mov	r0, sl
   13b8c:	bl	12aa8 <__snprintf_chk@plt+0x1720>
   13b90:	ldr	r3, [sp, #28]
   13b94:	cmp	r5, #45	; 0x2d
   13b98:	add	r8, r3, r8
   13b9c:	beq	145a8 <__snprintf_chk@plt+0x3220>
   13ba0:	subs	r6, r7, r6
   13ba4:	bmi	145a8 <__snprintf_chk@plt+0x3220>
   13ba8:	mvn	r3, r8
   13bac:	cmp	r6, r3
   13bb0:	mov	r7, r6
   13bb4:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   13bb8:	cmp	r6, #0
   13bbc:	cmpne	sl, #0
   13bc0:	beq	13bf8 <__snprintf_chk@plt+0x2870>
   13bc4:	cmp	r5, #43	; 0x2b
   13bc8:	cmpne	r5, #48	; 0x30
   13bcc:	moveq	r5, #1
   13bd0:	movne	r5, #0
   13bd4:	bne	145fc <__snprintf_chk@plt+0x3274>
   13bd8:	mov	r5, #0
   13bdc:	mov	r9, #48	; 0x30
   13be0:	add	r5, r5, #1
   13be4:	mov	r1, sl
   13be8:	mov	r0, r9
   13bec:	bl	1131c <fputc@plt>
   13bf0:	cmp	r6, r5
   13bf4:	bhi	13be0 <__snprintf_chk@plt+0x2858>
   13bf8:	add	r3, r7, r8
   13bfc:	str	r3, [sp, #28]
   13c00:	b	12be0 <__snprintf_chk@plt+0x1858>
   13c04:	cmp	r8, #69	; 0x45
   13c08:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13c0c:	ldr	r3, [sp, #32]
   13c10:	ldr	r2, [r3, #12]
   13c14:	cmp	r5, #0
   13c18:	mov	lr, #2
   13c1c:	moveq	r5, #95	; 0x5f
   13c20:	b	13610 <__snprintf_chk@plt+0x2288>
   13c24:	cmp	r8, #69	; 0x45
   13c28:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13c2c:	ldr	r3, [sp, #32]
   13c30:	mov	lr, #2
   13c34:	ldr	r2, [r3, #12]
   13c38:	b	13610 <__snprintf_chk@plt+0x2288>
   13c3c:	mov	lr, #0
   13c40:	ldr	r2, [sp, #32]
   13c44:	ldr	r3, [r2, #32]
   13c48:	cmp	r3, #0
   13c4c:	blt	12be0 <__snprintf_chk@plt+0x1858>
   13c50:	ldr	ip, [r2, #36]	; 0x24
   13c54:	mov	r3, r2
   13c58:	cmp	ip, #0
   13c5c:	blt	14418 <__snprintf_chk@plt+0x3090>
   13c60:	movne	r3, #0
   13c64:	strne	r3, [sp, #36]	; 0x24
   13c68:	bne	13c84 <__snprintf_chk@plt+0x28fc>
   13c6c:	ldr	r3, [sp, #56]	; 0x38
   13c70:	ldrb	r3, [r3]
   13c74:	sub	r3, r3, #45	; 0x2d
   13c78:	clz	r3, r3
   13c7c:	lsr	r3, r3, #5
   13c80:	str	r3, [sp, #36]	; 0x24
   13c84:	ldr	r3, [pc, #-412]	; 13af0 <__snprintf_chk@plt+0x2768>
   13c88:	smull	r3, r2, r3, ip
   13c8c:	ldr	r3, [pc, #-424]	; 13aec <__snprintf_chk@plt+0x2764>
   13c90:	add	r2, r2, ip
   13c94:	smull	r3, r6, r3, ip
   13c98:	add	r0, r6, ip
   13c9c:	asr	r3, ip, #31
   13ca0:	str	r0, [sp, #64]	; 0x40
   13ca4:	ldr	r0, [pc, #-444]	; 13af0 <__snprintf_chk@plt+0x2768>
   13ca8:	rsb	r2, r3, r2, asr #5
   13cac:	smull	r6, r0, r0, r2
   13cb0:	add	r0, r0, r2
   13cb4:	asr	r6, r2, #31
   13cb8:	rsb	r0, r6, r0, asr #5
   13cbc:	rsb	r6, r2, r2, lsl #4
   13cc0:	rsb	r0, r0, r0, lsl #4
   13cc4:	str	r0, [sp, #68]	; 0x44
   13cc8:	ldr	r0, [sp, #64]	; 0x40
   13ccc:	sub	ip, ip, r6, lsl #2
   13cd0:	rsb	r3, r3, r0, asr #11
   13cd4:	ldr	r0, [sp, #68]	; 0x44
   13cd8:	sub	r0, r2, r0, lsl #2
   13cdc:	cmp	lr, #3
   13ce0:	ldrls	pc, [pc, lr, lsl #2]
   13ce4:	b	12fe8 <__snprintf_chk@plt+0x1c60>
   13ce8:	andeq	r4, r1, ip, lsl #13
   13cec:	andeq	r4, r1, ip, ror #12
   13cf0:	andeq	r4, r1, r0, asr #12
   13cf4:	andeq	r4, r1, ip, lsl r6
   13cf8:	ldr	r3, [sp, #40]	; 0x28
   13cfc:	cmp	r6, #0
   13d00:	movne	r3, r6
   13d04:	cmp	r8, #69	; 0x45
   13d08:	str	r3, [sp, #40]	; 0x28
   13d0c:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13d10:	uxtb	r1, r1
   13d14:	mov	r6, #0
   13d18:	b	13188 <__snprintf_chk@plt+0x1e00>
   13d1c:	cmp	r8, #69	; 0x45
   13d20:	beq	13288 <__snprintf_chk@plt+0x1f00>
   13d24:	ldr	r3, [sp, #32]
   13d28:	mov	r0, #100	; 0x64
   13d2c:	ldr	r2, [r3, #20]
   13d30:	ldr	r3, [pc, #-568]	; 13b00 <__snprintf_chk@plt+0x2778>
   13d34:	smull	r3, ip, r3, r2
   13d38:	asr	r3, r2, #31
   13d3c:	rsb	r3, r3, ip, asr #5
   13d40:	mul	r3, r0, r3
   13d44:	subs	r3, r2, r3
   13d48:	bpl	13914 <__snprintf_chk@plt+0x258c>
   13d4c:	sub	r0, r0, #2000	; 0x7d0
   13d50:	cmp	r2, r0
   13d54:	rsblt	r3, r3, #0
   13d58:	addge	r3, r3, #100	; 0x64
   13d5c:	b	13914 <__snprintf_chk@plt+0x258c>
   13d60:	ldr	r3, [sp, #32]
   13d64:	cmp	r8, #79	; 0x4f
   13d68:	ldr	r3, [r3, #16]
   13d6c:	beq	13288 <__snprintf_chk@plt+0x1f00>
   13d70:	add	r2, r3, r3, lsl #2
   13d74:	mov	ip, #0
   13d78:	add	r3, r3, r2, lsl #1
   13d7c:	str	ip, [sp, #36]	; 0x24
   13d80:	asr	r3, r3, #5
   13d84:	add	r3, r3, #1
   13d88:	mov	r0, ip
   13d8c:	mov	lr, #1
   13d90:	b	13654 <__snprintf_chk@plt+0x22cc>
   13d94:	mov	r3, #0
   13d98:	cmp	r6, #0
   13d9c:	moveq	r6, r3
   13da0:	moveq	r1, #112	; 0x70
   13da4:	movne	r3, #0
   13da8:	movne	r1, #112	; 0x70
   13dac:	strne	r3, [sp, #40]	; 0x28
   13db0:	b	13188 <__snprintf_chk@plt+0x1e00>
   13db4:	sub	r3, r4, #1
   13db8:	cmp	r9, r3
   13dbc:	movne	r4, r3
   13dc0:	bne	12fe8 <__snprintf_chk@plt+0x1c60>
   13dc4:	mvn	r3, r7
   13dc8:	cmp	r5, #45	; 0x2d
   13dcc:	lsr	r3, r3, #31
   13dd0:	moveq	r3, #0
   13dd4:	cmp	r3, #0
   13dd8:	beq	1440c <__snprintf_chk@plt+0x3084>
   13ddc:	cmp	r7, #1
   13de0:	movcs	r6, r7
   13de4:	movcc	r6, #1
   13de8:	ldr	r3, [sp, #28]
   13dec:	mvn	r3, r3
   13df0:	cmp	r3, r6
   13df4:	bls	12c04 <__snprintf_chk@plt+0x187c>
   13df8:	cmp	sl, #0
   13dfc:	beq	135d0 <__snprintf_chk@plt+0x2248>
   13e00:	cmp	r7, #1
   13e04:	bls	13e44 <__snprintf_chk@plt+0x2abc>
   13e08:	cmp	r5, #43	; 0x2b
   13e0c:	cmpne	r5, #48	; 0x30
   13e10:	moveq	r5, #1
   13e14:	movne	r5, #0
   13e18:	sub	r7, r7, #1
   13e1c:	bne	143ec <__snprintf_chk@plt+0x3064>
   13e20:	mov	r5, #0
   13e24:	mov	r8, #48	; 0x30
   13e28:	add	r5, r5, #1
   13e2c:	mov	r1, sl
   13e30:	mov	r0, r8
   13e34:	bl	1131c <fputc@plt>
   13e38:	cmp	r7, r5
   13e3c:	bne	13e28 <__snprintf_chk@plt+0x2aa0>
   13e40:	ldrb	r0, [r4]
   13e44:	mov	r1, sl
   13e48:	bl	1131c <fputc@plt>
   13e4c:	b	135d0 <__snprintf_chk@plt+0x2248>
   13e50:	cmp	r8, #69	; 0x45
   13e54:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13e58:	ldr	r2, [sp, #32]
   13e5c:	mov	lr, #2
   13e60:	ldr	r3, [r2, #28]
   13e64:	ldr	r2, [r2, #24]
   13e68:	sub	r3, r3, r2
   13e6c:	ldr	r2, [pc, #-872]	; 13b0c <__snprintf_chk@plt+0x2784>
   13e70:	add	r3, r3, #7
   13e74:	smull	r0, r2, r2, r3
   13e78:	add	r2, r2, r3
   13e7c:	asr	r3, r3, #31
   13e80:	rsb	r2, r3, r2, asr lr
   13e84:	b	13610 <__snprintf_chk@plt+0x2288>
   13e88:	ldr	r8, [pc, #-924]	; 13af4 <__snprintf_chk@plt+0x276c>
   13e8c:	mvn	r9, #0
   13e90:	b	13964 <__snprintf_chk@plt+0x25dc>
   13e94:	cmp	r8, #69	; 0x45
   13e98:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13e9c:	ldr	r3, [sp, #32]
   13ea0:	mov	r0, #0
   13ea4:	mov	ip, r0
   13ea8:	ldr	r3, [r3, #28]
   13eac:	mov	lr, #3
   13eb0:	cmn	r3, #1
   13eb4:	movlt	r2, #1
   13eb8:	movge	r2, r0
   13ebc:	str	r2, [sp, #36]	; 0x24
   13ec0:	add	r3, r3, #1
   13ec4:	movge	r2, #1
   13ec8:	movlt	r2, r0
   13ecc:	b	13630 <__snprintf_chk@plt+0x22a8>
   13ed0:	ldrb	r3, [r4, #1]
   13ed4:	add	r0, r4, #1
   13ed8:	cmp	r3, #58	; 0x3a
   13edc:	movne	lr, #1
   13ee0:	beq	1436c <__snprintf_chk@plt+0x2fe4>
   13ee4:	cmp	r3, #122	; 0x7a
   13ee8:	moveq	r4, r0
   13eec:	bne	12fe8 <__snprintf_chk@plt+0x1c60>
   13ef0:	b	13c40 <__snprintf_chk@plt+0x28b8>
   13ef4:	cmp	r8, #69	; 0x45
   13ef8:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13efc:	ldr	r3, [sp, #32]
   13f00:	ldr	r0, [pc, #-1020]	; 13b0c <__snprintf_chk@plt+0x2784>
   13f04:	mov	lr, #2
   13f08:	ldr	r2, [r3, #24]
   13f0c:	ldr	r3, [r3, #28]
   13f10:	add	r2, r2, #6
   13f14:	smull	ip, r0, r0, r2
   13f18:	add	ip, r0, r2
   13f1c:	asr	r0, r2, #31
   13f20:	rsb	r0, r0, ip, asr #2
   13f24:	rsb	r0, r0, r0, lsl #3
   13f28:	sub	r2, r2, r0
   13f2c:	b	13e68 <__snprintf_chk@plt+0x2ae0>
   13f30:	cmp	r8, #69	; 0x45
   13f34:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13f38:	ldr	r3, [sp, #32]
   13f3c:	mov	lr, #2
   13f40:	ldr	r2, [r3]
   13f44:	b	13610 <__snprintf_chk@plt+0x2288>
   13f48:	mvn	r9, #0
   13f4c:	ldr	r8, [pc, #-1116]	; 13af8 <__snprintf_chk@plt+0x2770>
   13f50:	b	13964 <__snprintf_chk@plt+0x25dc>
   13f54:	cmp	r8, #69	; 0x45
   13f58:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13f5c:	ldr	r2, [sp, #48]	; 0x30
   13f60:	b	13c14 <__snprintf_chk@plt+0x288c>
   13f64:	cmp	r8, #69	; 0x45
   13f68:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13f6c:	ldr	r3, [sp, #32]
   13f70:	ldr	r2, [r3, #8]
   13f74:	b	13c14 <__snprintf_chk@plt+0x288c>
   13f78:	cmp	r8, #69	; 0x45
   13f7c:	beq	13288 <__snprintf_chk@plt+0x1f00>
   13f80:	cmp	r8, #79	; 0x4f
   13f84:	beq	12fe8 <__snprintf_chk@plt+0x1c60>
   13f88:	ldr	r3, [sp, #32]
   13f8c:	ldr	r0, [pc, #-1156]	; 13b10 <__snprintf_chk@plt+0x2788>
   13f90:	ldr	r2, [r3, #20]
   13f94:	cmp	r2, r0
   13f98:	movge	ip, #0
   13f9c:	movlt	ip, #1
   13fa0:	add	r3, r2, #1888	; 0x760
   13fa4:	cmp	r5, #0
   13fa8:	str	ip, [sp, #36]	; 0x24
   13fac:	add	r3, r3, #12
   13fb0:	bne	14324 <__snprintf_chk@plt+0x2f9c>
   13fb4:	ldr	ip, [sp, #1152]	; 0x480
   13fb8:	cmp	r2, r0
   13fbc:	movlt	r2, #0
   13fc0:	movge	r2, #1
   13fc4:	cmp	ip, #43	; 0x2b
   13fc8:	beq	1459c <__snprintf_chk@plt+0x3214>
   13fcc:	mov	r5, ip
   13fd0:	mov	lr, #4
   13fd4:	mov	ip, #0
   13fd8:	b	13938 <__snprintf_chk@plt+0x25b0>
   13fdc:	cmp	r8, #69	; 0x45
   13fe0:	beq	13288 <__snprintf_chk@plt+0x1f00>
   13fe4:	ldr	r3, [sp, #32]
   13fe8:	ldr	r0, [pc, #-1268]	; 13afc <__snprintf_chk@plt+0x2774>
   13fec:	mvn	ip, #98	; 0x62
   13ff0:	ldr	r2, [r3, #20]
   13ff4:	add	r3, r2, #1888	; 0x760
   13ff8:	add	r3, r3, #12
   13ffc:	cmp	r3, r0
   14000:	ldr	r0, [pc, #-1272]	; 13b10 <__snprintf_chk@plt+0x2788>
   14004:	movhi	r3, #0
   14008:	movls	r3, #1
   1400c:	cmp	r2, r0
   14010:	mla	r3, ip, r3, r2
   14014:	movge	ip, #0
   14018:	movlt	ip, #1
   1401c:	str	ip, [sp, #36]	; 0x24
   14020:	ldr	ip, [pc, #-1320]	; 13b00 <__snprintf_chk@plt+0x2778>
   14024:	cmp	r5, #0
   14028:	smull	lr, ip, ip, r3
   1402c:	asr	r3, r3, #31
   14030:	rsb	r3, r3, ip, asr #5
   14034:	add	r3, r3, #19
   14038:	bne	14298 <__snprintf_chk@plt+0x2f10>
   1403c:	ldr	ip, [sp, #1152]	; 0x480
   14040:	cmp	r2, r0
   14044:	movlt	r2, #0
   14048:	movge	r2, #1
   1404c:	cmp	ip, #43	; 0x2b
   14050:	beq	142fc <__snprintf_chk@plt+0x2f74>
   14054:	mov	r5, ip
   14058:	mov	lr, #2
   1405c:	mov	ip, #0
   14060:	b	13938 <__snprintf_chk@plt+0x25b0>
   14064:	ldr	r0, [sp, #56]	; 0x38
   14068:	bl	1122c <strlen@plt>
   1406c:	mvn	r3, r7
   14070:	cmp	r5, #45	; 0x2d
   14074:	lsr	r3, r3, #31
   14078:	moveq	r3, #0
   1407c:	cmp	r3, #0
   14080:	moveq	r7, #0
   14084:	ldr	r3, [sp, #40]	; 0x28
   14088:	cmp	r6, #0
   1408c:	movne	r3, #0
   14090:	str	r3, [sp, #40]	; 0x28
   14094:	cmp	r0, r7
   14098:	movcs	r3, r0
   1409c:	movcc	r3, r7
   140a0:	mov	r2, r3
   140a4:	str	r3, [sp, #36]	; 0x24
   140a8:	ldr	r3, [sp, #28]
   140ac:	mov	r9, r0
   140b0:	mvn	r3, r3
   140b4:	cmp	r2, r3
   140b8:	bcs	12c04 <__snprintf_chk@plt+0x187c>
   140bc:	cmp	sl, #0
   140c0:	beq	13098 <__snprintf_chk@plt+0x1d10>
   140c4:	cmp	r0, r7
   140c8:	bcc	14258 <__snprintf_chk@plt+0x2ed0>
   140cc:	cmp	r6, #0
   140d0:	bne	1443c <__snprintf_chk@plt+0x30b4>
   140d4:	ldr	r3, [sp, #40]	; 0x28
   140d8:	cmp	r3, #0
   140dc:	beq	14424 <__snprintf_chk@plt+0x309c>
   140e0:	mov	r2, r9
   140e4:	ldr	r1, [sp, #56]	; 0x38
   140e8:	mov	r0, sl
   140ec:	bl	12aa8 <__snprintf_chk@plt+0x1720>
   140f0:	b	13098 <__snprintf_chk@plt+0x1d10>
   140f4:	mov	r3, #1
   140f8:	b	13d98 <__snprintf_chk@plt+0x2a10>
   140fc:	mov	r3, #45	; 0x2d
   14100:	str	r3, [sp, #36]	; 0x24
   14104:	b	13430 <__snprintf_chk@plt+0x20a8>
   14108:	mov	r1, r9
   1410c:	mov	r0, r6
   14110:	mov	r3, sl
   14114:	mov	r2, #1
   14118:	bl	1113c <fwrite@plt>
   1411c:	b	13098 <__snprintf_chk@plt+0x1d10>
   14120:	add	r9, r9, #14
   14124:	sub	r9, r9, r6
   14128:	sub	r3, r7, r9
   1412c:	cmp	r3, #0
   14130:	movle	r3, #0
   14134:	andgt	r3, r2, #1
   14138:	cmp	r3, #0
   1413c:	bne	134b4 <__snprintf_chk@plt+0x212c>
   14140:	cmp	r2, #0
   14144:	bne	134b4 <__snprintf_chk@plt+0x212c>
   14148:	b	134b0 <__snprintf_chk@plt+0x2128>
   1414c:	cmp	r7, #0
   14150:	beq	13528 <__snprintf_chk@plt+0x21a0>
   14154:	mov	r8, #0
   14158:	mov	r5, #48	; 0x30
   1415c:	add	r8, r8, #1
   14160:	mov	r1, sl
   14164:	mov	r0, r5
   14168:	bl	1131c <fputc@plt>
   1416c:	cmp	r7, r8
   14170:	bne	1415c <__snprintf_chk@plt+0x2dd4>
   14174:	b	13528 <__snprintf_chk@plt+0x21a0>
   14178:	mov	r1, r9
   1417c:	add	r0, sp, #89	; 0x59
   14180:	mov	r3, sl
   14184:	mov	r2, #1
   14188:	bl	1113c <fwrite@plt>
   1418c:	b	13098 <__snprintf_chk@plt+0x1d10>
   14190:	mov	r2, r9
   14194:	add	r1, sp, #89	; 0x59
   14198:	mov	r0, sl
   1419c:	bl	12a68 <__snprintf_chk@plt+0x16e0>
   141a0:	b	13098 <__snprintf_chk@plt+0x1d10>
   141a4:	str	r3, [sp, #28]
   141a8:	b	12bf4 <__snprintf_chk@plt+0x186c>
   141ac:	cmp	sl, #0
   141b0:	beq	144e4 <__snprintf_chk@plt+0x315c>
   141b4:	cmp	r8, #0
   141b8:	beq	144e4 <__snprintf_chk@plt+0x315c>
   141bc:	str	r7, [sp, #1156]	; 0x484
   141c0:	mov	r9, #0
   141c4:	mov	r3, #32
   141c8:	mov	r7, r2
   141cc:	mov	r0, r3
   141d0:	add	r9, r9, #1
   141d4:	mov	r1, sl
   141d8:	str	r3, [sp, #68]	; 0x44
   141dc:	bl	1131c <fputc@plt>
   141e0:	cmp	r9, r8
   141e4:	ldr	r3, [sp, #68]	; 0x44
   141e8:	bne	141cc <__snprintf_chk@plt+0x2e44>
   141ec:	mov	r2, r7
   141f0:	ldr	r7, [sp, #1156]	; 0x484
   141f4:	ldr	r3, [sp, #28]
   141f8:	sub	r7, r7, r8
   141fc:	add	r3, r3, r9
   14200:	str	r3, [sp, #28]
   14204:	b	13460 <__snprintf_chk@plt+0x20d8>
   14208:	cmp	r5, #0
   1420c:	add	r3, r3, #100	; 0x64
   14210:	bne	1391c <__snprintf_chk@plt+0x2594>
   14214:	ldr	r2, [sp, #1152]	; 0x480
   14218:	cmp	r2, #43	; 0x2b
   1421c:	beq	143d8 <__snprintf_chk@plt+0x3050>
   14220:	mov	ip, #0
   14224:	mov	r5, r2
   14228:	str	ip, [sp, #36]	; 0x24
   1422c:	mov	r2, #1
   14230:	mov	lr, #2
   14234:	b	13938 <__snprintf_chk@plt+0x25b0>
   14238:	mov	r8, #32
   1423c:	add	r5, r5, #1
   14240:	mov	r1, sl
   14244:	mov	r0, r8
   14248:	bl	1131c <fputc@plt>
   1424c:	cmp	r7, r5
   14250:	bne	1423c <__snprintf_chk@plt+0x2eb4>
   14254:	b	13740 <__snprintf_chk@plt+0x23b8>
   14258:	cmp	r5, #43	; 0x2b
   1425c:	cmpne	r5, #48	; 0x30
   14260:	moveq	r5, #1
   14264:	movne	r5, #0
   14268:	sub	r7, r7, r0
   1426c:	beq	14340 <__snprintf_chk@plt+0x2fb8>
   14270:	cmp	r7, #0
   14274:	movne	r8, #32
   14278:	beq	140cc <__snprintf_chk@plt+0x2d44>
   1427c:	add	r5, r5, #1
   14280:	mov	r1, sl
   14284:	mov	r0, r8
   14288:	bl	1131c <fputc@plt>
   1428c:	cmp	r7, r5
   14290:	bne	1427c <__snprintf_chk@plt+0x2ef4>
   14294:	b	140cc <__snprintf_chk@plt+0x2d44>
   14298:	cmp	r2, r0
   1429c:	movlt	r2, #0
   142a0:	movge	r2, #1
   142a4:	b	13928 <__snprintf_chk@plt+0x25a0>
   142a8:	cmp	r6, #0
   142ac:	beq	13a18 <__snprintf_chk@plt+0x2690>
   142b0:	mov	r7, #0
   142b4:	mov	r3, #48	; 0x30
   142b8:	mov	r0, r3
   142bc:	add	r7, r7, #1
   142c0:	mov	r1, sl
   142c4:	str	r3, [sp, #64]	; 0x40
   142c8:	bl	1131c <fputc@plt>
   142cc:	cmp	r6, r7
   142d0:	ldr	r3, [sp, #64]	; 0x40
   142d4:	bne	142b8 <__snprintf_chk@plt+0x2f30>
   142d8:	b	13a18 <__snprintf_chk@plt+0x2690>
   142dc:	mov	r8, #32
   142e0:	add	r5, r5, #1
   142e4:	mov	r1, sl
   142e8:	mov	r0, r8
   142ec:	bl	1131c <fputc@plt>
   142f0:	cmp	r7, r5
   142f4:	bne	142e0 <__snprintf_chk@plt+0x2f58>
   142f8:	b	135c4 <__snprintf_chk@plt+0x223c>
   142fc:	mov	lr, #2
   14300:	mov	r0, #99	; 0x63
   14304:	cmp	r0, r3
   14308:	movcs	r0, #0
   1430c:	movcc	r0, #1
   14310:	cmp	r7, lr
   14314:	movle	ip, r0
   14318:	orrgt	ip, r0, #1
   1431c:	mov	r5, #43	; 0x2b
   14320:	b	13938 <__snprintf_chk@plt+0x25b0>
   14324:	ldr	r2, [sp, #36]	; 0x24
   14328:	cmp	r5, #43	; 0x2b
   1432c:	eor	r2, r2, #1
   14330:	beq	1459c <__snprintf_chk@plt+0x3214>
   14334:	mov	ip, #0
   14338:	mov	lr, #4
   1433c:	b	13938 <__snprintf_chk@plt+0x25b0>
   14340:	cmp	r7, #0
   14344:	beq	140cc <__snprintf_chk@plt+0x2d44>
   14348:	mov	r5, #0
   1434c:	mov	r8, #48	; 0x30
   14350:	add	r5, r5, #1
   14354:	mov	r1, sl
   14358:	mov	r0, r8
   1435c:	bl	1131c <fputc@plt>
   14360:	cmp	r7, r5
   14364:	bne	14350 <__snprintf_chk@plt+0x2fc8>
   14368:	b	140cc <__snprintf_chk@plt+0x2d44>
   1436c:	add	r2, r4, #2
   14370:	mov	lr, #1
   14374:	mov	r0, r2
   14378:	ldrb	r3, [r2], #1
   1437c:	add	lr, lr, #1
   14380:	cmp	r3, #58	; 0x3a
   14384:	bne	13ee4 <__snprintf_chk@plt+0x2b5c>
   14388:	b	14374 <__snprintf_chk@plt+0x2fec>
   1438c:	cmp	r6, #0
   14390:	bgt	13acc <__snprintf_chk@plt+0x2744>
   14394:	b	13b48 <__snprintf_chk@plt+0x27c0>
   14398:	mov	r3, sl
   1439c:	mov	r2, #1
   143a0:	mov	r1, r6
   143a4:	add	r0, sp, #72	; 0x48
   143a8:	bl	1113c <fwrite@plt>
   143ac:	b	13b90 <__snprintf_chk@plt+0x2808>
   143b0:	ldr	r2, [sp, #44]	; 0x2c
   143b4:	mov	r3, #75	; 0x4b
   143b8:	str	r3, [r2]
   143bc:	b	12c10 <__snprintf_chk@plt+0x1888>
   143c0:	mov	r7, r3
   143c4:	mov	r6, #1
   143c8:	b	136e8 <__snprintf_chk@plt+0x2360>
   143cc:	mov	r7, r3
   143d0:	mov	r6, #1
   143d4:	b	1356c <__snprintf_chk@plt+0x21e4>
   143d8:	str	r5, [sp, #36]	; 0x24
   143dc:	mov	r2, #1
   143e0:	mov	lr, #2
   143e4:	mov	r0, #99	; 0x63
   143e8:	b	14304 <__snprintf_chk@plt+0x2f7c>
   143ec:	mov	r8, #32
   143f0:	add	r5, r5, #1
   143f4:	mov	r1, sl
   143f8:	mov	r0, r8
   143fc:	bl	1131c <fputc@plt>
   14400:	cmp	r7, r5
   14404:	bne	143f0 <__snprintf_chk@plt+0x3068>
   14408:	b	13e40 <__snprintf_chk@plt+0x2ab8>
   1440c:	mov	r7, r3
   14410:	mov	r6, #1
   14414:	b	13de8 <__snprintf_chk@plt+0x2a60>
   14418:	mov	r3, #1
   1441c:	str	r3, [sp, #36]	; 0x24
   14420:	b	13c84 <__snprintf_chk@plt+0x28fc>
   14424:	mov	r1, r9
   14428:	mov	r3, sl
   1442c:	mov	r2, #1
   14430:	ldr	r0, [sp, #56]	; 0x38
   14434:	bl	1113c <fwrite@plt>
   14438:	b	13098 <__snprintf_chk@plt+0x1d10>
   1443c:	mov	r2, r9
   14440:	ldr	r1, [sp, #56]	; 0x38
   14444:	mov	r0, sl
   14448:	bl	12a68 <__snprintf_chk@plt+0x16e0>
   1444c:	b	13098 <__snprintf_chk@plt+0x1d10>
   14450:	sub	r3, r3, #1
   14454:	tst	r3, #3
   14458:	ldrne	r3, [pc, #-2392]	; 13b08 <__snprintf_chk@plt+0x2780>
   1445c:	bne	144a4 <__snprintf_chk@plt+0x311c>
   14460:	ldr	r2, [pc, #-2408]	; 13b00 <__snprintf_chk@plt+0x2778>
   14464:	mov	r0, #100	; 0x64
   14468:	smull	r2, ip, r2, r3
   1446c:	asr	r2, r3, #31
   14470:	rsb	lr, r2, ip, asr #5
   14474:	mul	r0, r0, lr
   14478:	cmp	r3, r0
   1447c:	ldrne	r3, [pc, #-2432]	; 13b04 <__snprintf_chk@plt+0x277c>
   14480:	bne	144a4 <__snprintf_chk@plt+0x311c>
   14484:	rsb	r2, r2, ip, asr #7
   14488:	mov	ip, #400	; 0x190
   1448c:	ldr	r0, [pc, #-2444]	; 13b08 <__snprintf_chk@plt+0x2780>
   14490:	mul	r2, ip, r2
   14494:	sub	ip, ip, #34	; 0x22
   14498:	cmp	r3, r2
   1449c:	movne	r3, r0
   144a0:	moveq	r3, ip
   144a4:	ldr	r2, [sp, #36]	; 0x24
   144a8:	add	r3, r9, r3
   144ac:	sub	r2, r3, r2
   144b0:	ldr	r0, [pc, #-2476]	; 13b0c <__snprintf_chk@plt+0x2784>
   144b4:	add	r2, r2, #380	; 0x17c
   144b8:	add	r2, r2, #2
   144bc:	mvn	lr, #0
   144c0:	smull	r0, ip, r0, r2
   144c4:	add	ip, ip, r2
   144c8:	asr	r0, r2, #31
   144cc:	rsb	r0, r0, ip, asr #2
   144d0:	rsb	r0, r0, r0, lsl #3
   144d4:	sub	r2, r2, r0
   144d8:	sub	r3, r3, r2
   144dc:	add	r3, r3, #3
   144e0:	b	138c8 <__snprintf_chk@plt+0x2540>
   144e4:	mov	r9, r8
   144e8:	b	141f4 <__snprintf_chk@plt+0x2e6c>
   144ec:	ldr	r2, [pc, #-2532]	; 13b10 <__snprintf_chk@plt+0x2788>
   144f0:	sub	r2, r2, lr
   144f4:	cmp	r6, r2
   144f8:	bge	14208 <__snprintf_chk@plt+0x2e80>
   144fc:	cmp	r5, #0
   14500:	rsb	r3, r3, #0
   14504:	bne	1391c <__snprintf_chk@plt+0x2594>
   14508:	ldr	r2, [sp, #1152]	; 0x480
   1450c:	cmp	r2, #43	; 0x2b
   14510:	beq	143d8 <__snprintf_chk@plt+0x3050>
   14514:	mov	ip, #0
   14518:	str	ip, [sp, #36]	; 0x24
   1451c:	ldr	r5, [sp, #1152]	; 0x480
   14520:	mov	r2, #1
   14524:	mov	lr, #2
   14528:	b	13938 <__snprintf_chk@plt+0x25b0>
   1452c:	ldr	r2, [pc, #-2600]	; 13b0c <__snprintf_chk@plt+0x2784>
   14530:	mov	lr, #2
   14534:	smull	r0, r2, r2, r3
   14538:	add	r0, r2, r3
   1453c:	asr	r2, r3, #31
   14540:	rsb	r2, r2, r0, asr #2
   14544:	add	r2, r2, #1
   14548:	b	13610 <__snprintf_chk@plt+0x2288>
   1454c:	ldr	r2, [pc, #-2628]	; 13b10 <__snprintf_chk@plt+0x2788>
   14550:	add	r3, r6, #1888	; 0x760
   14554:	sub	r2, r2, lr
   14558:	cmp	r6, r2
   1455c:	movge	r0, #0
   14560:	movlt	r0, #1
   14564:	add	r3, r3, #12
   14568:	cmp	r5, #0
   1456c:	str	r0, [sp, #36]	; 0x24
   14570:	add	r3, r3, lr
   14574:	bne	14324 <__snprintf_chk@plt+0x2f9c>
   14578:	ldr	r0, [sp, #1152]	; 0x480
   1457c:	cmp	r6, r2
   14580:	movlt	r2, #0
   14584:	movge	r2, #1
   14588:	cmp	r0, #43	; 0x2b
   1458c:	movne	r5, r0
   14590:	movne	ip, #0
   14594:	movne	lr, #4
   14598:	bne	13938 <__snprintf_chk@plt+0x25b0>
   1459c:	mov	lr, #4
   145a0:	ldr	r0, [pc, #-2708]	; 13b14 <__snprintf_chk@plt+0x278c>
   145a4:	b	14304 <__snprintf_chk@plt+0x2f7c>
   145a8:	cmn	r8, #1
   145ac:	beq	12c04 <__snprintf_chk@plt+0x187c>
   145b0:	mov	r7, #0
   145b4:	b	13bf8 <__snprintf_chk@plt+0x2870>
   145b8:	ldr	r3, [sp, #1168]	; 0x490
   145bc:	mov	r9, #4
   145c0:	str	r3, [sp, #16]
   145c4:	ldr	r3, [sp, #1164]	; 0x48c
   145c8:	mov	r5, #43	; 0x2b
   145cc:	str	r3, [sp, #12]
   145d0:	ldr	r3, [sp, #1160]	; 0x488
   145d4:	mov	r0, r8
   145d8:	str	r3, [sp, #8]
   145dc:	stm	sp, {r5, r9}
   145e0:	ldr	r3, [sp, #40]	; 0x28
   145e4:	ldr	r2, [sp, #32]
   145e8:	ldr	r1, [pc, #-2776]	; 13b18 <__snprintf_chk@plt+0x2790>
   145ec:	mov	r6, r8
   145f0:	bl	12ae8 <__snprintf_chk@plt+0x1760>
   145f4:	ldr	r8, [pc, #-2788]	; 13b18 <__snprintf_chk@plt+0x2790>
   145f8:	b	139a0 <__snprintf_chk@plt+0x2618>
   145fc:	mov	r9, #32
   14600:	add	r5, r5, #1
   14604:	mov	r1, sl
   14608:	mov	r0, r9
   1460c:	bl	1131c <fputc@plt>
   14610:	cmp	r6, r5
   14614:	bhi	14600 <__snprintf_chk@plt+0x3278>
   14618:	b	13bf8 <__snprintf_chk@plt+0x2870>
   1461c:	cmp	ip, #0
   14620:	bne	14640 <__snprintf_chk@plt+0x32b8>
   14624:	cmp	r0, #0
   14628:	bne	1466c <__snprintf_chk@plt+0x32e4>
   1462c:	ldr	r2, [sp, #36]	; 0x24
   14630:	mov	ip, #1
   14634:	eor	r2, r2, #1
   14638:	mov	lr, #3
   1463c:	b	13630 <__snprintf_chk@plt+0x22a8>
   14640:	mov	r2, #100	; 0x64
   14644:	ldr	lr, [pc, #-2864]	; 13b1c <__snprintf_chk@plt+0x2794>
   14648:	mul	r0, r2, r0
   1464c:	ldr	r2, [sp, #36]	; 0x24
   14650:	mla	r3, lr, r3, r0
   14654:	eor	r2, r2, #1
   14658:	add	r3, r3, ip
   1465c:	mov	r0, #20
   14660:	mov	ip, #1
   14664:	mov	lr, #9
   14668:	b	13630 <__snprintf_chk@plt+0x22a8>
   1466c:	mov	ip, #100	; 0x64
   14670:	ldr	r2, [sp, #36]	; 0x24
   14674:	mla	r3, ip, r3, r0
   14678:	eor	r2, r2, #1
   1467c:	mov	ip, #1
   14680:	mov	r0, #4
   14684:	mov	lr, #6
   14688:	b	13630 <__snprintf_chk@plt+0x22a8>
   1468c:	mov	ip, #100	; 0x64
   14690:	ldr	r2, [sp, #36]	; 0x24
   14694:	mla	r3, ip, r3, r0
   14698:	eor	r2, r2, #1
   1469c:	mov	ip, #1
   146a0:	mov	r0, #0
   146a4:	mov	lr, #5
   146a8:	b	13630 <__snprintf_chk@plt+0x22a8>
   146ac:	push	{r4, r5, lr}
   146b0:	sub	sp, sp, #36	; 0x24
   146b4:	add	lr, sp, #32
   146b8:	ldr	r5, [sp, #48]	; 0x30
   146bc:	mov	ip, #0
   146c0:	mvn	r4, #0
   146c4:	str	r3, [sp, #12]
   146c8:	strb	ip, [lr, #-1]!
   146cc:	mov	r3, ip
   146d0:	str	ip, [sp]
   146d4:	str	lr, [sp, #8]
   146d8:	str	r5, [sp, #16]
   146dc:	str	r4, [sp, #4]
   146e0:	bl	12ae8 <__snprintf_chk@plt+0x1760>
   146e4:	add	sp, sp, #36	; 0x24
   146e8:	pop	{r4, r5, pc}
   146ec:	push	{r4, r5, lr}
   146f0:	sub	sp, sp, #12
   146f4:	mov	r5, r0
   146f8:	bl	11250 <__errno_location@plt>
   146fc:	mov	r2, #0
   14700:	mov	r4, r0
   14704:	ldr	r3, [r0]
   14708:	str	r2, [r4]
   1470c:	mov	r0, r5
   14710:	str	r3, [sp]
   14714:	str	r3, [sp, #4]
   14718:	bl	11094 <free@plt>
   1471c:	ldr	r3, [r4]
   14720:	add	r2, sp, #8
   14724:	cmp	r3, #0
   14728:	moveq	r3, #4
   1472c:	movne	r3, #0
   14730:	add	r3, r2, r3
   14734:	ldr	r3, [r3, #-8]
   14738:	str	r3, [r4]
   1473c:	add	sp, sp, #12
   14740:	pop	{r4, r5, pc}
   14744:	push	{r4, r5, r6, r7, r8, lr}
   14748:	sub	sp, sp, #8
   1474c:	ldmib	r0, {ip, lr}
   14750:	mov	r4, r0
   14754:	ldr	r5, [sp, #32]
   14758:	cmp	lr, ip
   1475c:	beq	14774 <__snprintf_chk@plt+0x33ec>
   14760:	str	r5, [sp, #32]
   14764:	mov	r0, r4
   14768:	add	sp, sp, #8
   1476c:	pop	{r4, r5, r6, r7, r8, lr}
   14770:	b	112d4 <fseeko64@plt>
   14774:	ldr	lr, [r0, #20]
   14778:	ldr	ip, [r0, #16]
   1477c:	cmp	lr, ip
   14780:	bne	14760 <__snprintf_chk@plt+0x33d8>
   14784:	ldr	r8, [r0, #36]	; 0x24
   14788:	cmp	r8, #0
   1478c:	bne	14760 <__snprintf_chk@plt+0x33d8>
   14790:	mov	r6, r2
   14794:	mov	r7, r3
   14798:	bl	112b0 <fileno@plt>
   1479c:	mov	r2, r6
   147a0:	mov	r3, r7
   147a4:	str	r5, [sp]
   147a8:	bl	11148 <lseek64@plt>
   147ac:	mvn	r3, #0
   147b0:	mvn	r2, #0
   147b4:	cmp	r1, r3
   147b8:	cmpeq	r0, r2
   147bc:	beq	147dc <__snprintf_chk@plt+0x3454>
   147c0:	ldr	r3, [r4]
   147c4:	strd	r0, [r4, #80]	; 0x50
   147c8:	mov	r0, r8
   147cc:	bic	r3, r3, #16
   147d0:	str	r3, [r4]
   147d4:	add	sp, sp, #8
   147d8:	pop	{r4, r5, r6, r7, r8, pc}
   147dc:	mvn	r0, #0
   147e0:	b	147d4 <__snprintf_chk@plt+0x344c>
   147e4:	mov	r1, r0
   147e8:	mov	r0, #0
   147ec:	b	110a0 <clock_gettime@plt>
   147f0:	push	{r4, r5, lr}
   147f4:	sub	sp, sp, #12
   147f8:	mov	r4, r0
   147fc:	mov	r1, sp
   14800:	mov	r0, #0
   14804:	bl	110a0 <clock_gettime@plt>
   14808:	ldm	sp, {r0, r1}
   1480c:	stm	r4, {r0, r1}
   14810:	mov	r0, r4
   14814:	add	sp, sp, #12
   14818:	pop	{r4, r5, pc}
   1481c:	push	{r4, r5, r6, lr}
   14820:	sub	sp, sp, #16
   14824:	mov	r1, sp
   14828:	mov	r0, #0
   1482c:	bl	11280 <clock_getres@plt>
   14830:	ldr	r6, [pc, #136]	; 148c0 <__snprintf_chk@plt+0x3538>
   14834:	ldr	r4, [sp]
   14838:	ldr	r3, [sp, #4]
   1483c:	mla	r4, r6, r4, r3
   14840:	cmp	r4, #1
   14844:	ble	148b4 <__snprintf_chk@plt+0x352c>
   14848:	mov	r5, #0
   1484c:	add	r0, sp, #8
   14850:	bl	147f0 <__snprintf_chk@plt+0x3468>
   14854:	ldr	r3, [sp, #12]
   14858:	cmp	r3, #0
   1485c:	bne	14870 <__snprintf_chk@plt+0x34e8>
   14860:	ldr	r3, [sp, #8]
   14864:	mul	r3, r6, r3
   14868:	cmp	r3, #0
   1486c:	beq	14894 <__snprintf_chk@plt+0x350c>
   14870:	mov	r0, r4
   14874:	mov	r4, r3
   14878:	b	14880 <__snprintf_chk@plt+0x34f8>
   1487c:	mov	r4, r1
   14880:	mov	r1, r4
   14884:	bl	1f99c <__snprintf_chk@plt+0xe614>
   14888:	mov	r0, r4
   1488c:	cmp	r1, #0
   14890:	bne	1487c <__snprintf_chk@plt+0x34f4>
   14894:	cmp	r4, #1
   14898:	add	r5, r5, #1
   1489c:	movgt	r3, #1
   148a0:	movle	r3, #0
   148a4:	cmp	r5, #31
   148a8:	movgt	r3, #0
   148ac:	cmp	r3, #0
   148b0:	bne	1484c <__snprintf_chk@plt+0x34c4>
   148b4:	mov	r0, r4
   148b8:	add	sp, sp, #16
   148bc:	pop	{r4, r5, r6, pc}
   148c0:	blcc	fe6c70c8 <optarg@@GLIBC_2.4+0xfe692f20>
   148c4:	cmp	r0, #0
   148c8:	sbcs	r3, r1, #0
   148cc:	mov	r3, #0
   148d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   148d4:	mov	r4, r0
   148d8:	mov	r5, r1
   148dc:	strb	r3, [r2, #20]
   148e0:	add	r6, r2, #20
   148e4:	mov	r8, #10
   148e8:	mov	r9, #0
   148ec:	blt	1493c <__snprintf_chk@plt+0x35b4>
   148f0:	mov	r0, r4
   148f4:	mov	r1, r5
   148f8:	mov	r2, r8
   148fc:	mov	r3, r9
   14900:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14904:	mov	r0, r4
   14908:	mov	r1, r5
   1490c:	mov	r3, r9
   14910:	add	r2, r2, #48	; 0x30
   14914:	strb	r2, [r6, #-1]!
   14918:	mov	r2, r8
   1491c:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14920:	mov	r4, r0
   14924:	mov	r5, r1
   14928:	orrs	r3, r4, r5
   1492c:	bne	148f0 <__snprintf_chk@plt+0x3568>
   14930:	mov	r0, r6
   14934:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14938:	mov	r6, r7
   1493c:	mov	r0, r4
   14940:	mov	r1, r5
   14944:	mov	r2, r8
   14948:	mov	r3, r9
   1494c:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14950:	mov	r0, r4
   14954:	mov	r1, r5
   14958:	mov	r3, r9
   1495c:	sub	r7, r6, #1
   14960:	rsb	r2, r2, #48	; 0x30
   14964:	strb	r2, [r6, #-1]
   14968:	mov	r2, r8
   1496c:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14970:	mov	r4, r0
   14974:	mov	r5, r1
   14978:	orrs	r3, r4, r5
   1497c:	bne	14938 <__snprintf_chk@plt+0x35b0>
   14980:	mov	r3, #45	; 0x2d
   14984:	sub	r6, r6, #2
   14988:	strb	r3, [r7, #-1]
   1498c:	mov	r0, r6
   14990:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14994:	andeq	r0, r0, r0
   14998:	sub	sp, sp, #8
   1499c:	push	{r4, r5, r6, r7, r8, lr}
   149a0:	mov	r4, r0
   149a4:	ldr	r0, [r0, #156]	; 0x9c
   149a8:	add	r1, sp, #24
   149ac:	cmp	r0, #0
   149b0:	stm	r1, {r2, r3}
   149b4:	ldrd	r6, [sp, #32]
   149b8:	ldr	r5, [sp, #40]	; 0x28
   149bc:	beq	149cc <__snprintf_chk@plt+0x3644>
   149c0:	ldr	r3, [r4, #48]	; 0x30
   149c4:	cmp	r3, #0
   149c8:	beq	14a38 <__snprintf_chk@plt+0x36b0>
   149cc:	cmp	r5, #4
   149d0:	bgt	14a70 <__snprintf_chk@plt+0x36e8>
   149d4:	ldr	r3, [r4, #172]	; 0xac
   149d8:	cmp	r5, #2
   149dc:	add	r3, r3, #1
   149e0:	str	r3, [r4, #172]	; 0xac
   149e4:	ble	14a5c <__snprintf_chk@plt+0x36d4>
   149e8:	mov	r2, #100	; 0x64
   149ec:	mov	r3, #0
   149f0:	mov	r0, r6
   149f4:	mov	r1, r7
   149f8:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   149fc:	mov	r2, #100	; 0x64
   14a00:	mov	r3, #0
   14a04:	strd	r0, [r4, #72]	; 0x48
   14a08:	mov	r0, r6
   14a0c:	mov	r1, r7
   14a10:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14a14:	strd	r2, [r4, #80]	; 0x50
   14a18:	mov	r3, #0
   14a1c:	mov	r2, #2
   14a20:	str	r3, [r4, #88]	; 0x58
   14a24:	str	r3, [r4, #92]	; 0x5c
   14a28:	str	r2, [r4, #28]
   14a2c:	pop	{r4, r5, r6, r7, r8, lr}
   14a30:	add	sp, sp, #8
   14a34:	bx	lr
   14a38:	ldrb	r3, [r4, #153]	; 0x99
   14a3c:	cmp	r3, #0
   14a40:	bne	149cc <__snprintf_chk@plt+0x3644>
   14a44:	ldr	r3, [r4, #172]	; 0xac
   14a48:	cmp	r5, #2
   14a4c:	cmple	r3, #0
   14a50:	moveq	r3, #1
   14a54:	streq	r3, [r4, #172]	; 0xac
   14a58:	bne	14ae0 <__snprintf_chk@plt+0x3758>
   14a5c:	mov	r2, #0
   14a60:	mov	r3, #0
   14a64:	strd	r6, [r4, #72]	; 0x48
   14a68:	strd	r2, [r4, #80]	; 0x50
   14a6c:	b	14a18 <__snprintf_chk@plt+0x3690>
   14a70:	add	r0, r0, #1
   14a74:	str	r0, [r4, #156]	; 0x9c
   14a78:	mov	r1, r7
   14a7c:	mov	r0, r6
   14a80:	mov	r2, #100	; 0x64
   14a84:	mov	r3, #0
   14a88:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14a8c:	mov	r0, r6
   14a90:	mov	r1, r7
   14a94:	sub	r5, r5, #4
   14a98:	strd	r2, [r4, #64]	; 0x40
   14a9c:	mov	r2, #100	; 0x64
   14aa0:	mov	r3, #0
   14aa4:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14aa8:	mov	r2, #100	; 0x64
   14aac:	mov	r3, #0
   14ab0:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14ab4:	mov	r0, r6
   14ab8:	mov	r1, r7
   14abc:	strd	r2, [r4, #56]	; 0x38
   14ac0:	ldr	r2, [pc, #60]	; 14b04 <__snprintf_chk@plt+0x377c>
   14ac4:	mov	r3, #0
   14ac8:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   14acc:	str	r5, [r4, #48]	; 0x30
   14ad0:	strd	r0, [r4, #40]	; 0x28
   14ad4:	pop	{r4, r5, r6, r7, r8, lr}
   14ad8:	add	sp, sp, #8
   14adc:	bx	lr
   14ae0:	mov	ip, r1
   14ae4:	add	lr, r4, #32
   14ae8:	ldm	ip!, {r0, r1, r2, r3}
   14aec:	mov	r5, #1
   14af0:	strb	r5, [r4, #180]	; 0xb4
   14af4:	stmia	lr!, {r0, r1, r2, r3}
   14af8:	ldm	ip, {r0, r1}
   14afc:	stm	lr, {r0, r1}
   14b00:	b	14a2c <__snprintf_chk@plt+0x36a4>
   14b04:	andeq	r2, r0, r0, lsl r7
   14b08:	ldr	r3, [r1, #24]
   14b0c:	cmp	r3, #0
   14b10:	blt	14b80 <__snprintf_chk@plt+0x37f8>
   14b14:	push	{r4, r5, lr}
   14b18:	ldr	r2, [r0]
   14b1c:	ldr	r5, [r1]
   14b20:	ldr	lr, [r1, #4]
   14b24:	ldr	r3, [r0, #4]
   14b28:	ldr	ip, [r0, #8]
   14b2c:	ldr	r4, [r1, #8]
   14b30:	eor	r2, r2, r5
   14b34:	eor	r3, r3, lr
   14b38:	ldr	r5, [r1, #12]
   14b3c:	ldr	lr, [r0, #12]
   14b40:	orr	r3, r2, r3
   14b44:	eor	r2, ip, r4
   14b48:	ldr	ip, [r0, #16]
   14b4c:	ldr	r4, [r1, #16]
   14b50:	orr	r3, r3, r2
   14b54:	eor	lr, lr, r5
   14b58:	ldr	r2, [r0, #20]
   14b5c:	ldr	r0, [r1, #20]
   14b60:	orr	r3, r3, lr
   14b64:	eor	r1, ip, r4
   14b68:	eor	r2, r2, r0
   14b6c:	orr	r3, r3, r1
   14b70:	orrs	r3, r3, r2
   14b74:	moveq	r0, #1
   14b78:	movne	r0, #0
   14b7c:	pop	{r4, r5, pc}
   14b80:	mov	r0, #0
   14b84:	bx	lr
   14b88:	ldr	r3, [pc, #264]	; 14c98 <__snprintf_chk@plt+0x3910>
   14b8c:	push	{r4, r5, r6, r7, lr}
   14b90:	asr	r6, r0, #31
   14b94:	smull	r3, r2, r3, r0
   14b98:	ldr	r3, [pc, #252]	; 14c9c <__snprintf_chk@plt+0x3914>
   14b9c:	add	r2, r2, r0
   14ba0:	cmp	r0, #0
   14ba4:	rsb	r6, r6, r2, asr #11
   14ba8:	mov	r5, r1
   14bac:	eor	r2, r6, r6, asr #31
   14bb0:	movge	r1, #43	; 0x2b
   14bb4:	movlt	r1, #45	; 0x2d
   14bb8:	sub	sp, sp, #12
   14bbc:	sub	r2, r2, r6, asr #31
   14bc0:	mov	r4, r0
   14bc4:	stm	sp, {r1, r2}
   14bc8:	mov	r0, r5
   14bcc:	mvn	r2, #0
   14bd0:	mov	r1, #1
   14bd4:	bl	1125c <__sprintf_chk@plt>
   14bd8:	mov	r2, #3600	; 0xe10
   14bdc:	mul	r2, r2, r6
   14be0:	subs	r4, r4, r2
   14be4:	beq	14c5c <__snprintf_chk@plt+0x38d4>
   14be8:	cmp	r4, #0
   14bec:	ldr	r3, [pc, #172]	; 14ca0 <__snprintf_chk@plt+0x3918>
   14bf0:	rsblt	r4, r4, #0
   14bf4:	ldr	ip, [pc, #168]	; 14ca4 <__snprintf_chk@plt+0x391c>
   14bf8:	smull	r2, r3, r3, r4
   14bfc:	ldr	lr, [pc, #164]	; 14ca8 <__snprintf_chk@plt+0x3920>
   14c00:	add	r3, r3, r4
   14c04:	asr	r1, r4, #31
   14c08:	rsb	r3, r1, r3, asr #5
   14c0c:	smull	r2, lr, lr, r4
   14c10:	smull	r2, r6, ip, r3
   14c14:	asr	r2, r3, #31
   14c18:	rsb	r2, r2, r6, asr #2
   14c1c:	rsb	r6, r3, r3, lsl #4
   14c20:	add	r2, r2, r2, lsl #2
   14c24:	rsb	r1, r1, lr, asr #6
   14c28:	sub	r2, r3, r2, lsl #1
   14c2c:	add	lr, r5, r0
   14c30:	add	r2, r2, #48	; 0x30
   14c34:	add	r1, r1, #48	; 0x30
   14c38:	mov	r7, #58	; 0x3a
   14c3c:	subs	r3, r4, r6, lsl #2
   14c40:	strb	r7, [r5, r0]
   14c44:	strb	r2, [lr, #2]
   14c48:	strb	r1, [lr, #1]
   14c4c:	addeq	r2, lr, #3
   14c50:	bne	14c68 <__snprintf_chk@plt+0x38e0>
   14c54:	mov	r3, #0
   14c58:	strb	r3, [r2]
   14c5c:	mov	r0, r5
   14c60:	add	sp, sp, #12
   14c64:	pop	{r4, r5, r6, r7, pc}
   14c68:	smull	r2, ip, ip, r3
   14c6c:	strb	r7, [lr, #3]
   14c70:	asr	r2, r3, #31
   14c74:	rsb	ip, r2, ip, asr #2
   14c78:	add	r2, lr, #6
   14c7c:	add	r1, ip, ip, lsl #2
   14c80:	add	ip, ip, #48	; 0x30
   14c84:	sub	r3, r3, r1, lsl #1
   14c88:	add	r3, r3, #48	; 0x30
   14c8c:	strb	r3, [lr, #5]
   14c90:	strb	ip, [lr, #4]
   14c94:	b	14c54 <__snprintf_chk@plt+0x38cc>
   14c98:			; <UNDEFINED> instruction: 0x91a2b3c5
   14c9c:	andeq	r2, r2, r8, ror #2
   14ca0:	stmhi	r8, {r0, r3, r7, fp, pc}
   14ca4:	strbtvs	r6, [r6], -r7, ror #12
   14ca8:	blne	13b5384 <optarg@@GLIBC_2.4+0x13811dc>
   14cac:	push	{r0, r1, r2, r3}
   14cb0:	mov	r2, #6
   14cb4:	push	{r4, lr}
   14cb8:	mov	r1, #1
   14cbc:	ldr	r4, [pc, #56]	; 14cfc <__snprintf_chk@plt+0x3974>
   14cc0:	sub	sp, sp, #8
   14cc4:	ldr	r0, [pc, #52]	; 14d00 <__snprintf_chk@plt+0x3978>
   14cc8:	ldr	r3, [r4]
   14ccc:	bl	1113c <fwrite@plt>
   14cd0:	add	ip, sp, #20
   14cd4:	ldr	r0, [r4]
   14cd8:	ldr	r2, [sp, #16]
   14cdc:	mov	r3, ip
   14ce0:	mov	r1, #1
   14ce4:	str	ip, [sp, #4]
   14ce8:	bl	111c0 <__vfprintf_chk@plt>
   14cec:	add	sp, sp, #8
   14cf0:	pop	{r4, lr}
   14cf4:	add	sp, sp, #16
   14cf8:	bx	lr
   14cfc:	muleq	r3, r8, r1
   14d00:	andeq	r2, r2, ip, ror r1
   14d04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14d08:	ldr	r1, [sp, #80]	; 0x50
   14d0c:	ldr	lr, [r0, #144]	; 0x90
   14d10:	cmp	r1, #0
   14d14:	ldrd	sl, [sp, #60]	; 0x3c
   14d18:	ldrd	r8, [sp, #68]	; 0x44
   14d1c:	ldr	ip, [sp, #76]	; 0x4c
   14d20:	blt	1506c <__snprintf_chk@plt+0x3ce4>
   14d24:	cmp	ip, #0
   14d28:	blt	151d8 <__snprintf_chk@plt+0x3e50>
   14d2c:	cmp	lr, #0
   14d30:	blt	14fc0 <__snprintf_chk@plt+0x3c38>
   14d34:	mvn	r1, #-2147483648	; 0x80000000
   14d38:	sub	r1, r1, ip
   14d3c:	cmp	lr, r1
   14d40:	movle	r1, #0
   14d44:	movgt	r1, #1
   14d48:	cmp	r1, #0
   14d4c:	beq	14fc0 <__snprintf_chk@plt+0x3c38>
   14d50:	mov	r1, #1
   14d54:	add	ip, lr, ip
   14d58:	str	ip, [r0, #144]	; 0x90
   14d5c:	cmp	r8, #0
   14d60:	sbcs	ip, r9, #0
   14d64:	ldrd	r4, [r0, #136]	; 0x88
   14d68:	blt	152ac <__snprintf_chk@plt+0x3f24>
   14d6c:	cmp	r4, #0
   14d70:	sbcs	ip, r5, #0
   14d74:	blt	15058 <__snprintf_chk@plt+0x3cd0>
   14d78:	mvn	r6, #0
   14d7c:	subs	r6, r6, r8
   14d80:	mvn	r7, #-2147483648	; 0x80000000
   14d84:	sbc	r7, r7, r9
   14d88:	cmp	r6, r4
   14d8c:	sbcs	ip, r7, r5
   14d90:	movlt	ip, #1
   14d94:	movge	ip, #0
   14d98:	cmp	ip, #0
   14d9c:	beq	15058 <__snprintf_chk@plt+0x3cd0>
   14da0:	adds	r4, r4, r8
   14da4:	adc	r5, r5, r9
   14da8:	mov	ip, #1
   14dac:	strd	r4, [r0, #136]	; 0x88
   14db0:	cmp	sl, #0
   14db4:	sbcs	lr, fp, #0
   14db8:	orr	r1, r1, ip
   14dbc:	ldrd	r4, [r0, #128]	; 0x80
   14dc0:	blt	15288 <__snprintf_chk@plt+0x3f00>
   14dc4:	cmp	r4, #0
   14dc8:	sbcs	ip, r5, #0
   14dcc:	blt	15044 <__snprintf_chk@plt+0x3cbc>
   14dd0:	mvn	r6, #0
   14dd4:	subs	r6, r6, sl
   14dd8:	mvn	r7, #-2147483648	; 0x80000000
   14ddc:	sbc	r7, r7, fp
   14de0:	cmp	r6, r4
   14de4:	sbcs	ip, r7, r5
   14de8:	movlt	ip, #1
   14dec:	movge	ip, #0
   14df0:	cmp	ip, #0
   14df4:	beq	15044 <__snprintf_chk@plt+0x3cbc>
   14df8:	adds	r4, r4, sl
   14dfc:	adc	r5, r5, fp
   14e00:	mov	ip, #1
   14e04:	strd	r4, [r0, #128]	; 0x80
   14e08:	ldrd	r4, [sp, #52]	; 0x34
   14e0c:	orr	r1, r1, ip
   14e10:	cmp	r4, #0
   14e14:	sbcs	lr, r5, #0
   14e18:	ldrd	r4, [r0, #120]	; 0x78
   14e1c:	blt	15260 <__snprintf_chk@plt+0x3ed8>
   14e20:	cmp	r4, #0
   14e24:	sbcs	ip, r5, #0
   14e28:	blt	15024 <__snprintf_chk@plt+0x3c9c>
   14e2c:	ldrd	r8, [sp, #52]	; 0x34
   14e30:	mvn	r6, #0
   14e34:	mvn	r7, #-2147483648	; 0x80000000
   14e38:	subs	r8, r6, r8
   14e3c:	sbc	r9, r7, r9
   14e40:	cmp	r8, r4
   14e44:	sbcs	ip, r9, r5
   14e48:	movlt	ip, #1
   14e4c:	movge	ip, #0
   14e50:	cmp	ip, #0
   14e54:	beq	15024 <__snprintf_chk@plt+0x3c9c>
   14e58:	ldrd	r6, [sp, #52]	; 0x34
   14e5c:	mov	ip, #1
   14e60:	adds	r6, r6, r4
   14e64:	adc	r7, r7, r5
   14e68:	mov	r4, r6
   14e6c:	mov	r5, r7
   14e70:	strd	r4, [r0, #120]	; 0x78
   14e74:	ldrd	r4, [sp, #44]	; 0x2c
   14e78:	orr	r1, r1, ip
   14e7c:	cmp	r4, #0
   14e80:	sbcs	lr, r5, #0
   14e84:	ldrd	r4, [r0, #112]	; 0x70
   14e88:	blt	15238 <__snprintf_chk@plt+0x3eb0>
   14e8c:	cmp	r4, #0
   14e90:	sbcs	ip, r5, #0
   14e94:	blt	15004 <__snprintf_chk@plt+0x3c7c>
   14e98:	ldrd	r8, [sp, #44]	; 0x2c
   14e9c:	mvn	r6, #0
   14ea0:	mvn	r7, #-2147483648	; 0x80000000
   14ea4:	subs	r8, r6, r8
   14ea8:	sbc	r9, r7, r9
   14eac:	cmp	r8, r4
   14eb0:	sbcs	ip, r9, r5
   14eb4:	movlt	ip, #1
   14eb8:	movge	ip, #0
   14ebc:	cmp	ip, #0
   14ec0:	beq	15004 <__snprintf_chk@plt+0x3c7c>
   14ec4:	ldrd	r6, [sp, #44]	; 0x2c
   14ec8:	mov	ip, #1
   14ecc:	adds	r6, r6, r4
   14ed0:	adc	r7, r7, r5
   14ed4:	mov	r4, r6
   14ed8:	mov	r5, r7
   14edc:	strd	r4, [r0, #112]	; 0x70
   14ee0:	ldrd	r4, [sp, #36]	; 0x24
   14ee4:	orr	r1, r1, ip
   14ee8:	cmp	r4, #0
   14eec:	sbcs	lr, r5, #0
   14ef0:	ldrd	r4, [r0, #104]	; 0x68
   14ef4:	blt	15210 <__snprintf_chk@plt+0x3e88>
   14ef8:	cmp	r4, #0
   14efc:	sbcs	ip, r5, #0
   14f00:	blt	14fe4 <__snprintf_chk@plt+0x3c5c>
   14f04:	ldrd	r8, [sp, #36]	; 0x24
   14f08:	mvn	r6, #0
   14f0c:	mvn	r7, #-2147483648	; 0x80000000
   14f10:	subs	r8, r6, r8
   14f14:	sbc	r9, r7, r9
   14f18:	cmp	r8, r4
   14f1c:	sbcs	ip, r9, r5
   14f20:	movlt	ip, #1
   14f24:	movge	ip, #0
   14f28:	cmp	ip, #0
   14f2c:	beq	14fe4 <__snprintf_chk@plt+0x3c5c>
   14f30:	ldrd	r6, [sp, #36]	; 0x24
   14f34:	mov	ip, #1
   14f38:	adds	r6, r6, r4
   14f3c:	adc	r7, r7, r5
   14f40:	mov	r4, r6
   14f44:	mov	r5, r7
   14f48:	strd	r4, [r0, #104]	; 0x68
   14f4c:	cmp	r2, #0
   14f50:	sbcs	lr, r3, #0
   14f54:	orr	r1, r1, ip
   14f58:	ldrd	r4, [r0, #96]	; 0x60
   14f5c:	blt	151ec <__snprintf_chk@plt+0x3e64>
   14f60:	cmp	r4, #0
   14f64:	sbcs	ip, r5, #0
   14f68:	blt	14fd0 <__snprintf_chk@plt+0x3c48>
   14f6c:	mvn	r6, #0
   14f70:	subs	r6, r6, r2
   14f74:	mvn	r7, #-2147483648	; 0x80000000
   14f78:	sbc	r7, r7, r3
   14f7c:	cmp	r6, r4
   14f80:	sbcs	ip, r7, r5
   14f84:	movlt	ip, #1
   14f88:	movge	ip, #0
   14f8c:	cmp	ip, #0
   14f90:	beq	14fd0 <__snprintf_chk@plt+0x3c48>
   14f94:	adds	r2, r2, r4
   14f98:	adc	r3, r3, r5
   14f9c:	mov	ip, #1
   14fa0:	strd	r2, [r0, #96]	; 0x60
   14fa4:	orr	r1, r1, ip
   14fa8:	cmp	r1, #0
   14fac:	moveq	r3, #1
   14fb0:	strbeq	r3, [r0, #153]	; 0x99
   14fb4:	moveq	r0, r3
   14fb8:	movne	r0, #0
   14fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14fc0:	add	ip, lr, ip
   14fc4:	mov	r1, #0
   14fc8:	str	ip, [r0, #144]	; 0x90
   14fcc:	b	14d5c <__snprintf_chk@plt+0x39d4>
   14fd0:	adds	r2, r2, r4
   14fd4:	adc	r3, r3, r5
   14fd8:	mov	ip, #0
   14fdc:	strd	r2, [r0, #96]	; 0x60
   14fe0:	b	14fa4 <__snprintf_chk@plt+0x3c1c>
   14fe4:	ldrd	r6, [sp, #36]	; 0x24
   14fe8:	mov	ip, #0
   14fec:	adds	r6, r6, r4
   14ff0:	adc	r7, r7, r5
   14ff4:	mov	r4, r6
   14ff8:	mov	r5, r7
   14ffc:	strd	r4, [r0, #104]	; 0x68
   15000:	b	14f4c <__snprintf_chk@plt+0x3bc4>
   15004:	ldrd	r6, [sp, #44]	; 0x2c
   15008:	mov	ip, #0
   1500c:	adds	r6, r6, r4
   15010:	adc	r7, r7, r5
   15014:	mov	r4, r6
   15018:	mov	r5, r7
   1501c:	strd	r4, [r0, #112]	; 0x70
   15020:	b	14ee0 <__snprintf_chk@plt+0x3b58>
   15024:	ldrd	r6, [sp, #52]	; 0x34
   15028:	mov	ip, #0
   1502c:	adds	r6, r6, r4
   15030:	adc	r7, r7, r5
   15034:	mov	r4, r6
   15038:	mov	r5, r7
   1503c:	strd	r4, [r0, #120]	; 0x78
   15040:	b	14e74 <__snprintf_chk@plt+0x3aec>
   15044:	adds	r4, r4, sl
   15048:	adc	r5, r5, fp
   1504c:	mov	ip, #0
   15050:	strd	r4, [r0, #128]	; 0x80
   15054:	b	14e08 <__snprintf_chk@plt+0x3a80>
   15058:	adds	r4, r4, r8
   1505c:	adc	r5, r5, r9
   15060:	mov	ip, #0
   15064:	strd	r4, [r0, #136]	; 0x88
   15068:	b	14db0 <__snprintf_chk@plt+0x3a28>
   1506c:	mvn	r1, lr
   15070:	lsr	r1, r1, #31
   15074:	cmp	r1, ip, lsr #31
   15078:	beq	151a8 <__snprintf_chk@plt+0x3e20>
   1507c:	mov	r1, #0
   15080:	sub	ip, lr, ip
   15084:	str	ip, [r0, #144]	; 0x90
   15088:	ldrd	r4, [r0, #136]	; 0x88
   1508c:	mvn	ip, r5
   15090:	lsr	ip, ip, #31
   15094:	cmp	ip, r9, lsr #31
   15098:	beq	15440 <__snprintf_chk@plt+0x40b8>
   1509c:	subs	r4, r4, r8
   150a0:	sbc	r5, r5, r9
   150a4:	mov	ip, #0
   150a8:	strd	r4, [r0, #136]	; 0x88
   150ac:	ldrd	r4, [r0, #128]	; 0x80
   150b0:	orr	r1, r1, ip
   150b4:	mvn	ip, r5
   150b8:	lsr	ip, ip, #31
   150bc:	cmp	ip, fp, lsr #31
   150c0:	beq	15400 <__snprintf_chk@plt+0x4078>
   150c4:	subs	r4, r4, sl
   150c8:	sbc	r5, r5, fp
   150cc:	mov	ip, #0
   150d0:	strd	r4, [r0, #128]	; 0x80
   150d4:	ldrd	r4, [r0, #120]	; 0x78
   150d8:	orr	r1, r1, ip
   150dc:	ldr	lr, [sp, #56]	; 0x38
   150e0:	mvn	ip, r5
   150e4:	lsr	ip, ip, #31
   150e8:	cmp	ip, lr, lsr #31
   150ec:	beq	153b0 <__snprintf_chk@plt+0x4028>
   150f0:	ldrd	r6, [sp, #52]	; 0x34
   150f4:	mov	ip, #0
   150f8:	subs	r6, r4, r6
   150fc:	sbc	r7, r5, r7
   15100:	mov	r4, r6
   15104:	mov	r5, r7
   15108:	strd	r4, [r0, #120]	; 0x78
   1510c:	ldrd	r4, [r0, #112]	; 0x70
   15110:	orr	r1, r1, ip
   15114:	ldr	lr, [sp, #48]	; 0x30
   15118:	mvn	ip, r5
   1511c:	lsr	ip, ip, #31
   15120:	cmp	ip, lr, lsr #31
   15124:	beq	15360 <__snprintf_chk@plt+0x3fd8>
   15128:	ldrd	r6, [sp, #44]	; 0x2c
   1512c:	mov	ip, #0
   15130:	subs	r6, r4, r6
   15134:	sbc	r7, r5, r7
   15138:	mov	r4, r6
   1513c:	mov	r5, r7
   15140:	strd	r4, [r0, #112]	; 0x70
   15144:	ldrd	r4, [r0, #104]	; 0x68
   15148:	orr	r1, r1, ip
   1514c:	ldr	lr, [sp, #40]	; 0x28
   15150:	mvn	ip, r5
   15154:	lsr	ip, ip, #31
   15158:	cmp	ip, lr, lsr #31
   1515c:	beq	15310 <__snprintf_chk@plt+0x3f88>
   15160:	ldrd	r6, [sp, #36]	; 0x24
   15164:	mov	ip, #0
   15168:	subs	r6, r4, r6
   1516c:	sbc	r7, r5, r7
   15170:	mov	r4, r6
   15174:	mov	r5, r7
   15178:	strd	r4, [r0, #104]	; 0x68
   1517c:	ldrd	r4, [r0, #96]	; 0x60
   15180:	orr	r1, r1, ip
   15184:	mvn	ip, r5
   15188:	lsr	ip, ip, #31
   1518c:	cmp	ip, r3, lsr #31
   15190:	beq	152d0 <__snprintf_chk@plt+0x3f48>
   15194:	subs	r2, r4, r2
   15198:	sbc	r3, r5, r3
   1519c:	mov	ip, #0
   151a0:	strd	r2, [r0, #96]	; 0x60
   151a4:	b	14fa4 <__snprintf_chk@plt+0x3c1c>
   151a8:	cmp	lr, #0
   151ac:	blt	15480 <__snprintf_chk@plt+0x40f8>
   151b0:	sub	r1, ip, #-2147483647	; 0x80000001
   151b4:	cmp	lr, r1
   151b8:	movle	r1, #0
   151bc:	movgt	r1, #1
   151c0:	cmp	r1, #0
   151c4:	beq	1507c <__snprintf_chk@plt+0x3cf4>
   151c8:	sub	ip, lr, ip
   151cc:	str	ip, [r0, #144]	; 0x90
   151d0:	mov	r1, #1
   151d4:	b	15088 <__snprintf_chk@plt+0x3d00>
   151d8:	rsb	r1, ip, #-2147483648	; 0x80000000
   151dc:	cmp	lr, r1
   151e0:	movge	r1, #0
   151e4:	movlt	r1, #1
   151e8:	b	14d48 <__snprintf_chk@plt+0x39c0>
   151ec:	mov	r6, #0
   151f0:	subs	r6, r6, r2
   151f4:	mov	r7, #-2147483648	; 0x80000000
   151f8:	sbc	r7, r7, r3
   151fc:	cmp	r4, r6
   15200:	sbcs	ip, r5, r7
   15204:	movlt	ip, #1
   15208:	movge	ip, #0
   1520c:	b	14f8c <__snprintf_chk@plt+0x3c04>
   15210:	ldrd	r8, [sp, #36]	; 0x24
   15214:	mov	r6, #0
   15218:	mov	r7, #-2147483648	; 0x80000000
   1521c:	subs	r8, r6, r8
   15220:	sbc	r9, r7, r9
   15224:	cmp	r4, r8
   15228:	sbcs	ip, r5, r9
   1522c:	movlt	ip, #1
   15230:	movge	ip, #0
   15234:	b	14f28 <__snprintf_chk@plt+0x3ba0>
   15238:	ldrd	r8, [sp, #44]	; 0x2c
   1523c:	mov	r6, #0
   15240:	mov	r7, #-2147483648	; 0x80000000
   15244:	subs	r8, r6, r8
   15248:	sbc	r9, r7, r9
   1524c:	cmp	r4, r8
   15250:	sbcs	ip, r5, r9
   15254:	movlt	ip, #1
   15258:	movge	ip, #0
   1525c:	b	14ebc <__snprintf_chk@plt+0x3b34>
   15260:	ldrd	r8, [sp, #52]	; 0x34
   15264:	mov	r6, #0
   15268:	mov	r7, #-2147483648	; 0x80000000
   1526c:	subs	r8, r6, r8
   15270:	sbc	r9, r7, r9
   15274:	cmp	r4, r8
   15278:	sbcs	ip, r5, r9
   1527c:	movlt	ip, #1
   15280:	movge	ip, #0
   15284:	b	14e50 <__snprintf_chk@plt+0x3ac8>
   15288:	mov	r6, #0
   1528c:	subs	r6, r6, sl
   15290:	mov	r7, #-2147483648	; 0x80000000
   15294:	sbc	r7, r7, fp
   15298:	cmp	r4, r6
   1529c:	sbcs	ip, r5, r7
   152a0:	movlt	ip, #1
   152a4:	movge	ip, #0
   152a8:	b	14df0 <__snprintf_chk@plt+0x3a68>
   152ac:	mov	r6, #0
   152b0:	subs	r6, r6, r8
   152b4:	mov	r7, #-2147483648	; 0x80000000
   152b8:	sbc	r7, r7, r9
   152bc:	cmp	r4, r6
   152c0:	sbcs	ip, r5, r7
   152c4:	movlt	ip, #1
   152c8:	movge	ip, #0
   152cc:	b	14d98 <__snprintf_chk@plt+0x3a10>
   152d0:	cmp	r4, #0
   152d4:	sbcs	ip, r5, #0
   152d8:	blt	1552c <__snprintf_chk@plt+0x41a4>
   152dc:	subs	r6, r2, #1
   152e0:	sbc	r7, r3, #-2147483648	; 0x80000000
   152e4:	cmp	r6, r4
   152e8:	sbcs	ip, r7, r5
   152ec:	movlt	ip, #1
   152f0:	movge	ip, #0
   152f4:	cmp	ip, #0
   152f8:	beq	15194 <__snprintf_chk@plt+0x3e0c>
   152fc:	subs	r2, r4, r2
   15300:	sbc	r3, r5, r3
   15304:	mov	ip, #1
   15308:	strd	r2, [r0, #96]	; 0x60
   1530c:	b	14fa4 <__snprintf_chk@plt+0x3c1c>
   15310:	cmp	r4, #0
   15314:	sbcs	ip, r5, #0
   15318:	blt	1550c <__snprintf_chk@plt+0x4184>
   1531c:	ldrd	r6, [sp, #36]	; 0x24
   15320:	subs	r6, r6, #1
   15324:	sbc	r7, r7, #-2147483648	; 0x80000000
   15328:	cmp	r6, r4
   1532c:	sbcs	ip, r7, r5
   15330:	movlt	ip, #1
   15334:	movge	ip, #0
   15338:	cmp	ip, #0
   1533c:	beq	15160 <__snprintf_chk@plt+0x3dd8>
   15340:	ldrd	r6, [sp, #36]	; 0x24
   15344:	mov	ip, #1
   15348:	subs	r6, r4, r6
   1534c:	sbc	r7, r5, r7
   15350:	mov	r4, r6
   15354:	mov	r5, r7
   15358:	strd	r4, [r0, #104]	; 0x68
   1535c:	b	1517c <__snprintf_chk@plt+0x3df4>
   15360:	cmp	r4, #0
   15364:	sbcs	ip, r5, #0
   15368:	blt	154ec <__snprintf_chk@plt+0x4164>
   1536c:	ldrd	r6, [sp, #44]	; 0x2c
   15370:	subs	r6, r6, #1
   15374:	sbc	r7, r7, #-2147483648	; 0x80000000
   15378:	cmp	r6, r4
   1537c:	sbcs	ip, r7, r5
   15380:	movlt	ip, #1
   15384:	movge	ip, #0
   15388:	cmp	ip, #0
   1538c:	beq	15128 <__snprintf_chk@plt+0x3da0>
   15390:	ldrd	r6, [sp, #44]	; 0x2c
   15394:	mov	ip, #1
   15398:	subs	r6, r4, r6
   1539c:	sbc	r7, r5, r7
   153a0:	mov	r4, r6
   153a4:	mov	r5, r7
   153a8:	strd	r4, [r0, #112]	; 0x70
   153ac:	b	15144 <__snprintf_chk@plt+0x3dbc>
   153b0:	cmp	r4, #0
   153b4:	sbcs	ip, r5, #0
   153b8:	blt	154cc <__snprintf_chk@plt+0x4144>
   153bc:	ldrd	r6, [sp, #52]	; 0x34
   153c0:	subs	r6, r6, #1
   153c4:	sbc	r7, r7, #-2147483648	; 0x80000000
   153c8:	cmp	r6, r4
   153cc:	sbcs	ip, r7, r5
   153d0:	movlt	ip, #1
   153d4:	movge	ip, #0
   153d8:	cmp	ip, #0
   153dc:	beq	150f0 <__snprintf_chk@plt+0x3d68>
   153e0:	ldrd	r6, [sp, #52]	; 0x34
   153e4:	mov	ip, #1
   153e8:	subs	r6, r4, r6
   153ec:	sbc	r7, r5, r7
   153f0:	mov	r4, r6
   153f4:	mov	r5, r7
   153f8:	strd	r4, [r0, #120]	; 0x78
   153fc:	b	1510c <__snprintf_chk@plt+0x3d84>
   15400:	cmp	r4, #0
   15404:	sbcs	ip, r5, #0
   15408:	blt	154b0 <__snprintf_chk@plt+0x4128>
   1540c:	subs	r6, sl, #1
   15410:	sbc	r7, fp, #-2147483648	; 0x80000000
   15414:	cmp	r6, r4
   15418:	sbcs	ip, r7, r5
   1541c:	movlt	ip, #1
   15420:	movge	ip, #0
   15424:	cmp	ip, #0
   15428:	beq	150c4 <__snprintf_chk@plt+0x3d3c>
   1542c:	subs	r4, r4, sl
   15430:	sbc	r5, r5, fp
   15434:	mov	ip, #1
   15438:	strd	r4, [r0, #128]	; 0x80
   1543c:	b	150d4 <__snprintf_chk@plt+0x3d4c>
   15440:	cmp	r4, #0
   15444:	sbcs	ip, r5, #0
   15448:	blt	15494 <__snprintf_chk@plt+0x410c>
   1544c:	subs	r6, r8, #1
   15450:	sbc	r7, r9, #-2147483648	; 0x80000000
   15454:	cmp	r6, r4
   15458:	sbcs	ip, r7, r5
   1545c:	movlt	ip, #1
   15460:	movge	ip, #0
   15464:	cmp	ip, #0
   15468:	beq	1509c <__snprintf_chk@plt+0x3d14>
   1546c:	subs	r4, r4, r8
   15470:	sbc	r5, r5, r9
   15474:	mov	ip, #1
   15478:	strd	r4, [r0, #136]	; 0x88
   1547c:	b	150ac <__snprintf_chk@plt+0x3d24>
   15480:	add	r1, lr, #-2147483648	; 0x80000000
   15484:	cmp	r1, ip
   15488:	movge	r1, #0
   1548c:	movlt	r1, #1
   15490:	b	151c0 <__snprintf_chk@plt+0x3e38>
   15494:	adds	r6, r4, #0
   15498:	adc	r7, r5, #-2147483648	; 0x80000000
   1549c:	cmp	r6, r8
   154a0:	sbcs	ip, r7, r9
   154a4:	movlt	ip, #1
   154a8:	movge	ip, #0
   154ac:	b	15464 <__snprintf_chk@plt+0x40dc>
   154b0:	adds	r6, r4, #0
   154b4:	adc	r7, r5, #-2147483648	; 0x80000000
   154b8:	cmp	r6, sl
   154bc:	sbcs	ip, r7, fp
   154c0:	movlt	ip, #1
   154c4:	movge	ip, #0
   154c8:	b	15424 <__snprintf_chk@plt+0x409c>
   154cc:	ldrd	r8, [sp, #52]	; 0x34
   154d0:	adds	r6, r4, #0
   154d4:	adc	r7, r5, #-2147483648	; 0x80000000
   154d8:	cmp	r6, r8
   154dc:	sbcs	ip, r7, r9
   154e0:	movlt	ip, #1
   154e4:	movge	ip, #0
   154e8:	b	153d8 <__snprintf_chk@plt+0x4050>
   154ec:	ldrd	r8, [sp, #44]	; 0x2c
   154f0:	adds	r6, r4, #0
   154f4:	adc	r7, r5, #-2147483648	; 0x80000000
   154f8:	cmp	r6, r8
   154fc:	sbcs	ip, r7, r9
   15500:	movlt	ip, #1
   15504:	movge	ip, #0
   15508:	b	15388 <__snprintf_chk@plt+0x4000>
   1550c:	ldrd	r8, [sp, #36]	; 0x24
   15510:	adds	r6, r4, #0
   15514:	adc	r7, r5, #-2147483648	; 0x80000000
   15518:	cmp	r6, r8
   1551c:	sbcs	ip, r7, r9
   15520:	movlt	ip, #1
   15524:	movge	ip, #0
   15528:	b	15338 <__snprintf_chk@plt+0x3fb0>
   1552c:	adds	r6, r4, #0
   15530:	adc	r7, r5, #-2147483648	; 0x80000000
   15534:	cmp	r6, r2
   15538:	sbcs	ip, r7, r3
   1553c:	movlt	ip, #1
   15540:	movge	ip, #0
   15544:	b	152f4 <__snprintf_chk@plt+0x3f6c>
   15548:	ldr	ip, [pc, #56]	; 15588 <__snprintf_chk@plt+0x4200>
   1554c:	push	{r4, lr}
   15550:	sub	sp, sp, #16
   15554:	ldr	r4, [ip]
   15558:	ldr	r1, [sp, #24]
   1555c:	ldr	lr, [pc, #40]	; 1558c <__snprintf_chk@plt+0x4204>
   15560:	eor	ip, r0, #1
   15564:	strd	r2, [sp]
   15568:	str	r1, [sp, #8]
   1556c:	mov	r0, r4
   15570:	add	r2, lr, ip
   15574:	mov	r1, #1
   15578:	bl	112bc <__fprintf_chk@plt>
   1557c:	mov	r0, #1
   15580:	add	sp, sp, #16
   15584:	pop	{r4, pc}
   15588:	muleq	r3, r8, r1
   1558c:	andeq	r2, r2, r4, lsl #3
   15590:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15594:	mov	r8, r0
   15598:	ldr	ip, [sp, #32]
   1559c:	mov	r9, r1
   155a0:	cmp	ip, #2
   155a4:	mov	r4, r2
   155a8:	mov	r5, r3
   155ac:	ldrd	r6, [sp, #40]	; 0x28
   155b0:	bgt	1561c <__snprintf_chk@plt+0x4294>
   155b4:	cmp	r6, #0
   155b8:	sbcs	r3, r7, #0
   155bc:	blt	15728 <__snprintf_chk@plt+0x43a0>
   155c0:	cmp	r4, #0
   155c4:	sbcs	r3, r5, #0
   155c8:	blt	1568c <__snprintf_chk@plt+0x4304>
   155cc:	add	r3, pc, #364	; 0x16c
   155d0:	ldrd	r2, [r3]
   155d4:	cmp	r2, r4
   155d8:	sbcs	r3, r3, r5
   155dc:	bge	156c0 <__snprintf_chk@plt+0x4338>
   155e0:	mov	r1, #60	; 0x3c
   155e4:	cmp	r9, #0
   155e8:	umull	r2, r3, r4, r1
   155ec:	mov	ip, #1
   155f0:	mla	r3, r1, r5, r3
   155f4:	beq	156d8 <__snprintf_chk@plt+0x4350>
   155f8:	cmp	r2, #0
   155fc:	sbcs	r1, r3, #0
   15600:	blt	1570c <__snprintf_chk@plt+0x4384>
   15604:	subs	r2, r2, r6
   15608:	sbc	r3, r3, r7
   1560c:	cmp	ip, #0
   15610:	beq	15664 <__snprintf_chk@plt+0x42dc>
   15614:	mov	r0, #0
   15618:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1561c:	cmp	r6, #0
   15620:	sbcs	r3, r7, #0
   15624:	bge	155c0 <__snprintf_chk@plt+0x4238>
   15628:	mov	r2, #100	; 0x64
   1562c:	mov	r3, #0
   15630:	mov	r0, r4
   15634:	mov	r1, r5
   15638:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   1563c:	mov	ip, #60	; 0x3c
   15640:	mov	r2, #100	; 0x64
   15644:	mov	r3, #0
   15648:	umull	r6, r7, r0, ip
   1564c:	mov	r0, r4
   15650:	mla	r7, ip, r1, r7
   15654:	mov	r1, r5
   15658:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   1565c:	adds	r2, r2, r6
   15660:	adc	r3, r3, r7
   15664:	adds	r0, r2, #1440	; 0x5a0
   15668:	adc	r1, r3, #0
   1566c:	cmp	r1, #0
   15670:	cmpeq	r0, #2880	; 0xb40
   15674:	bhi	15614 <__snprintf_chk@plt+0x428c>
   15678:	rsb	r2, r2, r2, lsl #4
   1567c:	mov	r0, #1
   15680:	lsl	r2, r2, #2
   15684:	str	r2, [r8]
   15688:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1568c:	mvn	r3, #0
   15690:	mvn	r2, #0
   15694:	cmp	r5, r3
   15698:	cmpeq	r4, r2
   1569c:	beq	156c0 <__snprintf_chk@plt+0x4338>
   156a0:	mov	r3, r5
   156a4:	mov	r2, r4
   156a8:	mov	r0, #0
   156ac:	mov	r1, #-2147483648	; 0x80000000
   156b0:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   156b4:	cmp	r0, #60	; 0x3c
   156b8:	sbcs	r3, r1, #0
   156bc:	blt	155e0 <__snprintf_chk@plt+0x4258>
   156c0:	mov	r1, #60	; 0x3c
   156c4:	cmp	r9, #0
   156c8:	umull	r2, r3, r4, r1
   156cc:	mov	ip, #0
   156d0:	mla	r3, r1, r5, r3
   156d4:	bne	155f8 <__snprintf_chk@plt+0x4270>
   156d8:	cmp	r2, #0
   156dc:	sbcs	r1, r3, #0
   156e0:	blt	15700 <__snprintf_chk@plt+0x4378>
   156e4:	mvn	r0, #0
   156e8:	subs	r0, r0, r6
   156ec:	mvn	r1, #-2147483648	; 0x80000000
   156f0:	sbc	r1, r1, r7
   156f4:	cmp	r0, r2
   156f8:	sbcs	r1, r1, r3
   156fc:	blt	15614 <__snprintf_chk@plt+0x428c>
   15700:	adds	r2, r2, r6
   15704:	adc	r3, r3, r7
   15708:	b	1560c <__snprintf_chk@plt+0x4284>
   1570c:	adds	r0, r2, #0
   15710:	adc	r1, r3, #-2147483648	; 0x80000000
   15714:	cmp	r0, r6
   15718:	sbcs	r1, r1, r7
   1571c:	bge	15604 <__snprintf_chk@plt+0x427c>
   15720:	mov	r0, #0
   15724:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15728:	mov	r3, #100	; 0x64
   1572c:	mul	r2, r3, r5
   15730:	umull	r4, r5, r4, r3
   15734:	add	r5, r2, r5
   15738:	b	15628 <__snprintf_chk@plt+0x42a0>
   1573c:	nop			; (mov r0, r0)
   15740:	eorcs	r2, r2, #536870914	; 0x20000002
   15744:	eoreq	r2, r2, #536870914	; 0x20000002
   15748:	push	{r4, r5, r6, r7, r8, lr}
   1574c:	mov	r7, r0
   15750:	ldr	r5, [pc, #172]	; 15804 <__snprintf_chk@plt+0x447c>
   15754:	ldr	r3, [pc, #172]	; 15808 <__snprintf_chk@plt+0x4480>
   15758:	mov	r6, r1
   1575c:	b	1576c <__snprintf_chk@plt+0x43e4>
   15760:	ldr	r3, [r5, #12]!
   15764:	cmp	r3, #0
   15768:	beq	1578c <__snprintf_chk@plt+0x4404>
   1576c:	mov	r1, r3
   15770:	mov	r0, r6
   15774:	bl	11070 <strcmp@plt>
   15778:	mov	r4, r5
   1577c:	cmp	r0, #0
   15780:	bne	15760 <__snprintf_chk@plt+0x43d8>
   15784:	mov	r0, r4
   15788:	pop	{r4, r5, r6, r7, r8, pc}
   1578c:	ldr	r1, [r7, #192]	; 0xc0
   15790:	add	r5, r7, #192	; 0xc0
   15794:	cmp	r1, #0
   15798:	bne	157dc <__snprintf_chk@plt+0x4454>
   1579c:	ldr	r3, [pc, #104]	; 1580c <__snprintf_chk@plt+0x4484>
   157a0:	ldr	r1, [pc, #104]	; 15810 <__snprintf_chk@plt+0x4488>
   157a4:	b	157b4 <__snprintf_chk@plt+0x442c>
   157a8:	ldr	r1, [r4, #12]
   157ac:	cmp	r1, #0
   157b0:	beq	157f8 <__snprintf_chk@plt+0x4470>
   157b4:	mov	r0, r6
   157b8:	mov	r4, r3
   157bc:	bl	11070 <strcmp@plt>
   157c0:	add	r3, r4, #12
   157c4:	cmp	r0, #0
   157c8:	bne	157a8 <__snprintf_chk@plt+0x4420>
   157cc:	b	15784 <__snprintf_chk@plt+0x43fc>
   157d0:	ldr	r1, [r5, #12]!
   157d4:	cmp	r1, #0
   157d8:	beq	1579c <__snprintf_chk@plt+0x4414>
   157dc:	mov	r0, r6
   157e0:	bl	11070 <strcmp@plt>
   157e4:	mov	r4, r5
   157e8:	cmp	r0, #0
   157ec:	bne	157d0 <__snprintf_chk@plt+0x4448>
   157f0:	mov	r0, r4
   157f4:	pop	{r4, r5, r6, r7, r8, pc}
   157f8:	mov	r4, r1
   157fc:	mov	r0, r4
   15800:	pop	{r4, r5, r6, r7, r8, pc}
   15804:	andeq	r1, r2, r8, asr #12
   15808:	muleq	r2, r0, r1
   1580c:	andeq	r1, r2, r8, ror r6
   15810:	muleq	r2, r4, r1
   15814:	push	{r4, r5, lr}
   15818:	mov	r2, #5
   1581c:	sub	sp, sp, #12
   15820:	mov	r5, r0
   15824:	mov	r4, r1
   15828:	mov	r0, #0
   1582c:	ldr	r1, [pc, #376]	; 159ac <__snprintf_chk@plt+0x4624>
   15830:	bl	110f4 <dcgettext@plt>
   15834:	mov	r1, r5
   15838:	bl	14cac <__snprintf_chk@plt+0x3924>
   1583c:	ldrd	r2, [r4, #96]	; 0x60
   15840:	orrs	r1, r2, r3
   15844:	bne	15918 <__snprintf_chk@plt+0x4590>
   15848:	ldrd	r2, [r4, #104]	; 0x68
   1584c:	orrs	r1, r2, r3
   15850:	beq	158bc <__snprintf_chk@plt+0x4534>
   15854:	mov	r0, #0
   15858:	ldr	r1, [pc, #336]	; 159b0 <__snprintf_chk@plt+0x4628>
   1585c:	str	r1, [sp]
   15860:	bl	15548 <__snprintf_chk@plt+0x41c0>
   15864:	ldrd	r2, [r4, #112]	; 0x70
   15868:	orrs	r1, r2, r3
   1586c:	bne	15940 <__snprintf_chk@plt+0x45b8>
   15870:	ldrd	r2, [r4, #120]	; 0x78
   15874:	orrs	r1, r2, r3
   15878:	bne	15980 <__snprintf_chk@plt+0x45f8>
   1587c:	ldrd	r2, [r4, #128]	; 0x80
   15880:	orrs	r1, r2, r3
   15884:	bne	15970 <__snprintf_chk@plt+0x45e8>
   15888:	ldrd	r2, [r4, #136]	; 0x88
   1588c:	orrs	r1, r2, r3
   15890:	bne	15960 <__snprintf_chk@plt+0x45d8>
   15894:	ldr	r2, [r4, #144]	; 0x90
   15898:	asr	r3, r2, #31
   1589c:	orrs	r1, r2, r3
   158a0:	bne	15950 <__snprintf_chk@plt+0x45c8>
   158a4:	ldr	r3, [pc, #264]	; 159b4 <__snprintf_chk@plt+0x462c>
   158a8:	mov	r0, #10
   158ac:	ldr	r1, [r3]
   158b0:	add	sp, sp, #12
   158b4:	pop	{r4, r5, lr}
   158b8:	b	1131c <fputc@plt>
   158bc:	ldrd	r2, [r4, #112]	; 0x70
   158c0:	orrs	r1, r2, r3
   158c4:	bne	15990 <__snprintf_chk@plt+0x4608>
   158c8:	ldrd	r2, [r4, #120]	; 0x78
   158cc:	orrs	r1, r2, r3
   158d0:	bne	159a4 <__snprintf_chk@plt+0x461c>
   158d4:	ldrd	r0, [r4, #128]	; 0x80
   158d8:	orrs	r1, r0, r1
   158dc:	bne	159a4 <__snprintf_chk@plt+0x461c>
   158e0:	ldrd	r0, [r4, #136]	; 0x88
   158e4:	orrs	r1, r0, r1
   158e8:	bne	159a4 <__snprintf_chk@plt+0x461c>
   158ec:	ldr	r0, [r4, #144]	; 0x90
   158f0:	cmp	r0, #0
   158f4:	bne	159a4 <__snprintf_chk@plt+0x461c>
   158f8:	mov	r2, #5
   158fc:	ldr	r1, [pc, #180]	; 159b8 <__snprintf_chk@plt+0x4630>
   15900:	bl	110f4 <dcgettext@plt>
   15904:	ldr	r3, [pc, #168]	; 159b4 <__snprintf_chk@plt+0x462c>
   15908:	ldr	r1, [r3]
   1590c:	add	sp, sp, #12
   15910:	pop	{r4, r5, lr}
   15914:	b	11364 <fputs@plt>
   15918:	ldr	r1, [pc, #156]	; 159bc <__snprintf_chk@plt+0x4634>
   1591c:	mov	r0, #0
   15920:	str	r1, [sp]
   15924:	bl	15548 <__snprintf_chk@plt+0x41c0>
   15928:	ldrd	r2, [r4, #104]	; 0x68
   1592c:	orrs	r1, r2, r3
   15930:	bne	15858 <__snprintf_chk@plt+0x44d0>
   15934:	ldrd	r2, [r4, #112]	; 0x70
   15938:	orrs	r1, r2, r3
   1593c:	beq	15870 <__snprintf_chk@plt+0x44e8>
   15940:	ldr	r1, [pc, #120]	; 159c0 <__snprintf_chk@plt+0x4638>
   15944:	str	r1, [sp]
   15948:	bl	15548 <__snprintf_chk@plt+0x41c0>
   1594c:	b	15870 <__snprintf_chk@plt+0x44e8>
   15950:	ldr	r1, [pc, #108]	; 159c4 <__snprintf_chk@plt+0x463c>
   15954:	str	r1, [sp]
   15958:	bl	15548 <__snprintf_chk@plt+0x41c0>
   1595c:	b	158a4 <__snprintf_chk@plt+0x451c>
   15960:	ldr	r1, [pc, #96]	; 159c8 <__snprintf_chk@plt+0x4640>
   15964:	str	r1, [sp]
   15968:	bl	15548 <__snprintf_chk@plt+0x41c0>
   1596c:	b	15894 <__snprintf_chk@plt+0x450c>
   15970:	ldr	r1, [pc, #84]	; 159cc <__snprintf_chk@plt+0x4644>
   15974:	str	r1, [sp]
   15978:	bl	15548 <__snprintf_chk@plt+0x41c0>
   1597c:	b	15888 <__snprintf_chk@plt+0x4500>
   15980:	ldr	r1, [pc, #72]	; 159d0 <__snprintf_chk@plt+0x4648>
   15984:	str	r1, [sp]
   15988:	bl	15548 <__snprintf_chk@plt+0x41c0>
   1598c:	b	1587c <__snprintf_chk@plt+0x44f4>
   15990:	ldr	r1, [pc, #40]	; 159c0 <__snprintf_chk@plt+0x4638>
   15994:	mov	r0, #0
   15998:	str	r1, [sp]
   1599c:	bl	15548 <__snprintf_chk@plt+0x41c0>
   159a0:	b	15870 <__snprintf_chk@plt+0x44e8>
   159a4:	mov	r0, #0
   159a8:	b	15874 <__snprintf_chk@plt+0x44ec>
   159ac:	muleq	r2, r8, r1
   159b0:	andeq	r2, r2, r4, asr #3
   159b4:	muleq	r3, r8, r1
   159b8:	andeq	r2, r2, ip, lsr #3
   159bc:			; <UNDEFINED> instruction: 0x000221bc
   159c0:	ldrdeq	r2, [r2], -r0
   159c4:	andeq	r2, r2, r0, ror #3
   159c8:	andeq	r2, r2, r4, ror #3
   159cc:	andeq	r1, r2, r8, lsl #11
   159d0:	ldrdeq	r2, [r2], -r8
   159d4:	push	{r4, r5, r6, lr}
   159d8:	sub	sp, sp, #40	; 0x28
   159dc:	mov	r4, r2
   159e0:	mov	r2, #0
   159e4:	mov	r3, r0
   159e8:	mov	r5, r1
   159ec:	str	r2, [sp, #4]
   159f0:	str	r2, [sp]
   159f4:	mov	r0, r4
   159f8:	ldr	r2, [pc, #116]	; 15a74 <__snprintf_chk@plt+0x46ec>
   159fc:	mov	r1, #100	; 0x64
   15a00:	bl	1f3ec <__snprintf_chk@plt+0xe064>
   15a04:	adds	r3, r5, #0
   15a08:	movne	r3, #1
   15a0c:	cmp	r0, #99	; 0x63
   15a10:	movgt	r3, #0
   15a14:	cmp	r3, #0
   15a18:	beq	15a28 <__snprintf_chk@plt+0x46a0>
   15a1c:	ldr	r3, [r5, #176]	; 0xb0
   15a20:	cmp	r3, #0
   15a24:	bne	15a34 <__snprintf_chk@plt+0x46ac>
   15a28:	mov	r0, r4
   15a2c:	add	sp, sp, #40	; 0x28
   15a30:	pop	{r4, r5, r6, pc}
   15a34:	mov	r6, r0
   15a38:	add	r1, sp, #12
   15a3c:	ldr	r0, [r5, #24]
   15a40:	bl	14b88 <__snprintf_chk@plt+0x3800>
   15a44:	ldr	r3, [pc, #44]	; 15a78 <__snprintf_chk@plt+0x46f0>
   15a48:	add	ip, r4, r6
   15a4c:	str	r3, [sp]
   15a50:	rsb	r1, r6, #100	; 0x64
   15a54:	mvn	r3, #0
   15a58:	mov	r2, #1
   15a5c:	str	r0, [sp, #4]
   15a60:	mov	r0, ip
   15a64:	bl	11388 <__snprintf_chk@plt>
   15a68:	mov	r0, r4
   15a6c:	add	sp, sp, #40	; 0x28
   15a70:	pop	{r4, r5, r6, pc}
   15a74:	andeq	r2, r2, ip, ror #3
   15a78:	andeq	r2, r2, r8, lsl #4
   15a7c:	push	{r4, r5, lr}
   15a80:	mov	r4, r0
   15a84:	ldrb	r0, [r0, #188]	; 0xbc
   15a88:	sub	sp, sp, #20
   15a8c:	mov	r5, r1
   15a90:	cmp	r0, #0
   15a94:	beq	15af0 <__snprintf_chk@plt+0x4768>
   15a98:	ldrd	r0, [r4, #8]
   15a9c:	adds	r2, r0, #1
   15aa0:	adc	r3, r1, #0
   15aa4:	cmp	r3, #0
   15aa8:	cmpeq	r2, #13
   15aac:	bls	15b38 <__snprintf_chk@plt+0x47b0>
   15ab0:	ldr	r3, [pc, #180]	; 15b6c <__snprintf_chk@plt+0x47e4>
   15ab4:	strd	r0, [sp, #8]
   15ab8:	str	r3, [sp]
   15abc:	mov	r2, #1
   15ac0:	mvn	r3, #0
   15ac4:	mov	r1, #100	; 0x64
   15ac8:	mov	r0, r5
   15acc:	bl	11388 <__snprintf_chk@plt>
   15ad0:	ldr	r3, [r4, #16]
   15ad4:	cmp	r3, #6
   15ad8:	bhi	15ae4 <__snprintf_chk@plt+0x475c>
   15adc:	cmp	r0, #99	; 0x63
   15ae0:	bls	15b5c <__snprintf_chk@plt+0x47d4>
   15ae4:	mov	r0, r5
   15ae8:	add	sp, sp, #20
   15aec:	pop	{r4, r5, pc}
   15af0:	strb	r0, [r1]
   15af4:	ldr	r3, [r4, #16]
   15af8:	cmp	r3, #6
   15afc:	bhi	15ae4 <__snprintf_chk@plt+0x475c>
   15b00:	mov	r1, #100	; 0x64
   15b04:	mov	r2, #1
   15b08:	ldr	ip, [pc, #96]	; 15b70 <__snprintf_chk@plt+0x47e8>
   15b0c:	ldr	lr, [pc, #96]	; 15b74 <__snprintf_chk@plt+0x47ec>
   15b10:	add	r3, ip, r3, lsl #2
   15b14:	add	r2, r2, lr
   15b18:	add	r0, r5, r0
   15b1c:	stm	sp, {r2, r3}
   15b20:	mvn	r3, #0
   15b24:	mov	r2, #1
   15b28:	bl	11388 <__snprintf_chk@plt>
   15b2c:	mov	r0, r5
   15b30:	add	sp, sp, #20
   15b34:	pop	{r4, r5, pc}
   15b38:	add	r1, r2, r2, lsl #2
   15b3c:	ldr	r3, [pc, #52]	; 15b78 <__snprintf_chk@plt+0x47f0>
   15b40:	add	r2, r2, r1, lsl #1
   15b44:	add	r3, r3, r2
   15b48:	mov	r1, #100	; 0x64
   15b4c:	ldr	r2, [pc, #40]	; 15b7c <__snprintf_chk@plt+0x47f4>
   15b50:	mov	r0, r5
   15b54:	bl	11268 <snprintf@plt>
   15b58:	b	15ad0 <__snprintf_chk@plt+0x4748>
   15b5c:	clz	r2, r0
   15b60:	rsb	r1, r0, #100	; 0x64
   15b64:	lsr	r2, r2, #5
   15b68:	b	15b08 <__snprintf_chk@plt+0x4780>
   15b6c:	andeq	r2, r2, r0, lsl r2
   15b70:	andeq	r1, r2, r4, asr r9
   15b74:	strdeq	r1, [r2], -ip
   15b78:			; <UNDEFINED> instruction: 0x000218b8
   15b7c:	andeq	r1, r2, r8, lsl r6
   15b80:	push	{r4, r5, r6, r7, r8, r9, lr}
   15b84:	mov	r2, #5
   15b88:	sub	sp, sp, #132	; 0x84
   15b8c:	mov	r5, r0
   15b90:	mov	r4, r1
   15b94:	mov	r0, #0
   15b98:	ldr	r1, [pc, #796]	; 15ebc <__snprintf_chk@plt+0x4b34>
   15b9c:	bl	110f4 <dcgettext@plt>
   15ba0:	mov	r1, r5
   15ba4:	bl	14cac <__snprintf_chk@plt+0x3924>
   15ba8:	ldr	r3, [r4, #156]	; 0x9c
   15bac:	cmp	r3, #0
   15bb0:	beq	15bc0 <__snprintf_chk@plt+0x4838>
   15bb4:	ldrb	r3, [r4, #182]	; 0xb6
   15bb8:	cmp	r3, #0
   15bbc:	beq	15dd0 <__snprintf_chk@plt+0x4a48>
   15bc0:	ldrb	r2, [r4, #180]	; 0xb4
   15bc4:	ldrb	r3, [r4, #187]	; 0xbb
   15bc8:	cmp	r2, r3
   15bcc:	beq	15d6c <__snprintf_chk@plt+0x49e4>
   15bd0:	ldr	r5, [pc, #744]	; 15ec0 <__snprintf_chk@plt+0x4b38>
   15bd4:	mov	r2, #5
   15bd8:	ldr	r1, [pc, #740]	; 15ec4 <__snprintf_chk@plt+0x4b3c>
   15bdc:	mov	r0, #0
   15be0:	ldr	r7, [r5]
   15be4:	bl	110f4 <dcgettext@plt>
   15be8:	ldrd	r2, [r4, #40]	; 0x28
   15bec:	mov	r1, #1
   15bf0:	mov	r6, r1
   15bf4:	strd	r2, [sp]
   15bf8:	mov	r2, r0
   15bfc:	mov	r0, r7
   15c00:	bl	112bc <__fprintf_chk@plt>
   15c04:	ldrb	r3, [r4, #180]	; 0xb4
   15c08:	strb	r3, [r4, #187]	; 0xbb
   15c0c:	ldr	r3, [r4, #172]	; 0xac
   15c10:	cmp	r3, #0
   15c14:	beq	15c24 <__snprintf_chk@plt+0x489c>
   15c18:	ldrb	r3, [r4, #185]	; 0xb9
   15c1c:	cmp	r3, #0
   15c20:	beq	15e24 <__snprintf_chk@plt+0x4a9c>
   15c24:	ldr	r3, [r4, #160]	; 0xa0
   15c28:	cmp	r3, #0
   15c2c:	beq	15c3c <__snprintf_chk@plt+0x48b4>
   15c30:	ldrb	r3, [r4, #183]	; 0xb7
   15c34:	cmp	r3, #0
   15c38:	beq	15d0c <__snprintf_chk@plt+0x4984>
   15c3c:	ldr	r3, [r4, #164]	; 0xa4
   15c40:	cmp	r3, #0
   15c44:	beq	15c54 <__snprintf_chk@plt+0x48cc>
   15c48:	ldrb	r3, [r4, #184]	; 0xb8
   15c4c:	cmp	r3, #0
   15c50:	beq	15cc8 <__snprintf_chk@plt+0x4940>
   15c54:	ldr	r3, [r4, #176]	; 0xb0
   15c58:	cmp	r3, #0
   15c5c:	beq	15c6c <__snprintf_chk@plt+0x48e4>
   15c60:	ldrb	r3, [r4, #186]	; 0xba
   15c64:	cmp	r3, #0
   15c68:	beq	15d78 <__snprintf_chk@plt+0x49f0>
   15c6c:	ldrb	r3, [r4, #152]	; 0x98
   15c70:	cmp	r3, #0
   15c74:	beq	15cb4 <__snprintf_chk@plt+0x492c>
   15c78:	ldr	r3, [r4, #88]	; 0x58
   15c7c:	cmp	r6, #0
   15c80:	mov	r6, r3
   15c84:	asr	r7, r3, #31
   15c88:	bne	15dc0 <__snprintf_chk@plt+0x4a38>
   15c8c:	mov	r2, #5
   15c90:	ldr	r1, [pc, #560]	; 15ec8 <__snprintf_chk@plt+0x4b40>
   15c94:	mov	r0, #0
   15c98:	ldr	r4, [r5]
   15c9c:	bl	110f4 <dcgettext@plt>
   15ca0:	strd	r6, [sp]
   15ca4:	mov	r1, #1
   15ca8:	mov	r2, r0
   15cac:	mov	r0, r4
   15cb0:	bl	112bc <__fprintf_chk@plt>
   15cb4:	ldr	r1, [r5]
   15cb8:	mov	r0, #10
   15cbc:	bl	1131c <fputc@plt>
   15cc0:	add	sp, sp, #132	; 0x84
   15cc4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   15cc8:	ldr	ip, [r4, #168]	; 0xa8
   15ccc:	ldr	r3, [pc, #504]	; 15ecc <__snprintf_chk@plt+0x4b44>
   15cd0:	ldr	r1, [pc, #504]	; 15ed0 <__snprintf_chk@plt+0x4b48>
   15cd4:	cmp	ip, #0
   15cd8:	ldr	r2, [pc, #500]	; 15ed4 <__snprintf_chk@plt+0x4b4c>
   15cdc:	moveq	r1, r3
   15ce0:	eor	r6, r6, #1
   15ce4:	ldr	r3, [r4, #20]
   15ce8:	ldr	r0, [r5]
   15cec:	add	r2, r2, r6
   15cf0:	str	r1, [sp]
   15cf4:	mov	r1, #1
   15cf8:	bl	112bc <__fprintf_chk@plt>
   15cfc:	mov	r3, #1
   15d00:	mov	r6, r3
   15d04:	strb	r3, [r4, #184]	; 0xb8
   15d08:	b	15c54 <__snprintf_chk@plt+0x48cc>
   15d0c:	cmp	r6, #0
   15d10:	bne	15e84 <__snprintf_chk@plt+0x4afc>
   15d14:	mov	r2, #5
   15d18:	ldr	r1, [pc, #440]	; 15ed8 <__snprintf_chk@plt+0x4b50>
   15d1c:	mov	r0, #0
   15d20:	ldr	r8, [r5]
   15d24:	bl	110f4 <dcgettext@plt>
   15d28:	add	r1, sp, #28
   15d2c:	mov	r9, r0
   15d30:	mov	r0, r4
   15d34:	bl	15a7c <__snprintf_chk@plt+0x46f4>
   15d38:	ldrd	r6, [r4, #8]
   15d3c:	ldr	r3, [r4, #16]
   15d40:	mov	r2, r9
   15d44:	strd	r6, [sp]
   15d48:	str	r3, [sp, #8]
   15d4c:	mov	r1, #1
   15d50:	mov	r3, r0
   15d54:	mov	r0, r8
   15d58:	bl	112bc <__fprintf_chk@plt>
   15d5c:	mov	r3, #1
   15d60:	mov	r6, r3
   15d64:	strb	r3, [r4, #183]	; 0xb7
   15d68:	b	15c3c <__snprintf_chk@plt+0x48b4>
   15d6c:	mov	r6, #0
   15d70:	ldr	r5, [pc, #328]	; 15ec0 <__snprintf_chk@plt+0x4b38>
   15d74:	b	15c0c <__snprintf_chk@plt+0x4884>
   15d78:	add	r1, sp, #28
   15d7c:	ldr	r0, [r4, #24]
   15d80:	ldr	r7, [r5]
   15d84:	bl	14b88 <__snprintf_chk@plt+0x3800>
   15d88:	ldr	r2, [pc, #332]	; 15edc <__snprintf_chk@plt+0x4b54>
   15d8c:	eor	r6, r6, #1
   15d90:	add	r2, r2, r6
   15d94:	mov	r1, #1
   15d98:	mov	r3, r0
   15d9c:	mov	r0, r7
   15da0:	bl	112bc <__fprintf_chk@plt>
   15da4:	ldrb	r3, [r4, #152]	; 0x98
   15da8:	mov	r2, #1
   15dac:	strb	r2, [r4, #186]	; 0xba
   15db0:	cmp	r3, #0
   15db4:	beq	15cb4 <__snprintf_chk@plt+0x492c>
   15db8:	ldr	r6, [r4, #88]	; 0x58
   15dbc:	asr	r7, r6, #31
   15dc0:	ldr	r1, [r5]
   15dc4:	mov	r0, #32
   15dc8:	bl	1131c <fputc@plt>
   15dcc:	b	15c8c <__snprintf_chk@plt+0x4904>
   15dd0:	ldrd	r2, [r4, #64]	; 0x40
   15dd4:	ldrd	r6, [r4, #40]	; 0x28
   15dd8:	ldrd	r8, [r4, #56]	; 0x38
   15ddc:	ldr	r5, [pc, #220]	; 15ec0 <__snprintf_chk@plt+0x4b38>
   15de0:	mov	r1, #1
   15de4:	ldr	r0, [r5]
   15de8:	strd	r2, [sp, #16]
   15dec:	strd	r6, [sp]
   15df0:	ldr	r2, [pc, #232]	; 15ee0 <__snprintf_chk@plt+0x4b58>
   15df4:	strd	r8, [sp, #8]
   15df8:	bl	112bc <__fprintf_chk@plt>
   15dfc:	ldrb	r2, [r4, #180]	; 0xb4
   15e00:	ldrb	r3, [r4, #187]	; 0xbb
   15e04:	mov	r6, #1
   15e08:	strb	r6, [r4, #182]	; 0xb6
   15e0c:	cmp	r2, r3
   15e10:	beq	15c0c <__snprintf_chk@plt+0x4884>
   15e14:	ldr	r1, [r5]
   15e18:	mov	r0, #32
   15e1c:	bl	1131c <fputc@plt>
   15e20:	b	15bd4 <__snprintf_chk@plt+0x484c>
   15e24:	ldr	r3, [r4, #88]	; 0x58
   15e28:	ldr	r2, [pc, #180]	; 15ee4 <__snprintf_chk@plt+0x4b5c>
   15e2c:	ldrd	r0, [r4, #80]	; 0x50
   15e30:	ldrd	r8, [r4, #72]	; 0x48
   15e34:	eor	r6, r6, #1
   15e38:	asr	r7, r3, #31
   15e3c:	add	r2, r2, r6
   15e40:	mov	r6, r3
   15e44:	strd	r0, [sp, #8]
   15e48:	mov	r1, #1
   15e4c:	ldr	r0, [r5]
   15e50:	strd	r6, [sp, #16]
   15e54:	strd	r8, [sp]
   15e58:	bl	112bc <__fprintf_chk@plt>
   15e5c:	ldr	r3, [r4, #92]	; 0x5c
   15e60:	cmp	r3, #0
   15e64:	bne	15e94 <__snprintf_chk@plt+0x4b0c>
   15e68:	ldr	r1, [r4, #28]
   15e6c:	cmp	r1, #1
   15e70:	beq	15ea8 <__snprintf_chk@plt+0x4b20>
   15e74:	mov	r3, #1
   15e78:	mov	r6, r3
   15e7c:	strb	r3, [r4, #185]	; 0xb9
   15e80:	b	15c24 <__snprintf_chk@plt+0x489c>
   15e84:	ldr	r1, [r5]
   15e88:	mov	r0, #32
   15e8c:	bl	1131c <fputc@plt>
   15e90:	b	15d14 <__snprintf_chk@plt+0x498c>
   15e94:	ldr	r2, [pc, #76]	; 15ee8 <__snprintf_chk@plt+0x4b60>
   15e98:	mov	r1, #1
   15e9c:	ldr	r0, [r5]
   15ea0:	bl	112bc <__fprintf_chk@plt>
   15ea4:	b	15e68 <__snprintf_chk@plt+0x4ae0>
   15ea8:	ldr	r3, [r5]
   15eac:	mov	r2, #2
   15eb0:	ldr	r0, [pc, #52]	; 15eec <__snprintf_chk@plt+0x4b64>
   15eb4:	bl	1113c <fwrite@plt>
   15eb8:	b	15e74 <__snprintf_chk@plt+0x4aec>
   15ebc:	muleq	r2, r8, r1
   15ec0:	muleq	r3, r8, r1
   15ec4:	andeq	r2, r2, r0, asr #4
   15ec8:	andeq	r2, r2, r8, lsr #5
   15ecc:	andeq	r2, r2, r0, ror #26
   15ed0:	andeq	r2, r2, r8, lsl r2
   15ed4:	muleq	r2, r4, r2
   15ed8:	andeq	r2, r2, r4, ror r2
   15edc:	andeq	r2, r2, r0, lsr #5
   15ee0:	andeq	r2, r2, r0, lsr #4
   15ee4:	andeq	r2, r2, r0, asr r2
   15ee8:	andeq	r2, r2, r8, ror #4
   15eec:	andeq	r2, r2, r0, ror r2
   15ef0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15ef4:	sub	sp, sp, #1424	; 0x590
   15ef8:	sub	sp, sp, #4
   15efc:	ldr	sl, [pc, #3540]	; 16cd8 <__snprintf_chk@plt+0x5950>
   15f00:	mov	r3, #0
   15f04:	add	fp, sp, #152	; 0x98
   15f08:	mov	r8, #38	; 0x26
   15f0c:	add	r9, sp, #304	; 0x130
   15f10:	mov	r7, r3
   15f14:	str	r3, [sp, #100]	; 0x64
   15f18:	strh	r3, [sp, #152]	; 0x98
   15f1c:	mvn	r3, #1
   15f20:	str	r0, [sp, #60]	; 0x3c
   15f24:	str	r3, [sp, #56]	; 0x38
   15f28:	cmn	r8, #93	; 0x5d
   15f2c:	beq	15f78 <__snprintf_chk@plt+0x4bf0>
   15f30:	ldr	r3, [sp, #56]	; 0x38
   15f34:	cmn	r3, #2
   15f38:	beq	16268 <__snprintf_chk@plt+0x4ee0>
   15f3c:	ldr	r2, [sp, #56]	; 0x38
   15f40:	cmp	r2, #0
   15f44:	ble	1630c <__snprintf_chk@plt+0x4f84>
   15f48:	ldr	r3, [pc, #3468]	; 16cdc <__snprintf_chk@plt+0x5954>
   15f4c:	cmp	r2, r3
   15f50:	movgt	r2, #2
   15f54:	ble	16258 <__snprintf_chk@plt+0x4ed0>
   15f58:	add	r8, r2, r8
   15f5c:	cmp	r8, #112	; 0x70
   15f60:	bhi	15f78 <__snprintf_chk@plt+0x4bf0>
   15f64:	add	r8, sl, r8
   15f68:	add	r3, r8, #2256	; 0x8d0
   15f6c:	ldrsb	r3, [r3, #4]
   15f70:	cmp	r2, r3
   15f74:	beq	16334 <__snprintf_chk@plt+0x4fac>
   15f78:	add	r3, sl, r7
   15f7c:	ldrb	lr, [r3, #2492]	; 0x9bc
   15f80:	cmp	lr, #0
   15f84:	beq	1618c <__snprintf_chk@plt+0x4e04>
   15f88:	add	r3, sl, lr
   15f8c:	add	r6, sp, #256	; 0x100
   15f90:	ldrb	r3, [r3, #2608]	; 0xa30
   15f94:	sub	r8, r6, #8
   15f98:	rsb	ip, r3, #1
   15f9c:	str	r3, [sp, #120]	; 0x78
   15fa0:	rsb	ip, ip, ip, lsl #3
   15fa4:	sub	r3, lr, #4
   15fa8:	add	ip, r9, ip, lsl #3
   15fac:	str	r3, [sp, #104]	; 0x68
   15fb0:	mov	r7, ip
   15fb4:	ldr	r3, [ip, #8]
   15fb8:	ldrd	r4, [ip, #16]
   15fbc:	str	r3, [sp, #76]	; 0x4c
   15fc0:	ldm	r7!, {r0, r1, r2, r3}
   15fc4:	strd	r4, [sp, #48]	; 0x30
   15fc8:	mov	r5, r8
   15fcc:	str	r3, [sp, #80]	; 0x50
   15fd0:	stmia	r5!, {r0, r1, r2, r3}
   15fd4:	ldm	r7!, {r0, r1, r2, r3}
   15fd8:	stmia	r5!, {r0, r1, r2, r3}
   15fdc:	ldm	r7!, {r0, r1, r2, r3}
   15fe0:	stmia	r5!, {r0, r1, r2, r3}
   15fe4:	ldm	r7, {r0, r1}
   15fe8:	ldr	r3, [ip, #24]
   15fec:	ldr	r4, [sp, #104]	; 0x68
   15ff0:	str	r3, [sp, #92]	; 0x5c
   15ff4:	ldr	r3, [ip, #28]
   15ff8:	stm	r5, {r0, r1}
   15ffc:	str	r3, [sp, #96]	; 0x60
   16000:	ldr	r3, [ip, #32]
   16004:	str	r3, [sp, #84]	; 0x54
   16008:	ldr	r3, [ip, #36]	; 0x24
   1600c:	str	r3, [sp, #88]	; 0x58
   16010:	ldrd	r2, [ip, #40]	; 0x28
   16014:	strd	r2, [sp, #64]	; 0x40
   16018:	ldr	r3, [ip, #48]	; 0x30
   1601c:	str	r3, [sp, #72]	; 0x48
   16020:	cmp	r4, #87	; 0x57
   16024:	ldrls	pc, [pc, r4, lsl #2]
   16028:	b	182c8 <__snprintf_chk@plt+0x6f40>
   1602c:	andeq	r7, r1, r0, asr r4
   16030:	andeq	r8, r1, r8, asr #5
   16034:	andeq	r8, r1, r8, asr #5
   16038:	andeq	r7, r1, r4, lsr #3
   1603c:	andeq	r7, r1, r4, ror #2
   16040:	andeq	r7, r1, r4, lsr #2
   16044:	andeq	r7, r1, r4, ror #1
   16048:	andeq	r7, r1, r4, lsr #1
   1604c:	andeq	r7, r1, r4, rrx
   16050:	andeq	r7, r1, r0, lsr r0
   16054:	strdeq	r6, [r1], -ip
   16058:	andeq	r6, r1, r8, asr #31
   1605c:	andeq	r8, r1, r8, asr #5
   16060:	andeq	r8, r1, r8, asr #5
   16064:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   16068:	andeq	r6, r1, r4, ror #30
   1606c:	andeq	r6, r1, ip, lsr #30
   16070:	andeq	r8, r1, r8, asr #5
   16074:	andeq	r7, r1, ip, lsr ip
   16078:	andeq	r7, r1, ip, lsl #24
   1607c:	ldrdeq	r7, [r1], -r4
   16080:	andeq	r8, r1, r8, asr #5
   16084:	andeq	r8, r1, r8, asr #5
   16088:	muleq	r1, r4, fp
   1608c:	andeq	r7, r1, r0, lsr r9
   16090:	andeq	r7, r1, r0, lsl r9
   16094:	strdeq	r7, [r1], -ip
   16098:	andeq	r7, r1, r8, ror #17
   1609c:	andeq	r7, r1, ip, lsl #22
   160a0:	andeq	r6, r1, r4, lsr #29
   160a4:	andeq	r6, r1, r0, lsr lr
   160a8:	andeq	r6, r1, r8, lsl lr
   160ac:	andeq	r6, r1, r0, lsl #28
   160b0:	andeq	r6, r1, r0, ror #27
   160b4:	andeq	r6, r1, r0, asr #27
   160b8:	muleq	r1, ip, sp
   160bc:			; <UNDEFINED> instruction: 0x00016cb4
   160c0:	muleq	r1, r8, ip
   160c4:	andeq	r6, r1, ip, lsl sp
   160c8:	andeq	r6, r1, r4, asr ip
   160cc:	strdeq	r6, [r1], -ip
   160d0:	andeq	r6, r1, r0, ror #23
   160d4:			; <UNDEFINED> instruction: 0x00016bb0
   160d8:	muleq	r1, r4, fp
   160dc:	andeq	r6, r1, r4, asr fp
   160e0:	andeq	r8, r1, r8, asr #5
   160e4:	strdeq	r6, [r1], -r4
   160e8:	andeq	r6, r1, r0, lsr #21
   160ec:	andeq	r6, r1, ip, asr #20
   160f0:	strdeq	r6, [r1], -r8
   160f4:	andeq	r6, r1, r0, lsr #19
   160f8:	andeq	r6, r1, r8, asr #18
   160fc:	andeq	r6, r1, ip, ror #17
   16100:	muleq	r1, r4, r8
   16104:	andeq	r6, r1, ip, lsr r8
   16108:	andeq	r6, r1, r4, ror #15
   1610c:	andeq	r6, r1, r8, lsl r7
   16110:	andeq	r7, r1, ip, lsl r8
   16114:	ldrdeq	r7, [r1], -r0
   16118:	andeq	r7, r1, r8, ror r7
   1611c:	andeq	r7, r1, r0, lsr #14
   16120:	andeq	r7, r1, r8, asr #13
   16124:	andeq	r7, r1, r8, ror r6
   16128:	andeq	r7, r1, r8, lsr #12
   1612c:	ldrdeq	r7, [r1], -r8
   16130:	andeq	r7, r1, ip, lsl #11
   16134:	andeq	r7, r1, r0, asr #10
   16138:	andeq	r7, r1, ip, ror #9
   1613c:	muleq	r1, r8, r4
   16140:	andeq	r7, r1, r0, asr #21
   16144:	andeq	r8, r1, r8, asr #5
   16148:	andeq	r7, r1, r8, ror #20
   1614c:	andeq	r7, r1, r0, lsl sl
   16150:	andeq	r7, r1, r4, asr #18
   16154:	ldrdeq	r7, [r1], -r4
   16158:	andeq	r7, r1, r4, lsl #7
   1615c:	andeq	r7, r1, r8, lsr r3
   16160:	andeq	r7, r1, ip, ror #5
   16164:	andeq	r8, r1, r8, asr #5
   16168:	andeq	r8, r1, r8, asr #5
   1616c:	andeq	r8, r1, r8, asr #5
   16170:			; <UNDEFINED> instruction: 0x000172b8
   16174:	andeq	r8, r1, r8, asr #5
   16178:	andeq	r7, r1, r4, lsl #5
   1617c:	andeq	r7, r1, r4, ror #4
   16180:	strdeq	r7, [r1], -r0
   16184:	andeq	r7, r1, ip, lsr r4
   16188:	andeq	r7, r1, ip, lsr #8
   1618c:	ldr	r3, [sp, #100]	; 0x64
   16190:	cmp	r3, #3
   16194:	beq	16318 <__snprintf_chk@plt+0x4f90>
   16198:	add	r1, sp, #152	; 0x98
   1619c:	b	161b0 <__snprintf_chk@plt+0x4e28>
   161a0:	cmp	fp, r1
   161a4:	beq	16234 <__snprintf_chk@plt+0x4eac>
   161a8:	ldrsh	r7, [fp, #-2]!
   161ac:	sub	r9, r9, #56	; 0x38
   161b0:	add	r7, sl, r7
   161b4:	add	r7, r7, #1120	; 0x460
   161b8:	ldrsb	r3, [r7]
   161bc:	cmn	r3, #93	; 0x5d
   161c0:	add	r2, r3, #1
   161c4:	beq	161a0 <__snprintf_chk@plt+0x4e18>
   161c8:	cmp	r2, #112	; 0x70
   161cc:	add	r3, sl, r2
   161d0:	bhi	161a0 <__snprintf_chk@plt+0x4e18>
   161d4:	ldrb	r2, [r3, #2260]	; 0x8d4
   161d8:	cmp	r2, #1
   161dc:	bne	161a0 <__snprintf_chk@plt+0x4e18>
   161e0:	ldrb	r7, [r3, #2376]	; 0x948
   161e4:	cmp	r7, #0
   161e8:	beq	161a0 <__snprintf_chk@plt+0x4e18>
   161ec:	ldr	r3, [sp, #124]	; 0x7c
   161f0:	add	r4, sp, #192	; 0xc0
   161f4:	str	r3, [sp, #208]	; 0xd0
   161f8:	ldrd	r2, [sp, #112]	; 0x70
   161fc:	add	r9, r9, #56	; 0x38
   16200:	mov	lr, r9
   16204:	strd	r2, [sp, #200]	; 0xc8
   16208:	ldm	r4!, {r0, r1, r2, r3}
   1620c:	mov	r5, #3
   16210:	mov	ip, fp
   16214:	str	r5, [sp, #100]	; 0x64
   16218:	stmia	lr!, {r0, r1, r2, r3}
   1621c:	ldm	r4!, {r0, r1, r2, r3}
   16220:	b	16384 <__snprintf_chk@plt+0x4ffc>
   16224:	ldr	r1, [sp, #60]	; 0x3c
   16228:	mov	r2, r4
   1622c:	mov	r3, r5
   16230:	strd	r2, [r1, #56]	; 0x38
   16234:	mov	r0, #1
   16238:	add	sp, sp, #1424	; 0x590
   1623c:	add	sp, sp, #4
   16240:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16244:	mov	r2, #0
   16248:	mov	r3, #0
   1624c:	ldr	r1, [pc, #2700]	; 16ce0 <__snprintf_chk@plt+0x5958>
   16250:	strd	r2, [sp, #192]	; 0xc0
   16254:	str	r1, [sp, #56]	; 0x38
   16258:	ldr	r3, [sp, #56]	; 0x38
   1625c:	add	r3, sl, r3
   16260:	ldrb	r2, [r3, #1980]	; 0x7bc
   16264:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   16268:	ldr	ip, [sp, #60]	; 0x3c
   1626c:	ldr	r0, [pc, #2672]	; 16ce4 <__snprintf_chk@plt+0x595c>
   16270:	mov	r1, #1
   16274:	ldr	r4, [ip]
   16278:	ldrb	r5, [r4]
   1627c:	sub	r3, r5, #9
   16280:	cmp	r3, #23
   16284:	bhi	16290 <__snprintf_chk@plt+0x4f08>
   16288:	ands	r3, r0, r1, lsl r3
   1628c:	bne	163c4 <__snprintf_chk@plt+0x503c>
   16290:	sub	r6, r5, #48	; 0x30
   16294:	cmp	r6, #9
   16298:	bls	163e8 <__snprintf_chk@plt+0x5060>
   1629c:	sub	r3, r5, #43	; 0x2b
   162a0:	tst	r3, #253	; 0xfd
   162a4:	beq	16528 <__snprintf_chk@plt+0x51a0>
   162a8:	cmp	r5, #65	; 0x41
   162ac:	bcc	162c4 <__snprintf_chk@plt+0x4f3c>
   162b0:	cmp	r5, #90	; 0x5a
   162b4:	bls	17cd4 <__snprintf_chk@plt+0x694c>
   162b8:	sub	r3, r5, #97	; 0x61
   162bc:	cmp	r3, #25
   162c0:	bls	17cd4 <__snprintf_chk@plt+0x694c>
   162c4:	cmp	r5, #40	; 0x28
   162c8:	bne	180f4 <__snprintf_chk@plt+0x6d6c>
   162cc:	ldr	r2, [ip]
   162d0:	mov	lr, #0
   162d4:	b	162f8 <__snprintf_chk@plt+0x4f70>
   162d8:	cmp	r3, #40	; 0x28
   162dc:	addeq	lr, lr, #1
   162e0:	beq	162ec <__snprintf_chk@plt+0x4f64>
   162e4:	cmp	r3, #41	; 0x29
   162e8:	subeq	lr, lr, #1
   162ec:	cmp	lr, #0
   162f0:	beq	16708 <__snprintf_chk@plt+0x5380>
   162f4:	mov	r2, r4
   162f8:	add	r4, r2, #1
   162fc:	str	r4, [ip]
   16300:	ldrb	r3, [r4, #-1]
   16304:	cmp	r3, #0
   16308:	bne	162d8 <__snprintf_chk@plt+0x4f50>
   1630c:	mov	r2, #0
   16310:	str	r2, [sp, #56]	; 0x38
   16314:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   16318:	ldr	r3, [sp, #56]	; 0x38
   1631c:	cmp	r3, #0
   16320:	mvngt	r3, #1
   16324:	strgt	r3, [sp, #56]	; 0x38
   16328:	bgt	16198 <__snprintf_chk@plt+0x4e10>
   1632c:	bne	16198 <__snprintf_chk@plt+0x4e10>
   16330:	b	16234 <__snprintf_chk@plt+0x4eac>
   16334:	ldrb	r7, [r8, #2376]	; 0x948
   16338:	cmp	r7, #0
   1633c:	beq	16538 <__snprintf_chk@plt+0x51b0>
   16340:	ldr	r3, [sp, #100]	; 0x64
   16344:	add	r4, sp, #192	; 0xc0
   16348:	cmp	r3, #0
   1634c:	subne	r3, r3, #1
   16350:	strne	r3, [sp, #100]	; 0x64
   16354:	ldr	r3, [sp, #124]	; 0x7c
   16358:	add	r9, r9, #56	; 0x38
   1635c:	str	r3, [sp, #208]	; 0xd0
   16360:	ldrd	r2, [sp, #112]	; 0x70
   16364:	mov	lr, r9
   16368:	mov	ip, fp
   1636c:	strd	r2, [sp, #200]	; 0xc8
   16370:	ldm	r4!, {r0, r1, r2, r3}
   16374:	mvn	r5, #1
   16378:	str	r5, [sp, #56]	; 0x38
   1637c:	stmia	lr!, {r0, r1, r2, r3}
   16380:	ldm	r4!, {r0, r1, r2, r3}
   16384:	stmia	lr!, {r0, r1, r2, r3}
   16388:	ldm	r4!, {r0, r1, r2, r3}
   1638c:	stmia	lr!, {r0, r1, r2, r3}
   16390:	ldm	r4, {r0, r1}
   16394:	stm	lr, {r0, r1}
   16398:	add	fp, ip, #2
   1639c:	add	r3, sp, #190	; 0xbe
   163a0:	cmp	fp, r3
   163a4:	strh	r7, [ip, #2]
   163a8:	bcs	17cc4 <__snprintf_chk@plt+0x693c>
   163ac:	cmp	r7, #12
   163b0:	beq	17ccc <__snprintf_chk@plt+0x6944>
   163b4:	add	r3, sl, r7
   163b8:	add	r3, r3, #1120	; 0x460
   163bc:	ldrsb	r8, [r3]
   163c0:	b	15f28 <__snprintf_chk@plt+0x4ba0>
   163c4:	add	r4, r4, #1
   163c8:	str	r4, [ip]
   163cc:	ldrb	r5, [r4]
   163d0:	sub	r3, r5, #9
   163d4:	cmp	r3, #23
   163d8:	bls	16288 <__snprintf_chk@plt+0x4f00>
   163dc:	sub	r6, r5, #48	; 0x30
   163e0:	cmp	r6, #9
   163e4:	bhi	1629c <__snprintf_chk@plt+0x4f14>
   163e8:	sub	r3, r5, #43	; 0x2b
   163ec:	tst	r3, #253	; 0xfd
   163f0:	bne	17d9c <__snprintf_chk@plt+0x6a14>
   163f4:	mov	r2, r1
   163f8:	add	r4, r4, #1
   163fc:	str	r4, [ip]
   16400:	ldrb	r5, [r4]
   16404:	sub	r3, r5, #9
   16408:	cmp	r3, #23
   1640c:	bhi	16418 <__snprintf_chk@plt+0x5090>
   16410:	ands	r3, r0, r1, lsl r3
   16414:	bne	163f8 <__snprintf_chk@plt+0x5070>
   16418:	sub	r6, r5, #48	; 0x30
   1641c:	cmp	r6, #9
   16420:	bhi	1627c <__snprintf_chk@plt+0x4ef4>
   16424:	mov	r3, #0
   16428:	mov	r1, r6
   1642c:	mov	r6, r3
   16430:	mov	r3, r8
   16434:	mov	r8, r7
   16438:	mov	r7, r4
   1643c:	mov	r4, r1
   16440:	cmp	r6, #0
   16444:	blt	16684 <__snprintf_chk@plt+0x52fc>
   16448:	ldr	r1, [pc, #2200]	; 16ce8 <__snprintf_chk@plt+0x5960>
   1644c:	cmp	r6, r1
   16450:	bgt	166ac <__snprintf_chk@plt+0x5324>
   16454:	add	r6, r6, r6, lsl #2
   16458:	cmn	r2, #1
   1645c:	lsl	r0, r6, #1
   16460:	beq	166c8 <__snprintf_chk@plt+0x5340>
   16464:	cmp	r0, #0
   16468:	mvnge	r1, #-2147483648	; 0x80000000
   1646c:	subge	r1, r1, r4
   16470:	blt	17cbc <__snprintf_chk@plt+0x6934>
   16474:	cmp	r1, r0
   16478:	movge	r1, #0
   1647c:	movlt	r1, #1
   16480:	cmp	r1, #0
   16484:	bne	166ac <__snprintf_chk@plt+0x5324>
   16488:	cmn	r2, #1
   1648c:	rsbeq	r4, r5, #48	; 0x30
   16490:	ldrb	r5, [r7, #1]
   16494:	add	r6, r4, r0
   16498:	add	r1, r7, #1
   1649c:	sub	r4, r5, #48	; 0x30
   164a0:	cmp	r4, #9
   164a4:	bls	166c0 <__snprintf_chk@plt+0x5338>
   164a8:	and	r5, r5, #253	; 0xfd
   164ac:	cmp	r5, #44	; 0x2c
   164b0:	mov	r4, r7
   164b4:	mov	r7, r8
   164b8:	mov	r8, r3
   164bc:	mov	r3, r6
   164c0:	bne	17c70 <__snprintf_chk@plt+0x68e8>
   164c4:	ldrb	r0, [r1, #1]
   164c8:	sub	r0, r0, #48	; 0x30
   164cc:	cmp	r0, #9
   164d0:	bhi	17c70 <__snprintf_chk@plt+0x68e8>
   164d4:	ldrb	ip, [r4, #3]
   164d8:	mov	r1, r0
   164dc:	add	r4, r4, #3
   164e0:	sub	r0, ip, #48	; 0x30
   164e4:	mov	lr, #8
   164e8:	add	r1, r1, r1, lsl #2
   164ec:	cmp	r0, #9
   164f0:	lsl	r1, r1, #1
   164f4:	ldrbls	ip, [r4, #1]
   164f8:	addls	r1, r1, r0
   164fc:	addls	r4, r4, #1
   16500:	subls	r0, ip, #48	; 0x30
   16504:	subs	lr, lr, #1
   16508:	bne	164e8 <__snprintf_chk@plt+0x5160>
   1650c:	cmn	r2, #1
   16510:	beq	18330 <__snprintf_chk@plt+0x6fa8>
   16514:	cmp	r0, #9
   16518:	bhi	182e4 <__snprintf_chk@plt+0x6f5c>
   1651c:	ldrb	r0, [r4, #1]!
   16520:	sub	r0, r0, #48	; 0x30
   16524:	b	16514 <__snprintf_chk@plt+0x518c>
   16528:	cmp	r5, #45	; 0x2d
   1652c:	mvneq	r2, #0
   16530:	movne	r2, #1
   16534:	b	163f8 <__snprintf_chk@plt+0x5070>
   16538:	add	lr, r9, #56	; 0x38
   1653c:	add	r6, sp, #256	; 0x100
   16540:	ldm	lr!, {r0, r1, r2, r3}
   16544:	sub	r8, r6, #8
   16548:	mov	ip, r8
   1654c:	ldr	r4, [r9, #64]	; 0x40
   16550:	stmia	ip!, {r0, r1, r2, r3}
   16554:	ldm	lr!, {r0, r1, r2, r3}
   16558:	str	r4, [sp, #76]	; 0x4c
   1655c:	ldr	r4, [r9, #68]	; 0x44
   16560:	stmia	ip!, {r0, r1, r2, r3}
   16564:	str	r4, [sp, #80]	; 0x50
   16568:	ldrd	r4, [r9, #72]	; 0x48
   1656c:	ldm	lr!, {r0, r1, r2, r3}
   16570:	strd	r4, [sp, #48]	; 0x30
   16574:	ldr	r4, [r9, #80]	; 0x50
   16578:	str	r7, [sp, #120]	; 0x78
   1657c:	str	r4, [sp, #92]	; 0x5c
   16580:	stmia	ip!, {r0, r1, r2, r3}
   16584:	ldr	r3, [r9, #84]	; 0x54
   16588:	ldm	lr, {r0, r1}
   1658c:	str	r3, [sp, #96]	; 0x60
   16590:	ldr	r3, [r9, #88]	; 0x58
   16594:	stm	ip, {r0, r1}
   16598:	str	r3, [sp, #84]	; 0x54
   1659c:	ldr	r3, [r9, #92]	; 0x5c
   165a0:	str	r3, [sp, #88]	; 0x58
   165a4:	ldrd	r2, [r9, #96]	; 0x60
   165a8:	strd	r2, [sp, #64]	; 0x40
   165ac:	ldr	r3, [r9, #104]	; 0x68
   165b0:	str	r3, [sp, #72]	; 0x48
   165b4:	ldr	r2, [sp, #76]	; 0x4c
   165b8:	ldrsh	ip, [sp, #120]	; 0x78
   165bc:	str	r2, [r6]
   165c0:	ldr	r2, [sp, #80]	; 0x50
   165c4:	ldrd	r0, [sp, #48]	; 0x30
   165c8:	str	r2, [r6, #4]
   165cc:	ldr	r2, [sp, #92]	; 0x5c
   165d0:	strd	r0, [r6, #8]
   165d4:	str	r2, [r6, #16]
   165d8:	ldr	r2, [sp, #96]	; 0x60
   165dc:	ldrd	r0, [sp, #64]	; 0x40
   165e0:	str	r2, [r6, #20]
   165e4:	ldr	r2, [sp, #84]	; 0x54
   165e8:	rsb	r3, ip, ip, lsl #3
   165ec:	str	r2, [r6, #24]
   165f0:	ldr	r2, [sp, #88]	; 0x58
   165f4:	strd	r0, [r6, #32]
   165f8:	str	r2, [r6, #28]
   165fc:	ldr	r2, [sp, #72]	; 0x48
   16600:	sub	r9, r9, r3, lsl #3
   16604:	str	r2, [sp, #296]	; 0x128
   16608:	ldm	r8!, {r0, r1, r2, r3}
   1660c:	add	r9, r9, #56	; 0x38
   16610:	mov	lr, r9
   16614:	add	r7, sl, r7
   16618:	stmia	lr!, {r0, r1, r2, r3}
   1661c:	sub	ip, fp, ip, lsl #1
   16620:	ldm	r8!, {r0, r1, r2, r3}
   16624:	stmia	lr!, {r0, r1, r2, r3}
   16628:	ldm	r8!, {r0, r1, r2, r3}
   1662c:	ldrsh	r4, [ip]
   16630:	stmia	lr!, {r0, r1, r2, r3}
   16634:	ldrb	r3, [r7, #2700]	; 0xa8c
   16638:	ldm	r8, {r0, r1}
   1663c:	sub	r3, r3, #28
   16640:	add	r2, sl, r3
   16644:	add	r2, r2, #2784	; 0xae0
   16648:	stm	lr, {r0, r1}
   1664c:	ldrsb	r2, [r2, #8]
   16650:	add	r2, r2, r4
   16654:	cmp	r2, #112	; 0x70
   16658:	bhi	16674 <__snprintf_chk@plt+0x52ec>
   1665c:	add	r2, sl, r2
   16660:	add	r1, r2, #2256	; 0x8d0
   16664:	ldrsb	r1, [r1, #4]
   16668:	cmp	r1, r4
   1666c:	ldrbeq	r7, [r2, #2376]	; 0x948
   16670:	beq	16398 <__snprintf_chk@plt+0x5010>
   16674:	add	r3, sl, r3
   16678:	add	r3, r3, #2816	; 0xb00
   1667c:	ldrsb	r7, [r3, #4]
   16680:	b	16398 <__snprintf_chk@plt+0x5010>
   16684:	cmn	r6, #1
   16688:	beq	16454 <__snprintf_chk@plt+0x50cc>
   1668c:	mov	r1, r6
   16690:	mov	r0, #-2147483648	; 0x80000000
   16694:	str	r3, [sp, #56]	; 0x38
   16698:	str	r2, [sp, #48]	; 0x30
   1669c:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   166a0:	ldr	r3, [sp, #56]	; 0x38
   166a4:	cmp	r0, #9
   166a8:	bgt	16710 <__snprintf_chk@plt+0x5388>
   166ac:	mov	r7, r8
   166b0:	mov	r8, r3
   166b4:	mov	r3, #63	; 0x3f
   166b8:	str	r3, [sp, #56]	; 0x38
   166bc:	b	16258 <__snprintf_chk@plt+0x4ed0>
   166c0:	mov	r7, r1
   166c4:	b	16440 <__snprintf_chk@plt+0x50b8>
   166c8:	rsbs	r1, r5, #48	; 0x30
   166cc:	bne	166f4 <__snprintf_chk@plt+0x536c>
   166d0:	cmp	r0, #0
   166d4:	subge	r1, r5, #-2147483599	; 0x80000031
   166d8:	bge	16474 <__snprintf_chk@plt+0x50ec>
   166dc:	mov	ip, #0
   166e0:	rsb	r1, r0, #-2147483648	; 0x80000000
   166e4:	cmp	r1, ip
   166e8:	movle	r1, #0
   166ec:	movgt	r1, #1
   166f0:	b	16480 <__snprintf_chk@plt+0x50f8>
   166f4:	rsb	r1, r1, #-2147483648	; 0x80000000
   166f8:	cmp	r1, r0
   166fc:	movle	r1, #0
   16700:	movgt	r1, #1
   16704:	b	16480 <__snprintf_chk@plt+0x50f8>
   16708:	ldrb	r5, [r2, #1]
   1670c:	b	1627c <__snprintf_chk@plt+0x4ef4>
   16710:	ldr	r2, [sp, #48]	; 0x30
   16714:	b	16454 <__snprintf_chk@plt+0x50cc>
   16718:	mov	r2, #56	; 0x38
   1671c:	mov	r1, #0
   16720:	mov	r0, r8
   16724:	bl	1128c <memset@plt>
   16728:	ldrd	r4, [r9]
   1672c:	cmp	r4, #0
   16730:	sbcs	r3, r5, #0
   16734:	blt	17ea8 <__snprintf_chk@plt+0x6b20>
   16738:	orrs	r3, r4, r5
   1673c:	beq	16784 <__snprintf_chk@plt+0x53fc>
   16740:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   16744:	cmp	r2, #0
   16748:	strd	r2, [sp, #48]	; 0x30
   1674c:	sbcs	r3, r3, #0
   16750:	blt	17f70 <__snprintf_chk@plt+0x6be8>
   16754:	mov	r2, r4
   16758:	mov	r3, r5
   1675c:	mvn	r0, #0
   16760:	mvn	r1, #-2147483648	; 0x80000000
   16764:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   16768:	ldrd	r2, [sp, #48]	; 0x30
   1676c:	cmp	r0, r2
   16770:	sbcs	r3, r1, r3
   16774:	movlt	r3, #1
   16778:	movge	r3, #0
   1677c:	cmp	r3, #0
   16780:	bne	16234 <__snprintf_chk@plt+0x4eac>
   16784:	ldr	r3, [r9, #-56]	; 0xffffffc8
   16788:	mov	r0, #0
   1678c:	mov	r1, #0
   16790:	ldr	r2, [r9, #-52]	; 0xffffffcc
   16794:	strd	r0, [sp, #64]	; 0x40
   16798:	umull	r0, r1, r3, r4
   1679c:	mul	r2, r4, r2
   167a0:	strd	r0, [sp, #48]	; 0x30
   167a4:	mla	r3, r3, r5, r2
   167a8:	ldr	r2, [sp, #52]	; 0x34
   167ac:	mov	r0, #0
   167b0:	add	r3, r3, r2
   167b4:	mov	r1, #0
   167b8:	str	r3, [sp, #52]	; 0x34
   167bc:	mov	r3, #0
   167c0:	str	r0, [sp, #84]	; 0x54
   167c4:	str	r1, [sp, #88]	; 0x58
   167c8:	str	r0, [sp, #92]	; 0x5c
   167cc:	str	r1, [sp, #96]	; 0x60
   167d0:	str	r0, [sp, #76]	; 0x4c
   167d4:	str	r1, [sp, #80]	; 0x50
   167d8:	mov	r7, #60	; 0x3c
   167dc:	str	r3, [sp, #72]	; 0x48
   167e0:	b	165b4 <__snprintf_chk@plt+0x522c>
   167e4:	mov	r4, #0
   167e8:	mov	r5, #0
   167ec:	mov	r2, #56	; 0x38
   167f0:	mov	r1, #0
   167f4:	mov	r0, r8
   167f8:	strd	r4, [sp, #64]	; 0x40
   167fc:	bl	1128c <memset@plt>
   16800:	mov	r3, r5
   16804:	mov	r2, r4
   16808:	str	r4, [sp, #84]	; 0x54
   1680c:	strd	r2, [sp, #48]	; 0x30
   16810:	mov	r3, #0
   16814:	str	r3, [sp, #72]	; 0x48
   16818:	mov	r3, #1
   1681c:	str	r3, [sp, #76]	; 0x4c
   16820:	mov	r3, #0
   16824:	str	r5, [sp, #88]	; 0x58
   16828:	str	r4, [sp, #92]	; 0x5c
   1682c:	str	r5, [sp, #96]	; 0x60
   16830:	mov	r7, #59	; 0x3b
   16834:	str	r3, [sp, #80]	; 0x50
   16838:	b	165b4 <__snprintf_chk@plt+0x522c>
   1683c:	mov	r4, #0
   16840:	mov	r5, #0
   16844:	mov	r2, #56	; 0x38
   16848:	mov	r1, #0
   1684c:	mov	r0, r8
   16850:	strd	r4, [sp, #64]	; 0x40
   16854:	bl	1128c <memset@plt>
   16858:	mov	r3, r5
   1685c:	mov	r2, r4
   16860:	str	r4, [sp, #84]	; 0x54
   16864:	strd	r2, [sp, #48]	; 0x30
   16868:	ldr	r3, [r9, #-48]	; 0xffffffd0
   1686c:	str	r5, [sp, #88]	; 0x58
   16870:	str	r3, [sp, #76]	; 0x4c
   16874:	ldr	r3, [r9, #-44]	; 0xffffffd4
   16878:	str	r4, [sp, #92]	; 0x5c
   1687c:	str	r3, [sp, #80]	; 0x50
   16880:	mov	r3, #0
   16884:	str	r5, [sp, #96]	; 0x60
   16888:	mov	r7, #58	; 0x3a
   1688c:	str	r3, [sp, #72]	; 0x48
   16890:	b	165b4 <__snprintf_chk@plt+0x522c>
   16894:	mov	r4, #0
   16898:	mov	r5, #0
   1689c:	mov	r2, #56	; 0x38
   168a0:	mov	r1, #0
   168a4:	mov	r0, r8
   168a8:	strd	r4, [sp, #64]	; 0x40
   168ac:	bl	1128c <memset@plt>
   168b0:	mov	r3, r5
   168b4:	mov	r2, r4
   168b8:	str	r4, [sp, #84]	; 0x54
   168bc:	strd	r2, [sp, #48]	; 0x30
   168c0:	ldr	r3, [r9, #-56]	; 0xffffffc8
   168c4:	str	r5, [sp, #88]	; 0x58
   168c8:	str	r3, [sp, #76]	; 0x4c
   168cc:	ldr	r3, [r9, #-52]	; 0xffffffcc
   168d0:	str	r4, [sp, #92]	; 0x5c
   168d4:	str	r3, [sp, #80]	; 0x50
   168d8:	mov	r3, #0
   168dc:	str	r5, [sp, #96]	; 0x60
   168e0:	mov	r7, #57	; 0x39
   168e4:	str	r3, [sp, #72]	; 0x48
   168e8:	b	165b4 <__snprintf_chk@plt+0x522c>
   168ec:	mov	r2, #56	; 0x38
   168f0:	mov	r1, #0
   168f4:	mov	r0, r8
   168f8:	bl	1128c <memset@plt>
   168fc:	mov	r2, #1
   16900:	mov	r3, #0
   16904:	mov	r0, #0
   16908:	mov	r1, #0
   1690c:	strd	r2, [r6, #-8]
   16910:	mov	r3, r1
   16914:	mov	r2, r0
   16918:	str	r3, [sp, #88]	; 0x58
   1691c:	str	r3, [sp, #96]	; 0x60
   16920:	strd	r2, [sp, #48]	; 0x30
   16924:	str	r3, [sp, #80]	; 0x50
   16928:	mov	r3, #0
   1692c:	strd	r0, [sp, #64]	; 0x40
   16930:	str	r0, [sp, #84]	; 0x54
   16934:	str	r0, [sp, #92]	; 0x5c
   16938:	str	r0, [sp, #76]	; 0x4c
   1693c:	mov	r7, #56	; 0x38
   16940:	str	r3, [sp, #72]	; 0x48
   16944:	b	165b4 <__snprintf_chk@plt+0x522c>
   16948:	mov	r2, #56	; 0x38
   1694c:	mov	r1, #0
   16950:	mov	r0, r8
   16954:	bl	1128c <memset@plt>
   16958:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   1695c:	mov	r0, #0
   16960:	mov	r1, #0
   16964:	strd	r2, [r6, #-8]
   16968:	mov	r3, r1
   1696c:	mov	r2, r0
   16970:	str	r3, [sp, #96]	; 0x60
   16974:	strd	r2, [sp, #48]	; 0x30
   16978:	str	r3, [sp, #80]	; 0x50
   1697c:	mov	r3, #0
   16980:	strd	r0, [sp, #64]	; 0x40
   16984:	str	r0, [sp, #84]	; 0x54
   16988:	str	r1, [sp, #88]	; 0x58
   1698c:	str	r0, [sp, #92]	; 0x5c
   16990:	str	r0, [sp, #76]	; 0x4c
   16994:	mov	r7, #55	; 0x37
   16998:	str	r3, [sp, #72]	; 0x48
   1699c:	b	165b4 <__snprintf_chk@plt+0x522c>
   169a0:	mov	r2, #56	; 0x38
   169a4:	mov	r1, #0
   169a8:	mov	r0, r8
   169ac:	bl	1128c <memset@plt>
   169b0:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   169b4:	mov	r0, #0
   169b8:	mov	r1, #0
   169bc:	strd	r2, [r6, #-8]
   169c0:	mov	r3, r1
   169c4:	mov	r2, r0
   169c8:	str	r3, [sp, #96]	; 0x60
   169cc:	strd	r2, [sp, #48]	; 0x30
   169d0:	str	r3, [sp, #80]	; 0x50
   169d4:	mov	r3, #0
   169d8:	strd	r0, [sp, #64]	; 0x40
   169dc:	str	r0, [sp, #84]	; 0x54
   169e0:	str	r1, [sp, #88]	; 0x58
   169e4:	str	r0, [sp, #92]	; 0x5c
   169e8:	str	r0, [sp, #76]	; 0x4c
   169ec:	mov	r7, #54	; 0x36
   169f0:	str	r3, [sp, #72]	; 0x48
   169f4:	b	165b4 <__snprintf_chk@plt+0x522c>
   169f8:	mov	r1, #1
   169fc:	ldrd	r2, [r9]
   16a00:	str	r1, [sp, #44]	; 0x2c
   16a04:	ldr	r1, [r9, #48]	; 0x30
   16a08:	ldr	r0, [sp, #60]	; 0x3c
   16a0c:	str	r1, [sp, #40]	; 0x28
   16a10:	ldrd	r4, [r9, #40]	; 0x28
   16a14:	strd	r4, [sp, #32]
   16a18:	ldrd	r4, [r9, #32]
   16a1c:	strd	r4, [sp, #24]
   16a20:	ldrd	r4, [r9, #24]
   16a24:	strd	r4, [sp, #16]
   16a28:	ldrd	r4, [r9, #16]
   16a2c:	strd	r4, [sp, #8]
   16a30:	ldrd	r4, [r9, #8]
   16a34:	strd	r4, [sp]
   16a38:	bl	14d04 <__snprintf_chk@plt+0x397c>
   16a3c:	cmp	r0, #0
   16a40:	beq	16234 <__snprintf_chk@plt+0x4eac>
   16a44:	mov	r7, #53	; 0x35
   16a48:	b	165b4 <__snprintf_chk@plt+0x522c>
   16a4c:	mov	r1, #1
   16a50:	ldrd	r2, [r9]
   16a54:	str	r1, [sp, #44]	; 0x2c
   16a58:	ldr	r1, [r9, #48]	; 0x30
   16a5c:	ldr	r0, [sp, #60]	; 0x3c
   16a60:	str	r1, [sp, #40]	; 0x28
   16a64:	ldrd	r4, [r9, #40]	; 0x28
   16a68:	strd	r4, [sp, #32]
   16a6c:	ldrd	r4, [r9, #32]
   16a70:	strd	r4, [sp, #24]
   16a74:	ldrd	r4, [r9, #24]
   16a78:	strd	r4, [sp, #16]
   16a7c:	ldrd	r4, [r9, #16]
   16a80:	strd	r4, [sp, #8]
   16a84:	ldrd	r4, [r9, #8]
   16a88:	strd	r4, [sp]
   16a8c:	bl	14d04 <__snprintf_chk@plt+0x397c>
   16a90:	cmp	r0, #0
   16a94:	beq	16234 <__snprintf_chk@plt+0x4eac>
   16a98:	mov	r7, #52	; 0x34
   16a9c:	b	165b4 <__snprintf_chk@plt+0x522c>
   16aa0:	ldr	r1, [r9]
   16aa4:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   16aa8:	str	r1, [sp, #44]	; 0x2c
   16aac:	ldr	r1, [r9, #-8]
   16ab0:	ldr	r0, [sp, #60]	; 0x3c
   16ab4:	str	r1, [sp, #40]	; 0x28
   16ab8:	ldrd	r4, [r9, #-16]
   16abc:	strd	r4, [sp, #32]
   16ac0:	ldrd	r4, [r9, #-24]	; 0xffffffe8
   16ac4:	strd	r4, [sp, #24]
   16ac8:	ldrd	r4, [r9, #-32]	; 0xffffffe0
   16acc:	strd	r4, [sp, #16]
   16ad0:	ldrd	r4, [r9, #-40]	; 0xffffffd8
   16ad4:	strd	r4, [sp, #8]
   16ad8:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   16adc:	strd	r4, [sp]
   16ae0:	bl	14d04 <__snprintf_chk@plt+0x397c>
   16ae4:	cmp	r0, #0
   16ae8:	beq	16234 <__snprintf_chk@plt+0x4eac>
   16aec:	mov	r7, #51	; 0x33
   16af0:	b	165b4 <__snprintf_chk@plt+0x522c>
   16af4:	ldr	r3, [sp, #60]	; 0x3c
   16af8:	sub	lr, r9, #112	; 0x70
   16afc:	add	ip, r3, #32
   16b00:	ldm	lr!, {r0, r1, r2, r3}
   16b04:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   16b08:	stmia	ip!, {r0, r1, r2, r3}
   16b0c:	cmp	r5, #-2147483648	; 0x80000000
   16b10:	ldm	lr, {r0, r1}
   16b14:	cmpeq	r4, #0
   16b18:	stm	ip, {r0, r1}
   16b1c:	beq	16224 <__snprintf_chk@plt+0x4e9c>
   16b20:	ldrd	r2, [r9, #8]
   16b24:	rsbs	r0, r4, #0
   16b28:	ldr	ip, [sp, #60]	; 0x3c
   16b2c:	rsc	r1, r5, #0
   16b30:	cmp	r3, #-2147483648	; 0x80000000
   16b34:	cmpeq	r2, #0
   16b38:	strd	r0, [ip, #56]	; 0x38
   16b3c:	beq	17f38 <__snprintf_chk@plt+0x6bb0>
   16b40:	rsbs	r2, r2, #0
   16b44:	rsc	r3, r3, #0
   16b48:	mov	r7, #50	; 0x32
   16b4c:	strd	r2, [ip, #64]	; 0x40
   16b50:	b	165b4 <__snprintf_chk@plt+0x522c>
   16b54:	ldr	r4, [sp, #60]	; 0x3c
   16b58:	mov	lr, r9
   16b5c:	add	ip, r4, #32
   16b60:	str	ip, [sp, #104]	; 0x68
   16b64:	mov	ip, r4
   16b68:	ldrd	r4, [r9, #-104]	; 0xffffff98
   16b6c:	ldm	lr!, {r0, r1, r2, r3}
   16b70:	mov	r7, #48	; 0x30
   16b74:	strd	r4, [ip, #64]	; 0x40
   16b78:	ldrd	r4, [r9, #-56]	; 0xffffffc8
   16b7c:	strd	r4, [ip, #56]	; 0x38
   16b80:	ldr	ip, [sp, #104]	; 0x68
   16b84:	stmia	ip!, {r0, r1, r2, r3}
   16b88:	ldm	lr, {r0, r1}
   16b8c:	stm	ip, {r0, r1}
   16b90:	b	165b4 <__snprintf_chk@plt+0x522c>
   16b94:	ldr	ip, [sp, #60]	; 0x3c
   16b98:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16b9c:	ldrd	r0, [r9]
   16ba0:	mov	r7, #47	; 0x2f
   16ba4:	strd	r2, [ip, #64]	; 0x40
   16ba8:	strd	r0, [ip, #56]	; 0x38
   16bac:	b	165b4 <__snprintf_chk@plt+0x522c>
   16bb0:	ldr	r4, [sp, #60]	; 0x3c
   16bb4:	mov	lr, r9
   16bb8:	add	ip, r4, #32
   16bbc:	str	ip, [sp, #104]	; 0x68
   16bc0:	mov	ip, r4
   16bc4:	ldrd	r4, [r9, #-168]	; 0xffffff58
   16bc8:	ldm	lr!, {r0, r1, r2, r3}
   16bcc:	mov	r7, #46	; 0x2e
   16bd0:	strd	r4, [ip, #56]	; 0x38
   16bd4:	ldrd	r4, [r9, #-104]	; 0xffffff98
   16bd8:	strd	r4, [ip, #64]	; 0x40
   16bdc:	b	16b80 <__snprintf_chk@plt+0x57f8>
   16be0:	ldr	ip, [sp, #60]	; 0x3c
   16be4:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   16be8:	ldrd	r0, [r9, #8]
   16bec:	mov	r7, #45	; 0x2d
   16bf0:	strd	r2, [ip, #56]	; 0x38
   16bf4:	strd	r0, [ip, #64]	; 0x40
   16bf8:	b	165b4 <__snprintf_chk@plt+0x522c>
   16bfc:	ldrd	r4, [r9, #-48]	; 0xffffffd0
   16c00:	ldrd	r2, [r9, #-112]	; 0xffffff90
   16c04:	ldr	r1, [sp, #60]	; 0x3c
   16c08:	cmp	r5, #-2147483648	; 0x80000000
   16c0c:	cmpeq	r4, #0
   16c10:	strd	r2, [r1, #56]	; 0x38
   16c14:	beq	17f38 <__snprintf_chk@plt+0x6bb0>
   16c18:	ldrd	r2, [r9, #8]
   16c1c:	rsbs	r0, r4, #0
   16c20:	ldr	ip, [sp, #60]	; 0x3c
   16c24:	rsc	r1, r5, #0
   16c28:	cmp	r3, #-2147483648	; 0x80000000
   16c2c:	cmpeq	r2, #0
   16c30:	strd	r0, [ip, #64]	; 0x40
   16c34:	beq	17df0 <__snprintf_chk@plt+0x6a68>
   16c38:	rsbs	r2, r2, #0
   16c3c:	rsc	r3, r3, #0
   16c40:	ldr	r1, [r9, #16]
   16c44:	strd	r2, [ip, #40]	; 0x28
   16c48:	str	r1, [ip, #48]	; 0x30
   16c4c:	mov	r7, #44	; 0x2c
   16c50:	b	165b4 <__snprintf_chk@plt+0x522c>
   16c54:	ldrd	r2, [r9, #-104]	; 0xffffff98
   16c58:	ldr	r1, [sp, #60]	; 0x3c
   16c5c:	ldrd	r4, [r9, #8]
   16c60:	strd	r2, [r1, #64]	; 0x40
   16c64:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   16c68:	cmp	r5, #-2147483648	; 0x80000000
   16c6c:	cmpeq	r4, #0
   16c70:	strd	r2, [r1, #56]	; 0x38
   16c74:	beq	17df0 <__snprintf_chk@plt+0x6a68>
   16c78:	rsbs	r0, r4, #0
   16c7c:	ldr	r2, [sp, #60]	; 0x3c
   16c80:	rsc	r1, r5, #0
   16c84:	ldr	r3, [r9, #16]
   16c88:	strd	r0, [r2, #40]	; 0x28
   16c8c:	str	r3, [r2, #48]	; 0x30
   16c90:	mov	r7, #43	; 0x2b
   16c94:	b	165b4 <__snprintf_chk@plt+0x522c>
   16c98:	ldr	ip, [sp, #60]	; 0x3c
   16c9c:	ldrd	r2, [r9, #-104]	; 0xffffff98
   16ca0:	ldrd	r0, [r9, #8]
   16ca4:	mov	r7, #41	; 0x29
   16ca8:	strd	r2, [ip, #56]	; 0x38
   16cac:	strd	r0, [ip, #64]	; 0x40
   16cb0:	b	165b4 <__snprintf_chk@plt+0x522c>
   16cb4:	ldr	ip, [sp, #60]	; 0x3c
   16cb8:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16cbc:	ldr	r0, [r9]
   16cc0:	mov	r1, #1
   16cc4:	strd	r2, [ip, #8]
   16cc8:	str	r0, [ip, #16]
   16ccc:	strb	r1, [ip, #188]	; 0xbc
   16cd0:	mov	r7, #40	; 0x28
   16cd4:	b	165b4 <__snprintf_chk@plt+0x522c>
   16cd8:	andeq	r1, r2, r8, asr #12
   16cdc:	andeq	r0, r0, r5, lsl r1
   16ce0:	andeq	r0, r0, r3, lsl #2
   16ce4:	addeq	r0, r0, pc, lsl r0
   16ce8:	stcleq	12, cr12, [ip], {204}	; 0xcc
   16cec:	andeq	r2, r2, r0, asr r3
   16cf0:	andeq	r2, r2, r8, asr #6
   16cf4:	andeq	r2, r2, r0, asr #6
   16cf8:	andeq	r2, r2, r4, lsr r3
   16cfc:	andeq	r2, r2, r0, lsr r3
   16d00:	andeq	pc, r1, r0, lsr #30
   16d04:	andeq	r2, r2, r4, asr r8
   16d08:	andeq	r2, r2, r4, lsr #6
   16d0c:	andeq	r2, r2, ip, lsl r3
   16d10:	andeq	r2, r2, r8, lsl r3
   16d14:	andeq	r2, r2, r4, lsl #6
   16d18:			; <UNDEFINED> instruction: 0xffff9d90
   16d1c:	ldr	r4, [r9, #-208]	; 0xffffff30
   16d20:	ldr	r3, [sp, #60]	; 0x3c
   16d24:	cmp	r4, #3
   16d28:	ldrb	r3, [r3, #181]	; 0xb5
   16d2c:	ble	17da4 <__snprintf_chk@plt+0x6a1c>
   16d30:	cmp	r3, #0
   16d34:	beq	16d64 <__snprintf_chk@plt+0x59dc>
   16d38:	mov	r2, #5
   16d3c:	ldr	r1, [pc, #-88]	; 16cec <__snprintf_chk@plt+0x5964>
   16d40:	mov	r0, #0
   16d44:	bl	110f4 <dcgettext@plt>
   16d48:	ldrd	r2, [r9, #-216]	; 0xffffff28
   16d4c:	strd	r2, [sp, #104]	; 0x68
   16d50:	asr	r3, r4, #31
   16d54:	mov	r5, r3
   16d58:	ldrd	r2, [sp, #104]	; 0x68
   16d5c:	strd	r4, [sp]
   16d60:	bl	14cac <__snprintf_chk@plt+0x3924>
   16d64:	sub	lr, r9, #224	; 0xe0
   16d68:	ldr	r4, [sp, #60]	; 0x3c
   16d6c:	ldm	lr!, {r0, r1, r2, r3}
   16d70:	add	ip, r4, #32
   16d74:	mov	r7, #42	; 0x2a
   16d78:	stmia	ip!, {r0, r1, r2, r3}
   16d7c:	ldm	lr, {r0, r1}
   16d80:	ldrd	r2, [r9, #8]
   16d84:	stm	ip, {r0, r1}
   16d88:	mov	r1, r4
   16d8c:	ldrd	r4, [r9, #-104]	; 0xffffff98
   16d90:	strd	r2, [r1, #64]	; 0x40
   16d94:	strd	r4, [r1, #56]	; 0x38
   16d98:	b	165b4 <__snprintf_chk@plt+0x522c>
   16d9c:	ldr	ip, [sp, #60]	; 0x3c
   16da0:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   16da4:	ldr	r0, [r9]
   16da8:	mov	r1, #1
   16dac:	strd	r2, [ip, #8]
   16db0:	str	r0, [ip, #16]
   16db4:	strb	r1, [ip, #188]	; 0xbc
   16db8:	mov	r7, #39	; 0x27
   16dbc:	b	165b4 <__snprintf_chk@plt+0x522c>
   16dc0:	ldr	r2, [sp, #60]	; 0x3c
   16dc4:	mov	r0, #0
   16dc8:	mov	r1, #0
   16dcc:	ldr	r3, [r9, #-56]	; 0xffffffc8
   16dd0:	strd	r0, [r2, #8]
   16dd4:	str	r3, [r2, #16]
   16dd8:	mov	r7, #38	; 0x26
   16ddc:	b	165b4 <__snprintf_chk@plt+0x522c>
   16de0:	ldr	r2, [sp, #60]	; 0x3c
   16de4:	mov	r0, #0
   16de8:	mov	r1, #0
   16dec:	ldr	r3, [r9]
   16df0:	strd	r0, [r2, #8]
   16df4:	str	r3, [r2, #16]
   16df8:	mov	r7, #37	; 0x25
   16dfc:	b	165b4 <__snprintf_chk@plt+0x522c>
   16e00:	ldr	r3, [r9, #-56]	; 0xffffffc8
   16e04:	ldr	r2, [sp, #60]	; 0x3c
   16e08:	add	r3, r3, #3600	; 0xe10
   16e0c:	mov	r7, #36	; 0x24
   16e10:	str	r3, [r2, #24]
   16e14:	b	165b4 <__snprintf_chk@plt+0x522c>
   16e18:	ldr	r3, [r9]
   16e1c:	ldr	r2, [sp, #60]	; 0x3c
   16e20:	add	r3, r3, #3600	; 0xe10
   16e24:	mov	r7, #35	; 0x23
   16e28:	str	r3, [r2, #24]
   16e2c:	b	165b4 <__snprintf_chk@plt+0x522c>
   16e30:	ldrd	r4, [r9]
   16e34:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16e38:	ldrb	r1, [r9, #-56]	; 0xffffffc8
   16e3c:	strd	r4, [sp, #8]
   16e40:	ldr	r0, [r9, #-40]	; 0xffffffd8
   16e44:	str	r0, [sp]
   16e48:	ldr	r0, [sp, #60]	; 0x3c
   16e4c:	add	r0, r0, #24
   16e50:	bl	15590 <__snprintf_chk@plt+0x4208>
   16e54:	cmp	r0, #0
   16e58:	beq	16234 <__snprintf_chk@plt+0x4eac>
   16e5c:	ldrd	r0, [r9, #-112]	; 0xffffff90
   16e60:	cmp	r0, #0
   16e64:	sbcs	r3, r1, #0
   16e68:	ldr	r3, [sp, #60]	; 0x3c
   16e6c:	ldr	ip, [r3, #24]
   16e70:	blt	17ef8 <__snprintf_chk@plt+0x6b70>
   16e74:	cmp	ip, #0
   16e78:	blt	18008 <__snprintf_chk@plt+0x6c80>
   16e7c:	mvn	r4, #-2147483648	; 0x80000000
   16e80:	mov	r5, #0
   16e84:	cmp	r4, r0
   16e88:	sbcs	r3, r5, r1
   16e8c:	bge	17f50 <__snprintf_chk@plt+0x6bc8>
   16e90:	ldr	r3, [sp, #60]	; 0x3c
   16e94:	add	ip, ip, r0
   16e98:	mov	r0, #1
   16e9c:	str	ip, [r3, #24]
   16ea0:	b	16238 <__snprintf_chk@plt+0x4eb0>
   16ea4:	mov	r1, #1
   16ea8:	ldrd	r2, [r9]
   16eac:	str	r1, [sp, #44]	; 0x2c
   16eb0:	ldr	r1, [r9, #48]	; 0x30
   16eb4:	ldr	r7, [sp, #60]	; 0x3c
   16eb8:	str	r1, [sp, #40]	; 0x28
   16ebc:	ldrd	r0, [r9, #40]	; 0x28
   16ec0:	ldr	ip, [pc, #-432]	; 16d18 <__snprintf_chk@plt+0x5990>
   16ec4:	strd	r0, [sp, #32]
   16ec8:	ldrd	r4, [r9, #32]
   16ecc:	str	ip, [r7, #24]
   16ed0:	mov	r0, r7
   16ed4:	strd	r4, [sp, #24]
   16ed8:	ldrd	r4, [r9, #24]
   16edc:	strd	r4, [sp, #16]
   16ee0:	ldrd	r4, [r9, #16]
   16ee4:	strd	r4, [sp, #8]
   16ee8:	ldrd	r4, [r9, #8]
   16eec:	strd	r4, [sp]
   16ef0:	bl	14d04 <__snprintf_chk@plt+0x397c>
   16ef4:	cmp	r0, #0
   16ef8:	beq	16234 <__snprintf_chk@plt+0x4eac>
   16efc:	mov	r2, #5
   16f00:	ldr	r1, [pc, #-528]	; 16cf8 <__snprintf_chk@plt+0x5970>
   16f04:	mov	r0, #0
   16f08:	bl	110f4 <dcgettext@plt>
   16f0c:	ldrb	r3, [r7, #181]	; 0xb5
   16f10:	cmp	r3, #0
   16f14:	moveq	r7, #33	; 0x21
   16f18:	beq	165b4 <__snprintf_chk@plt+0x522c>
   16f1c:	ldr	r1, [sp, #60]	; 0x3c
   16f20:	bl	15814 <__snprintf_chk@plt+0x448c>
   16f24:	mov	r7, #33	; 0x21
   16f28:	b	165b4 <__snprintf_chk@plt+0x522c>
   16f2c:	ldr	lr, [sp, #60]	; 0x3c
   16f30:	ldrd	r2, [r9, #-160]	; 0xffffff60
   16f34:	sub	r1, r9, #272	; 0x110
   16f38:	ldr	ip, [r9, #-56]	; 0xffffffc8
   16f3c:	ldrd	r0, [r1]
   16f40:	strd	r2, [lr, #80]	; 0x50
   16f44:	ldr	r2, [r9, #-52]	; 0xffffffcc
   16f48:	ldr	r3, [r9]
   16f4c:	strd	r0, [lr, #72]	; 0x48
   16f50:	str	ip, [lr, #88]	; 0x58
   16f54:	str	r2, [lr, #92]	; 0x5c
   16f58:	str	r3, [lr, #28]
   16f5c:	mov	r7, #20
   16f60:	b	165b4 <__snprintf_chk@plt+0x522c>
   16f64:	ldr	ip, [sp, #60]	; 0x3c
   16f68:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16f6c:	ldrd	r0, [r9, #-160]	; 0xffffff60
   16f70:	mov	r7, #19
   16f74:	strd	r2, [ip, #80]	; 0x50
   16f78:	ldr	r2, [r9]
   16f7c:	mov	r3, #0
   16f80:	strd	r0, [ip, #72]	; 0x48
   16f84:	str	r2, [ip, #28]
   16f88:	str	r3, [ip, #88]	; 0x58
   16f8c:	str	r3, [ip, #92]	; 0x5c
   16f90:	b	165b4 <__snprintf_chk@plt+0x522c>
   16f94:	ldr	ip, [sp, #60]	; 0x3c
   16f98:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   16f9c:	mov	r0, #0
   16fa0:	mov	r1, #0
   16fa4:	strd	r2, [ip, #72]	; 0x48
   16fa8:	ldr	r2, [r9]
   16fac:	mov	r3, #0
   16fb0:	strd	r0, [ip, #80]	; 0x50
   16fb4:	str	r2, [ip, #28]
   16fb8:	str	r3, [ip, #88]	; 0x58
   16fbc:	str	r3, [ip, #92]	; 0x5c
   16fc0:	mov	r7, #18
   16fc4:	b	165b4 <__snprintf_chk@plt+0x522c>
   16fc8:	mov	r2, #5
   16fcc:	ldr	r1, [pc, #-740]	; 16cf0 <__snprintf_chk@plt+0x5968>
   16fd0:	mov	r0, #0
   16fd4:	bl	110f4 <dcgettext@plt>
   16fd8:	ldr	r3, [sp, #60]	; 0x3c
   16fdc:	ldrb	r3, [r3, #181]	; 0xb5
   16fe0:	cmp	r3, #0
   16fe4:	moveq	r7, #15
   16fe8:	beq	165b4 <__snprintf_chk@plt+0x522c>
   16fec:	ldr	r1, [sp, #60]	; 0x3c
   16ff0:	bl	15814 <__snprintf_chk@plt+0x448c>
   16ff4:	mov	r7, #15
   16ff8:	b	165b4 <__snprintf_chk@plt+0x522c>
   16ffc:	mov	r2, #5
   17000:	ldr	r1, [pc, #-788]	; 16cf4 <__snprintf_chk@plt+0x596c>
   17004:	mov	r0, #0
   17008:	bl	110f4 <dcgettext@plt>
   1700c:	ldr	r3, [sp, #60]	; 0x3c
   17010:	ldrb	r3, [r3, #181]	; 0xb5
   17014:	cmp	r3, #0
   17018:	moveq	r7, #14
   1701c:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17020:	ldr	r1, [sp, #60]	; 0x3c
   17024:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   17028:	mov	r7, #14
   1702c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17030:	mov	r2, #5
   17034:	ldr	r1, [pc, #-836]	; 16cf8 <__snprintf_chk@plt+0x5970>
   17038:	mov	r0, #0
   1703c:	bl	110f4 <dcgettext@plt>
   17040:	ldr	r3, [sp, #60]	; 0x3c
   17044:	ldrb	r3, [r3, #181]	; 0xb5
   17048:	cmp	r3, #0
   1704c:	moveq	r7, #13
   17050:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17054:	ldr	r1, [sp, #60]	; 0x3c
   17058:	bl	15814 <__snprintf_chk@plt+0x448c>
   1705c:	mov	r7, #13
   17060:	b	165b4 <__snprintf_chk@plt+0x522c>
   17064:	ldr	r4, [sp, #60]	; 0x3c
   17068:	mov	r2, #5
   1706c:	ldr	r1, [pc, #-888]	; 16cfc <__snprintf_chk@plt+0x5974>
   17070:	ldr	r3, [r4, #160]	; 0xa0
   17074:	mov	r0, #0
   17078:	add	r3, r3, #1
   1707c:	str	r3, [r4, #160]	; 0xa0
   17080:	bl	110f4 <dcgettext@plt>
   17084:	ldrb	r3, [r4, #181]	; 0xb5
   17088:	cmp	r3, #0
   1708c:	moveq	r7, #12
   17090:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17094:	ldr	r1, [sp, #60]	; 0x3c
   17098:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   1709c:	mov	r7, #12
   170a0:	b	165b4 <__snprintf_chk@plt+0x522c>
   170a4:	ldr	r4, [sp, #60]	; 0x3c
   170a8:	mov	r2, #5
   170ac:	ldr	r1, [pc, #-948]	; 16d00 <__snprintf_chk@plt+0x5978>
   170b0:	ldr	r3, [r4, #156]	; 0x9c
   170b4:	mov	r0, #0
   170b8:	add	r3, r3, #1
   170bc:	str	r3, [r4, #156]	; 0x9c
   170c0:	bl	110f4 <dcgettext@plt>
   170c4:	ldrb	r3, [r4, #181]	; 0xb5
   170c8:	cmp	r3, #0
   170cc:	moveq	r7, #11
   170d0:	beq	165b4 <__snprintf_chk@plt+0x522c>
   170d4:	ldr	r1, [sp, #60]	; 0x3c
   170d8:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   170dc:	mov	r7, #11
   170e0:	b	165b4 <__snprintf_chk@plt+0x522c>
   170e4:	ldr	r4, [sp, #60]	; 0x3c
   170e8:	mov	r2, #5
   170ec:	ldr	r1, [pc, #-1008]	; 16d04 <__snprintf_chk@plt+0x597c>
   170f0:	ldr	r3, [r4, #176]	; 0xb0
   170f4:	mov	r0, #0
   170f8:	add	r3, r3, #1
   170fc:	str	r3, [r4, #176]	; 0xb0
   17100:	bl	110f4 <dcgettext@plt>
   17104:	ldrb	r3, [r4, #181]	; 0xb5
   17108:	cmp	r3, #0
   1710c:	moveq	r7, #10
   17110:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17114:	ldr	r1, [sp, #60]	; 0x3c
   17118:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   1711c:	mov	r7, #10
   17120:	b	165b4 <__snprintf_chk@plt+0x522c>
   17124:	ldr	r4, [sp, #60]	; 0x3c
   17128:	mov	r2, #5
   1712c:	ldr	r1, [pc, #-1068]	; 16d08 <__snprintf_chk@plt+0x5980>
   17130:	ldr	r3, [r4, #164]	; 0xa4
   17134:	mov	r0, #0
   17138:	add	r3, r3, #1
   1713c:	str	r3, [r4, #164]	; 0xa4
   17140:	bl	110f4 <dcgettext@plt>
   17144:	ldrb	r3, [r4, #181]	; 0xb5
   17148:	cmp	r3, #0
   1714c:	moveq	r7, #9
   17150:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17154:	ldr	r1, [sp, #60]	; 0x3c
   17158:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   1715c:	mov	r7, #9
   17160:	b	165b4 <__snprintf_chk@plt+0x522c>
   17164:	ldr	r4, [sp, #60]	; 0x3c
   17168:	mov	r2, #5
   1716c:	ldr	r1, [pc, #-1128]	; 16d0c <__snprintf_chk@plt+0x5984>
   17170:	ldr	r3, [r4, #172]	; 0xac
   17174:	mov	r0, #0
   17178:	add	r3, r3, #1
   1717c:	str	r3, [r4, #172]	; 0xac
   17180:	bl	110f4 <dcgettext@plt>
   17184:	ldrb	r3, [r4, #181]	; 0xb5
   17188:	cmp	r3, #0
   1718c:	moveq	r7, #8
   17190:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17194:	ldr	r1, [sp, #60]	; 0x3c
   17198:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   1719c:	mov	r7, #8
   171a0:	b	165b4 <__snprintf_chk@plt+0x522c>
   171a4:	ldr	r4, [sp, #60]	; 0x3c
   171a8:	ldr	r1, [pc, #-1184]	; 16d10 <__snprintf_chk@plt+0x5988>
   171ac:	mov	r0, #0
   171b0:	ldr	r2, [r4, #172]	; 0xac
   171b4:	ldr	r3, [r4, #156]	; 0x9c
   171b8:	add	r2, r2, #1
   171bc:	add	r3, r3, #1
   171c0:	str	r2, [r4, #172]	; 0xac
   171c4:	str	r3, [r4, #156]	; 0x9c
   171c8:	mov	r2, #5
   171cc:	bl	110f4 <dcgettext@plt>
   171d0:	ldrb	r3, [r4, #181]	; 0xb5
   171d4:	cmp	r3, #0
   171d8:	moveq	r7, #7
   171dc:	beq	165b4 <__snprintf_chk@plt+0x522c>
   171e0:	ldr	r1, [sp, #60]	; 0x3c
   171e4:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   171e8:	mov	r7, #7
   171ec:	b	165b4 <__snprintf_chk@plt+0x522c>
   171f0:	sub	r3, r9, #48	; 0x30
   171f4:	ldr	r4, [sp, #60]	; 0x3c
   171f8:	ldm	r3, {r0, r1, r2, r3}
   171fc:	sub	ip, r9, #56	; 0x38
   17200:	stm	sp, {r0, r1, r2, r3}
   17204:	mov	r0, r4
   17208:	ldm	ip, {r2, r3}
   1720c:	bl	14998 <__snprintf_chk@plt+0x3610>
   17210:	mov	r1, #1
   17214:	ldrd	r2, [r9]
   17218:	str	r1, [sp, #44]	; 0x2c
   1721c:	ldr	r1, [r9, #48]	; 0x30
   17220:	mov	r0, r4
   17224:	str	r1, [sp, #40]	; 0x28
   17228:	ldrd	r4, [r9, #40]	; 0x28
   1722c:	strd	r4, [sp, #32]
   17230:	ldrd	r4, [r9, #32]
   17234:	strd	r4, [sp, #24]
   17238:	ldrd	r4, [r9, #24]
   1723c:	strd	r4, [sp, #16]
   17240:	ldrd	r4, [r9, #16]
   17244:	strd	r4, [sp, #8]
   17248:	ldrd	r4, [r9, #8]
   1724c:	strd	r4, [sp]
   17250:	bl	14d04 <__snprintf_chk@plt+0x397c>
   17254:	cmp	r0, #0
   17258:	beq	16234 <__snprintf_chk@plt+0x4eac>
   1725c:	mov	r7, #89	; 0x59
   17260:	b	165b4 <__snprintf_chk@plt+0x522c>
   17264:	add	r3, r9, #8
   17268:	mov	r7, #88	; 0x58
   1726c:	ldm	r3, {r0, r1, r2, r3}
   17270:	stm	sp, {r0, r1, r2, r3}
   17274:	ldr	r0, [sp, #60]	; 0x3c
   17278:	ldm	r9, {r2, r3}
   1727c:	bl	14998 <__snprintf_chk@plt+0x3610>
   17280:	b	165b4 <__snprintf_chk@plt+0x522c>
   17284:	ldrd	r0, [r9, #8]
   17288:	mov	r3, #0
   1728c:	mvn	r2, #0
   17290:	adds	r4, r0, #-2147483648	; 0x80000000
   17294:	adc	r5, r1, #0
   17298:	cmp	r5, r3
   1729c:	cmpeq	r4, r2
   172a0:	bhi	16234 <__snprintf_chk@plt+0x4eac>
   172a4:	mov	r3, #0
   172a8:	str	r0, [sp, #248]	; 0xf8
   172ac:	str	r3, [sp, #252]	; 0xfc
   172b0:	mov	r7, #87	; 0x57
   172b4:	b	165b4 <__snprintf_chk@plt+0x522c>
   172b8:	ldrd	r0, [r9, #8]
   172bc:	mov	r3, #0
   172c0:	mvn	r2, #0
   172c4:	adds	r4, r0, #-2147483648	; 0x80000000
   172c8:	adc	r5, r1, #0
   172cc:	cmp	r5, r3
   172d0:	cmpeq	r4, r2
   172d4:	bhi	16234 <__snprintf_chk@plt+0x4eac>
   172d8:	mov	r3, #0
   172dc:	str	r0, [sp, #248]	; 0xf8
   172e0:	str	r3, [sp, #252]	; 0xfc
   172e4:	mov	r7, #85	; 0x55
   172e8:	b	165b4 <__snprintf_chk@plt+0x522c>
   172ec:	mov	r4, #0
   172f0:	mov	r5, #0
   172f4:	mov	r2, #56	; 0x38
   172f8:	mov	r1, #0
   172fc:	mov	r0, r8
   17300:	strd	r4, [sp, #64]	; 0x40
   17304:	bl	1128c <memset@plt>
   17308:	ldrd	r2, [r9]
   1730c:	str	r4, [sp, #84]	; 0x54
   17310:	str	r5, [sp, #88]	; 0x58
   17314:	strd	r2, [sp, #48]	; 0x30
   17318:	mov	r3, #0
   1731c:	str	r4, [sp, #92]	; 0x5c
   17320:	str	r5, [sp, #96]	; 0x60
   17324:	str	r4, [sp, #76]	; 0x4c
   17328:	str	r5, [sp, #80]	; 0x50
   1732c:	mov	r7, #81	; 0x51
   17330:	str	r3, [sp, #72]	; 0x48
   17334:	b	165b4 <__snprintf_chk@plt+0x522c>
   17338:	mov	r2, #56	; 0x38
   1733c:	mov	r1, #0
   17340:	mov	r0, r8
   17344:	bl	1128c <memset@plt>
   17348:	mov	r3, #0
   1734c:	str	r3, [sp, #84]	; 0x54
   17350:	str	r3, [sp, #88]	; 0x58
   17354:	str	r3, [sp, #48]	; 0x30
   17358:	str	r3, [sp, #92]	; 0x5c
   1735c:	str	r3, [sp, #52]	; 0x34
   17360:	str	r3, [sp, #96]	; 0x60
   17364:	str	r3, [sp, #76]	; 0x4c
   17368:	str	r3, [sp, #80]	; 0x50
   1736c:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17370:	mov	r7, #80	; 0x50
   17374:	strd	r2, [sp, #64]	; 0x40
   17378:	mov	r3, #0
   1737c:	str	r3, [sp, #72]	; 0x48
   17380:	b	165b4 <__snprintf_chk@plt+0x522c>
   17384:	mov	r4, #0
   17388:	mov	r5, #0
   1738c:	mov	r2, #56	; 0x38
   17390:	mov	r1, #0
   17394:	mov	r0, r8
   17398:	strd	r4, [sp, #64]	; 0x40
   1739c:	bl	1128c <memset@plt>
   173a0:	ldr	r3, [r9, #-48]	; 0xffffffd0
   173a4:	str	r4, [sp, #92]	; 0x5c
   173a8:	str	r3, [sp, #84]	; 0x54
   173ac:	ldr	r3, [r9, #-44]	; 0xffffffd4
   173b0:	str	r5, [sp, #96]	; 0x60
   173b4:	str	r3, [sp, #88]	; 0x58
   173b8:	mov	r3, #0
   173bc:	strd	r4, [sp, #48]	; 0x30
   173c0:	str	r4, [sp, #76]	; 0x4c
   173c4:	str	r5, [sp, #80]	; 0x50
   173c8:	mov	r7, #79	; 0x4f
   173cc:	str	r3, [sp, #72]	; 0x48
   173d0:	b	165b4 <__snprintf_chk@plt+0x522c>
   173d4:	mov	r4, #0
   173d8:	mov	r5, #0
   173dc:	mov	r2, #56	; 0x38
   173e0:	mov	r1, #0
   173e4:	mov	r0, r8
   173e8:	strd	r4, [sp, #64]	; 0x40
   173ec:	bl	1128c <memset@plt>
   173f0:	mov	r3, r5
   173f4:	mov	r2, r4
   173f8:	str	r4, [sp, #84]	; 0x54
   173fc:	strd	r2, [sp, #48]	; 0x30
   17400:	ldr	r3, [r9, #-48]	; 0xffffffd0
   17404:	str	r5, [sp, #88]	; 0x58
   17408:	str	r3, [sp, #92]	; 0x5c
   1740c:	ldr	r3, [r9, #-44]	; 0xffffffd4
   17410:	str	r4, [sp, #76]	; 0x4c
   17414:	str	r3, [sp, #96]	; 0x60
   17418:	mov	r3, #0
   1741c:	str	r5, [sp, #80]	; 0x50
   17420:	mov	r7, #78	; 0x4e
   17424:	str	r3, [sp, #72]	; 0x48
   17428:	b	165b4 <__snprintf_chk@plt+0x522c>
   1742c:	ldrd	r2, [r9, #8]
   17430:	mov	r7, #91	; 0x5b
   17434:	strd	r2, [r6, #-8]
   17438:	b	165b4 <__snprintf_chk@plt+0x522c>
   1743c:	mvn	r2, #0
   17440:	mvn	r3, #0
   17444:	mov	r7, #90	; 0x5a
   17448:	strd	r2, [r6, #-8]
   1744c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17450:	ldr	r4, [sp, #60]	; 0x3c
   17454:	ldm	r9, {r0, r1}
   17458:	add	r3, r4, #88	; 0x58
   1745c:	mov	ip, #1
   17460:	stm	r3, {r0, r1}
   17464:	mov	r2, #5
   17468:	strb	ip, [r4, #152]	; 0x98
   1746c:	ldr	r1, [pc, #-1888]	; 16d14 <__snprintf_chk@plt+0x598c>
   17470:	mov	r0, #0
   17474:	bl	110f4 <dcgettext@plt>
   17478:	ldrb	r3, [r4, #181]	; 0xb5
   1747c:	cmp	r3, #0
   17480:	moveq	r7, #4
   17484:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17488:	ldr	r1, [sp, #60]	; 0x3c
   1748c:	bl	15b80 <__snprintf_chk@plt+0x47f8>
   17490:	mov	r7, #4
   17494:	b	165b4 <__snprintf_chk@plt+0x522c>
   17498:	mov	r2, #56	; 0x38
   1749c:	mov	r1, #0
   174a0:	mov	r0, r8
   174a4:	bl	1128c <memset@plt>
   174a8:	ldr	r3, [r9, #-56]	; 0xffffffc8
   174ac:	mov	r2, #0
   174b0:	mov	r0, r3
   174b4:	asr	r1, r3, #31
   174b8:	ldr	r3, [r9, #-52]	; 0xffffffcc
   174bc:	str	r2, [sp, #84]	; 0x54
   174c0:	str	r2, [sp, #88]	; 0x58
   174c4:	str	r2, [sp, #48]	; 0x30
   174c8:	str	r2, [sp, #92]	; 0x5c
   174cc:	str	r2, [sp, #52]	; 0x34
   174d0:	str	r2, [sp, #96]	; 0x60
   174d4:	str	r2, [sp, #76]	; 0x4c
   174d8:	str	r2, [sp, #80]	; 0x50
   174dc:	strd	r0, [sp, #64]	; 0x40
   174e0:	str	r3, [sp, #72]	; 0x48
   174e4:	mov	r7, #72	; 0x48
   174e8:	b	165b4 <__snprintf_chk@plt+0x522c>
   174ec:	mov	r2, #56	; 0x38
   174f0:	mov	r1, #0
   174f4:	mov	r0, r8
   174f8:	bl	1128c <memset@plt>
   174fc:	ldr	r3, [r9, #-56]	; 0xffffffc8
   17500:	mov	r2, #0
   17504:	mov	r0, r3
   17508:	asr	r1, r3, #31
   1750c:	ldr	r3, [r9, #-52]	; 0xffffffcc
   17510:	str	r2, [sp, #84]	; 0x54
   17514:	str	r2, [sp, #88]	; 0x58
   17518:	str	r2, [sp, #48]	; 0x30
   1751c:	str	r2, [sp, #92]	; 0x5c
   17520:	str	r2, [sp, #52]	; 0x34
   17524:	str	r2, [sp, #96]	; 0x60
   17528:	str	r2, [sp, #76]	; 0x4c
   1752c:	str	r2, [sp, #80]	; 0x50
   17530:	strd	r0, [sp, #64]	; 0x40
   17534:	str	r3, [sp, #72]	; 0x48
   17538:	mov	r7, #71	; 0x47
   1753c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17540:	mov	r2, #56	; 0x38
   17544:	mov	r1, #0
   17548:	mov	r0, r8
   1754c:	bl	1128c <memset@plt>
   17550:	mov	r3, #0
   17554:	str	r3, [sp, #84]	; 0x54
   17558:	str	r3, [sp, #88]	; 0x58
   1755c:	str	r3, [sp, #48]	; 0x30
   17560:	str	r3, [sp, #92]	; 0x5c
   17564:	str	r3, [sp, #52]	; 0x34
   17568:	str	r3, [sp, #96]	; 0x60
   1756c:	str	r3, [sp, #76]	; 0x4c
   17570:	str	r3, [sp, #80]	; 0x50
   17574:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17578:	mov	r7, #70	; 0x46
   1757c:	strd	r2, [sp, #64]	; 0x40
   17580:	mov	r3, #0
   17584:	str	r3, [sp, #72]	; 0x48
   17588:	b	165b4 <__snprintf_chk@plt+0x522c>
   1758c:	mov	r2, #56	; 0x38
   17590:	mov	r1, #0
   17594:	mov	r0, r8
   17598:	bl	1128c <memset@plt>
   1759c:	mov	r3, #0
   175a0:	str	r3, [sp, #84]	; 0x54
   175a4:	str	r3, [sp, #88]	; 0x58
   175a8:	str	r3, [sp, #48]	; 0x30
   175ac:	str	r3, [sp, #92]	; 0x5c
   175b0:	str	r3, [sp, #52]	; 0x34
   175b4:	str	r3, [sp, #96]	; 0x60
   175b8:	str	r3, [sp, #76]	; 0x4c
   175bc:	str	r3, [sp, #80]	; 0x50
   175c0:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   175c4:	mov	r7, #69	; 0x45
   175c8:	strd	r2, [sp, #64]	; 0x40
   175cc:	mov	r3, #0
   175d0:	str	r3, [sp, #72]	; 0x48
   175d4:	b	165b4 <__snprintf_chk@plt+0x522c>
   175d8:	mov	r4, #0
   175dc:	mov	r5, #0
   175e0:	mov	r2, #56	; 0x38
   175e4:	mov	r1, #0
   175e8:	mov	r0, r8
   175ec:	strd	r4, [sp, #64]	; 0x40
   175f0:	bl	1128c <memset@plt>
   175f4:	mov	r3, #0
   175f8:	str	r3, [sp, #72]	; 0x48
   175fc:	mov	r3, #1
   17600:	str	r3, [sp, #84]	; 0x54
   17604:	mov	r3, #0
   17608:	str	r4, [sp, #92]	; 0x5c
   1760c:	str	r5, [sp, #96]	; 0x60
   17610:	strd	r4, [sp, #48]	; 0x30
   17614:	str	r4, [sp, #76]	; 0x4c
   17618:	str	r5, [sp, #80]	; 0x50
   1761c:	mov	r7, #68	; 0x44
   17620:	str	r3, [sp, #88]	; 0x58
   17624:	b	165b4 <__snprintf_chk@plt+0x522c>
   17628:	mov	r4, #0
   1762c:	mov	r5, #0
   17630:	mov	r2, #56	; 0x38
   17634:	mov	r1, #0
   17638:	mov	r0, r8
   1763c:	strd	r4, [sp, #64]	; 0x40
   17640:	bl	1128c <memset@plt>
   17644:	ldr	r3, [r9, #-48]	; 0xffffffd0
   17648:	str	r4, [sp, #92]	; 0x5c
   1764c:	str	r3, [sp, #84]	; 0x54
   17650:	ldr	r3, [r9, #-44]	; 0xffffffd4
   17654:	str	r5, [sp, #96]	; 0x60
   17658:	str	r3, [sp, #88]	; 0x58
   1765c:	mov	r3, #0
   17660:	strd	r4, [sp, #48]	; 0x30
   17664:	str	r4, [sp, #76]	; 0x4c
   17668:	str	r5, [sp, #80]	; 0x50
   1766c:	mov	r7, #67	; 0x43
   17670:	str	r3, [sp, #72]	; 0x48
   17674:	b	165b4 <__snprintf_chk@plt+0x522c>
   17678:	mov	r4, #0
   1767c:	mov	r5, #0
   17680:	mov	r2, #56	; 0x38
   17684:	mov	r1, #0
   17688:	mov	r0, r8
   1768c:	strd	r4, [sp, #64]	; 0x40
   17690:	bl	1128c <memset@plt>
   17694:	ldr	r3, [r9, #-56]	; 0xffffffc8
   17698:	str	r4, [sp, #92]	; 0x5c
   1769c:	str	r3, [sp, #84]	; 0x54
   176a0:	ldr	r3, [r9, #-52]	; 0xffffffcc
   176a4:	str	r5, [sp, #96]	; 0x60
   176a8:	str	r3, [sp, #88]	; 0x58
   176ac:	mov	r3, #0
   176b0:	strd	r4, [sp, #48]	; 0x30
   176b4:	str	r4, [sp, #76]	; 0x4c
   176b8:	str	r5, [sp, #80]	; 0x50
   176bc:	mov	r7, #66	; 0x42
   176c0:	str	r3, [sp, #72]	; 0x48
   176c4:	b	165b4 <__snprintf_chk@plt+0x522c>
   176c8:	mov	r4, #0
   176cc:	mov	r5, #0
   176d0:	mov	r2, #56	; 0x38
   176d4:	mov	r1, #0
   176d8:	mov	r0, r8
   176dc:	strd	r4, [sp, #64]	; 0x40
   176e0:	bl	1128c <memset@plt>
   176e4:	mov	r3, r5
   176e8:	mov	r2, r4
   176ec:	str	r4, [sp, #84]	; 0x54
   176f0:	strd	r2, [sp, #48]	; 0x30
   176f4:	mov	r3, #0
   176f8:	str	r3, [sp, #72]	; 0x48
   176fc:	mov	r3, #1
   17700:	str	r3, [sp, #92]	; 0x5c
   17704:	mov	r3, #0
   17708:	str	r5, [sp, #88]	; 0x58
   1770c:	str	r4, [sp, #76]	; 0x4c
   17710:	str	r5, [sp, #80]	; 0x50
   17714:	mov	r7, #65	; 0x41
   17718:	str	r3, [sp, #96]	; 0x60
   1771c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17720:	mov	r4, #0
   17724:	mov	r5, #0
   17728:	mov	r2, #56	; 0x38
   1772c:	mov	r1, #0
   17730:	mov	r0, r8
   17734:	strd	r4, [sp, #64]	; 0x40
   17738:	bl	1128c <memset@plt>
   1773c:	mov	r3, r5
   17740:	mov	r2, r4
   17744:	str	r4, [sp, #84]	; 0x54
   17748:	strd	r2, [sp, #48]	; 0x30
   1774c:	ldr	r3, [r9, #-48]	; 0xffffffd0
   17750:	str	r5, [sp, #88]	; 0x58
   17754:	str	r3, [sp, #92]	; 0x5c
   17758:	ldr	r3, [r9, #-44]	; 0xffffffd4
   1775c:	str	r4, [sp, #76]	; 0x4c
   17760:	str	r3, [sp, #96]	; 0x60
   17764:	mov	r3, #0
   17768:	str	r5, [sp, #80]	; 0x50
   1776c:	mov	r7, #64	; 0x40
   17770:	str	r3, [sp, #72]	; 0x48
   17774:	b	165b4 <__snprintf_chk@plt+0x522c>
   17778:	mov	r4, #0
   1777c:	mov	r5, #0
   17780:	mov	r2, #56	; 0x38
   17784:	mov	r1, #0
   17788:	mov	r0, r8
   1778c:	strd	r4, [sp, #64]	; 0x40
   17790:	bl	1128c <memset@plt>
   17794:	mov	r3, r5
   17798:	mov	r2, r4
   1779c:	str	r4, [sp, #84]	; 0x54
   177a0:	strd	r2, [sp, #48]	; 0x30
   177a4:	ldr	r3, [r9, #-56]	; 0xffffffc8
   177a8:	str	r5, [sp, #88]	; 0x58
   177ac:	str	r3, [sp, #92]	; 0x5c
   177b0:	ldr	r3, [r9, #-52]	; 0xffffffcc
   177b4:	str	r4, [sp, #76]	; 0x4c
   177b8:	str	r3, [sp, #96]	; 0x60
   177bc:	mov	r3, #0
   177c0:	str	r5, [sp, #80]	; 0x50
   177c4:	mov	r7, #63	; 0x3f
   177c8:	str	r3, [sp, #72]	; 0x48
   177cc:	b	165b4 <__snprintf_chk@plt+0x522c>
   177d0:	mov	r4, #0
   177d4:	mov	r5, #0
   177d8:	mov	r2, #56	; 0x38
   177dc:	mov	r1, #0
   177e0:	mov	r0, r8
   177e4:	strd	r4, [sp, #64]	; 0x40
   177e8:	bl	1128c <memset@plt>
   177ec:	ldrd	r2, [r9]
   177f0:	str	r4, [sp, #84]	; 0x54
   177f4:	str	r5, [sp, #88]	; 0x58
   177f8:	strd	r2, [sp, #48]	; 0x30
   177fc:	mov	r3, #0
   17800:	str	r4, [sp, #92]	; 0x5c
   17804:	str	r5, [sp, #96]	; 0x60
   17808:	str	r4, [sp, #76]	; 0x4c
   1780c:	str	r5, [sp, #80]	; 0x50
   17810:	mov	r7, #62	; 0x3e
   17814:	str	r3, [sp, #72]	; 0x48
   17818:	b	165b4 <__snprintf_chk@plt+0x522c>
   1781c:	mov	r2, #56	; 0x38
   17820:	mov	r1, #0
   17824:	mov	r0, r8
   17828:	bl	1128c <memset@plt>
   1782c:	ldrd	r4, [r9]
   17830:	cmp	r4, #0
   17834:	sbcs	r3, r5, #0
   17838:	blt	17e58 <__snprintf_chk@plt+0x6ad0>
   1783c:	orrs	r3, r4, r5
   17840:	beq	17888 <__snprintf_chk@plt+0x6500>
   17844:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17848:	cmp	r2, #0
   1784c:	strd	r2, [sp, #48]	; 0x30
   17850:	sbcs	r3, r3, #0
   17854:	blt	180b4 <__snprintf_chk@plt+0x6d2c>
   17858:	mov	r2, r4
   1785c:	mov	r3, r5
   17860:	mvn	r0, #0
   17864:	mvn	r1, #-2147483648	; 0x80000000
   17868:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   1786c:	ldrd	r2, [sp, #48]	; 0x30
   17870:	cmp	r0, r2
   17874:	sbcs	r3, r1, r3
   17878:	movlt	r3, #1
   1787c:	movge	r3, #0
   17880:	cmp	r3, #0
   17884:	bne	16234 <__snprintf_chk@plt+0x4eac>
   17888:	ldr	r3, [r9, #-48]	; 0xffffffd0
   1788c:	mov	r0, #0
   17890:	mov	r1, #0
   17894:	ldr	r2, [r9, #-44]	; 0xffffffd4
   17898:	strd	r0, [sp, #64]	; 0x40
   1789c:	umull	r0, r1, r3, r4
   178a0:	mul	r2, r4, r2
   178a4:	strd	r0, [sp, #48]	; 0x30
   178a8:	mla	r3, r3, r5, r2
   178ac:	ldr	r2, [sp, #52]	; 0x34
   178b0:	mov	r0, #0
   178b4:	add	r3, r3, r2
   178b8:	mov	r1, #0
   178bc:	str	r3, [sp, #52]	; 0x34
   178c0:	mov	r3, #0
   178c4:	str	r0, [sp, #84]	; 0x54
   178c8:	str	r1, [sp, #88]	; 0x58
   178cc:	str	r0, [sp, #92]	; 0x5c
   178d0:	str	r1, [sp, #96]	; 0x60
   178d4:	str	r0, [sp, #76]	; 0x4c
   178d8:	str	r1, [sp, #80]	; 0x50
   178dc:	mov	r7, #61	; 0x3d
   178e0:	str	r3, [sp, #72]	; 0x48
   178e4:	b	165b4 <__snprintf_chk@plt+0x522c>
   178e8:	ldr	r2, [sp, #60]	; 0x3c
   178ec:	ldr	r3, [pc, #-3036]	; 16d18 <__snprintf_chk@plt+0x5990>
   178f0:	mov	r7, #31
   178f4:	str	r3, [r2, #24]
   178f8:	b	165b4 <__snprintf_chk@plt+0x522c>
   178fc:	ldr	r2, [sp, #60]	; 0x3c
   17900:	ldr	r3, [r9]
   17904:	mov	r7, #30
   17908:	str	r3, [r2, #24]
   1790c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17910:	ldr	r1, [sp, #60]	; 0x3c
   17914:	mov	r2, #1
   17918:	mov	r7, #29
   1791c:	ldr	r3, [r1, #168]	; 0xa8
   17920:	str	r2, [r1, #20]
   17924:	add	r3, r3, r2
   17928:	str	r3, [r1, #168]	; 0xa8
   1792c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17930:	ldr	r2, [sp, #60]	; 0x3c
   17934:	ldr	r3, [r9]
   17938:	mov	r7, #28
   1793c:	str	r3, [r2, #20]
   17940:	b	165b4 <__snprintf_chk@plt+0x522c>
   17944:	mov	r2, #56	; 0x38
   17948:	mov	r1, #0
   1794c:	mov	r0, r8
   17950:	bl	1128c <memset@plt>
   17954:	ldrd	r4, [r9]
   17958:	cmp	r4, #0
   1795c:	sbcs	r3, r5, #0
   17960:	blt	17e08 <__snprintf_chk@plt+0x6a80>
   17964:	orrs	r3, r4, r5
   17968:	beq	179b0 <__snprintf_chk@plt+0x6628>
   1796c:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17970:	cmp	r2, #0
   17974:	strd	r2, [sp, #48]	; 0x30
   17978:	sbcs	r3, r3, #0
   1797c:	blt	18074 <__snprintf_chk@plt+0x6cec>
   17980:	mov	r2, r4
   17984:	mov	r3, r5
   17988:	mvn	r0, #0
   1798c:	mvn	r1, #-2147483648	; 0x80000000
   17990:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   17994:	ldrd	r2, [sp, #48]	; 0x30
   17998:	cmp	r0, r2
   1799c:	sbcs	r3, r1, r3
   179a0:	movlt	r3, #1
   179a4:	movge	r3, #0
   179a8:	cmp	r3, #0
   179ac:	bne	16234 <__snprintf_chk@plt+0x4eac>
   179b0:	ldr	r3, [r9, #-48]	; 0xffffffd0
   179b4:	mov	r0, #0
   179b8:	mov	r1, #0
   179bc:	ldr	r2, [r9, #-44]	; 0xffffffd4
   179c0:	strd	r0, [sp, #64]	; 0x40
   179c4:	umull	r0, r1, r3, r4
   179c8:	mul	r2, r4, r2
   179cc:	strd	r0, [sp, #48]	; 0x30
   179d0:	mla	r3, r3, r5, r2
   179d4:	ldr	r2, [sp, #52]	; 0x34
   179d8:	mov	r0, #0
   179dc:	add	r3, r3, r2
   179e0:	mov	r1, #0
   179e4:	str	r3, [sp, #52]	; 0x34
   179e8:	mov	r3, #0
   179ec:	str	r0, [sp, #84]	; 0x54
   179f0:	str	r1, [sp, #88]	; 0x58
   179f4:	str	r0, [sp, #92]	; 0x5c
   179f8:	str	r1, [sp, #96]	; 0x60
   179fc:	str	r0, [sp, #76]	; 0x4c
   17a00:	str	r1, [sp, #80]	; 0x50
   17a04:	mov	r7, #77	; 0x4d
   17a08:	str	r3, [sp, #72]	; 0x48
   17a0c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17a10:	mov	r4, #0
   17a14:	mov	r5, #0
   17a18:	mov	r2, #56	; 0x38
   17a1c:	mov	r1, #0
   17a20:	mov	r0, r8
   17a24:	strd	r4, [sp, #64]	; 0x40
   17a28:	bl	1128c <memset@plt>
   17a2c:	mov	r3, r5
   17a30:	mov	r2, r4
   17a34:	str	r4, [sp, #84]	; 0x54
   17a38:	strd	r2, [sp, #48]	; 0x30
   17a3c:	ldr	r3, [r9, #-48]	; 0xffffffd0
   17a40:	str	r5, [sp, #88]	; 0x58
   17a44:	str	r3, [sp, #76]	; 0x4c
   17a48:	ldr	r3, [r9, #-44]	; 0xffffffd4
   17a4c:	str	r4, [sp, #92]	; 0x5c
   17a50:	str	r3, [sp, #80]	; 0x50
   17a54:	mov	r3, #0
   17a58:	str	r5, [sp, #96]	; 0x60
   17a5c:	mov	r7, #76	; 0x4c
   17a60:	str	r3, [sp, #72]	; 0x48
   17a64:	b	165b4 <__snprintf_chk@plt+0x522c>
   17a68:	mov	r2, #56	; 0x38
   17a6c:	mov	r1, #0
   17a70:	mov	r0, r8
   17a74:	bl	1128c <memset@plt>
   17a78:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17a7c:	mov	r0, #0
   17a80:	mov	r1, #0
   17a84:	strd	r2, [r6, #-8]
   17a88:	mov	r3, r1
   17a8c:	mov	r2, r0
   17a90:	str	r3, [sp, #96]	; 0x60
   17a94:	strd	r2, [sp, #48]	; 0x30
   17a98:	str	r3, [sp, #80]	; 0x50
   17a9c:	mov	r3, #0
   17aa0:	strd	r0, [sp, #64]	; 0x40
   17aa4:	str	r0, [sp, #84]	; 0x54
   17aa8:	str	r1, [sp, #88]	; 0x58
   17aac:	str	r0, [sp, #92]	; 0x5c
   17ab0:	str	r0, [sp, #76]	; 0x4c
   17ab4:	mov	r7, #75	; 0x4b
   17ab8:	str	r3, [sp, #72]	; 0x48
   17abc:	b	165b4 <__snprintf_chk@plt+0x522c>
   17ac0:	mov	r2, #56	; 0x38
   17ac4:	mov	r1, #0
   17ac8:	mov	r0, r8
   17acc:	bl	1128c <memset@plt>
   17ad0:	mov	r3, #0
   17ad4:	str	r3, [sp, #84]	; 0x54
   17ad8:	str	r3, [sp, #88]	; 0x58
   17adc:	str	r3, [sp, #48]	; 0x30
   17ae0:	str	r3, [sp, #92]	; 0x5c
   17ae4:	str	r3, [sp, #52]	; 0x34
   17ae8:	str	r3, [sp, #96]	; 0x60
   17aec:	str	r3, [sp, #76]	; 0x4c
   17af0:	str	r3, [sp, #80]	; 0x50
   17af4:	str	r3, [sp, #72]	; 0x48
   17af8:	mov	r2, #1
   17afc:	mov	r3, #0
   17b00:	mov	r7, #73	; 0x49
   17b04:	strd	r2, [sp, #64]	; 0x40
   17b08:	b	165b4 <__snprintf_chk@plt+0x522c>
   17b0c:	ldr	r7, [sp, #60]	; 0x3c
   17b10:	mov	r1, #1
   17b14:	ldr	r0, [r9, #-56]	; 0xffffffc8
   17b18:	ldrd	r2, [r9]
   17b1c:	str	r1, [sp, #44]	; 0x2c
   17b20:	ldr	r1, [r9, #48]	; 0x30
   17b24:	str	r0, [r7, #24]
   17b28:	str	r1, [sp, #40]	; 0x28
   17b2c:	ldrd	r4, [r9, #40]	; 0x28
   17b30:	mov	r0, r7
   17b34:	strd	r4, [sp, #32]
   17b38:	ldrd	r4, [r9, #32]
   17b3c:	strd	r4, [sp, #24]
   17b40:	ldrd	r4, [r9, #24]
   17b44:	strd	r4, [sp, #16]
   17b48:	ldrd	r4, [r9, #16]
   17b4c:	strd	r4, [sp, #8]
   17b50:	ldrd	r4, [r9, #8]
   17b54:	strd	r4, [sp]
   17b58:	bl	14d04 <__snprintf_chk@plt+0x397c>
   17b5c:	cmp	r0, #0
   17b60:	beq	16234 <__snprintf_chk@plt+0x4eac>
   17b64:	mov	r2, #5
   17b68:	ldr	r1, [pc, #2308]	; 18474 <__snprintf_chk@plt+0x70ec>
   17b6c:	mov	r0, #0
   17b70:	bl	110f4 <dcgettext@plt>
   17b74:	ldrb	r3, [r7, #181]	; 0xb5
   17b78:	cmp	r3, #0
   17b7c:	moveq	r7, #32
   17b80:	beq	165b4 <__snprintf_chk@plt+0x522c>
   17b84:	ldr	r1, [sp, #60]	; 0x3c
   17b88:	bl	15814 <__snprintf_chk@plt+0x448c>
   17b8c:	mov	r7, #32
   17b90:	b	165b4 <__snprintf_chk@plt+0x522c>
   17b94:	ldr	lr, [sp, #60]	; 0x3c
   17b98:	ldrd	r4, [r9]
   17b9c:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17ba0:	ldr	r0, [lr, #176]	; 0xb0
   17ba4:	ldrb	r1, [r9, #-56]	; 0xffffffc8
   17ba8:	strd	r4, [sp, #8]
   17bac:	ldr	ip, [r9, #-40]	; 0xffffffd8
   17bb0:	add	r0, r0, #1
   17bb4:	str	ip, [sp]
   17bb8:	str	r0, [lr, #176]	; 0xb0
   17bbc:	add	r0, lr, #24
   17bc0:	bl	15590 <__snprintf_chk@plt+0x4208>
   17bc4:	cmp	r0, #0
   17bc8:	beq	16234 <__snprintf_chk@plt+0x4eac>
   17bcc:	mov	r7, #27
   17bd0:	b	165b4 <__snprintf_chk@plt+0x522c>
   17bd4:	ldr	lr, [sp, #60]	; 0x3c
   17bd8:	ldrd	r2, [r9, #-160]	; 0xffffff60
   17bdc:	sub	r1, r9, #272	; 0x110
   17be0:	ldr	ip, [r9, #-56]	; 0xffffffc8
   17be4:	ldrd	r0, [r1]
   17be8:	strd	r2, [lr, #80]	; 0x50
   17bec:	ldr	r2, [r9, #-52]	; 0xffffffcc
   17bf0:	mov	r3, #2
   17bf4:	strd	r0, [lr, #72]	; 0x48
   17bf8:	str	ip, [lr, #88]	; 0x58
   17bfc:	str	r2, [lr, #92]	; 0x5c
   17c00:	str	r3, [lr, #28]
   17c04:	mov	r7, #24
   17c08:	b	165b4 <__snprintf_chk@plt+0x522c>
   17c0c:	ldr	ip, [sp, #60]	; 0x3c
   17c10:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17c14:	ldrd	r0, [r9, #-160]	; 0xffffff60
   17c18:	mov	r7, #23
   17c1c:	strd	r2, [ip, #80]	; 0x50
   17c20:	mov	r3, #0
   17c24:	mov	r2, #2
   17c28:	strd	r0, [ip, #72]	; 0x48
   17c2c:	str	r3, [ip, #88]	; 0x58
   17c30:	str	r3, [ip, #92]	; 0x5c
   17c34:	str	r2, [ip, #28]
   17c38:	b	165b4 <__snprintf_chk@plt+0x522c>
   17c3c:	ldr	ip, [sp, #60]	; 0x3c
   17c40:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17c44:	mov	r0, #0
   17c48:	mov	r1, #0
   17c4c:	strd	r2, [ip, #72]	; 0x48
   17c50:	mov	r3, #0
   17c54:	mov	r2, #2
   17c58:	strd	r0, [ip, #80]	; 0x50
   17c5c:	str	r3, [ip, #88]	; 0x58
   17c60:	str	r3, [ip, #92]	; 0x5c
   17c64:	str	r2, [ip, #28]
   17c68:	mov	r7, #22
   17c6c:	b	165b4 <__snprintf_chk@plt+0x522c>
   17c70:	ldr	r4, [sp, #60]	; 0x3c
   17c74:	ldr	lr, [pc, #2044]	; 18478 <__snprintf_chk@plt+0x70f0>
   17c78:	ldr	ip, [pc, #2044]	; 1847c <__snprintf_chk@plt+0x70f4>
   17c7c:	ldr	r0, [r4]
   17c80:	cmp	r2, #0
   17c84:	sub	r0, r1, r0
   17c88:	lsr	r2, r2, #31
   17c8c:	str	r0, [sp, #124]	; 0x7c
   17c90:	str	r1, [r4]
   17c94:	mov	r0, r3
   17c98:	asr	r1, r3, #31
   17c9c:	strb	r2, [sp, #192]	; 0xc0
   17ca0:	movne	r2, lr
   17ca4:	moveq	r2, ip
   17ca8:	str	r2, [sp, #56]	; 0x38
   17cac:	strd	r0, [sp, #112]	; 0x70
   17cb0:	movne	r2, #19
   17cb4:	moveq	r2, #20
   17cb8:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   17cbc:	mov	ip, r4
   17cc0:	b	166e0 <__snprintf_chk@plt+0x5358>
   17cc4:	mov	r0, #2
   17cc8:	b	16238 <__snprintf_chk@plt+0x4eb0>
   17ccc:	mov	r0, #0
   17cd0:	b	16238 <__snprintf_chk@plt+0x4eb0>
   17cd4:	ldr	r3, [sp, #60]	; 0x3c
   17cd8:	add	r4, sp, #132	; 0x84
   17cdc:	add	r1, sp, #151	; 0x97
   17ce0:	ldr	r3, [r3]
   17ce4:	mov	r2, r4
   17ce8:	ldr	r0, [sp, #60]	; 0x3c
   17cec:	add	r3, r3, #1
   17cf0:	cmp	r2, r1
   17cf4:	strbcc	r5, [r2]
   17cf8:	str	r3, [r0]
   17cfc:	ldrb	r5, [r3]
   17d00:	addcc	r2, r2, #1
   17d04:	cmp	r5, #65	; 0x41
   17d08:	sub	r0, r5, #97	; 0x61
   17d0c:	bcc	17d20 <__snprintf_chk@plt+0x6998>
   17d10:	cmp	r5, #90	; 0x5a
   17d14:	bls	17ce8 <__snprintf_chk@plt+0x6960>
   17d18:	cmp	r0, #25
   17d1c:	bls	17ce8 <__snprintf_chk@plt+0x6960>
   17d20:	cmp	r5, #46	; 0x2e
   17d24:	beq	17ce8 <__snprintf_chk@plt+0x6960>
   17d28:	mov	r3, #0
   17d2c:	strb	r3, [r2]
   17d30:	ldrb	r3, [sp, #132]	; 0x84
   17d34:	cmp	r3, #0
   17d38:	movne	r2, r4
   17d3c:	beq	17d5c <__snprintf_chk@plt+0x69d4>
   17d40:	sub	r1, r3, #97	; 0x61
   17d44:	cmp	r1, #25
   17d48:	subls	r3, r3, #32
   17d4c:	strb	r3, [r2]
   17d50:	ldrb	r3, [r2, #1]!
   17d54:	cmp	r3, #0
   17d58:	bne	17d40 <__snprintf_chk@plt+0x69b8>
   17d5c:	ldr	r6, [pc, #1820]	; 18480 <__snprintf_chk@plt+0x70f8>
   17d60:	ldr	r5, [pc, #1820]	; 18484 <__snprintf_chk@plt+0x70fc>
   17d64:	mov	r1, r6
   17d68:	b	17d78 <__snprintf_chk@plt+0x69f0>
   17d6c:	ldr	r1, [r5, #12]!
   17d70:	cmp	r1, #0
   17d74:	beq	18118 <__snprintf_chk@plt+0x6d90>
   17d78:	mov	r0, r4
   17d7c:	bl	11070 <strcmp@plt>
   17d80:	cmp	r0, #0
   17d84:	bne	17d6c <__snprintf_chk@plt+0x69e4>
   17d88:	ldr	r2, [r5, #8]
   17d8c:	ldr	r3, [r5, #4]
   17d90:	str	r3, [sp, #56]	; 0x38
   17d94:	asr	r3, r2, #31
   17d98:	b	181c8 <__snprintf_chk@plt+0x6e40>
   17d9c:	mov	r2, #0
   17da0:	b	16424 <__snprintf_chk@plt+0x509c>
   17da4:	cmp	r3, #0
   17da8:	bne	18050 <__snprintf_chk@plt+0x6cc8>
   17dac:	ldrd	r2, [r9, #-216]	; 0xffffff28
   17db0:	mov	r4, r2
   17db4:	mov	r5, r3
   17db8:	ldr	ip, [sp, #60]	; 0x3c
   17dbc:	mov	lr, r9
   17dc0:	strd	r4, [ip, #56]	; 0x38
   17dc4:	ldm	lr!, {r0, r1, r2, r3}
   17dc8:	mov	r4, ip
   17dcc:	mov	r7, r4
   17dd0:	ldrd	r4, [r9, #-104]	; 0xffffff98
   17dd4:	add	ip, ip, #32
   17dd8:	strd	r4, [r7, #64]	; 0x40
   17ddc:	stmia	ip!, {r0, r1, r2, r3}
   17de0:	mov	r7, #42	; 0x2a
   17de4:	ldm	lr, {r0, r1}
   17de8:	stm	ip, {r0, r1}
   17dec:	b	165b4 <__snprintf_chk@plt+0x522c>
   17df0:	ldr	r1, [sp, #60]	; 0x3c
   17df4:	mov	r2, #0
   17df8:	mov	r3, #-2147483648	; 0x80000000
   17dfc:	mov	r0, #1
   17e00:	strd	r2, [r1, #40]	; 0x28
   17e04:	b	16238 <__snprintf_chk@plt+0x4eb0>
   17e08:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17e0c:	cmp	r2, #0
   17e10:	strd	r2, [sp, #48]	; 0x30
   17e14:	sbcs	r3, r3, #0
   17e18:	blt	17fdc <__snprintf_chk@plt+0x6c54>
   17e1c:	mvn	r3, #0
   17e20:	mvn	r2, #0
   17e24:	cmp	r5, r3
   17e28:	cmpeq	r4, r2
   17e2c:	beq	179b0 <__snprintf_chk@plt+0x6628>
   17e30:	mov	r2, r4
   17e34:	mov	r3, r5
   17e38:	mov	r0, #0
   17e3c:	mov	r1, #-2147483648	; 0x80000000
   17e40:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   17e44:	ldrd	r2, [sp, #48]	; 0x30
   17e48:	cmp	r0, r2
   17e4c:	sbcs	r3, r1, r3
   17e50:	blt	16234 <__snprintf_chk@plt+0x4eac>
   17e54:	b	179b0 <__snprintf_chk@plt+0x6628>
   17e58:	ldrd	r2, [r9, #-48]	; 0xffffffd0
   17e5c:	cmp	r2, #0
   17e60:	strd	r2, [sp, #48]	; 0x30
   17e64:	sbcs	r3, r3, #0
   17e68:	blt	17fb0 <__snprintf_chk@plt+0x6c28>
   17e6c:	mvn	r3, #0
   17e70:	mvn	r2, #0
   17e74:	cmp	r5, r3
   17e78:	cmpeq	r4, r2
   17e7c:	beq	17888 <__snprintf_chk@plt+0x6500>
   17e80:	mov	r2, r4
   17e84:	mov	r3, r5
   17e88:	mov	r0, #0
   17e8c:	mov	r1, #-2147483648	; 0x80000000
   17e90:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   17e94:	ldrd	r2, [sp, #48]	; 0x30
   17e98:	cmp	r0, r2
   17e9c:	sbcs	r3, r1, r3
   17ea0:	blt	16234 <__snprintf_chk@plt+0x4eac>
   17ea4:	b	17888 <__snprintf_chk@plt+0x6500>
   17ea8:	ldrd	r2, [r9, #-56]	; 0xffffffc8
   17eac:	cmp	r2, #0
   17eb0:	strd	r2, [sp, #48]	; 0x30
   17eb4:	sbcs	r3, r3, #0
   17eb8:	blt	18024 <__snprintf_chk@plt+0x6c9c>
   17ebc:	mvn	r3, #0
   17ec0:	mvn	r2, #0
   17ec4:	cmp	r5, r3
   17ec8:	cmpeq	r4, r2
   17ecc:	beq	16784 <__snprintf_chk@plt+0x53fc>
   17ed0:	mov	r2, r4
   17ed4:	mov	r3, r5
   17ed8:	mov	r0, #0
   17edc:	mov	r1, #-2147483648	; 0x80000000
   17ee0:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   17ee4:	ldrd	r2, [sp, #48]	; 0x30
   17ee8:	cmp	r0, r2
   17eec:	sbcs	r3, r1, r3
   17ef0:	blt	16234 <__snprintf_chk@plt+0x4eac>
   17ef4:	b	16784 <__snprintf_chk@plt+0x53fc>
   17ef8:	mov	r2, #-2147483648	; 0x80000000
   17efc:	subs	r2, r2, r0
   17f00:	mvn	r3, #0
   17f04:	sbc	r3, r3, r1
   17f08:	asr	r5, ip, #31
   17f0c:	cmp	ip, r2
   17f10:	sbcs	r3, r5, r3
   17f14:	movlt	r3, #1
   17f18:	movge	r3, #0
   17f1c:	cmp	r3, #0
   17f20:	bne	16e90 <__snprintf_chk@plt+0x5b08>
   17f24:	ldr	r3, [sp, #60]	; 0x3c
   17f28:	add	r0, ip, r0
   17f2c:	mov	r7, #34	; 0x22
   17f30:	str	r0, [r3, #24]
   17f34:	b	165b4 <__snprintf_chk@plt+0x522c>
   17f38:	ldr	r1, [sp, #60]	; 0x3c
   17f3c:	mov	r2, #0
   17f40:	mov	r3, #-2147483648	; 0x80000000
   17f44:	mov	r0, #1
   17f48:	strd	r2, [r1, #64]	; 0x40
   17f4c:	b	16238 <__snprintf_chk@plt+0x4eb0>
   17f50:	subs	r2, r4, r0
   17f54:	sbc	r3, r5, r1
   17f58:	asr	r5, ip, #31
   17f5c:	cmp	r2, ip
   17f60:	sbcs	r3, r3, r5
   17f64:	movlt	r3, #1
   17f68:	movge	r3, #0
   17f6c:	b	17f1c <__snprintf_chk@plt+0x6b94>
   17f70:	ldrd	r0, [sp, #48]	; 0x30
   17f74:	mvn	r3, #0
   17f78:	mvn	r2, #0
   17f7c:	cmp	r1, r3
   17f80:	cmpeq	r0, r2
   17f84:	beq	16784 <__snprintf_chk@plt+0x53fc>
   17f88:	mov	r3, r1
   17f8c:	mov	r2, r0
   17f90:	mov	r1, #-2147483648	; 0x80000000
   17f94:	mov	r0, #0
   17f98:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   17f9c:	cmp	r0, r4
   17fa0:	sbcs	r3, r1, r5
   17fa4:	movlt	r3, #1
   17fa8:	movge	r3, #0
   17fac:	b	1677c <__snprintf_chk@plt+0x53f4>
   17fb0:	mov	r2, r4
   17fb4:	mov	r3, r5
   17fb8:	mvn	r0, #0
   17fbc:	mvn	r1, #-2147483648	; 0x80000000
   17fc0:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   17fc4:	ldrd	r2, [sp, #48]	; 0x30
   17fc8:	cmp	r2, r0
   17fcc:	sbcs	r3, r3, r1
   17fd0:	movlt	r3, #1
   17fd4:	movge	r3, #0
   17fd8:	b	17880 <__snprintf_chk@plt+0x64f8>
   17fdc:	mov	r2, r4
   17fe0:	mov	r3, r5
   17fe4:	mvn	r0, #0
   17fe8:	mvn	r1, #-2147483648	; 0x80000000
   17fec:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   17ff0:	ldrd	r2, [sp, #48]	; 0x30
   17ff4:	cmp	r2, r0
   17ff8:	sbcs	r3, r3, r1
   17ffc:	movlt	r3, #1
   18000:	movge	r3, #0
   18004:	b	179a8 <__snprintf_chk@plt+0x6620>
   18008:	adds	r2, r0, ip
   1800c:	adc	r3, r1, ip, asr #31
   18010:	cmp	r2, #-2147483648	; 0x80000000
   18014:	sbcs	r3, r3, #0
   18018:	movge	r3, #1
   1801c:	movlt	r3, #0
   18020:	b	17f1c <__snprintf_chk@plt+0x6b94>
   18024:	mov	r2, r4
   18028:	mov	r3, r5
   1802c:	mvn	r0, #0
   18030:	mvn	r1, #-2147483648	; 0x80000000
   18034:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   18038:	ldrd	r2, [sp, #48]	; 0x30
   1803c:	cmp	r2, r0
   18040:	sbcs	r3, r3, r1
   18044:	movlt	r3, #1
   18048:	movge	r3, #0
   1804c:	b	1677c <__snprintf_chk@plt+0x53f4>
   18050:	mov	r2, #5
   18054:	ldr	r1, [pc, #1068]	; 18488 <__snprintf_chk@plt+0x7100>
   18058:	mov	r0, #0
   1805c:	bl	110f4 <dcgettext@plt>
   18060:	ldrd	r2, [r9, #-216]	; 0xffffff28
   18064:	mov	r4, r2
   18068:	mov	r5, r3
   1806c:	bl	14cac <__snprintf_chk@plt+0x3924>
   18070:	b	17db8 <__snprintf_chk@plt+0x6a30>
   18074:	ldrd	r0, [sp, #48]	; 0x30
   18078:	mvn	r3, #0
   1807c:	mvn	r2, #0
   18080:	cmp	r1, r3
   18084:	cmpeq	r0, r2
   18088:	beq	179b0 <__snprintf_chk@plt+0x6628>
   1808c:	mov	r3, r1
   18090:	mov	r2, r0
   18094:	mov	r1, #-2147483648	; 0x80000000
   18098:	mov	r0, #0
   1809c:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   180a0:	cmp	r0, r4
   180a4:	sbcs	r3, r1, r5
   180a8:	movlt	r3, #1
   180ac:	movge	r3, #0
   180b0:	b	179a8 <__snprintf_chk@plt+0x6620>
   180b4:	ldrd	r0, [sp, #48]	; 0x30
   180b8:	mvn	r3, #0
   180bc:	mvn	r2, #0
   180c0:	cmp	r1, r3
   180c4:	cmpeq	r0, r2
   180c8:	beq	17888 <__snprintf_chk@plt+0x6500>
   180cc:	mov	r3, r1
   180d0:	mov	r2, r0
   180d4:	mov	r1, #-2147483648	; 0x80000000
   180d8:	mov	r0, #0
   180dc:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   180e0:	cmp	r0, r4
   180e4:	sbcs	r3, r1, r5
   180e8:	movlt	r3, #1
   180ec:	movge	r3, #0
   180f0:	b	17880 <__snprintf_chk@plt+0x64f8>
   180f4:	ldr	r2, [sp, #60]	; 0x3c
   180f8:	add	r3, r4, #1
   180fc:	str	r3, [r2]
   18100:	ldrb	r3, [r4]
   18104:	cmp	r3, #0
   18108:	str	r3, [sp, #56]	; 0x38
   1810c:	bne	1625c <__snprintf_chk@plt+0x4ed4>
   18110:	ldr	r2, [sp, #56]	; 0x38
   18114:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   18118:	mov	r0, r4
   1811c:	mov	r6, r1
   18120:	bl	1122c <strlen@plt>
   18124:	cmp	r0, #3
   18128:	str	r0, [sp, #56]	; 0x38
   1812c:	beq	182bc <__snprintf_chk@plt+0x6f34>
   18130:	cmp	r0, #4
   18134:	movne	r5, r6
   18138:	bne	18150 <__snprintf_chk@plt+0x6dc8>
   1813c:	ldrb	r3, [sp, #135]	; 0x87
   18140:	sub	r3, r3, #46	; 0x2e
   18144:	clz	r3, r3
   18148:	lsr	r3, r3, #5
   1814c:	mov	r5, r3
   18150:	ldr	r6, [pc, #820]	; 1848c <__snprintf_chk@plt+0x7104>
   18154:	ldr	r3, [pc, #820]	; 18490 <__snprintf_chk@plt+0x7108>
   18158:	b	1817c <__snprintf_chk@plt+0x6df4>
   1815c:	bl	11370 <strncmp@plt>
   18160:	clz	r0, r0
   18164:	lsr	r0, r0, #5
   18168:	cmp	r0, #0
   1816c:	bne	181d0 <__snprintf_chk@plt+0x6e48>
   18170:	ldr	r3, [r6, #12]!
   18174:	cmp	r3, #0
   18178:	beq	181a0 <__snprintf_chk@plt+0x6e18>
   1817c:	cmp	r5, #0
   18180:	mov	r1, r3
   18184:	mov	r0, r4
   18188:	mov	r2, #3
   1818c:	bne	1815c <__snprintf_chk@plt+0x6dd4>
   18190:	bl	11070 <strcmp@plt>
   18194:	clz	r0, r0
   18198:	lsr	r0, r0, #5
   1819c:	b	18168 <__snprintf_chk@plt+0x6de0>
   181a0:	mov	r5, r0
   181a4:	mov	r1, r4
   181a8:	ldr	r0, [sp, #60]	; 0x3c
   181ac:	bl	15748 <__snprintf_chk@plt+0x43c0>
   181b0:	cmp	r0, #0
   181b4:	beq	181e4 <__snprintf_chk@plt+0x6e5c>
   181b8:	ldr	r2, [r0, #8]
   181bc:	ldr	r3, [r0, #4]
   181c0:	str	r3, [sp, #56]	; 0x38
   181c4:	asr	r3, r2, #31
   181c8:	strd	r2, [sp, #192]	; 0xc0
   181cc:	b	15f3c <__snprintf_chk@plt+0x4bb4>
   181d0:	ldr	r2, [r6, #8]
   181d4:	ldr	r3, [r6, #4]
   181d8:	str	r3, [sp, #56]	; 0x38
   181dc:	asr	r3, r2, #31
   181e0:	b	181c8 <__snprintf_chk@plt+0x6e40>
   181e4:	ldr	r1, [pc, #680]	; 18494 <__snprintf_chk@plt+0x710c>
   181e8:	mov	r0, r4
   181ec:	bl	11070 <strcmp@plt>
   181f0:	cmp	r0, #0
   181f4:	beq	16244 <__snprintf_chk@plt+0x4ebc>
   181f8:	ldr	r6, [pc, #664]	; 18498 <__snprintf_chk@plt+0x7110>
   181fc:	ldr	r2, [pc, #664]	; 1849c <__snprintf_chk@plt+0x7114>
   18200:	mov	r3, r6
   18204:	str	r6, [sp, #48]	; 0x30
   18208:	mov	r1, r2
   1820c:	mov	r6, r5
   18210:	mov	r5, r3
   18214:	mov	r0, r4
   18218:	bl	11070 <strcmp@plt>
   1821c:	cmp	r0, #0
   18220:	beq	182d0 <__snprintf_chk@plt+0x6f48>
   18224:	ldr	r1, [r5, #12]!
   18228:	cmp	r1, #0
   1822c:	bne	18214 <__snprintf_chk@plt+0x6e8c>
   18230:	ldr	r3, [sp, #56]	; 0x38
   18234:	mov	r2, r1
   18238:	sub	r3, r3, #1
   1823c:	mov	r5, r6
   18240:	ldrb	r1, [r4, r3]
   18244:	ldr	r6, [sp, #48]	; 0x30
   18248:	cmp	r1, #83	; 0x53
   1824c:	beq	18358 <__snprintf_chk@plt+0x6fd0>
   18250:	ldr	r6, [pc, #584]	; 184a0 <__snprintf_chk@plt+0x7118>
   18254:	ldr	r1, [pc, #584]	; 184a4 <__snprintf_chk@plt+0x711c>
   18258:	mov	r0, r4
   1825c:	bl	11070 <strcmp@plt>
   18260:	cmp	r0, #0
   18264:	beq	181d0 <__snprintf_chk@plt+0x6e48>
   18268:	ldr	r1, [r6, #12]!
   1826c:	cmp	r1, #0
   18270:	bne	18258 <__snprintf_chk@plt+0x6ed0>
   18274:	ldr	r3, [sp, #56]	; 0x38
   18278:	cmp	r3, #1
   1827c:	ldrb	r3, [sp, #132]	; 0x84
   18280:	beq	183e4 <__snprintf_chk@plt+0x705c>
   18284:	cmp	r3, #0
   18288:	beq	183ac <__snprintf_chk@plt+0x7024>
   1828c:	mov	r1, r4
   18290:	mov	r2, r4
   18294:	mov	r0, #1
   18298:	cmp	r3, #46	; 0x2e
   1829c:	ldrb	r3, [r2, #1]!
   182a0:	addne	r1, r1, #1
   182a4:	moveq	r5, r0
   182a8:	cmp	r3, #0
   182ac:	strb	r3, [r1]
   182b0:	beq	18390 <__snprintf_chk@plt+0x7008>
   182b4:	ldrb	r3, [r2]
   182b8:	b	18298 <__snprintf_chk@plt+0x6f10>
   182bc:	mov	r3, #1
   182c0:	mov	r5, r3
   182c4:	b	18150 <__snprintf_chk@plt+0x6dc8>
   182c8:	mov	r7, lr
   182cc:	b	165b4 <__snprintf_chk@plt+0x522c>
   182d0:	ldr	r2, [r5, #8]
   182d4:	ldr	r3, [r5, #4]
   182d8:	str	r3, [sp, #56]	; 0x38
   182dc:	asr	r3, r2, #31
   182e0:	b	181c8 <__snprintf_chk@plt+0x6e40>
   182e4:	adds	r0, r1, #0
   182e8:	movne	r0, #1
   182ec:	ands	r0, r0, r2, lsr #31
   182f0:	beq	18418 <__snprintf_chk@plt+0x7090>
   182f4:	cmp	r3, #-2147483648	; 0x80000000
   182f8:	beq	18348 <__snprintf_chk@plt+0x6fc0>
   182fc:	sub	r3, r3, #1
   18300:	str	r3, [sp, #192]	; 0xc0
   18304:	ldr	r3, [sp, #60]	; 0x3c
   18308:	ldr	r2, [pc, #408]	; 184a8 <__snprintf_chk@plt+0x7120>
   1830c:	str	r4, [r3]
   18310:	sub	r2, r2, r1
   18314:	mov	r3, #276	; 0x114
   18318:	str	r2, [sp, #196]	; 0xc4
   1831c:	str	r3, [sp, #56]	; 0x38
   18320:	mov	r2, #21
   18324:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   18328:	ldrb	ip, [r4, #1]!
   1832c:	sub	r0, ip, #48	; 0x30
   18330:	cmp	r0, #9
   18334:	bhi	16514 <__snprintf_chk@plt+0x518c>
   18338:	cmp	ip, #48	; 0x30
   1833c:	beq	18328 <__snprintf_chk@plt+0x6fa0>
   18340:	add	r1, r1, #1
   18344:	b	16514 <__snprintf_chk@plt+0x518c>
   18348:	mov	r3, #63	; 0x3f
   1834c:	mov	r2, #2
   18350:	str	r3, [sp, #56]	; 0x38
   18354:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   18358:	ldr	r1, [pc, #316]	; 1849c <__snprintf_chk@plt+0x7114>
   1835c:	strb	r2, [r4, r3]
   18360:	mov	r0, r4
   18364:	str	r3, [sp, #48]	; 0x30
   18368:	bl	11070 <strcmp@plt>
   1836c:	ldr	r3, [sp, #48]	; 0x30
   18370:	cmp	r0, #0
   18374:	beq	181d0 <__snprintf_chk@plt+0x6e48>
   18378:	ldr	r1, [r6, #12]!
   1837c:	cmp	r1, #0
   18380:	bne	18360 <__snprintf_chk@plt+0x6fd8>
   18384:	mov	r2, #83	; 0x53
   18388:	strb	r2, [r4, r3]
   1838c:	b	18250 <__snprintf_chk@plt+0x6ec8>
   18390:	cmp	r5, #0
   18394:	beq	183ac <__snprintf_chk@plt+0x7024>
   18398:	mov	r1, r4
   1839c:	ldr	r0, [sp, #60]	; 0x3c
   183a0:	bl	15748 <__snprintf_chk@plt+0x43c0>
   183a4:	cmp	r0, #0
   183a8:	bne	181b8 <__snprintf_chk@plt+0x6e30>
   183ac:	ldr	r3, [sp, #60]	; 0x3c
   183b0:	ldrb	r3, [r3, #181]	; 0xb5
   183b4:	cmp	r3, #0
   183b8:	beq	18348 <__snprintf_chk@plt+0x6fc0>
   183bc:	mov	r2, #5
   183c0:	ldr	r1, [pc, #228]	; 184ac <__snprintf_chk@plt+0x7124>
   183c4:	mov	r0, #0
   183c8:	bl	110f4 <dcgettext@plt>
   183cc:	mov	r1, r4
   183d0:	bl	14cac <__snprintf_chk@plt+0x3924>
   183d4:	mov	r3, #63	; 0x3f
   183d8:	str	r3, [sp, #56]	; 0x38
   183dc:	mov	r2, #2
   183e0:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   183e4:	cmp	r3, #65	; 0x41
   183e8:	beq	1845c <__snprintf_chk@plt+0x70d4>
   183ec:	ldr	r2, [pc, #188]	; 184b0 <__snprintf_chk@plt+0x7128>
   183f0:	ldr	r1, [pc, #188]	; 184b4 <__snprintf_chk@plt+0x712c>
   183f4:	cmp	r2, #0
   183f8:	add	r0, r1, #12
   183fc:	beq	18284 <__snprintf_chk@plt+0x6efc>
   18400:	ldrb	r2, [r2]
   18404:	cmp	r2, r3
   18408:	beq	18448 <__snprintf_chk@plt+0x70c0>
   1840c:	ldr	r2, [r0, #12]
   18410:	mov	r1, r0
   18414:	b	183f4 <__snprintf_chk@plt+0x706c>
   18418:	str	r3, [sp, #192]	; 0xc0
   1841c:	ldr	r3, [sp, #60]	; 0x3c
   18420:	ldr	r0, [pc, #144]	; 184b8 <__snprintf_chk@plt+0x7130>
   18424:	cmp	r2, #0
   18428:	str	r4, [r3]
   1842c:	moveq	r3, r0
   18430:	movne	r3, #276	; 0x114
   18434:	str	r1, [sp, #196]	; 0xc4
   18438:	moveq	r2, #22
   1843c:	movne	r2, #21
   18440:	str	r3, [sp, #56]	; 0x38
   18444:	b	15f58 <__snprintf_chk@plt+0x4bd0>
   18448:	ldr	r2, [r1, #20]
   1844c:	ldr	r3, [r1, #16]
   18450:	str	r3, [sp, #56]	; 0x38
   18454:	asr	r3, r2, #31
   18458:	b	181c8 <__snprintf_chk@plt+0x6e40>
   1845c:	mov	r2, #3600	; 0xe10
   18460:	mov	r3, #0
   18464:	ldr	r1, [pc, #80]	; 184bc <__snprintf_chk@plt+0x7134>
   18468:	strd	r2, [sp, #192]	; 0xc0
   1846c:	str	r1, [sp, #56]	; 0x38
   18470:	b	16258 <__snprintf_chk@plt+0x4ed0>
   18474:	andeq	r2, r2, r4, lsr r3
   18478:	andeq	r0, r0, r2, lsl r1
   1847c:	andeq	r0, r0, r3, lsl r1
   18480:	andeq	r2, r2, r0, asr #5
   18484:	andeq	r1, r2, ip, lsl fp
   18488:	andeq	r2, r2, ip, lsl #7
   1848c:	andeq	r1, r2, r8, asr fp
   18490:	andeq	r2, r2, r4, asr #5
   18494:	andeq	r2, r2, r4, ror #5
   18498:	andeq	r1, r2, r4, lsl #25
   1849c:	andeq	r2, r2, ip, asr #5
   184a0:	andeq	r1, r2, r8, lsl #26
   184a4:	ldrdeq	r2, [r2], -r4
   184a8:	blcc	fe6cacb0 <optarg@@GLIBC_2.4+0xfe696b08>
   184ac:	andeq	r2, r2, r8, ror #5
   184b0:	andeq	r2, r2, r0, ror #5
   184b4:	andeq	r1, r2, r0, ror r9
   184b8:	andeq	r0, r0, r5, lsl r1
   184bc:	andeq	r0, r0, r1, lsl r1
   184c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   184c4:	sub	sp, sp, #900	; 0x384
   184c8:	mov	r7, r2
   184cc:	str	r0, [sp, #36]	; 0x24
   184d0:	mov	r0, r1
   184d4:	mov	r4, r1
   184d8:	mov	r6, r3
   184dc:	bl	1122c <strlen@plt>
   184e0:	cmp	r7, #0
   184e4:	str	r0, [sp, #40]	; 0x28
   184e8:	beq	18bb4 <__snprintf_chk@plt+0x782c>
   184ec:	ldrb	r3, [r4]
   184f0:	ldr	sl, [r7]
   184f4:	ldr	r8, [r7, #4]
   184f8:	sub	r3, r3, #9
   184fc:	cmp	r3, #23
   18500:	movhi	r5, r4
   18504:	bhi	18534 <__snprintf_chk@plt+0x71ac>
   18508:	mov	r1, #1
   1850c:	ldr	r2, [pc, #4004]	; 194b8 <__snprintf_chk@plt+0x8130>
   18510:	mov	r5, r4
   18514:	ands	r3, r2, r1, lsl r3
   18518:	beq	18534 <__snprintf_chk@plt+0x71ac>
   1851c:	ldrb	r3, [r5, #1]!
   18520:	sub	r3, r3, #9
   18524:	cmp	r3, #23
   18528:	bhi	18534 <__snprintf_chk@plt+0x71ac>
   1852c:	ands	r3, r2, r1, lsl r3
   18530:	bne	1851c <__snprintf_chk@plt+0x7194>
   18534:	mov	r2, #56	; 0x38
   18538:	mov	r1, #0
   1853c:	add	r0, sp, #304	; 0x130
   18540:	bl	1128c <memset@plt>
   18544:	mov	r2, #4
   18548:	ldr	r1, [pc, #3948]	; 194bc <__snprintf_chk@plt+0x8134>
   1854c:	mov	r0, r5
   18550:	bl	11370 <strncmp@plt>
   18554:	cmp	r0, #0
   18558:	bne	185b8 <__snprintf_chk@plt+0x7230>
   1855c:	ldrb	lr, [r5, #4]
   18560:	add	r1, r5, #4
   18564:	cmp	lr, #0
   18568:	beq	185b8 <__snprintf_chk@plt+0x7230>
   1856c:	mov	r3, lr
   18570:	mov	ip, r1
   18574:	mov	r0, #1
   18578:	b	18598 <__snprintf_chk@plt+0x7210>
   1857c:	cmp	r3, #34	; 0x22
   18580:	beq	187dc <__snprintf_chk@plt+0x7454>
   18584:	ldrb	r3, [r2, #1]
   18588:	add	r0, r0, #1
   1858c:	add	ip, r2, #1
   18590:	cmp	r3, #0
   18594:	beq	185b8 <__snprintf_chk@plt+0x7230>
   18598:	cmp	r3, #92	; 0x5c
   1859c:	mov	r2, ip
   185a0:	bne	1857c <__snprintf_chk@plt+0x71f4>
   185a4:	ldrb	r3, [ip, #1]
   185a8:	add	r2, ip, #1
   185ac:	cmp	r3, #92	; 0x5c
   185b0:	cmpne	r3, #34	; 0x22
   185b4:	beq	18584 <__snprintf_chk@plt+0x71fc>
   185b8:	mov	r1, r7
   185bc:	add	r2, sp, #216	; 0xd8
   185c0:	ldr	r0, [sp, #936]	; 0x3a8
   185c4:	bl	1cc14 <__snprintf_chk@plt+0xb88c>
   185c8:	cmp	r0, #0
   185cc:	beq	18ba8 <__snprintf_chk@plt+0x7820>
   185d0:	ldr	fp, [sp, #936]	; 0x3a8
   185d4:	mov	r3, #0
   185d8:	str	r3, [sp, #32]
   185dc:	and	r6, r6, #1
   185e0:	strb	r6, [sp, #845]	; 0x34d
   185e4:	ldr	r6, [sp, #232]	; 0xe8
   185e8:	str	r8, [sp, #756]	; 0x2f4
   185ec:	add	r6, r6, #1
   185f0:	add	r8, sp, #720	; 0x2d0
   185f4:	asr	r7, r6, #31
   185f8:	add	ip, sp, #304	; 0x130
   185fc:	strd	r6, [r8]
   18600:	ldrb	r7, [r5]
   18604:	ldr	r6, [pc, #3764]	; 194c0 <__snprintf_chk@plt+0x8138>
   18608:	ldr	r8, [sp, #236]	; 0xec
   1860c:	cmp	r7, #0
   18610:	moveq	r5, r6
   18614:	ldr	r6, [pc, #3752]	; 194c4 <__snprintf_chk@plt+0x813c>
   18618:	mov	r7, #0
   1861c:	adds	r6, r6, r8
   18620:	adc	r7, r7, r8, asr #31
   18624:	ldr	r8, [sp, #228]	; 0xe4
   18628:	str	r5, [sp, #664]	; 0x298
   1862c:	add	r5, sp, #704	; 0x2c0
   18630:	ldm	ip!, {r0, r1, r2, r3}
   18634:	add	lr, sp, #760	; 0x2f8
   18638:	strd	r6, [r5]
   1863c:	ldr	r9, [sp, #224]	; 0xe0
   18640:	mov	r6, r8
   18644:	asr	r7, r8, #31
   18648:	add	r5, sp, #728	; 0x2d8
   1864c:	mov	r8, r9
   18650:	strd	r6, [r5]
   18654:	ldr	r6, [sp, #220]	; 0xdc
   18658:	asr	r9, r9, #31
   1865c:	add	r5, sp, #736	; 0x2e0
   18660:	stmia	lr!, {r0, r1, r2, r3}
   18664:	asr	r7, r6, #31
   18668:	ldm	ip!, {r0, r1, r2, r3}
   1866c:	strd	r8, [r5]
   18670:	add	r8, sp, #744	; 0x2e8
   18674:	ldr	r9, [sp, #216]	; 0xd8
   18678:	ldr	r5, [sp, #248]	; 0xf8
   1867c:	strd	r6, [r8]
   18680:	mov	r8, #0
   18684:	mov	r6, #2
   18688:	str	r9, [sp, #752]	; 0x2f0
   1868c:	str	r6, [sp, #692]	; 0x2b4
   18690:	str	r5, [sp, #160]	; 0xa0
   18694:	str	r8, [sp, #712]	; 0x2c8
   18698:	stmia	lr!, {r0, r1, r2, r3}
   1869c:	sub	r6, sl, #-2147483647	; 0x80000001
   186a0:	ldm	ip!, {r0, r1, r2, r3}
   186a4:	ldr	r9, [pc, #3612]	; 194c8 <__snprintf_chk@plt+0x8140>
   186a8:	ldr	r7, [pc, #3612]	; 194cc <__snprintf_chk@plt+0x8144>
   186ac:	stmia	lr!, {r0, r1, r2, r3}
   186b0:	ldm	ip, {r0, r1}
   186b4:	ldr	r2, [sp, #256]	; 0x100
   186b8:	ldr	r3, [pc, #3600]	; 194d0 <__snprintf_chk@plt+0x8148>
   186bc:	strb	r8, [sp, #816]	; 0x330
   186c0:	strb	r8, [sp, #817]	; 0x331
   186c4:	str	r8, [sp, #820]	; 0x334
   186c8:	str	r8, [sp, #824]	; 0x338
   186cc:	str	r8, [sp, #836]	; 0x344
   186d0:	str	r8, [sp, #828]	; 0x33c
   186d4:	str	r8, [sp, #832]	; 0x340
   186d8:	str	r8, [sp, #840]	; 0x348
   186dc:	strb	r8, [sp, #844]	; 0x34c
   186e0:	strb	r8, [sp, #846]	; 0x34e
   186e4:	strb	r8, [sp, #847]	; 0x34f
   186e8:	strb	r8, [sp, #849]	; 0x351
   186ec:	strb	r8, [sp, #848]	; 0x350
   186f0:	strb	r8, [sp, #850]	; 0x352
   186f4:	strb	r8, [sp, #851]	; 0x353
   186f8:	strb	r8, [sp, #852]	; 0x354
   186fc:	stm	lr, {r0, r1}
   18700:	str	r2, [sp, #856]	; 0x358
   18704:	str	r5, [sp, #864]	; 0x360
   18708:	str	r8, [sp, #868]	; 0x364
   1870c:	str	r3, [sp, #860]	; 0x35c
   18710:	cmp	sl, #0
   18714:	sub	r3, r6, r9
   18718:	add	r2, sp, #564	; 0x234
   1871c:	add	r1, sp, #364	; 0x16c
   18720:	mov	r0, fp
   18724:	blt	18730 <__snprintf_chk@plt+0x73a8>
   18728:	cmp	sl, r9
   1872c:	bgt	1876c <__snprintf_chk@plt+0x73e4>
   18730:	str	r3, [sp, #364]	; 0x16c
   18734:	bl	1cc14 <__snprintf_chk@plt+0xb88c>
   18738:	sub	r9, r9, #7733248	; 0x760000
   1873c:	sub	r9, r9, #42752	; 0xa700
   18740:	cmp	r0, #0
   18744:	beq	18764 <__snprintf_chk@plt+0x73dc>
   18748:	ldr	r3, [sp, #604]	; 0x25c
   1874c:	cmp	r3, #0
   18750:	beq	18764 <__snprintf_chk@plt+0x73dc>
   18754:	ldr	r2, [sp, #596]	; 0x254
   18758:	ldr	r1, [sp, #864]	; 0x360
   1875c:	cmp	r2, r1
   18760:	bne	18c28 <__snprintf_chk@plt+0x78a0>
   18764:	cmp	r9, r7
   18768:	bne	18710 <__snprintf_chk@plt+0x7388>
   1876c:	ldr	r0, [sp, #856]	; 0x358
   18770:	cmp	r0, #0
   18774:	beq	18798 <__snprintf_chk@plt+0x7410>
   18778:	ldr	r1, [sp, #868]	; 0x364
   1877c:	cmp	r1, #0
   18780:	beq	18798 <__snprintf_chk@plt+0x7410>
   18784:	bl	11070 <strcmp@plt>
   18788:	cmp	r0, #0
   1878c:	mvneq	r3, #0
   18790:	streq	r0, [sp, #868]	; 0x364
   18794:	streq	r3, [sp, #864]	; 0x360
   18798:	add	r0, sp, #664	; 0x298
   1879c:	bl	15ef0 <__snprintf_chk@plt+0x4b68>
   187a0:	subs	r9, r0, #0
   187a4:	beq	188a4 <__snprintf_chk@plt+0x751c>
   187a8:	ldrb	r8, [sp, #845]	; 0x34d
   187ac:	cmp	r8, #0
   187b0:	bne	189e0 <__snprintf_chk@plt+0x7658>
   187b4:	ldr	r3, [sp, #936]	; 0x3a8
   187b8:	cmp	fp, r3
   187bc:	beq	187c8 <__snprintf_chk@plt+0x7440>
   187c0:	mov	r0, fp
   187c4:	bl	1cbe8 <__snprintf_chk@plt+0xb860>
   187c8:	ldr	r0, [sp, #32]
   187cc:	bl	146ec <__snprintf_chk@plt+0x3364>
   187d0:	mov	r0, r8
   187d4:	add	sp, sp, #900	; 0x384
   187d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   187dc:	cmp	r0, #100	; 0x64
   187e0:	movle	r3, #0
   187e4:	addle	r9, sp, #464	; 0x1d0
   187e8:	strle	r3, [sp, #32]
   187ec:	bgt	18abc <__snprintf_chk@plt+0x7734>
   187f0:	cmp	lr, #34	; 0x22
   187f4:	mov	r2, r9
   187f8:	beq	18824 <__snprintf_chk@plt+0x749c>
   187fc:	sub	lr, lr, #92	; 0x5c
   18800:	clz	lr, lr
   18804:	lsr	lr, lr, #5
   18808:	add	r3, r1, lr
   1880c:	ldrb	r0, [r1, lr]
   18810:	ldrb	lr, [r3, #1]
   18814:	add	r1, r3, #1
   18818:	strb	r0, [r2], #1
   1881c:	cmp	lr, #34	; 0x22
   18820:	bne	187fc <__snprintf_chk@plt+0x7474>
   18824:	mov	r3, #0
   18828:	strb	r3, [r2]
   1882c:	mov	r0, r9
   18830:	str	r1, [sp, #48]	; 0x30
   18834:	bl	1c99c <__snprintf_chk@plt+0xb614>
   18838:	subs	fp, r0, #0
   1883c:	moveq	r8, fp
   18840:	beq	187c8 <__snprintf_chk@plt+0x7440>
   18844:	ldr	r1, [sp, #48]	; 0x30
   18848:	add	r5, r1, #1
   1884c:	ldrb	r3, [r1, #1]
   18850:	sub	r3, r3, #9
   18854:	cmp	r3, #23
   18858:	bhi	18884 <__snprintf_chk@plt+0x74fc>
   1885c:	mov	r1, #1
   18860:	ldr	r2, [pc, #3152]	; 194b8 <__snprintf_chk@plt+0x8130>
   18864:	ands	r3, r2, r1, lsl r3
   18868:	beq	18884 <__snprintf_chk@plt+0x74fc>
   1886c:	ldrb	r3, [r5, #1]!
   18870:	sub	r3, r3, #9
   18874:	cmp	r3, #23
   18878:	bhi	18884 <__snprintf_chk@plt+0x74fc>
   1887c:	ands	r3, r2, r1, lsl r3
   18880:	bne	1886c <__snprintf_chk@plt+0x74e4>
   18884:	mov	r1, r7
   18888:	add	r2, sp, #216	; 0xd8
   1888c:	mov	r0, fp
   18890:	bl	1cc14 <__snprintf_chk@plt+0xb88c>
   18894:	cmp	r0, #0
   18898:	beq	18a0c <__snprintf_chk@plt+0x7684>
   1889c:	str	r9, [sp, #940]	; 0x3ac
   188a0:	b	185dc <__snprintf_chk@plt+0x7254>
   188a4:	ldrb	ip, [sp, #845]	; 0x34d
   188a8:	cmp	ip, #0
   188ac:	mov	sl, ip
   188b0:	bne	18ae0 <__snprintf_chk@plt+0x7758>
   188b4:	ldrb	r8, [sp, #816]	; 0x330
   188b8:	cmp	r8, #0
   188bc:	beq	18a14 <__snprintf_chk@plt+0x768c>
   188c0:	add	r3, sp, #752	; 0x2f0
   188c4:	ldm	r3, {r0, r1}
   188c8:	ldr	r3, [sp, #36]	; 0x24
   188cc:	stm	r3, {r0, r1}
   188d0:	cmp	sl, #0
   188d4:	beq	18bc4 <__snprintf_chk@plt+0x783c>
   188d8:	ldr	r3, [sp, #940]	; 0x3ac
   188dc:	cmp	r3, #0
   188e0:	beq	18bf8 <__snprintf_chk@plt+0x7870>
   188e4:	ldr	r1, [pc, #3048]	; 194d4 <__snprintf_chk@plt+0x814c>
   188e8:	ldr	r0, [sp, #940]	; 0x3ac
   188ec:	bl	11070 <strcmp@plt>
   188f0:	mov	r2, #5
   188f4:	cmp	r0, #0
   188f8:	bne	18c10 <__snprintf_chk@plt+0x7888>
   188fc:	ldr	r1, [pc, #3028]	; 194d8 <__snprintf_chk@plt+0x8150>
   18900:	bl	110f4 <dcgettext@plt>
   18904:	bl	14cac <__snprintf_chk@plt+0x3924>
   18908:	ldr	r7, [sp, #36]	; 0x24
   1890c:	ldr	r1, [pc, #3016]	; 194dc <__snprintf_chk@plt+0x8154>
   18910:	mov	r2, #5
   18914:	ldm	r7, {r4, r6}
   18918:	mov	r0, #0
   1891c:	bl	110f4 <dcgettext@plt>
   18920:	asr	r5, r4, #31
   18924:	mov	r2, r4
   18928:	mov	r3, r5
   1892c:	str	r6, [sp]
   18930:	bl	14cac <__snprintf_chk@plt+0x3924>
   18934:	add	r1, sp, #260	; 0x104
   18938:	mov	r0, r7
   1893c:	bl	11058 <gmtime_r@plt>
   18940:	cmp	r0, #0
   18944:	beq	18978 <__snprintf_chk@plt+0x75f0>
   18948:	mov	r2, #5
   1894c:	ldr	r1, [pc, #2956]	; 194e0 <__snprintf_chk@plt+0x8158>
   18950:	mov	r0, #0
   18954:	bl	110f4 <dcgettext@plt>
   18958:	mov	r1, #0
   1895c:	add	r2, sp, #364	; 0x16c
   18960:	mov	r4, r0
   18964:	add	r0, sp, #260	; 0x104
   18968:	bl	159d4 <__snprintf_chk@plt+0x464c>
   1896c:	mov	r1, r0
   18970:	mov	r0, r4
   18974:	bl	14cac <__snprintf_chk@plt+0x3924>
   18978:	ldr	r1, [sp, #36]	; 0x24
   1897c:	add	r2, sp, #564	; 0x234
   18980:	mov	r0, fp
   18984:	bl	1cc14 <__snprintf_chk@plt+0xb88c>
   18988:	cmp	r0, #0
   1898c:	beq	189d8 <__snprintf_chk@plt+0x7650>
   18990:	mov	r2, #5
   18994:	ldr	r1, [pc, #2888]	; 194e4 <__snprintf_chk@plt+0x815c>
   18998:	mov	r0, #0
   1899c:	ldr	r6, [sp, #600]	; 0x258
   189a0:	bl	110f4 <dcgettext@plt>
   189a4:	add	r2, sp, #364	; 0x16c
   189a8:	mov	r1, #0
   189ac:	mov	r4, r0
   189b0:	add	r0, sp, #564	; 0x234
   189b4:	bl	159d4 <__snprintf_chk@plt+0x464c>
   189b8:	add	r1, sp, #100	; 0x64
   189bc:	mov	r5, r0
   189c0:	mov	r0, r6
   189c4:	bl	14b88 <__snprintf_chk@plt+0x3800>
   189c8:	mov	r1, r5
   189cc:	mov	r2, r0
   189d0:	mov	r0, r4
   189d4:	bl	14cac <__snprintf_chk@plt+0x3924>
   189d8:	mov	r8, sl
   189dc:	b	187b4 <__snprintf_chk@plt+0x742c>
   189e0:	ldr	r2, [sp, #40]	; 0x28
   189e4:	ldr	r3, [sp, #664]	; 0x298
   189e8:	add	r4, r4, r2
   189ec:	cmp	r3, r4
   189f0:	mov	r2, #5
   189f4:	ldrcs	r1, [pc, #2796]	; 194e8 <__snprintf_chk@plt+0x8160>
   189f8:	ldrcc	r1, [pc, #2796]	; 194ec <__snprintf_chk@plt+0x8164>
   189fc:	mov	r0, #0
   18a00:	bl	110f4 <dcgettext@plt>
   18a04:	ldr	r1, [sp, #664]	; 0x298
   18a08:	bl	14cac <__snprintf_chk@plt+0x3924>
   18a0c:	mov	r8, #0
   18a10:	b	187b4 <__snprintf_chk@plt+0x742c>
   18a14:	ldr	r0, [sp, #836]	; 0x344
   18a18:	ldr	r1, [sp, #820]	; 0x334
   18a1c:	ldr	lr, [sp, #824]	; 0x338
   18a20:	orr	r3, r0, r1
   18a24:	orr	r3, r3, lr
   18a28:	ldr	r4, [sp, #832]	; 0x340
   18a2c:	ldr	r2, [sp, #828]	; 0x33c
   18a30:	ldr	lr, [sp, #840]	; 0x348
   18a34:	orr	r3, r3, r4
   18a38:	add	r2, r2, lr
   18a3c:	orr	r3, r3, r2
   18a40:	cmp	r3, #1
   18a44:	ble	18c6c <__snprintf_chk@plt+0x78e4>
   18a48:	cmp	ip, #0
   18a4c:	beq	187b4 <__snprintf_chk@plt+0x742c>
   18a50:	cmp	r0, #1
   18a54:	ble	18a64 <__snprintf_chk@plt+0x76dc>
   18a58:	ldr	r0, [pc, #2704]	; 194f0 <__snprintf_chk@plt+0x8168>
   18a5c:	bl	14cac <__snprintf_chk@plt+0x3924>
   18a60:	ldr	r1, [sp, #820]	; 0x334
   18a64:	cmp	r1, #1
   18a68:	ble	18a74 <__snprintf_chk@plt+0x76ec>
   18a6c:	ldr	r0, [pc, #2688]	; 194f4 <__snprintf_chk@plt+0x816c>
   18a70:	bl	14cac <__snprintf_chk@plt+0x3924>
   18a74:	ldr	r3, [sp, #824]	; 0x338
   18a78:	cmp	r3, #1
   18a7c:	ble	18a88 <__snprintf_chk@plt+0x7700>
   18a80:	ldr	r0, [pc, #2672]	; 194f8 <__snprintf_chk@plt+0x8170>
   18a84:	bl	14cac <__snprintf_chk@plt+0x3924>
   18a88:	ldr	r3, [sp, #832]	; 0x340
   18a8c:	cmp	r3, #1
   18a90:	ble	18a9c <__snprintf_chk@plt+0x7714>
   18a94:	ldr	r0, [pc, #2656]	; 194fc <__snprintf_chk@plt+0x8174>
   18a98:	bl	14cac <__snprintf_chk@plt+0x3924>
   18a9c:	ldr	r3, [sp, #828]	; 0x33c
   18aa0:	ldr	r2, [sp, #840]	; 0x348
   18aa4:	add	r3, r3, r2
   18aa8:	cmp	r3, #1
   18aac:	ble	187b4 <__snprintf_chk@plt+0x742c>
   18ab0:	ldr	r0, [pc, #2632]	; 19500 <__snprintf_chk@plt+0x8178>
   18ab4:	bl	14cac <__snprintf_chk@plt+0x3924>
   18ab8:	b	187b4 <__snprintf_chk@plt+0x742c>
   18abc:	str	r1, [sp, #48]	; 0x30
   18ac0:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   18ac4:	ldr	r1, [sp, #48]	; 0x30
   18ac8:	subs	r3, r0, #0
   18acc:	str	r3, [sp, #32]
   18ad0:	beq	18ba8 <__snprintf_chk@plt+0x7820>
   18ad4:	ldrb	lr, [r5, #4]
   18ad8:	ldr	r9, [sp, #32]
   18adc:	b	187f0 <__snprintf_chk@plt+0x7468>
   18ae0:	mov	r2, #5
   18ae4:	ldr	r1, [pc, #2584]	; 19504 <__snprintf_chk@plt+0x817c>
   18ae8:	bl	110f4 <dcgettext@plt>
   18aec:	bl	14cac <__snprintf_chk@plt+0x3924>
   18af0:	ldrb	r3, [sp, #816]	; 0x330
   18af4:	cmp	r3, #0
   18af8:	bne	18bcc <__snprintf_chk@plt+0x7844>
   18afc:	ldr	r3, [sp, #840]	; 0x348
   18b00:	cmp	r3, #0
   18b04:	bne	18cf8 <__snprintf_chk@plt+0x7970>
   18b08:	ldr	r3, [sp, #940]	; 0x3ac
   18b0c:	cmp	r3, #0
   18b10:	beq	18ec4 <__snprintf_chk@plt+0x7b3c>
   18b14:	ldr	r3, [sp, #936]	; 0x3a8
   18b18:	cmp	r3, fp
   18b1c:	beq	18d10 <__snprintf_chk@plt+0x7988>
   18b20:	ldr	r4, [pc, #2528]	; 19508 <__snprintf_chk@plt+0x8180>
   18b24:	ldr	r1, [pc, #2528]	; 1950c <__snprintf_chk@plt+0x8184>
   18b28:	mov	r2, #5
   18b2c:	mov	r0, r9
   18b30:	ldr	r5, [r4]
   18b34:	bl	110f4 <dcgettext@plt>
   18b38:	ldr	r3, [sp, #940]	; 0x3ac
   18b3c:	mov	r1, #1
   18b40:	mov	r2, r0
   18b44:	mov	r0, r5
   18b48:	bl	112bc <__fprintf_chk@plt>
   18b4c:	ldr	r3, [sp, #828]	; 0x33c
   18b50:	cmp	r3, #0
   18b54:	beq	18b84 <__snprintf_chk@plt+0x77fc>
   18b58:	ldr	r3, [sp, #840]	; 0x348
   18b5c:	cmp	r3, #0
   18b60:	bne	18c44 <__snprintf_chk@plt+0x78bc>
   18b64:	ldr	r3, [sp, #684]	; 0x2ac
   18b68:	cmp	r3, #0
   18b6c:	ble	18b90 <__snprintf_chk@plt+0x7808>
   18b70:	ldr	r3, [r4]
   18b74:	mov	r2, #5
   18b78:	mov	r1, #1
   18b7c:	ldr	r0, [pc, #2444]	; 19510 <__snprintf_chk@plt+0x8188>
   18b80:	bl	1113c <fwrite@plt>
   18b84:	ldr	r3, [sp, #840]	; 0x348
   18b88:	cmp	r3, #0
   18b8c:	bne	18c44 <__snprintf_chk@plt+0x78bc>
   18b90:	ldr	r1, [r4]
   18b94:	mov	r0, #10
   18b98:	bl	1131c <fputc@plt>
   18b9c:	ldrb	ip, [sp, #845]	; 0x34d
   18ba0:	mov	sl, ip
   18ba4:	b	188b4 <__snprintf_chk@plt+0x752c>
   18ba8:	mov	r8, #0
   18bac:	str	r8, [sp, #32]
   18bb0:	b	187c8 <__snprintf_chk@plt+0x7440>
   18bb4:	add	r0, sp, #92	; 0x5c
   18bb8:	bl	147e4 <__snprintf_chk@plt+0x345c>
   18bbc:	add	r7, sp, #92	; 0x5c
   18bc0:	b	184ec <__snprintf_chk@plt+0x7164>
   18bc4:	mov	r8, #1
   18bc8:	b	187b4 <__snprintf_chk@plt+0x742c>
   18bcc:	ldr	r4, [pc, #2356]	; 19508 <__snprintf_chk@plt+0x8180>
   18bd0:	ldr	r1, [pc, #2364]	; 19514 <__snprintf_chk@plt+0x818c>
   18bd4:	mov	r2, #5
   18bd8:	ldr	r5, [r4]
   18bdc:	mov	r0, r9
   18be0:	bl	110f4 <dcgettext@plt>
   18be4:	mov	r1, #1
   18be8:	mov	r2, r0
   18bec:	mov	r0, r5
   18bf0:	bl	112bc <__fprintf_chk@plt>
   18bf4:	b	18b4c <__snprintf_chk@plt+0x77c4>
   18bf8:	mov	r2, #5
   18bfc:	ldr	r1, [pc, #2324]	; 19518 <__snprintf_chk@plt+0x8190>
   18c00:	mov	r0, r3
   18c04:	bl	110f4 <dcgettext@plt>
   18c08:	bl	14cac <__snprintf_chk@plt+0x3924>
   18c0c:	b	18908 <__snprintf_chk@plt+0x7580>
   18c10:	ldr	r1, [pc, #2308]	; 1951c <__snprintf_chk@plt+0x8194>
   18c14:	mov	r0, #0
   18c18:	bl	110f4 <dcgettext@plt>
   18c1c:	ldr	r1, [sp, #940]	; 0x3ac
   18c20:	bl	14cac <__snprintf_chk@plt+0x3924>
   18c24:	b	18908 <__snprintf_chk@plt+0x7580>
   18c28:	ldr	r1, [pc, #2208]	; 194d0 <__snprintf_chk@plt+0x8148>
   18c2c:	str	r3, [sp, #868]	; 0x364
   18c30:	mov	r3, #0
   18c34:	str	r2, [sp, #876]	; 0x36c
   18c38:	str	r1, [sp, #872]	; 0x368
   18c3c:	str	r3, [sp, #880]	; 0x370
   18c40:	b	1876c <__snprintf_chk@plt+0x73e4>
   18c44:	add	r1, sp, #100	; 0x64
   18c48:	ldr	r0, [sp, #688]	; 0x2b0
   18c4c:	ldr	r5, [r4]
   18c50:	bl	14b88 <__snprintf_chk@plt+0x3800>
   18c54:	ldr	r2, [pc, #2244]	; 19520 <__snprintf_chk@plt+0x8198>
   18c58:	mov	r1, #1
   18c5c:	mov	r3, r0
   18c60:	mov	r0, r5
   18c64:	bl	112bc <__fprintf_chk@plt>
   18c68:	b	18b90 <__snprintf_chk@plt+0x7808>
   18c6c:	add	r3, sp, #704	; 0x2c0
   18c70:	ldrd	r6, [r3]
   18c74:	cmp	r6, #0
   18c78:	sbcs	r3, r7, #0
   18c7c:	blt	18d7c <__snprintf_chk@plt+0x79f4>
   18c80:	ldr	r3, [sp, #712]	; 0x2c8
   18c84:	cmp	r3, #2
   18c88:	beq	18e7c <__snprintf_chk@plt+0x7af4>
   18c8c:	ldr	r2, [pc, #2192]	; 19524 <__snprintf_chk@plt+0x819c>
   18c90:	mov	r3, #0
   18c94:	cmp	r2, r6
   18c98:	sbcs	r3, r3, r7
   18c9c:	movge	r4, r6
   18ca0:	bge	18d3c <__snprintf_chk@plt+0x79b4>
   18ca4:	sub	r3, r6, #1888	; 0x760
   18ca8:	sub	r3, r3, #12
   18cac:	cmp	ip, #0
   18cb0:	str	r3, [sp, #148]	; 0x94
   18cb4:	beq	187b4 <__snprintf_chk@plt+0x742c>
   18cb8:	mov	r2, #5
   18cbc:	ldr	r1, [pc, #2148]	; 19528 <__snprintf_chk@plt+0x81a0>
   18cc0:	mov	r0, #0
   18cc4:	bl	110f4 <dcgettext@plt>
   18cc8:	mov	r2, r6
   18ccc:	mov	r3, r7
   18cd0:	bl	14cac <__snprintf_chk@plt+0x3924>
   18cd4:	ldrb	sl, [sp, #845]	; 0x34d
   18cd8:	cmp	sl, #0
   18cdc:	beq	187b4 <__snprintf_chk@plt+0x742c>
   18ce0:	mov	r2, #5
   18ce4:	ldr	r1, [pc, #2112]	; 1952c <__snprintf_chk@plt+0x81a4>
   18ce8:	mov	r0, #0
   18cec:	bl	110f4 <dcgettext@plt>
   18cf0:	bl	14cac <__snprintf_chk@plt+0x3924>
   18cf4:	b	187b4 <__snprintf_chk@plt+0x742c>
   18cf8:	ldr	r4, [pc, #2056]	; 19508 <__snprintf_chk@plt+0x8180>
   18cfc:	mov	r2, #5
   18d00:	ldr	r1, [pc, #2088]	; 19530 <__snprintf_chk@plt+0x81a8>
   18d04:	ldr	r5, [r4]
   18d08:	mov	r0, r9
   18d0c:	b	18be0 <__snprintf_chk@plt+0x7858>
   18d10:	ldr	r1, [pc, #1980]	; 194d4 <__snprintf_chk@plt+0x814c>
   18d14:	ldr	r0, [sp, #940]	; 0x3ac
   18d18:	bl	11070 <strcmp@plt>
   18d1c:	ldr	r4, [pc, #2020]	; 19508 <__snprintf_chk@plt+0x8180>
   18d20:	mov	r2, #5
   18d24:	cmp	r0, #0
   18d28:	bne	18da8 <__snprintf_chk@plt+0x7a20>
   18d2c:	ldr	r1, [pc, #2048]	; 19534 <__snprintf_chk@plt+0x81ac>
   18d30:	ldr	r5, [r4]
   18d34:	b	18be0 <__snprintf_chk@plt+0x7858>
   18d38:	ldrb	ip, [sp, #845]	; 0x34d
   18d3c:	sub	r3, r4, #1888	; 0x760
   18d40:	mov	sl, ip
   18d44:	sub	r3, r3, #12
   18d48:	str	r3, [sp, #148]	; 0x94
   18d4c:	add	r3, sp, #720	; 0x2d0
   18d50:	mov	r1, #0
   18d54:	ldrd	r2, [r3]
   18d58:	mvn	r0, #0
   18d5c:	subs	r4, r2, #-2147483647	; 0x80000001
   18d60:	adc	r5, r3, #0
   18d64:	cmp	r5, r1
   18d68:	cmpeq	r4, r0
   18d6c:	bls	18db0 <__snprintf_chk@plt+0x7a28>
   18d70:	sub	r2, r2, #1
   18d74:	str	r2, [sp, #144]	; 0x90
   18d78:	b	18cd8 <__snprintf_chk@plt+0x7950>
   18d7c:	ldr	r2, [pc, #1972]	; 19538 <__snprintf_chk@plt+0x81b0>
   18d80:	mvn	r3, #0
   18d84:	cmp	r6, r2
   18d88:	sbcs	r3, r7, r3
   18d8c:	blt	18edc <__snprintf_chk@plt+0x7b54>
   18d90:	rsb	r6, r6, #-16777216	; 0xff000000
   18d94:	add	r6, r6, #16711680	; 0xff0000
   18d98:	add	r6, r6, #63488	; 0xf800
   18d9c:	add	r6, r6, #148	; 0x94
   18da0:	str	r6, [sp, #148]	; 0x94
   18da4:	b	18d4c <__snprintf_chk@plt+0x79c4>
   18da8:	ldr	r1, [pc, #1932]	; 1953c <__snprintf_chk@plt+0x81b4>
   18dac:	b	18b2c <__snprintf_chk@plt+0x77a4>
   18db0:	add	r1, sp, #728	; 0x2d8
   18db4:	sub	r2, r2, #1
   18db8:	ldrd	r4, [r1]
   18dbc:	str	r2, [sp, #144]	; 0x90
   18dc0:	cmp	r4, #0
   18dc4:	sbcs	r3, r5, #0
   18dc8:	blt	19c38 <__snprintf_chk@plt+0x88b0>
   18dcc:	cmp	r4, #-2147483648	; 0x80000000
   18dd0:	sbcs	r3, r5, #0
   18dd4:	movge	r3, #1
   18dd8:	movlt	r3, #0
   18ddc:	str	r3, [sp, #48]	; 0x30
   18de0:	ldr	r3, [sp, #48]	; 0x30
   18de4:	cmp	r3, #0
   18de8:	strne	r4, [sp, #140]	; 0x8c
   18dec:	bne	18cd8 <__snprintf_chk@plt+0x7950>
   18df0:	ldr	r0, [sp, #836]	; 0x344
   18df4:	str	r4, [sp, #140]	; 0x8c
   18df8:	cmp	r0, #0
   18dfc:	mov	sl, r4
   18e00:	beq	18f64 <__snprintf_chk@plt+0x7bdc>
   18e04:	ldr	r3, [sp, #692]	; 0x2b4
   18e08:	add	r1, sp, #736	; 0x2e0
   18e0c:	cmp	r3, #0
   18e10:	ldrd	r6, [r1]
   18e14:	beq	19db4 <__snprintf_chk@plt+0x8a2c>
   18e18:	cmp	r3, #1
   18e1c:	bne	19cf8 <__snprintf_chk@plt+0x8970>
   18e20:	subs	r4, r6, #1
   18e24:	sbc	r5, r7, #0
   18e28:	cmp	r5, #0
   18e2c:	cmpeq	r4, #10
   18e30:	addls	r3, r6, #12
   18e34:	bls	19d08 <__snprintf_chk@plt+0x8980>
   18e38:	cmp	r7, #0
   18e3c:	cmpeq	r6, #12
   18e40:	beq	19da0 <__snprintf_chk@plt+0x8a18>
   18e44:	ldr	r4, [pc, #1780]	; 19540 <__snprintf_chk@plt+0x81b8>
   18e48:	mvn	r3, #0
   18e4c:	str	r3, [sp, #136]	; 0x88
   18e50:	cmp	ip, #0
   18e54:	beq	187b4 <__snprintf_chk@plt+0x742c>
   18e58:	mov	r2, #5
   18e5c:	ldr	r1, [pc, #1760]	; 19544 <__snprintf_chk@plt+0x81bc>
   18e60:	mov	r0, #0
   18e64:	bl	110f4 <dcgettext@plt>
   18e68:	add	r3, sp, #736	; 0x2e0
   18e6c:	ldrd	r2, [r3]
   18e70:	str	r4, [sp]
   18e74:	bl	14cac <__snprintf_chk@plt+0x3924>
   18e78:	b	187b4 <__snprintf_chk@plt+0x742c>
   18e7c:	cmp	r6, #69	; 0x45
   18e80:	sbcs	r3, r7, #0
   18e84:	movlt	r4, #2000	; 0x7d0
   18e88:	ldrge	r4, [pc, #1588]	; 194c4 <__snprintf_chk@plt+0x813c>
   18e8c:	mov	r5, #0
   18e90:	adds	r4, r4, r6
   18e94:	adc	r5, r5, r7
   18e98:	cmp	ip, #0
   18e9c:	bne	18f18 <__snprintf_chk@plt+0x7b90>
   18ea0:	ldr	r2, [pc, #1660]	; 19524 <__snprintf_chk@plt+0x819c>
   18ea4:	mov	r3, #0
   18ea8:	cmp	r2, r4
   18eac:	sbcs	r3, r3, r5
   18eb0:	sublt	r3, r4, #1888	; 0x760
   18eb4:	sublt	r3, r3, #12
   18eb8:	strlt	r3, [sp, #148]	; 0x94
   18ebc:	blt	187b4 <__snprintf_chk@plt+0x742c>
   18ec0:	b	18d3c <__snprintf_chk@plt+0x79b4>
   18ec4:	ldr	r4, [pc, #1596]	; 19508 <__snprintf_chk@plt+0x8180>
   18ec8:	mov	r2, #5
   18ecc:	ldr	r1, [pc, #1652]	; 19548 <__snprintf_chk@plt+0x81c0>
   18ed0:	ldr	r5, [r4]
   18ed4:	ldr	r0, [sp, #940]	; 0x3ac
   18ed8:	b	18be0 <__snprintf_chk@plt+0x7858>
   18edc:	ldr	r2, [pc, #1640]	; 1954c <__snprintf_chk@plt+0x81c4>
   18ee0:	mvn	r3, #0
   18ee4:	subs	r2, r2, r6
   18ee8:	sbc	r3, r3, r7
   18eec:	cmp	r2, #-2147483648	; 0x80000000
   18ef0:	sbcs	r3, r3, #0
   18ef4:	blt	18d90 <__snprintf_chk@plt+0x7a08>
   18ef8:	rsb	r3, r6, #-16777216	; 0xff000000
   18efc:	add	r3, r3, #16711680	; 0xff0000
   18f00:	add	r3, r3, #63488	; 0xf800
   18f04:	add	r3, r3, #148	; 0x94
   18f08:	cmp	ip, #0
   18f0c:	str	r3, [sp, #148]	; 0x94
   18f10:	beq	187b4 <__snprintf_chk@plt+0x742c>
   18f14:	b	18cb8 <__snprintf_chk@plt+0x7930>
   18f18:	mov	r2, #5
   18f1c:	ldr	r1, [pc, #1580]	; 19550 <__snprintf_chk@plt+0x81c8>
   18f20:	mov	r0, #0
   18f24:	bl	110f4 <dcgettext@plt>
   18f28:	mov	r2, r6
   18f2c:	mov	r3, r7
   18f30:	strd	r4, [sp]
   18f34:	bl	14cac <__snprintf_chk@plt+0x3924>
   18f38:	ldr	r2, [pc, #1508]	; 19524 <__snprintf_chk@plt+0x819c>
   18f3c:	mov	r3, #0
   18f40:	cmp	r2, r4
   18f44:	sbcs	r3, r3, r5
   18f48:	bge	18d38 <__snprintf_chk@plt+0x79b0>
   18f4c:	sub	r3, r4, #1888	; 0x760
   18f50:	sub	r3, r3, #12
   18f54:	str	r3, [sp, #148]	; 0x94
   18f58:	mov	r6, r4
   18f5c:	mov	r7, r5
   18f60:	b	18cb8 <__snprintf_chk@plt+0x7930>
   18f64:	ldrb	r3, [sp, #817]	; 0x331
   18f68:	cmp	r3, #0
   18f6c:	beq	19bf8 <__snprintf_chk@plt+0x8870>
   18f70:	ldr	r3, [sp, #820]	; 0x334
   18f74:	cmp	r3, #0
   18f78:	bne	19bf8 <__snprintf_chk@plt+0x8870>
   18f7c:	ldr	r3, [sp, #824]	; 0x338
   18f80:	cmp	r3, #0
   18f84:	beq	18e04 <__snprintf_chk@plt+0x7a7c>
   18f88:	ldr	r3, [sp, #48]	; 0x30
   18f8c:	cmp	ip, #0
   18f90:	str	r3, [sp, #128]	; 0x80
   18f94:	str	r3, [sp, #132]	; 0x84
   18f98:	str	r3, [sp, #136]	; 0x88
   18f9c:	str	r3, [sp, #756]	; 0x2f4
   18fa0:	bne	19da8 <__snprintf_chk@plt+0x8a20>
   18fa4:	mov	r3, r9
   18fa8:	mov	lr, r9
   18fac:	mov	r1, r9
   18fb0:	mvn	r0, #0
   18fb4:	str	r0, [sp, #160]	; 0xa0
   18fb8:	ldr	r0, [sp, #828]	; 0x33c
   18fbc:	ldr	r6, [sp, #148]	; 0x94
   18fc0:	cmp	r0, #0
   18fc4:	str	r1, [sp, #172]	; 0xac
   18fc8:	ldrne	ip, [sp, #684]	; 0x2ac
   18fcc:	ldreq	ip, [sp, #160]	; 0xa0
   18fd0:	add	r1, sp, #128	; 0x80
   18fd4:	mvn	r5, #0
   18fd8:	mov	r0, fp
   18fdc:	strne	ip, [sp, #160]	; 0xa0
   18fe0:	str	lr, [sp, #176]	; 0xb0
   18fe4:	str	r3, [sp, #180]	; 0xb4
   18fe8:	str	r2, [sp, #188]	; 0xbc
   18fec:	str	ip, [sp, #204]	; 0xcc
   18ff0:	str	sl, [sp, #184]	; 0xb8
   18ff4:	str	r6, [sp, #192]	; 0xc0
   18ff8:	str	r5, [sp, #152]	; 0x98
   18ffc:	bl	1cc98 <__snprintf_chk@plt+0xb910>
   19000:	add	r1, sp, #128	; 0x80
   19004:	str	r0, [sp, #40]	; 0x28
   19008:	add	r0, sp, #172	; 0xac
   1900c:	bl	14b08 <__snprintf_chk@plt+0x3780>
   19010:	cmp	r0, #0
   19014:	bne	192dc <__snprintf_chk@plt+0x7f54>
   19018:	ldr	r4, [sp, #840]	; 0x348
   1901c:	cmp	r4, #0
   19020:	bne	19244 <__snprintf_chk@plt+0x7ebc>
   19024:	ldr	r3, [sp, #172]	; 0xac
   19028:	ldr	r2, [sp, #128]	; 0x80
   1902c:	ldr	r1, [sp, #176]	; 0xb0
   19030:	ldr	r0, [sp, #132]	; 0x84
   19034:	str	r2, [sp, #48]	; 0x30
   19038:	cmp	r3, r2
   1903c:	cmpeq	r1, r0
   19040:	ldr	r2, [sp, #188]	; 0xbc
   19044:	str	r1, [sp, #56]	; 0x38
   19048:	str	r2, [sp, #36]	; 0x24
   1904c:	mov	r1, r2
   19050:	ldr	r2, [sp, #192]	; 0xc0
   19054:	str	r3, [sp, #40]	; 0x28
   19058:	str	r0, [sp, #64]	; 0x40
   1905c:	ldr	ip, [sp, #180]	; 0xb4
   19060:	ldr	r3, [sp, #136]	; 0x88
   19064:	mov	r0, r2
   19068:	str	r2, [sp, #80]	; 0x50
   1906c:	ldr	r2, [sp, #148]	; 0x94
   19070:	str	ip, [sp, #72]	; 0x48
   19074:	str	r3, [sp, #76]	; 0x4c
   19078:	ldr	r5, [sp, #184]	; 0xb8
   1907c:	ldr	r7, [sp, #140]	; 0x8c
   19080:	ldr	sl, [sp, #144]	; 0x90
   19084:	mov	lr, r2
   19088:	str	r2, [sp, #84]	; 0x54
   1908c:	bne	190c4 <__snprintf_chk@plt+0x7d3c>
   19090:	mov	r2, r3
   19094:	cmp	ip, r2
   19098:	sub	r3, r5, r7
   1909c:	clz	r3, r3
   190a0:	lsr	r3, r3, #5
   190a4:	moveq	r3, #0
   190a8:	cmp	r3, #0
   190ac:	beq	190c4 <__snprintf_chk@plt+0x7d3c>
   190b0:	mov	r2, r1
   190b4:	cmp	r2, sl
   190b8:	cmpeq	r0, lr
   190bc:	moveq	r9, #1
   190c0:	movne	r9, #0
   190c4:	ldrb	r3, [sp, #845]	; 0x34d
   190c8:	cmp	r3, #0
   190cc:	beq	187b4 <__snprintf_chk@plt+0x742c>
   190d0:	mov	r2, #5
   190d4:	ldr	r1, [pc, #1144]	; 19554 <__snprintf_chk@plt+0x81cc>
   190d8:	mov	r0, #0
   190dc:	bl	110f4 <dcgettext@plt>
   190e0:	bl	14cac <__snprintf_chk@plt+0x3924>
   190e4:	mov	r2, #5
   190e8:	ldr	r1, [pc, #1128]	; 19558 <__snprintf_chk@plt+0x81d0>
   190ec:	mov	r0, #0
   190f0:	bl	110f4 <dcgettext@plt>
   190f4:	add	r2, sp, #564	; 0x234
   190f8:	add	r1, sp, #664	; 0x298
   190fc:	mov	r6, r0
   19100:	add	r0, sp, #172	; 0xac
   19104:	bl	159d4 <__snprintf_chk@plt+0x464c>
   19108:	mov	r1, r0
   1910c:	mov	r0, r6
   19110:	bl	14cac <__snprintf_chk@plt+0x3924>
   19114:	mov	r2, #5
   19118:	ldr	r1, [pc, #1084]	; 1955c <__snprintf_chk@plt+0x81d4>
   1911c:	mov	r0, #0
   19120:	bl	110f4 <dcgettext@plt>
   19124:	add	r2, sp, #564	; 0x234
   19128:	add	r1, sp, #664	; 0x298
   1912c:	mov	r6, r0
   19130:	add	r0, sp, #128	; 0x80
   19134:	bl	159d4 <__snprintf_chk@plt+0x464c>
   19138:	mov	r1, r0
   1913c:	mov	r0, r6
   19140:	bl	14cac <__snprintf_chk@plt+0x3924>
   19144:	ldr	r1, [sp, #80]	; 0x50
   19148:	ldr	r0, [sp, #84]	; 0x54
   1914c:	ldr	r3, [pc, #1036]	; 19560 <__snprintf_chk@plt+0x81d8>
   19150:	cmp	r1, r0
   19154:	ldr	r1, [sp, #72]	; 0x48
   19158:	ldr	r0, [sp, #76]	; 0x4c
   1915c:	ldr	r6, [pc, #1024]	; 19564 <__snprintf_chk@plt+0x81dc>
   19160:	ldr	r2, [pc, #1024]	; 19568 <__snprintf_chk@plt+0x81e0>
   19164:	moveq	r2, r3
   19168:	cmp	r1, r0
   1916c:	ldr	r1, [sp, #56]	; 0x38
   19170:	ldr	r0, [sp, #64]	; 0x40
   19174:	moveq	lr, r3
   19178:	movne	lr, r6
   1917c:	cmp	r1, r0
   19180:	ldr	r0, [sp, #48]	; 0x30
   19184:	ldr	r1, [sp, #40]	; 0x28
   19188:	moveq	ip, r3
   1918c:	movne	ip, r6
   19190:	cmp	r1, r0
   19194:	ldr	r1, [sp, #36]	; 0x24
   19198:	moveq	r0, r3
   1919c:	movne	r0, r6
   191a0:	cmp	r1, sl
   191a4:	moveq	r1, r3
   191a8:	movne	r1, r6
   191ac:	str	r2, [sp, #4]
   191b0:	cmp	r5, r7
   191b4:	ldr	r2, [pc, #944]	; 1956c <__snprintf_chk@plt+0x81e4>
   191b8:	moveq	r6, r3
   191bc:	mov	r3, #100	; 0x64
   191c0:	str	r0, [sp, #24]
   191c4:	str	r1, [sp, #8]
   191c8:	str	r2, [sp]
   191cc:	mov	r1, r3
   191d0:	str	lr, [sp, #16]
   191d4:	str	ip, [sp, #20]
   191d8:	str	r6, [sp, #12]
   191dc:	add	r0, sp, #564	; 0x234
   191e0:	mov	r2, #1
   191e4:	bl	11388 <__snprintf_chk@plt>
   191e8:	subs	r3, r0, #0
   191ec:	blt	1a140 <__snprintf_chk@plt+0x8db8>
   191f0:	cmp	r3, #99	; 0x63
   191f4:	movge	r3, #99	; 0x63
   191f8:	cmp	r3, #0
   191fc:	beq	1a130 <__snprintf_chk@plt+0x8da8>
   19200:	sub	r2, r3, #1
   19204:	add	r1, sp, #896	; 0x380
   19208:	add	r1, r1, r2
   1920c:	ldrb	r1, [r1, #-332]	; 0xfffffeb4
   19210:	cmp	r1, #32
   19214:	addeq	r3, sp, #564	; 0x234
   19218:	addeq	r1, r3, r2
   1921c:	moveq	r3, r2
   19220:	bne	1a130 <__snprintf_chk@plt+0x8da8>
   19224:	cmp	r3, #0
   19228:	beq	1a130 <__snprintf_chk@plt+0x8da8>
   1922c:	ldrb	r0, [r1, #-1]!
   19230:	sub	r2, r3, #1
   19234:	cmp	r0, #32
   19238:	bne	1a130 <__snprintf_chk@plt+0x8da8>
   1923c:	mov	r3, r2
   19240:	b	19224 <__snprintf_chk@plt+0x7e9c>
   19244:	add	r6, sp, #896	; 0x380
   19248:	mov	r3, #88	; 0x58
   1924c:	strb	r3, [r6, #-332]!	; 0xfffffeb4
   19250:	ldr	r0, [sp, #688]	; 0x2b0
   19254:	add	r1, r6, #3
   19258:	strb	r3, [sp, #566]	; 0x236
   1925c:	strb	r3, [sp, #565]	; 0x235
   19260:	bl	14b88 <__snprintf_chk@plt+0x3800>
   19264:	mov	r0, r6
   19268:	bl	1c99c <__snprintf_chk@plt+0xb614>
   1926c:	subs	r7, r0, #0
   19270:	beq	1a058 <__snprintf_chk@plt+0x8cd0>
   19274:	ldr	r3, [sp, #172]	; 0xac
   19278:	ldr	r1, [sp, #176]	; 0xb0
   1927c:	ldr	r2, [sp, #180]	; 0xb4
   19280:	str	r3, [sp, #128]	; 0x80
   19284:	ldr	r3, [sp, #184]	; 0xb8
   19288:	str	r1, [sp, #132]	; 0x84
   1928c:	ldr	r1, [sp, #188]	; 0xbc
   19290:	str	r2, [sp, #136]	; 0x88
   19294:	str	r3, [sp, #140]	; 0x8c
   19298:	ldr	r2, [sp, #192]	; 0xc0
   1929c:	ldr	r3, [sp, #204]	; 0xcc
   192a0:	str	r1, [sp, #144]	; 0x90
   192a4:	add	r1, sp, #128	; 0x80
   192a8:	str	r2, [sp, #148]	; 0x94
   192ac:	str	r3, [sp, #160]	; 0xa0
   192b0:	str	r5, [sp, #152]	; 0x98
   192b4:	bl	1cc98 <__snprintf_chk@plt+0xb910>
   192b8:	add	r1, sp, #128	; 0x80
   192bc:	str	r0, [sp, #40]	; 0x28
   192c0:	add	r0, sp, #172	; 0xac
   192c4:	bl	14b08 <__snprintf_chk@plt+0x3780>
   192c8:	mov	r5, r0
   192cc:	mov	r0, r7
   192d0:	bl	1cbe8 <__snprintf_chk@plt+0xb860>
   192d4:	cmp	r5, #0
   192d8:	beq	19024 <__snprintf_chk@plt+0x7c9c>
   192dc:	ldr	r3, [sp, #824]	; 0x338
   192e0:	cmp	r3, #0
   192e4:	beq	195d8 <__snprintf_chk@plt+0x8250>
   192e8:	ldr	r1, [sp, #820]	; 0x334
   192ec:	cmp	r1, #0
   192f0:	bne	197d0 <__snprintf_chk@plt+0x8448>
   192f4:	add	r3, sp, #672	; 0x2a0
   192f8:	ldrd	r4, [r3]
   192fc:	cmp	r4, #1
   19300:	sbcs	r3, r5, #0
   19304:	blt	1a1e4 <__snprintf_chk@plt+0x8e5c>
   19308:	ldr	ip, [sp, #152]	; 0x98
   1930c:	ldr	r0, [sp, #680]	; 0x2a8
   19310:	mov	r3, r1
   19314:	subs	r2, ip, r0
   19318:	movne	r2, #1
   1931c:	add	r1, pc, #396	; 0x18c
   19320:	ldrd	r0, [r1]
   19324:	subs	r2, r4, r2
   19328:	sbc	r3, r5, r3
   1932c:	cmp	r0, r2
   19330:	sbcs	r3, r1, r3
   19334:	blt	19444 <__snprintf_chk@plt+0x80bc>
   19338:	cmp	r4, #1
   1933c:	sbcs	r3, r5, #0
   19340:	blt	1a03c <__snprintf_chk@plt+0x8cb4>
   19344:	ldr	r3, [sp, #152]	; 0x98
   19348:	ldr	r2, [sp, #680]	; 0x2a8
   1934c:	cmp	r3, r2
   19350:	movne	r0, #1
   19354:	movne	r1, #0
   19358:	beq	1a0c0 <__snprintf_chk@plt+0x8d38>
   1935c:	subs	r4, r4, r0
   19360:	sbc	r5, r5, r1
   19364:	lsl	r0, r4, #3
   19368:	lsl	ip, r5, #3
   1936c:	orr	r1, ip, r4, lsr #29
   19370:	subs	r0, r0, r4
   19374:	sbc	r1, r1, r5
   19378:	cmp	r0, #0
   1937c:	sbcs	ip, r1, #0
   19380:	sub	ip, r2, r3
   19384:	add	r3, ip, #7
   19388:	ldr	r2, [pc, #480]	; 19570 <__snprintf_chk@plt+0x81e8>
   1938c:	blt	1a07c <__snprintf_chk@plt+0x8cf4>
   19390:	smull	lr, r2, r2, r3
   19394:	add	r2, r2, r3
   19398:	asr	lr, r3, #31
   1939c:	rsb	r2, lr, r2, asr #2
   193a0:	rsb	r2, r2, r2, lsl #3
   193a4:	subs	r2, r3, r2
   193a8:	bmi	193f8 <__snprintf_chk@plt+0x8070>
   193ac:	mvn	r4, #0
   193b0:	subs	r4, r4, r0
   193b4:	mvn	r5, #-2147483648	; 0x80000000
   193b8:	sbc	r5, r5, r1
   193bc:	asr	r3, r2, #31
   193c0:	cmp	r4, r2
   193c4:	sbcs	r3, r5, r3
   193c8:	movlt	r3, #1
   193cc:	movge	r3, #0
   193d0:	cmp	r3, #0
   193d4:	bne	19444 <__snprintf_chk@plt+0x80bc>
   193d8:	ldr	lr, [pc, #400]	; 19570 <__snprintf_chk@plt+0x81e8>
   193dc:	add	r3, ip, #7
   193e0:	smull	r2, lr, lr, r3
   193e4:	add	lr, lr, r3
   193e8:	asr	r2, r3, #31
   193ec:	rsb	r2, r2, lr, asr #2
   193f0:	rsb	r2, r2, r2, lsl #3
   193f4:	sub	r2, r3, r2
   193f8:	ldr	ip, [sp, #140]	; 0x8c
   193fc:	adds	r0, r0, r2
   19400:	adc	r1, r1, r2, asr #31
   19404:	cmp	ip, #0
   19408:	blt	19f94 <__snprintf_chk@plt+0x8c0c>
   1940c:	cmp	r0, #0
   19410:	sbcs	r3, r1, #0
   19414:	blt	19f6c <__snprintf_chk@plt+0x8be4>
   19418:	mvn	r2, #-2147483648	; 0x80000000
   1941c:	sub	r2, r2, ip
   19420:	cmp	r2, r0
   19424:	asr	r3, r2, #31
   19428:	sbcs	r3, r3, r1
   1942c:	movlt	r3, #1
   19430:	movge	r3, #0
   19434:	cmp	r3, #0
   19438:	beq	19fc8 <__snprintf_chk@plt+0x8c40>
   1943c:	add	r0, ip, r0
   19440:	str	r0, [sp, #140]	; 0x8c
   19444:	ldrb	r3, [sp, #845]	; 0x34d
   19448:	cmp	r3, #0
   1944c:	beq	187b4 <__snprintf_chk@plt+0x742c>
   19450:	mov	r2, #5
   19454:	ldr	r1, [pc, #280]	; 19574 <__snprintf_chk@plt+0x81ec>
   19458:	mov	r0, #0
   1945c:	bl	110f4 <dcgettext@plt>
   19460:	add	r1, sp, #564	; 0x234
   19464:	mov	r6, r0
   19468:	add	r0, sp, #664	; 0x298
   1946c:	bl	15a7c <__snprintf_chk@plt+0x46f4>
   19470:	add	r3, sp, #672	; 0x2a0
   19474:	add	r1, sp, #664	; 0x298
   19478:	add	r2, sp, #364	; 0x16c
   1947c:	ldrd	r4, [r3]
   19480:	ldr	r9, [sp, #680]	; 0x2a8
   19484:	mov	r7, r0
   19488:	add	r0, sp, #128	; 0x80
   1948c:	bl	159d4 <__snprintf_chk@plt+0x464c>
   19490:	str	r9, [sp]
   19494:	mov	r2, r4
   19498:	mov	r3, r5
   1949c:	mov	r1, r7
   194a0:	str	r0, [sp, #4]
   194a4:	mov	r0, r6
   194a8:	bl	14cac <__snprintf_chk@plt+0x3924>
   194ac:	b	187b4 <__snprintf_chk@plt+0x742c>
   194b0:	stmdbmi	r4!, {r0, r3, r6, r9, ip, pc}
   194b4:	subne	r2, r9, #-1845493760	; 0x92000000
   194b8:	addeq	r0, r0, pc, lsl r0
   194bc:	andeq	r2, r2, r8, ror sp
   194c0:	andeq	r2, r2, r0, ror #7
   194c4:	andeq	r0, r0, ip, ror #14
   194c8:	svcvc	0x008958ff
   194cc:	mcrvc	3, 1, r6, cr5, cr15, {7}
   194d0:	andeq	r0, r0, sp, lsl #2
   194d4:	andeq	r2, r2, r4, lsl #9
   194d8:	andeq	r2, r2, r8, ror #25
   194dc:	andeq	r2, r2, ip, lsr #26
   194e0:	andeq	r2, r2, r0, asr sp
   194e4:	andeq	r2, r2, r4, ror #26
   194e8:	andeq	r2, r2, r4, ror #7
   194ec:	strdeq	r2, [r2], -ip
   194f0:	andeq	r2, r2, ip, ror #9
   194f4:	andeq	r2, r2, r0, lsl r5
   194f8:	andeq	r2, r2, r4, lsr r5
   194fc:	andeq	r2, r2, r8, asr r5
   19500:	andeq	r2, r2, r4, lsl #11
   19504:	andeq	r2, r2, r4, lsr #8
   19508:	muleq	r3, r8, r1
   1950c:	andeq	r2, r2, ip, ror #8
   19510:	andeq	r2, r2, r4, ror #9
   19514:	andeq	r2, r2, r8, lsr r4
   19518:	andeq	r2, r2, ip, asr #25
   1951c:	andeq	r2, r2, r4, lsl #26
   19520:	ldrdeq	r2, [r2], -ip
   19524:	andhi	r0, r0, fp, ror #14
   19528:	ldrdeq	r2, [r2], -r8
   1952c:	strdeq	r2, [r2], -r8
   19530:	andeq	r2, r2, r4, asr r4
   19534:	andeq	r2, r2, ip, lsl #9
   19538:			; <UNDEFINED> instruction: 0xfffff895
   1953c:			; <UNDEFINED> instruction: 0x000224b0
   19540:	andeq	r2, r2, r0, ror r2
   19544:	andeq	r2, r2, r0, lsr #12
   19548:	andeq	r2, r2, ip, asr #9
   1954c:			; <UNDEFINED> instruction: 0xfffff894
   19550:	andeq	r2, r2, ip, lsr #11
   19554:	strdeq	r2, [r2], -ip
   19558:	andeq	r2, r2, r0, lsr #14
   1955c:	andeq	r2, r2, r0, asr #14
   19560:	andeq	r2, r2, r0, ror #26
   19564:	ldrdeq	r2, [r2], -ip
   19568:	ldrdeq	r2, [r2], -r4
   1956c:	andeq	r2, r2, r0, ror #14
   19570:	subls	r2, r9, #-1828716544	; 0x93000000
   19574:	andeq	r2, r2, r8, ror #16
   19578:			; <UNDEFINED> instruction: 0x000228b8
   1957c:	andeq	r2, r2, r8, asr r9
   19580:	ldrdeq	r2, [r2], -r8
   19584:	andeq	r2, r2, r0, lsr #20
   19588:	andeq	r0, r0, r5, ror #16
   1958c:	andeq	r2, r2, r0, lsr sl
   19590:	ldrdeq	r2, [r2], -r0
   19594:	mov	r2, #5
   19598:	ldr	r1, [pc, #-40]	; 19578 <__snprintf_chk@plt+0x81f0>
   1959c:	mov	r0, #0
   195a0:	bl	110f4 <dcgettext@plt>
   195a4:	add	r1, sp, #564	; 0x234
   195a8:	mov	r4, r0
   195ac:	add	r0, sp, #664	; 0x298
   195b0:	bl	15a7c <__snprintf_chk@plt+0x46f4>
   195b4:	add	r2, sp, #364	; 0x16c
   195b8:	add	r1, sp, #664	; 0x298
   195bc:	mov	r5, r0
   195c0:	add	r0, sp, #128	; 0x80
   195c4:	bl	159d4 <__snprintf_chk@plt+0x464c>
   195c8:	mov	r1, r5
   195cc:	mov	r2, r0
   195d0:	mov	r0, r4
   195d4:	bl	14cac <__snprintf_chk@plt+0x3924>
   195d8:	ldrb	r3, [sp, #845]	; 0x34d
   195dc:	cmp	r3, #0
   195e0:	beq	197dc <__snprintf_chk@plt+0x8454>
   195e4:	ldr	r3, [sp, #820]	; 0x334
   195e8:	cmp	r3, #0
   195ec:	beq	1a4e0 <__snprintf_chk@plt+0x9158>
   195f0:	ldr	r3, [sp, #824]	; 0x338
   195f4:	cmp	r3, #0
   195f8:	bne	1a0c8 <__snprintf_chk@plt+0x8d40>
   195fc:	add	r4, sp, #364	; 0x16c
   19600:	mov	r2, #5
   19604:	ldr	r1, [pc, #-144]	; 1957c <__snprintf_chk@plt+0x81f4>
   19608:	mov	r0, #0
   1960c:	bl	110f4 <dcgettext@plt>
   19610:	mov	r2, r4
   19614:	add	r1, sp, #664	; 0x298
   19618:	mov	r5, r0
   1961c:	add	r0, sp, #128	; 0x80
   19620:	bl	159d4 <__snprintf_chk@plt+0x464c>
   19624:	mov	r1, r0
   19628:	mov	r0, r5
   1962c:	bl	14cac <__snprintf_chk@plt+0x3924>
   19630:	add	r3, sp, #760	; 0x2f8
   19634:	add	r1, sp, #768	; 0x300
   19638:	add	ip, sp, #776	; 0x308
   1963c:	ldrd	r2, [r3]
   19640:	ldrd	r0, [r1]
   19644:	ldrd	r4, [ip]
   19648:	ldrb	sl, [sp, #845]	; 0x34d
   1964c:	orr	r0, r0, r2
   19650:	orr	r1, r1, r3
   19654:	orr	r6, r0, r4
   19658:	orr	r7, r1, r5
   1965c:	orrs	ip, r6, r7
   19660:	beq	1a02c <__snprintf_chk@plt+0x8ca4>
   19664:	cmp	sl, #0
   19668:	beq	1969c <__snprintf_chk@plt+0x8314>
   1966c:	orrs	r3, r0, r1
   19670:	bne	1a0fc <__snprintf_chk@plt+0x8d74>
   19674:	ldr	r3, [sp, #136]	; 0x88
   19678:	cmp	r3, #12
   1967c:	beq	19694 <__snprintf_chk@plt+0x830c>
   19680:	mov	r2, #5
   19684:	ldr	r1, [pc, #-268]	; 19580 <__snprintf_chk@plt+0x81f8>
   19688:	mov	r0, #0
   1968c:	bl	110f4 <dcgettext@plt>
   19690:	bl	14cac <__snprintf_chk@plt+0x3924>
   19694:	add	r3, sp, #760	; 0x2f8
   19698:	ldrd	r2, [r3]
   1969c:	cmp	r2, #0
   196a0:	sbcs	r1, r3, #0
   196a4:	ldr	ip, [sp, #148]	; 0x94
   196a8:	blt	1a2b8 <__snprintf_chk@plt+0x8f30>
   196ac:	cmp	ip, #0
   196b0:	blt	1a4c4 <__snprintf_chk@plt+0x913c>
   196b4:	mvn	r0, #-2147483648	; 0x80000000
   196b8:	mov	r1, #0
   196bc:	cmp	r0, r2
   196c0:	sbcs	lr, r1, r3
   196c4:	blt	197a4 <__snprintf_chk@plt+0x841c>
   196c8:	subs	r0, r0, r2
   196cc:	sbc	r1, r1, r3
   196d0:	asr	r5, ip, #31
   196d4:	cmp	r0, ip
   196d8:	sbcs	r1, r1, r5
   196dc:	movlt	r1, #1
   196e0:	movge	r1, #0
   196e4:	cmp	r1, #0
   196e8:	bne	197a4 <__snprintf_chk@plt+0x841c>
   196ec:	add	r1, sp, #768	; 0x300
   196f0:	add	sl, ip, r2
   196f4:	ldrd	r0, [r1]
   196f8:	cmp	r0, #0
   196fc:	sbcs	r3, r1, #0
   19700:	ldr	r3, [sp, #144]	; 0x90
   19704:	blt	1a5c8 <__snprintf_chk@plt+0x9240>
   19708:	cmp	r3, #0
   1970c:	blt	1a5ac <__snprintf_chk@plt+0x9224>
   19710:	mvn	r4, #-2147483648	; 0x80000000
   19714:	mov	r5, #0
   19718:	cmp	r4, r0
   1971c:	sbcs	r2, r5, r1
   19720:	blt	197a4 <__snprintf_chk@plt+0x841c>
   19724:	subs	r4, r4, r0
   19728:	sbc	r5, r5, r1
   1972c:	asr	r7, r3, #31
   19730:	cmp	r4, r3
   19734:	sbcs	r2, r5, r7
   19738:	movlt	r2, #1
   1973c:	movge	r2, #0
   19740:	cmp	r2, #0
   19744:	bne	197a4 <__snprintf_chk@plt+0x841c>
   19748:	add	r2, sp, #776	; 0x308
   1974c:	add	r9, r3, r0
   19750:	ldrd	r6, [r2]
   19754:	ldr	r4, [sp, #140]	; 0x8c
   19758:	cmp	r6, #0
   1975c:	sbcs	r3, r7, #0
   19760:	blt	1a584 <__snprintf_chk@plt+0x91fc>
   19764:	cmp	r4, #0
   19768:	blt	1a568 <__snprintf_chk@plt+0x91e0>
   1976c:	mvn	r2, #-2147483648	; 0x80000000
   19770:	mov	r3, #0
   19774:	cmp	r2, r6
   19778:	sbcs	r1, r3, r7
   1977c:	blt	197a4 <__snprintf_chk@plt+0x841c>
   19780:	subs	r2, r2, r6
   19784:	sbc	r3, r3, r7
   19788:	asr	r1, r4, #31
   1978c:	cmp	r2, r4
   19790:	sbcs	r3, r3, r1
   19794:	movlt	r5, #1
   19798:	movge	r5, #0
   1979c:	cmp	r5, #0
   197a0:	beq	1a2e0 <__snprintf_chk@plt+0x8f58>
   197a4:	ldrb	r3, [sp, #845]	; 0x34d
   197a8:	cmp	r3, #0
   197ac:	beq	187b4 <__snprintf_chk@plt+0x742c>
   197b0:	mov	r2, #5
   197b4:	ldr	r1, [pc, #-568]	; 19584 <__snprintf_chk@plt+0x81fc>
   197b8:	mov	r0, #0
   197bc:	bl	110f4 <dcgettext@plt>
   197c0:	ldr	r2, [pc, #-576]	; 19588 <__snprintf_chk@plt+0x8200>
   197c4:	ldr	r1, [pc, #-576]	; 1958c <__snprintf_chk@plt+0x8204>
   197c8:	bl	14cac <__snprintf_chk@plt+0x3924>
   197cc:	b	187b4 <__snprintf_chk@plt+0x742c>
   197d0:	ldrb	r2, [sp, #845]	; 0x34d
   197d4:	cmp	r2, #0
   197d8:	bne	195f4 <__snprintf_chk@plt+0x826c>
   197dc:	add	r3, sp, #760	; 0x2f8
   197e0:	add	r1, sp, #768	; 0x300
   197e4:	add	ip, sp, #776	; 0x308
   197e8:	ldrd	r2, [r3]
   197ec:	ldrd	r0, [r1]
   197f0:	ldrd	r4, [ip]
   197f4:	orr	r0, r0, r2
   197f8:	orr	r1, r1, r3
   197fc:	orr	r0, r0, r4
   19800:	orr	r1, r1, r5
   19804:	orrs	r1, r0, r1
   19808:	bne	1969c <__snprintf_chk@plt+0x8314>
   1980c:	ldr	r3, [sp, #840]	; 0x348
   19810:	ldr	sl, [sp, #48]	; 0x30
   19814:	cmp	r3, #0
   19818:	beq	198c8 <__snprintf_chk@plt+0x8540>
   1981c:	ldr	r2, [sp, #164]	; 0xa4
   19820:	ldr	r1, [sp, #688]	; 0x2b0
   19824:	ldr	ip, [sp, #40]	; 0x28
   19828:	asr	r3, r2, #31
   1982c:	subs	r2, r1, r2
   19830:	rsc	r3, r3, r1, asr #31
   19834:	mvn	r1, ip
   19838:	lsr	r1, r1, #31
   1983c:	cmp	r1, r3, lsr #31
   19840:	beq	1a250 <__snprintf_chk@plt+0x8ec8>
   19844:	asr	r1, ip, #31
   19848:	cmp	ip, r2
   1984c:	mov	r0, ip
   19850:	sbcs	ip, r1, r3
   19854:	bge	1a280 <__snprintf_chk@plt+0x8ef8>
   19858:	subs	r0, r2, r0
   1985c:	sbc	r1, r3, r1
   19860:	cmp	r0, #-2147483647	; 0x80000001
   19864:	sbcs	r1, r1, #0
   19868:	movge	r1, #1
   1986c:	movlt	r1, #0
   19870:	cmp	r1, #0
   19874:	bne	1a22c <__snprintf_chk@plt+0x8ea4>
   19878:	ldr	r1, [sp, #40]	; 0x28
   1987c:	sub	r3, r1, r2
   19880:	str	r3, [sp, #40]	; 0x28
   19884:	cmp	sl, #0
   19888:	beq	198c8 <__snprintf_chk@plt+0x8540>
   1988c:	mov	r2, #5
   19890:	ldr	r1, [pc, #-776]	; 19590 <__snprintf_chk@plt+0x8208>
   19894:	mov	r0, #0
   19898:	bl	110f4 <dcgettext@plt>
   1989c:	add	r1, sp, #664	; 0x298
   198a0:	add	r2, sp, #364	; 0x16c
   198a4:	mov	r4, r0
   198a8:	add	r0, sp, #128	; 0x80
   198ac:	bl	159d4 <__snprintf_chk@plt+0x464c>
   198b0:	ldr	r2, [sp, #40]	; 0x28
   198b4:	asr	r3, r2, #31
   198b8:	mov	r1, r0
   198bc:	mov	r0, r4
   198c0:	bl	14cac <__snprintf_chk@plt+0x3924>
   198c4:	ldrb	sl, [sp, #845]	; 0x34d
   198c8:	ldr	r2, [sp, #808]	; 0x328
   198cc:	ldr	r3, [sp, #756]	; 0x2f4
   198d0:	mov	r0, r2
   198d4:	asr	r1, r2, #31
   198d8:	add	r5, pc, #896	; 0x380
   198dc:	ldrd	r4, [r5]
   198e0:	strd	r0, [sp, #56]	; 0x38
   198e4:	adds	r0, r2, r3
   198e8:	adc	r1, r1, r3, asr #31
   198ec:	add	r3, pc, #876	; 0x36c
   198f0:	ldrd	r2, [r3]
   198f4:	strd	r0, [sp, #48]	; 0x30
   198f8:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   198fc:	adds	r0, r2, r4
   19900:	adc	r1, r3, r5
   19904:	mov	r2, r4
   19908:	mov	r3, r5
   1990c:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   19910:	ldrd	r0, [sp, #48]	; 0x30
   19914:	mov	r6, r2
   19918:	mov	r7, r3
   1991c:	mov	r2, r4
   19920:	subs	r4, r0, r6
   19924:	mov	r3, r5
   19928:	sbc	r5, r1, r7
   1992c:	mov	r0, r4
   19930:	mov	r1, r5
   19934:	strd	r6, [sp, #64]	; 0x40
   19938:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   1993c:	add	r3, sp, #784	; 0x310
   19940:	ldrd	r2, [r3]
   19944:	cmp	r2, #0
   19948:	strd	r2, [sp, #48]	; 0x30
   1994c:	sbcs	r3, r3, #0
   19950:	mov	r9, r0
   19954:	blt	19e84 <__snprintf_chk@plt+0x8afc>
   19958:	add	r3, pc, #776	; 0x308
   1995c:	ldrd	r2, [r3]
   19960:	ldrd	r0, [sp, #48]	; 0x30
   19964:	cmp	r2, r0
   19968:	sbcs	r3, r3, r1
   1996c:	blt	19e64 <__snprintf_chk@plt+0x8adc>
   19970:	ldrd	r4, [sp, #48]	; 0x30
   19974:	mov	r1, #3600	; 0xe10
   19978:	umull	r2, r3, r4, r1
   1997c:	mla	r3, r1, r5, r3
   19980:	cmp	r2, #0
   19984:	sbcs	r1, r3, #0
   19988:	blt	19ef8 <__snprintf_chk@plt+0x8b70>
   1998c:	ldr	r1, [sp, #40]	; 0x28
   19990:	cmp	r1, #0
   19994:	movlt	r4, r1
   19998:	asrlt	r5, r4, #31
   1999c:	blt	199d0 <__snprintf_chk@plt+0x8648>
   199a0:	ldr	r4, [sp, #40]	; 0x28
   199a4:	mvn	r0, #0
   199a8:	subs	r0, r0, r2
   199ac:	mvn	r1, #-2147483648	; 0x80000000
   199b0:	sbc	r1, r1, r3
   199b4:	asr	r5, r4, #31
   199b8:	cmp	r0, r4
   199bc:	sbcs	r1, r1, r5
   199c0:	movlt	r1, #1
   199c4:	movge	r1, #0
   199c8:	cmp	r1, #0
   199cc:	bne	19e64 <__snprintf_chk@plt+0x8adc>
   199d0:	add	r1, sp, #792	; 0x318
   199d4:	adds	r4, r4, r2
   199d8:	ldrd	r6, [r1]
   199dc:	adc	r5, r5, r3
   199e0:	cmp	r6, #0
   199e4:	sbcs	r3, r7, #0
   199e8:	blt	19ec0 <__snprintf_chk@plt+0x8b38>
   199ec:	add	r3, pc, #636	; 0x27c
   199f0:	ldrd	r2, [r3]
   199f4:	cmp	r2, r6
   199f8:	sbcs	r3, r3, r7
   199fc:	blt	19e64 <__snprintf_chk@plt+0x8adc>
   19a00:	mov	r1, #60	; 0x3c
   19a04:	umull	r2, r3, r6, r1
   19a08:	mla	r3, r1, r7, r3
   19a0c:	cmp	r2, #0
   19a10:	sbcs	r1, r3, #0
   19a14:	blt	19f48 <__snprintf_chk@plt+0x8bc0>
   19a18:	cmp	r4, #0
   19a1c:	sbcs	r1, r5, #0
   19a20:	blt	19a4c <__snprintf_chk@plt+0x86c4>
   19a24:	mvn	r0, #0
   19a28:	subs	r0, r0, r2
   19a2c:	mvn	r1, #-2147483648	; 0x80000000
   19a30:	sbc	r1, r1, r3
   19a34:	cmp	r0, r4
   19a38:	sbcs	r1, r1, r5
   19a3c:	movlt	r1, #1
   19a40:	movge	r1, #0
   19a44:	cmp	r1, #0
   19a48:	bne	19e64 <__snprintf_chk@plt+0x8adc>
   19a4c:	add	r1, sp, #800	; 0x320
   19a50:	adds	r4, r4, r2
   19a54:	ldrd	r0, [r1]
   19a58:	adc	r5, r5, r3
   19a5c:	cmp	r0, #0
   19a60:	sbcs	r3, r1, #0
   19a64:	strd	r0, [sp, #40]	; 0x28
   19a68:	blt	19f24 <__snprintf_chk@plt+0x8b9c>
   19a6c:	cmp	r4, #0
   19a70:	sbcs	r3, r5, #0
   19a74:	blt	19aa4 <__snprintf_chk@plt+0x871c>
   19a78:	ldrd	r0, [sp, #40]	; 0x28
   19a7c:	mvn	r2, #0
   19a80:	mvn	r3, #-2147483648	; 0x80000000
   19a84:	subs	r0, r2, r0
   19a88:	sbc	r1, r3, r1
   19a8c:	cmp	r0, r4
   19a90:	sbcs	r3, r1, r5
   19a94:	movlt	r3, #1
   19a98:	movge	r3, #0
   19a9c:	cmp	r3, #0
   19aa0:	bne	19e64 <__snprintf_chk@plt+0x8adc>
   19aa4:	ldrd	r2, [sp, #40]	; 0x28
   19aa8:	adds	r2, r2, r4
   19aac:	adc	r3, r3, r5
   19ab0:	cmp	r9, #0
   19ab4:	mov	r4, r2
   19ab8:	mov	r5, r3
   19abc:	blt	19e30 <__snprintf_chk@plt+0x8aa8>
   19ac0:	cmp	r2, #0
   19ac4:	sbcs	r3, r5, #0
   19ac8:	blt	19e08 <__snprintf_chk@plt+0x8a80>
   19acc:	rsb	r2, r9, #2130706432	; 0x7f000000
   19ad0:	add	r2, r2, #16711680	; 0xff0000
   19ad4:	add	r2, r2, #65280	; 0xff00
   19ad8:	add	r2, r2, #255	; 0xff
   19adc:	cmp	r2, r4
   19ae0:	asr	r3, r2, #31
   19ae4:	sbcs	r3, r3, r5
   19ae8:	movlt	r3, #1
   19aec:	movge	r3, #0
   19af0:	cmp	r3, #0
   19af4:	bne	19e64 <__snprintf_chk@plt+0x8adc>
   19af8:	ldr	r3, [sp, #36]	; 0x24
   19afc:	ldr	r2, [sp, #64]	; 0x40
   19b00:	add	r4, r4, r9
   19b04:	cmp	sl, #0
   19b08:	str	r4, [r3]
   19b0c:	str	r2, [r3, #4]
   19b10:	beq	18bc4 <__snprintf_chk@plt+0x783c>
   19b14:	ldrd	r2, [sp, #48]	; 0x30
   19b18:	ldrd	r0, [sp, #40]	; 0x28
   19b1c:	orr	r2, r2, r6
   19b20:	orr	r3, r3, r7
   19b24:	orr	r0, r0, r2
   19b28:	orr	r1, r1, r3
   19b2c:	mov	r2, r0
   19b30:	mov	r3, r1
   19b34:	ldrd	r0, [sp, #56]	; 0x38
   19b38:	orr	r0, r0, r2
   19b3c:	orr	r1, r1, r3
   19b40:	mov	r2, r0
   19b44:	mov	r3, r1
   19b48:	orrs	r3, r2, r3
   19b4c:	beq	188d0 <__snprintf_chk@plt+0x7548>
   19b50:	mov	r2, #5
   19b54:	ldr	r1, [pc, #284]	; 19c78 <__snprintf_chk@plt+0x88f0>
   19b58:	mov	r0, #0
   19b5c:	bl	110f4 <dcgettext@plt>
   19b60:	add	r1, sp, #800	; 0x320
   19b64:	add	r3, sp, #784	; 0x310
   19b68:	ldrd	r6, [r1]
   19b6c:	add	r1, sp, #792	; 0x318
   19b70:	ldrd	r2, [r3]
   19b74:	ldrd	r8, [r1]
   19b78:	ldr	r1, [sp, #808]	; 0x328
   19b7c:	strd	r6, [sp, #8]
   19b80:	str	r1, [sp, #16]
   19b84:	strd	r8, [sp]
   19b88:	bl	14cac <__snprintf_chk@plt+0x3924>
   19b8c:	mov	r2, #5
   19b90:	ldr	r1, [pc, #228]	; 19c7c <__snprintf_chk@plt+0x88f4>
   19b94:	mov	r0, #0
   19b98:	bl	110f4 <dcgettext@plt>
   19b9c:	asr	r3, r4, #31
   19ba0:	mov	r2, r4
   19ba4:	bl	14cac <__snprintf_chk@plt+0x3924>
   19ba8:	ldr	r3, [sp, #160]	; 0xa0
   19bac:	cmn	r3, #1
   19bb0:	beq	19bf0 <__snprintf_chk@plt+0x8868>
   19bb4:	add	r2, sp, #260	; 0x104
   19bb8:	ldr	r1, [sp, #36]	; 0x24
   19bbc:	mov	r0, fp
   19bc0:	bl	1cc14 <__snprintf_chk@plt+0xb88c>
   19bc4:	cmp	r0, #0
   19bc8:	beq	19bf0 <__snprintf_chk@plt+0x8868>
   19bcc:	ldr	r2, [sp, #160]	; 0xa0
   19bd0:	ldr	r3, [sp, #292]	; 0x124
   19bd4:	cmp	r2, r3
   19bd8:	beq	19bf0 <__snprintf_chk@plt+0x8868>
   19bdc:	mov	r2, #5
   19be0:	ldr	r1, [pc, #152]	; 19c80 <__snprintf_chk@plt+0x88f8>
   19be4:	mov	r0, #0
   19be8:	bl	110f4 <dcgettext@plt>
   19bec:	bl	14cac <__snprintf_chk@plt+0x3924>
   19bf0:	ldrb	sl, [sp, #845]	; 0x34d
   19bf4:	b	188d0 <__snprintf_chk@plt+0x7548>
   19bf8:	mov	r3, #0
   19bfc:	cmp	ip, #0
   19c00:	str	r3, [sp, #128]	; 0x80
   19c04:	str	r3, [sp, #132]	; 0x84
   19c08:	str	r3, [sp, #136]	; 0x88
   19c0c:	str	r3, [sp, #756]	; 0x2f4
   19c10:	moveq	lr, r9
   19c14:	moveq	r3, r9
   19c18:	moveq	r1, r9
   19c1c:	bne	19da8 <__snprintf_chk@plt+0x8a20>
   19c20:	ldr	ip, [sp, #820]	; 0x334
   19c24:	ldr	r5, [sp, #824]	; 0x338
   19c28:	orr	ip, ip, r5
   19c2c:	orrs	r0, ip, r0
   19c30:	beq	18fb8 <__snprintf_chk@plt+0x7c30>
   19c34:	b	18fb0 <__snprintf_chk@plt+0x7c28>
   19c38:	mov	r0, #-2147483648	; 0x80000000
   19c3c:	subs	r0, r0, r4
   19c40:	mvn	r1, #0
   19c44:	sbc	r1, r1, r5
   19c48:	cmp	r0, #1
   19c4c:	sbcs	r3, r1, #0
   19c50:	movge	r3, #1
   19c54:	movlt	r3, #0
   19c58:	str	r3, [sp, #48]	; 0x30
   19c5c:	b	18de0 <__snprintf_chk@plt+0x7a58>
   19c60:	blcc	fe6cc468 <optarg@@GLIBC_2.4+0xfe6982c0>
   19c64:	andeq	r0, r0, r0
   19c68:	mcrrcc	14, 6, r5, sp, cr15
   19c6c:	andeq	r1, r9, fp, lsr #20
   19c70:	eorcs	r2, r2, #536870914	; 0x20000002
   19c74:	eoreq	r2, r2, #536870914	; 0x20000002
   19c78:	andeq	r2, r2, ip, lsl ip
   19c7c:	andeq	r2, r2, r8, ror #24
   19c80:	andeq	r2, r2, ip, lsl #25
   19c84:	andeq	r2, r2, ip, lsr r6
   19c88:	andeq	r2, r2, ip, ror #12
   19c8c:	muleq	r2, r8, r6
   19c90:	andeq	r2, r2, r8, lsr #13
   19c94:	ldrdeq	r2, [r2], -r0
   19c98:	andeq	r2, r2, r0, ror r2
   19c9c:	andeq	r2, r2, r0, ror #26
   19ca0:	andeq	r2, r2, ip, ror #23
   19ca4:	ldrdeq	r2, [r2], -ip
   19ca8:	andeq	r2, r2, ip, lsl r9
   19cac:	andeq	r2, r2, r4, ror r9
   19cb0:	andeq	r3, r2, r0, lsl #3
   19cb4:	muleq	r2, ip, r7
   19cb8:			; <UNDEFINED> instruction: 0x000227b4
   19cbc:	andeq	r2, r2, r8, ror #15
   19cc0:	andeq	r2, r2, r0, lsl r8
   19cc4:	andeq	r2, r2, r4, lsr r8
   19cc8:	andeq	r2, r2, r8, asr #16
   19ccc:	andeq	r2, r2, ip, asr r8
   19cd0:	andeq	r2, r2, r4, lsr #23
   19cd4:	andeq	r2, r2, r4, lsl #21
   19cd8:	andeq	r2, r2, r4, asr #21
   19cdc:	andeq	r2, r2, r0, ror #21
   19ce0:	andeq	r2, r2, r0, lsr #22
   19ce4:	andeq	r2, r2, ip, asr fp
   19ce8:	andeq	r2, r2, r0, lsl #23
   19cec:	andeq	r2, r2, r4, asr #20
   19cf0:	ldrdeq	r2, [r2], -r8
   19cf4:	andeq	r2, r2, r4, lsl #18
   19cf8:	cmp	r7, #0
   19cfc:	cmpeq	r6, #23
   19d00:	bhi	19de4 <__snprintf_chk@plt+0x8a5c>
   19d04:	mov	r3, r6
   19d08:	ldr	lr, [sp, #744]	; 0x2e8
   19d0c:	ldr	r1, [sp, #752]	; 0x2f0
   19d10:	cmp	ip, #0
   19d14:	str	r3, [sp, #136]	; 0x88
   19d18:	str	lr, [sp, #132]	; 0x84
   19d1c:	str	r1, [sp, #128]	; 0x80
   19d20:	beq	19c20 <__snprintf_chk@plt+0x8898>
   19d24:	cmp	r0, #0
   19d28:	mov	r2, #5
   19d2c:	ldrne	r1, [pc, #-176]	; 19c84 <__snprintf_chk@plt+0x88fc>
   19d30:	ldreq	r1, [pc, #-176]	; 19c88 <__snprintf_chk@plt+0x8900>
   19d34:	movne	r0, #0
   19d38:	bl	110f4 <dcgettext@plt>
   19d3c:	ldr	r1, [sp, #136]	; 0x88
   19d40:	ldr	ip, [sp, #128]	; 0x80
   19d44:	ldr	r2, [pc, #-192]	; 19c8c <__snprintf_chk@plt+0x8904>
   19d48:	add	r4, sp, #364	; 0x16c
   19d4c:	mov	r3, #100	; 0x64
   19d50:	str	r1, [sp, #4]
   19d54:	str	r2, [sp]
   19d58:	mov	r1, r3
   19d5c:	str	ip, [sp, #12]
   19d60:	mov	r2, #1
   19d64:	mov	r5, r0
   19d68:	ldr	r0, [sp, #132]	; 0x84
   19d6c:	str	r0, [sp, #8]
   19d70:	mov	r0, r4
   19d74:	bl	11388 <__snprintf_chk@plt>
   19d78:	mov	r1, r4
   19d7c:	mov	r0, r5
   19d80:	bl	14cac <__snprintf_chk@plt+0x3924>
   19d84:	ldr	r0, [sp, #836]	; 0x344
   19d88:	ldr	r1, [sp, #128]	; 0x80
   19d8c:	ldr	lr, [sp, #132]	; 0x84
   19d90:	ldr	r3, [sp, #136]	; 0x88
   19d94:	ldr	sl, [sp, #140]	; 0x8c
   19d98:	ldr	r2, [sp, #144]	; 0x90
   19d9c:	b	19c20 <__snprintf_chk@plt+0x8898>
   19da0:	mov	r3, #12
   19da4:	b	19d08 <__snprintf_chk@plt+0x8980>
   19da8:	ldr	r0, [pc, #-288]	; 19c90 <__snprintf_chk@plt+0x8908>
   19dac:	bl	14cac <__snprintf_chk@plt+0x3924>
   19db0:	b	19d84 <__snprintf_chk@plt+0x89fc>
   19db4:	subs	r4, r6, #1
   19db8:	sbc	r5, r7, #0
   19dbc:	cmp	r5, #0
   19dc0:	cmpeq	r4, #10
   19dc4:	bls	19d04 <__snprintf_chk@plt+0x897c>
   19dc8:	cmp	r7, #0
   19dcc:	cmpeq	r6, #12
   19dd0:	mvnne	r3, #0
   19dd4:	strne	r3, [sp, #136]	; 0x88
   19dd8:	beq	19d08 <__snprintf_chk@plt+0x8980>
   19ddc:	ldr	r4, [pc, #-336]	; 19c94 <__snprintf_chk@plt+0x890c>
   19de0:	b	18e50 <__snprintf_chk@plt+0x7ac8>
   19de4:	mvn	r2, #0
   19de8:	cmp	r3, #0
   19dec:	str	r2, [sp, #136]	; 0x88
   19df0:	beq	19ddc <__snprintf_chk@plt+0x8a54>
   19df4:	ldr	r2, [pc, #-356]	; 19c98 <__snprintf_chk@plt+0x8910>
   19df8:	cmp	r3, #1
   19dfc:	ldr	r4, [pc, #-360]	; 19c9c <__snprintf_chk@plt+0x8914>
   19e00:	moveq	r4, r2
   19e04:	b	18e50 <__snprintf_chk@plt+0x7ac8>
   19e08:	mov	r2, #-2147483648	; 0x80000000
   19e0c:	subs	r2, r2, r4
   19e10:	mvn	r3, #0
   19e14:	sbc	r3, r3, r5
   19e18:	asr	r1, r9, #31
   19e1c:	cmp	r9, r2
   19e20:	sbcs	r3, r1, r3
   19e24:	movlt	r3, #1
   19e28:	movge	r3, #0
   19e2c:	b	19af0 <__snprintf_chk@plt+0x8768>
   19e30:	rsb	r2, r9, #-2147483648	; 0x80000000
   19e34:	cmp	r4, r2
   19e38:	asr	r3, r2, #31
   19e3c:	sbcs	r3, r5, r3
   19e40:	blt	19e64 <__snprintf_chk@plt+0x8adc>
   19e44:	cmp	r4, #0
   19e48:	sbcs	r3, r5, #0
   19e4c:	blt	19af8 <__snprintf_chk@plt+0x8770>
   19e50:	adds	r2, r4, r9
   19e54:	adc	r3, r5, r9, asr #31
   19e58:	cmp	r2, #-2147483648	; 0x80000000
   19e5c:	sbcs	r3, r3, #0
   19e60:	blt	19af8 <__snprintf_chk@plt+0x8770>
   19e64:	cmp	sl, #0
   19e68:	beq	187b4 <__snprintf_chk@plt+0x742c>
   19e6c:	mov	r2, #5
   19e70:	ldr	r1, [pc, #-472]	; 19ca0 <__snprintf_chk@plt+0x8918>
   19e74:	mov	r0, #0
   19e78:	bl	110f4 <dcgettext@plt>
   19e7c:	bl	14cac <__snprintf_chk@plt+0x3924>
   19e80:	b	187b4 <__snprintf_chk@plt+0x742c>
   19e84:	ldrd	r0, [sp, #48]	; 0x30
   19e88:	mvn	r3, #0
   19e8c:	mvn	r2, #0
   19e90:	cmp	r1, r3
   19e94:	cmpeq	r0, r2
   19e98:	beq	19970 <__snprintf_chk@plt+0x85e8>
   19e9c:	mov	r3, r1
   19ea0:	mov	r2, r0
   19ea4:	mov	r1, #-2147483648	; 0x80000000
   19ea8:	mov	r0, #0
   19eac:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   19eb0:	cmp	r0, #3600	; 0xe10
   19eb4:	sbcs	r3, r1, #0
   19eb8:	blt	19e64 <__snprintf_chk@plt+0x8adc>
   19ebc:	b	19970 <__snprintf_chk@plt+0x85e8>
   19ec0:	mvn	r3, #0
   19ec4:	mvn	r2, #0
   19ec8:	cmp	r7, r3
   19ecc:	cmpeq	r6, r2
   19ed0:	beq	19a00 <__snprintf_chk@plt+0x8678>
   19ed4:	mov	r3, r7
   19ed8:	mov	r2, r6
   19edc:	mov	r0, #0
   19ee0:	mov	r1, #-2147483648	; 0x80000000
   19ee4:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   19ee8:	cmp	r0, #60	; 0x3c
   19eec:	sbcs	r3, r1, #0
   19ef0:	blt	19e64 <__snprintf_chk@plt+0x8adc>
   19ef4:	b	19a00 <__snprintf_chk@plt+0x8678>
   19ef8:	ldr	r4, [sp, #40]	; 0x28
   19efc:	mov	r0, #0
   19f00:	subs	r0, r0, r2
   19f04:	mov	r1, #-2147483648	; 0x80000000
   19f08:	sbc	r1, r1, r3
   19f0c:	asr	r5, r4, #31
   19f10:	cmp	r4, r0
   19f14:	sbcs	r1, r5, r1
   19f18:	movlt	r1, #1
   19f1c:	movge	r1, #0
   19f20:	b	199c8 <__snprintf_chk@plt+0x8640>
   19f24:	mov	r2, #0
   19f28:	mov	r3, #-2147483648	; 0x80000000
   19f2c:	subs	r0, r2, r0
   19f30:	sbc	r1, r3, r1
   19f34:	cmp	r4, r0
   19f38:	sbcs	r3, r5, r1
   19f3c:	movlt	r3, #1
   19f40:	movge	r3, #0
   19f44:	b	19a9c <__snprintf_chk@plt+0x8714>
   19f48:	mov	r0, #0
   19f4c:	subs	r0, r0, r2
   19f50:	mov	r1, #-2147483648	; 0x80000000
   19f54:	sbc	r1, r1, r3
   19f58:	cmp	r4, r0
   19f5c:	sbcs	r1, r5, r1
   19f60:	movlt	r1, #1
   19f64:	movge	r1, #0
   19f68:	b	19a44 <__snprintf_chk@plt+0x86bc>
   19f6c:	mov	r2, #-2147483648	; 0x80000000
   19f70:	subs	r2, r2, r0
   19f74:	mvn	r3, #0
   19f78:	sbc	r3, r3, r1
   19f7c:	asr	r5, ip, #31
   19f80:	cmp	ip, r2
   19f84:	sbcs	r3, r5, r3
   19f88:	movlt	r3, #1
   19f8c:	movge	r3, #0
   19f90:	b	19434 <__snprintf_chk@plt+0x80ac>
   19f94:	rsb	r2, ip, #-2147483648	; 0x80000000
   19f98:	cmp	r0, r2
   19f9c:	asr	r3, r2, #31
   19fa0:	sbcs	r3, r1, r3
   19fa4:	blt	1943c <__snprintf_chk@plt+0x80b4>
   19fa8:	cmp	r0, #0
   19fac:	sbcs	r3, r1, #0
   19fb0:	blt	19fc8 <__snprintf_chk@plt+0x8c40>
   19fb4:	adds	r2, r0, ip
   19fb8:	adc	r3, r1, ip, asr #31
   19fbc:	cmp	r2, #-2147483648	; 0x80000000
   19fc0:	sbcs	r3, r3, #0
   19fc4:	bge	1943c <__snprintf_chk@plt+0x80b4>
   19fc8:	add	ip, ip, r0
   19fcc:	mvn	r3, #0
   19fd0:	add	r1, sp, #128	; 0x80
   19fd4:	mov	r0, fp
   19fd8:	str	ip, [sp, #140]	; 0x8c
   19fdc:	str	r3, [sp, #160]	; 0xa0
   19fe0:	bl	1cc98 <__snprintf_chk@plt+0xb910>
   19fe4:	cmn	r0, #1
   19fe8:	str	r0, [sp, #40]	; 0x28
   19fec:	beq	19444 <__snprintf_chk@plt+0x80bc>
   19ff0:	ldrb	sl, [sp, #845]	; 0x34d
   19ff4:	cmp	sl, #0
   19ff8:	bne	19594 <__snprintf_chk@plt+0x820c>
   19ffc:	add	r3, sp, #760	; 0x2f8
   1a000:	add	r1, sp, #768	; 0x300
   1a004:	add	ip, sp, #776	; 0x308
   1a008:	ldrd	r2, [r3]
   1a00c:	ldrd	r0, [r1]
   1a010:	ldrd	r4, [ip]
   1a014:	orr	r0, r0, r2
   1a018:	orr	r1, r1, r3
   1a01c:	orr	r0, r0, r4
   1a020:	orr	r1, r1, r5
   1a024:	orrs	r1, r0, r1
   1a028:	bne	1969c <__snprintf_chk@plt+0x8314>
   1a02c:	ldr	r3, [sp, #840]	; 0x348
   1a030:	cmp	r3, #0
   1a034:	beq	19884 <__snprintf_chk@plt+0x84fc>
   1a038:	b	1981c <__snprintf_chk@plt+0x8494>
   1a03c:	ldr	r2, [sp, #152]	; 0x98
   1a040:	ldr	ip, [sp, #680]	; 0x2a8
   1a044:	mov	r3, r2
   1a048:	mov	r0, #0
   1a04c:	mov	r1, #0
   1a050:	mov	r2, ip
   1a054:	b	1935c <__snprintf_chk@plt+0x7fd4>
   1a058:	ldrb	r3, [sp, #845]	; 0x34d
   1a05c:	cmp	r3, #0
   1a060:	beq	187b4 <__snprintf_chk@plt+0x742c>
   1a064:	mov	r2, #5
   1a068:	ldr	r1, [pc, #-972]	; 19ca4 <__snprintf_chk@plt+0x891c>
   1a06c:	bl	110f4 <dcgettext@plt>
   1a070:	mov	r1, r6
   1a074:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a078:	b	187b4 <__snprintf_chk@plt+0x742c>
   1a07c:	smull	lr, r2, r2, r3
   1a080:	add	r2, r2, r3
   1a084:	asr	lr, r3, #31
   1a088:	rsb	r2, lr, r2, asr #2
   1a08c:	mov	r4, #0
   1a090:	rsb	r2, r2, r2, lsl #3
   1a094:	sub	r3, r3, r2
   1a098:	subs	r4, r4, r0
   1a09c:	mov	r2, r3
   1a0a0:	mov	r5, #-2147483648	; 0x80000000
   1a0a4:	sbc	r5, r5, r1
   1a0a8:	asr	r3, r3, #31
   1a0ac:	cmp	r2, r4
   1a0b0:	sbcs	r3, r3, r5
   1a0b4:	movlt	r3, #1
   1a0b8:	movge	r3, #0
   1a0bc:	b	193d0 <__snprintf_chk@plt+0x8048>
   1a0c0:	mov	ip, r2
   1a0c4:	b	1a044 <__snprintf_chk@plt+0x8cbc>
   1a0c8:	add	r4, sp, #364	; 0x16c
   1a0cc:	mov	r2, #5
   1a0d0:	ldr	r1, [pc, #-1072]	; 19ca8 <__snprintf_chk@plt+0x8920>
   1a0d4:	mov	r0, #0
   1a0d8:	bl	110f4 <dcgettext@plt>
   1a0dc:	add	r1, sp, #564	; 0x234
   1a0e0:	mov	r5, r0
   1a0e4:	add	r0, sp, #664	; 0x298
   1a0e8:	bl	15a7c <__snprintf_chk@plt+0x46f4>
   1a0ec:	mov	r1, r0
   1a0f0:	mov	r0, r5
   1a0f4:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a0f8:	b	19600 <__snprintf_chk@plt+0x8278>
   1a0fc:	ldr	r3, [sp, #140]	; 0x8c
   1a100:	cmp	r3, #15
   1a104:	beq	1a124 <__snprintf_chk@plt+0x8d9c>
   1a108:	mov	r2, #5
   1a10c:	ldr	r1, [pc, #-1128]	; 19cac <__snprintf_chk@plt+0x8924>
   1a110:	mov	r0, #0
   1a114:	bl	110f4 <dcgettext@plt>
   1a118:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a11c:	add	r3, sp, #776	; 0x308
   1a120:	ldrd	r4, [r3]
   1a124:	orrs	r3, r4, r5
   1a128:	bne	19674 <__snprintf_chk@plt+0x82ec>
   1a12c:	b	19694 <__snprintf_chk@plt+0x830c>
   1a130:	add	r2, sp, #896	; 0x380
   1a134:	add	r3, r2, r3
   1a138:	mov	r2, #0
   1a13c:	strb	r2, [r3, #-332]	; 0xfffffeb4
   1a140:	add	r1, sp, #564	; 0x234
   1a144:	ldr	r0, [pc, #-1180]	; 19cb0 <__snprintf_chk@plt+0x8928>
   1a148:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a14c:	mov	r2, #5
   1a150:	ldr	r1, [pc, #-1188]	; 19cb4 <__snprintf_chk@plt+0x892c>
   1a154:	mov	r0, #0
   1a158:	bl	110f4 <dcgettext@plt>
   1a15c:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a160:	cmp	r9, #0
   1a164:	beq	1a17c <__snprintf_chk@plt+0x8df4>
   1a168:	mov	r2, #5
   1a16c:	ldr	r1, [pc, #-1212]	; 19cb8 <__snprintf_chk@plt+0x8930>
   1a170:	mov	r0, #0
   1a174:	bl	110f4 <dcgettext@plt>
   1a178:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a17c:	ldr	r3, [sp, #36]	; 0x24
   1a180:	cmp	r5, r7
   1a184:	cmpne	r3, sl
   1a188:	beq	1a1a0 <__snprintf_chk@plt+0x8e18>
   1a18c:	mov	r2, #5
   1a190:	ldr	r1, [pc, #-1244]	; 19cbc <__snprintf_chk@plt+0x8934>
   1a194:	mov	r0, #0
   1a198:	bl	110f4 <dcgettext@plt>
   1a19c:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a1a0:	mov	r2, #5
   1a1a4:	ldr	r1, [pc, #-1260]	; 19cc0 <__snprintf_chk@plt+0x8938>
   1a1a8:	mov	r0, #0
   1a1ac:	bl	110f4 <dcgettext@plt>
   1a1b0:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a1b4:	cmp	r4, #0
   1a1b8:	movne	r2, #5
   1a1bc:	ldrne	r1, [pc, #-1280]	; 19cc4 <__snprintf_chk@plt+0x893c>
   1a1c0:	ldreq	r1, [pc, #-1280]	; 19cc8 <__snprintf_chk@plt+0x8940>
   1a1c4:	movne	r0, #0
   1a1c8:	moveq	r0, r4
   1a1cc:	moveq	r2, #5
   1a1d0:	bl	110f4 <dcgettext@plt>
   1a1d4:	mov	r1, r0
   1a1d8:	ldr	r0, [pc, #-1300]	; 19ccc <__snprintf_chk@plt+0x8944>
   1a1dc:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a1e0:	b	187b4 <__snprintf_chk@plt+0x742c>
   1a1e4:	orrs	r3, r4, r5
   1a1e8:	moveq	r2, r4
   1a1ec:	moveq	r3, r5
   1a1f0:	beq	1931c <__snprintf_chk@plt+0x7f94>
   1a1f4:	mvn	r3, #0
   1a1f8:	mvn	r2, #0
   1a1fc:	cmp	r5, r3
   1a200:	cmpeq	r4, r2
   1a204:	beq	19338 <__snprintf_chk@plt+0x7fb0>
   1a208:	mov	r3, r5
   1a20c:	mov	r2, r4
   1a210:	mov	r0, #0
   1a214:	mov	r1, #-2147483648	; 0x80000000
   1a218:	bl	1f9bc <__snprintf_chk@plt+0xe634>
   1a21c:	cmp	r0, #7
   1a220:	sbcs	r3, r1, #0
   1a224:	blt	19444 <__snprintf_chk@plt+0x80bc>
   1a228:	b	19338 <__snprintf_chk@plt+0x7fb0>
   1a22c:	cmp	sl, #0
   1a230:	beq	187b4 <__snprintf_chk@plt+0x742c>
   1a234:	mov	r2, #5
   1a238:	ldr	r1, [pc, #-1392]	; 19cd0 <__snprintf_chk@plt+0x8948>
   1a23c:	mov	r0, #0
   1a240:	bl	110f4 <dcgettext@plt>
   1a244:	ldr	r1, [sp, #688]	; 0x2b0
   1a248:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a24c:	b	187b4 <__snprintf_chk@plt+0x742c>
   1a250:	ldr	r1, [sp, #40]	; 0x28
   1a254:	cmp	r1, #0
   1a258:	blt	1a29c <__snprintf_chk@plt+0x8f14>
   1a25c:	ldr	r0, [sp, #40]	; 0x28
   1a260:	subs	r4, r2, #-2147483647	; 0x80000001
   1a264:	adc	r5, r3, #0
   1a268:	asr	r1, r0, #31
   1a26c:	cmp	r4, r0
   1a270:	sbcs	r1, r5, r1
   1a274:	movlt	r1, #1
   1a278:	movge	r1, #0
   1a27c:	b	19870 <__snprintf_chk@plt+0x84e8>
   1a280:	subs	r0, r0, r2
   1a284:	sbc	r1, r1, r3
   1a288:	cmp	r0, #-2147483648	; 0x80000000
   1a28c:	sbcs	r1, r1, #0
   1a290:	movge	r1, #1
   1a294:	movlt	r1, #0
   1a298:	b	19870 <__snprintf_chk@plt+0x84e8>
   1a29c:	add	r0, r1, #-2147483648	; 0x80000000
   1a2a0:	cmp	r0, r2
   1a2a4:	asr	r1, r0, #31
   1a2a8:	sbcs	r1, r1, r3
   1a2ac:	movlt	r1, #1
   1a2b0:	movge	r1, #0
   1a2b4:	b	19870 <__snprintf_chk@plt+0x84e8>
   1a2b8:	mov	r0, #-2147483648	; 0x80000000
   1a2bc:	subs	r0, r0, r2
   1a2c0:	mvn	r1, #0
   1a2c4:	sbc	r1, r1, r3
   1a2c8:	asr	r5, ip, #31
   1a2cc:	cmp	ip, r0
   1a2d0:	sbcs	r1, r5, r1
   1a2d4:	movlt	r1, #1
   1a2d8:	movge	r1, #0
   1a2dc:	b	196e4 <__snprintf_chk@plt+0x835c>
   1a2e0:	ldr	r3, [sp, #180]	; 0xb4
   1a2e4:	ldr	r1, [sp, #176]	; 0xb0
   1a2e8:	ldr	r2, [sp, #172]	; 0xac
   1a2ec:	str	r3, [sp, #136]	; 0x88
   1a2f0:	ldr	r3, [sp, #204]	; 0xcc
   1a2f4:	str	r1, [sp, #132]	; 0x84
   1a2f8:	add	r4, r4, r6
   1a2fc:	add	r1, sp, #128	; 0x80
   1a300:	mov	r0, fp
   1a304:	str	r4, [sp, #140]	; 0x8c
   1a308:	str	sl, [sp, #148]	; 0x94
   1a30c:	str	r9, [sp, #144]	; 0x90
   1a310:	str	r2, [sp, #128]	; 0x80
   1a314:	str	r3, [sp, #160]	; 0xa0
   1a318:	bl	1cc98 <__snprintf_chk@plt+0xb910>
   1a31c:	cmn	r0, #1
   1a320:	str	r0, [sp, #40]	; 0x28
   1a324:	beq	1a484 <__snprintf_chk@plt+0x90fc>
   1a328:	ldrb	r3, [sp, #845]	; 0x34d
   1a32c:	cmp	r3, #0
   1a330:	beq	1980c <__snprintf_chk@plt+0x8484>
   1a334:	mov	r2, #5
   1a338:	ldr	r1, [pc, #-1644]	; 19cd4 <__snprintf_chk@plt+0x894c>
   1a33c:	mov	r0, r5
   1a340:	bl	110f4 <dcgettext@plt>
   1a344:	add	r1, sp, #776	; 0x308
   1a348:	add	r3, sp, #760	; 0x2f8
   1a34c:	ldrd	r6, [r1]
   1a350:	add	r1, sp, #768	; 0x300
   1a354:	ldrd	r2, [r3]
   1a358:	strd	r6, [sp, #8]
   1a35c:	ldrd	r6, [r1]
   1a360:	strd	r6, [sp]
   1a364:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a368:	mov	r2, #5
   1a36c:	ldr	r1, [pc, #-1692]	; 19cd8 <__snprintf_chk@plt+0x8950>
   1a370:	mov	r0, r5
   1a374:	bl	110f4 <dcgettext@plt>
   1a378:	add	r2, sp, #364	; 0x16c
   1a37c:	add	r1, sp, #664	; 0x298
   1a380:	mov	r7, r0
   1a384:	add	r0, sp, #128	; 0x80
   1a388:	bl	159d4 <__snprintf_chk@plt+0x464c>
   1a38c:	mov	r1, r0
   1a390:	mov	r0, r7
   1a394:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a398:	ldr	r3, [sp, #204]	; 0xcc
   1a39c:	cmn	r3, #1
   1a3a0:	beq	1a3c4 <__snprintf_chk@plt+0x903c>
   1a3a4:	ldr	r2, [sp, #160]	; 0xa0
   1a3a8:	cmp	r3, r2
   1a3ac:	beq	1a3c4 <__snprintf_chk@plt+0x903c>
   1a3b0:	mov	r2, #5
   1a3b4:	ldr	r1, [pc, #-1760]	; 19cdc <__snprintf_chk@plt+0x8954>
   1a3b8:	mov	r0, r5
   1a3bc:	bl	110f4 <dcgettext@plt>
   1a3c0:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a3c4:	add	r3, sp, #776	; 0x308
   1a3c8:	ldrd	r2, [r3]
   1a3cc:	orrs	r3, r2, r3
   1a3d0:	bne	1a47c <__snprintf_chk@plt+0x90f4>
   1a3d4:	ldr	r3, [sp, #140]	; 0x8c
   1a3d8:	cmp	r4, r3
   1a3dc:	bne	1a3fc <__snprintf_chk@plt+0x9074>
   1a3e0:	add	r3, sp, #768	; 0x300
   1a3e4:	ldrd	r2, [r3]
   1a3e8:	orrs	r3, r2, r3
   1a3ec:	bne	1a47c <__snprintf_chk@plt+0x90f4>
   1a3f0:	ldr	r3, [sp, #144]	; 0x90
   1a3f4:	cmp	r9, r3
   1a3f8:	beq	1a47c <__snprintf_chk@plt+0x90f4>
   1a3fc:	mov	r2, #5
   1a400:	ldr	r1, [pc, #-1832]	; 19ce0 <__snprintf_chk@plt+0x8958>
   1a404:	mov	r0, #0
   1a408:	bl	110f4 <dcgettext@plt>
   1a40c:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a410:	mov	r2, #5
   1a414:	ldr	r1, [pc, #-1848]	; 19ce4 <__snprintf_chk@plt+0x895c>
   1a418:	mov	r0, #0
   1a41c:	bl	110f4 <dcgettext@plt>
   1a420:	add	r1, sp, #260	; 0x104
   1a424:	mov	r5, r0
   1a428:	mov	r0, sl
   1a42c:	bl	11398 <__snprintf_chk@plt+0x10>
   1a430:	mov	r3, r4
   1a434:	add	r2, r9, #1
   1a438:	mov	r1, r0
   1a43c:	mov	r0, r5
   1a440:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a444:	mov	r2, #5
   1a448:	ldr	r1, [pc, #-1896]	; 19ce8 <__snprintf_chk@plt+0x8960>
   1a44c:	mov	r0, #0
   1a450:	bl	110f4 <dcgettext@plt>
   1a454:	add	r1, sp, #260	; 0x104
   1a458:	mov	r4, r0
   1a45c:	ldr	r0, [sp, #148]	; 0x94
   1a460:	bl	11398 <__snprintf_chk@plt+0x10>
   1a464:	ldr	r2, [sp, #144]	; 0x90
   1a468:	ldr	r3, [sp, #140]	; 0x8c
   1a46c:	add	r2, r2, #1
   1a470:	mov	r1, r0
   1a474:	mov	r0, r4
   1a478:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a47c:	ldrb	sl, [sp, #845]	; 0x34d
   1a480:	b	1a02c <__snprintf_chk@plt+0x8ca4>
   1a484:	ldrb	r3, [sp, #845]	; 0x34d
   1a488:	cmp	r3, #0
   1a48c:	beq	187b4 <__snprintf_chk@plt+0x742c>
   1a490:	mov	r0, r5
   1a494:	mov	r2, #5
   1a498:	ldr	r1, [pc, #-1972]	; 19cec <__snprintf_chk@plt+0x8964>
   1a49c:	bl	110f4 <dcgettext@plt>
   1a4a0:	add	r1, sp, #664	; 0x298
   1a4a4:	add	r2, sp, #364	; 0x16c
   1a4a8:	mov	r4, r0
   1a4ac:	add	r0, sp, #128	; 0x80
   1a4b0:	bl	159d4 <__snprintf_chk@plt+0x464c>
   1a4b4:	mov	r1, r0
   1a4b8:	mov	r0, r4
   1a4bc:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a4c0:	b	187b4 <__snprintf_chk@plt+0x742c>
   1a4c4:	adds	r0, r2, ip
   1a4c8:	adc	r1, r3, ip, asr #31
   1a4cc:	cmp	r0, #-2147483648	; 0x80000000
   1a4d0:	sbcs	r1, r1, #0
   1a4d4:	movge	r1, #1
   1a4d8:	movlt	r1, #0
   1a4dc:	b	196e4 <__snprintf_chk@plt+0x835c>
   1a4e0:	ldr	r0, [sp, #824]	; 0x338
   1a4e4:	cmp	r0, #0
   1a4e8:	bne	195fc <__snprintf_chk@plt+0x8274>
   1a4ec:	mov	r2, #5
   1a4f0:	ldr	r1, [pc, #-2056]	; 19cf0 <__snprintf_chk@plt+0x8968>
   1a4f4:	bl	110f4 <dcgettext@plt>
   1a4f8:	add	r1, sp, #260	; 0x104
   1a4fc:	add	r4, sp, #364	; 0x16c
   1a500:	mov	r5, r0
   1a504:	ldr	r0, [sp, #148]	; 0x94
   1a508:	bl	11398 <__snprintf_chk@plt+0x10>
   1a50c:	ldr	r2, [sp, #144]	; 0x90
   1a510:	ldr	ip, [sp, #140]	; 0x8c
   1a514:	ldr	r1, [pc, #-2088]	; 19cf4 <__snprintf_chk@plt+0x896c>
   1a518:	mov	r3, #100	; 0x64
   1a51c:	add	r2, r2, #1
   1a520:	str	r2, [sp, #8]
   1a524:	str	ip, [sp, #12]
   1a528:	str	r1, [sp]
   1a52c:	mov	r2, #1
   1a530:	mov	r1, r3
   1a534:	str	r0, [sp, #4]
   1a538:	mov	r0, r4
   1a53c:	bl	11388 <__snprintf_chk@plt>
   1a540:	mov	r1, r4
   1a544:	mov	r0, r5
   1a548:	bl	14cac <__snprintf_chk@plt+0x3924>
   1a54c:	ldr	r3, [sp, #824]	; 0x338
   1a550:	cmp	r3, #0
   1a554:	beq	19600 <__snprintf_chk@plt+0x8278>
   1a558:	ldr	r3, [sp, #820]	; 0x334
   1a55c:	cmp	r3, #0
   1a560:	beq	19600 <__snprintf_chk@plt+0x8278>
   1a564:	b	1a0cc <__snprintf_chk@plt+0x8d44>
   1a568:	adds	r2, r6, r4
   1a56c:	adc	r3, r7, r4, asr #31
   1a570:	cmp	r2, #-2147483648	; 0x80000000
   1a574:	sbcs	r3, r3, #0
   1a578:	movge	r5, #1
   1a57c:	movlt	r5, #0
   1a580:	b	1979c <__snprintf_chk@plt+0x8414>
   1a584:	mov	r2, #-2147483648	; 0x80000000
   1a588:	subs	r2, r2, r6
   1a58c:	mvn	r3, #0
   1a590:	sbc	r3, r3, r7
   1a594:	asr	r1, r4, #31
   1a598:	cmp	r4, r2
   1a59c:	sbcs	r3, r1, r3
   1a5a0:	movlt	r5, #1
   1a5a4:	movge	r5, #0
   1a5a8:	b	1979c <__snprintf_chk@plt+0x8414>
   1a5ac:	adds	r4, r0, r3
   1a5b0:	adc	r5, r1, r3, asr #31
   1a5b4:	cmp	r4, #-2147483648	; 0x80000000
   1a5b8:	sbcs	r2, r5, #0
   1a5bc:	movge	r2, #1
   1a5c0:	movlt	r2, #0
   1a5c4:	b	19740 <__snprintf_chk@plt+0x83b8>
   1a5c8:	mov	r4, #-2147483648	; 0x80000000
   1a5cc:	subs	r4, r4, r0
   1a5d0:	mvn	r5, #0
   1a5d4:	sbc	r5, r5, r1
   1a5d8:	asr	r7, r3, #31
   1a5dc:	cmp	r3, r4
   1a5e0:	sbcs	r2, r7, r5
   1a5e4:	movlt	r2, #1
   1a5e8:	movge	r2, #0
   1a5ec:	b	19740 <__snprintf_chk@plt+0x83b8>
   1a5f0:	b	184c0 <__snprintf_chk@plt+0x7138>
   1a5f4:	push	{r4, r5, r6, r7, r8, lr}
   1a5f8:	mov	r5, r0
   1a5fc:	sub	sp, sp, #8
   1a600:	ldr	r0, [pc, #76]	; 1a654 <__snprintf_chk@plt+0x92cc>
   1a604:	mov	r6, r1
   1a608:	mov	r7, r2
   1a60c:	bl	11184 <getenv@plt>
   1a610:	mov	r8, r0
   1a614:	bl	1c99c <__snprintf_chk@plt+0xb614>
   1a618:	subs	r4, r0, #0
   1a61c:	moveq	r5, r4
   1a620:	beq	1a648 <__snprintf_chk@plt+0x92c0>
   1a624:	mov	r0, r5
   1a628:	stm	sp, {r4, r8}
   1a62c:	mov	r2, r7
   1a630:	mov	r1, r6
   1a634:	mov	r3, #0
   1a638:	bl	184c0 <__snprintf_chk@plt+0x7138>
   1a63c:	mov	r5, r0
   1a640:	mov	r0, r4
   1a644:	bl	1cbe8 <__snprintf_chk@plt+0xb860>
   1a648:	mov	r0, r5
   1a64c:	add	sp, sp, #8
   1a650:	pop	{r4, r5, r6, r7, r8, pc}
   1a654:	andeq	r1, r2, r0, asr r4
   1a658:	cmp	r2, #1
   1a65c:	beq	1a6c0 <__snprintf_chk@plt+0x9338>
   1a660:	cmp	r2, #2
   1a664:	beq	1a6ac <__snprintf_chk@plt+0x9324>
   1a668:	push	{r4, lr}
   1a66c:	mov	r4, r0
   1a670:	sub	sp, sp, #8
   1a674:	mov	r0, #0
   1a678:	bl	110d0 <time@plt>
   1a67c:	add	r3, sp, #8
   1a680:	str	r0, [r3, #-4]!
   1a684:	mov	r0, r3
   1a688:	bl	111d8 <localtime@plt>
   1a68c:	cmp	r0, #0
   1a690:	beq	1a710 <__snprintf_chk@plt+0x9388>
   1a694:	ldr	r3, [r0, #20]
   1a698:	mov	r2, #1
   1a69c:	str	r3, [r4]
   1a6a0:	mov	r0, r2
   1a6a4:	add	sp, sp, #8
   1a6a8:	pop	{r4, pc}
   1a6ac:	tst	r3, #2
   1a6b0:	bne	1a6e8 <__snprintf_chk@plt+0x9360>
   1a6b4:	mov	r2, #0
   1a6b8:	mov	r0, r2
   1a6bc:	bx	lr
   1a6c0:	ldr	ip, [r1]
   1a6c4:	str	ip, [r0]
   1a6c8:	ldr	r1, [r1]
   1a6cc:	cmp	r1, #68	; 0x44
   1a6d0:	bgt	1a6b8 <__snprintf_chk@plt+0x9330>
   1a6d4:	tst	r3, #8
   1a6d8:	addeq	ip, ip, #100	; 0x64
   1a6dc:	streq	ip, [r0]
   1a6e0:	beq	1a6b8 <__snprintf_chk@plt+0x9330>
   1a6e4:	b	1a6b4 <__snprintf_chk@plt+0x932c>
   1a6e8:	ldr	r3, [r1]
   1a6ec:	mov	ip, #100	; 0x64
   1a6f0:	ldr	r1, [r1, #4]
   1a6f4:	mov	r2, #1
   1a6f8:	mla	r3, ip, r3, r1
   1a6fc:	sub	r3, r3, #1888	; 0x760
   1a700:	sub	r3, r3, #12
   1a704:	str	r3, [r0]
   1a708:	mov	r0, r2
   1a70c:	bx	lr
   1a710:	mov	r2, r0
   1a714:	b	1a6a0 <__snprintf_chk@plt+0x9318>
   1a718:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a71c:	sub	sp, sp, #100	; 0x64
   1a720:	mov	r6, r2
   1a724:	str	r0, [sp, #4]
   1a728:	mov	r0, r1
   1a72c:	mov	r4, r1
   1a730:	bl	1122c <strlen@plt>
   1a734:	ands	fp, r6, #4
   1a738:	mov	r5, r0
   1a73c:	beq	1a774 <__snprintf_chk@plt+0x93ec>
   1a740:	mov	r1, #46	; 0x2e
   1a744:	mov	r0, r4
   1a748:	bl	11238 <strchr@plt>
   1a74c:	subs	fp, r0, #0
   1a750:	beq	1a774 <__snprintf_chk@plt+0x93ec>
   1a754:	sub	r3, fp, r4
   1a758:	sub	r5, r5, r3
   1a75c:	cmp	r5, #3
   1a760:	beq	1a770 <__snprintf_chk@plt+0x93e8>
   1a764:	mov	r0, #0
   1a768:	add	sp, sp, #100	; 0x64
   1a76c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a770:	mov	r5, r3
   1a774:	sub	r3, r5, #8
   1a778:	cmp	r3, #4
   1a77c:	bhi	1a764 <__snprintf_chk@plt+0x93dc>
   1a780:	tst	r5, #1
   1a784:	bne	1a764 <__snprintf_chk@plt+0x93dc>
   1a788:	mov	r0, r4
   1a78c:	add	r1, r4, r5
   1a790:	mov	r2, r4
   1a794:	ldrb	r3, [r2], #1
   1a798:	sub	r3, r3, #48	; 0x30
   1a79c:	cmp	r3, #9
   1a7a0:	bhi	1a764 <__snprintf_chk@plt+0x93dc>
   1a7a4:	cmp	r1, r2
   1a7a8:	bne	1a794 <__snprintf_chk@plt+0x940c>
   1a7ac:	asr	r5, r5, #1
   1a7b0:	add	r1, sp, #48	; 0x30
   1a7b4:	add	r4, r4, r5, lsl #1
   1a7b8:	ldrb	r3, [r0]
   1a7bc:	ldrb	r2, [r0, #1]
   1a7c0:	add	r0, r0, #2
   1a7c4:	sub	r3, r3, #48	; 0x30
   1a7c8:	cmp	r4, r0
   1a7cc:	add	r3, r3, r3, lsl #2
   1a7d0:	add	r3, r2, r3, lsl #1
   1a7d4:	sub	r3, r3, #48	; 0x30
   1a7d8:	str	r3, [r1, #4]!
   1a7dc:	bne	1a7b8 <__snprintf_chk@plt+0x9430>
   1a7e0:	tst	r6, #1
   1a7e4:	beq	1a934 <__snprintf_chk@plt+0x95ac>
   1a7e8:	ldr	r1, [sp, #52]	; 0x34
   1a7ec:	ldr	r0, [sp, #56]	; 0x38
   1a7f0:	ldr	lr, [sp, #60]	; 0x3c
   1a7f4:	ldr	ip, [sp, #64]	; 0x40
   1a7f8:	sub	r1, r1, #1
   1a7fc:	str	r1, [sp, #24]
   1a800:	str	r0, [sp, #20]
   1a804:	mov	r3, r6
   1a808:	sub	r2, r5, #4
   1a80c:	add	r1, sp, #68	; 0x44
   1a810:	add	r0, sp, #28
   1a814:	str	lr, [sp, #16]
   1a818:	str	ip, [sp, #12]
   1a81c:	bl	1a658 <__snprintf_chk@plt+0x92d0>
   1a820:	cmp	r0, #0
   1a824:	beq	1a764 <__snprintf_chk@plt+0x93dc>
   1a828:	cmp	fp, #0
   1a82c:	beq	1a85c <__snprintf_chk@plt+0x94d4>
   1a830:	ldrb	r3, [fp, #1]
   1a834:	sub	r3, r3, #48	; 0x30
   1a838:	cmp	r3, #9
   1a83c:	bhi	1a764 <__snprintf_chk@plt+0x93dc>
   1a840:	ldrb	r2, [fp, #2]
   1a844:	sub	r1, r2, #48	; 0x30
   1a848:	cmp	r1, #9
   1a84c:	bhi	1a764 <__snprintf_chk@plt+0x93dc>
   1a850:	add	r3, r3, r3, lsl #2
   1a854:	add	r3, r2, r3, lsl #1
   1a858:	sub	fp, r3, #48	; 0x30
   1a85c:	str	fp, [sp, #8]
   1a860:	ldr	r8, [sp, #12]
   1a864:	ldr	r7, [sp, #16]
   1a868:	ldr	lr, [sp, #20]
   1a86c:	ldr	ip, [sp, #24]
   1a870:	ldr	r1, [sp, #28]
   1a874:	mov	r5, #0
   1a878:	add	r4, sp, #52	; 0x34
   1a87c:	mvn	r9, #0
   1a880:	mov	r6, #59	; 0x3b
   1a884:	b	1a8f8 <__snprintf_chk@plt+0x9570>
   1a888:	ldr	r1, [sp, #28]
   1a88c:	ldr	r3, [sp, #72]	; 0x48
   1a890:	ldr	ip, [sp, #24]
   1a894:	ldr	r8, [sp, #68]	; 0x44
   1a898:	ldr	lr, [sp, #20]
   1a89c:	ldr	sl, [sp, #64]	; 0x40
   1a8a0:	eor	r8, r8, ip
   1a8a4:	eor	r3, r3, r1
   1a8a8:	ldr	r7, [sp, #16]
   1a8ac:	ldr	r2, [sp, #60]	; 0x3c
   1a8b0:	orr	r3, r3, r8
   1a8b4:	eor	sl, sl, lr
   1a8b8:	orr	r3, r3, sl
   1a8bc:	eor	r2, r2, r7
   1a8c0:	orr	r3, r3, r2
   1a8c4:	ldr	r8, [sp, #12]
   1a8c8:	ldr	r2, [sp, #56]	; 0x38
   1a8cc:	ldr	sl, [sp, #8]
   1a8d0:	eor	r2, r8, r2
   1a8d4:	orr	r3, r3, r2
   1a8d8:	ldr	r2, [sp, #52]	; 0x34
   1a8dc:	eor	r2, sl, r2
   1a8e0:	orrs	r3, r3, r2
   1a8e4:	beq	1a97c <__snprintf_chk@plt+0x95f4>
   1a8e8:	cmp	sl, #60	; 0x3c
   1a8ec:	bne	1a764 <__snprintf_chk@plt+0x93dc>
   1a8f0:	mov	r5, #1
   1a8f4:	str	r6, [sp, #8]
   1a8f8:	mov	r0, r4
   1a8fc:	str	fp, [sp, #52]	; 0x34
   1a900:	str	r8, [sp, #56]	; 0x38
   1a904:	str	r7, [sp, #60]	; 0x3c
   1a908:	str	lr, [sp, #64]	; 0x40
   1a90c:	str	ip, [sp, #68]	; 0x44
   1a910:	str	r1, [sp, #72]	; 0x48
   1a914:	str	r9, [sp, #76]	; 0x4c
   1a918:	str	r9, [sp, #84]	; 0x54
   1a91c:	bl	1107c <mktime@plt>
   1a920:	ldr	r3, [sp, #76]	; 0x4c
   1a924:	mov	fp, #59	; 0x3b
   1a928:	cmp	r3, #0
   1a92c:	bge	1a888 <__snprintf_chk@plt+0x9500>
   1a930:	b	1a764 <__snprintf_chk@plt+0x93dc>
   1a934:	add	r4, sp, #52	; 0x34
   1a938:	mov	r3, r6
   1a93c:	mov	r1, r4
   1a940:	sub	r2, r5, #4
   1a944:	add	r0, sp, #28
   1a948:	bl	1a658 <__snprintf_chk@plt+0x92d0>
   1a94c:	cmp	r0, #0
   1a950:	beq	1a764 <__snprintf_chk@plt+0x93dc>
   1a954:	sub	r5, r5, #-1073741820	; 0xc0000004
   1a958:	add	r2, r4, r5, lsl #2
   1a95c:	ldr	r3, [r4, r5, lsl #2]
   1a960:	ldmib	r2, {r0, r1, r2}
   1a964:	sub	r3, r3, #1
   1a968:	str	r3, [sp, #24]
   1a96c:	str	r0, [sp, #20]
   1a970:	str	r1, [sp, #16]
   1a974:	str	r2, [sp, #12]
   1a978:	b	1a828 <__snprintf_chk@plt+0x94a0>
   1a97c:	cmp	r0, #0
   1a980:	blt	1a994 <__snprintf_chk@plt+0x960c>
   1a984:	mvn	r2, #-2147483648	; 0x80000000
   1a988:	sub	r2, r2, r5
   1a98c:	cmp	r0, r2
   1a990:	bgt	1a764 <__snprintf_chk@plt+0x93dc>
   1a994:	ldr	r3, [sp, #4]
   1a998:	add	r0, r5, r0
   1a99c:	str	r0, [r3]
   1a9a0:	mov	r0, #1
   1a9a4:	add	sp, sp, #100	; 0x64
   1a9a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a9ac:	push	{r4, r5, r6, lr}
   1a9b0:	subs	r4, r0, #0
   1a9b4:	beq	1aa28 <__snprintf_chk@plt+0x96a0>
   1a9b8:	mov	r1, #47	; 0x2f
   1a9bc:	bl	11304 <strrchr@plt>
   1a9c0:	subs	r5, r0, #0
   1a9c4:	beq	1aa14 <__snprintf_chk@plt+0x968c>
   1a9c8:	add	r6, r5, #1
   1a9cc:	sub	r3, r6, r4
   1a9d0:	cmp	r3, #6
   1a9d4:	ble	1aa14 <__snprintf_chk@plt+0x968c>
   1a9d8:	mov	r2, #7
   1a9dc:	ldr	r1, [pc, #96]	; 1aa44 <__snprintf_chk@plt+0x96bc>
   1a9e0:	sub	r0, r5, #6
   1a9e4:	bl	11370 <strncmp@plt>
   1a9e8:	cmp	r0, #0
   1a9ec:	bne	1aa14 <__snprintf_chk@plt+0x968c>
   1a9f0:	mov	r2, #3
   1a9f4:	ldr	r1, [pc, #76]	; 1aa48 <__snprintf_chk@plt+0x96c0>
   1a9f8:	mov	r0, r6
   1a9fc:	bl	11370 <strncmp@plt>
   1aa00:	cmp	r0, #0
   1aa04:	movne	r4, r6
   1aa08:	ldreq	r3, [pc, #60]	; 1aa4c <__snprintf_chk@plt+0x96c4>
   1aa0c:	addeq	r4, r5, #4
   1aa10:	streq	r4, [r3]
   1aa14:	ldr	r2, [pc, #52]	; 1aa50 <__snprintf_chk@plt+0x96c8>
   1aa18:	ldr	r3, [pc, #52]	; 1aa54 <__snprintf_chk@plt+0x96cc>
   1aa1c:	str	r4, [r2]
   1aa20:	str	r4, [r3]
   1aa24:	pop	{r4, r5, r6, pc}
   1aa28:	ldr	r3, [pc, #40]	; 1aa58 <__snprintf_chk@plt+0x96d0>
   1aa2c:	mov	r2, #55	; 0x37
   1aa30:	mov	r1, #1
   1aa34:	ldr	r3, [r3]
   1aa38:	ldr	r0, [pc, #28]	; 1aa5c <__snprintf_chk@plt+0x96d4>
   1aa3c:	bl	1113c <fwrite@plt>
   1aa40:	bl	1137c <abort@plt>
   1aa44:	muleq	r2, r4, r0
   1aa48:	muleq	r2, ip, r0
   1aa4c:	andeq	r4, r3, r8, lsl #3
   1aa50:			; <UNDEFINED> instruction: 0x000341bc
   1aa54:	andeq	r4, r3, ip, lsl #3
   1aa58:	muleq	r3, r8, r1
   1aa5c:	andeq	r3, r2, ip, asr r0
   1aa60:	push	{r4, r5, r6, lr}
   1aa64:	mov	r2, #48	; 0x30
   1aa68:	mov	r4, r1
   1aa6c:	mov	r1, #0
   1aa70:	mov	r5, r0
   1aa74:	bl	1128c <memset@plt>
   1aa78:	cmp	r4, #10
   1aa7c:	beq	1aa8c <__snprintf_chk@plt+0x9704>
   1aa80:	str	r4, [r5]
   1aa84:	mov	r0, r5
   1aa88:	pop	{r4, r5, r6, pc}
   1aa8c:	bl	1137c <abort@plt>
   1aa90:	push	{r4, r5, r6, lr}
   1aa94:	mov	r4, r0
   1aa98:	mov	r5, r1
   1aa9c:	bl	1d974 <__snprintf_chk@plt+0xc5ec>
   1aaa0:	ldrb	r3, [r0]
   1aaa4:	bic	r3, r3, #32
   1aaa8:	cmp	r3, #85	; 0x55
   1aaac:	bne	1ab0c <__snprintf_chk@plt+0x9784>
   1aab0:	ldrb	r3, [r0, #1]
   1aab4:	bic	r3, r3, #32
   1aab8:	cmp	r3, #84	; 0x54
   1aabc:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1aac0:	ldrb	r3, [r0, #2]
   1aac4:	bic	r3, r3, #32
   1aac8:	cmp	r3, #70	; 0x46
   1aacc:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1aad0:	ldrb	r3, [r0, #3]
   1aad4:	cmp	r3, #45	; 0x2d
   1aad8:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1aadc:	ldrb	r3, [r0, #4]
   1aae0:	cmp	r3, #56	; 0x38
   1aae4:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1aae8:	ldrb	r3, [r0, #5]
   1aaec:	cmp	r3, #0
   1aaf0:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1aaf4:	ldrb	r2, [r4]
   1aaf8:	ldr	r3, [pc, #152]	; 1ab98 <__snprintf_chk@plt+0x9810>
   1aafc:	ldr	r0, [pc, #152]	; 1ab9c <__snprintf_chk@plt+0x9814>
   1ab00:	cmp	r2, #96	; 0x60
   1ab04:	movne	r0, r3
   1ab08:	pop	{r4, r5, r6, pc}
   1ab0c:	cmp	r3, #71	; 0x47
   1ab10:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1ab14:	ldrb	r3, [r0, #1]
   1ab18:	bic	r3, r3, #32
   1ab1c:	cmp	r3, #66	; 0x42
   1ab20:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1ab24:	ldrb	r3, [r0, #2]
   1ab28:	cmp	r3, #49	; 0x31
   1ab2c:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1ab30:	ldrb	r3, [r0, #3]
   1ab34:	cmp	r3, #56	; 0x38
   1ab38:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1ab3c:	ldrb	r3, [r0, #4]
   1ab40:	cmp	r3, #48	; 0x30
   1ab44:	beq	1ab5c <__snprintf_chk@plt+0x97d4>
   1ab48:	ldr	r3, [pc, #80]	; 1aba0 <__snprintf_chk@plt+0x9818>
   1ab4c:	cmp	r5, #9
   1ab50:	ldr	r0, [pc, #76]	; 1aba4 <__snprintf_chk@plt+0x981c>
   1ab54:	movne	r0, r3
   1ab58:	pop	{r4, r5, r6, pc}
   1ab5c:	ldrb	r3, [r0, #5]
   1ab60:	cmp	r3, #51	; 0x33
   1ab64:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1ab68:	ldrb	r3, [r0, #6]
   1ab6c:	cmp	r3, #48	; 0x30
   1ab70:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1ab74:	ldrb	r3, [r0, #7]
   1ab78:	cmp	r3, #0
   1ab7c:	bne	1ab48 <__snprintf_chk@plt+0x97c0>
   1ab80:	ldrb	r2, [r4]
   1ab84:	ldr	r3, [pc, #28]	; 1aba8 <__snprintf_chk@plt+0x9820>
   1ab88:	ldr	r0, [pc, #28]	; 1abac <__snprintf_chk@plt+0x9824>
   1ab8c:	cmp	r2, #96	; 0x60
   1ab90:	movne	r0, r3
   1ab94:	pop	{r4, r5, r6, pc}
   1ab98:	strdeq	r3, [r2], -r8
   1ab9c:	strdeq	r3, [r2], -r4
   1aba0:	andeq	r3, r2, r8, lsl #2
   1aba4:	andeq	r3, r2, r4, lsl #2
   1aba8:	andeq	r3, r2, r0, lsl #2
   1abac:	strdeq	r3, [r2], -ip
   1abb0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1abb4:	sub	sp, sp, #116	; 0x74
   1abb8:	mov	sl, r0
   1abbc:	str	r3, [sp, #24]
   1abc0:	mov	r3, #1
   1abc4:	mov	r8, r1
   1abc8:	str	r2, [sp, #56]	; 0x38
   1abcc:	str	r3, [sp, #36]	; 0x24
   1abd0:	bl	11154 <__ctype_get_mb_cur_max@plt>
   1abd4:	ldr	r3, [sp, #156]	; 0x9c
   1abd8:	mov	fp, r8
   1abdc:	mov	r2, #0
   1abe0:	lsr	r3, r3, #1
   1abe4:	and	r3, r3, #1
   1abe8:	str	r2, [sp, #68]	; 0x44
   1abec:	str	r3, [sp, #28]
   1abf0:	str	r2, [sp, #40]	; 0x28
   1abf4:	str	r2, [sp, #44]	; 0x2c
   1abf8:	str	r2, [sp, #52]	; 0x34
   1abfc:	str	r2, [sp, #64]	; 0x40
   1ac00:	str	r2, [sp, #72]	; 0x48
   1ac04:	str	sl, [sp, #32]
   1ac08:	str	r0, [sp, #76]	; 0x4c
   1ac0c:	ldr	r3, [sp, #152]	; 0x98
   1ac10:	cmp	r3, #10
   1ac14:	ldrls	pc, [pc, r3, lsl #2]
   1ac18:	b	1bdd8 <__snprintf_chk@plt+0xaa50>
   1ac1c:	andeq	sl, r1, r8, asr #24
   1ac20:	andeq	sl, r1, r0, lsr pc
   1ac24:	andeq	sl, r1, r4, asr pc
   1ac28:	andeq	sl, r1, r8, ror pc
   1ac2c:	andeq	fp, r1, r4, lsr #1
   1ac30:	andeq	fp, r1, r8, ror r0
   1ac34:	andeq	fp, r1, r0, asr r0
   1ac38:	andeq	sl, r1, ip, lsl #31
   1ac3c:	andeq	sl, r1, r4, lsr #31
   1ac40:	andeq	sl, r1, r4, lsr #31
   1ac44:	andeq	sl, r1, r4, lsr #31
   1ac48:	mov	r3, #0
   1ac4c:	mov	r7, r3
   1ac50:	str	r3, [sp, #28]
   1ac54:	ldr	r3, [sp, #44]	; 0x2c
   1ac58:	mov	sl, #0
   1ac5c:	eor	r3, r3, #1
   1ac60:	str	r3, [sp, #60]	; 0x3c
   1ac64:	ldr	r3, [sp, #24]
   1ac68:	cmn	r3, #1
   1ac6c:	beq	1b1d0 <__snprintf_chk@plt+0x9e48>
   1ac70:	ldr	r3, [sp, #24]
   1ac74:	subs	r5, r3, sl
   1ac78:	movne	r5, #1
   1ac7c:	cmp	r5, #0
   1ac80:	beq	1b1e8 <__snprintf_chk@plt+0x9e60>
   1ac84:	ldr	r3, [sp, #152]	; 0x98
   1ac88:	ldr	r8, [sp, #44]	; 0x2c
   1ac8c:	cmp	r3, #2
   1ac90:	moveq	r8, #0
   1ac94:	andne	r8, r8, #1
   1ac98:	ldr	r3, [sp, #52]	; 0x34
   1ac9c:	adds	r9, r3, #0
   1aca0:	movne	r9, #1
   1aca4:	ands	r6, r9, r8
   1aca8:	beq	1b650 <__snprintf_chk@plt+0xa2c8>
   1acac:	ldr	r2, [sp, #52]	; 0x34
   1acb0:	ldr	r1, [sp, #24]
   1acb4:	cmp	r2, #1
   1acb8:	mov	r3, r2
   1acbc:	movls	r3, #0
   1acc0:	movhi	r3, #1
   1acc4:	cmn	r1, #1
   1acc8:	movne	r3, #0
   1accc:	cmp	r3, #0
   1acd0:	add	r4, sl, r2
   1acd4:	beq	1ace4 <__snprintf_chk@plt+0x995c>
   1acd8:	ldr	r0, [sp, #56]	; 0x38
   1acdc:	bl	1122c <strlen@plt>
   1ace0:	str	r0, [sp, #24]
   1ace4:	ldr	r3, [sp, #24]
   1ace8:	cmp	r3, r4
   1acec:	ldr	r3, [sp, #56]	; 0x38
   1acf0:	add	r3, r3, sl
   1acf4:	str	r3, [sp, #48]	; 0x30
   1acf8:	bcc	1b65c <__snprintf_chk@plt+0xa2d4>
   1acfc:	mov	r0, r3
   1ad00:	ldr	r2, [sp, #52]	; 0x34
   1ad04:	ldr	r1, [sp, #64]	; 0x40
   1ad08:	bl	110dc <memcmp@plt>
   1ad0c:	cmp	r0, #0
   1ad10:	bne	1b65c <__snprintf_chk@plt+0xa2d4>
   1ad14:	ldr	r3, [sp, #28]
   1ad18:	cmp	r3, #0
   1ad1c:	bne	1bed8 <__snprintf_chk@plt+0xab50>
   1ad20:	ldr	r3, [sp, #48]	; 0x30
   1ad24:	ldrb	r4, [r3]
   1ad28:	cmp	r4, #126	; 0x7e
   1ad2c:	ldrls	pc, [pc, r4, lsl #2]
   1ad30:	b	1b5f0 <__snprintf_chk@plt+0xa268>
   1ad34:	andeq	fp, r1, r4, lsl r4
   1ad38:	strdeq	fp, [r1], -r0
   1ad3c:	strdeq	fp, [r1], -r0
   1ad40:	strdeq	fp, [r1], -r0
   1ad44:	strdeq	fp, [r1], -r0
   1ad48:	strdeq	fp, [r1], -r0
   1ad4c:	strdeq	fp, [r1], -r0
   1ad50:	strdeq	fp, [r1], -r8
   1ad54:	ldrdeq	fp, [r1], -ip
   1ad58:	ldrdeq	fp, [r1], -r8
   1ad5c:	andeq	fp, r1, ip, lsr r3
   1ad60:	andeq	fp, r1, r0, lsr #6
   1ad64:			; <UNDEFINED> instruction: 0x0001b5b4
   1ad68:	muleq	r1, r0, r5
   1ad6c:	strdeq	fp, [r1], -r0
   1ad70:	strdeq	fp, [r1], -r0
   1ad74:	strdeq	fp, [r1], -r0
   1ad78:	strdeq	fp, [r1], -r0
   1ad7c:	strdeq	fp, [r1], -r0
   1ad80:	strdeq	fp, [r1], -r0
   1ad84:	strdeq	fp, [r1], -r0
   1ad88:	strdeq	fp, [r1], -r0
   1ad8c:	strdeq	fp, [r1], -r0
   1ad90:	strdeq	fp, [r1], -r0
   1ad94:	strdeq	fp, [r1], -r0
   1ad98:	strdeq	fp, [r1], -r0
   1ad9c:	strdeq	fp, [r1], -r0
   1ada0:	strdeq	fp, [r1], -r0
   1ada4:	strdeq	fp, [r1], -r0
   1ada8:	strdeq	fp, [r1], -r0
   1adac:	strdeq	fp, [r1], -r0
   1adb0:	strdeq	fp, [r1], -r0
   1adb4:	ldrdeq	fp, [r1], -r0
   1adb8:	andeq	fp, r1, r4, lsl #10
   1adbc:	andeq	fp, r1, r4, lsl #10
   1adc0:	andeq	fp, r1, r4, lsl r1
   1adc4:	andeq	fp, r1, r4, lsl #10
   1adc8:	muleq	r1, ip, r5
   1adcc:	andeq	fp, r1, r4, lsl #10
   1add0:	andeq	fp, r1, r0, ror r5
   1add4:	andeq	fp, r1, r4, lsl #10
   1add8:	andeq	fp, r1, r4, lsl #10
   1addc:	andeq	fp, r1, r4, lsl #10
   1ade0:	muleq	r1, ip, r5
   1ade4:	muleq	r1, ip, r5
   1ade8:	muleq	r1, ip, r5
   1adec:	muleq	r1, ip, r5
   1adf0:	muleq	r1, ip, r5
   1adf4:	muleq	r1, ip, r5
   1adf8:	muleq	r1, ip, r5
   1adfc:	muleq	r1, ip, r5
   1ae00:	muleq	r1, ip, r5
   1ae04:	muleq	r1, ip, r5
   1ae08:	muleq	r1, ip, r5
   1ae0c:	muleq	r1, ip, r5
   1ae10:	muleq	r1, ip, r5
   1ae14:	muleq	r1, ip, r5
   1ae18:	muleq	r1, ip, r5
   1ae1c:	muleq	r1, ip, r5
   1ae20:	andeq	fp, r1, r4, lsl #10
   1ae24:	andeq	fp, r1, r4, lsl #10
   1ae28:	andeq	fp, r1, r4, lsl #10
   1ae2c:	andeq	fp, r1, r4, lsl #10
   1ae30:	andeq	fp, r1, r0, asr #10
   1ae34:	strdeq	fp, [r1], -r0
   1ae38:	muleq	r1, ip, r5
   1ae3c:	muleq	r1, ip, r5
   1ae40:	muleq	r1, ip, r5
   1ae44:	muleq	r1, ip, r5
   1ae48:	muleq	r1, ip, r5
   1ae4c:	muleq	r1, ip, r5
   1ae50:	muleq	r1, ip, r5
   1ae54:	muleq	r1, ip, r5
   1ae58:	muleq	r1, ip, r5
   1ae5c:	muleq	r1, ip, r5
   1ae60:	muleq	r1, ip, r5
   1ae64:	muleq	r1, ip, r5
   1ae68:	muleq	r1, ip, r5
   1ae6c:	muleq	r1, ip, r5
   1ae70:	muleq	r1, ip, r5
   1ae74:	muleq	r1, ip, r5
   1ae78:	muleq	r1, ip, r5
   1ae7c:	muleq	r1, ip, r5
   1ae80:	muleq	r1, ip, r5
   1ae84:	muleq	r1, ip, r5
   1ae88:	muleq	r1, ip, r5
   1ae8c:	muleq	r1, ip, r5
   1ae90:	muleq	r1, ip, r5
   1ae94:	muleq	r1, ip, r5
   1ae98:	muleq	r1, ip, r5
   1ae9c:	muleq	r1, ip, r5
   1aea0:	andeq	fp, r1, r4, lsl #10
   1aea4:	andeq	fp, r1, r0, ror #4
   1aea8:	muleq	r1, ip, r5
   1aeac:	andeq	fp, r1, r4, lsl #10
   1aeb0:	muleq	r1, ip, r5
   1aeb4:	andeq	fp, r1, r4, lsl #10
   1aeb8:	muleq	r1, ip, r5
   1aebc:	muleq	r1, ip, r5
   1aec0:	muleq	r1, ip, r5
   1aec4:	muleq	r1, ip, r5
   1aec8:	muleq	r1, ip, r5
   1aecc:	muleq	r1, ip, r5
   1aed0:	muleq	r1, ip, r5
   1aed4:	muleq	r1, ip, r5
   1aed8:	muleq	r1, ip, r5
   1aedc:	muleq	r1, ip, r5
   1aee0:	muleq	r1, ip, r5
   1aee4:	muleq	r1, ip, r5
   1aee8:	muleq	r1, ip, r5
   1aeec:	muleq	r1, ip, r5
   1aef0:	muleq	r1, ip, r5
   1aef4:	muleq	r1, ip, r5
   1aef8:	muleq	r1, ip, r5
   1aefc:	muleq	r1, ip, r5
   1af00:	muleq	r1, ip, r5
   1af04:	muleq	r1, ip, r5
   1af08:	muleq	r1, ip, r5
   1af0c:	muleq	r1, ip, r5
   1af10:	muleq	r1, ip, r5
   1af14:	muleq	r1, ip, r5
   1af18:	muleq	r1, ip, r5
   1af1c:	muleq	r1, ip, r5
   1af20:	strdeq	fp, [r1], -r4
   1af24:	andeq	fp, r1, r4, lsl #10
   1af28:	strdeq	fp, [r1], -r4
   1af2c:	andeq	fp, r1, r4, lsl r1
   1af30:	mov	r3, #1
   1af34:	str	r3, [sp, #28]
   1af38:	str	r3, [sp, #52]	; 0x34
   1af3c:	ldr	r3, [pc, #4000]	; 1bee4 <__snprintf_chk@plt+0xab5c>
   1af40:	mov	r7, #0
   1af44:	str	r3, [sp, #64]	; 0x40
   1af48:	mov	r3, #2
   1af4c:	str	r3, [sp, #152]	; 0x98
   1af50:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1af54:	ldr	r3, [sp, #28]
   1af58:	cmp	r3, #0
   1af5c:	beq	1b0b8 <__snprintf_chk@plt+0x9d30>
   1af60:	mov	r3, #1
   1af64:	str	r3, [sp, #52]	; 0x34
   1af68:	ldr	r3, [pc, #3956]	; 1bee4 <__snprintf_chk@plt+0xab5c>
   1af6c:	mov	r7, #0
   1af70:	str	r3, [sp, #64]	; 0x40
   1af74:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1af78:	mov	r3, #1
   1af7c:	str	r3, [sp, #44]	; 0x2c
   1af80:	str	r3, [sp, #52]	; 0x34
   1af84:	str	r3, [sp, #28]
   1af88:	b	1af3c <__snprintf_chk@plt+0x9bb4>
   1af8c:	mov	r3, #0
   1af90:	str	r3, [sp, #28]
   1af94:	mov	r3, #1
   1af98:	str	r3, [sp, #44]	; 0x2c
   1af9c:	mov	r7, #0
   1afa0:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1afa4:	ldr	r3, [sp, #152]	; 0x98
   1afa8:	cmp	r3, #10
   1afac:	beq	1aff0 <__snprintf_chk@plt+0x9c68>
   1afb0:	mov	r2, #5
   1afb4:	ldr	r1, [pc, #3884]	; 1bee8 <__snprintf_chk@plt+0xab60>
   1afb8:	mov	r0, #0
   1afbc:	bl	110f4 <dcgettext@plt>
   1afc0:	ldr	r2, [pc, #3872]	; 1bee8 <__snprintf_chk@plt+0xab60>
   1afc4:	cmp	r0, r2
   1afc8:	str	r0, [sp, #164]	; 0xa4
   1afcc:	beq	1bfd4 <__snprintf_chk@plt+0xac4c>
   1afd0:	mov	r2, #5
   1afd4:	ldr	r1, [pc, #3848]	; 1bee4 <__snprintf_chk@plt+0xab5c>
   1afd8:	mov	r0, #0
   1afdc:	bl	110f4 <dcgettext@plt>
   1afe0:	ldr	r2, [pc, #3836]	; 1bee4 <__snprintf_chk@plt+0xab5c>
   1afe4:	cmp	r0, r2
   1afe8:	str	r0, [sp, #168]	; 0xa8
   1afec:	beq	1bfc4 <__snprintf_chk@plt+0xac3c>
   1aff0:	ldr	r7, [sp, #28]
   1aff4:	cmp	r7, #0
   1aff8:	movne	r7, #0
   1affc:	bne	1b030 <__snprintf_chk@plt+0x9ca8>
   1b000:	ldr	r3, [sp, #164]	; 0xa4
   1b004:	ldrb	r3, [r3]
   1b008:	cmp	r3, #0
   1b00c:	beq	1bfe4 <__snprintf_chk@plt+0xac5c>
   1b010:	ldr	r2, [sp, #164]	; 0xa4
   1b014:	ldr	r1, [sp, #32]
   1b018:	cmp	fp, r7
   1b01c:	strbhi	r3, [r1, r7]
   1b020:	ldrb	r3, [r2, #1]!
   1b024:	add	r7, r7, #1
   1b028:	cmp	r3, #0
   1b02c:	bne	1b018 <__snprintf_chk@plt+0x9c90>
   1b030:	ldr	r0, [sp, #168]	; 0xa8
   1b034:	bl	1122c <strlen@plt>
   1b038:	ldr	r3, [sp, #168]	; 0xa8
   1b03c:	str	r3, [sp, #64]	; 0x40
   1b040:	mov	r3, #1
   1b044:	str	r3, [sp, #44]	; 0x2c
   1b048:	str	r0, [sp, #52]	; 0x34
   1b04c:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1b050:	mov	r3, #1
   1b054:	str	r3, [sp, #44]	; 0x2c
   1b058:	str	r3, [sp, #52]	; 0x34
   1b05c:	str	r3, [sp, #28]
   1b060:	ldr	r3, [pc, #3716]	; 1beec <__snprintf_chk@plt+0xab64>
   1b064:	mov	r7, #0
   1b068:	str	r3, [sp, #64]	; 0x40
   1b06c:	mov	r3, #5
   1b070:	str	r3, [sp, #152]	; 0x98
   1b074:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1b078:	ldr	r3, [sp, #28]
   1b07c:	cmp	r3, #0
   1b080:	beq	1bd80 <__snprintf_chk@plt+0xa9f8>
   1b084:	ldr	r3, [sp, #28]
   1b088:	mov	r7, #0
   1b08c:	str	r3, [sp, #44]	; 0x2c
   1b090:	mov	r3, #1
   1b094:	str	r3, [sp, #52]	; 0x34
   1b098:	ldr	r3, [pc, #3660]	; 1beec <__snprintf_chk@plt+0xab64>
   1b09c:	str	r3, [sp, #64]	; 0x40
   1b0a0:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1b0a4:	ldr	r3, [sp, #28]
   1b0a8:	cmp	r3, #0
   1b0ac:	mov	r3, #1
   1b0b0:	streq	r3, [sp, #44]	; 0x2c
   1b0b4:	bne	1af38 <__snprintf_chk@plt+0x9bb0>
   1b0b8:	cmp	fp, #0
   1b0bc:	beq	1bdb0 <__snprintf_chk@plt+0xaa28>
   1b0c0:	ldr	r3, [sp, #32]
   1b0c4:	mov	r2, #39	; 0x27
   1b0c8:	mov	r7, #1
   1b0cc:	strb	r2, [r3]
   1b0d0:	mov	r3, #0
   1b0d4:	str	r3, [sp, #28]
   1b0d8:	mov	r3, #1
   1b0dc:	str	r3, [sp, #52]	; 0x34
   1b0e0:	ldr	r3, [pc, #3580]	; 1bee4 <__snprintf_chk@plt+0xab5c>
   1b0e4:	str	r3, [sp, #64]	; 0x40
   1b0e8:	mov	r3, #2
   1b0ec:	str	r3, [sp, #152]	; 0x98
   1b0f0:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1b0f4:	ldr	r3, [sp, #24]
   1b0f8:	cmn	r3, #1
   1b0fc:	beq	1bd14 <__snprintf_chk@plt+0xa98c>
   1b100:	ldr	r3, [sp, #24]
   1b104:	subs	r3, r3, #1
   1b108:	movne	r3, #1
   1b10c:	cmp	r3, #0
   1b110:	bne	1b11c <__snprintf_chk@plt+0x9d94>
   1b114:	cmp	sl, #0
   1b118:	beq	1b508 <__snprintf_chk@plt+0xa180>
   1b11c:	ldr	r3, [sp, #152]	; 0x98
   1b120:	mov	r5, #0
   1b124:	sub	r2, r3, #2
   1b128:	mov	r8, r5
   1b12c:	clz	r2, r2
   1b130:	lsr	r2, r2, #5
   1b134:	ldr	r3, [sp, #60]	; 0x3c
   1b138:	ldr	r1, [sp, #28]
   1b13c:	orr	r3, r2, r3
   1b140:	eor	r3, r3, #1
   1b144:	orr	r3, r1, r3
   1b148:	tst	r3, #255	; 0xff
   1b14c:	bne	1b878 <__snprintf_chk@plt+0xa4f0>
   1b150:	cmp	r6, #0
   1b154:	bne	1b2a4 <__snprintf_chk@plt+0x9f1c>
   1b158:	ldr	r3, [sp, #40]	; 0x28
   1b15c:	eor	r8, r8, #1
   1b160:	and	r8, r8, r3
   1b164:	add	sl, sl, #1
   1b168:	uxtb	r6, r8
   1b16c:	cmp	r6, #0
   1b170:	beq	1b1a4 <__snprintf_chk@plt+0x9e1c>
   1b174:	cmp	fp, r7
   1b178:	movhi	r2, #39	; 0x27
   1b17c:	ldrhi	r3, [sp, #32]
   1b180:	strbhi	r2, [r3, r7]
   1b184:	add	r3, r7, #1
   1b188:	cmp	fp, r3
   1b18c:	movhi	r1, #39	; 0x27
   1b190:	ldrhi	r2, [sp, #32]
   1b194:	add	r7, r7, #2
   1b198:	strbhi	r1, [r2, r3]
   1b19c:	mov	r3, #0
   1b1a0:	str	r3, [sp, #40]	; 0x28
   1b1a4:	cmp	r7, fp
   1b1a8:	ldrcc	r3, [sp, #32]
   1b1ac:	strbcc	r4, [r3, r7]
   1b1b0:	ldr	r3, [sp, #36]	; 0x24
   1b1b4:	cmp	r5, #0
   1b1b8:	moveq	r3, #0
   1b1bc:	str	r3, [sp, #36]	; 0x24
   1b1c0:	ldr	r3, [sp, #24]
   1b1c4:	add	r7, r7, #1
   1b1c8:	cmn	r3, #1
   1b1cc:	bne	1ac70 <__snprintf_chk@plt+0x98e8>
   1b1d0:	ldr	r3, [sp, #56]	; 0x38
   1b1d4:	ldrb	r5, [r3, sl]
   1b1d8:	adds	r5, r5, #0
   1b1dc:	movne	r5, #1
   1b1e0:	cmp	r5, #0
   1b1e4:	bne	1ac84 <__snprintf_chk@plt+0x98fc>
   1b1e8:	ldr	r3, [sp, #152]	; 0x98
   1b1ec:	ldr	r1, [sp, #28]
   1b1f0:	sub	r3, r3, #2
   1b1f4:	clz	r3, r3
   1b1f8:	lsr	r3, r3, #5
   1b1fc:	and	r9, r1, r3
   1b200:	cmp	r7, #0
   1b204:	movne	r2, #0
   1b208:	andeq	r2, r9, #1
   1b20c:	cmp	r2, #0
   1b210:	bne	1bbec <__snprintf_chk@plt+0xa864>
   1b214:	eor	r2, r1, #1
   1b218:	ands	r3, r3, r2
   1b21c:	beq	1c0a8 <__snprintf_chk@plt+0xad20>
   1b220:	ldr	r2, [sp, #68]	; 0x44
   1b224:	cmp	r2, #0
   1b228:	beq	1c094 <__snprintf_chk@plt+0xad0c>
   1b22c:	ldr	r3, [sp, #36]	; 0x24
   1b230:	cmp	r3, #0
   1b234:	bne	1c04c <__snprintf_chk@plt+0xacc4>
   1b238:	ldr	r2, [sp, #72]	; 0x48
   1b23c:	clz	r3, fp
   1b240:	cmp	r2, #0
   1b244:	lsr	r3, r3, #5
   1b248:	moveq	r3, #0
   1b24c:	cmp	r3, #0
   1b250:	beq	1bfec <__snprintf_chk@plt+0xac64>
   1b254:	str	r3, [sp, #68]	; 0x44
   1b258:	ldr	fp, [sp, #72]	; 0x48
   1b25c:	b	1ac0c <__snprintf_chk@plt+0x9884>
   1b260:	ldr	r3, [sp, #152]	; 0x98
   1b264:	cmp	r3, #2
   1b268:	beq	1b8bc <__snprintf_chk@plt+0xa534>
   1b26c:	ldr	r3, [sp, #44]	; 0x2c
   1b270:	ldr	r2, [sp, #28]
   1b274:	and	r2, r3, r2
   1b278:	ands	r2, r9, r2
   1b27c:	bne	1b8c8 <__snprintf_chk@plt+0xa540>
   1b280:	mov	r4, #92	; 0x5c
   1b284:	mov	r3, r4
   1b288:	ldr	r1, [sp, #44]	; 0x2c
   1b28c:	cmp	r1, #0
   1b290:	moveq	r5, #0
   1b294:	moveq	r8, r1
   1b298:	beq	1b134 <__snprintf_chk@plt+0x9dac>
   1b29c:	mov	r4, r3
   1b2a0:	mov	r5, #0
   1b2a4:	ldr	r3, [sp, #28]
   1b2a8:	cmp	r3, #0
   1b2ac:	bne	1b8b0 <__snprintf_chk@plt+0xa528>
   1b2b0:	ldr	r3, [sp, #40]	; 0x28
   1b2b4:	eor	r9, r3, #1
   1b2b8:	and	r9, r9, r2
   1b2bc:	ands	r9, r9, #255	; 0xff
   1b2c0:	beq	1b304 <__snprintf_chk@plt+0x9f7c>
   1b2c4:	cmp	fp, r7
   1b2c8:	movhi	r2, #39	; 0x27
   1b2cc:	ldrhi	r3, [sp, #32]
   1b2d0:	str	r9, [sp, #40]	; 0x28
   1b2d4:	strbhi	r2, [r3, r7]
   1b2d8:	add	r3, r7, #1
   1b2dc:	cmp	fp, r3
   1b2e0:	movhi	r1, #36	; 0x24
   1b2e4:	ldrhi	r2, [sp, #32]
   1b2e8:	strbhi	r1, [r2, r3]
   1b2ec:	add	r3, r7, #2
   1b2f0:	cmp	fp, r3
   1b2f4:	add	r7, r7, #3
   1b2f8:	ldrhi	r2, [sp, #32]
   1b2fc:	movhi	r1, #39	; 0x27
   1b300:	strbhi	r1, [r2, r3]
   1b304:	cmp	fp, r7
   1b308:	movhi	r2, #92	; 0x5c
   1b30c:	ldrhi	r3, [sp, #32]
   1b310:	add	sl, sl, #1
   1b314:	strbhi	r2, [r3, r7]
   1b318:	add	r7, r7, #1
   1b31c:	b	1b1a4 <__snprintf_chk@plt+0x9e1c>
   1b320:	ldr	r3, [sp, #152]	; 0x98
   1b324:	mov	r4, #11
   1b328:	sub	r2, r3, #2
   1b32c:	mov	r3, #118	; 0x76
   1b330:	clz	r2, r2
   1b334:	lsr	r2, r2, #5
   1b338:	b	1b288 <__snprintf_chk@plt+0x9f00>
   1b33c:	mov	r4, #10
   1b340:	mov	r3, #110	; 0x6e
   1b344:	ldr	r2, [sp, #152]	; 0x98
   1b348:	ldr	r1, [sp, #28]
   1b34c:	sub	r2, r2, #2
   1b350:	clz	r2, r2
   1b354:	lsr	r2, r2, #5
   1b358:	ands	r1, r1, r2
   1b35c:	beq	1b288 <__snprintf_chk@plt+0x9f00>
   1b360:	ldr	sl, [sp, #32]
   1b364:	mov	r8, fp
   1b368:	mov	r2, r1
   1b36c:	mov	r3, #2
   1b370:	str	r3, [sp, #152]	; 0x98
   1b374:	ldr	r9, [sp, #44]	; 0x2c
   1b378:	ldr	r3, [sp, #152]	; 0x98
   1b37c:	and	r9, r9, r2
   1b380:	tst	r9, #255	; 0xff
   1b384:	movne	r3, #4
   1b388:	str	r3, [sp, #152]	; 0x98
   1b38c:	ldr	r3, [sp, #156]	; 0x9c
   1b390:	mov	ip, #0
   1b394:	bic	r3, r3, #2
   1b398:	str	r3, [sp, #4]
   1b39c:	ldr	r3, [sp, #168]	; 0xa8
   1b3a0:	ldr	r2, [sp, #56]	; 0x38
   1b3a4:	str	r3, [sp, #16]
   1b3a8:	ldr	r3, [sp, #164]	; 0xa4
   1b3ac:	mov	r1, r8
   1b3b0:	str	r3, [sp, #12]
   1b3b4:	ldr	r3, [sp, #152]	; 0x98
   1b3b8:	mov	r0, sl
   1b3bc:	str	r3, [sp]
   1b3c0:	str	ip, [sp, #8]
   1b3c4:	ldr	r3, [sp, #24]
   1b3c8:	bl	1abb0 <__snprintf_chk@plt+0x9828>
   1b3cc:	mov	fp, r0
   1b3d0:	mov	r0, fp
   1b3d4:	add	sp, sp, #116	; 0x74
   1b3d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b3dc:	ldr	r3, [sp, #152]	; 0x98
   1b3e0:	mov	r4, #8
   1b3e4:	sub	r2, r3, #2
   1b3e8:	mov	r3, #98	; 0x62
   1b3ec:	clz	r2, r2
   1b3f0:	lsr	r2, r2, #5
   1b3f4:	b	1b288 <__snprintf_chk@plt+0x9f00>
   1b3f8:	ldr	r3, [sp, #152]	; 0x98
   1b3fc:	mov	r4, #7
   1b400:	sub	r2, r3, #2
   1b404:	mov	r3, #97	; 0x61
   1b408:	clz	r2, r2
   1b40c:	lsr	r2, r2, #5
   1b410:	b	1b288 <__snprintf_chk@plt+0x9f00>
   1b414:	ldr	r3, [sp, #44]	; 0x2c
   1b418:	cmp	r3, #0
   1b41c:	beq	1bc00 <__snprintf_chk@plt+0xa878>
   1b420:	ldr	r3, [sp, #28]
   1b424:	cmp	r3, #0
   1b428:	bne	1bed8 <__snprintf_chk@plt+0xab50>
   1b42c:	ldr	r3, [sp, #152]	; 0x98
   1b430:	sub	r2, r3, #2
   1b434:	ldr	r3, [sp, #40]	; 0x28
   1b438:	clz	r2, r2
   1b43c:	eor	r3, r3, #1
   1b440:	lsr	r2, r2, #5
   1b444:	ands	r3, r2, r3
   1b448:	moveq	r1, r7
   1b44c:	beq	1b490 <__snprintf_chk@plt+0xa108>
   1b450:	cmp	fp, r7
   1b454:	movhi	r0, #39	; 0x27
   1b458:	ldrhi	r1, [sp, #32]
   1b45c:	str	r3, [sp, #40]	; 0x28
   1b460:	strbhi	r0, [r1, r7]
   1b464:	add	r1, r7, #1
   1b468:	cmp	fp, r1
   1b46c:	movhi	ip, #36	; 0x24
   1b470:	ldrhi	r0, [sp, #32]
   1b474:	strbhi	ip, [r0, r1]
   1b478:	add	r1, r7, #2
   1b47c:	cmp	fp, r1
   1b480:	movhi	ip, #39	; 0x27
   1b484:	ldrhi	r0, [sp, #32]
   1b488:	strbhi	ip, [r0, r1]
   1b48c:	add	r1, r7, #3
   1b490:	cmp	fp, r1
   1b494:	movhi	r0, #92	; 0x5c
   1b498:	ldrhi	r3, [sp, #32]
   1b49c:	add	r7, r1, #1
   1b4a0:	strbhi	r0, [r3, r1]
   1b4a4:	cmp	r8, #0
   1b4a8:	beq	1bdec <__snprintf_chk@plt+0xaa64>
   1b4ac:	ldr	r0, [sp, #24]
   1b4b0:	add	r3, sl, #1
   1b4b4:	cmp	r3, r0
   1b4b8:	bcs	1bd28 <__snprintf_chk@plt+0xa9a0>
   1b4bc:	ldr	r0, [sp, #56]	; 0x38
   1b4c0:	ldrb	r3, [r0, r3]
   1b4c4:	sub	r3, r3, #48	; 0x30
   1b4c8:	cmp	r3, #9
   1b4cc:	bhi	1bd28 <__snprintf_chk@plt+0xa9a0>
   1b4d0:	cmp	fp, r7
   1b4d4:	movhi	r3, #48	; 0x30
   1b4d8:	ldrhi	r0, [sp, #32]
   1b4dc:	ldr	r5, [sp, #28]
   1b4e0:	mov	r4, #48	; 0x30
   1b4e4:	strbhi	r3, [r0, r7]
   1b4e8:	add	r3, r1, #2
   1b4ec:	cmp	fp, r3
   1b4f0:	movhi	r0, #48	; 0x30
   1b4f4:	ldrhi	ip, [sp, #32]
   1b4f8:	add	r7, r1, #3
   1b4fc:	strbhi	r0, [ip, r3]
   1b500:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1b504:	mov	r5, #0
   1b508:	ldr	r3, [sp, #152]	; 0x98
   1b50c:	sub	r2, r3, #2
   1b510:	ldr	r3, [sp, #28]
   1b514:	clz	r2, r2
   1b518:	lsr	r2, r2, #5
   1b51c:	ands	r8, r3, r2
   1b520:	beq	1b134 <__snprintf_chk@plt+0x9dac>
   1b524:	mov	r3, r8
   1b528:	mov	r2, r3
   1b52c:	mov	r3, #2
   1b530:	ldr	sl, [sp, #32]
   1b534:	mov	r8, fp
   1b538:	str	r3, [sp, #152]	; 0x98
   1b53c:	b	1b374 <__snprintf_chk@plt+0x9fec>
   1b540:	ldr	r3, [sp, #152]	; 0x98
   1b544:	cmp	r3, #2
   1b548:	beq	1bc6c <__snprintf_chk@plt+0xa8e4>
   1b54c:	cmp	r3, #5
   1b550:	beq	1bc2c <__snprintf_chk@plt+0xa8a4>
   1b554:	mov	r5, #0
   1b558:	sub	r2, r3, #2
   1b55c:	mov	r8, r5
   1b560:	clz	r2, r2
   1b564:	mov	r4, #63	; 0x3f
   1b568:	lsr	r2, r2, #5
   1b56c:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1b570:	ldr	r3, [sp, #152]	; 0x98
   1b574:	cmp	r3, #2
   1b578:	beq	1bc8c <__snprintf_chk@plt+0xa904>
   1b57c:	mov	r2, #0
   1b580:	str	r5, [sp, #68]	; 0x44
   1b584:	mov	r8, r2
   1b588:	mov	r4, #39	; 0x27
   1b58c:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1b590:	mov	r4, #13
   1b594:	mov	r3, #114	; 0x72
   1b598:	b	1b344 <__snprintf_chk@plt+0x9fbc>
   1b59c:	ldr	r3, [sp, #152]	; 0x98
   1b5a0:	mov	r8, #0
   1b5a4:	sub	r2, r3, #2
   1b5a8:	clz	r2, r2
   1b5ac:	lsr	r2, r2, #5
   1b5b0:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1b5b4:	ldr	r3, [sp, #152]	; 0x98
   1b5b8:	mov	r4, #12
   1b5bc:	sub	r2, r3, #2
   1b5c0:	mov	r3, #102	; 0x66
   1b5c4:	clz	r2, r2
   1b5c8:	lsr	r2, r2, #5
   1b5cc:	b	1b288 <__snprintf_chk@plt+0x9f00>
   1b5d0:	mov	r5, r6
   1b5d4:	b	1b508 <__snprintf_chk@plt+0xa180>
   1b5d8:	ldr	r3, [sp, #152]	; 0x98
   1b5dc:	sub	r2, r3, #2
   1b5e0:	mov	r3, #116	; 0x74
   1b5e4:	clz	r2, r2
   1b5e8:	lsr	r2, r2, #5
   1b5ec:	b	1b288 <__snprintf_chk@plt+0x9f00>
   1b5f0:	ldr	r8, [sp, #76]	; 0x4c
   1b5f4:	cmp	r8, #1
   1b5f8:	bne	1baa8 <__snprintf_chk@plt+0xa720>
   1b5fc:	bl	11214 <__ctype_b_loc@plt>
   1b600:	sxth	r3, r4
   1b604:	mov	ip, r8
   1b608:	lsl	r3, r3, #1
   1b60c:	ldr	r2, [r0]
   1b610:	ldrh	r3, [r2, r3]
   1b614:	and	r3, r3, #16384	; 0x4000
   1b618:	cmp	r3, #0
   1b61c:	movne	r5, #1
   1b620:	moveq	r5, #0
   1b624:	moveq	r3, #1
   1b628:	movne	r3, #0
   1b62c:	ldr	r2, [sp, #44]	; 0x2c
   1b630:	and	r3, r3, r2
   1b634:	ands	r8, r3, #255	; 0xff
   1b638:	bne	1b93c <__snprintf_chk@plt+0xa5b4>
   1b63c:	ldr	r3, [sp, #152]	; 0x98
   1b640:	sub	r2, r3, #2
   1b644:	clz	r2, r2
   1b648:	lsr	r2, r2, #5
   1b64c:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1b650:	ldr	r3, [sp, #56]	; 0x38
   1b654:	add	r3, r3, sl
   1b658:	str	r3, [sp, #48]	; 0x30
   1b65c:	ldr	r3, [sp, #48]	; 0x30
   1b660:	mov	r6, #0
   1b664:	ldrb	r4, [r3]
   1b668:	cmp	r4, #126	; 0x7e
   1b66c:	ldrls	pc, [pc, r4, lsl #2]
   1b670:	b	1b5f0 <__snprintf_chk@plt+0xa268>
   1b674:	andeq	fp, r1, r4, lsl r4
   1b678:	strdeq	fp, [r1], -r0
   1b67c:	strdeq	fp, [r1], -r0
   1b680:	strdeq	fp, [r1], -r0
   1b684:	strdeq	fp, [r1], -r0
   1b688:	strdeq	fp, [r1], -r0
   1b68c:	strdeq	fp, [r1], -r0
   1b690:	strdeq	fp, [r1], -r8
   1b694:	ldrdeq	fp, [r1], -ip
   1b698:	andeq	fp, r1, r0, ror r8
   1b69c:	andeq	fp, r1, ip, lsr r3
   1b6a0:	andeq	fp, r1, r0, lsr #6
   1b6a4:			; <UNDEFINED> instruction: 0x0001b5b4
   1b6a8:	muleq	r1, r0, r5
   1b6ac:	strdeq	fp, [r1], -r0
   1b6b0:	strdeq	fp, [r1], -r0
   1b6b4:	strdeq	fp, [r1], -r0
   1b6b8:	strdeq	fp, [r1], -r0
   1b6bc:	strdeq	fp, [r1], -r0
   1b6c0:	strdeq	fp, [r1], -r0
   1b6c4:	strdeq	fp, [r1], -r0
   1b6c8:	strdeq	fp, [r1], -r0
   1b6cc:	strdeq	fp, [r1], -r0
   1b6d0:	strdeq	fp, [r1], -r0
   1b6d4:	strdeq	fp, [r1], -r0
   1b6d8:	strdeq	fp, [r1], -r0
   1b6dc:	strdeq	fp, [r1], -r0
   1b6e0:	strdeq	fp, [r1], -r0
   1b6e4:	strdeq	fp, [r1], -r0
   1b6e8:	strdeq	fp, [r1], -r0
   1b6ec:	strdeq	fp, [r1], -r0
   1b6f0:	strdeq	fp, [r1], -r0
   1b6f4:	andeq	fp, r1, r8, lsl #10
   1b6f8:	andeq	fp, r1, r4, lsl #10
   1b6fc:	andeq	fp, r1, r4, lsl #10
   1b700:	andeq	fp, r1, r4, lsl r1
   1b704:	andeq	fp, r1, r4, lsl #10
   1b708:	muleq	r1, ip, r5
   1b70c:	andeq	fp, r1, r4, lsl #10
   1b710:	andeq	fp, r1, r0, ror r5
   1b714:	andeq	fp, r1, r4, lsl #10
   1b718:	andeq	fp, r1, r4, lsl #10
   1b71c:	andeq	fp, r1, r4, lsl #10
   1b720:	muleq	r1, ip, r5
   1b724:	muleq	r1, ip, r5
   1b728:	muleq	r1, ip, r5
   1b72c:	muleq	r1, ip, r5
   1b730:	muleq	r1, ip, r5
   1b734:	muleq	r1, ip, r5
   1b738:	muleq	r1, ip, r5
   1b73c:	muleq	r1, ip, r5
   1b740:	muleq	r1, ip, r5
   1b744:	muleq	r1, ip, r5
   1b748:	muleq	r1, ip, r5
   1b74c:	muleq	r1, ip, r5
   1b750:	muleq	r1, ip, r5
   1b754:	muleq	r1, ip, r5
   1b758:	muleq	r1, ip, r5
   1b75c:	muleq	r1, ip, r5
   1b760:	andeq	fp, r1, r4, lsl #10
   1b764:	andeq	fp, r1, r4, lsl #10
   1b768:	andeq	fp, r1, r4, lsl #10
   1b76c:	andeq	fp, r1, r4, lsl #10
   1b770:	andeq	fp, r1, r0, asr #10
   1b774:	strdeq	fp, [r1], -r0
   1b778:	muleq	r1, ip, r5
   1b77c:	muleq	r1, ip, r5
   1b780:	muleq	r1, ip, r5
   1b784:	muleq	r1, ip, r5
   1b788:	muleq	r1, ip, r5
   1b78c:	muleq	r1, ip, r5
   1b790:	muleq	r1, ip, r5
   1b794:	muleq	r1, ip, r5
   1b798:	muleq	r1, ip, r5
   1b79c:	muleq	r1, ip, r5
   1b7a0:	muleq	r1, ip, r5
   1b7a4:	muleq	r1, ip, r5
   1b7a8:	muleq	r1, ip, r5
   1b7ac:	muleq	r1, ip, r5
   1b7b0:	muleq	r1, ip, r5
   1b7b4:	muleq	r1, ip, r5
   1b7b8:	muleq	r1, ip, r5
   1b7bc:	muleq	r1, ip, r5
   1b7c0:	muleq	r1, ip, r5
   1b7c4:	muleq	r1, ip, r5
   1b7c8:	muleq	r1, ip, r5
   1b7cc:	muleq	r1, ip, r5
   1b7d0:	muleq	r1, ip, r5
   1b7d4:	muleq	r1, ip, r5
   1b7d8:	muleq	r1, ip, r5
   1b7dc:	muleq	r1, ip, r5
   1b7e0:	andeq	fp, r1, r4, lsl #10
   1b7e4:	andeq	fp, r1, r0, ror #4
   1b7e8:	muleq	r1, ip, r5
   1b7ec:	andeq	fp, r1, r4, lsl #10
   1b7f0:	muleq	r1, ip, r5
   1b7f4:	andeq	fp, r1, r4, lsl #10
   1b7f8:	muleq	r1, ip, r5
   1b7fc:	muleq	r1, ip, r5
   1b800:	muleq	r1, ip, r5
   1b804:	muleq	r1, ip, r5
   1b808:	muleq	r1, ip, r5
   1b80c:	muleq	r1, ip, r5
   1b810:	muleq	r1, ip, r5
   1b814:	muleq	r1, ip, r5
   1b818:	muleq	r1, ip, r5
   1b81c:	muleq	r1, ip, r5
   1b820:	muleq	r1, ip, r5
   1b824:	muleq	r1, ip, r5
   1b828:	muleq	r1, ip, r5
   1b82c:	muleq	r1, ip, r5
   1b830:	muleq	r1, ip, r5
   1b834:	muleq	r1, ip, r5
   1b838:	muleq	r1, ip, r5
   1b83c:	muleq	r1, ip, r5
   1b840:	muleq	r1, ip, r5
   1b844:	muleq	r1, ip, r5
   1b848:	muleq	r1, ip, r5
   1b84c:	muleq	r1, ip, r5
   1b850:	muleq	r1, ip, r5
   1b854:	muleq	r1, ip, r5
   1b858:	muleq	r1, ip, r5
   1b85c:	muleq	r1, ip, r5
   1b860:	strdeq	fp, [r1], -r4
   1b864:	andeq	fp, r1, r4, lsl #10
   1b868:	strdeq	fp, [r1], -r4
   1b86c:	andeq	fp, r1, r4, lsl r1
   1b870:	mov	r3, #116	; 0x74
   1b874:	b	1b344 <__snprintf_chk@plt+0x9fbc>
   1b878:	ldr	r3, [sp, #160]	; 0xa0
   1b87c:	cmp	r3, #0
   1b880:	beq	1b150 <__snprintf_chk@plt+0x9dc8>
   1b884:	lsr	r3, r4, #5
   1b888:	ldr	r0, [sp, #160]	; 0xa0
   1b88c:	uxtb	r3, r3
   1b890:	and	r1, r4, #31
   1b894:	ldr	r0, [r0, r3, lsl #2]
   1b898:	lsr	r3, r0, r1
   1b89c:	tst	r3, #1
   1b8a0:	beq	1b150 <__snprintf_chk@plt+0x9dc8>
   1b8a4:	ldr	r3, [sp, #28]
   1b8a8:	cmp	r3, #0
   1b8ac:	beq	1b2b0 <__snprintf_chk@plt+0x9f28>
   1b8b0:	ldr	sl, [sp, #32]
   1b8b4:	mov	r8, fp
   1b8b8:	b	1b374 <__snprintf_chk@plt+0x9fec>
   1b8bc:	ldr	r3, [sp, #28]
   1b8c0:	cmp	r3, #0
   1b8c4:	bne	1be18 <__snprintf_chk@plt+0xaa90>
   1b8c8:	add	sl, sl, #1
   1b8cc:	ldr	r6, [sp, #40]	; 0x28
   1b8d0:	mov	r5, #0
   1b8d4:	mov	r4, #92	; 0x5c
   1b8d8:	b	1b16c <__snprintf_chk@plt+0x9de4>
   1b8dc:	cmp	r9, r8
   1b8e0:	bne	1bb50 <__snprintf_chk@plt+0xa7c8>
   1b8e4:	ldr	r0, [sp, #100]	; 0x64
   1b8e8:	bl	11124 <iswprint@plt>
   1b8ec:	add	r5, r5, r4
   1b8f0:	cmp	r0, #0
   1b8f4:	add	r0, sp, #104	; 0x68
   1b8f8:	moveq	r6, #0
   1b8fc:	bl	110c4 <mbsinit@plt>
   1b900:	cmp	r0, #0
   1b904:	beq	1bae4 <__snprintf_chk@plt+0xa75c>
   1b908:	mov	r2, r6
   1b90c:	mov	ip, r5
   1b910:	eor	r5, r2, #1
   1b914:	ldr	r4, [sp, #80]	; 0x50
   1b918:	ldr	r6, [sp, #84]	; 0x54
   1b91c:	ldr	r7, [sp, #88]	; 0x58
   1b920:	uxtb	r5, r5
   1b924:	cmp	ip, #1
   1b928:	bls	1be28 <__snprintf_chk@plt+0xaaa0>
   1b92c:	ldr	r3, [sp, #44]	; 0x2c
   1b930:	and	r8, r3, r5
   1b934:	mov	r5, r2
   1b938:	uxtb	r8, r8
   1b93c:	add	r2, sl, ip
   1b940:	ldr	r0, [sp, #48]	; 0x30
   1b944:	mov	r1, #0
   1b948:	str	r5, [sp, #48]	; 0x30
   1b94c:	ldr	r9, [sp, #28]
   1b950:	ldr	ip, [sp, #40]	; 0x28
   1b954:	ldr	r3, [sp, #32]
   1b958:	ldr	r5, [sp, #152]	; 0x98
   1b95c:	b	1ba18 <__snprintf_chk@plt+0xa690>
   1b960:	cmp	r9, #0
   1b964:	bne	1bd3c <__snprintf_chk@plt+0xa9b4>
   1b968:	eor	r1, ip, #1
   1b96c:	cmp	r5, #2
   1b970:	movne	r1, #0
   1b974:	andeq	r1, r1, #1
   1b978:	cmp	r1, #0
   1b97c:	beq	1b9b4 <__snprintf_chk@plt+0xa62c>
   1b980:	cmp	fp, r7
   1b984:	movhi	ip, #39	; 0x27
   1b988:	strbhi	ip, [r3, r7]
   1b98c:	add	ip, r7, #1
   1b990:	cmp	fp, ip
   1b994:	movhi	lr, #36	; 0x24
   1b998:	strbhi	lr, [r3, ip]
   1b99c:	add	ip, r7, #2
   1b9a0:	cmp	fp, ip
   1b9a4:	movhi	lr, #39	; 0x27
   1b9a8:	strbhi	lr, [r3, ip]
   1b9ac:	add	r7, r7, #3
   1b9b0:	mov	ip, r1
   1b9b4:	cmp	fp, r7
   1b9b8:	movhi	r1, #92	; 0x5c
   1b9bc:	strbhi	r1, [r3, r7]
   1b9c0:	add	r1, r7, #1
   1b9c4:	cmp	fp, r1
   1b9c8:	lsrhi	lr, r4, #6
   1b9cc:	addhi	lr, lr, #48	; 0x30
   1b9d0:	strbhi	lr, [r3, r1]
   1b9d4:	add	lr, r7, #2
   1b9d8:	cmp	fp, lr
   1b9dc:	lsrhi	r1, r4, #3
   1b9e0:	andhi	r1, r1, #7
   1b9e4:	addhi	r1, r1, #48	; 0x30
   1b9e8:	add	sl, sl, #1
   1b9ec:	strbhi	r1, [r3, lr]
   1b9f0:	and	r4, r4, #7
   1b9f4:	cmp	r2, sl
   1b9f8:	add	r4, r4, #48	; 0x30
   1b9fc:	add	r7, r7, #3
   1ba00:	bls	1bd60 <__snprintf_chk@plt+0xa9d8>
   1ba04:	mov	r1, r8
   1ba08:	cmp	fp, r7
   1ba0c:	strbhi	r4, [r3, r7]
   1ba10:	ldrb	r4, [r0, #1]!
   1ba14:	add	r7, r7, #1
   1ba18:	cmp	r8, #0
   1ba1c:	bne	1b960 <__snprintf_chk@plt+0xa5d8>
   1ba20:	cmp	r6, #0
   1ba24:	bne	1ba74 <__snprintf_chk@plt+0xa6ec>
   1ba28:	eor	r6, r1, #1
   1ba2c:	and	r6, r6, ip
   1ba30:	add	sl, sl, #1
   1ba34:	cmp	r2, sl
   1ba38:	uxtb	r6, r6
   1ba3c:	bls	1ba9c <__snprintf_chk@plt+0xa714>
   1ba40:	cmp	r6, #0
   1ba44:	beq	1ba08 <__snprintf_chk@plt+0xa680>
   1ba48:	cmp	fp, r7
   1ba4c:	movhi	ip, #39	; 0x27
   1ba50:	strbhi	ip, [r3, r7]
   1ba54:	add	ip, r7, #1
   1ba58:	cmp	fp, ip
   1ba5c:	movhi	lr, #39	; 0x27
   1ba60:	strbhi	lr, [r3, ip]
   1ba64:	add	r7, r7, #2
   1ba68:	mov	r6, r8
   1ba6c:	mov	ip, r8
   1ba70:	b	1ba08 <__snprintf_chk@plt+0xa680>
   1ba74:	cmp	fp, r7
   1ba78:	eor	r6, r1, #1
   1ba7c:	movhi	lr, #92	; 0x5c
   1ba80:	and	r6, r6, ip
   1ba84:	add	sl, sl, #1
   1ba88:	strbhi	lr, [r3, r7]
   1ba8c:	cmp	r2, sl
   1ba90:	add	r7, r7, #1
   1ba94:	uxtb	r6, r6
   1ba98:	bhi	1ba40 <__snprintf_chk@plt+0xa6b8>
   1ba9c:	str	ip, [sp, #40]	; 0x28
   1baa0:	ldr	r5, [sp, #48]	; 0x30
   1baa4:	b	1b16c <__snprintf_chk@plt+0x9de4>
   1baa8:	ldr	r3, [sp, #24]
   1baac:	cmn	r3, #1
   1bab0:	mov	r3, #0
   1bab4:	str	r3, [sp, #104]	; 0x68
   1bab8:	str	r3, [sp, #108]	; 0x6c
   1babc:	beq	1bddc <__snprintf_chk@plt+0xaa54>
   1bac0:	mov	r2, r5
   1bac4:	mov	r3, #0
   1bac8:	str	r7, [sp, #88]	; 0x58
   1bacc:	ldr	r7, [sp, #152]	; 0x98
   1bad0:	str	r5, [sp, #92]	; 0x5c
   1bad4:	str	r6, [sp, #84]	; 0x54
   1bad8:	mov	r5, r3
   1badc:	mov	r6, r2
   1bae0:	str	r4, [sp, #80]	; 0x50
   1bae4:	ldr	r3, [sp, #56]	; 0x38
   1bae8:	add	r9, sl, r5
   1baec:	add	r8, r3, r9
   1baf0:	ldr	r3, [sp, #24]
   1baf4:	mov	r1, r8
   1baf8:	sub	r2, r3, r9
   1bafc:	add	r0, sp, #100	; 0x64
   1bb00:	add	r3, sp, #104	; 0x68
   1bb04:	bl	1d9a8 <__snprintf_chk@plt+0xc620>
   1bb08:	subs	r4, r0, #0
   1bb0c:	beq	1beb4 <__snprintf_chk@plt+0xab2c>
   1bb10:	cmn	r4, #1
   1bb14:	beq	1be94 <__snprintf_chk@plt+0xab0c>
   1bb18:	cmn	r4, #2
   1bb1c:	beq	1be34 <__snprintf_chk@plt+0xaaac>
   1bb20:	ldr	r2, [sp, #28]
   1bb24:	cmp	r7, #2
   1bb28:	movne	r2, #0
   1bb2c:	andeq	r2, r2, #1
   1bb30:	cmp	r2, #0
   1bb34:	beq	1b8e4 <__snprintf_chk@plt+0xa55c>
   1bb38:	cmp	r4, #1
   1bb3c:	beq	1b8e4 <__snprintf_chk@plt+0xa55c>
   1bb40:	sub	r3, r4, #1
   1bb44:	add	r9, r3, r9
   1bb48:	ldr	r3, [sp, #56]	; 0x38
   1bb4c:	add	r9, r3, r9
   1bb50:	ldrb	r3, [r8, #1]!
   1bb54:	sub	r3, r3, #91	; 0x5b
   1bb58:	cmp	r3, #33	; 0x21
   1bb5c:	ldrls	pc, [pc, r3, lsl #2]
   1bb60:	b	1b8dc <__snprintf_chk@plt+0xa554>
   1bb64:	andeq	fp, r1, ip, ror #23
   1bb68:	andeq	fp, r1, ip, ror #23
   1bb6c:	ldrdeq	fp, [r1], -ip
   1bb70:	andeq	fp, r1, ip, ror #23
   1bb74:	ldrdeq	fp, [r1], -ip
   1bb78:	andeq	fp, r1, ip, ror #23
   1bb7c:	ldrdeq	fp, [r1], -ip
   1bb80:	ldrdeq	fp, [r1], -ip
   1bb84:	ldrdeq	fp, [r1], -ip
   1bb88:	ldrdeq	fp, [r1], -ip
   1bb8c:	ldrdeq	fp, [r1], -ip
   1bb90:	ldrdeq	fp, [r1], -ip
   1bb94:	ldrdeq	fp, [r1], -ip
   1bb98:	ldrdeq	fp, [r1], -ip
   1bb9c:	ldrdeq	fp, [r1], -ip
   1bba0:	ldrdeq	fp, [r1], -ip
   1bba4:	ldrdeq	fp, [r1], -ip
   1bba8:	ldrdeq	fp, [r1], -ip
   1bbac:	ldrdeq	fp, [r1], -ip
   1bbb0:	ldrdeq	fp, [r1], -ip
   1bbb4:	ldrdeq	fp, [r1], -ip
   1bbb8:	ldrdeq	fp, [r1], -ip
   1bbbc:	ldrdeq	fp, [r1], -ip
   1bbc0:	ldrdeq	fp, [r1], -ip
   1bbc4:	ldrdeq	fp, [r1], -ip
   1bbc8:	ldrdeq	fp, [r1], -ip
   1bbcc:	ldrdeq	fp, [r1], -ip
   1bbd0:	ldrdeq	fp, [r1], -ip
   1bbd4:	ldrdeq	fp, [r1], -ip
   1bbd8:	ldrdeq	fp, [r1], -ip
   1bbdc:	ldrdeq	fp, [r1], -ip
   1bbe0:	ldrdeq	fp, [r1], -ip
   1bbe4:	ldrdeq	fp, [r1], -ip
   1bbe8:	andeq	fp, r1, ip, ror #23
   1bbec:	mov	r3, #2
   1bbf0:	ldr	sl, [sp, #32]
   1bbf4:	mov	r8, fp
   1bbf8:	str	r3, [sp, #152]	; 0x98
   1bbfc:	b	1b374 <__snprintf_chk@plt+0x9fec>
   1bc00:	ldr	r3, [sp, #156]	; 0x9c
   1bc04:	tst	r3, #1
   1bc08:	bne	1bd34 <__snprintf_chk@plt+0xa9ac>
   1bc0c:	ldr	r3, [sp, #152]	; 0x98
   1bc10:	ldr	r4, [sp, #44]	; 0x2c
   1bc14:	sub	r2, r3, #2
   1bc18:	mov	r5, #0
   1bc1c:	clz	r2, r2
   1bc20:	mov	r8, r4
   1bc24:	lsr	r2, r2, #5
   1bc28:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bc2c:	ldr	r3, [sp, #156]	; 0x9c
   1bc30:	ands	r9, r3, #4
   1bc34:	beq	1bd6c <__snprintf_chk@plt+0xa9e4>
   1bc38:	ldr	r2, [sp, #24]
   1bc3c:	add	r3, sl, #2
   1bc40:	cmp	r3, r2
   1bc44:	bcs	1bc58 <__snprintf_chk@plt+0xa8d0>
   1bc48:	ldr	r2, [sp, #48]	; 0x30
   1bc4c:	ldrb	r4, [r2, #1]
   1bc50:	cmp	r4, #63	; 0x3f
   1bc54:	beq	1bef4 <__snprintf_chk@plt+0xab6c>
   1bc58:	mov	r2, #0
   1bc5c:	mov	r8, r2
   1bc60:	mov	r5, r2
   1bc64:	mov	r4, #63	; 0x3f
   1bc68:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bc6c:	ldr	r3, [sp, #28]
   1bc70:	cmp	r3, #0
   1bc74:	bne	1bf98 <__snprintf_chk@plt+0xac10>
   1bc78:	mov	r2, r5
   1bc7c:	mov	r8, r3
   1bc80:	mov	r5, #0
   1bc84:	mov	r4, #63	; 0x3f
   1bc88:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bc8c:	ldr	r3, [sp, #28]
   1bc90:	cmp	r3, #0
   1bc94:	bne	1bf98 <__snprintf_chk@plt+0xac10>
   1bc98:	ldr	r2, [sp, #72]	; 0x48
   1bc9c:	adds	r3, fp, #0
   1bca0:	movne	r3, #1
   1bca4:	cmp	r2, #0
   1bca8:	movne	r3, #0
   1bcac:	cmp	r3, #0
   1bcb0:	strne	fp, [sp, #72]	; 0x48
   1bcb4:	movne	fp, #0
   1bcb8:	bne	1bcf4 <__snprintf_chk@plt+0xa96c>
   1bcbc:	cmp	fp, r7
   1bcc0:	movhi	r2, #39	; 0x27
   1bcc4:	ldrhi	r3, [sp, #32]
   1bcc8:	strbhi	r2, [r3, r7]
   1bccc:	add	r3, r7, #1
   1bcd0:	cmp	fp, r3
   1bcd4:	movhi	r1, #92	; 0x5c
   1bcd8:	ldrhi	r2, [sp, #32]
   1bcdc:	strbhi	r1, [r2, r3]
   1bce0:	add	r3, r7, #2
   1bce4:	cmp	fp, r3
   1bce8:	movhi	r1, #39	; 0x27
   1bcec:	ldrhi	r2, [sp, #32]
   1bcf0:	strbhi	r1, [r2, r3]
   1bcf4:	ldr	r3, [sp, #28]
   1bcf8:	add	r7, r7, #3
   1bcfc:	mov	r2, r5
   1bd00:	mov	r8, r3
   1bd04:	str	r5, [sp, #68]	; 0x44
   1bd08:	str	r3, [sp, #40]	; 0x28
   1bd0c:	mov	r4, #39	; 0x27
   1bd10:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bd14:	ldr	r3, [sp, #56]	; 0x38
   1bd18:	ldrb	r3, [r3, #1]
   1bd1c:	adds	r3, r3, #0
   1bd20:	movne	r3, #1
   1bd24:	b	1b10c <__snprintf_chk@plt+0x9d84>
   1bd28:	ldr	r5, [sp, #28]
   1bd2c:	mov	r4, #48	; 0x30
   1bd30:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bd34:	add	sl, sl, #1
   1bd38:	b	1ac64 <__snprintf_chk@plt+0x98dc>
   1bd3c:	mov	sl, r3
   1bd40:	ldr	r3, [sp, #28]
   1bd44:	mov	r8, fp
   1bd48:	str	r3, [sp, #44]	; 0x2c
   1bd4c:	ldr	r3, [sp, #152]	; 0x98
   1bd50:	sub	r2, r3, #2
   1bd54:	clz	r2, r2
   1bd58:	lsr	r2, r2, #5
   1bd5c:	b	1b374 <__snprintf_chk@plt+0x9fec>
   1bd60:	str	ip, [sp, #40]	; 0x28
   1bd64:	ldr	r5, [sp, #48]	; 0x30
   1bd68:	b	1b1a4 <__snprintf_chk@plt+0x9e1c>
   1bd6c:	mov	r2, r9
   1bd70:	mov	r8, r9
   1bd74:	mov	r5, #0
   1bd78:	mov	r4, #63	; 0x3f
   1bd7c:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bd80:	cmp	fp, #0
   1bd84:	beq	1bdfc <__snprintf_chk@plt+0xaa74>
   1bd88:	ldr	r1, [sp, #32]
   1bd8c:	mov	r3, #34	; 0x22
   1bd90:	mov	r2, #1
   1bd94:	strb	r3, [r1]
   1bd98:	ldr	r3, [pc, #332]	; 1beec <__snprintf_chk@plt+0xab64>
   1bd9c:	str	r2, [sp, #52]	; 0x34
   1bda0:	mov	r7, r2
   1bda4:	str	r2, [sp, #44]	; 0x2c
   1bda8:	str	r3, [sp, #64]	; 0x40
   1bdac:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1bdb0:	ldr	r3, [pc, #300]	; 1bee4 <__snprintf_chk@plt+0xab5c>
   1bdb4:	str	r3, [sp, #64]	; 0x40
   1bdb8:	mov	r3, #0
   1bdbc:	str	r3, [sp, #28]
   1bdc0:	mov	r3, #1
   1bdc4:	str	r3, [sp, #52]	; 0x34
   1bdc8:	mov	r7, r3
   1bdcc:	mov	r3, #2
   1bdd0:	str	r3, [sp, #152]	; 0x98
   1bdd4:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1bdd8:	bl	1137c <abort@plt>
   1bddc:	ldr	r0, [sp, #56]	; 0x38
   1bde0:	bl	1122c <strlen@plt>
   1bde4:	str	r0, [sp, #24]
   1bde8:	b	1bac0 <__snprintf_chk@plt+0xa738>
   1bdec:	mov	r5, r8
   1bdf0:	mov	r4, #48	; 0x30
   1bdf4:	ldr	r8, [sp, #44]	; 0x2c
   1bdf8:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bdfc:	mov	r3, #1
   1be00:	str	r3, [sp, #52]	; 0x34
   1be04:	mov	r7, r3
   1be08:	str	r3, [sp, #44]	; 0x2c
   1be0c:	ldr	r3, [pc, #216]	; 1beec <__snprintf_chk@plt+0xab64>
   1be10:	str	r3, [sp, #64]	; 0x40
   1be14:	b	1ac54 <__snprintf_chk@plt+0x98cc>
   1be18:	ldr	sl, [sp, #32]
   1be1c:	mov	r8, fp
   1be20:	mov	r2, r3
   1be24:	b	1b374 <__snprintf_chk@plt+0x9fec>
   1be28:	mov	r3, r5
   1be2c:	mov	r5, r2
   1be30:	b	1b62c <__snprintf_chk@plt+0xa2a4>
   1be34:	ldr	r1, [sp, #24]
   1be38:	mov	r2, r5
   1be3c:	cmp	r1, r9
   1be40:	mov	ip, r5
   1be44:	ldr	r4, [sp, #80]	; 0x50
   1be48:	ldr	r5, [sp, #92]	; 0x5c
   1be4c:	ldr	r6, [sp, #84]	; 0x54
   1be50:	ldr	r7, [sp, #88]	; 0x58
   1be54:	bls	1be88 <__snprintf_chk@plt+0xab00>
   1be58:	ldrb	r3, [r8]
   1be5c:	cmp	r3, #0
   1be60:	bne	1be74 <__snprintf_chk@plt+0xaaec>
   1be64:	b	1be8c <__snprintf_chk@plt+0xab04>
   1be68:	ldrb	r3, [r8, #1]!
   1be6c:	cmp	r3, #0
   1be70:	beq	1bf8c <__snprintf_chk@plt+0xac04>
   1be74:	add	r2, r2, #1
   1be78:	add	r3, sl, r2
   1be7c:	cmp	r1, r3
   1be80:	bhi	1be68 <__snprintf_chk@plt+0xaae0>
   1be84:	mov	ip, r2
   1be88:	mov	r3, #0
   1be8c:	mov	r2, r3
   1be90:	b	1b924 <__snprintf_chk@plt+0xa59c>
   1be94:	mov	r3, #0
   1be98:	mov	ip, r5
   1be9c:	ldr	r4, [sp, #80]	; 0x50
   1bea0:	ldr	r5, [sp, #92]	; 0x5c
   1bea4:	ldr	r6, [sp, #84]	; 0x54
   1bea8:	ldr	r7, [sp, #88]	; 0x58
   1beac:	mov	r2, r3
   1beb0:	b	1b924 <__snprintf_chk@plt+0xa59c>
   1beb4:	mov	r3, r6
   1beb8:	mov	ip, r5
   1bebc:	eor	r5, r3, #1
   1bec0:	mov	r2, r6
   1bec4:	ldr	r4, [sp, #80]	; 0x50
   1bec8:	ldr	r6, [sp, #84]	; 0x54
   1becc:	ldr	r7, [sp, #88]	; 0x58
   1bed0:	uxtb	r5, r5
   1bed4:	b	1b924 <__snprintf_chk@plt+0xa59c>
   1bed8:	ldr	sl, [sp, #32]
   1bedc:	mov	r8, fp
   1bee0:	b	1bd48 <__snprintf_chk@plt+0xa9c0>
   1bee4:	andeq	r3, r2, r8, lsl #2
   1bee8:	andeq	r3, r2, ip, lsl #2
   1beec:	andeq	r3, r2, r4, lsl #2
   1bef0:	stmdacc	r0, {r0, r6, r7, r8, ip, lr}
   1bef4:	ldr	r2, [sp, #56]	; 0x38
   1bef8:	ldrb	r1, [r2, r3]
   1befc:	sub	r2, r1, #33	; 0x21
   1bf00:	uxtb	r2, r2
   1bf04:	cmp	r2, #29
   1bf08:	bhi	1bfa8 <__snprintf_chk@plt+0xac20>
   1bf0c:	ldr	r0, [pc, #-36]	; 1bef0 <__snprintf_chk@plt+0xab68>
   1bf10:	mov	ip, #1
   1bf14:	ands	r2, r0, ip, lsl r2
   1bf18:	beq	1bfb8 <__snprintf_chk@plt+0xac30>
   1bf1c:	ldr	r2, [sp, #28]
   1bf20:	cmp	r2, #0
   1bf24:	bne	1c0b8 <__snprintf_chk@plt+0xad30>
   1bf28:	cmp	fp, r7
   1bf2c:	ldr	r8, [sp, #28]
   1bf30:	ldrhi	r2, [sp, #32]
   1bf34:	mov	sl, r3
   1bf38:	mov	r5, r8
   1bf3c:	strbhi	r4, [r2, r7]
   1bf40:	add	r2, r7, #1
   1bf44:	cmp	fp, r2
   1bf48:	movhi	r0, #34	; 0x22
   1bf4c:	ldrhi	ip, [sp, #32]
   1bf50:	mov	r4, r1
   1bf54:	strbhi	r0, [ip, r2]
   1bf58:	add	r2, r7, #2
   1bf5c:	cmp	fp, r2
   1bf60:	movhi	r0, #34	; 0x22
   1bf64:	ldrhi	ip, [sp, #32]
   1bf68:	strbhi	r0, [ip, r2]
   1bf6c:	add	r2, r7, #3
   1bf70:	cmp	fp, r2
   1bf74:	movhi	r0, #63	; 0x3f
   1bf78:	ldrhi	ip, [sp, #32]
   1bf7c:	add	r7, r7, #4
   1bf80:	strbhi	r0, [ip, r2]
   1bf84:	mov	r2, r8
   1bf88:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bf8c:	mov	ip, r2
   1bf90:	mov	r2, r3
   1bf94:	b	1b924 <__snprintf_chk@plt+0xa59c>
   1bf98:	ldr	sl, [sp, #32]
   1bf9c:	mov	r8, fp
   1bfa0:	ldr	r2, [sp, #28]
   1bfa4:	b	1b374 <__snprintf_chk@plt+0x9fec>
   1bfa8:	mov	r2, #0
   1bfac:	mov	r8, r2
   1bfb0:	mov	r5, r2
   1bfb4:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bfb8:	mov	r8, r2
   1bfbc:	mov	r5, #0
   1bfc0:	b	1b134 <__snprintf_chk@plt+0x9dac>
   1bfc4:	ldr	r1, [sp, #152]	; 0x98
   1bfc8:	bl	1aa90 <__snprintf_chk@plt+0x9708>
   1bfcc:	str	r0, [sp, #168]	; 0xa8
   1bfd0:	b	1aff0 <__snprintf_chk@plt+0x9c68>
   1bfd4:	ldr	r1, [sp, #152]	; 0x98
   1bfd8:	bl	1aa90 <__snprintf_chk@plt+0x9708>
   1bfdc:	str	r0, [sp, #164]	; 0xa4
   1bfe0:	b	1afd0 <__snprintf_chk@plt+0x9c48>
   1bfe4:	ldr	r7, [sp, #28]
   1bfe8:	b	1b030 <__snprintf_chk@plt+0x9ca8>
   1bfec:	ldr	sl, [sp, #32]
   1bff0:	ldr	r2, [sp, #68]	; 0x44
   1bff4:	mov	r8, fp
   1bff8:	mov	fp, r7
   1bffc:	ldr	r3, [sp, #64]	; 0x40
   1c000:	cmp	r3, #0
   1c004:	moveq	r2, #0
   1c008:	andne	r2, r2, #1
   1c00c:	cmp	r2, #0
   1c010:	beq	1c03c <__snprintf_chk@plt+0xacb4>
   1c014:	mov	r2, r3
   1c018:	ldrb	r3, [r3]
   1c01c:	cmp	r3, #0
   1c020:	beq	1c03c <__snprintf_chk@plt+0xacb4>
   1c024:	cmp	r8, fp
   1c028:	strbhi	r3, [sl, fp]
   1c02c:	ldrb	r3, [r2, #1]!
   1c030:	add	fp, fp, #1
   1c034:	cmp	r3, #0
   1c038:	bne	1c024 <__snprintf_chk@plt+0xac9c>
   1c03c:	cmp	r8, fp
   1c040:	movhi	r3, #0
   1c044:	strbhi	r3, [sl, fp]
   1c048:	b	1b3d0 <__snprintf_chk@plt+0xa048>
   1c04c:	ldr	r3, [sp, #168]	; 0xa8
   1c050:	ldr	sl, [sp, #32]
   1c054:	str	r3, [sp, #16]
   1c058:	ldr	r3, [sp, #164]	; 0xa4
   1c05c:	mov	ip, #5
   1c060:	str	r3, [sp, #12]
   1c064:	ldr	r3, [sp, #160]	; 0xa0
   1c068:	ldr	r2, [sp, #56]	; 0x38
   1c06c:	str	r3, [sp, #8]
   1c070:	ldr	r3, [sp, #156]	; 0x9c
   1c074:	ldr	r1, [sp, #72]	; 0x48
   1c078:	str	r3, [sp, #4]
   1c07c:	mov	r0, sl
   1c080:	ldr	r3, [sp, #24]
   1c084:	str	ip, [sp]
   1c088:	bl	1abb0 <__snprintf_chk@plt+0x9828>
   1c08c:	mov	fp, r0
   1c090:	b	1b3d0 <__snprintf_chk@plt+0xa048>
   1c094:	mov	r8, fp
   1c098:	ldr	sl, [sp, #32]
   1c09c:	mov	fp, r7
   1c0a0:	mov	r2, r3
   1c0a4:	b	1bffc <__snprintf_chk@plt+0xac74>
   1c0a8:	mov	r8, fp
   1c0ac:	ldr	sl, [sp, #32]
   1c0b0:	mov	fp, r7
   1c0b4:	b	1bffc <__snprintf_chk@plt+0xac74>
   1c0b8:	ldr	sl, [sp, #32]
   1c0bc:	mov	r8, fp
   1c0c0:	b	1b38c <__snprintf_chk@plt+0xa004>
   1c0c4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c0c8:	sub	sp, sp, #52	; 0x34
   1c0cc:	mov	r4, r0
   1c0d0:	mov	r5, r3
   1c0d4:	mov	sl, r1
   1c0d8:	mov	fp, r2
   1c0dc:	bl	11250 <__errno_location@plt>
   1c0e0:	ldr	r7, [pc, #412]	; 1c284 <__snprintf_chk@plt+0xaefc>
   1c0e4:	cmn	r4, #-2147483647	; 0x80000001
   1c0e8:	ldr	r6, [r7]
   1c0ec:	mov	r8, r0
   1c0f0:	movne	r0, #0
   1c0f4:	moveq	r0, #1
   1c0f8:	ldr	r3, [r8]
   1c0fc:	orrs	r0, r0, r4, lsr #31
   1c100:	str	r3, [sp, #24]
   1c104:	bne	1c280 <__snprintf_chk@plt+0xaef8>
   1c108:	ldr	r2, [r7, #4]
   1c10c:	cmp	r4, r2
   1c110:	blt	1c170 <__snprintf_chk@plt+0xade8>
   1c114:	add	r9, r7, #8
   1c118:	cmp	r6, r9
   1c11c:	str	r2, [sp, #44]	; 0x2c
   1c120:	beq	1c250 <__snprintf_chk@plt+0xaec8>
   1c124:	mov	r3, #8
   1c128:	sub	r2, r4, r2
   1c12c:	mov	r0, r6
   1c130:	str	r3, [sp]
   1c134:	add	r2, r2, #1
   1c138:	mvn	r3, #-2147483648	; 0x80000000
   1c13c:	add	r1, sp, #44	; 0x2c
   1c140:	bl	1d42c <__snprintf_chk@plt+0xc0a4>
   1c144:	mov	r6, r0
   1c148:	str	r0, [r7]
   1c14c:	ldr	r0, [r7, #4]
   1c150:	ldr	r2, [sp, #44]	; 0x2c
   1c154:	mov	r1, #0
   1c158:	sub	r2, r2, r0
   1c15c:	add	r0, r6, r0, lsl #3
   1c160:	lsl	r2, r2, #3
   1c164:	bl	1128c <memset@plt>
   1c168:	ldr	r3, [sp, #44]	; 0x2c
   1c16c:	str	r3, [r7, #4]
   1c170:	add	r3, r6, r4, lsl #3
   1c174:	ldr	r1, [r5, #4]
   1c178:	ldr	r7, [r3, #4]
   1c17c:	ldr	r9, [r6, r4, lsl #3]
   1c180:	ldr	r2, [r5, #40]	; 0x28
   1c184:	ldr	ip, [r5, #44]	; 0x2c
   1c188:	add	r0, r5, #8
   1c18c:	str	r3, [sp, #28]
   1c190:	ldr	r3, [r5]
   1c194:	orr	r1, r1, #1
   1c198:	mov	lr, r0
   1c19c:	str	r1, [sp, #32]
   1c1a0:	str	r0, [sp, #36]	; 0x24
   1c1a4:	str	r1, [sp, #4]
   1c1a8:	str	r2, [sp, #12]
   1c1ac:	str	r3, [sp]
   1c1b0:	mov	r0, r7
   1c1b4:	mov	r1, r9
   1c1b8:	str	ip, [sp, #16]
   1c1bc:	str	lr, [sp, #8]
   1c1c0:	mov	r3, fp
   1c1c4:	mov	r2, sl
   1c1c8:	bl	1abb0 <__snprintf_chk@plt+0x9828>
   1c1cc:	cmp	r9, r0
   1c1d0:	bhi	1c23c <__snprintf_chk@plt+0xaeb4>
   1c1d4:	ldr	r3, [pc, #172]	; 1c288 <__snprintf_chk@plt+0xaf00>
   1c1d8:	add	r9, r0, #1
   1c1dc:	cmp	r7, r3
   1c1e0:	str	r9, [r6, r4, lsl #3]
   1c1e4:	beq	1c1f0 <__snprintf_chk@plt+0xae68>
   1c1e8:	mov	r0, r7
   1c1ec:	bl	146ec <__snprintf_chk@plt+0x3364>
   1c1f0:	mov	r0, r9
   1c1f4:	bl	1d2c8 <__snprintf_chk@plt+0xbf40>
   1c1f8:	ldr	lr, [sp, #28]
   1c1fc:	ldr	ip, [r5, #44]	; 0x2c
   1c200:	ldr	r4, [r5, #40]	; 0x28
   1c204:	mov	r3, fp
   1c208:	mov	r2, sl
   1c20c:	mov	r1, r9
   1c210:	str	r0, [lr, #4]
   1c214:	ldr	lr, [r5]
   1c218:	ldr	r5, [sp, #36]	; 0x24
   1c21c:	str	ip, [sp, #16]
   1c220:	str	r5, [sp, #8]
   1c224:	ldr	r5, [sp, #32]
   1c228:	str	r4, [sp, #12]
   1c22c:	str	r5, [sp, #4]
   1c230:	str	lr, [sp]
   1c234:	mov	r7, r0
   1c238:	bl	1abb0 <__snprintf_chk@plt+0x9828>
   1c23c:	ldr	r3, [sp, #24]
   1c240:	mov	r0, r7
   1c244:	str	r3, [r8]
   1c248:	add	sp, sp, #52	; 0x34
   1c24c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c250:	mov	r3, #8
   1c254:	sub	r2, r4, r2
   1c258:	str	r3, [sp]
   1c25c:	add	r1, sp, #44	; 0x2c
   1c260:	add	r2, r2, #1
   1c264:	mvn	r3, #-2147483648	; 0x80000000
   1c268:	bl	1d42c <__snprintf_chk@plt+0xc0a4>
   1c26c:	mov	r6, r0
   1c270:	ldm	r9, {r0, r1}
   1c274:	str	r6, [r7]
   1c278:	stm	r6, {r0, r1}
   1c27c:	b	1c14c <__snprintf_chk@plt+0xadc4>
   1c280:	bl	1137c <abort@plt>
   1c284:	andeq	r4, r3, r4, asr #2
   1c288:	andeq	r4, r3, r0, asr #3
   1c28c:	push	{r4, r5, r6, lr}
   1c290:	mov	r5, r0
   1c294:	bl	11250 <__errno_location@plt>
   1c298:	cmp	r5, #0
   1c29c:	mov	r1, #48	; 0x30
   1c2a0:	mov	r4, r0
   1c2a4:	ldr	r0, [pc, #16]	; 1c2bc <__snprintf_chk@plt+0xaf34>
   1c2a8:	ldr	r6, [r4]
   1c2ac:	movne	r0, r5
   1c2b0:	bl	1d728 <__snprintf_chk@plt+0xc3a0>
   1c2b4:	str	r6, [r4]
   1c2b8:	pop	{r4, r5, r6, pc}
   1c2bc:	andeq	r4, r3, r0, asr #5
   1c2c0:	ldr	r3, [pc, #12]	; 1c2d4 <__snprintf_chk@plt+0xaf4c>
   1c2c4:	cmp	r0, #0
   1c2c8:	moveq	r0, r3
   1c2cc:	ldr	r0, [r0]
   1c2d0:	bx	lr
   1c2d4:	andeq	r4, r3, r0, asr #5
   1c2d8:	ldr	r3, [pc, #12]	; 1c2ec <__snprintf_chk@plt+0xaf64>
   1c2dc:	cmp	r0, #0
   1c2e0:	moveq	r0, r3
   1c2e4:	str	r1, [r0]
   1c2e8:	bx	lr
   1c2ec:	andeq	r4, r3, r0, asr #5
   1c2f0:	ldr	r3, [pc, #52]	; 1c32c <__snprintf_chk@plt+0xafa4>
   1c2f4:	cmp	r0, #0
   1c2f8:	moveq	r0, r3
   1c2fc:	add	r3, r0, #8
   1c300:	push	{lr}		; (str lr, [sp, #-4]!)
   1c304:	lsr	lr, r1, #5
   1c308:	and	r1, r1, #31
   1c30c:	ldr	ip, [r3, lr, lsl #2]
   1c310:	lsr	r0, ip, r1
   1c314:	eor	r2, r2, r0
   1c318:	and	r2, r2, #1
   1c31c:	and	r0, r0, #1
   1c320:	eor	r1, ip, r2, lsl r1
   1c324:	str	r1, [r3, lr, lsl #2]
   1c328:	pop	{pc}		; (ldr pc, [sp], #4)
   1c32c:	andeq	r4, r3, r0, asr #5
   1c330:	ldr	r3, [pc, #16]	; 1c348 <__snprintf_chk@plt+0xafc0>
   1c334:	cmp	r0, #0
   1c338:	movne	r3, r0
   1c33c:	ldr	r0, [r3, #4]
   1c340:	str	r1, [r3, #4]
   1c344:	bx	lr
   1c348:	andeq	r4, r3, r0, asr #5
   1c34c:	ldr	r3, [pc, #44]	; 1c380 <__snprintf_chk@plt+0xaff8>
   1c350:	cmp	r0, #0
   1c354:	moveq	r0, r3
   1c358:	mov	ip, #10
   1c35c:	cmp	r2, #0
   1c360:	cmpne	r1, #0
   1c364:	str	ip, [r0]
   1c368:	beq	1c378 <__snprintf_chk@plt+0xaff0>
   1c36c:	str	r1, [r0, #40]	; 0x28
   1c370:	str	r2, [r0, #44]	; 0x2c
   1c374:	bx	lr
   1c378:	push	{r4, lr}
   1c37c:	bl	1137c <abort@plt>
   1c380:	andeq	r4, r3, r0, asr #5
   1c384:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c388:	sub	sp, sp, #24
   1c38c:	ldr	ip, [pc, #108]	; 1c400 <__snprintf_chk@plt+0xb078>
   1c390:	ldr	r4, [sp, #56]	; 0x38
   1c394:	mov	r9, r2
   1c398:	cmp	r4, #0
   1c39c:	moveq	r4, ip
   1c3a0:	mov	sl, r3
   1c3a4:	mov	r7, r0
   1c3a8:	mov	r8, r1
   1c3ac:	bl	11250 <__errno_location@plt>
   1c3b0:	ldr	r3, [r4, #44]	; 0x2c
   1c3b4:	mov	r1, r8
   1c3b8:	ldr	r6, [r0]
   1c3bc:	str	r3, [sp, #16]
   1c3c0:	ldr	r2, [r4, #40]	; 0x28
   1c3c4:	add	r3, r4, #8
   1c3c8:	str	r3, [sp, #8]
   1c3cc:	str	r2, [sp, #12]
   1c3d0:	ldr	r2, [r4, #4]
   1c3d4:	mov	r5, r0
   1c3d8:	str	r2, [sp, #4]
   1c3dc:	ldr	ip, [r4]
   1c3e0:	mov	r3, sl
   1c3e4:	mov	r2, r9
   1c3e8:	mov	r0, r7
   1c3ec:	str	ip, [sp]
   1c3f0:	bl	1abb0 <__snprintf_chk@plt+0x9828>
   1c3f4:	str	r6, [r5]
   1c3f8:	add	sp, sp, #24
   1c3fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c400:	andeq	r4, r3, r0, asr #5
   1c404:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c408:	cmp	r3, #0
   1c40c:	sub	sp, sp, #44	; 0x2c
   1c410:	ldr	r4, [pc, #192]	; 1c4d8 <__snprintf_chk@plt+0xb150>
   1c414:	mov	r6, r2
   1c418:	movne	r4, r3
   1c41c:	mov	r9, r1
   1c420:	mov	r8, r0
   1c424:	bl	11250 <__errno_location@plt>
   1c428:	ldr	r3, [r4, #44]	; 0x2c
   1c42c:	ldr	r5, [r4, #4]
   1c430:	add	sl, r4, #8
   1c434:	cmp	r6, #0
   1c438:	orreq	r5, r5, #1
   1c43c:	mov	r1, #0
   1c440:	ldr	r2, [r0]
   1c444:	str	r3, [sp, #16]
   1c448:	ldr	r3, [r4, #40]	; 0x28
   1c44c:	stmib	sp, {r5, sl}
   1c450:	str	r3, [sp, #12]
   1c454:	ldr	r3, [r4]
   1c458:	mov	r7, r0
   1c45c:	str	r2, [sp, #28]
   1c460:	str	r3, [sp]
   1c464:	mov	r2, r8
   1c468:	mov	r3, r9
   1c46c:	mov	r0, r1
   1c470:	bl	1abb0 <__snprintf_chk@plt+0x9828>
   1c474:	add	r1, r0, #1
   1c478:	mov	fp, r0
   1c47c:	mov	r0, r1
   1c480:	str	r1, [sp, #36]	; 0x24
   1c484:	bl	1d2c8 <__snprintf_chk@plt+0xbf40>
   1c488:	ldr	r3, [r4, #44]	; 0x2c
   1c48c:	mov	r2, r8
   1c490:	str	r3, [sp, #16]
   1c494:	ldr	r3, [r4, #40]	; 0x28
   1c498:	str	r5, [sp, #4]
   1c49c:	str	r3, [sp, #12]
   1c4a0:	str	sl, [sp, #8]
   1c4a4:	ldr	ip, [r4]
   1c4a8:	ldr	r1, [sp, #36]	; 0x24
   1c4ac:	mov	r3, r9
   1c4b0:	str	ip, [sp]
   1c4b4:	str	r0, [sp, #32]
   1c4b8:	bl	1abb0 <__snprintf_chk@plt+0x9828>
   1c4bc:	ldr	r2, [sp, #28]
   1c4c0:	cmp	r6, #0
   1c4c4:	str	r2, [r7]
   1c4c8:	ldr	r0, [sp, #32]
   1c4cc:	strne	fp, [r6]
   1c4d0:	add	sp, sp, #44	; 0x2c
   1c4d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c4d8:	andeq	r4, r3, r0, asr #5
   1c4dc:	mov	r3, r2
   1c4e0:	mov	r2, #0
   1c4e4:	b	1c404 <__snprintf_chk@plt+0xb07c>
   1c4e8:	push	{r4, r5, r6, r7, r8, lr}
   1c4ec:	ldr	r6, [pc, #116]	; 1c568 <__snprintf_chk@plt+0xb1e0>
   1c4f0:	ldr	r3, [r6, #4]
   1c4f4:	ldr	r7, [r6]
   1c4f8:	cmp	r3, #1
   1c4fc:	movgt	r5, r7
   1c500:	movgt	r4, #1
   1c504:	ble	1c524 <__snprintf_chk@plt+0xb19c>
   1c508:	ldr	r0, [r5, #12]
   1c50c:	bl	146ec <__snprintf_chk@plt+0x3364>
   1c510:	ldr	r3, [r6, #4]
   1c514:	add	r4, r4, #1
   1c518:	cmp	r3, r4
   1c51c:	add	r5, r5, #8
   1c520:	bgt	1c508 <__snprintf_chk@plt+0xb180>
   1c524:	ldr	r0, [r7, #4]
   1c528:	ldr	r4, [pc, #60]	; 1c56c <__snprintf_chk@plt+0xb1e4>
   1c52c:	cmp	r0, r4
   1c530:	beq	1c544 <__snprintf_chk@plt+0xb1bc>
   1c534:	bl	146ec <__snprintf_chk@plt+0x3364>
   1c538:	mov	r3, #256	; 0x100
   1c53c:	str	r4, [r6, #12]
   1c540:	str	r3, [r6, #8]
   1c544:	ldr	r4, [pc, #36]	; 1c570 <__snprintf_chk@plt+0xb1e8>
   1c548:	cmp	r7, r4
   1c54c:	beq	1c55c <__snprintf_chk@plt+0xb1d4>
   1c550:	mov	r0, r7
   1c554:	bl	146ec <__snprintf_chk@plt+0x3364>
   1c558:	str	r4, [r6]
   1c55c:	mov	r3, #1
   1c560:	str	r3, [r6, #4]
   1c564:	pop	{r4, r5, r6, r7, r8, pc}
   1c568:	andeq	r4, r3, r4, asr #2
   1c56c:	andeq	r4, r3, r0, asr #3
   1c570:	andeq	r4, r3, ip, asr #2
   1c574:	ldr	r3, [pc, #4]	; 1c580 <__snprintf_chk@plt+0xb1f8>
   1c578:	mvn	r2, #0
   1c57c:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c580:	andeq	r4, r3, r0, asr #5
   1c584:	ldr	r3, [pc]	; 1c58c <__snprintf_chk@plt+0xb204>
   1c588:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c58c:	andeq	r4, r3, r0, asr #5
   1c590:	mov	r1, r0
   1c594:	ldr	r3, [pc, #8]	; 1c5a4 <__snprintf_chk@plt+0xb21c>
   1c598:	mvn	r2, #0
   1c59c:	mov	r0, #0
   1c5a0:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c5a4:	andeq	r4, r3, r0, asr #5
   1c5a8:	mov	r2, r1
   1c5ac:	ldr	r3, [pc, #8]	; 1c5bc <__snprintf_chk@plt+0xb234>
   1c5b0:	mov	r1, r0
   1c5b4:	mov	r0, #0
   1c5b8:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c5bc:	andeq	r4, r3, r0, asr #5
   1c5c0:	push	{r4, r5, lr}
   1c5c4:	sub	sp, sp, #52	; 0x34
   1c5c8:	mov	r5, r2
   1c5cc:	mov	r4, r0
   1c5d0:	mov	r0, sp
   1c5d4:	bl	1aa60 <__snprintf_chk@plt+0x96d8>
   1c5d8:	mov	r3, sp
   1c5dc:	mov	r1, r5
   1c5e0:	mov	r0, r4
   1c5e4:	mvn	r2, #0
   1c5e8:	bl	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c5ec:	add	sp, sp, #52	; 0x34
   1c5f0:	pop	{r4, r5, pc}
   1c5f4:	push	{r4, r5, r6, lr}
   1c5f8:	sub	sp, sp, #48	; 0x30
   1c5fc:	mov	r5, r2
   1c600:	mov	r6, r3
   1c604:	mov	r4, r0
   1c608:	mov	r0, sp
   1c60c:	bl	1aa60 <__snprintf_chk@plt+0x96d8>
   1c610:	mov	r3, sp
   1c614:	mov	r2, r6
   1c618:	mov	r1, r5
   1c61c:	mov	r0, r4
   1c620:	bl	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c624:	add	sp, sp, #48	; 0x30
   1c628:	pop	{r4, r5, r6, pc}
   1c62c:	mov	r2, r1
   1c630:	mov	r1, r0
   1c634:	mov	r0, #0
   1c638:	b	1c5c0 <__snprintf_chk@plt+0xb238>
   1c63c:	mov	r3, r2
   1c640:	mov	r2, r1
   1c644:	mov	r1, r0
   1c648:	mov	r0, #0
   1c64c:	b	1c5f4 <__snprintf_chk@plt+0xb26c>
   1c650:	push	{r4, r5, r6, r7, r8, lr}
   1c654:	mov	r7, r0
   1c658:	ldr	lr, [pc, #100]	; 1c6c4 <__snprintf_chk@plt+0xb33c>
   1c65c:	mov	r8, r1
   1c660:	mov	r4, r2
   1c664:	ldm	lr!, {r0, r1, r2, r3}
   1c668:	sub	sp, sp, #48	; 0x30
   1c66c:	mov	ip, sp
   1c670:	lsr	r5, r4, #5
   1c674:	stmia	ip!, {r0, r1, r2, r3}
   1c678:	add	r6, sp, #8
   1c67c:	ldm	lr!, {r0, r1, r2, r3}
   1c680:	and	r4, r4, #31
   1c684:	stmia	ip!, {r0, r1, r2, r3}
   1c688:	ldm	lr, {r0, r1, r2, r3}
   1c68c:	stm	ip, {r0, r1, r2, r3}
   1c690:	mov	r2, r8
   1c694:	ldr	lr, [r6, r5, lsl #2]
   1c698:	mov	r1, r7
   1c69c:	mov	r3, sp
   1c6a0:	lsr	ip, lr, r4
   1c6a4:	eor	ip, ip, #1
   1c6a8:	and	ip, ip, #1
   1c6ac:	mov	r0, #0
   1c6b0:	eor	r4, lr, ip, lsl r4
   1c6b4:	str	r4, [r6, r5, lsl #2]
   1c6b8:	bl	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c6bc:	add	sp, sp, #48	; 0x30
   1c6c0:	pop	{r4, r5, r6, r7, r8, pc}
   1c6c4:	andeq	r4, r3, r0, asr #5
   1c6c8:	mov	r2, r1
   1c6cc:	mvn	r1, #0
   1c6d0:	b	1c650 <__snprintf_chk@plt+0xb2c8>
   1c6d4:	mov	r2, #58	; 0x3a
   1c6d8:	mvn	r1, #0
   1c6dc:	b	1c650 <__snprintf_chk@plt+0xb2c8>
   1c6e0:	mov	r2, #58	; 0x3a
   1c6e4:	b	1c650 <__snprintf_chk@plt+0xb2c8>
   1c6e8:	push	{r4, r5, r6, r7, lr}
   1c6ec:	sub	sp, sp, #100	; 0x64
   1c6f0:	mov	r6, r0
   1c6f4:	mov	r0, sp
   1c6f8:	mov	r7, r2
   1c6fc:	bl	1aa60 <__snprintf_chk@plt+0x96d8>
   1c700:	mov	ip, sp
   1c704:	add	lr, sp, #48	; 0x30
   1c708:	ldm	ip!, {r0, r1, r2, r3}
   1c70c:	stmia	lr!, {r0, r1, r2, r3}
   1c710:	ldm	ip!, {r0, r1, r2, r3}
   1c714:	ldr	r5, [sp, #60]	; 0x3c
   1c718:	stmia	lr!, {r0, r1, r2, r3}
   1c71c:	mvn	r4, r5
   1c720:	ldm	ip, {r0, r1, r2, r3}
   1c724:	and	ip, r4, #67108864	; 0x4000000
   1c728:	eor	ip, ip, r5
   1c72c:	str	ip, [sp, #60]	; 0x3c
   1c730:	stm	lr, {r0, r1, r2, r3}
   1c734:	mov	r1, r7
   1c738:	mov	r0, r6
   1c73c:	add	r3, sp, #48	; 0x30
   1c740:	mvn	r2, #0
   1c744:	bl	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c748:	add	sp, sp, #100	; 0x64
   1c74c:	pop	{r4, r5, r6, r7, pc}
   1c750:	push	{r4, r5, r6, r7, r8, lr}
   1c754:	mov	r5, r1
   1c758:	ldr	lr, [pc, #100]	; 1c7c4 <__snprintf_chk@plt+0xb43c>
   1c75c:	mov	r4, r2
   1c760:	mov	r7, r0
   1c764:	mov	r8, r3
   1c768:	ldm	lr!, {r0, r1, r2, r3}
   1c76c:	sub	sp, sp, #48	; 0x30
   1c770:	mov	ip, sp
   1c774:	mov	r6, #10
   1c778:	stmia	ip!, {r0, r1, r2, r3}
   1c77c:	cmp	r4, #0
   1c780:	cmpne	r5, #0
   1c784:	ldm	lr!, {r0, r1, r2, r3}
   1c788:	str	r6, [sp]
   1c78c:	stmia	ip!, {r0, r1, r2, r3}
   1c790:	ldm	lr, {r0, r1, r2, r3}
   1c794:	stm	ip, {r0, r1, r2, r3}
   1c798:	beq	1c7c0 <__snprintf_chk@plt+0xb438>
   1c79c:	mov	r3, sp
   1c7a0:	mov	r1, r8
   1c7a4:	mov	r0, r7
   1c7a8:	ldr	r2, [sp, #72]	; 0x48
   1c7ac:	str	r5, [sp, #40]	; 0x28
   1c7b0:	str	r4, [sp, #44]	; 0x2c
   1c7b4:	bl	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c7b8:	add	sp, sp, #48	; 0x30
   1c7bc:	pop	{r4, r5, r6, r7, r8, pc}
   1c7c0:	bl	1137c <abort@plt>
   1c7c4:	andeq	r4, r3, r0, asr #5
   1c7c8:	push	{lr}		; (str lr, [sp, #-4]!)
   1c7cc:	sub	sp, sp, #12
   1c7d0:	mvn	ip, #0
   1c7d4:	str	ip, [sp]
   1c7d8:	bl	1c750 <__snprintf_chk@plt+0xb3c8>
   1c7dc:	add	sp, sp, #12
   1c7e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1c7e4:	push	{lr}		; (str lr, [sp, #-4]!)
   1c7e8:	sub	sp, sp, #12
   1c7ec:	mvn	ip, #0
   1c7f0:	mov	r3, r2
   1c7f4:	str	ip, [sp]
   1c7f8:	mov	r2, r1
   1c7fc:	mov	r1, r0
   1c800:	mov	r0, #0
   1c804:	bl	1c750 <__snprintf_chk@plt+0xb3c8>
   1c808:	add	sp, sp, #12
   1c80c:	pop	{pc}		; (ldr pc, [sp], #4)
   1c810:	push	{lr}		; (str lr, [sp, #-4]!)
   1c814:	sub	sp, sp, #12
   1c818:	str	r3, [sp]
   1c81c:	mov	r3, r2
   1c820:	mov	r2, r1
   1c824:	mov	r1, r0
   1c828:	mov	r0, #0
   1c82c:	bl	1c750 <__snprintf_chk@plt+0xb3c8>
   1c830:	add	sp, sp, #12
   1c834:	pop	{pc}		; (ldr pc, [sp], #4)
   1c838:	ldr	r3, [pc]	; 1c840 <__snprintf_chk@plt+0xb4b8>
   1c83c:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c840:	andeq	r4, r3, r4, asr r1
   1c844:	mov	r2, r1
   1c848:	ldr	r3, [pc, #8]	; 1c858 <__snprintf_chk@plt+0xb4d0>
   1c84c:	mov	r1, r0
   1c850:	mov	r0, #0
   1c854:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c858:	andeq	r4, r3, r4, asr r1
   1c85c:	ldr	r3, [pc, #4]	; 1c868 <__snprintf_chk@plt+0xb4e0>
   1c860:	mvn	r2, #0
   1c864:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c868:	andeq	r4, r3, r4, asr r1
   1c86c:	mov	r1, r0
   1c870:	ldr	r3, [pc, #8]	; 1c880 <__snprintf_chk@plt+0xb4f8>
   1c874:	mvn	r2, #0
   1c878:	mov	r0, #0
   1c87c:	b	1c0c4 <__snprintf_chk@plt+0xad3c>
   1c880:	andeq	r4, r3, r4, asr r1
   1c884:	push	{r4, r5, lr}
   1c888:	mov	r1, r0
   1c88c:	sub	sp, sp, #12
   1c890:	mov	r4, r0
   1c894:	mov	r0, #0
   1c898:	bl	11298 <clock_settime@plt>
   1c89c:	subs	r5, r0, #0
   1c8a0:	beq	1c8e4 <__snprintf_chk@plt+0xb55c>
   1c8a4:	bl	11250 <__errno_location@plt>
   1c8a8:	ldr	r3, [r0]
   1c8ac:	cmp	r3, #1
   1c8b0:	beq	1c8e4 <__snprintf_chk@plt+0xb55c>
   1c8b4:	ldr	r3, [r4, #4]
   1c8b8:	ldr	r0, [pc, #48]	; 1c8f0 <__snprintf_chk@plt+0xb568>
   1c8bc:	ldr	r1, [r4]
   1c8c0:	asr	r2, r3, #31
   1c8c4:	smull	r0, r3, r0, r3
   1c8c8:	str	r1, [sp]
   1c8cc:	mov	r0, sp
   1c8d0:	rsb	r3, r2, r3, asr #6
   1c8d4:	mov	r1, #0
   1c8d8:	str	r3, [sp, #4]
   1c8dc:	bl	1119c <settimeofday@plt>
   1c8e0:	mov	r5, r0
   1c8e4:	mov	r0, r5
   1c8e8:	add	sp, sp, #12
   1c8ec:	pop	{r4, r5, pc}
   1c8f0:	ldrdne	r4, [r2], #-211	; 0xffffff2d	; <UNPREDICTABLE>
   1c8f4:	push	{r4, lr}
   1c8f8:	ldrb	r3, [r0, #4]
   1c8fc:	cmp	r3, #0
   1c900:	bne	1c91c <__snprintf_chk@plt+0xb594>
   1c904:	ldr	r0, [pc, #52]	; 1c940 <__snprintf_chk@plt+0xb5b8>
   1c908:	bl	11358 <unsetenv@plt>
   1c90c:	cmp	r0, #0
   1c910:	beq	1c934 <__snprintf_chk@plt+0xb5ac>
   1c914:	mov	r0, #0
   1c918:	pop	{r4, pc}
   1c91c:	add	r1, r0, #5
   1c920:	mov	r2, #1
   1c924:	ldr	r0, [pc, #20]	; 1c940 <__snprintf_chk@plt+0xb5b8>
   1c928:	bl	11244 <setenv@plt>
   1c92c:	cmp	r0, #0
   1c930:	bne	1c914 <__snprintf_chk@plt+0xb58c>
   1c934:	bl	11130 <tzset@plt>
   1c938:	mov	r0, #1
   1c93c:	pop	{r4, pc}
   1c940:	andeq	r1, r2, r0, asr r4
   1c944:	cmp	r0, #1
   1c948:	push	{r4, r5, r6, r7, r8, lr}
   1c94c:	mov	r4, r0
   1c950:	moveq	r7, r0
   1c954:	beq	1c994 <__snprintf_chk@plt+0xb60c>
   1c958:	bl	11250 <__errno_location@plt>
   1c95c:	mov	r6, r0
   1c960:	mov	r0, r4
   1c964:	ldr	r8, [r6]
   1c968:	bl	1c8f4 <__snprintf_chk@plt+0xb56c>
   1c96c:	subs	r7, r0, #0
   1c970:	ldreq	r8, [r6]
   1c974:	cmp	r4, #0
   1c978:	beq	1c990 <__snprintf_chk@plt+0xb608>
   1c97c:	ldr	r5, [r4]
   1c980:	mov	r0, r4
   1c984:	bl	146ec <__snprintf_chk@plt+0x3364>
   1c988:	subs	r4, r5, #0
   1c98c:	bne	1c97c <__snprintf_chk@plt+0xb5f4>
   1c990:	str	r8, [r6]
   1c994:	mov	r0, r7
   1c998:	pop	{r4, r5, r6, r7, r8, pc}
   1c99c:	push	{r4, r5, r6, r7, r8, lr}
   1c9a0:	subs	r7, r0, #0
   1c9a4:	beq	1ca00 <__snprintf_chk@plt+0xb678>
   1c9a8:	bl	1122c <strlen@plt>
   1c9ac:	add	r5, r0, #1
   1c9b0:	cmp	r5, #58	; 0x3a
   1c9b4:	addhi	r0, r0, #10
   1c9b8:	bichi	r0, r0, #3
   1c9bc:	movls	r0, #64	; 0x40
   1c9c0:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1c9c4:	subs	r4, r0, #0
   1c9c8:	beq	1c9f8 <__snprintf_chk@plt+0xb670>
   1c9cc:	mov	r3, r4
   1c9d0:	mov	r6, #0
   1c9d4:	mov	r2, #1
   1c9d8:	strb	r2, [r4, #4]
   1c9dc:	str	r6, [r4]
   1c9e0:	mov	r1, r7
   1c9e4:	strb	r6, [r3, #5]!
   1c9e8:	mov	r2, r5
   1c9ec:	mov	r0, r3
   1c9f0:	bl	110b8 <memcpy@plt>
   1c9f4:	strb	r6, [r0, r5]
   1c9f8:	mov	r0, r4
   1c9fc:	pop	{r4, r5, r6, r7, r8, pc}
   1ca00:	mov	r0, #64	; 0x40
   1ca04:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1ca08:	subs	r4, r0, #0
   1ca0c:	beq	1c9f8 <__snprintf_chk@plt+0xb670>
   1ca10:	str	r7, [r4]
   1ca14:	strb	r7, [r4, #4]
   1ca18:	strb	r7, [r4, #5]
   1ca1c:	mov	r0, r4
   1ca20:	pop	{r4, r5, r6, r7, r8, pc}
   1ca24:	push	{r4, r5, r6, r7, r8, lr}
   1ca28:	ldr	r6, [r1, #40]	; 0x28
   1ca2c:	cmp	r6, #0
   1ca30:	beq	1caf8 <__snprintf_chk@plt+0xb770>
   1ca34:	cmp	r1, r6
   1ca38:	mov	r7, r1
   1ca3c:	mov	r5, r0
   1ca40:	bhi	1ca50 <__snprintf_chk@plt+0xb6c8>
   1ca44:	add	r3, r1, #44	; 0x2c
   1ca48:	cmp	r6, r3
   1ca4c:	bcc	1caf8 <__snprintf_chk@plt+0xb770>
   1ca50:	ldrb	r3, [r6]
   1ca54:	cmp	r3, #0
   1ca58:	addne	r4, r5, #5
   1ca5c:	beq	1caf0 <__snprintf_chk@plt+0xb768>
   1ca60:	mov	r1, r6
   1ca64:	mov	r0, r4
   1ca68:	bl	11070 <strcmp@plt>
   1ca6c:	add	r2, r5, #5
   1ca70:	cmp	r0, #0
   1ca74:	mov	r0, r4
   1ca78:	beq	1cae4 <__snprintf_chk@plt+0xb75c>
   1ca7c:	ldrb	r3, [r4]
   1ca80:	cmp	r3, #0
   1ca84:	bne	1ca9c <__snprintf_chk@plt+0xb714>
   1ca88:	cmp	r4, r2
   1ca8c:	bne	1cb00 <__snprintf_chk@plt+0xb778>
   1ca90:	ldrb	r3, [r5, #4]
   1ca94:	cmp	r3, #0
   1ca98:	beq	1cb00 <__snprintf_chk@plt+0xb778>
   1ca9c:	bl	1122c <strlen@plt>
   1caa0:	add	r0, r0, #1
   1caa4:	ldrb	r3, [r4, r0]!
   1caa8:	cmp	r3, #0
   1caac:	bne	1ca60 <__snprintf_chk@plt+0xb6d8>
   1cab0:	ldr	r3, [r5]
   1cab4:	cmp	r3, #0
   1cab8:	addne	r4, r3, #5
   1cabc:	movne	r5, r3
   1cac0:	b	1ca60 <__snprintf_chk@plt+0xb6d8>
   1cac4:	mov	r0, r6
   1cac8:	bl	1c99c <__snprintf_chk@plt+0xb614>
   1cacc:	cmp	r0, #0
   1cad0:	str	r0, [r5]
   1cad4:	popeq	{r4, r5, r6, r7, r8, pc}
   1cad8:	add	r4, r0, #5
   1cadc:	mov	r3, #0
   1cae0:	strb	r3, [r0, #4]
   1cae4:	str	r4, [r7, #40]	; 0x28
   1cae8:	mov	r0, #1
   1caec:	pop	{r4, r5, r6, r7, r8, pc}
   1caf0:	ldr	r4, [pc, #64]	; 1cb38 <__snprintf_chk@plt+0xb7b0>
   1caf4:	b	1cae4 <__snprintf_chk@plt+0xb75c>
   1caf8:	mov	r0, #1
   1cafc:	pop	{r4, r5, r6, r7, r8, pc}
   1cb00:	mov	r0, r6
   1cb04:	bl	1122c <strlen@plt>
   1cb08:	add	r3, r5, #64	; 0x40
   1cb0c:	sub	r3, r3, r4
   1cb10:	add	r8, r0, #1
   1cb14:	cmp	r8, r3
   1cb18:	bge	1cac4 <__snprintf_chk@plt+0xb73c>
   1cb1c:	mov	r1, r6
   1cb20:	mov	r2, r8
   1cb24:	mov	r0, r4
   1cb28:	bl	110b8 <memcpy@plt>
   1cb2c:	mov	r3, #0
   1cb30:	strb	r3, [r4, r8]
   1cb34:	b	1cae4 <__snprintf_chk@plt+0xb75c>
   1cb38:	andeq	r2, r2, r0, ror #26
   1cb3c:	push	{r4, r5, r6, r7, r8, lr}
   1cb40:	mov	r4, r0
   1cb44:	ldr	r0, [pc, #152]	; 1cbe4 <__snprintf_chk@plt+0xb85c>
   1cb48:	bl	11184 <getenv@plt>
   1cb4c:	ldrb	r3, [r4, #4]
   1cb50:	subs	r5, r0, #0
   1cb54:	beq	1cb9c <__snprintf_chk@plt+0xb814>
   1cb58:	cmp	r3, #0
   1cb5c:	beq	1cb74 <__snprintf_chk@plt+0xb7ec>
   1cb60:	mov	r1, r5
   1cb64:	add	r0, r4, #5
   1cb68:	bl	11070 <strcmp@plt>
   1cb6c:	cmp	r0, #0
   1cb70:	beq	1cba4 <__snprintf_chk@plt+0xb81c>
   1cb74:	mov	r0, r5
   1cb78:	bl	1c99c <__snprintf_chk@plt+0xb614>
   1cb7c:	subs	r5, r0, #0
   1cb80:	beq	1cb94 <__snprintf_chk@plt+0xb80c>
   1cb84:	mov	r0, r4
   1cb88:	bl	1c8f4 <__snprintf_chk@plt+0xb56c>
   1cb8c:	cmp	r0, #0
   1cb90:	beq	1cbb0 <__snprintf_chk@plt+0xb828>
   1cb94:	mov	r0, r5
   1cb98:	pop	{r4, r5, r6, r7, r8, pc}
   1cb9c:	cmp	r3, #0
   1cba0:	bne	1cb74 <__snprintf_chk@plt+0xb7ec>
   1cba4:	mov	r5, #1
   1cba8:	mov	r0, r5
   1cbac:	pop	{r4, r5, r6, r7, r8, pc}
   1cbb0:	bl	11250 <__errno_location@plt>
   1cbb4:	cmp	r5, #1
   1cbb8:	mov	r6, r0
   1cbbc:	ldr	r7, [r0]
   1cbc0:	beq	1cbd8 <__snprintf_chk@plt+0xb850>
   1cbc4:	ldr	r4, [r5]
   1cbc8:	mov	r0, r5
   1cbcc:	bl	146ec <__snprintf_chk@plt+0x3364>
   1cbd0:	subs	r5, r4, #0
   1cbd4:	bne	1cbc4 <__snprintf_chk@plt+0xb83c>
   1cbd8:	str	r7, [r6]
   1cbdc:	mov	r5, #0
   1cbe0:	b	1cb94 <__snprintf_chk@plt+0xb80c>
   1cbe4:	andeq	r1, r2, r0, asr r4
   1cbe8:	cmp	r0, #1
   1cbec:	bxeq	lr
   1cbf0:	cmp	r0, #0
   1cbf4:	beq	1cc10 <__snprintf_chk@plt+0xb888>
   1cbf8:	push	{r4, lr}
   1cbfc:	ldr	r4, [r0]
   1cc00:	bl	146ec <__snprintf_chk@plt+0x3364>
   1cc04:	subs	r0, r4, #0
   1cc08:	bne	1cbfc <__snprintf_chk@plt+0xb874>
   1cc0c:	pop	{r4, pc}
   1cc10:	bx	lr
   1cc14:	subs	ip, r0, #0
   1cc18:	push	{r4, r5, r6, r7, r8, lr}
   1cc1c:	mov	r5, r1
   1cc20:	beq	1cc88 <__snprintf_chk@plt+0xb900>
   1cc24:	mov	r4, r2
   1cc28:	mov	r6, ip
   1cc2c:	bl	1cb3c <__snprintf_chk@plt+0xb7b4>
   1cc30:	subs	r7, r0, #0
   1cc34:	beq	1cc80 <__snprintf_chk@plt+0xb8f8>
   1cc38:	mov	r0, r5
   1cc3c:	mov	r1, r4
   1cc40:	bl	1110c <localtime_r@plt>
   1cc44:	cmp	r0, #0
   1cc48:	beq	1cc78 <__snprintf_chk@plt+0xb8f0>
   1cc4c:	mov	r0, r6
   1cc50:	mov	r1, r4
   1cc54:	bl	1ca24 <__snprintf_chk@plt+0xb69c>
   1cc58:	cmp	r0, #0
   1cc5c:	beq	1cc78 <__snprintf_chk@plt+0xb8f0>
   1cc60:	mov	r0, r7
   1cc64:	bl	1c944 <__snprintf_chk@plt+0xb5bc>
   1cc68:	cmp	r0, #0
   1cc6c:	beq	1cc80 <__snprintf_chk@plt+0xb8f8>
   1cc70:	mov	r0, r4
   1cc74:	pop	{r4, r5, r6, r7, r8, pc}
   1cc78:	mov	r0, r7
   1cc7c:	bl	1c944 <__snprintf_chk@plt+0xb5bc>
   1cc80:	mov	r0, #0
   1cc84:	pop	{r4, r5, r6, r7, r8, pc}
   1cc88:	mov	r0, r5
   1cc8c:	mov	r1, r2
   1cc90:	pop	{r4, r5, r6, r7, r8, lr}
   1cc94:	b	11058 <gmtime_r@plt>
   1cc98:	push	{r4, r5, r6, r7, lr}
   1cc9c:	subs	r7, r0, #0
   1cca0:	sub	sp, sp, #52	; 0x34
   1cca4:	mov	r4, r1
   1cca8:	beq	1cd68 <__snprintf_chk@plt+0xb9e0>
   1ccac:	bl	1cb3c <__snprintf_chk@plt+0xb7b4>
   1ccb0:	subs	r6, r0, #0
   1ccb4:	beq	1cd60 <__snprintf_chk@plt+0xb9d8>
   1ccb8:	ldm	r4, {r1, r2, ip}
   1ccbc:	ldr	r0, [r4, #12]
   1ccc0:	ldr	r3, [r4, #16]
   1ccc4:	str	r1, [sp, #4]
   1ccc8:	str	r2, [sp, #8]
   1cccc:	ldr	r1, [r4, #20]
   1ccd0:	ldr	r2, [r4, #32]
   1ccd4:	str	r0, [sp, #16]
   1ccd8:	str	r3, [sp, #20]
   1ccdc:	add	r0, sp, #4
   1cce0:	mvn	r3, #0
   1cce4:	str	r3, [sp, #32]
   1cce8:	str	ip, [sp, #12]
   1ccec:	str	r1, [sp, #24]
   1ccf0:	str	r2, [sp, #36]	; 0x24
   1ccf4:	bl	1107c <mktime@plt>
   1ccf8:	ldr	r3, [sp, #32]
   1ccfc:	cmp	r3, #0
   1cd00:	mov	r5, r0
   1cd04:	blt	1cd58 <__snprintf_chk@plt+0xb9d0>
   1cd08:	mov	r0, r7
   1cd0c:	add	r1, sp, #4
   1cd10:	bl	1ca24 <__snprintf_chk@plt+0xb69c>
   1cd14:	cmp	r0, #0
   1cd18:	beq	1cd58 <__snprintf_chk@plt+0xb9d0>
   1cd1c:	mov	r0, r6
   1cd20:	bl	1c944 <__snprintf_chk@plt+0xb5bc>
   1cd24:	cmp	r0, #0
   1cd28:	beq	1cd60 <__snprintf_chk@plt+0xb9d8>
   1cd2c:	add	lr, sp, #4
   1cd30:	mov	ip, r4
   1cd34:	ldm	lr!, {r0, r1, r2, r3}
   1cd38:	stmia	ip!, {r0, r1, r2, r3}
   1cd3c:	ldm	lr!, {r0, r1, r2, r3}
   1cd40:	stmia	ip!, {r0, r1, r2, r3}
   1cd44:	ldm	lr, {r0, r1, r2}
   1cd48:	stm	ip, {r0, r1, r2}
   1cd4c:	mov	r0, r5
   1cd50:	add	sp, sp, #52	; 0x34
   1cd54:	pop	{r4, r5, r6, r7, pc}
   1cd58:	mov	r0, r6
   1cd5c:	bl	1c944 <__snprintf_chk@plt+0xb5bc>
   1cd60:	mvn	r5, #0
   1cd64:	b	1cd4c <__snprintf_chk@plt+0xb9c4>
   1cd68:	mov	r0, r1
   1cd6c:	bl	11328 <timegm@plt>
   1cd70:	mov	r5, r0
   1cd74:	mov	r0, r5
   1cd78:	add	sp, sp, #52	; 0x34
   1cd7c:	pop	{r4, r5, r6, r7, pc}
   1cd80:	push	{r4, r5, r6, lr}
   1cd84:	sub	sp, sp, #32
   1cd88:	cmp	r1, #0
   1cd8c:	mov	r4, r0
   1cd90:	ldr	r5, [sp, #48]	; 0x30
   1cd94:	ldr	r6, [sp, #52]	; 0x34
   1cd98:	beq	1d0b0 <__snprintf_chk@plt+0xbd28>
   1cd9c:	stm	sp, {r2, r3}
   1cda0:	mov	r3, r1
   1cda4:	ldr	r2, [pc, #808]	; 1d0d4 <__snprintf_chk@plt+0xbd4c>
   1cda8:	mov	r1, #1
   1cdac:	bl	112bc <__fprintf_chk@plt>
   1cdb0:	mov	r2, #5
   1cdb4:	ldr	r1, [pc, #796]	; 1d0d8 <__snprintf_chk@plt+0xbd50>
   1cdb8:	mov	r0, #0
   1cdbc:	bl	110f4 <dcgettext@plt>
   1cdc0:	ldr	r3, [pc, #788]	; 1d0dc <__snprintf_chk@plt+0xbd54>
   1cdc4:	ldr	r2, [pc, #788]	; 1d0e0 <__snprintf_chk@plt+0xbd58>
   1cdc8:	str	r3, [sp]
   1cdcc:	mov	r1, #1
   1cdd0:	mov	r3, r0
   1cdd4:	mov	r0, r4
   1cdd8:	bl	112bc <__fprintf_chk@plt>
   1cddc:	mov	r1, r4
   1cde0:	mov	r0, #10
   1cde4:	bl	110e8 <fputc_unlocked@plt>
   1cde8:	mov	r2, #5
   1cdec:	ldr	r1, [pc, #752]	; 1d0e4 <__snprintf_chk@plt+0xbd5c>
   1cdf0:	mov	r0, #0
   1cdf4:	bl	110f4 <dcgettext@plt>
   1cdf8:	mov	r1, #1
   1cdfc:	ldr	r3, [pc, #740]	; 1d0e8 <__snprintf_chk@plt+0xbd60>
   1ce00:	mov	r2, r0
   1ce04:	mov	r0, r4
   1ce08:	bl	112bc <__fprintf_chk@plt>
   1ce0c:	mov	r1, r4
   1ce10:	mov	r0, #10
   1ce14:	bl	110e8 <fputc_unlocked@plt>
   1ce18:	cmp	r6, #9
   1ce1c:	ldrls	pc, [pc, r6, lsl #2]
   1ce20:	b	1d0c8 <__snprintf_chk@plt+0xbd40>
   1ce24:	andeq	ip, r1, r8, lsr #29
   1ce28:			; <UNDEFINED> instruction: 0x0001ceb0
   1ce2c:	ldrdeq	ip, [r1], -ip	; <UNPREDICTABLE>
   1ce30:	andeq	ip, r1, r0, lsl pc
   1ce34:	andeq	ip, r1, ip, asr #30
   1ce38:	andeq	ip, r1, r8, lsl #31
   1ce3c:	andeq	ip, r1, r4, asr #31
   1ce40:	andeq	sp, r1, r8
   1ce44:	andeq	sp, r1, r8, asr r0
   1ce48:	andeq	ip, r1, ip, asr #28
   1ce4c:	ldr	r1, [pc, #664]	; 1d0ec <__snprintf_chk@plt+0xbd64>
   1ce50:	mov	r2, #5
   1ce54:	mov	r0, #0
   1ce58:	bl	110f4 <dcgettext@plt>
   1ce5c:	ldr	ip, [r5, #32]
   1ce60:	ldr	r1, [r5, #28]
   1ce64:	ldr	r2, [r5, #24]
   1ce68:	ldr	r3, [r5]
   1ce6c:	ldr	r6, [r5, #20]
   1ce70:	str	ip, [sp, #28]
   1ce74:	ldr	lr, [r5, #16]
   1ce78:	str	r1, [sp, #24]
   1ce7c:	ldr	ip, [r5, #12]
   1ce80:	str	r2, [sp, #20]
   1ce84:	ldr	r1, [r5, #8]
   1ce88:	ldr	r2, [r5, #4]
   1ce8c:	str	r6, [sp, #16]
   1ce90:	stmib	sp, {r1, ip, lr}
   1ce94:	mov	r1, #1
   1ce98:	str	r2, [sp]
   1ce9c:	mov	r2, r0
   1cea0:	mov	r0, r4
   1cea4:	bl	112bc <__fprintf_chk@plt>
   1cea8:	add	sp, sp, #32
   1ceac:	pop	{r4, r5, r6, pc}
   1ceb0:	mov	r2, #5
   1ceb4:	ldr	r1, [pc, #564]	; 1d0f0 <__snprintf_chk@plt+0xbd68>
   1ceb8:	mov	r0, #0
   1cebc:	bl	110f4 <dcgettext@plt>
   1cec0:	ldr	r3, [r5]
   1cec4:	mov	r1, #1
   1cec8:	mov	r2, r0
   1cecc:	mov	r0, r4
   1ced0:	add	sp, sp, #32
   1ced4:	pop	{r4, r5, r6, lr}
   1ced8:	b	112bc <__fprintf_chk@plt>
   1cedc:	mov	r2, #5
   1cee0:	ldr	r1, [pc, #524]	; 1d0f4 <__snprintf_chk@plt+0xbd6c>
   1cee4:	mov	r0, #0
   1cee8:	bl	110f4 <dcgettext@plt>
   1ceec:	ldr	r2, [r5, #4]
   1cef0:	ldr	r3, [r5]
   1cef4:	mov	r1, #1
   1cef8:	str	r2, [sp, #48]	; 0x30
   1cefc:	mov	r2, r0
   1cf00:	mov	r0, r4
   1cf04:	add	sp, sp, #32
   1cf08:	pop	{r4, r5, r6, lr}
   1cf0c:	b	112bc <__fprintf_chk@plt>
   1cf10:	mov	r2, #5
   1cf14:	ldr	r1, [pc, #476]	; 1d0f8 <__snprintf_chk@plt+0xbd70>
   1cf18:	mov	r0, #0
   1cf1c:	bl	110f4 <dcgettext@plt>
   1cf20:	ldr	r1, [r5, #8]
   1cf24:	ldr	r2, [r5, #4]
   1cf28:	ldr	r3, [r5]
   1cf2c:	str	r1, [sp, #52]	; 0x34
   1cf30:	str	r2, [sp, #48]	; 0x30
   1cf34:	mov	r1, #1
   1cf38:	mov	r2, r0
   1cf3c:	mov	r0, r4
   1cf40:	add	sp, sp, #32
   1cf44:	pop	{r4, r5, r6, lr}
   1cf48:	b	112bc <__fprintf_chk@plt>
   1cf4c:	mov	r2, #5
   1cf50:	ldr	r1, [pc, #420]	; 1d0fc <__snprintf_chk@plt+0xbd74>
   1cf54:	mov	r0, #0
   1cf58:	bl	110f4 <dcgettext@plt>
   1cf5c:	ldr	r1, [r5, #8]
   1cf60:	ldr	ip, [r5, #12]
   1cf64:	ldr	r2, [r5, #4]
   1cf68:	ldr	r3, [r5]
   1cf6c:	stmib	sp, {r1, ip}
   1cf70:	str	r2, [sp]
   1cf74:	mov	r1, #1
   1cf78:	mov	r2, r0
   1cf7c:	mov	r0, r4
   1cf80:	bl	112bc <__fprintf_chk@plt>
   1cf84:	b	1cea8 <__snprintf_chk@plt+0xbb20>
   1cf88:	mov	r2, #5
   1cf8c:	ldr	r1, [pc, #364]	; 1d100 <__snprintf_chk@plt+0xbd78>
   1cf90:	mov	r0, #0
   1cf94:	bl	110f4 <dcgettext@plt>
   1cf98:	add	r1, r5, #8
   1cf9c:	ldr	r2, [r5, #4]
   1cfa0:	ldm	r1, {r1, ip, lr}
   1cfa4:	ldr	r3, [r5]
   1cfa8:	str	r2, [sp]
   1cfac:	stmib	sp, {r1, ip, lr}
   1cfb0:	mov	r1, #1
   1cfb4:	mov	r2, r0
   1cfb8:	mov	r0, r4
   1cfbc:	bl	112bc <__fprintf_chk@plt>
   1cfc0:	b	1cea8 <__snprintf_chk@plt+0xbb20>
   1cfc4:	mov	r2, #5
   1cfc8:	ldr	r1, [pc, #308]	; 1d104 <__snprintf_chk@plt+0xbd7c>
   1cfcc:	mov	r0, #0
   1cfd0:	bl	110f4 <dcgettext@plt>
   1cfd4:	add	r1, r5, #8
   1cfd8:	ldr	r2, [r5, #4]
   1cfdc:	ldm	r1, {r1, ip, lr}
   1cfe0:	ldr	r6, [r5, #20]
   1cfe4:	ldr	r3, [r5]
   1cfe8:	stmib	sp, {r1, ip, lr}
   1cfec:	mov	r1, #1
   1cff0:	str	r2, [sp]
   1cff4:	str	r6, [sp, #16]
   1cff8:	mov	r2, r0
   1cffc:	mov	r0, r4
   1d000:	bl	112bc <__fprintf_chk@plt>
   1d004:	b	1cea8 <__snprintf_chk@plt+0xbb20>
   1d008:	mov	r2, #5
   1d00c:	ldr	r1, [pc, #244]	; 1d108 <__snprintf_chk@plt+0xbd80>
   1d010:	mov	r0, #0
   1d014:	bl	110f4 <dcgettext@plt>
   1d018:	ldr	r2, [r5, #24]
   1d01c:	ldr	r3, [r5]
   1d020:	ldr	r6, [r5, #20]
   1d024:	ldr	lr, [r5, #16]
   1d028:	ldr	ip, [r5, #12]
   1d02c:	str	r2, [sp, #20]
   1d030:	ldr	r1, [r5, #8]
   1d034:	ldr	r2, [r5, #4]
   1d038:	str	r6, [sp, #16]
   1d03c:	stmib	sp, {r1, ip, lr}
   1d040:	mov	r1, #1
   1d044:	str	r2, [sp]
   1d048:	mov	r2, r0
   1d04c:	mov	r0, r4
   1d050:	bl	112bc <__fprintf_chk@plt>
   1d054:	b	1cea8 <__snprintf_chk@plt+0xbb20>
   1d058:	mov	r2, #5
   1d05c:	ldr	r1, [pc, #168]	; 1d10c <__snprintf_chk@plt+0xbd84>
   1d060:	mov	r0, #0
   1d064:	bl	110f4 <dcgettext@plt>
   1d068:	ldr	r1, [r5, #28]
   1d06c:	ldr	r2, [r5, #24]
   1d070:	ldr	r3, [r5]
   1d074:	ldr	r6, [r5, #20]
   1d078:	ldr	lr, [r5, #16]
   1d07c:	str	r1, [sp, #24]
   1d080:	ldr	ip, [r5, #12]
   1d084:	str	r2, [sp, #20]
   1d088:	ldr	r1, [r5, #8]
   1d08c:	ldr	r2, [r5, #4]
   1d090:	str	r6, [sp, #16]
   1d094:	stmib	sp, {r1, ip, lr}
   1d098:	mov	r1, #1
   1d09c:	str	r2, [sp]
   1d0a0:	mov	r2, r0
   1d0a4:	mov	r0, r4
   1d0a8:	bl	112bc <__fprintf_chk@plt>
   1d0ac:	b	1cea8 <__snprintf_chk@plt+0xbb20>
   1d0b0:	str	r3, [sp]
   1d0b4:	mov	r1, #1
   1d0b8:	mov	r3, r2
   1d0bc:	ldr	r2, [pc, #76]	; 1d110 <__snprintf_chk@plt+0xbd88>
   1d0c0:	bl	112bc <__fprintf_chk@plt>
   1d0c4:	b	1cdb0 <__snprintf_chk@plt+0xba28>
   1d0c8:	mov	r2, #5
   1d0cc:	ldr	r1, [pc, #64]	; 1d114 <__snprintf_chk@plt+0xbd8c>
   1d0d0:	b	1ce54 <__snprintf_chk@plt+0xbacc>
   1d0d4:	andeq	r3, r2, r8, ror r1
   1d0d8:	andeq	r3, r2, ip, lsl #3
   1d0dc:	andeq	r0, r0, r6, ror #15
   1d0e0:	andeq	r3, r2, r4, ror #8
   1d0e4:	muleq	r2, r0, r1
   1d0e8:	andeq	r3, r2, ip, lsr r2
   1d0ec:	andeq	r3, r2, ip, ror #6
   1d0f0:	andeq	r3, r2, r0, ror #4
   1d0f4:	andeq	r3, r2, r0, ror r2
   1d0f8:	andeq	r3, r2, r8, lsl #5
   1d0fc:	andeq	r3, r2, r4, lsr #5
   1d100:	andeq	r3, r2, r4, asr #5
   1d104:	andeq	r3, r2, r8, ror #5
   1d108:	andeq	r3, r2, r0, lsl r3
   1d10c:	andeq	r3, r2, ip, lsr r3
   1d110:	andeq	r3, r2, r4, lsl #3
   1d114:	andeq	r3, r2, r0, lsr #7
   1d118:	push	{r4, r5, lr}
   1d11c:	sub	sp, sp, #12
   1d120:	ldr	r5, [sp, #24]
   1d124:	ldr	ip, [r5]
   1d128:	cmp	ip, #0
   1d12c:	beq	1d148 <__snprintf_chk@plt+0xbdc0>
   1d130:	mov	lr, r5
   1d134:	mov	ip, #0
   1d138:	ldr	r4, [lr, #4]!
   1d13c:	add	ip, ip, #1
   1d140:	cmp	r4, #0
   1d144:	bne	1d138 <__snprintf_chk@plt+0xbdb0>
   1d148:	stm	sp, {r5, ip}
   1d14c:	bl	1cd80 <__snprintf_chk@plt+0xb9f8>
   1d150:	add	sp, sp, #12
   1d154:	pop	{r4, r5, pc}
   1d158:	push	{r4, r5, lr}
   1d15c:	sub	sp, sp, #52	; 0x34
   1d160:	add	r5, sp, #4
   1d164:	ldr	r4, [sp, #64]	; 0x40
   1d168:	mov	ip, #0
   1d16c:	sub	r4, r4, #4
   1d170:	ldr	lr, [r4, #4]!
   1d174:	cmp	lr, #0
   1d178:	str	lr, [r5, #4]!
   1d17c:	beq	1d18c <__snprintf_chk@plt+0xbe04>
   1d180:	add	ip, ip, #1
   1d184:	cmp	ip, #10
   1d188:	bne	1d170 <__snprintf_chk@plt+0xbde8>
   1d18c:	add	lr, sp, #8
   1d190:	str	ip, [sp, #4]
   1d194:	str	lr, [sp]
   1d198:	bl	1cd80 <__snprintf_chk@plt+0xb9f8>
   1d19c:	add	sp, sp, #52	; 0x34
   1d1a0:	pop	{r4, r5, pc}
   1d1a4:	push	{r3}		; (str r3, [sp, #-4]!)
   1d1a8:	push	{r4, lr}
   1d1ac:	sub	sp, sp, #60	; 0x3c
   1d1b0:	add	lr, sp, #56	; 0x38
   1d1b4:	add	r3, sp, #72	; 0x48
   1d1b8:	str	r3, [lr, #-44]!	; 0xffffffd4
   1d1bc:	add	r4, sp, #68	; 0x44
   1d1c0:	mov	r3, #0
   1d1c4:	ldr	ip, [r4, #4]!
   1d1c8:	cmp	ip, #0
   1d1cc:	str	ip, [lr, #4]!
   1d1d0:	beq	1d1e0 <__snprintf_chk@plt+0xbe58>
   1d1d4:	add	r3, r3, #1
   1d1d8:	cmp	r3, #10
   1d1dc:	bne	1d1c4 <__snprintf_chk@plt+0xbe3c>
   1d1e0:	add	ip, sp, #16
   1d1e4:	str	r3, [sp, #4]
   1d1e8:	str	ip, [sp]
   1d1ec:	ldr	r3, [sp, #68]	; 0x44
   1d1f0:	bl	1cd80 <__snprintf_chk@plt+0xb9f8>
   1d1f4:	add	sp, sp, #60	; 0x3c
   1d1f8:	pop	{r4, lr}
   1d1fc:	add	sp, sp, #4
   1d200:	bx	lr
   1d204:	ldr	r3, [pc, #116]	; 1d280 <__snprintf_chk@plt+0xbef8>
   1d208:	push	{r4, lr}
   1d20c:	mov	r0, #10
   1d210:	ldr	r1, [r3]
   1d214:	bl	110e8 <fputc_unlocked@plt>
   1d218:	mov	r2, #5
   1d21c:	ldr	r1, [pc, #96]	; 1d284 <__snprintf_chk@plt+0xbefc>
   1d220:	mov	r0, #0
   1d224:	bl	110f4 <dcgettext@plt>
   1d228:	ldr	r2, [pc, #88]	; 1d288 <__snprintf_chk@plt+0xbf00>
   1d22c:	mov	r1, r0
   1d230:	mov	r0, #1
   1d234:	bl	112a4 <__printf_chk@plt>
   1d238:	mov	r2, #5
   1d23c:	ldr	r1, [pc, #72]	; 1d28c <__snprintf_chk@plt+0xbf04>
   1d240:	mov	r0, #0
   1d244:	bl	110f4 <dcgettext@plt>
   1d248:	ldr	r3, [pc, #64]	; 1d290 <__snprintf_chk@plt+0xbf08>
   1d24c:	ldr	r2, [pc, #64]	; 1d294 <__snprintf_chk@plt+0xbf0c>
   1d250:	mov	r1, r0
   1d254:	mov	r0, #1
   1d258:	bl	112a4 <__printf_chk@plt>
   1d25c:	mov	r2, #5
   1d260:	ldr	r1, [pc, #48]	; 1d298 <__snprintf_chk@plt+0xbf10>
   1d264:	mov	r0, #0
   1d268:	bl	110f4 <dcgettext@plt>
   1d26c:	ldr	r2, [pc, #40]	; 1d29c <__snprintf_chk@plt+0xbf14>
   1d270:	pop	{r4, lr}
   1d274:	mov	r1, r0
   1d278:	mov	r0, #1
   1d27c:	b	112a4 <__printf_chk@plt>
   1d280:	andeq	r4, r3, r4, lsr #3
   1d284:	ldrdeq	r3, [r2], -ip
   1d288:	strdeq	r3, [r2], -r0
   1d28c:	andeq	r3, r2, r8, lsl #8
   1d290:	andeq	r1, r2, r4, asr #3
   1d294:	andeq	r1, r2, ip, ror #3
   1d298:	andeq	r3, r2, ip, lsl r4
   1d29c:	andeq	r3, r2, r4, asr #8
   1d2a0:	push	{r4, lr}
   1d2a4:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1d2a8:	cmp	r0, #0
   1d2ac:	popne	{r4, pc}
   1d2b0:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d2b4:	push	{r4, lr}
   1d2b8:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1d2bc:	cmp	r0, #0
   1d2c0:	popne	{r4, pc}
   1d2c4:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d2c8:	push	{r4, lr}
   1d2cc:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1d2d0:	cmp	r0, #0
   1d2d4:	popne	{r4, pc}
   1d2d8:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d2dc:	push	{r4, r5, r6, lr}
   1d2e0:	mov	r5, r0
   1d2e4:	mov	r4, r1
   1d2e8:	bl	1d89c <__snprintf_chk@plt+0xc514>
   1d2ec:	cmp	r0, #0
   1d2f0:	popne	{r4, r5, r6, pc}
   1d2f4:	adds	r4, r4, #0
   1d2f8:	movne	r4, #1
   1d2fc:	cmp	r5, #0
   1d300:	orreq	r4, r4, #1
   1d304:	cmp	r4, #0
   1d308:	popeq	{r4, r5, r6, pc}
   1d30c:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d310:	push	{r4, lr}
   1d314:	cmp	r1, #0
   1d318:	orreq	r1, r1, #1
   1d31c:	bl	1d89c <__snprintf_chk@plt+0xc514>
   1d320:	cmp	r0, #0
   1d324:	popne	{r4, pc}
   1d328:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d32c:	push	{r4, r5, r6, lr}
   1d330:	mov	r6, r0
   1d334:	mov	r5, r1
   1d338:	mov	r4, r2
   1d33c:	bl	1f430 <__snprintf_chk@plt+0xe0a8>
   1d340:	cmp	r0, #0
   1d344:	popne	{r4, r5, r6, pc}
   1d348:	cmp	r6, #0
   1d34c:	beq	1d35c <__snprintf_chk@plt+0xbfd4>
   1d350:	cmp	r5, #0
   1d354:	cmpne	r4, #0
   1d358:	popeq	{r4, r5, r6, pc}
   1d35c:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d360:	b	1d32c <__snprintf_chk@plt+0xbfa4>
   1d364:	cmp	r2, #0
   1d368:	cmpne	r1, #0
   1d36c:	moveq	r2, #1
   1d370:	moveq	r1, r2
   1d374:	push	{r4, lr}
   1d378:	bl	1f430 <__snprintf_chk@plt+0xe0a8>
   1d37c:	cmp	r0, #0
   1d380:	popne	{r4, pc}
   1d384:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d388:	mov	r2, r1
   1d38c:	mov	r1, r0
   1d390:	mov	r0, #0
   1d394:	b	1d32c <__snprintf_chk@plt+0xbfa4>
   1d398:	mov	r2, r1
   1d39c:	mov	r1, r0
   1d3a0:	mov	r0, #0
   1d3a4:	b	1d364 <__snprintf_chk@plt+0xbfdc>
   1d3a8:	push	{r4, r5, r6, lr}
   1d3ac:	subs	r6, r0, #0
   1d3b0:	sub	sp, sp, #8
   1d3b4:	mov	r5, r1
   1d3b8:	ldr	r4, [r1]
   1d3bc:	beq	1d3f8 <__snprintf_chk@plt+0xc070>
   1d3c0:	lsr	r1, r4, #1
   1d3c4:	add	r3, r1, #1
   1d3c8:	mvn	r3, r3
   1d3cc:	cmp	r4, r3
   1d3d0:	bhi	1d3f4 <__snprintf_chk@plt+0xc06c>
   1d3d4:	add	r4, r4, #1
   1d3d8:	add	r4, r4, r1
   1d3dc:	mov	r0, r6
   1d3e0:	mov	r1, r4
   1d3e4:	bl	1d32c <__snprintf_chk@plt+0xbfa4>
   1d3e8:	str	r4, [r5]
   1d3ec:	add	sp, sp, #8
   1d3f0:	pop	{r4, r5, r6, pc}
   1d3f4:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d3f8:	cmp	r4, #0
   1d3fc:	bne	1d3dc <__snprintf_chk@plt+0xc054>
   1d400:	mov	r1, r2
   1d404:	mov	r0, #64	; 0x40
   1d408:	str	r2, [sp, #4]
   1d40c:	bl	1f570 <__snprintf_chk@plt+0xe1e8>
   1d410:	ldr	r2, [sp, #4]
   1d414:	cmp	r0, #0
   1d418:	movne	r4, r0
   1d41c:	addeq	r4, r0, #1
   1d420:	b	1d3dc <__snprintf_chk@plt+0xc054>
   1d424:	mov	r2, #1
   1d428:	b	1d3a8 <__snprintf_chk@plt+0xc020>
   1d42c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1d430:	sub	sp, sp, #12
   1d434:	ldr	r6, [r1]
   1d438:	mov	sl, r1
   1d43c:	mov	r9, r0
   1d440:	asrs	r4, r6, #1
   1d444:	mov	r5, r2
   1d448:	mov	fp, r3
   1d44c:	ldr	r7, [sp, #48]	; 0x30
   1d450:	bmi	1d5bc <__snprintf_chk@plt+0xc234>
   1d454:	mvn	r3, #-2147483648	; 0x80000000
   1d458:	sub	r3, r3, r4
   1d45c:	cmp	r6, r3
   1d460:	movle	r3, #0
   1d464:	movgt	r3, #1
   1d468:	mvn	r8, fp
   1d46c:	cmp	r3, #0
   1d470:	addeq	r4, r4, r6
   1d474:	mvnne	r4, #-2147483648	; 0x80000000
   1d478:	lsr	r8, r8, #31
   1d47c:	cmp	fp, r4
   1d480:	movge	r3, #0
   1d484:	andlt	r3, r8, #1
   1d488:	cmp	r3, #0
   1d48c:	beq	1d574 <__snprintf_chk@plt+0xc1ec>
   1d490:	cmp	r7, #0
   1d494:	blt	1d644 <__snprintf_chk@plt+0xc2bc>
   1d498:	bne	1d63c <__snprintf_chk@plt+0xc2b4>
   1d49c:	mov	r2, #64	; 0x40
   1d4a0:	mov	r1, r7
   1d4a4:	mov	r0, r2
   1d4a8:	str	r2, [sp, #4]
   1d4ac:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d4b0:	ldr	r2, [sp, #4]
   1d4b4:	mov	r1, r7
   1d4b8:	mov	r4, r0
   1d4bc:	mov	r0, r2
   1d4c0:	bl	1f99c <__snprintf_chk@plt+0xe614>
   1d4c4:	ldr	r2, [sp, #4]
   1d4c8:	sub	r1, r2, r1
   1d4cc:	cmp	r9, #0
   1d4d0:	sub	r3, r4, r6
   1d4d4:	streq	r9, [sl]
   1d4d8:	cmp	r3, r5
   1d4dc:	bge	1d560 <__snprintf_chk@plt+0xc1d8>
   1d4e0:	cmp	r5, #0
   1d4e4:	blt	1d5d0 <__snprintf_chk@plt+0xc248>
   1d4e8:	cmp	r6, #0
   1d4ec:	blt	1d50c <__snprintf_chk@plt+0xc184>
   1d4f0:	mvn	r3, #-2147483648	; 0x80000000
   1d4f4:	sub	r3, r3, r5
   1d4f8:	cmp	r6, r3
   1d4fc:	movle	r3, #0
   1d500:	movgt	r3, #1
   1d504:	cmp	r3, #0
   1d508:	bne	1d6cc <__snprintf_chk@plt+0xc344>
   1d50c:	add	r5, r6, r5
   1d510:	cmp	fp, r5
   1d514:	movge	r8, #0
   1d518:	andlt	r8, r8, #1
   1d51c:	cmp	r8, #0
   1d520:	mov	r4, r5
   1d524:	bne	1d6cc <__snprintf_chk@plt+0xc344>
   1d528:	cmp	r7, #0
   1d52c:	blt	1d5e4 <__snprintf_chk@plt+0xc25c>
   1d530:	beq	1d55c <__snprintf_chk@plt+0xc1d4>
   1d534:	cmp	r5, #0
   1d538:	blt	1d68c <__snprintf_chk@plt+0xc304>
   1d53c:	mov	r1, r7
   1d540:	mvn	r0, #-2147483648	; 0x80000000
   1d544:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d548:	cmp	r5, r0
   1d54c:	movle	r0, #0
   1d550:	movgt	r0, #1
   1d554:	cmp	r0, #0
   1d558:	bne	1d6cc <__snprintf_chk@plt+0xc344>
   1d55c:	mul	r1, r5, r7
   1d560:	mov	r0, r9
   1d564:	bl	1d2dc <__snprintf_chk@plt+0xbf54>
   1d568:	str	r4, [sl]
   1d56c:	add	sp, sp, #12
   1d570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d574:	cmp	r7, #0
   1d578:	blt	1d610 <__snprintf_chk@plt+0xc288>
   1d57c:	beq	1d49c <__snprintf_chk@plt+0xc114>
   1d580:	cmp	r4, #0
   1d584:	blt	1d64c <__snprintf_chk@plt+0xc2c4>
   1d588:	mov	r1, r7
   1d58c:	mvn	r0, #-2147483648	; 0x80000000
   1d590:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d594:	cmp	r0, r4
   1d598:	movge	r0, #0
   1d59c:	movlt	r0, #1
   1d5a0:	cmp	r0, #0
   1d5a4:	mvnne	r2, #-2147483648	; 0x80000000
   1d5a8:	bne	1d4a0 <__snprintf_chk@plt+0xc118>
   1d5ac:	mul	r1, r7, r4
   1d5b0:	cmp	r1, #63	; 0x3f
   1d5b4:	bgt	1d4cc <__snprintf_chk@plt+0xc144>
   1d5b8:	b	1d49c <__snprintf_chk@plt+0xc114>
   1d5bc:	rsb	r3, r4, #-2147483648	; 0x80000000
   1d5c0:	cmp	r6, r3
   1d5c4:	movge	r3, #0
   1d5c8:	movlt	r3, #1
   1d5cc:	b	1d468 <__snprintf_chk@plt+0xc0e0>
   1d5d0:	rsb	r3, r5, #-2147483648	; 0x80000000
   1d5d4:	cmp	r6, r3
   1d5d8:	movge	r3, #0
   1d5dc:	movlt	r3, #1
   1d5e0:	b	1d504 <__snprintf_chk@plt+0xc17c>
   1d5e4:	cmp	r5, #0
   1d5e8:	blt	1d670 <__snprintf_chk@plt+0xc2e8>
   1d5ec:	cmn	r7, #1
   1d5f0:	beq	1d55c <__snprintf_chk@plt+0xc1d4>
   1d5f4:	mov	r1, r7
   1d5f8:	mov	r0, #-2147483648	; 0x80000000
   1d5fc:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d600:	cmp	r5, r0
   1d604:	movle	r0, #0
   1d608:	movgt	r0, #1
   1d60c:	b	1d554 <__snprintf_chk@plt+0xc1cc>
   1d610:	cmp	r4, #0
   1d614:	blt	1d6b0 <__snprintf_chk@plt+0xc328>
   1d618:	cmn	r7, #1
   1d61c:	beq	1d5ac <__snprintf_chk@plt+0xc224>
   1d620:	mov	r1, r7
   1d624:	mov	r0, #-2147483648	; 0x80000000
   1d628:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d62c:	cmp	r0, r4
   1d630:	movge	r0, #0
   1d634:	movlt	r0, #1
   1d638:	b	1d5a0 <__snprintf_chk@plt+0xc218>
   1d63c:	mov	r4, fp
   1d640:	b	1d588 <__snprintf_chk@plt+0xc200>
   1d644:	mov	r4, fp
   1d648:	b	1d618 <__snprintf_chk@plt+0xc290>
   1d64c:	cmn	r4, #1
   1d650:	beq	1d5ac <__snprintf_chk@plt+0xc224>
   1d654:	mov	r1, r4
   1d658:	mov	r0, #-2147483648	; 0x80000000
   1d65c:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d660:	cmp	r7, r0
   1d664:	movle	r0, #0
   1d668:	movgt	r0, #1
   1d66c:	b	1d5a0 <__snprintf_chk@plt+0xc218>
   1d670:	mov	r1, r7
   1d674:	mvn	r0, #-2147483648	; 0x80000000
   1d678:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d67c:	cmp	r5, r0
   1d680:	movge	r0, #0
   1d684:	movlt	r0, #1
   1d688:	b	1d554 <__snprintf_chk@plt+0xc1cc>
   1d68c:	cmn	r5, #1
   1d690:	beq	1d55c <__snprintf_chk@plt+0xc1d4>
   1d694:	mov	r1, r5
   1d698:	mov	r0, #-2147483648	; 0x80000000
   1d69c:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d6a0:	cmp	r7, r0
   1d6a4:	movle	r0, #0
   1d6a8:	movgt	r0, #1
   1d6ac:	b	1d554 <__snprintf_chk@plt+0xc1cc>
   1d6b0:	mov	r1, r7
   1d6b4:	mvn	r0, #-2147483648	; 0x80000000
   1d6b8:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1d6bc:	cmp	r0, r4
   1d6c0:	movle	r0, #0
   1d6c4:	movgt	r0, #1
   1d6c8:	b	1d5a0 <__snprintf_chk@plt+0xc218>
   1d6cc:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d6d0:	push	{r4, lr}
   1d6d4:	mov	r1, #1
   1d6d8:	bl	1d828 <__snprintf_chk@plt+0xc4a0>
   1d6dc:	cmp	r0, #0
   1d6e0:	popne	{r4, pc}
   1d6e4:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d6e8:	push	{r4, lr}
   1d6ec:	mov	r1, #1
   1d6f0:	bl	1d828 <__snprintf_chk@plt+0xc4a0>
   1d6f4:	cmp	r0, #0
   1d6f8:	popne	{r4, pc}
   1d6fc:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d700:	push	{r4, lr}
   1d704:	bl	1d828 <__snprintf_chk@plt+0xc4a0>
   1d708:	cmp	r0, #0
   1d70c:	popne	{r4, pc}
   1d710:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d714:	push	{r4, lr}
   1d718:	bl	1d828 <__snprintf_chk@plt+0xc4a0>
   1d71c:	cmp	r0, #0
   1d720:	popne	{r4, pc}
   1d724:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d728:	push	{r4, r5, r6, lr}
   1d72c:	mov	r6, r0
   1d730:	mov	r0, r1
   1d734:	mov	r4, r1
   1d738:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1d73c:	subs	r5, r0, #0
   1d740:	beq	1d758 <__snprintf_chk@plt+0xc3d0>
   1d744:	mov	r2, r4
   1d748:	mov	r1, r6
   1d74c:	bl	110b8 <memcpy@plt>
   1d750:	mov	r0, r5
   1d754:	pop	{r4, r5, r6, pc}
   1d758:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d75c:	push	{r4, r5, r6, lr}
   1d760:	mov	r6, r0
   1d764:	mov	r0, r1
   1d768:	mov	r4, r1
   1d76c:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1d770:	subs	r5, r0, #0
   1d774:	beq	1d78c <__snprintf_chk@plt+0xc404>
   1d778:	mov	r2, r4
   1d77c:	mov	r1, r6
   1d780:	bl	110b8 <memcpy@plt>
   1d784:	mov	r0, r5
   1d788:	pop	{r4, r5, r6, pc}
   1d78c:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d790:	push	{r4, r5, r6, lr}
   1d794:	mov	r6, r0
   1d798:	add	r0, r1, #1
   1d79c:	mov	r4, r1
   1d7a0:	bl	1d870 <__snprintf_chk@plt+0xc4e8>
   1d7a4:	subs	r5, r0, #0
   1d7a8:	beq	1d7c8 <__snprintf_chk@plt+0xc440>
   1d7ac:	mov	r3, #0
   1d7b0:	mov	r1, r6
   1d7b4:	strb	r3, [r5, r4]
   1d7b8:	mov	r2, r4
   1d7bc:	bl	110b8 <memcpy@plt>
   1d7c0:	mov	r0, r5
   1d7c4:	pop	{r4, r5, r6, pc}
   1d7c8:	bl	1d7e8 <__snprintf_chk@plt+0xc460>
   1d7cc:	push	{r4, lr}
   1d7d0:	mov	r4, r0
   1d7d4:	bl	1122c <strlen@plt>
   1d7d8:	add	r1, r0, #1
   1d7dc:	mov	r0, r4
   1d7e0:	pop	{r4, lr}
   1d7e4:	b	1d728 <__snprintf_chk@plt+0xc3a0>
   1d7e8:	ldr	r3, [pc, #44]	; 1d81c <__snprintf_chk@plt+0xc494>
   1d7ec:	push	{r4, lr}
   1d7f0:	mov	r2, #5
   1d7f4:	ldr	r1, [pc, #36]	; 1d820 <__snprintf_chk@plt+0xc498>
   1d7f8:	mov	r0, #0
   1d7fc:	ldr	r4, [r3]
   1d800:	bl	110f4 <dcgettext@plt>
   1d804:	ldr	r2, [pc, #24]	; 1d824 <__snprintf_chk@plt+0xc49c>
   1d808:	mov	r1, #0
   1d80c:	mov	r3, r0
   1d810:	mov	r0, r4
   1d814:	bl	11178 <error@plt>
   1d818:	bl	1137c <abort@plt>
   1d81c:	andeq	r4, r3, r0, asr #2
   1d820:	muleq	r2, r4, r4
   1d824:	andeq	r1, r2, r8, lsl r6
   1d828:	cmp	r1, #0
   1d82c:	cmpne	r0, #0
   1d830:	moveq	r1, #1
   1d834:	moveq	r0, r1
   1d838:	umull	r2, r3, r0, r1
   1d83c:	adds	r3, r3, #0
   1d840:	movne	r3, #1
   1d844:	cmp	r2, #0
   1d848:	blt	1d858 <__snprintf_chk@plt+0xc4d0>
   1d84c:	cmp	r3, #0
   1d850:	bne	1d858 <__snprintf_chk@plt+0xc4d0>
   1d854:	b	11034 <calloc@plt>
   1d858:	push	{r4, lr}
   1d85c:	bl	11250 <__errno_location@plt>
   1d860:	mov	r3, #12
   1d864:	str	r3, [r0]
   1d868:	mov	r0, #0
   1d86c:	pop	{r4, pc}
   1d870:	cmp	r0, #0
   1d874:	moveq	r0, #1
   1d878:	cmp	r0, #0
   1d87c:	blt	1d884 <__snprintf_chk@plt+0xc4fc>
   1d880:	b	11190 <malloc@plt>
   1d884:	push	{r4, lr}
   1d888:	bl	11250 <__errno_location@plt>
   1d88c:	mov	r3, #12
   1d890:	str	r3, [r0]
   1d894:	mov	r0, #0
   1d898:	pop	{r4, pc}
   1d89c:	cmp	r0, #0
   1d8a0:	beq	1d8c4 <__snprintf_chk@plt+0xc53c>
   1d8a4:	cmp	r1, #0
   1d8a8:	push	{lr}		; (str lr, [sp, #-4]!)
   1d8ac:	sub	sp, sp, #12
   1d8b0:	beq	1d8cc <__snprintf_chk@plt+0xc544>
   1d8b4:	blt	1d8e4 <__snprintf_chk@plt+0xc55c>
   1d8b8:	add	sp, sp, #12
   1d8bc:	pop	{lr}		; (ldr lr, [sp], #4)
   1d8c0:	b	11100 <realloc@plt>
   1d8c4:	mov	r0, r1
   1d8c8:	b	1d870 <__snprintf_chk@plt+0xc4e8>
   1d8cc:	str	r1, [sp, #4]
   1d8d0:	bl	146ec <__snprintf_chk@plt+0x3364>
   1d8d4:	ldr	r3, [sp, #4]
   1d8d8:	mov	r0, r3
   1d8dc:	add	sp, sp, #12
   1d8e0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d8e4:	bl	11250 <__errno_location@plt>
   1d8e8:	mov	r2, #12
   1d8ec:	mov	r3, #0
   1d8f0:	str	r2, [r0]
   1d8f4:	b	1d8d8 <__snprintf_chk@plt+0xc550>
   1d8f8:	push	{r4, r5, r6, lr}
   1d8fc:	mov	r4, r0
   1d900:	bl	11160 <__fpending@plt>
   1d904:	ldr	r5, [r4]
   1d908:	and	r5, r5, #32
   1d90c:	mov	r6, r0
   1d910:	mov	r0, r4
   1d914:	bl	12968 <__snprintf_chk@plt+0x15e0>
   1d918:	cmp	r5, #0
   1d91c:	mov	r4, r0
   1d920:	bne	1d940 <__snprintf_chk@plt+0xc5b8>
   1d924:	cmp	r0, #0
   1d928:	beq	1d938 <__snprintf_chk@plt+0xc5b0>
   1d92c:	cmp	r6, #0
   1d930:	beq	1d95c <__snprintf_chk@plt+0xc5d4>
   1d934:	mvn	r4, #0
   1d938:	mov	r0, r4
   1d93c:	pop	{r4, r5, r6, pc}
   1d940:	cmp	r0, #0
   1d944:	bne	1d934 <__snprintf_chk@plt+0xc5ac>
   1d948:	bl	11250 <__errno_location@plt>
   1d94c:	str	r4, [r0]
   1d950:	mvn	r4, #0
   1d954:	mov	r0, r4
   1d958:	pop	{r4, r5, r6, pc}
   1d95c:	bl	11250 <__errno_location@plt>
   1d960:	ldr	r4, [r0]
   1d964:	subs	r4, r4, #9
   1d968:	mvnne	r4, #0
   1d96c:	mov	r0, r4
   1d970:	pop	{r4, r5, r6, pc}
   1d974:	push	{r4, lr}
   1d978:	mov	r0, #14
   1d97c:	bl	11310 <nl_langinfo@plt>
   1d980:	cmp	r0, #0
   1d984:	beq	1d99c <__snprintf_chk@plt+0xc614>
   1d988:	ldrb	r2, [r0]
   1d98c:	ldr	r3, [pc, #16]	; 1d9a4 <__snprintf_chk@plt+0xc61c>
   1d990:	cmp	r2, #0
   1d994:	moveq	r0, r3
   1d998:	pop	{r4, pc}
   1d99c:	ldr	r0, [pc]	; 1d9a4 <__snprintf_chk@plt+0xc61c>
   1d9a0:	pop	{r4, pc}
   1d9a4:	andeq	r3, r2, r8, lsr #9
   1d9a8:	push	{r4, r5, r6, r7, lr}
   1d9ac:	subs	r6, r0, #0
   1d9b0:	sub	sp, sp, #12
   1d9b4:	addeq	r6, sp, #4
   1d9b8:	mov	r0, r6
   1d9bc:	mov	r5, r2
   1d9c0:	mov	r7, r1
   1d9c4:	bl	1116c <mbrtowc@plt>
   1d9c8:	cmp	r5, #0
   1d9cc:	cmnne	r0, #3
   1d9d0:	mov	r4, r0
   1d9d4:	bls	1d9f0 <__snprintf_chk@plt+0xc668>
   1d9d8:	mov	r0, #0
   1d9dc:	bl	1f47c <__snprintf_chk@plt+0xe0f4>
   1d9e0:	cmp	r0, #0
   1d9e4:	moveq	r4, #1
   1d9e8:	ldrbeq	r3, [r7]
   1d9ec:	streq	r3, [r6]
   1d9f0:	mov	r0, r4
   1d9f4:	add	sp, sp, #12
   1d9f8:	pop	{r4, r5, r6, r7, pc}
   1d9fc:	push	{r4, r5, r6, lr}
   1da00:	subs	r4, r2, #0
   1da04:	mov	r6, r0
   1da08:	beq	1da34 <__snprintf_chk@plt+0xc6ac>
   1da0c:	mov	r5, r1
   1da10:	bl	111e4 <__ctype_tolower_loc@plt>
   1da14:	add	r3, r5, r4
   1da18:	add	r2, r6, r4
   1da1c:	ldrb	lr, [r3, #-1]!
   1da20:	ldr	ip, [r0]
   1da24:	cmp	r5, r3
   1da28:	ldr	ip, [ip, lr, lsl #2]
   1da2c:	strb	ip, [r2, #-1]!
   1da30:	bne	1da1c <__snprintf_chk@plt+0xc694>
   1da34:	mov	r0, r6
   1da38:	pop	{r4, r5, r6, pc}
   1da3c:	push	{r4, r5, r6, lr}
   1da40:	subs	r4, r2, #0
   1da44:	mov	r6, r0
   1da48:	beq	1da74 <__snprintf_chk@plt+0xc6ec>
   1da4c:	mov	r5, r1
   1da50:	bl	111f0 <__ctype_toupper_loc@plt>
   1da54:	add	r3, r5, r4
   1da58:	add	r2, r6, r4
   1da5c:	ldrb	lr, [r3, #-1]!
   1da60:	ldr	ip, [r0]
   1da64:	cmp	r5, r3
   1da68:	ldr	ip, [ip, lr, lsl #2]
   1da6c:	strb	ip, [r2, #-1]!
   1da70:	bne	1da5c <__snprintf_chk@plt+0xc6d4>
   1da74:	mov	r0, r6
   1da78:	pop	{r4, r5, r6, pc}
   1da7c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da80:	sub	sp, sp, #1104	; 0x450
   1da84:	sub	sp, sp, #12
   1da88:	mov	r4, r3
   1da8c:	str	r3, [sp, #32]
   1da90:	str	r1, [sp, #28]
   1da94:	mov	r9, r2
   1da98:	mov	fp, r0
   1da9c:	bl	11250 <__errno_location@plt>
   1daa0:	ldr	r3, [r4, #40]	; 0x28
   1daa4:	ldr	r2, [r4, #8]
   1daa8:	mov	r1, r3
   1daac:	ldr	r3, [pc, #3936]	; 1ea14 <__snprintf_chk@plt+0xd68c>
   1dab0:	mov	ip, r2
   1dab4:	str	r2, [sp, #48]	; 0x30
   1dab8:	subs	r2, r1, #0
   1dabc:	moveq	r2, r3
   1dac0:	cmp	ip, #12
   1dac4:	str	r2, [sp, #56]	; 0x38
   1dac8:	ldr	r6, [sp, #1160]	; 0x488
   1dacc:	ldr	r3, [r0]
   1dad0:	str	r0, [sp, #44]	; 0x2c
   1dad4:	str	r3, [sp, #60]	; 0x3c
   1dad8:	ldrb	r3, [sp, #1152]	; 0x480
   1dadc:	str	r3, [sp, #52]	; 0x34
   1dae0:	ble	1df68 <__snprintf_chk@plt+0xcbe0>
   1dae4:	mov	r2, ip
   1dae8:	sub	r3, ip, #12
   1daec:	str	r3, [sp, #48]	; 0x30
   1daf0:	ldrb	r3, [r9]
   1daf4:	cmp	r3, #0
   1daf8:	beq	1f0ac <__snprintf_chk@plt+0xdd24>
   1dafc:	ldr	sl, [pc, #3860]	; 1ea18 <__snprintf_chk@plt+0xd690>
   1db00:	mov	r8, #0
   1db04:	cmp	r3, #37	; 0x25
   1db08:	beq	1dbd4 <__snprintf_chk@plt+0xc84c>
   1db0c:	bic	r6, r6, r6, asr #31
   1db10:	ldr	r3, [sp, #28]
   1db14:	cmp	r6, #1
   1db18:	movcs	r4, r6
   1db1c:	movcc	r4, #1
   1db20:	sub	r3, r3, r8
   1db24:	cmp	r4, r3
   1db28:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1db2c:	cmp	fp, #0
   1db30:	beq	1db5c <__snprintf_chk@plt+0xc7d4>
   1db34:	cmp	r6, #1
   1db38:	ble	1db54 <__snprintf_chk@plt+0xc7cc>
   1db3c:	sub	r6, r6, #1
   1db40:	mov	r0, fp
   1db44:	mov	r2, r6
   1db48:	mov	r1, #32
   1db4c:	bl	1128c <memset@plt>
   1db50:	add	fp, fp, r6
   1db54:	ldrb	r3, [r9]
   1db58:	strb	r3, [fp], #1
   1db5c:	add	r8, r8, r4
   1db60:	mov	r4, r9
   1db64:	ldrb	r3, [r4, #1]
   1db68:	add	r9, r4, #1
   1db6c:	mvn	r6, #0
   1db70:	cmp	r3, #0
   1db74:	bne	1db04 <__snprintf_chk@plt+0xc77c>
   1db78:	ldr	r3, [sp, #28]
   1db7c:	ldr	r2, [sp, #60]	; 0x3c
   1db80:	cmp	fp, #0
   1db84:	cmpne	r3, #0
   1db88:	movne	r3, #0
   1db8c:	strbne	r3, [fp]
   1db90:	ldr	r3, [sp, #44]	; 0x2c
   1db94:	str	r2, [r3]
   1db98:	b	1dbc4 <__snprintf_chk@plt+0xc83c>
   1db9c:	ldr	r2, [sp, #28]
   1dba0:	add	r8, r8, r7
   1dba4:	sub	r2, r2, r8
   1dba8:	cmp	r2, #1
   1dbac:	sub	r6, r6, r7
   1dbb0:	bhi	1e368 <__snprintf_chk@plt+0xcfe0>
   1dbb4:	ldr	r2, [sp, #44]	; 0x2c
   1dbb8:	mov	r3, #34	; 0x22
   1dbbc:	str	r3, [r2]
   1dbc0:	mov	r8, #0
   1dbc4:	mov	r0, r8
   1dbc8:	add	sp, sp, #1104	; 0x450
   1dbcc:	add	sp, sp, #12
   1dbd0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dbd4:	ldr	r3, [sp, #52]	; 0x34
   1dbd8:	mov	r4, r9
   1dbdc:	mov	r5, #0
   1dbe0:	str	r5, [sp, #24]
   1dbe4:	str	r3, [sp, #40]	; 0x28
   1dbe8:	ldrb	r1, [r4, #1]!
   1dbec:	sub	r3, r1, #35	; 0x23
   1dbf0:	mov	r7, r1
   1dbf4:	cmp	r3, #60	; 0x3c
   1dbf8:	ldrls	pc, [pc, r3, lsl #2]
   1dbfc:	b	1dd10 <__snprintf_chk@plt+0xc988>
   1dc00:	andeq	sp, r1, r8, lsl #26
   1dc04:	andeq	sp, r1, r0, lsl sp
   1dc08:	andeq	sp, r1, r0, lsl sp
   1dc0c:	andeq	sp, r1, r0, lsl sp
   1dc10:	andeq	sp, r1, r0, lsl sp
   1dc14:	andeq	sp, r1, r0, lsl sp
   1dc18:	andeq	sp, r1, r0, lsl sp
   1dc1c:	andeq	sp, r1, r0, lsl sp
   1dc20:	andeq	sp, r1, r0, lsl #26
   1dc24:	andeq	sp, r1, r0, lsl sp
   1dc28:	andeq	sp, r1, r0, lsl #26
   1dc2c:	andeq	sp, r1, r0, lsl sp
   1dc30:	andeq	sp, r1, r0, lsl sp
   1dc34:	andeq	sp, r1, r0, lsl #26
   1dc38:	andeq	sp, r1, r0, lsl sp
   1dc3c:	andeq	sp, r1, r0, lsl sp
   1dc40:	andeq	sp, r1, r0, lsl sp
   1dc44:	andeq	sp, r1, r0, lsl sp
   1dc48:	andeq	sp, r1, r0, lsl sp
   1dc4c:	andeq	sp, r1, r0, lsl sp
   1dc50:	andeq	sp, r1, r0, lsl sp
   1dc54:	andeq	sp, r1, r0, lsl sp
   1dc58:	andeq	sp, r1, r0, lsl sp
   1dc5c:	andeq	sp, r1, r0, lsl sp
   1dc60:	andeq	sp, r1, r0, lsl sp
   1dc64:	andeq	sp, r1, r0, lsl sp
   1dc68:	andeq	sp, r1, r0, lsl sp
   1dc6c:	andeq	sp, r1, r0, lsl sp
   1dc70:	andeq	sp, r1, r0, lsl sp
   1dc74:	andeq	sp, r1, r0, lsl sp
   1dc78:	andeq	sp, r1, r0, lsl sp
   1dc7c:	andeq	sp, r1, r0, lsl sp
   1dc80:	andeq	sp, r1, r0, lsl sp
   1dc84:	andeq	sp, r1, r0, lsl sp
   1dc88:	andeq	sp, r1, r0, lsl sp
   1dc8c:	andeq	sp, r1, r0, lsl sp
   1dc90:	andeq	sp, r1, r0, lsl sp
   1dc94:	andeq	sp, r1, r0, lsl sp
   1dc98:	andeq	sp, r1, r0, lsl sp
   1dc9c:	andeq	sp, r1, r0, lsl sp
   1dca0:	andeq	sp, r1, r0, lsl sp
   1dca4:	andeq	sp, r1, r0, lsl sp
   1dca8:	andeq	sp, r1, r0, lsl sp
   1dcac:	andeq	sp, r1, r0, lsl sp
   1dcb0:	andeq	sp, r1, r0, lsl sp
   1dcb4:	andeq	sp, r1, r0, lsl sp
   1dcb8:	andeq	sp, r1, r0, lsl sp
   1dcbc:	andeq	sp, r1, r0, lsl sp
   1dcc0:	andeq	sp, r1, r0, lsl sp
   1dcc4:	andeq	sp, r1, r0, lsl sp
   1dcc8:	andeq	sp, r1, r0, lsl sp
   1dccc:	andeq	sp, r1, r0, lsl sp
   1dcd0:	andeq	sp, r1, r0, lsl sp
   1dcd4:	andeq	sp, r1, r0, lsl sp
   1dcd8:	andeq	sp, r1, r0, lsl sp
   1dcdc:	andeq	sp, r1, r0, lsl sp
   1dce0:	andeq	sp, r1, r0, lsl sp
   1dce4:	andeq	sp, r1, r0, lsl sp
   1dce8:	andeq	sp, r1, r0, lsl sp
   1dcec:	strdeq	sp, [r1], -r4
   1dcf0:	andeq	sp, r1, r0, lsl #26
   1dcf4:	mov	r3, #1
   1dcf8:	str	r3, [sp, #40]	; 0x28
   1dcfc:	b	1dbe8 <__snprintf_chk@plt+0xc860>
   1dd00:	str	r1, [sp, #24]
   1dd04:	b	1dbe8 <__snprintf_chk@plt+0xc860>
   1dd08:	mov	r5, #1
   1dd0c:	b	1dbe8 <__snprintf_chk@plt+0xc860>
   1dd10:	sub	r3, r1, #48	; 0x30
   1dd14:	cmp	r3, #9
   1dd18:	bhi	1dd5c <__snprintf_chk@plt+0xc9d4>
   1dd1c:	mov	r6, #0
   1dd20:	mvn	r7, #-2147483648	; 0x80000000
   1dd24:	cmp	r6, #0
   1dd28:	blt	1e02c <__snprintf_chk@plt+0xcca4>
   1dd2c:	ldr	r3, [pc, #3304]	; 1ea1c <__snprintf_chk@plt+0xd694>
   1dd30:	cmp	r6, r3
   1dd34:	ble	1e048 <__snprintf_chk@plt+0xccc0>
   1dd38:	mov	r3, r4
   1dd3c:	ldrb	r1, [r3, #1]
   1dd40:	add	r4, r3, #1
   1dd44:	mov	r3, r4
   1dd48:	sub	r2, r1, #48	; 0x30
   1dd4c:	cmp	r2, #9
   1dd50:	bls	1dd3c <__snprintf_chk@plt+0xc9b4>
   1dd54:	mov	r7, r1
   1dd58:	mvn	r6, #-2147483648	; 0x80000000
   1dd5c:	cmp	r1, #69	; 0x45
   1dd60:	beq	1df7c <__snprintf_chk@plt+0xcbf4>
   1dd64:	cmp	r1, #79	; 0x4f
   1dd68:	movne	r7, #0
   1dd6c:	beq	1df7c <__snprintf_chk@plt+0xcbf4>
   1dd70:	cmp	r1, #122	; 0x7a
   1dd74:	ldrls	pc, [pc, r1, lsl #2]
   1dd78:	b	1df8c <__snprintf_chk@plt+0xcc04>
   1dd7c:	andeq	sp, r1, r8, lsl #31
   1dd80:	andeq	sp, r1, ip, lsl #31
   1dd84:	andeq	sp, r1, ip, lsl #31
   1dd88:	andeq	sp, r1, ip, lsl #31
   1dd8c:	andeq	sp, r1, ip, lsl #31
   1dd90:	andeq	sp, r1, ip, lsl #31
   1dd94:	andeq	sp, r1, ip, lsl #31
   1dd98:	andeq	sp, r1, ip, lsl #31
   1dd9c:	andeq	sp, r1, ip, lsl #31
   1dda0:	andeq	sp, r1, ip, lsl #31
   1dda4:	andeq	sp, r1, ip, lsl #31
   1dda8:	andeq	sp, r1, ip, lsl #31
   1ddac:	andeq	sp, r1, ip, lsl #31
   1ddb0:	andeq	sp, r1, ip, lsl #31
   1ddb4:	andeq	sp, r1, ip, lsl #31
   1ddb8:	andeq	sp, r1, ip, lsl #31
   1ddbc:	andeq	sp, r1, ip, lsl #31
   1ddc0:	andeq	sp, r1, ip, lsl #31
   1ddc4:	andeq	sp, r1, ip, lsl #31
   1ddc8:	andeq	sp, r1, ip, lsl #31
   1ddcc:	andeq	sp, r1, ip, lsl #31
   1ddd0:	andeq	sp, r1, ip, lsl #31
   1ddd4:	andeq	sp, r1, ip, lsl #31
   1ddd8:	andeq	sp, r1, ip, lsl #31
   1dddc:	andeq	sp, r1, ip, lsl #31
   1dde0:	andeq	sp, r1, ip, lsl #31
   1dde4:	andeq	sp, r1, ip, lsl #31
   1dde8:	andeq	sp, r1, ip, lsl #31
   1ddec:	andeq	sp, r1, ip, lsl #31
   1ddf0:	andeq	sp, r1, ip, lsl #31
   1ddf4:	andeq	sp, r1, ip, lsl #31
   1ddf8:	andeq	sp, r1, ip, lsl #31
   1ddfc:	andeq	sp, r1, ip, lsl #31
   1de00:	andeq	sp, r1, ip, lsl #31
   1de04:	andeq	sp, r1, ip, lsl #31
   1de08:	andeq	sp, r1, ip, lsl #31
   1de0c:	andeq	sp, r1, ip, lsl #31
   1de10:	muleq	r1, ip, sp
   1de14:	andeq	sp, r1, ip, lsl #31
   1de18:	andeq	sp, r1, ip, lsl #31
   1de1c:	andeq	sp, r1, ip, lsl #31
   1de20:	andeq	sp, r1, ip, lsl #31
   1de24:	andeq	sp, r1, ip, lsl #31
   1de28:	andeq	sp, r1, ip, lsl #31
   1de2c:	andeq	sp, r1, ip, lsl #31
   1de30:	andeq	sp, r1, ip, lsl #31
   1de34:	andeq	sp, r1, ip, lsl #31
   1de38:	andeq	sp, r1, ip, lsl #31
   1de3c:	andeq	sp, r1, ip, lsl #31
   1de40:	andeq	sp, r1, ip, lsl #31
   1de44:	andeq	sp, r1, ip, lsl #31
   1de48:	andeq	sp, r1, ip, lsl #31
   1de4c:	andeq	sp, r1, ip, lsl #31
   1de50:	andeq	sp, r1, ip, lsl #31
   1de54:	andeq	sp, r1, ip, lsl #31
   1de58:	andeq	sp, r1, ip, lsl #31
   1de5c:	andeq	sp, r1, ip, lsl #31
   1de60:	andeq	sp, r1, ip, lsl #31
   1de64:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   1de68:	andeq	sp, r1, ip, lsl #31
   1de6c:	andeq	sp, r1, ip, lsl #31
   1de70:	andeq	sp, r1, ip, lsl #31
   1de74:	andeq	sp, r1, ip, lsl #31
   1de78:	andeq	sp, r1, ip, lsl #31
   1de7c:	andeq	sp, r1, ip, lsl #31
   1de80:	andeq	lr, r1, r4, lsl r4
   1de84:	strdeq	lr, [r1], -r0
   1de88:			; <UNDEFINED> instruction: 0x0001e7b8
   1de8c:	andeq	lr, r1, r8, lsr #13
   1de90:	andeq	sp, r1, ip, lsl #31
   1de94:	andeq	lr, r1, ip, ror ip
   1de98:	strdeq	lr, [r1], -r4
   1de9c:	strdeq	lr, [r1], -ip
   1dea0:	andeq	lr, r1, r8, lsr #25
   1dea4:	andeq	sp, r1, ip, lsl #31
   1dea8:	andeq	sp, r1, ip, lsl #31
   1deac:	andeq	sp, r1, ip, lsl #31
   1deb0:	andeq	lr, r1, r4, lsl #27
   1deb4:	andeq	lr, r1, r0, ror #28
   1deb8:	andeq	sp, r1, ip, lsl #31
   1debc:	andeq	lr, r1, r8, asr lr
   1dec0:	andeq	sp, r1, ip, lsl #31
   1dec4:	andeq	lr, r1, ip, asr #28
   1dec8:	andeq	lr, r1, r4, lsr lr
   1decc:	andeq	lr, r1, r8, lsr #28
   1ded0:	andeq	lr, r1, r4, asr #16
   1ded4:	strdeq	lr, [r1], -r4
   1ded8:	andeq	lr, r1, r0, asr #31
   1dedc:	andeq	lr, r1, r8, lsl #8
   1dee0:	andeq	lr, r1, r0, asr #12
   1dee4:	muleq	r1, r0, r5
   1dee8:	andeq	sp, r1, ip, lsl #31
   1deec:	andeq	sp, r1, ip, lsl #31
   1def0:	andeq	sp, r1, ip, lsl #31
   1def4:	andeq	sp, r1, ip, lsl #31
   1def8:	andeq	sp, r1, ip, lsl #31
   1defc:	andeq	sp, r1, ip, lsl #31
   1df00:	andeq	lr, r1, r4, lsl r4
   1df04:	andeq	lr, r1, r8, lsl #10
   1df08:	andeq	lr, r1, r8, lsl #8
   1df0c:	andeq	lr, r1, r8, lsl r2
   1df10:			; <UNDEFINED> instruction: 0x0001e8b8
   1df14:	andeq	sp, r1, ip, lsl #31
   1df18:	strdeq	lr, [r1], -r4
   1df1c:	andeq	lr, r1, r8, lsl #10
   1df20:	andeq	sp, r1, ip, lsl #31
   1df24:	andeq	lr, r1, ip, ror r8
   1df28:	andeq	lr, r1, ip, lsr #19
   1df2c:	muleq	r1, ip, r9
   1df30:	andeq	lr, r1, r0, ror #18
   1df34:	andeq	lr, r1, r0, ror #17
   1df38:	andeq	sp, r1, ip, lsl #31
   1df3c:	strdeq	lr, [r1], -r4
   1df40:	andeq	lr, r1, r0, asr #19
   1df44:	andeq	lr, r1, r4, lsl #2
   1df48:	andeq	lr, r1, ip, asr sl
   1df4c:	andeq	lr, r1, r8, lsl #26
   1df50:	ldrdeq	lr, [r1], -r4
   1df54:	andeq	sp, r1, ip, lsl #31
   1df58:			; <UNDEFINED> instruction: 0x0001ecbc
   1df5c:	andeq	lr, r1, r8, lsl #8
   1df60:	andeq	lr, r1, ip, lsr #10
   1df64:	andeq	lr, r1, ip, asr #8
   1df68:	ldr	r2, [sp, #48]	; 0x30
   1df6c:	subs	r3, r2, #0
   1df70:	moveq	r3, #12
   1df74:	str	r3, [sp, #48]	; 0x30
   1df78:	b	1daf0 <__snprintf_chk@plt+0xc768>
   1df7c:	ldrb	r1, [r4, #1]
   1df80:	add	r4, r4, #1
   1df84:	b	1dd70 <__snprintf_chk@plt+0xc9e8>
   1df88:	sub	r4, r4, #1
   1df8c:	ldr	r3, [sp, #24]
   1df90:	sub	r5, r4, r9
   1df94:	subs	r3, r3, #45	; 0x2d
   1df98:	movne	r3, #1
   1df9c:	cmp	r6, #0
   1dfa0:	movlt	r3, #0
   1dfa4:	cmp	r3, #0
   1dfa8:	add	r5, r5, #1
   1dfac:	moveq	r6, #0
   1dfb0:	ldr	r3, [sp, #28]
   1dfb4:	cmp	r5, r6
   1dfb8:	movcs	r7, r5
   1dfbc:	movcc	r7, r6
   1dfc0:	sub	r3, r3, r8
   1dfc4:	cmp	r7, r3
   1dfc8:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1dfcc:	cmp	fp, #0
   1dfd0:	beq	1e024 <__snprintf_chk@plt+0xcc9c>
   1dfd4:	cmp	r5, r6
   1dfd8:	bcs	1e004 <__snprintf_chk@plt+0xcc7c>
   1dfdc:	ldr	r3, [sp, #24]
   1dfe0:	sub	r6, r6, r5
   1dfe4:	cmp	r3, #43	; 0x2b
   1dfe8:	cmpne	r3, #48	; 0x30
   1dfec:	mov	r0, fp
   1dff0:	mov	r2, r6
   1dff4:	moveq	r1, #48	; 0x30
   1dff8:	movne	r1, #32
   1dffc:	bl	1128c <memset@plt>
   1e000:	add	fp, fp, r6
   1e004:	ldr	r3, [sp, #40]	; 0x28
   1e008:	mov	r1, r9
   1e00c:	cmp	r3, #0
   1e010:	mov	r2, r5
   1e014:	mov	r0, fp
   1e018:	beq	1e400 <__snprintf_chk@plt+0xd078>
   1e01c:	bl	1da3c <__snprintf_chk@plt+0xc6b4>
   1e020:	add	fp, fp, r5
   1e024:	add	r8, r8, r7
   1e028:	b	1db64 <__snprintf_chk@plt+0xc7dc>
   1e02c:	cmn	r6, #1
   1e030:	beq	1e0c4 <__snprintf_chk@plt+0xcd3c>
   1e034:	mov	r1, r6
   1e038:	mov	r0, #-2147483648	; 0x80000000
   1e03c:	bl	1f77c <__snprintf_chk@plt+0xe3f4>
   1e040:	cmp	r0, #9
   1e044:	ble	1dd38 <__snprintf_chk@plt+0xc9b0>
   1e048:	ldrb	r0, [r4]
   1e04c:	add	r6, r6, r6, lsl #2
   1e050:	cmp	r0, #47	; 0x2f
   1e054:	lsl	r3, r6, #1
   1e058:	mov	r1, r3
   1e05c:	ble	1e0dc <__snprintf_chk@plt+0xcd54>
   1e060:	cmp	r3, #0
   1e064:	blt	1e0a0 <__snprintf_chk@plt+0xcd18>
   1e068:	sub	r2, r0, #48	; 0x30
   1e06c:	sub	r2, r7, r2
   1e070:	cmp	r3, r2
   1e074:	movle	r2, #0
   1e078:	movgt	r2, #1
   1e07c:	cmp	r2, #0
   1e080:	beq	1e0a0 <__snprintf_chk@plt+0xcd18>
   1e084:	ldrb	r1, [r4, #1]
   1e088:	add	r3, r4, #1
   1e08c:	sub	r2, r1, #48	; 0x30
   1e090:	cmp	r2, #9
   1e094:	bls	1dd3c <__snprintf_chk@plt+0xc9b4>
   1e098:	mov	r4, r3
   1e09c:	b	1dd54 <__snprintf_chk@plt+0xc9cc>
   1e0a0:	ldrb	r1, [r4, #1]
   1e0a4:	add	r3, r0, r3
   1e0a8:	sub	r6, r3, #48	; 0x30
   1e0ac:	sub	r3, r1, #48	; 0x30
   1e0b0:	cmp	r3, #9
   1e0b4:	add	r4, r4, #1
   1e0b8:	bls	1dd24 <__snprintf_chk@plt+0xc99c>
   1e0bc:	mov	r7, r1
   1e0c0:	b	1dd5c <__snprintf_chk@plt+0xc9d4>
   1e0c4:	ldrb	r0, [r4]
   1e0c8:	cmp	r0, #47	; 0x2f
   1e0cc:	mvngt	r3, #9
   1e0d0:	bgt	1e0a0 <__snprintf_chk@plt+0xcd18>
   1e0d4:	mvn	r1, #9
   1e0d8:	mov	r3, r1
   1e0dc:	rsb	r2, r0, #-2147483600	; 0x80000030
   1e0e0:	cmp	r2, r1
   1e0e4:	movle	r2, #0
   1e0e8:	movgt	r2, #1
   1e0ec:	b	1e07c <__snprintf_chk@plt+0xccf4>
   1e0f0:	cmp	r7, #69	; 0x45
   1e0f4:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e0f8:	cmp	r5, #0
   1e0fc:	beq	1e108 <__snprintf_chk@plt+0xcd80>
   1e100:	str	r5, [sp, #40]	; 0x28
   1e104:	mov	r5, #0
   1e108:	cmp	r7, #0
   1e10c:	mov	r2, #32
   1e110:	mov	r3, #37	; 0x25
   1e114:	strb	r2, [sp, #72]	; 0x48
   1e118:	strb	r3, [sp, #73]	; 0x49
   1e11c:	addeq	r9, sp, #72	; 0x48
   1e120:	addeq	ip, sp, #74	; 0x4a
   1e124:	bne	1e208 <__snprintf_chk@plt+0xce80>
   1e128:	mov	lr, #0
   1e12c:	strb	r1, [ip]
   1e130:	mov	r2, r9
   1e134:	add	r0, sp, #88	; 0x58
   1e138:	ldr	r3, [sp, #32]
   1e13c:	strb	lr, [ip, #1]
   1e140:	mov	r1, #1024	; 0x400
   1e144:	bl	111b4 <strftime@plt>
   1e148:	cmp	r0, #0
   1e14c:	beq	1db64 <__snprintf_chk@plt+0xc7dc>
   1e150:	ldr	r2, [sp, #24]
   1e154:	mvn	r3, r6
   1e158:	cmp	r2, #45	; 0x2d
   1e15c:	lsr	r3, r3, #31
   1e160:	moveq	r3, #0
   1e164:	cmp	r3, #0
   1e168:	sub	r7, r0, #1
   1e16c:	moveq	r6, #0
   1e170:	ldr	r3, [sp, #28]
   1e174:	cmp	r7, r6
   1e178:	movcs	r9, r7
   1e17c:	movcc	r9, r6
   1e180:	sub	r3, r3, r8
   1e184:	cmp	r9, r3
   1e188:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1e18c:	cmp	fp, #0
   1e190:	beq	1e1ec <__snprintf_chk@plt+0xce64>
   1e194:	cmp	r7, r6
   1e198:	bcs	1e1c4 <__snprintf_chk@plt+0xce3c>
   1e19c:	ldr	r3, [sp, #24]
   1e1a0:	sub	r6, r6, r7
   1e1a4:	cmp	r3, #43	; 0x2b
   1e1a8:	cmpne	r3, #48	; 0x30
   1e1ac:	mov	r0, fp
   1e1b0:	mov	r2, r6
   1e1b4:	moveq	r1, #48	; 0x30
   1e1b8:	movne	r1, #32
   1e1bc:	bl	1128c <memset@plt>
   1e1c0:	add	fp, fp, r6
   1e1c4:	cmp	r5, #0
   1e1c8:	bne	1f034 <__snprintf_chk@plt+0xdcac>
   1e1cc:	ldr	r3, [sp, #40]	; 0x28
   1e1d0:	add	r1, sp, #89	; 0x59
   1e1d4:	cmp	r3, #0
   1e1d8:	mov	r2, r7
   1e1dc:	mov	r0, fp
   1e1e0:	beq	1e3f8 <__snprintf_chk@plt+0xd070>
   1e1e4:	bl	1da3c <__snprintf_chk@plt+0xc6b4>
   1e1e8:	add	fp, fp, r7
   1e1ec:	add	r8, r8, r9
   1e1f0:	b	1db64 <__snprintf_chk@plt+0xc7dc>
   1e1f4:	mov	r5, #0
   1e1f8:	mov	r2, #32
   1e1fc:	mov	r3, #37	; 0x25
   1e200:	strb	r2, [sp, #72]	; 0x48
   1e204:	strb	r3, [sp, #73]	; 0x49
   1e208:	add	r9, sp, #72	; 0x48
   1e20c:	strb	r7, [sp, #74]	; 0x4a
   1e210:	add	ip, r9, #3
   1e214:	b	1e128 <__snprintf_chk@plt+0xcda0>
   1e218:	cmp	r7, #69	; 0x45
   1e21c:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e220:	ldr	r3, [sp, #32]
   1e224:	mov	lr, #2
   1e228:	ldr	r2, [r3, #12]
   1e22c:	mov	r3, r2
   1e230:	mov	r0, #0
   1e234:	lsr	r2, r2, #31
   1e238:	cmp	r3, r0
   1e23c:	str	r2, [sp, #36]	; 0x24
   1e240:	mov	ip, r0
   1e244:	movlt	r2, #0
   1e248:	movge	r2, #1
   1e24c:	cmp	r7, #79	; 0x4f
   1e250:	movne	r2, #0
   1e254:	andeq	r2, r2, #1
   1e258:	cmp	r2, #0
   1e25c:	uxtbne	r1, r1
   1e260:	bne	1e1f4 <__snprintf_chk@plt+0xce6c>
   1e264:	ldr	r2, [sp, #36]	; 0x24
   1e268:	cmp	r2, #0
   1e26c:	rsbne	r3, r3, #0
   1e270:	add	r9, sp, #72	; 0x48
   1e274:	add	r5, r9, #14
   1e278:	mov	r2, r5
   1e27c:	mov	r5, r3
   1e280:	mov	r3, r2
   1e284:	tst	r0, #1
   1e288:	movne	r2, #58	; 0x3a
   1e28c:	mov	r7, r3
   1e290:	strbne	r2, [r3, #-1]
   1e294:	subne	r7, r3, #1
   1e298:	ldr	r3, [pc, #1920]	; 1ea20 <__snprintf_chk@plt+0xd698>
   1e29c:	asrs	r0, r0, #1
   1e2a0:	movne	r1, #1
   1e2a4:	umull	r3, r2, r3, r5
   1e2a8:	moveq	r1, #0
   1e2ac:	lsr	r2, r2, #3
   1e2b0:	cmp	r2, #0
   1e2b4:	orrne	r1, r1, #1
   1e2b8:	add	r3, r2, r2, lsl #2
   1e2bc:	cmp	r1, #0
   1e2c0:	sub	r3, r5, r3, lsl #1
   1e2c4:	add	r3, r3, #48	; 0x30
   1e2c8:	strb	r3, [r7, #-1]
   1e2cc:	mov	r5, r2
   1e2d0:	sub	r3, r7, #1
   1e2d4:	bne	1e284 <__snprintf_chk@plt+0xcefc>
   1e2d8:	mov	r5, r3
   1e2dc:	ldr	r3, [sp, #24]
   1e2e0:	cmp	r3, #0
   1e2e4:	beq	1f020 <__snprintf_chk@plt+0xdc98>
   1e2e8:	subs	r3, r3, #45	; 0x2d
   1e2ec:	movne	r3, #1
   1e2f0:	str	r3, [sp, #64]	; 0x40
   1e2f4:	ldr	r3, [sp, #36]	; 0x24
   1e2f8:	cmp	r6, #0
   1e2fc:	movlt	r6, lr
   1e300:	cmp	r3, #0
   1e304:	bne	1f014 <__snprintf_chk@plt+0xdc8c>
   1e308:	cmp	ip, #0
   1e30c:	beq	1f048 <__snprintf_chk@plt+0xdcc0>
   1e310:	mov	r3, #43	; 0x2b
   1e314:	str	r3, [sp, #36]	; 0x24
   1e318:	add	r3, r9, #14
   1e31c:	sub	r3, r3, r5
   1e320:	sub	r7, r6, #1
   1e324:	ldr	r2, [sp, #64]	; 0x40
   1e328:	sub	r7, r7, r3
   1e32c:	cmp	r7, #0
   1e330:	movle	r2, #0
   1e334:	andgt	r2, r2, #1
   1e338:	cmp	r2, #0
   1e33c:	ldr	r2, [sp, #24]
   1e340:	moveq	r7, #0
   1e344:	cmp	r2, #95	; 0x5f
   1e348:	beq	1f07c <__snprintf_chk@plt+0xdcf4>
   1e34c:	ldr	r2, [sp, #28]
   1e350:	sub	r2, r2, r8
   1e354:	cmp	r2, #1
   1e358:	bls	1dbb4 <__snprintf_chk@plt+0xc82c>
   1e35c:	cmp	fp, #0
   1e360:	ldrbne	r2, [sp, #36]	; 0x24
   1e364:	strbne	r2, [fp], #1
   1e368:	ldr	r9, [sp, #64]	; 0x40
   1e36c:	sub	r6, r6, #1
   1e370:	cmp	r6, #0
   1e374:	movlt	r9, #0
   1e378:	andge	r9, r9, #1
   1e37c:	cmp	r9, #0
   1e380:	add	r8, r8, #1
   1e384:	mov	r7, r3
   1e388:	moveq	r6, r9
   1e38c:	ldr	r3, [sp, #28]
   1e390:	cmp	r6, r7
   1e394:	movcs	r9, r6
   1e398:	movcc	r9, r7
   1e39c:	sub	r3, r3, r8
   1e3a0:	cmp	r9, r3
   1e3a4:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1e3a8:	cmp	fp, #0
   1e3ac:	beq	1e1ec <__snprintf_chk@plt+0xce64>
   1e3b0:	cmp	r6, r7
   1e3b4:	bls	1e3e0 <__snprintf_chk@plt+0xd058>
   1e3b8:	ldr	r3, [sp, #24]
   1e3bc:	sub	r6, r6, r7
   1e3c0:	cmp	r3, #43	; 0x2b
   1e3c4:	cmpne	r3, #48	; 0x30
   1e3c8:	mov	r0, fp
   1e3cc:	mov	r2, r6
   1e3d0:	moveq	r1, #48	; 0x30
   1e3d4:	movne	r1, #32
   1e3d8:	bl	1128c <memset@plt>
   1e3dc:	add	fp, fp, r6
   1e3e0:	ldr	r3, [sp, #40]	; 0x28
   1e3e4:	mov	r1, r5
   1e3e8:	cmp	r3, #0
   1e3ec:	mov	r2, r7
   1e3f0:	mov	r0, fp
   1e3f4:	bne	1e1e4 <__snprintf_chk@plt+0xce5c>
   1e3f8:	bl	110b8 <memcpy@plt>
   1e3fc:	b	1e1e8 <__snprintf_chk@plt+0xce60>
   1e400:	bl	110b8 <memcpy@plt>
   1e404:	b	1e020 <__snprintf_chk@plt+0xcc98>
   1e408:	cmp	r7, #79	; 0x4f
   1e40c:	bne	1e104 <__snprintf_chk@plt+0xcd7c>
   1e410:	b	1df8c <__snprintf_chk@plt+0xcc04>
   1e414:	cmp	r7, #0
   1e418:	bne	1df8c <__snprintf_chk@plt+0xcc04>
   1e41c:	ldr	r3, [sp, #40]	; 0x28
   1e420:	cmp	r5, #0
   1e424:	moveq	r5, r3
   1e428:	mov	r2, #32
   1e42c:	mov	r3, #37	; 0x25
   1e430:	add	r9, sp, #72	; 0x48
   1e434:	str	r5, [sp, #40]	; 0x28
   1e438:	strb	r2, [sp, #72]	; 0x48
   1e43c:	strb	r3, [sp, #73]	; 0x49
   1e440:	add	ip, r9, #2
   1e444:	mov	r5, #0
   1e448:	b	1e128 <__snprintf_chk@plt+0xcda0>
   1e44c:	mov	lr, #0
   1e450:	ldr	r2, [sp, #32]
   1e454:	ldr	r3, [r2, #32]
   1e458:	cmp	r3, #0
   1e45c:	blt	1db64 <__snprintf_chk@plt+0xc7dc>
   1e460:	ldr	ip, [r2, #36]	; 0x24
   1e464:	mov	r3, r2
   1e468:	cmp	ip, #0
   1e46c:	blt	1f328 <__snprintf_chk@plt+0xdfa0>
   1e470:	movne	r3, #0
   1e474:	strne	r3, [sp, #36]	; 0x24
   1e478:	bne	1e494 <__snprintf_chk@plt+0xd10c>
   1e47c:	ldr	r3, [sp, #56]	; 0x38
   1e480:	ldrb	r3, [r3]
   1e484:	sub	r3, r3, #45	; 0x2d
   1e488:	clz	r3, r3
   1e48c:	lsr	r3, r3, #5
   1e490:	str	r3, [sp, #36]	; 0x24
   1e494:	ldr	r3, [pc, #1416]	; 1ea24 <__snprintf_chk@plt+0xd69c>
   1e498:	smull	r3, r2, r3, ip
   1e49c:	ldr	r3, [pc, #1412]	; 1ea28 <__snprintf_chk@plt+0xd6a0>
   1e4a0:	add	r2, r2, ip
   1e4a4:	smull	r3, r5, r3, ip
   1e4a8:	add	r0, r5, ip
   1e4ac:	asr	r3, ip, #31
   1e4b0:	str	r0, [sp, #64]	; 0x40
   1e4b4:	ldr	r0, [pc, #1384]	; 1ea24 <__snprintf_chk@plt+0xd69c>
   1e4b8:	rsb	r2, r3, r2, asr #5
   1e4bc:	smull	r5, r0, r0, r2
   1e4c0:	add	r0, r0, r2
   1e4c4:	asr	r5, r2, #31
   1e4c8:	rsb	r0, r5, r0, asr #5
   1e4cc:	rsb	r5, r2, r2, lsl #4
   1e4d0:	rsb	r0, r0, r0, lsl #4
   1e4d4:	str	r0, [sp, #68]	; 0x44
   1e4d8:	ldr	r0, [sp, #64]	; 0x40
   1e4dc:	sub	ip, ip, r5, lsl #2
   1e4e0:	rsb	r3, r3, r0, asr #11
   1e4e4:	ldr	r0, [sp, #68]	; 0x44
   1e4e8:	sub	r0, r2, r0, lsl #2
   1e4ec:	cmp	lr, #3
   1e4f0:	ldrls	pc, [pc, lr, lsl #2]
   1e4f4:	b	1df8c <__snprintf_chk@plt+0xcc04>
   1e4f8:	andeq	pc, r1, ip, asr #7
   1e4fc:	andeq	pc, r1, ip, lsr #7
   1e500:	andeq	pc, r1, r0, lsl #7
   1e504:	andeq	pc, r1, ip, asr r3	; <UNPREDICTABLE>
   1e508:	ldr	r3, [sp, #40]	; 0x28
   1e50c:	cmp	r5, #0
   1e510:	movne	r3, r5
   1e514:	cmp	r7, #69	; 0x45
   1e518:	str	r3, [sp, #40]	; 0x28
   1e51c:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e520:	uxtb	r1, r1
   1e524:	mov	r5, #0
   1e528:	b	1e108 <__snprintf_chk@plt+0xcd80>
   1e52c:	cmp	r7, #69	; 0x45
   1e530:	beq	1e1f4 <__snprintf_chk@plt+0xce6c>
   1e534:	ldr	r3, [sp, #32]
   1e538:	mov	r0, #100	; 0x64
   1e53c:	ldr	r2, [r3, #20]
   1e540:	ldr	r3, [pc, #1272]	; 1ea40 <__snprintf_chk@plt+0xd6b8>
   1e544:	smull	r3, ip, r3, r2
   1e548:	asr	r3, r2, #31
   1e54c:	rsb	r3, r3, ip, asr #5
   1e550:	mul	r3, r0, r3
   1e554:	subs	r3, r2, r3
   1e558:	bmi	1f28c <__snprintf_chk@plt+0xdf04>
   1e55c:	ldr	r2, [sp, #24]
   1e560:	cmp	r2, #0
   1e564:	beq	1ec58 <__snprintf_chk@plt+0xd8d0>
   1e568:	mov	r2, #1
   1e56c:	mov	r0, #0
   1e570:	str	r0, [sp, #36]	; 0x24
   1e574:	ldr	r0, [sp, #24]
   1e578:	cmp	r0, #43	; 0x2b
   1e57c:	beq	1f0e4 <__snprintf_chk@plt+0xdd5c>
   1e580:	mov	ip, #0
   1e584:	mov	lr, #2
   1e588:	mov	r0, #0
   1e58c:	b	1e24c <__snprintf_chk@plt+0xcec4>
   1e590:	ldr	r0, [sp, #56]	; 0x38
   1e594:	bl	1122c <strlen@plt>
   1e598:	ldr	r2, [sp, #24]
   1e59c:	mvn	r3, r6
   1e5a0:	cmp	r2, #45	; 0x2d
   1e5a4:	lsr	r3, r3, #31
   1e5a8:	moveq	r3, #0
   1e5ac:	cmp	r3, #0
   1e5b0:	moveq	r6, #0
   1e5b4:	ldr	r3, [sp, #40]	; 0x28
   1e5b8:	cmp	r5, #0
   1e5bc:	movne	r3, #0
   1e5c0:	str	r3, [sp, #40]	; 0x28
   1e5c4:	ldr	r3, [sp, #28]
   1e5c8:	sub	r3, r3, r8
   1e5cc:	cmp	r0, r6
   1e5d0:	movcs	r9, r0
   1e5d4:	movcc	r9, r6
   1e5d8:	cmp	r9, r3
   1e5dc:	mov	r7, r0
   1e5e0:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1e5e4:	cmp	fp, #0
   1e5e8:	beq	1e1ec <__snprintf_chk@plt+0xce64>
   1e5ec:	cmp	r0, r6
   1e5f0:	bcs	1e61c <__snprintf_chk@plt+0xd294>
   1e5f4:	ldr	r3, [sp, #24]
   1e5f8:	sub	r6, r6, r0
   1e5fc:	cmp	r3, #43	; 0x2b
   1e600:	cmpne	r3, #48	; 0x30
   1e604:	mov	r0, fp
   1e608:	mov	r2, r6
   1e60c:	moveq	r1, #48	; 0x30
   1e610:	movne	r1, #32
   1e614:	bl	1128c <memset@plt>
   1e618:	add	fp, fp, r6
   1e61c:	cmp	r5, #0
   1e620:	bne	1f1cc <__snprintf_chk@plt+0xde44>
   1e624:	ldr	r3, [sp, #40]	; 0x28
   1e628:	mov	r2, r7
   1e62c:	cmp	r3, #0
   1e630:	ldr	r1, [sp, #56]	; 0x38
   1e634:	mov	r0, fp
   1e638:	beq	1e3f8 <__snprintf_chk@plt+0xd070>
   1e63c:	b	1e1e4 <__snprintf_chk@plt+0xce5c>
   1e640:	cmp	r7, #69	; 0x45
   1e644:	beq	1e1f4 <__snprintf_chk@plt+0xce6c>
   1e648:	cmp	r7, #79	; 0x4f
   1e64c:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e650:	ldr	r3, [sp, #32]
   1e654:	ldr	r0, [pc, #1012]	; 1ea50 <__snprintf_chk@plt+0xd6c8>
   1e658:	ldr	r2, [r3, #20]
   1e65c:	cmp	r2, r0
   1e660:	movge	ip, #0
   1e664:	movlt	ip, #1
   1e668:	str	ip, [sp, #36]	; 0x24
   1e66c:	ldr	ip, [sp, #24]
   1e670:	add	r3, r2, #1888	; 0x760
   1e674:	cmp	ip, #0
   1e678:	add	r3, r3, #12
   1e67c:	bne	1f0b4 <__snprintf_chk@plt+0xdd2c>
   1e680:	ldr	ip, [sp, #1156]	; 0x484
   1e684:	cmp	r2, r0
   1e688:	movlt	r2, #0
   1e68c:	movge	r2, #1
   1e690:	cmp	ip, #43	; 0x2b
   1e694:	beq	1f334 <__snprintf_chk@plt+0xdfac>
   1e698:	str	ip, [sp, #24]
   1e69c:	mov	lr, #4
   1e6a0:	mov	ip, #0
   1e6a4:	b	1e588 <__snprintf_chk@plt+0xd200>
   1e6a8:	cmp	r7, #0
   1e6ac:	bne	1df8c <__snprintf_chk@plt+0xcc04>
   1e6b0:	ldr	r7, [pc, #884]	; 1ea2c <__snprintf_chk@plt+0xd6a4>
   1e6b4:	mvn	r5, #0
   1e6b8:	ldr	r3, [sp, #1172]	; 0x494
   1e6bc:	ldr	r2, [sp, #40]	; 0x28
   1e6c0:	str	r3, [sp, #20]
   1e6c4:	ldr	r3, [sp, #1168]	; 0x490
   1e6c8:	str	r2, [sp]
   1e6cc:	str	r3, [sp, #16]
   1e6d0:	ldr	r3, [sp, #1164]	; 0x48c
   1e6d4:	str	r5, [sp, #8]
   1e6d8:	str	r3, [sp, #12]
   1e6dc:	ldr	r3, [sp, #24]
   1e6e0:	mov	r2, r7
   1e6e4:	str	r3, [sp, #4]
   1e6e8:	mvn	r1, #0
   1e6ec:	ldr	r3, [sp, #32]
   1e6f0:	mov	r0, #0
   1e6f4:	bl	1da7c <__snprintf_chk@plt+0xc6f4>
   1e6f8:	ldr	r3, [sp, #24]
   1e6fc:	cmp	r3, #45	; 0x2d
   1e700:	moveq	r3, #0
   1e704:	bicne	r3, r6, r6, asr #31
   1e708:	mov	r9, r0
   1e70c:	ldr	r1, [sp, #28]
   1e710:	cmp	r3, r9
   1e714:	movcs	r2, r3
   1e718:	movcc	r2, r9
   1e71c:	sub	r1, r1, r8
   1e720:	cmp	r2, r1
   1e724:	str	r2, [sp, #36]	; 0x24
   1e728:	str	r1, [sp, #64]	; 0x40
   1e72c:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1e730:	cmp	fp, #0
   1e734:	beq	1e7ac <__snprintf_chk@plt+0xd424>
   1e738:	cmp	r3, r9
   1e73c:	bls	1e768 <__snprintf_chk@plt+0xd3e0>
   1e740:	ldr	r2, [sp, #24]
   1e744:	sub	r6, r3, r9
   1e748:	cmp	r2, #43	; 0x2b
   1e74c:	cmpne	r2, #48	; 0x30
   1e750:	mov	r0, fp
   1e754:	mov	r2, r6
   1e758:	moveq	r1, #48	; 0x30
   1e75c:	movne	r1, #32
   1e760:	bl	1128c <memset@plt>
   1e764:	add	fp, fp, r6
   1e768:	ldr	r3, [sp, #1172]	; 0x494
   1e76c:	mov	r0, fp
   1e770:	str	r3, [sp, #20]
   1e774:	ldr	r3, [sp, #1168]	; 0x490
   1e778:	str	r5, [sp, #8]
   1e77c:	str	r3, [sp, #16]
   1e780:	ldr	r3, [sp, #1164]	; 0x48c
   1e784:	mov	r2, r7
   1e788:	str	r3, [sp, #12]
   1e78c:	ldr	r3, [sp, #24]
   1e790:	ldr	r1, [sp, #64]	; 0x40
   1e794:	str	r3, [sp, #4]
   1e798:	ldr	r3, [sp, #40]	; 0x28
   1e79c:	add	fp, fp, r9
   1e7a0:	str	r3, [sp]
   1e7a4:	ldr	r3, [sp, #32]
   1e7a8:	bl	1da7c <__snprintf_chk@plt+0xc6f4>
   1e7ac:	ldr	r3, [sp, #36]	; 0x24
   1e7b0:	add	r8, r8, r3
   1e7b4:	b	1db64 <__snprintf_chk@plt+0xc7dc>
   1e7b8:	cmp	r7, #69	; 0x45
   1e7bc:	beq	1e1f4 <__snprintf_chk@plt+0xce6c>
   1e7c0:	ldr	r3, [sp, #32]
   1e7c4:	ldr	r0, [pc, #612]	; 1ea30 <__snprintf_chk@plt+0xd6a8>
   1e7c8:	mvn	ip, #98	; 0x62
   1e7cc:	ldr	r2, [r3, #20]
   1e7d0:	add	r3, r2, #1888	; 0x760
   1e7d4:	add	r3, r3, #12
   1e7d8:	cmp	r3, r0
   1e7dc:	ldr	r0, [pc, #620]	; 1ea50 <__snprintf_chk@plt+0xd6c8>
   1e7e0:	movhi	r3, #0
   1e7e4:	movls	r3, #1
   1e7e8:	cmp	r2, r0
   1e7ec:	mla	r3, ip, r3, r2
   1e7f0:	movge	ip, #0
   1e7f4:	movlt	ip, #1
   1e7f8:	str	ip, [sp, #36]	; 0x24
   1e7fc:	ldr	ip, [sp, #24]
   1e800:	cmp	ip, #0
   1e804:	ldr	ip, [pc, #564]	; 1ea40 <__snprintf_chk@plt+0xd6b8>
   1e808:	smull	lr, ip, ip, r3
   1e80c:	asr	r3, r3, #31
   1e810:	rsb	r3, r3, ip, asr #5
   1e814:	add	r3, r3, #19
   1e818:	bne	1f0d4 <__snprintf_chk@plt+0xdd4c>
   1e81c:	ldr	ip, [sp, #1156]	; 0x484
   1e820:	cmp	r2, r0
   1e824:	movlt	r2, #0
   1e828:	movge	r2, #1
   1e82c:	cmp	ip, #43	; 0x2b
   1e830:	beq	1f0e4 <__snprintf_chk@plt+0xdd5c>
   1e834:	str	ip, [sp, #24]
   1e838:	mov	lr, #2
   1e83c:	mov	ip, #0
   1e840:	b	1e588 <__snprintf_chk@plt+0xd200>
   1e844:	cmp	r7, #69	; 0x45
   1e848:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e84c:	ldr	r2, [sp, #32]
   1e850:	mov	lr, #2
   1e854:	ldr	r3, [r2, #28]
   1e858:	ldr	r2, [r2, #24]
   1e85c:	sub	r3, r3, r2
   1e860:	ldr	r2, [pc, #484]	; 1ea4c <__snprintf_chk@plt+0xd6c4>
   1e864:	add	r3, r3, #7
   1e868:	smull	r0, r2, r2, r3
   1e86c:	add	r2, r2, r3
   1e870:	asr	r3, r3, #31
   1e874:	rsb	r2, r3, r2, asr lr
   1e878:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1e87c:	cmp	r7, #69	; 0x45
   1e880:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e884:	ldr	r3, [sp, #32]
   1e888:	mov	r0, #0
   1e88c:	mov	ip, r0
   1e890:	ldr	r3, [r3, #28]
   1e894:	mov	lr, #3
   1e898:	cmn	r3, #1
   1e89c:	movlt	r2, #1
   1e8a0:	movge	r2, r0
   1e8a4:	str	r2, [sp, #36]	; 0x24
   1e8a8:	add	r3, r3, #1
   1e8ac:	movge	r2, #1
   1e8b0:	movlt	r2, r0
   1e8b4:	b	1e24c <__snprintf_chk@plt+0xcec4>
   1e8b8:	cmp	r7, #69	; 0x45
   1e8bc:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e8c0:	ldr	r3, [sp, #32]
   1e8c4:	ldr	r2, [r3, #12]
   1e8c8:	ldr	r3, [sp, #24]
   1e8cc:	mov	lr, #2
   1e8d0:	cmp	r3, #0
   1e8d4:	moveq	r3, #95	; 0x5f
   1e8d8:	streq	r3, [sp, #24]
   1e8dc:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1e8e0:	ldr	r2, [sp, #24]
   1e8e4:	mvn	r3, r6
   1e8e8:	cmp	r2, #45	; 0x2d
   1e8ec:	lsr	r3, r3, #31
   1e8f0:	moveq	r3, #0
   1e8f4:	cmp	r3, #0
   1e8f8:	beq	1f350 <__snprintf_chk@plt+0xdfc8>
   1e8fc:	cmp	r6, #1
   1e900:	movcs	r5, r6
   1e904:	movcc	r5, #1
   1e908:	ldr	r3, [sp, #28]
   1e90c:	sub	r3, r3, r8
   1e910:	cmp	r3, r5
   1e914:	bls	1dbb4 <__snprintf_chk@plt+0xc82c>
   1e918:	cmp	fp, #0
   1e91c:	beq	1e958 <__snprintf_chk@plt+0xd5d0>
   1e920:	cmp	r6, #1
   1e924:	bls	1e950 <__snprintf_chk@plt+0xd5c8>
   1e928:	ldr	r3, [sp, #24]
   1e92c:	sub	r6, r6, #1
   1e930:	cmp	r3, #43	; 0x2b
   1e934:	cmpne	r3, #48	; 0x30
   1e938:	mov	r0, fp
   1e93c:	mov	r2, r6
   1e940:	moveq	r1, #48	; 0x30
   1e944:	movne	r1, #32
   1e948:	bl	1128c <memset@plt>
   1e94c:	add	fp, fp, r6
   1e950:	mov	r3, #10
   1e954:	strb	r3, [fp], #1
   1e958:	add	r8, r8, r5
   1e95c:	b	1db64 <__snprintf_chk@plt+0xc7dc>
   1e960:	cmp	r7, #69	; 0x45
   1e964:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e968:	ldr	r3, [sp, #32]
   1e96c:	mov	r0, #0
   1e970:	mov	ip, r0
   1e974:	ldr	r3, [r3, #16]
   1e978:	mov	lr, #2
   1e97c:	cmn	r3, #1
   1e980:	movlt	r2, #1
   1e984:	movge	r2, r0
   1e988:	str	r2, [sp, #36]	; 0x24
   1e98c:	add	r3, r3, #1
   1e990:	movge	r2, #1
   1e994:	movlt	r2, r0
   1e998:	b	1e24c <__snprintf_chk@plt+0xcec4>
   1e99c:	cmp	r7, #69	; 0x45
   1e9a0:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e9a4:	ldr	r2, [sp, #48]	; 0x30
   1e9a8:	b	1e8c8 <__snprintf_chk@plt+0xd540>
   1e9ac:	cmp	r7, #69	; 0x45
   1e9b0:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1e9b4:	ldr	r3, [sp, #32]
   1e9b8:	ldr	r2, [r3, #8]
   1e9bc:	b	1e8c8 <__snprintf_chk@plt+0xd540>
   1e9c0:	ldr	r3, [sp, #32]
   1e9c4:	cmp	r7, #79	; 0x4f
   1e9c8:	ldr	r3, [r3, #16]
   1e9cc:	beq	1e1f4 <__snprintf_chk@plt+0xce6c>
   1e9d0:	add	r2, r3, r3, lsl #2
   1e9d4:	mov	ip, #0
   1e9d8:	add	r3, r3, r2, lsl #1
   1e9dc:	str	ip, [sp, #36]	; 0x24
   1e9e0:	asr	r3, r3, #5
   1e9e4:	add	r3, r3, #1
   1e9e8:	mov	r0, ip
   1e9ec:	mov	lr, #1
   1e9f0:	b	1e270 <__snprintf_chk@plt+0xcee8>
   1e9f4:	mov	r3, #0
   1e9f8:	cmp	r5, #0
   1e9fc:	moveq	r5, r3
   1ea00:	moveq	r1, #112	; 0x70
   1ea04:	movne	r3, #0
   1ea08:	movne	r1, #112	; 0x70
   1ea0c:	strne	r3, [sp, #40]	; 0x28
   1ea10:	b	1e108 <__snprintf_chk@plt+0xcd80>
   1ea14:	andeq	r2, r2, r0, ror #26
   1ea18:	strbtvs	r6, [r6], -r7, ror #12
   1ea1c:	stcleq	12, cr12, [ip], {204}	; 0xcc
   1ea20:	stclgt	12, cr12, [ip], {205}	; 0xcd
   1ea24:	stmhi	r8, {r0, r3, r7, fp, pc}
   1ea28:			; <UNDEFINED> instruction: 0x91a2b3c5
   1ea2c:	andeq	r1, r2, r4, lsr #12
   1ea30:	andeq	r0, r0, fp, ror #14
   1ea34:	andeq	r1, r2, r0, lsr r6
   1ea38:	andeq	r1, r2, ip, lsl r6
   1ea3c:	andeq	r1, r2, ip, lsr r6
   1ea40:	mvnpl	r8, pc, lsl r5
   1ea44:	andeq	r0, r0, lr, ror #2
   1ea48:	andeq	r0, r0, sp, ror #2
   1ea4c:	subls	r2, r9, #-1828716544	; 0x93000000
   1ea50:			; <UNDEFINED> instruction: 0xfffff894
   1ea54:	andeq	r2, r0, pc, lsl #14
   1ea58:	andeq	r2, r0, r0, lsl r7
   1ea5c:	ldr	lr, [sp, #32]
   1ea60:	add	ip, sp, #88	; 0x58
   1ea64:	mvn	r5, #0
   1ea68:	ldm	lr!, {r0, r1, r2, r3}
   1ea6c:	stmia	ip!, {r0, r1, r2, r3}
   1ea70:	ldm	lr!, {r0, r1, r2, r3}
   1ea74:	stmia	ip!, {r0, r1, r2, r3}
   1ea78:	ldm	lr, {r0, r1, r2}
   1ea7c:	str	r5, [sp, #116]	; 0x74
   1ea80:	stm	ip, {r0, r1, r2}
   1ea84:	add	r1, sp, #88	; 0x58
   1ea88:	ldr	r0, [sp, #1168]	; 0x490
   1ea8c:	bl	1cc98 <__snprintf_chk@plt+0xb910>
   1ea90:	ldr	r3, [sp, #116]	; 0x74
   1ea94:	cmp	r3, #0
   1ea98:	blt	1f340 <__snprintf_chk@plt+0xdfb8>
   1ea9c:	add	r9, sp, #72	; 0x48
   1eaa0:	add	lr, r9, #13
   1eaa4:	mov	r1, r0
   1eaa8:	lsr	r3, r0, #31
   1eaac:	str	r3, [sp, #36]	; 0x24
   1eab0:	smull	r2, r3, sl, r1
   1eab4:	asr	ip, r1, #31
   1eab8:	rsb	ip, ip, r3, asr #2
   1eabc:	cmp	r0, #0
   1eac0:	add	r3, ip, ip, lsl #2
   1eac4:	mov	r5, lr
   1eac8:	sub	r3, r1, r3, lsl #1
   1eacc:	add	r2, r3, #48	; 0x30
   1ead0:	rsblt	r3, r3, #48	; 0x30
   1ead4:	uxtb	r2, r2
   1ead8:	uxtblt	r2, r3
   1eadc:	cmp	ip, #0
   1eae0:	mov	r1, ip
   1eae4:	strb	r2, [lr], #-1
   1eae8:	bne	1eab0 <__snprintf_chk@plt+0xd728>
   1eaec:	mov	lr, #1
   1eaf0:	b	1e2dc <__snprintf_chk@plt+0xcf54>
   1eaf4:	cmp	r7, #69	; 0x45
   1eaf8:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1eafc:	ldr	r3, [sp, #32]
   1eb00:	ldr	r9, [r3, #28]
   1eb04:	ldr	r2, [r3, #24]
   1eb08:	ldr	r5, [r3, #20]
   1eb0c:	str	r2, [sp, #36]	; 0x24
   1eb10:	sub	r2, r9, r2
   1eb14:	add	r2, r2, #380	; 0x17c
   1eb18:	ldr	r3, [pc, #-212]	; 1ea4c <__snprintf_chk@plt+0xd6c4>
   1eb1c:	add	r2, r2, #2
   1eb20:	cmp	r5, #0
   1eb24:	smull	r0, r3, r3, r2
   1eb28:	add	r3, r3, r2
   1eb2c:	asr	r0, r2, #31
   1eb30:	rsb	r0, r0, r3, asr #2
   1eb34:	mvnge	r3, #99	; 0x63
   1eb38:	rsb	r0, r0, r0, lsl #3
   1eb3c:	sub	r2, r2, r0
   1eb40:	sub	r2, r9, r2
   1eb44:	movlt	r3, #300	; 0x12c
   1eb48:	adds	r2, r2, #3
   1eb4c:	str	r2, [sp, #64]	; 0x40
   1eb50:	add	r3, r3, r5
   1eb54:	bmi	1f1e0 <__snprintf_chk@plt+0xde58>
   1eb58:	tst	r3, #3
   1eb5c:	ldrne	r3, [pc, #-284]	; 1ea48 <__snprintf_chk@plt+0xd6c0>
   1eb60:	bne	1eba8 <__snprintf_chk@plt+0xd820>
   1eb64:	ldr	r2, [pc, #-300]	; 1ea40 <__snprintf_chk@plt+0xd6b8>
   1eb68:	mov	r0, #100	; 0x64
   1eb6c:	smull	r2, ip, r2, r3
   1eb70:	asr	r2, r3, #31
   1eb74:	rsb	lr, r2, ip, asr #5
   1eb78:	mul	r0, r0, lr
   1eb7c:	cmp	r3, r0
   1eb80:	ldrne	r3, [pc, #-324]	; 1ea44 <__snprintf_chk@plt+0xd6bc>
   1eb84:	bne	1eba8 <__snprintf_chk@plt+0xd820>
   1eb88:	rsb	r2, r2, ip, asr #7
   1eb8c:	mov	ip, #400	; 0x190
   1eb90:	ldr	r0, [pc, #-336]	; 1ea48 <__snprintf_chk@plt+0xd6c0>
   1eb94:	mul	r2, ip, r2
   1eb98:	sub	ip, ip, #34	; 0x22
   1eb9c:	cmp	r3, r2
   1eba0:	movne	r3, r0
   1eba4:	moveq	r3, ip
   1eba8:	ldr	r2, [sp, #36]	; 0x24
   1ebac:	sub	r3, r9, r3
   1ebb0:	sub	r2, r3, r2
   1ebb4:	ldr	r0, [pc, #-368]	; 1ea4c <__snprintf_chk@plt+0xd6c4>
   1ebb8:	add	r2, r2, #380	; 0x17c
   1ebbc:	add	r2, r2, #2
   1ebc0:	smull	r0, ip, r0, r2
   1ebc4:	add	ip, ip, r2
   1ebc8:	asr	r0, r2, #31
   1ebcc:	rsb	r0, r0, ip, asr #2
   1ebd0:	rsb	r0, r0, r0, lsl #3
   1ebd4:	sub	r2, r2, r0
   1ebd8:	sub	r3, r3, r2
   1ebdc:	adds	r3, r3, #3
   1ebe0:	movmi	lr, #0
   1ebe4:	ldrmi	r3, [sp, #64]	; 0x40
   1ebe8:	movpl	lr, #1
   1ebec:	cmp	r1, #71	; 0x47
   1ebf0:	beq	1f2d0 <__snprintf_chk@plt+0xdf48>
   1ebf4:	cmp	r1, #103	; 0x67
   1ebf8:	bne	1f2b0 <__snprintf_chk@plt+0xdf28>
   1ebfc:	ldr	r3, [pc, #-452]	; 1ea40 <__snprintf_chk@plt+0xd6b8>
   1ec00:	mov	r0, #100	; 0x64
   1ec04:	smull	r2, r3, r3, r5
   1ec08:	asr	r2, r5, #31
   1ec0c:	rsb	r2, r2, r3, asr #5
   1ec10:	ldr	r3, [pc, #-472]	; 1ea40 <__snprintf_chk@plt+0xd6b8>
   1ec14:	mul	r2, r0, r2
   1ec18:	sub	r2, r5, r2
   1ec1c:	add	r2, r2, lr
   1ec20:	smull	r3, ip, r3, r2
   1ec24:	asr	r3, r2, #31
   1ec28:	rsb	r3, r3, ip, asr #5
   1ec2c:	mul	r3, r0, r3
   1ec30:	subs	r3, r2, r3
   1ec34:	bpl	1e55c <__snprintf_chk@plt+0xd1d4>
   1ec38:	ldr	r2, [pc, #-496]	; 1ea50 <__snprintf_chk@plt+0xd6c8>
   1ec3c:	sub	r2, r2, lr
   1ec40:	cmp	r5, r2
   1ec44:	ldr	r2, [sp, #24]
   1ec48:	bge	1f2a0 <__snprintf_chk@plt+0xdf18>
   1ec4c:	cmp	r2, #0
   1ec50:	rsb	r3, r3, #0
   1ec54:	bne	1e568 <__snprintf_chk@plt+0xd1e0>
   1ec58:	ldr	r2, [sp, #1156]	; 0x484
   1ec5c:	cmp	r2, #43	; 0x2b
   1ec60:	beq	1f274 <__snprintf_chk@plt+0xdeec>
   1ec64:	mov	ip, #0
   1ec68:	str	r2, [sp, #24]
   1ec6c:	str	ip, [sp, #36]	; 0x24
   1ec70:	mov	r2, #1
   1ec74:	mov	lr, #2
   1ec78:	b	1e588 <__snprintf_chk@plt+0xd200>
   1ec7c:	cmp	r7, #0
   1ec80:	bne	1df8c <__snprintf_chk@plt+0xcc04>
   1ec84:	ldr	r3, [sp, #24]
   1ec88:	clz	r3, r3
   1ec8c:	lsr	r3, r3, #5
   1ec90:	ands	r3, r3, r6, lsr #31
   1ec94:	bne	1f154 <__snprintf_chk@plt+0xddcc>
   1ec98:	sub	r5, r6, #6
   1ec9c:	ldr	r7, [pc, #-616]	; 1ea3c <__snprintf_chk@plt+0xd6b4>
   1eca0:	bic	r5, r5, r5, asr #31
   1eca4:	b	1e6b8 <__snprintf_chk@plt+0xd330>
   1eca8:	cmp	r7, #69	; 0x45
   1ecac:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1ecb0:	ldr	r2, [sp, #48]	; 0x30
   1ecb4:	mov	lr, #2
   1ecb8:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1ecbc:	cmp	r7, #69	; 0x45
   1ecc0:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1ecc4:	ldr	r3, [sp, #32]
   1ecc8:	mov	lr, #1
   1eccc:	ldr	r2, [r3, #24]
   1ecd0:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1ecd4:	ldr	r3, [sp, #32]
   1ecd8:	ldr	r2, [pc, #-660]	; 1ea4c <__snprintf_chk@plt+0xd6c4>
   1ecdc:	mov	lr, #1
   1ece0:	ldr	r3, [r3, #24]
   1ece4:	add	r3, r3, #6
   1ece8:	smull	r0, r2, r2, r3
   1ecec:	add	r0, r2, r3
   1ecf0:	asr	r2, r3, #31
   1ecf4:	rsb	r2, r2, r0, asr #2
   1ecf8:	rsb	r2, r2, r2, lsl #3
   1ecfc:	sub	r3, r3, r2
   1ed00:	add	r2, r3, lr
   1ed04:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1ed08:	ldr	r3, [sp, #24]
   1ed0c:	subs	r3, r3, #45	; 0x2d
   1ed10:	movne	r3, #1
   1ed14:	cmp	r6, #0
   1ed18:	movlt	r3, #0
   1ed1c:	cmp	r3, #0
   1ed20:	beq	1f1c0 <__snprintf_chk@plt+0xde38>
   1ed24:	cmp	r6, #1
   1ed28:	movcs	r5, r6
   1ed2c:	movcc	r5, #1
   1ed30:	ldr	r3, [sp, #28]
   1ed34:	sub	r3, r3, r8
   1ed38:	cmp	r3, r5
   1ed3c:	bls	1dbb4 <__snprintf_chk@plt+0xc82c>
   1ed40:	cmp	fp, #0
   1ed44:	beq	1e958 <__snprintf_chk@plt+0xd5d0>
   1ed48:	cmp	r6, #1
   1ed4c:	bls	1ed78 <__snprintf_chk@plt+0xd9f0>
   1ed50:	ldr	r3, [sp, #24]
   1ed54:	sub	r6, r6, #1
   1ed58:	cmp	r3, #43	; 0x2b
   1ed5c:	cmpne	r3, #48	; 0x30
   1ed60:	mov	r0, fp
   1ed64:	mov	r2, r6
   1ed68:	moveq	r1, #48	; 0x30
   1ed6c:	movne	r1, #32
   1ed70:	bl	1128c <memset@plt>
   1ed74:	add	fp, fp, r6
   1ed78:	mov	r3, #9
   1ed7c:	strb	r3, [fp], #1
   1ed80:	b	1e958 <__snprintf_chk@plt+0xd5d0>
   1ed84:	cmp	r7, #69	; 0x45
   1ed88:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1ed8c:	ldr	r3, [sp, #32]
   1ed90:	mov	lr, #2
   1ed94:	ldr	r2, [r3, #4]
   1ed98:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1ed9c:	sub	r3, r4, #1
   1eda0:	cmp	r3, r9
   1eda4:	movne	r4, r3
   1eda8:	bne	1df8c <__snprintf_chk@plt+0xcc04>
   1edac:	ldr	r2, [sp, #24]
   1edb0:	mvn	r3, r6
   1edb4:	cmp	r2, #45	; 0x2d
   1edb8:	lsr	r3, r3, #31
   1edbc:	moveq	r3, #0
   1edc0:	cmp	r3, #0
   1edc4:	beq	1f110 <__snprintf_chk@plt+0xdd88>
   1edc8:	cmp	r6, #1
   1edcc:	movcs	r5, r6
   1edd0:	movcc	r5, #1
   1edd4:	ldr	r3, [sp, #28]
   1edd8:	sub	r3, r3, r8
   1eddc:	cmp	r3, r5
   1ede0:	bls	1dbb4 <__snprintf_chk@plt+0xc82c>
   1ede4:	cmp	fp, #0
   1ede8:	beq	1e958 <__snprintf_chk@plt+0xd5d0>
   1edec:	cmp	r6, #1
   1edf0:	bls	1ee20 <__snprintf_chk@plt+0xda98>
   1edf4:	ldr	r3, [sp, #24]
   1edf8:	sub	r6, r6, #1
   1edfc:	cmp	r3, #43	; 0x2b
   1ee00:	cmpne	r3, #48	; 0x30
   1ee04:	mov	r2, r6
   1ee08:	bne	1f11c <__snprintf_chk@plt+0xdd94>
   1ee0c:	mov	r1, #48	; 0x30
   1ee10:	mov	r0, fp
   1ee14:	bl	1128c <memset@plt>
   1ee18:	ldrb	r1, [r4]
   1ee1c:	add	fp, fp, r6
   1ee20:	strb	r1, [fp], #1
   1ee24:	b	1e958 <__snprintf_chk@plt+0xd5d0>
   1ee28:	ldr	r7, [pc, #-1020]	; 1ea34 <__snprintf_chk@plt+0xd6ac>
   1ee2c:	mvn	r5, #0
   1ee30:	b	1e6b8 <__snprintf_chk@plt+0xd330>
   1ee34:	cmp	r7, #69	; 0x45
   1ee38:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1ee3c:	ldr	r3, [sp, #32]
   1ee40:	mov	lr, #2
   1ee44:	ldr	r2, [r3]
   1ee48:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1ee4c:	mvn	r5, #0
   1ee50:	ldr	r7, [pc, #-1056]	; 1ea38 <__snprintf_chk@plt+0xd6b0>
   1ee54:	b	1e6b8 <__snprintf_chk@plt+0xd330>
   1ee58:	mov	r3, #1
   1ee5c:	b	1e9f8 <__snprintf_chk@plt+0xd670>
   1ee60:	cmp	r7, #69	; 0x45
   1ee64:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1ee68:	cmp	r6, #0
   1ee6c:	movle	r6, #9
   1ee70:	ldr	r3, [sp, #1172]	; 0x494
   1ee74:	mov	r7, #9
   1ee78:	b	1ee8c <__snprintf_chk@plt+0xdb04>
   1ee7c:	asr	r2, r3, #31
   1ee80:	smull	r1, r3, sl, r3
   1ee84:	sub	r7, r7, #1
   1ee88:	rsb	r3, r2, r3, asr #2
   1ee8c:	cmp	r7, r6
   1ee90:	bgt	1ee7c <__snprintf_chk@plt+0xdaf4>
   1ee94:	smull	r2, r1, sl, r3
   1ee98:	asr	r2, r3, #31
   1ee9c:	rsb	r1, r2, r1, asr #2
   1eea0:	cmp	r7, #1
   1eea4:	add	r1, r1, r1, lsl #2
   1eea8:	ble	1f1ac <__snprintf_chk@plt+0xde24>
   1eeac:	cmp	r3, r1, lsl #1
   1eeb0:	beq	1ee80 <__snprintf_chk@plt+0xdaf8>
   1eeb4:	add	r0, sp, #72	; 0x48
   1eeb8:	add	r1, r0, r7
   1eebc:	b	1eec4 <__snprintf_chk@plt+0xdb3c>
   1eec0:	asr	r2, r2, #31
   1eec4:	smull	lr, ip, sl, r3
   1eec8:	rsb	r2, r2, ip, asr #2
   1eecc:	add	ip, r2, r2, lsl #2
   1eed0:	sub	r3, r3, ip, lsl #1
   1eed4:	add	r3, r3, #48	; 0x30
   1eed8:	strb	r3, [r1, #-1]!
   1eedc:	cmp	r1, r0
   1eee0:	mov	r3, r2
   1eee4:	bne	1eec0 <__snprintf_chk@plt+0xdb38>
   1eee8:	ldr	r2, [sp, #24]
   1eeec:	subs	r3, r2, #0
   1eef0:	moveq	r3, #48	; 0x30
   1eef4:	str	r3, [sp, #24]
   1eef8:	ldr	r3, [sp, #28]
   1eefc:	cmp	r7, #0
   1ef00:	movcs	r5, r7
   1ef04:	movcc	r5, #0
   1ef08:	sub	r3, r3, r8
   1ef0c:	cmp	r5, r3
   1ef10:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1ef14:	cmp	fp, #0
   1ef18:	beq	1ef3c <__snprintf_chk@plt+0xdbb4>
   1ef1c:	ldr	r3, [sp, #40]	; 0x28
   1ef20:	mov	r2, r7
   1ef24:	cmp	r3, #0
   1ef28:	add	r1, sp, #72	; 0x48
   1ef2c:	mov	r0, fp
   1ef30:	beq	1f1b8 <__snprintf_chk@plt+0xde30>
   1ef34:	bl	1da3c <__snprintf_chk@plt+0xc6b4>
   1ef38:	add	fp, fp, r7
   1ef3c:	ldr	r3, [sp, #24]
   1ef40:	add	r8, r5, r8
   1ef44:	cmp	r3, #45	; 0x2d
   1ef48:	subne	r5, r6, r7
   1ef4c:	ldr	r3, [sp, #28]
   1ef50:	bicne	r5, r5, r5, asr #31
   1ef54:	moveq	r5, #0
   1ef58:	sub	r3, r3, r8
   1ef5c:	cmp	r5, r3
   1ef60:	bcs	1dbb4 <__snprintf_chk@plt+0xc82c>
   1ef64:	cmp	fp, #0
   1ef68:	beq	1e958 <__snprintf_chk@plt+0xd5d0>
   1ef6c:	cmp	r5, #0
   1ef70:	beq	1e958 <__snprintf_chk@plt+0xd5d0>
   1ef74:	ldr	r3, [sp, #24]
   1ef78:	mov	r0, fp
   1ef7c:	cmp	r3, #43	; 0x2b
   1ef80:	cmpne	r3, #48	; 0x30
   1ef84:	mov	r2, r5
   1ef88:	moveq	r1, #48	; 0x30
   1ef8c:	movne	r1, #32
   1ef90:	bl	1128c <memset@plt>
   1ef94:	add	fp, fp, r5
   1ef98:	b	1e958 <__snprintf_chk@plt+0xd5d0>
   1ef9c:	ldrb	r3, [r4, #1]
   1efa0:	add	r0, r4, #1
   1efa4:	cmp	r3, #58	; 0x3a
   1efa8:	movne	lr, #1
   1efac:	beq	1f134 <__snprintf_chk@plt+0xddac>
   1efb0:	cmp	r3, #122	; 0x7a
   1efb4:	moveq	r4, r0
   1efb8:	bne	1df8c <__snprintf_chk@plt+0xcc04>
   1efbc:	b	1e450 <__snprintf_chk@plt+0xd0c8>
   1efc0:	cmp	r7, #69	; 0x45
   1efc4:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1efc8:	ldr	r3, [sp, #32]
   1efcc:	ldr	r0, [pc, #-1416]	; 1ea4c <__snprintf_chk@plt+0xd6c4>
   1efd0:	mov	lr, #2
   1efd4:	ldr	r2, [r3, #24]
   1efd8:	ldr	r3, [r3, #28]
   1efdc:	add	r2, r2, #6
   1efe0:	smull	ip, r0, r0, r2
   1efe4:	add	ip, r0, r2
   1efe8:	asr	r0, r2, #31
   1efec:	rsb	r0, r0, ip, asr #2
   1eff0:	rsb	r0, r0, r0, lsl #3
   1eff4:	sub	r2, r2, r0
   1eff8:	b	1e85c <__snprintf_chk@plt+0xd4d4>
   1effc:	cmp	r7, #69	; 0x45
   1f000:	beq	1df8c <__snprintf_chk@plt+0xcc04>
   1f004:	ldr	r3, [sp, #32]
   1f008:	mov	lr, #2
   1f00c:	ldr	r2, [r3, #8]
   1f010:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1f014:	mov	r3, #45	; 0x2d
   1f018:	str	r3, [sp, #36]	; 0x24
   1f01c:	b	1e318 <__snprintf_chk@plt+0xcf90>
   1f020:	mov	r3, #1
   1f024:	str	r3, [sp, #64]	; 0x40
   1f028:	mov	r3, #48	; 0x30
   1f02c:	str	r3, [sp, #24]
   1f030:	b	1e2f4 <__snprintf_chk@plt+0xcf6c>
   1f034:	add	r1, sp, #89	; 0x59
   1f038:	mov	r2, r7
   1f03c:	mov	r0, fp
   1f040:	bl	1d9fc <__snprintf_chk@plt+0xc674>
   1f044:	b	1e1e8 <__snprintf_chk@plt+0xce60>
   1f048:	add	r7, r9, #14
   1f04c:	sub	r7, r7, r5
   1f050:	ldr	r2, [sp, #64]	; 0x40
   1f054:	sub	r3, r6, r7
   1f058:	cmp	r3, #0
   1f05c:	movle	r2, #0
   1f060:	andgt	r2, r2, #1
   1f064:	cmp	r2, #0
   1f068:	bne	1e38c <__snprintf_chk@plt+0xd004>
   1f06c:	ldr	r3, [sp, #64]	; 0x40
   1f070:	cmp	r3, #0
   1f074:	moveq	r6, r3
   1f078:	b	1e38c <__snprintf_chk@plt+0xd004>
   1f07c:	cmp	fp, #0
   1f080:	beq	1db9c <__snprintf_chk@plt+0xc814>
   1f084:	mov	r0, fp
   1f088:	mov	r2, r7
   1f08c:	mov	r1, #32
   1f090:	str	r3, [sp, #68]	; 0x44
   1f094:	add	r8, r8, r7
   1f098:	bl	1128c <memset@plt>
   1f09c:	sub	r6, r6, r7
   1f0a0:	add	fp, fp, r7
   1f0a4:	ldr	r3, [sp, #68]	; 0x44
   1f0a8:	b	1e34c <__snprintf_chk@plt+0xcfc4>
   1f0ac:	mov	r8, r3
   1f0b0:	b	1db78 <__snprintf_chk@plt+0xc7f0>
   1f0b4:	ldr	r2, [sp, #24]
   1f0b8:	cmp	r2, #43	; 0x2b
   1f0bc:	ldr	r2, [sp, #36]	; 0x24
   1f0c0:	eor	r2, r2, #1
   1f0c4:	beq	1f334 <__snprintf_chk@plt+0xdfac>
   1f0c8:	mov	ip, #0
   1f0cc:	mov	lr, #4
   1f0d0:	b	1e588 <__snprintf_chk@plt+0xd200>
   1f0d4:	cmp	r2, r0
   1f0d8:	movlt	r2, #0
   1f0dc:	movge	r2, #1
   1f0e0:	b	1e574 <__snprintf_chk@plt+0xd1ec>
   1f0e4:	mov	lr, #2
   1f0e8:	mov	r0, #99	; 0x63
   1f0ec:	cmp	r0, r3
   1f0f0:	movcs	r0, #0
   1f0f4:	movcc	r0, #1
   1f0f8:	cmp	r6, lr
   1f0fc:	movle	ip, r0
   1f100:	orrgt	ip, r0, #1
   1f104:	mov	r0, #43	; 0x2b
   1f108:	str	r0, [sp, #24]
   1f10c:	b	1e588 <__snprintf_chk@plt+0xd200>
   1f110:	mov	r6, r3
   1f114:	mov	r5, #1
   1f118:	b	1edd4 <__snprintf_chk@plt+0xda4c>
   1f11c:	mov	r1, #32
   1f120:	mov	r0, fp
   1f124:	bl	1128c <memset@plt>
   1f128:	add	fp, fp, r6
   1f12c:	ldrb	r1, [r4]
   1f130:	b	1ee20 <__snprintf_chk@plt+0xda98>
   1f134:	add	r2, r4, #2
   1f138:	mov	lr, #1
   1f13c:	mov	r0, r2
   1f140:	ldrb	r3, [r2], #1
   1f144:	add	lr, lr, #1
   1f148:	cmp	r3, #58	; 0x3a
   1f14c:	bne	1efb0 <__snprintf_chk@plt+0xdc28>
   1f150:	b	1f13c <__snprintf_chk@plt+0xddb4>
   1f154:	ldr	r3, [sp, #1172]	; 0x494
   1f158:	mov	ip, #43	; 0x2b
   1f15c:	str	r3, [sp, #20]
   1f160:	ldr	r3, [sp, #1168]	; 0x490
   1f164:	mov	r5, #4
   1f168:	str	r3, [sp, #16]
   1f16c:	ldr	r3, [sp, #1164]	; 0x48c
   1f170:	mov	r0, r7
   1f174:	str	r3, [sp, #12]
   1f178:	ldr	r3, [sp, #40]	; 0x28
   1f17c:	str	r5, [sp, #8]
   1f180:	str	r3, [sp]
   1f184:	str	ip, [sp, #4]
   1f188:	ldr	r3, [sp, #32]
   1f18c:	ldr	r2, [pc, #-1880]	; 1ea3c <__snprintf_chk@plt+0xd6b4>
   1f190:	mvn	r1, #0
   1f194:	str	ip, [sp, #24]
   1f198:	bl	1da7c <__snprintf_chk@plt+0xc6f4>
   1f19c:	mov	r3, r7
   1f1a0:	ldr	r7, [pc, #-1900]	; 1ea3c <__snprintf_chk@plt+0xd6b4>
   1f1a4:	mov	r9, r0
   1f1a8:	b	1e70c <__snprintf_chk@plt+0xd384>
   1f1ac:	cmp	r7, #0
   1f1b0:	bgt	1eeb4 <__snprintf_chk@plt+0xdb2c>
   1f1b4:	b	1eee8 <__snprintf_chk@plt+0xdb60>
   1f1b8:	bl	110b8 <memcpy@plt>
   1f1bc:	b	1ef38 <__snprintf_chk@plt+0xdbb0>
   1f1c0:	mov	r6, r3
   1f1c4:	mov	r5, #1
   1f1c8:	b	1ed30 <__snprintf_chk@plt+0xd9a8>
   1f1cc:	mov	r2, r7
   1f1d0:	ldr	r1, [sp, #56]	; 0x38
   1f1d4:	mov	r0, fp
   1f1d8:	bl	1d9fc <__snprintf_chk@plt+0xc674>
   1f1dc:	b	1e1e8 <__snprintf_chk@plt+0xce60>
   1f1e0:	sub	r3, r3, #1
   1f1e4:	tst	r3, #3
   1f1e8:	ldrne	r3, [pc, #-1960]	; 1ea48 <__snprintf_chk@plt+0xd6c0>
   1f1ec:	bne	1f234 <__snprintf_chk@plt+0xdeac>
   1f1f0:	ldr	r2, [pc, #-1976]	; 1ea40 <__snprintf_chk@plt+0xd6b8>
   1f1f4:	mov	r0, #100	; 0x64
   1f1f8:	smull	r2, ip, r2, r3
   1f1fc:	asr	r2, r3, #31
   1f200:	rsb	lr, r2, ip, asr #5
   1f204:	mul	r0, r0, lr
   1f208:	cmp	r3, r0
   1f20c:	ldrne	r3, [pc, #-2000]	; 1ea44 <__snprintf_chk@plt+0xd6bc>
   1f210:	bne	1f234 <__snprintf_chk@plt+0xdeac>
   1f214:	rsb	r2, r2, ip, asr #7
   1f218:	mov	ip, #400	; 0x190
   1f21c:	ldr	r0, [pc, #-2012]	; 1ea48 <__snprintf_chk@plt+0xd6c0>
   1f220:	mul	r2, ip, r2
   1f224:	sub	ip, ip, #34	; 0x22
   1f228:	cmp	r3, r2
   1f22c:	movne	r3, r0
   1f230:	moveq	r3, ip
   1f234:	ldr	r2, [sp, #36]	; 0x24
   1f238:	add	r3, r9, r3
   1f23c:	sub	r2, r3, r2
   1f240:	ldr	r0, [pc, #-2044]	; 1ea4c <__snprintf_chk@plt+0xd6c4>
   1f244:	add	r2, r2, #380	; 0x17c
   1f248:	add	r2, r2, #2
   1f24c:	mvn	lr, #0
   1f250:	smull	r0, ip, r0, r2
   1f254:	add	ip, ip, r2
   1f258:	asr	r0, r2, #31
   1f25c:	rsb	r0, r0, ip, asr #2
   1f260:	rsb	r0, r0, r0, lsl #3
   1f264:	sub	r2, r2, r0
   1f268:	sub	r3, r3, r2
   1f26c:	add	r3, r3, #3
   1f270:	b	1ebec <__snprintf_chk@plt+0xd864>
   1f274:	ldr	r2, [sp, #24]
   1f278:	mov	lr, #2
   1f27c:	str	r2, [sp, #36]	; 0x24
   1f280:	mov	r0, #99	; 0x63
   1f284:	mov	r2, #1
   1f288:	b	1f0ec <__snprintf_chk@plt+0xdd64>
   1f28c:	sub	r0, r0, #2000	; 0x7d0
   1f290:	cmp	r2, r0
   1f294:	rsblt	r3, r3, #0
   1f298:	addge	r3, r3, #100	; 0x64
   1f29c:	b	1e55c <__snprintf_chk@plt+0xd1d4>
   1f2a0:	cmp	r2, #0
   1f2a4:	add	r3, r3, #100	; 0x64
   1f2a8:	beq	1ec58 <__snprintf_chk@plt+0xd8d0>
   1f2ac:	b	1e568 <__snprintf_chk@plt+0xd1e0>
   1f2b0:	ldr	r2, [pc, #-2156]	; 1ea4c <__snprintf_chk@plt+0xd6c4>
   1f2b4:	mov	lr, #2
   1f2b8:	smull	r0, r2, r2, r3
   1f2bc:	add	r0, r2, r3
   1f2c0:	asr	r2, r3, #31
   1f2c4:	rsb	r2, r2, r0, asr #2
   1f2c8:	add	r2, r2, #1
   1f2cc:	b	1e22c <__snprintf_chk@plt+0xcea4>
   1f2d0:	ldr	r2, [pc, #-2184]	; 1ea50 <__snprintf_chk@plt+0xd6c8>
   1f2d4:	add	r3, r5, #1888	; 0x760
   1f2d8:	sub	r2, r2, lr
   1f2dc:	cmp	r5, r2
   1f2e0:	movge	r0, #0
   1f2e4:	movlt	r0, #1
   1f2e8:	str	r0, [sp, #36]	; 0x24
   1f2ec:	ldr	r0, [sp, #24]
   1f2f0:	add	r3, r3, #12
   1f2f4:	cmp	r0, #0
   1f2f8:	add	r3, r3, lr
   1f2fc:	bne	1f0b4 <__snprintf_chk@plt+0xdd2c>
   1f300:	ldr	r0, [sp, #1156]	; 0x484
   1f304:	cmp	r5, r2
   1f308:	movlt	r2, #0
   1f30c:	movge	r2, #1
   1f310:	cmp	r0, #43	; 0x2b
   1f314:	beq	1f334 <__snprintf_chk@plt+0xdfac>
   1f318:	str	r0, [sp, #24]
   1f31c:	mov	ip, #0
   1f320:	mov	lr, #4
   1f324:	b	1e588 <__snprintf_chk@plt+0xd200>
   1f328:	mov	r3, #1
   1f32c:	str	r3, [sp, #36]	; 0x24
   1f330:	b	1e494 <__snprintf_chk@plt+0xd10c>
   1f334:	mov	lr, #4
   1f338:	ldr	r0, [pc, #-2284]	; 1ea54 <__snprintf_chk@plt+0xd6cc>
   1f33c:	b	1f0ec <__snprintf_chk@plt+0xdd64>
   1f340:	ldr	r2, [sp, #44]	; 0x2c
   1f344:	mov	r3, #75	; 0x4b
   1f348:	str	r3, [r2]
   1f34c:	b	1dbc0 <__snprintf_chk@plt+0xc838>
   1f350:	mov	r6, r3
   1f354:	mov	r5, #1
   1f358:	b	1e908 <__snprintf_chk@plt+0xd580>
   1f35c:	cmp	ip, #0
   1f360:	bne	1f380 <__snprintf_chk@plt+0xdff8>
   1f364:	cmp	r0, #0
   1f368:	bne	1f3ac <__snprintf_chk@plt+0xe024>
   1f36c:	ldr	r2, [sp, #36]	; 0x24
   1f370:	mov	ip, #1
   1f374:	eor	r2, r2, #1
   1f378:	mov	lr, #3
   1f37c:	b	1e24c <__snprintf_chk@plt+0xcec4>
   1f380:	mov	r2, #100	; 0x64
   1f384:	ldr	lr, [pc, #-2356]	; 1ea58 <__snprintf_chk@plt+0xd6d0>
   1f388:	mul	r0, r2, r0
   1f38c:	ldr	r2, [sp, #36]	; 0x24
   1f390:	mla	r3, lr, r3, r0
   1f394:	eor	r2, r2, #1
   1f398:	add	r3, r3, ip
   1f39c:	mov	r0, #20
   1f3a0:	mov	ip, #1
   1f3a4:	mov	lr, #9
   1f3a8:	b	1e24c <__snprintf_chk@plt+0xcec4>
   1f3ac:	mov	ip, #100	; 0x64
   1f3b0:	ldr	r2, [sp, #36]	; 0x24
   1f3b4:	mla	r3, ip, r3, r0
   1f3b8:	eor	r2, r2, #1
   1f3bc:	mov	ip, #1
   1f3c0:	mov	r0, #4
   1f3c4:	mov	lr, #6
   1f3c8:	b	1e24c <__snprintf_chk@plt+0xcec4>
   1f3cc:	mov	ip, #100	; 0x64
   1f3d0:	ldr	r2, [sp, #36]	; 0x24
   1f3d4:	mla	r3, ip, r3, r0
   1f3d8:	eor	r2, r2, #1
   1f3dc:	mov	ip, #1
   1f3e0:	mov	r0, #0
   1f3e4:	mov	lr, #5
   1f3e8:	b	1e24c <__snprintf_chk@plt+0xcec4>
   1f3ec:	push	{r4, r5, lr}
   1f3f0:	sub	sp, sp, #36	; 0x24
   1f3f4:	add	lr, sp, #32
   1f3f8:	mov	ip, #0
   1f3fc:	ldr	r5, [sp, #48]	; 0x30
   1f400:	ldr	r4, [sp, #52]	; 0x34
   1f404:	strb	ip, [lr, #-1]!
   1f408:	str	lr, [sp, #12]
   1f40c:	mvn	lr, #0
   1f410:	str	ip, [sp, #4]
   1f414:	str	ip, [sp]
   1f418:	str	r5, [sp, #16]
   1f41c:	str	r4, [sp, #20]
   1f420:	str	lr, [sp, #8]
   1f424:	bl	1da7c <__snprintf_chk@plt+0xc6f4>
   1f428:	add	sp, sp, #36	; 0x24
   1f42c:	pop	{r4, r5, pc}
   1f430:	push	{r4, r5, r6, lr}
   1f434:	subs	r4, r2, #0
   1f438:	mov	r6, r0
   1f43c:	mov	r5, r1
   1f440:	beq	1f46c <__snprintf_chk@plt+0xe0e4>
   1f444:	mov	r1, r4
   1f448:	mvn	r0, #0
   1f44c:	bl	1f570 <__snprintf_chk@plt+0xe1e8>
   1f450:	cmp	r0, r5
   1f454:	bcs	1f46c <__snprintf_chk@plt+0xe0e4>
   1f458:	bl	11250 <__errno_location@plt>
   1f45c:	mov	r3, #12
   1f460:	str	r3, [r0]
   1f464:	mov	r0, #0
   1f468:	pop	{r4, r5, r6, pc}
   1f46c:	mul	r1, r5, r4
   1f470:	mov	r0, r6
   1f474:	pop	{r4, r5, r6, lr}
   1f478:	b	1d89c <__snprintf_chk@plt+0xc514>
   1f47c:	push	{lr}		; (str lr, [sp, #-4]!)
   1f480:	sub	sp, sp, #268	; 0x10c
   1f484:	add	r1, sp, #4
   1f488:	ldr	r2, [pc, #60]	; 1f4cc <__snprintf_chk@plt+0xe144>
   1f48c:	bl	1f4d8 <__snprintf_chk@plt+0xe150>
   1f490:	cmp	r0, #0
   1f494:	movne	r0, #0
   1f498:	bne	1f4c4 <__snprintf_chk@plt+0xe13c>
   1f49c:	ldr	r1, [pc, #44]	; 1f4d0 <__snprintf_chk@plt+0xe148>
   1f4a0:	add	r0, sp, #4
   1f4a4:	bl	11070 <strcmp@plt>
   1f4a8:	cmp	r0, #0
   1f4ac:	beq	1f4c4 <__snprintf_chk@plt+0xe13c>
   1f4b0:	add	r0, sp, #4
   1f4b4:	ldr	r1, [pc, #24]	; 1f4d4 <__snprintf_chk@plt+0xe14c>
   1f4b8:	bl	11070 <strcmp@plt>
   1f4bc:	adds	r0, r0, #0
   1f4c0:	movne	r0, #1
   1f4c4:	add	sp, sp, #268	; 0x10c
   1f4c8:	pop	{pc}		; (ldr pc, [sp], #4)
   1f4cc:	andeq	r0, r0, r1, lsl #2
   1f4d0:	andeq	pc, r1, r4, lsl #30
   1f4d4:			; <UNDEFINED> instruction: 0x000234b0
   1f4d8:	push	{r4, r5, r6, lr}
   1f4dc:	mov	r5, r1
   1f4e0:	mov	r1, #0
   1f4e4:	mov	r4, r2
   1f4e8:	bl	112ec <setlocale@plt>
   1f4ec:	subs	r6, r0, #0
   1f4f0:	beq	1f54c <__snprintf_chk@plt+0xe1c4>
   1f4f4:	bl	1122c <strlen@plt>
   1f4f8:	cmp	r4, r0
   1f4fc:	bhi	1f534 <__snprintf_chk@plt+0xe1ac>
   1f500:	cmp	r4, #0
   1f504:	bne	1f510 <__snprintf_chk@plt+0xe188>
   1f508:	mov	r0, #34	; 0x22
   1f50c:	pop	{r4, r5, r6, pc}
   1f510:	sub	r4, r4, #1
   1f514:	mov	r1, r6
   1f518:	mov	r2, r4
   1f51c:	mov	r0, r5
   1f520:	bl	110b8 <memcpy@plt>
   1f524:	mov	r3, #0
   1f528:	strb	r3, [r5, r4]
   1f52c:	mov	r0, #34	; 0x22
   1f530:	pop	{r4, r5, r6, pc}
   1f534:	add	r2, r0, #1
   1f538:	mov	r1, r6
   1f53c:	mov	r0, r5
   1f540:	bl	110b8 <memcpy@plt>
   1f544:	mov	r0, #0
   1f548:	pop	{r4, r5, r6, pc}
   1f54c:	cmp	r4, #0
   1f550:	beq	1f560 <__snprintf_chk@plt+0xe1d8>
   1f554:	strb	r6, [r5]
   1f558:	mov	r0, #22
   1f55c:	pop	{r4, r5, r6, pc}
   1f560:	mov	r0, #22
   1f564:	pop	{r4, r5, r6, pc}
   1f568:	mov	r1, #0
   1f56c:	b	112ec <setlocale@plt>
   1f570:	subs	r2, r1, #1
   1f574:	bxeq	lr
   1f578:	bcc	1f750 <__snprintf_chk@plt+0xe3c8>
   1f57c:	cmp	r0, r1
   1f580:	bls	1f734 <__snprintf_chk@plt+0xe3ac>
   1f584:	tst	r1, r2
   1f588:	beq	1f740 <__snprintf_chk@plt+0xe3b8>
   1f58c:	clz	r3, r0
   1f590:	clz	r2, r1
   1f594:	sub	r3, r2, r3
   1f598:	rsbs	r3, r3, #31
   1f59c:	addne	r3, r3, r3, lsl #1
   1f5a0:	mov	r2, #0
   1f5a4:	addne	pc, pc, r3, lsl #2
   1f5a8:	nop			; (mov r0, r0)
   1f5ac:	cmp	r0, r1, lsl #31
   1f5b0:	adc	r2, r2, r2
   1f5b4:	subcs	r0, r0, r1, lsl #31
   1f5b8:	cmp	r0, r1, lsl #30
   1f5bc:	adc	r2, r2, r2
   1f5c0:	subcs	r0, r0, r1, lsl #30
   1f5c4:	cmp	r0, r1, lsl #29
   1f5c8:	adc	r2, r2, r2
   1f5cc:	subcs	r0, r0, r1, lsl #29
   1f5d0:	cmp	r0, r1, lsl #28
   1f5d4:	adc	r2, r2, r2
   1f5d8:	subcs	r0, r0, r1, lsl #28
   1f5dc:	cmp	r0, r1, lsl #27
   1f5e0:	adc	r2, r2, r2
   1f5e4:	subcs	r0, r0, r1, lsl #27
   1f5e8:	cmp	r0, r1, lsl #26
   1f5ec:	adc	r2, r2, r2
   1f5f0:	subcs	r0, r0, r1, lsl #26
   1f5f4:	cmp	r0, r1, lsl #25
   1f5f8:	adc	r2, r2, r2
   1f5fc:	subcs	r0, r0, r1, lsl #25
   1f600:	cmp	r0, r1, lsl #24
   1f604:	adc	r2, r2, r2
   1f608:	subcs	r0, r0, r1, lsl #24
   1f60c:	cmp	r0, r1, lsl #23
   1f610:	adc	r2, r2, r2
   1f614:	subcs	r0, r0, r1, lsl #23
   1f618:	cmp	r0, r1, lsl #22
   1f61c:	adc	r2, r2, r2
   1f620:	subcs	r0, r0, r1, lsl #22
   1f624:	cmp	r0, r1, lsl #21
   1f628:	adc	r2, r2, r2
   1f62c:	subcs	r0, r0, r1, lsl #21
   1f630:	cmp	r0, r1, lsl #20
   1f634:	adc	r2, r2, r2
   1f638:	subcs	r0, r0, r1, lsl #20
   1f63c:	cmp	r0, r1, lsl #19
   1f640:	adc	r2, r2, r2
   1f644:	subcs	r0, r0, r1, lsl #19
   1f648:	cmp	r0, r1, lsl #18
   1f64c:	adc	r2, r2, r2
   1f650:	subcs	r0, r0, r1, lsl #18
   1f654:	cmp	r0, r1, lsl #17
   1f658:	adc	r2, r2, r2
   1f65c:	subcs	r0, r0, r1, lsl #17
   1f660:	cmp	r0, r1, lsl #16
   1f664:	adc	r2, r2, r2
   1f668:	subcs	r0, r0, r1, lsl #16
   1f66c:	cmp	r0, r1, lsl #15
   1f670:	adc	r2, r2, r2
   1f674:	subcs	r0, r0, r1, lsl #15
   1f678:	cmp	r0, r1, lsl #14
   1f67c:	adc	r2, r2, r2
   1f680:	subcs	r0, r0, r1, lsl #14
   1f684:	cmp	r0, r1, lsl #13
   1f688:	adc	r2, r2, r2
   1f68c:	subcs	r0, r0, r1, lsl #13
   1f690:	cmp	r0, r1, lsl #12
   1f694:	adc	r2, r2, r2
   1f698:	subcs	r0, r0, r1, lsl #12
   1f69c:	cmp	r0, r1, lsl #11
   1f6a0:	adc	r2, r2, r2
   1f6a4:	subcs	r0, r0, r1, lsl #11
   1f6a8:	cmp	r0, r1, lsl #10
   1f6ac:	adc	r2, r2, r2
   1f6b0:	subcs	r0, r0, r1, lsl #10
   1f6b4:	cmp	r0, r1, lsl #9
   1f6b8:	adc	r2, r2, r2
   1f6bc:	subcs	r0, r0, r1, lsl #9
   1f6c0:	cmp	r0, r1, lsl #8
   1f6c4:	adc	r2, r2, r2
   1f6c8:	subcs	r0, r0, r1, lsl #8
   1f6cc:	cmp	r0, r1, lsl #7
   1f6d0:	adc	r2, r2, r2
   1f6d4:	subcs	r0, r0, r1, lsl #7
   1f6d8:	cmp	r0, r1, lsl #6
   1f6dc:	adc	r2, r2, r2
   1f6e0:	subcs	r0, r0, r1, lsl #6
   1f6e4:	cmp	r0, r1, lsl #5
   1f6e8:	adc	r2, r2, r2
   1f6ec:	subcs	r0, r0, r1, lsl #5
   1f6f0:	cmp	r0, r1, lsl #4
   1f6f4:	adc	r2, r2, r2
   1f6f8:	subcs	r0, r0, r1, lsl #4
   1f6fc:	cmp	r0, r1, lsl #3
   1f700:	adc	r2, r2, r2
   1f704:	subcs	r0, r0, r1, lsl #3
   1f708:	cmp	r0, r1, lsl #2
   1f70c:	adc	r2, r2, r2
   1f710:	subcs	r0, r0, r1, lsl #2
   1f714:	cmp	r0, r1, lsl #1
   1f718:	adc	r2, r2, r2
   1f71c:	subcs	r0, r0, r1, lsl #1
   1f720:	cmp	r0, r1
   1f724:	adc	r2, r2, r2
   1f728:	subcs	r0, r0, r1
   1f72c:	mov	r0, r2
   1f730:	bx	lr
   1f734:	moveq	r0, #1
   1f738:	movne	r0, #0
   1f73c:	bx	lr
   1f740:	clz	r2, r1
   1f744:	rsb	r2, r2, #31
   1f748:	lsr	r0, r0, r2
   1f74c:	bx	lr
   1f750:	cmp	r0, #0
   1f754:	mvnne	r0, #0
   1f758:	b	1fa90 <__snprintf_chk@plt+0xe708>
   1f75c:	cmp	r1, #0
   1f760:	beq	1f750 <__snprintf_chk@plt+0xe3c8>
   1f764:	push	{r0, r1, lr}
   1f768:	bl	1f570 <__snprintf_chk@plt+0xe1e8>
   1f76c:	pop	{r1, r2, lr}
   1f770:	mul	r3, r2, r0
   1f774:	sub	r1, r1, r3
   1f778:	bx	lr
   1f77c:	cmp	r1, #0
   1f780:	beq	1f98c <__snprintf_chk@plt+0xe604>
   1f784:	eor	ip, r0, r1
   1f788:	rsbmi	r1, r1, #0
   1f78c:	subs	r2, r1, #1
   1f790:	beq	1f958 <__snprintf_chk@plt+0xe5d0>
   1f794:	movs	r3, r0
   1f798:	rsbmi	r3, r0, #0
   1f79c:	cmp	r3, r1
   1f7a0:	bls	1f964 <__snprintf_chk@plt+0xe5dc>
   1f7a4:	tst	r1, r2
   1f7a8:	beq	1f974 <__snprintf_chk@plt+0xe5ec>
   1f7ac:	clz	r2, r3
   1f7b0:	clz	r0, r1
   1f7b4:	sub	r2, r0, r2
   1f7b8:	rsbs	r2, r2, #31
   1f7bc:	addne	r2, r2, r2, lsl #1
   1f7c0:	mov	r0, #0
   1f7c4:	addne	pc, pc, r2, lsl #2
   1f7c8:	nop			; (mov r0, r0)
   1f7cc:	cmp	r3, r1, lsl #31
   1f7d0:	adc	r0, r0, r0
   1f7d4:	subcs	r3, r3, r1, lsl #31
   1f7d8:	cmp	r3, r1, lsl #30
   1f7dc:	adc	r0, r0, r0
   1f7e0:	subcs	r3, r3, r1, lsl #30
   1f7e4:	cmp	r3, r1, lsl #29
   1f7e8:	adc	r0, r0, r0
   1f7ec:	subcs	r3, r3, r1, lsl #29
   1f7f0:	cmp	r3, r1, lsl #28
   1f7f4:	adc	r0, r0, r0
   1f7f8:	subcs	r3, r3, r1, lsl #28
   1f7fc:	cmp	r3, r1, lsl #27
   1f800:	adc	r0, r0, r0
   1f804:	subcs	r3, r3, r1, lsl #27
   1f808:	cmp	r3, r1, lsl #26
   1f80c:	adc	r0, r0, r0
   1f810:	subcs	r3, r3, r1, lsl #26
   1f814:	cmp	r3, r1, lsl #25
   1f818:	adc	r0, r0, r0
   1f81c:	subcs	r3, r3, r1, lsl #25
   1f820:	cmp	r3, r1, lsl #24
   1f824:	adc	r0, r0, r0
   1f828:	subcs	r3, r3, r1, lsl #24
   1f82c:	cmp	r3, r1, lsl #23
   1f830:	adc	r0, r0, r0
   1f834:	subcs	r3, r3, r1, lsl #23
   1f838:	cmp	r3, r1, lsl #22
   1f83c:	adc	r0, r0, r0
   1f840:	subcs	r3, r3, r1, lsl #22
   1f844:	cmp	r3, r1, lsl #21
   1f848:	adc	r0, r0, r0
   1f84c:	subcs	r3, r3, r1, lsl #21
   1f850:	cmp	r3, r1, lsl #20
   1f854:	adc	r0, r0, r0
   1f858:	subcs	r3, r3, r1, lsl #20
   1f85c:	cmp	r3, r1, lsl #19
   1f860:	adc	r0, r0, r0
   1f864:	subcs	r3, r3, r1, lsl #19
   1f868:	cmp	r3, r1, lsl #18
   1f86c:	adc	r0, r0, r0
   1f870:	subcs	r3, r3, r1, lsl #18
   1f874:	cmp	r3, r1, lsl #17
   1f878:	adc	r0, r0, r0
   1f87c:	subcs	r3, r3, r1, lsl #17
   1f880:	cmp	r3, r1, lsl #16
   1f884:	adc	r0, r0, r0
   1f888:	subcs	r3, r3, r1, lsl #16
   1f88c:	cmp	r3, r1, lsl #15
   1f890:	adc	r0, r0, r0
   1f894:	subcs	r3, r3, r1, lsl #15
   1f898:	cmp	r3, r1, lsl #14
   1f89c:	adc	r0, r0, r0
   1f8a0:	subcs	r3, r3, r1, lsl #14
   1f8a4:	cmp	r3, r1, lsl #13
   1f8a8:	adc	r0, r0, r0
   1f8ac:	subcs	r3, r3, r1, lsl #13
   1f8b0:	cmp	r3, r1, lsl #12
   1f8b4:	adc	r0, r0, r0
   1f8b8:	subcs	r3, r3, r1, lsl #12
   1f8bc:	cmp	r3, r1, lsl #11
   1f8c0:	adc	r0, r0, r0
   1f8c4:	subcs	r3, r3, r1, lsl #11
   1f8c8:	cmp	r3, r1, lsl #10
   1f8cc:	adc	r0, r0, r0
   1f8d0:	subcs	r3, r3, r1, lsl #10
   1f8d4:	cmp	r3, r1, lsl #9
   1f8d8:	adc	r0, r0, r0
   1f8dc:	subcs	r3, r3, r1, lsl #9
   1f8e0:	cmp	r3, r1, lsl #8
   1f8e4:	adc	r0, r0, r0
   1f8e8:	subcs	r3, r3, r1, lsl #8
   1f8ec:	cmp	r3, r1, lsl #7
   1f8f0:	adc	r0, r0, r0
   1f8f4:	subcs	r3, r3, r1, lsl #7
   1f8f8:	cmp	r3, r1, lsl #6
   1f8fc:	adc	r0, r0, r0
   1f900:	subcs	r3, r3, r1, lsl #6
   1f904:	cmp	r3, r1, lsl #5
   1f908:	adc	r0, r0, r0
   1f90c:	subcs	r3, r3, r1, lsl #5
   1f910:	cmp	r3, r1, lsl #4
   1f914:	adc	r0, r0, r0
   1f918:	subcs	r3, r3, r1, lsl #4
   1f91c:	cmp	r3, r1, lsl #3
   1f920:	adc	r0, r0, r0
   1f924:	subcs	r3, r3, r1, lsl #3
   1f928:	cmp	r3, r1, lsl #2
   1f92c:	adc	r0, r0, r0
   1f930:	subcs	r3, r3, r1, lsl #2
   1f934:	cmp	r3, r1, lsl #1
   1f938:	adc	r0, r0, r0
   1f93c:	subcs	r3, r3, r1, lsl #1
   1f940:	cmp	r3, r1
   1f944:	adc	r0, r0, r0
   1f948:	subcs	r3, r3, r1
   1f94c:	cmp	ip, #0
   1f950:	rsbmi	r0, r0, #0
   1f954:	bx	lr
   1f958:	teq	ip, r0
   1f95c:	rsbmi	r0, r0, #0
   1f960:	bx	lr
   1f964:	movcc	r0, #0
   1f968:	asreq	r0, ip, #31
   1f96c:	orreq	r0, r0, #1
   1f970:	bx	lr
   1f974:	clz	r2, r1
   1f978:	rsb	r2, r2, #31
   1f97c:	cmp	ip, #0
   1f980:	lsr	r0, r3, r2
   1f984:	rsbmi	r0, r0, #0
   1f988:	bx	lr
   1f98c:	cmp	r0, #0
   1f990:	mvngt	r0, #-2147483648	; 0x80000000
   1f994:	movlt	r0, #-2147483648	; 0x80000000
   1f998:	b	1fa90 <__snprintf_chk@plt+0xe708>
   1f99c:	cmp	r1, #0
   1f9a0:	beq	1f98c <__snprintf_chk@plt+0xe604>
   1f9a4:	push	{r0, r1, lr}
   1f9a8:	bl	1f784 <__snprintf_chk@plt+0xe3fc>
   1f9ac:	pop	{r1, r2, lr}
   1f9b0:	mul	r3, r2, r0
   1f9b4:	sub	r1, r1, r3
   1f9b8:	bx	lr
   1f9bc:	cmp	r3, #0
   1f9c0:	cmpeq	r2, #0
   1f9c4:	bne	1f9e8 <__snprintf_chk@plt+0xe660>
   1f9c8:	cmp	r1, #0
   1f9cc:	movlt	r1, #-2147483648	; 0x80000000
   1f9d0:	movlt	r0, #0
   1f9d4:	blt	1f9e4 <__snprintf_chk@plt+0xe65c>
   1f9d8:	cmpeq	r0, #0
   1f9dc:	mvnne	r1, #-2147483648	; 0x80000000
   1f9e0:	mvnne	r0, #0
   1f9e4:	b	1fa90 <__snprintf_chk@plt+0xe708>
   1f9e8:	sub	sp, sp, #8
   1f9ec:	push	{sp, lr}
   1f9f0:	cmp	r1, #0
   1f9f4:	blt	1fa14 <__snprintf_chk@plt+0xe68c>
   1f9f8:	cmp	r3, #0
   1f9fc:	blt	1fa48 <__snprintf_chk@plt+0xe6c0>
   1fa00:	bl	1faa0 <__snprintf_chk@plt+0xe718>
   1fa04:	ldr	lr, [sp, #4]
   1fa08:	add	sp, sp, #8
   1fa0c:	pop	{r2, r3}
   1fa10:	bx	lr
   1fa14:	rsbs	r0, r0, #0
   1fa18:	sbc	r1, r1, r1, lsl #1
   1fa1c:	cmp	r3, #0
   1fa20:	blt	1fa6c <__snprintf_chk@plt+0xe6e4>
   1fa24:	bl	1faa0 <__snprintf_chk@plt+0xe718>
   1fa28:	ldr	lr, [sp, #4]
   1fa2c:	add	sp, sp, #8
   1fa30:	pop	{r2, r3}
   1fa34:	rsbs	r0, r0, #0
   1fa38:	sbc	r1, r1, r1, lsl #1
   1fa3c:	rsbs	r2, r2, #0
   1fa40:	sbc	r3, r3, r3, lsl #1
   1fa44:	bx	lr
   1fa48:	rsbs	r2, r2, #0
   1fa4c:	sbc	r3, r3, r3, lsl #1
   1fa50:	bl	1faa0 <__snprintf_chk@plt+0xe718>
   1fa54:	ldr	lr, [sp, #4]
   1fa58:	add	sp, sp, #8
   1fa5c:	pop	{r2, r3}
   1fa60:	rsbs	r0, r0, #0
   1fa64:	sbc	r1, r1, r1, lsl #1
   1fa68:	bx	lr
   1fa6c:	rsbs	r2, r2, #0
   1fa70:	sbc	r3, r3, r3, lsl #1
   1fa74:	bl	1faa0 <__snprintf_chk@plt+0xe718>
   1fa78:	ldr	lr, [sp, #4]
   1fa7c:	add	sp, sp, #8
   1fa80:	pop	{r2, r3}
   1fa84:	rsbs	r2, r2, #0
   1fa88:	sbc	r3, r3, r3, lsl #1
   1fa8c:	bx	lr
   1fa90:	push	{r1, lr}
   1fa94:	mov	r0, #8
   1fa98:	bl	1104c <raise@plt>
   1fa9c:	pop	{r1, pc}
   1faa0:	cmp	r1, r3
   1faa4:	push	{r4, r5, r6, r7, r8, r9, lr}
   1faa8:	cmpeq	r0, r2
   1faac:	mov	r4, r0
   1fab0:	mov	r5, r1
   1fab4:	ldr	r9, [sp, #28]
   1fab8:	movcc	r0, #0
   1fabc:	movcc	r1, #0
   1fac0:	bcc	1fbb8 <__snprintf_chk@plt+0xe830>
   1fac4:	cmp	r3, #0
   1fac8:	clzeq	ip, r2
   1facc:	clzne	ip, r3
   1fad0:	addeq	ip, ip, #32
   1fad4:	cmp	r5, #0
   1fad8:	clzeq	r1, r4
   1fadc:	addeq	r1, r1, #32
   1fae0:	clzne	r1, r5
   1fae4:	sub	ip, ip, r1
   1fae8:	sub	lr, ip, #32
   1faec:	lsl	r7, r3, ip
   1faf0:	rsb	r8, ip, #32
   1faf4:	orr	r7, r7, r2, lsl lr
   1faf8:	orr	r7, r7, r2, lsr r8
   1fafc:	lsl	r6, r2, ip
   1fb00:	cmp	r5, r7
   1fb04:	cmpeq	r4, r6
   1fb08:	movcc	r0, #0
   1fb0c:	movcc	r1, #0
   1fb10:	bcc	1fb2c <__snprintf_chk@plt+0xe7a4>
   1fb14:	mov	r3, #1
   1fb18:	subs	r4, r4, r6
   1fb1c:	lsl	r1, r3, lr
   1fb20:	lsl	r0, r3, ip
   1fb24:	orr	r1, r1, r3, lsr r8
   1fb28:	sbc	r5, r5, r7
   1fb2c:	cmp	ip, #0
   1fb30:	beq	1fbb8 <__snprintf_chk@plt+0xe830>
   1fb34:	lsrs	r3, r7, #1
   1fb38:	rrx	r2, r6
   1fb3c:	mov	r6, ip
   1fb40:	b	1fb64 <__snprintf_chk@plt+0xe7dc>
   1fb44:	subs	r4, r4, r2
   1fb48:	sbc	r5, r5, r3
   1fb4c:	adds	r4, r4, r4
   1fb50:	adc	r5, r5, r5
   1fb54:	adds	r4, r4, #1
   1fb58:	adc	r5, r5, #0
   1fb5c:	subs	r6, r6, #1
   1fb60:	beq	1fb80 <__snprintf_chk@plt+0xe7f8>
   1fb64:	cmp	r5, r3
   1fb68:	cmpeq	r4, r2
   1fb6c:	bcs	1fb44 <__snprintf_chk@plt+0xe7bc>
   1fb70:	adds	r4, r4, r4
   1fb74:	adc	r5, r5, r5
   1fb78:	subs	r6, r6, #1
   1fb7c:	bne	1fb64 <__snprintf_chk@plt+0xe7dc>
   1fb80:	lsr	r6, r4, ip
   1fb84:	lsr	r7, r5, ip
   1fb88:	orr	r6, r6, r5, lsl r8
   1fb8c:	adds	r2, r0, r4
   1fb90:	orr	r6, r6, r5, lsr lr
   1fb94:	adc	r3, r1, r5
   1fb98:	lsl	r1, r7, ip
   1fb9c:	orr	r1, r1, r6, lsl lr
   1fba0:	lsl	r0, r6, ip
   1fba4:	orr	r1, r1, r6, lsr r8
   1fba8:	subs	r0, r2, r0
   1fbac:	mov	r4, r6
   1fbb0:	mov	r5, r7
   1fbb4:	sbc	r1, r3, r1
   1fbb8:	cmp	r9, #0
   1fbbc:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   1fbc0:	strd	r4, [r9]
   1fbc4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1fbc8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1fbcc:	mov	r7, r0
   1fbd0:	ldr	r6, [pc, #72]	; 1fc20 <__snprintf_chk@plt+0xe898>
   1fbd4:	ldr	r5, [pc, #72]	; 1fc24 <__snprintf_chk@plt+0xe89c>
   1fbd8:	add	r6, pc, r6
   1fbdc:	add	r5, pc, r5
   1fbe0:	sub	r6, r6, r5
   1fbe4:	mov	r8, r1
   1fbe8:	mov	r9, r2
   1fbec:	bl	11014 <calloc@plt-0x20>
   1fbf0:	asrs	r6, r6, #2
   1fbf4:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fbf8:	mov	r4, #0
   1fbfc:	add	r4, r4, #1
   1fc00:	ldr	r3, [r5], #4
   1fc04:	mov	r2, r9
   1fc08:	mov	r1, r8
   1fc0c:	mov	r0, r7
   1fc10:	blx	r3
   1fc14:	cmp	r6, r4
   1fc18:	bne	1fbfc <__snprintf_chk@plt+0xe874>
   1fc1c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1fc20:	andeq	r4, r1, r0, lsr r3
   1fc24:	andeq	r4, r1, r8, lsr #6
   1fc28:	bx	lr
   1fc2c:	ldr	r3, [pc, #12]	; 1fc40 <__snprintf_chk@plt+0xe8b8>
   1fc30:	mov	r1, #0
   1fc34:	add	r3, pc, r3
   1fc38:	ldr	r2, [r3]
   1fc3c:	b	11274 <__cxa_atexit@plt>
   1fc40:	strdeq	r4, [r1], -r8

Disassembly of section .fini:

0001fc44 <.fini>:
   1fc44:	push	{r3, lr}
   1fc48:	pop	{r3, pc}
