#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d64b71a2c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d64b719a20 .scope module, "spi_tb" "spi_tb" 3 4;
 .timescale -9 -12;
v0x55d64b76a590_0 .var "axiid", 16 0;
v0x55d64b76a670_0 .var "axiiv", 0 0;
v0x55d64b76a740_0 .var "clk", 0 0;
v0x55d64b76a840_0 .var "rst", 0 0;
v0x55d64b76a910_0 .var "spi_din", 0 0;
S_0x55d64b707590 .scope module, "spi_inst" "spi_controller" 3 18, 4 4 0, S_0x55d64b719a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 17 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 17 "axiod";
    .port_info 6 /OUTPUT 1 "axiready";
    .port_info 7 /OUTPUT 1 "spi_cs_n";
    .port_info 8 /OUTPUT 1 "spi_clk";
    .port_info 9 /OUTPUT 1 "spi_dout";
    .port_info 10 /INPUT 1 "spi_din";
P_0x55d64b742400 .param/l "CLOCK_DIVISION" 0 4 4, +C4<00000000000000000000000001100100>;
P_0x55d64b742440 .param/l "CLOCK_DIVISION_COUNT_MAX" 1 4 26, +C4<000000000000000000000000000110001>;
P_0x55d64b742480 .param/l "STATE_FINISH" 1 4 39, C4<0100>;
P_0x55d64b7424c0 .param/l "STATE_IDLE" 1 4 37, C4<0001>;
P_0x55d64b742500 .param/l "STATE_SEND" 1 4 38, C4<0010>;
P_0x55d64b742540 .param/l "STATE_WAIT" 1 4 40, C4<1000>;
P_0x55d64b742580 .param/l "TRANSACTION_LENGTH_BITS" 0 4 4, +C4<00000000000000000000000000010001>;
L_0x55d64b730c60 .functor AND 1, v0x55d64b769b70_0, L_0x55d64b76a9b0, C4<1>, C4<1>;
L_0x55d64b76ac50 .functor AND 1, L_0x55d64b76ab60, v0x55d64b769cf0_0, C4<1>, C4<1>;
v0x55d64b730d80_0 .net *"_ivl_1", 0 0, L_0x55d64b76a9b0;  1 drivers
v0x55d64b769210_0 .net *"_ivl_5", 0 0, L_0x55d64b76ab60;  1 drivers
v0x55d64b7692d0_0 .net "axiid", 16 0, v0x55d64b76a590_0;  1 drivers
v0x55d64b7693c0_0 .net "axiiv", 0 0, v0x55d64b76a670_0;  1 drivers
v0x55d64b769480_0 .var "axiod", 16 0;
v0x55d64b7695b0_0 .var "axiov", 0 0;
v0x55d64b769670_0 .var "axiready", 0 0;
v0x55d64b769730_0 .var "bit_counter", 4 0;
v0x55d64b769810_0 .net "clk", 0 0, v0x55d64b76a740_0;  1 drivers
v0x55d64b7698d0_0 .var "clock_divider", 5 0;
v0x55d64b7699b0_0 .var "data_received", 16 0;
v0x55d64b769a90_0 .var "data_to_send", 16 0;
v0x55d64b769b70_0 .var "prev_spi_clk", 0 0;
v0x55d64b769c30_0 .net "rst", 0 0, v0x55d64b76a840_0;  1 drivers
v0x55d64b769cf0_0 .var "spi_clk", 0 0;
v0x55d64b769db0_0 .net "spi_clk_falling", 0 0, L_0x55d64b730c60;  1 drivers
v0x55d64b769e70_0 .net "spi_clk_rising", 0 0, L_0x55d64b76ac50;  1 drivers
v0x55d64b769f30_0 .var "spi_cs_n", 0 0;
v0x55d64b769ff0_0 .net "spi_din", 0 0, v0x55d64b76a910_0;  1 drivers
v0x55d64b76a0b0_0 .var "spi_din_buffer_1", 0 0;
v0x55d64b76a170_0 .var "spi_din_buffered", 0 0;
v0x55d64b76a230_0 .var "spi_dout", 0 0;
v0x55d64b76a2f0_0 .var "state", 3 0;
E_0x55d64b745250 .event posedge, v0x55d64b769810_0;
L_0x55d64b76a9b0 .reduce/nor v0x55d64b769cf0_0;
L_0x55d64b76ab60 .reduce/nor v0x55d64b769b70_0;
    .scope S_0x55d64b707590;
T_0 ;
    %wait E_0x55d64b745250;
    %load/vec4 v0x55d64b769ff0_0;
    %assign/vec4 v0x55d64b76a0b0_0, 0;
    %load/vec4 v0x55d64b76a0b0_0;
    %assign/vec4 v0x55d64b76a170_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55d64b707590;
T_1 ;
    %wait E_0x55d64b745250;
    %load/vec4 v0x55d64b769c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d64b76a2f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b769cf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d64b7698d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b769b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d64b769f30_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d64b769730_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55d64b769a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b76a230_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55d64b7699b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b7695b0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55d64b769480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d64b769670_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d64b7698d0_0;
    %pad/u 33;
    %cmpi/e 49, 0, 33;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55d64b7698d0_0, 0;
    %load/vec4 v0x55d64b769cf0_0;
    %inv;
    %assign/vec4 v0x55d64b769cf0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55d64b7698d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55d64b7698d0_0, 0;
T_1.3 ;
    %load/vec4 v0x55d64b769cf0_0;
    %assign/vec4 v0x55d64b769b70_0, 0;
    %load/vec4 v0x55d64b76a2f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d64b76a2f0_0, 0;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x55d64b7693c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x55d64b7692d0_0;
    %assign/vec4 v0x55d64b769a90_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55d64b769730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b769670_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55d64b76a2f0_0, 0;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d64b769670_0, 0;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x55d64b769730_0;
    %pad/u 32;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55d64b76a2f0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0x55d64b769db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %load/vec4 v0x55d64b769a90_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x55d64b769730_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x55d64b76a230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b769f30_0, 0;
    %load/vec4 v0x55d64b769730_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x55d64b769730_0, 0;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x55d64b769e70_0;
    %load/vec4 v0x55d64b769f30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %load/vec4 v0x55d64b76a170_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 17, 0, 32;
    %load/vec4 v0x55d64b769730_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x55d64b7699b0_0, 4, 5;
T_1.16 ;
T_1.15 ;
T_1.13 ;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b7695b0_0, 0;
    %load/vec4 v0x55d64b769db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d64b769f30_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x55d64b76a2f0_0, 0;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0x55d64b769e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %load/vec4 v0x55d64b7699b0_0;
    %parti/s 16, 1, 2;
    %load/vec4 v0x55d64b76a170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d64b769480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d64b7695b0_0, 0;
    %jmp T_1.21;
T_1.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d64b7695b0_0, 0;
T_1.21 ;
T_1.19 ;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x55d64b769db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55d64b76a2f0_0, 0;
T_1.22 ;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d64b719a20;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x55d64b76a740_0;
    %inv;
    %store/vec4 v0x55d64b76a740_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d64b719a20;
T_3 ;
    %vpi_call/w 3 30 "$dumpfile", "spi.vcd" {0 0 0};
    %vpi_call/w 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d64b719a20 {0 0 0};
    %vpi_call/w 3 32 "$display", "Starting sim..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d64b76a740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d64b76a840_0, 0, 1;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55d64b76a590_0, 0, 17;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d64b76a670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d64b76a840_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d64b76a840_0, 0, 1;
    %pushi/vec4 87381, 0, 17;
    %store/vec4 v0x55d64b76a590_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d64b76a670_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d64b76a670_0, 0, 1;
    %delay 1485000, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x55d64b76a910_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d64b76a910_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/spi_tb.sv";
    "src/spi_controller.sv";
