*****************************************************************

  Device    [MU_REG_28]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
prim
device MU_REG_28
{
    parameter
    (
        config bit SYNC_RST = 1'b0
    )
    port
    (
         input D[27:0],
         input CLK,
         input CE,
         input RST,
         output Q[27:0]
    );
} // end of device MU_REG_28

propagation prop_mu_reg_28  of MU_REG_28
{
    propagate ( D[0]  --> Q[0] );    
    propagate ( D[1]  --> Q[1] ); 
    propagate ( D[2]  --> Q[2] );
    propagate ( D[3]  --> Q[3] );
    propagate ( D[4]  --> Q[4] );
    propagate ( D[5]  --> Q[5] );
    propagate ( D[6]  --> Q[6] );
    propagate ( D[7]  --> Q[7] );
    propagate ( D[8]  --> Q[8] );
    propagate ( D[9]  --> Q[9] );
    propagate ( D[10] --> Q[10] );
    propagate ( D[11] --> Q[11] );
    propagate ( D[12] --> Q[12] );
    propagate ( D[13] --> Q[13] );
    propagate ( D[14] --> Q[14] );
    propagate ( D[15] --> Q[15] );
    propagate ( D[16] --> Q[16] );
    propagate ( D[17] --> Q[17] );
    propagate ( D[18] --> Q[18] );
    propagate ( D[19] --> Q[19] );
    propagate ( D[20] --> Q[20] );
    propagate ( D[21] --> Q[21] );
    propagate ( D[22] --> Q[22] );
    propagate ( D[23] --> Q[23] );
    propagate ( D[24] --> Q[24] );
    propagate ( D[25] --> Q[25] );
    propagate ( D[26] --> Q[26] );
    propagate ( D[27] --> Q[27] );
    propagate ( CLK --> Q );
    propagate ( CE  --> Q );
    propagate ( RST --> Q );
};









