verilog xil_defaultlib --include "../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../lab3_template.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../bd/design_1/ipshared/1d95/hdl/axis_dual_i2s.v" \
"../../../bd/design_1/ipshared/1d95/hdl/axis_dual_i2s_wrapper.v" \
"../../../bd/design_1/ip/design_1_axis_dual_i2s_0_0/sim/design_1_axis_dual_i2s_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tdata_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/tuser_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/hdl/top_design_1_axis_broadcaster_0_0.v" \
"../../../bd/design_1/ip/design_1_axis_broadcaster_0_0/sim/design_1_axis_broadcaster_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
