

================================================================
== Vitis HLS Report for 'IDST7B8_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Dec  9 15:04:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        idst7_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       12|       12|  0.120 us|  0.120 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       10|       10|         4|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1287|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    16|       0|     160|    -|
|Memory           |        0|     -|      63|       8|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     399|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    16|     462|    1523|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_7ns_32s_32_1_1_U1  |mul_7ns_32s_32_1_1  |        0|   2|  0|  20|    0|
    |mul_8s_32s_32_1_1_U2   |mul_8s_32s_32_1_1   |        0|   2|  0|  20|    0|
    |mul_8s_32s_32_1_1_U3   |mul_8s_32s_32_1_1   |        0|   2|  0|  20|    0|
    |mul_8s_32s_32_1_1_U4   |mul_8s_32s_32_1_1   |        0|   2|  0|  20|    0|
    |mul_8s_32s_32_1_1_U5   |mul_8s_32s_32_1_1   |        0|   2|  0|  20|    0|
    |mul_8s_32s_32_1_1_U6   |mul_8s_32s_32_1_1   |        0|   2|  0|  20|    0|
    |mul_8s_32s_32_1_1_U7   |mul_8s_32s_32_1_1   |        0|   2|  0|  20|    0|
    |mul_8s_32s_32_1_1_U8   |mul_8s_32s_32_1_1   |        0|   2|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  16|  0| 160|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |p_ZL7idst7_8_0_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_0_ROM_AUTO_1R  |        0|  7|   1|    0|     8|    7|     1|           56|
    |p_ZL7idst7_8_1_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_1_ROM_AUTO_1R  |        0|  8|   1|    0|     8|    8|     1|           64|
    |p_ZL7idst7_8_2_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_2_ROM_AUTO_1R  |        0|  8|   1|    0|     8|    8|     1|           64|
    |p_ZL7idst7_8_3_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_3_ROM_AUTO_1R  |        0|  8|   1|    0|     8|    8|     1|           64|
    |p_ZL7idst7_8_4_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_4_ROM_AUTO_1R  |        0|  8|   1|    0|     8|    8|     1|           64|
    |p_ZL7idst7_8_5_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_5_ROM_AUTO_1R  |        0|  8|   1|    0|     8|    8|     1|           64|
    |p_ZL7idst7_8_6_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_6_ROM_AUTO_1R  |        0|  8|   1|    0|     8|    8|     1|           64|
    |p_ZL7idst7_8_7_U  |IDST7B8_Pipeline_VITIS_LOOP_21_1_p_ZL7idst7_8_7_ROM_AUTO_1R  |        0|  8|   1|    0|     8|    8|     1|           64|
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                                             |        0| 63|   8|    0|    64|   63|     8|          504|
    +------------------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln21_fu_512_p2    |         +|   0|  0|   12|           4|           1|
    |add_ln34_fu_671_p2    |         +|   0|  0|   40|          33|          33|
    |sum_10_fu_623_p2      |         +|   0|  0|   39|          32|          32|
    |sum_12_fu_640_p2      |         +|   0|  0|   39|          32|          32|
    |sum_14_fu_657_p2      |         +|   0|  0|   39|          32|          32|
    |sum_2_fu_556_p2       |         +|   0|  0|   39|          32|          32|
    |sum_4_fu_574_p2       |         +|   0|  0|   39|          32|          32|
    |sum_6_fu_595_p2       |         +|   0|  0|   39|          32|          32|
    |sum_8_fu_607_p2       |         +|   0|  0|   39|          32|          32|
    |ashr_ln34_fu_681_p2   |      ashr|   0|  0|  106|          33|          33|
    |cmp_i_i_2_fu_480_p2   |      icmp|   0|  0|   39|          32|           2|
    |cmp_i_i_4_fu_468_p2   |      icmp|   0|  0|   39|          32|           3|
    |cmp_i_i_5_fu_462_p2   |      icmp|   0|  0|   39|          32|           3|
    |cmp_i_i_6_fu_456_p2   |      icmp|   0|  0|   39|          32|           3|
    |cmp_i_i_fu_492_p2     |      icmp|   0|  0|   39|          32|           1|
    |icmp47_fu_474_p2      |      icmp|   0|  0|   37|          30|           1|
    |icmp50_fu_450_p2      |      icmp|   0|  0|   36|          29|           1|
    |icmp_fu_486_p2        |      icmp|   0|  0|   38|          31|           1|
    |icmp_ln21_fu_506_p2   |      icmp|   0|  0|   12|           4|           5|
    |icmp_ln8_fu_701_p2    |      icmp|   0|  0|   39|          32|          32|
    |icmp_ln9_fu_706_p2    |      icmp|   0|  0|   39|          32|          32|
    |scaled_fu_694_p3      |    select|   0|  0|   32|           1|          32|
    |select_ln8_fu_718_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln9_fu_711_p3  |    select|   0|  0|   32|           1|          32|
    |sum_11_fu_629_p3      |    select|   0|  0|   32|           1|          32|
    |sum_13_fu_646_p3      |    select|   0|  0|   32|           1|          32|
    |sum_15_fu_661_p3      |    select|   0|  0|   32|           1|          32|
    |sum_1_fu_544_p3       |    select|   0|  0|   32|           1|          32|
    |sum_3_fu_562_p3       |    select|   0|  0|   32|           1|          32|
    |sum_5_fu_590_p3       |    select|   0|  0|   32|           1|          32|
    |sum_7_fu_600_p3       |    select|   0|  0|   32|           1|          32|
    |sum_9_fu_612_p3       |    select|   0|  0|   32|           1|          32|
    |shl_ln34_fu_676_p2    |       shl|   0|  0|  106|          33|          33|
    |ap_enable_pp0         |       xor|   0|  0|    2|           1|           2|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1287|         657|         762|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    4|          8|
    |j_fu_134                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp_i_i_2_reg_837                 |   1|   0|    1|          0|
    |cmp_i_i_4_reg_827                 |   1|   0|    1|          0|
    |cmp_i_i_5_reg_822                 |   1|   0|    1|          0|
    |cmp_i_i_6_reg_817                 |   1|   0|    1|          0|
    |cmp_i_i_reg_847                   |   1|   0|    1|          0|
    |conv3_i12_i_i_cast_reg_807        |  33|   0|   33|          0|
    |icmp47_reg_832                    |   1|   0|    1|          0|
    |icmp50_reg_812                    |   1|   0|    1|          0|
    |icmp_reg_842                      |   1|   0|    1|          0|
    |j_fu_134                          |   4|   0|    4|          0|
    |mul_ln30_2_reg_910                |  32|   0|   32|          0|
    |mul_ln30_3_reg_915                |  32|   0|   32|          0|
    |mul_ln30_6_reg_941                |  32|   0|   32|          0|
    |p_ZL7idst7_8_5_load_reg_920       |   8|   0|    8|          0|
    |p_ZL7idst7_8_6_load_reg_925       |   8|   0|    8|          0|
    |p_ZL7idst7_8_7_load_reg_930       |   8|   0|    8|          0|
    |sh_prom_i9_i_i_cast_reg_802       |  32|   0|   33|          1|
    |sh_prom_i_i_i_cast_reg_797        |  32|   0|   33|          1|
    |sum_13_reg_935                    |  32|   0|   32|          0|
    |sum_3_reg_900                     |  32|   0|   32|          0|
    |sum_4_reg_905                     |  32|   0|   32|          0|
    |trunc_ln21_reg_856                |   3|   0|    3|          0|
    |trunc_ln21_reg_856                |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 399|  32|  340|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  IDST7B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  IDST7B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  IDST7B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  IDST7B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  IDST7B8_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  IDST7B8_Pipeline_VITIS_LOOP_21_1|  return value|
|dst_0           |  out|   32|      ap_vld|                             dst_0|       pointer|
|dst_0_ap_vld    |  out|    1|      ap_vld|                             dst_0|       pointer|
|dst_7           |  out|   32|      ap_vld|                             dst_7|       pointer|
|dst_7_ap_vld    |  out|    1|      ap_vld|                             dst_7|       pointer|
|dst_6           |  out|   32|      ap_vld|                             dst_6|       pointer|
|dst_6_ap_vld    |  out|    1|      ap_vld|                             dst_6|       pointer|
|dst_5           |  out|   32|      ap_vld|                             dst_5|       pointer|
|dst_5_ap_vld    |  out|    1|      ap_vld|                             dst_5|       pointer|
|dst_4           |  out|   32|      ap_vld|                             dst_4|       pointer|
|dst_4_ap_vld    |  out|    1|      ap_vld|                             dst_4|       pointer|
|dst_3           |  out|   32|      ap_vld|                             dst_3|       pointer|
|dst_3_ap_vld    |  out|    1|      ap_vld|                             dst_3|       pointer|
|dst_2           |  out|   32|      ap_vld|                             dst_2|       pointer|
|dst_2_ap_vld    |  out|    1|      ap_vld|                             dst_2|       pointer|
|dst_1           |  out|   32|      ap_vld|                             dst_1|       pointer|
|dst_1_ap_vld    |  out|    1|      ap_vld|                             dst_1|       pointer|
|src_0_val       |   in|   32|     ap_none|                         src_0_val|        scalar|
|src_1_val       |   in|   32|     ap_none|                         src_1_val|        scalar|
|src_2_val       |   in|   32|     ap_none|                         src_2_val|        scalar|
|src_3_val       |   in|   32|     ap_none|                         src_3_val|        scalar|
|src_4_val       |   in|   32|     ap_none|                         src_4_val|        scalar|
|src_5_val       |   in|   32|     ap_none|                         src_5_val|        scalar|
|src_6_val       |   in|   32|     ap_none|                         src_6_val|        scalar|
|src_7_val       |   in|   32|     ap_none|                         src_7_val|        scalar|
|conv3_i12_i_i   |   in|   32|     ap_none|                     conv3_i12_i_i|        scalar|
|sh_prom_i9_i_i  |   in|   32|     ap_none|                    sh_prom_i9_i_i|        scalar|
|sh_prom_i_i_i   |   in|   32|     ap_none|                     sh_prom_i_i_i|        scalar|
|empty_36        |   in|    1|     ap_none|                          empty_36|        scalar|
|oMin            |   in|   32|     ap_none|                              oMin|        scalar|
|oMax            |   in|   32|     ap_none|                              oMax|        scalar|
|empty_37        |   in|   29|     ap_none|                          empty_37|        scalar|
|cutoff          |   in|   32|     ap_none|                            cutoff|        scalar|
|empty_38        |   in|   30|     ap_none|                          empty_38|        scalar|
|empty           |   in|   31|     ap_none|                             empty|        scalar|
+----------------+-----+-----+------------+----------------------------------+--------------+

