// Seed: 2568802439
module module_0 (
    output tri0 id_0,
    input  tri  id_1,
    input  tri0 id_2
);
  wire id_4;
  module_3(
      id_2, id_2, id_0
  );
endmodule
module module_1 (
    output wor   id_0,
    input  wire  id_1,
    output uwire id_2
);
  assign id_2 = 1;
  module_0(
      id_2, id_1, id_1
  );
endmodule
macromodule module_2 (
    input  tri0  id_0,
    input  tri0  id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  tri   id_5,
    output wire  id_6
);
  wire id_8;
  module_0(
      id_6, id_5, id_5
  );
endmodule
module module_3 (
    input  tri  id_0,
    input  wire id_1,
    output tri1 id_2
);
  id_4(
      .id_0(1 - id_2 < id_1), .id_1(1), .id_2(1)
  );
  wire id_5;
endmodule
