# //  Questa Sim
# //  Version 2021.2_2 linux Jun 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project Project
cd /filespace/a/antonacci/ece554/ece554_miniproject/hw
# reading /cae/apps/data/mentor-2021/questasim/linux/../modelsim.ini
# Loading project miniproj1
# Compile of afu.sv failed with 4 errors.
# Compile of ccip_interface_reg.sv failed with 2 errors.
# Compile of ccip_std_afu.sv failed with 2 errors.
# Compile of fifo.sv failed with 1 errors.
# Compile of fifo_tb.sv was successful.
# 5 compiles, 4 failed with 9 errors.
# Compile of fifo.sv failed with 2 errors.
# Compile of fifo.sv failed with 1 errors.
# Compile of fifo.sv was successful.
vsim work.fifo_tb -novopt
# vsim work.fifo_tb -novopt 
# Start time: 18:32:53 on Sep 09,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:32:54 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 9
# Compile of fifo_tb.sv was successful.
vsim -vopt work.fifo_tb
# vsim -vopt work.fifo_tb 
# Start time: 18:34:09 on Sep 09,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(19): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 7, found 5.
# ** Warning: /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(19): (vopt-2718) [TFMPC] - Missing connection for port 'ind'.
# ** Warning: /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(19): (vopt-2718) [TFMPC] - Missing connection for port 'fifo'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     x
# Error, incorrect value recorded. Expected:                    -8, Got:                     x
# Compile of afu.sv failed with 4 errors.
# Compile of ccip_interface_reg.sv failed with 2 errors.
# Compile of ccip_std_afu.sv failed with 2 errors.
# Compile of fifo.sv was successful.
# 4 compiles, 3 failed with 8 errors.
vsim -vopt work.fifo_tb
# End time: 18:37:42 on Sep 09,2021, Elapsed time: 0:03:33
# Errors: 0, Warnings: 6
# vsim -vopt work.fifo_tb 
# Start time: 18:37:42 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(19): (vopt-2685) [TFMPC] - Too few port connections for 'DUT'.  Expected 7, found 5.
# ** Warning: /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(19): (vopt-2718) [TFMPC] - Missing connection for port 'ind'.
# ** Warning: /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(19): (vopt-2718) [TFMPC] - Missing connection for port 'fifo'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.fifo_tb(fast)
vsim -novopt work.fifo_tb
# End time: 18:38:34 on Sep 09,2021, Elapsed time: 0:00:52
# Errors: 0, Warnings: 4
# vsim -novopt work.fifo_tb 
# Start time: 18:38:34 on Sep 09,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:38:34 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -novopt work.fifo_tb
# vsim -novopt work.fifo_tb 
# Start time: 18:39:14 on Sep 09,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:39:14 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
# Load canceled
vsim -novopt work.fifo_tb
# vsim -novopt work.fifo_tb 
# Start time: 18:39:53 on Sep 09,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:39:53 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Load canceled
vsim -vopt work.fifo_tb
# vsim -vopt work.fifo_tb 
# Start time: 18:40:17 on Sep 09,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_tb(fast)
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.fifo_tb(fast)
run -all
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     x
# Error, incorrect value recorded. Expected:                    -8, Got:                     x
# Error, incorrect value recorded. Expected:                     3, Got:                     x
# Error, incorrect value recorded. Expected:                 16457, Got:                     x
# Error, incorrect value recorded. Expected:              89320567, Got:                     x
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     x
# Error, incorrect value recorded. Expected:               -123567, Got:                     x
# Error, incorrect value recorded. Expected:                    55, Got:                     x
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     0
# Errors:          17
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv line 93
# Compile of fifo.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     x
# Error, incorrect value recorded. Expected:                    -8, Got:                     x
# Error, incorrect value recorded. Expected:                     3, Got:                     x
# Error, incorrect value recorded. Expected:                 16457, Got:                     x
# Error, incorrect value recorded. Expected:              89320567, Got:                     x
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     x
# Error, incorrect value recorded. Expected:               -123567, Got:                     x
# Error, incorrect value recorded. Expected:                    55, Got:                     x
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     0
# Errors:          17
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv line 93
# Compile of fifo.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     x
# Error, incorrect value recorded. Expected:                    -8, Got:                     x
# Error, incorrect value recorded. Expected:                     3, Got:                     x
# Error, incorrect value recorded. Expected:                 16457, Got:                     x
# Error, incorrect value recorded. Expected:              89320567, Got:                     x
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     x
# Error, incorrect value recorded. Expected:               -123567, Got:                     x
# Error, incorrect value recorded. Expected:                    55, Got:                     x
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     x
# Errors:          17
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv line 93
quit -sim
# End time: 18:45:03 on Sep 09,2021, Elapsed time: 0:04:46
# Errors: 0, Warnings: 1
# Optimization canceled
vsim -novopt work.fifo_tb
# vsim -novopt work.fifo_tb 
# Start time: 18:45:27 on Sep 09,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:45:27 on Sep 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vsim -vopt work.fifo_tb
# vsim -vopt work.fifo_tb 
# Start time: 18:46:53 on Sep 09,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_tb(fast)
vsim -novopt work.fifo_tb
# End time: 18:48:42 on Sep 09,2021, Elapsed time: 0:01:49
# Errors: 0, Warnings: 1
# vsim -novopt work.fifo_tb 
# Start time: 18:48:42 on Sep 09,2021
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# End time: 18:48:43 on Sep 09,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim work.fifo_tb
# vsim work.fifo_tb 
# Start time: 18:49:14 on Sep 09,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     x
# Error, incorrect value recorded. Expected:                    -8, Got:                     x
# Error, incorrect value recorded. Expected:                     3, Got:                     x
# Error, incorrect value recorded. Expected:                 16457, Got:                     x
# Error, incorrect value recorded. Expected:              89320567, Got:                     x
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     x
# Error, incorrect value recorded. Expected:               -123567, Got:                     x
# Error, incorrect value recorded. Expected:                    55, Got:                     x
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     x
# Errors:          17
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv line 93
quit -sim
# End time: 18:52:11 on Sep 09,2021, Elapsed time: 0:02:57
# Errors: 0, Warnings: 1
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -voptarguments=+acc work.fifo_tb
# ** UI-Msg: (vish-3296) Unknown option '-voptarguments=+acc'.
# Use the -help option for complete vsim usage.
# Error loading design
vsim work.fifo_tb
# vsim work.fifo_tb 
# Start time: 18:56:26 on Sep 09,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Compile of fifo.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
run -all
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     x
# Error, incorrect value recorded. Expected:                    -8, Got:                     x
# Error, incorrect value recorded. Expected:                     3, Got:                     x
# Error, incorrect value recorded. Expected:                 16457, Got:                     x
# Error, incorrect value recorded. Expected:              89320567, Got:                     x
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     x
# Error, incorrect value recorded. Expected:               -123567, Got:                     x
# Error, incorrect value recorded. Expected:                    55, Got:                     x
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     x
# Errors:          17
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv line 93
add wave /fifo_tb/*
# ** UI-Msg: (vish-4014) No objects found matching '/fifo_tb/*'.
add wave fifo_tb/*
# ** UI-Msg: (vish-4014) No objects found matching 'fifo_tb/*'.
add wave /work/fifo_tb/*
# ** UI-Msg: (vish-4014) No objects found matching '/work/fifo_tb/*'.
add wave work/fifo_tb/*
# ** UI-Msg: (vish-4014) No objects found matching 'work/fifo_tb/*'.
quit -sim
# End time: 19:05:29 on Sep 09,2021, Elapsed time: 0:09:03
# Errors: 0, Warnings: 1
vsim work.fifo_tb
# vsim work.fifo_tb 
# Start time: 19:07:23 on Sep 09,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_tb(fast)
add wave -position insertpoint sim:/fifo_tb/#ALWAYS#12/*
# ** UI-Msg: (vish-4014) No objects found matching '/fifo_tb/#ALWAYS#12/*'.
add wave -position insertpoint fifo
# ** UI-Msg: (vish-4014) No objects found matching 'fifo'.
add wave -position insertpoint DUT
# ** UI-Msg: (vish-4014) No objects found matching 'DUT'.
run -all
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error! Reset was not conducted properly. Expected: 0, Got:                     x
# Error, incorrect value recorded. Expected:                     1, Got:                     x
# Error, incorrect value recorded. Expected:                    -8, Got:                     x
# Error, incorrect value recorded. Expected:                     3, Got:                     x
# Error, incorrect value recorded. Expected:                 16457, Got:                     x
# Error, incorrect value recorded. Expected:              89320567, Got:                     x
# Error, incorrect value recorded. Expected:        58947128924718, Got:                     x
# Error, incorrect value recorded. Expected:               -123567, Got:                     x
# Error, incorrect value recorded. Expected:                    55, Got:                     x
# Error. Failed retention (enable lock) test. Expected:                    55, Got:                     x
# Errors:          17
# ARRRR!  Ye codes be blast! Aye, there be errors. Get debugging!
# ** Note: $stop    : /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv(93)
#    Time: 166 ns  Iteration: 0  Instance: /fifo_tb
# Break at /filespace/a/antonacci/ece554/ece554_miniproject/hw/fifo_tb.sv line 93
quit -sim
# End time: 19:10:53 on Sep 09,2021, Elapsed time: 0:03:30
# Errors: 0, Warnings: 1
# reading /cae/apps/data/mentor-2021/questasim/linux/../modelsim.ini
# Loading project miniproj
# Compile of fifo.sv was successful.
# Compile of fifo_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim work.fifo_tb
# vsim work.fifo_tb 
# Start time: 19:11:47 on Sep 09,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Load canceled
quit -sim
# Compile of fifo.sv was successful.
vsim work.fifo_tb
# End time: 19:13:25 on Sep 09,2021, Elapsed time: 0:01:38
# Errors: 0, Warnings: 6
# vsim work.fifo_tb 
# Start time: 19:13:25 on Sep 09,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.fifo_tb(fast)
# Compile of fifo.sv failed with 2 errors.
# Compile of fifo.sv was successful.
# Compile of fifo.sv was successful.
# End time: 19:22:49 on Sep 09,2021, Elapsed time: 0:09:24
# Errors: 0, Warnings: 4
