/*****************************************************************************
 *
 *	 i8051.c
 *	 Portable MCS-51 Family Emulator
 *
 *   Chips in the family:
 *   8051 Product Line (8031,8051,8751)
 *   8052 Product Line (8032,8052,8752)
 *   8054 Product Line (8054)
 *   8058 Product Line (8058)
 *
 *	 Copyright (c) 2003 Steve Ellenoff, all rights reserved.
 *
 *	 - This source code is released as freeware for non-commercial purposes.
 *	 - You are free to use and redistribute this code in modified or
 *	   unmodified form, provided you list me in the credits.
 *	 - If you modify this source code, you must add a notice to each modified
 *	   source file that it has been changed.  If you're a nice person, you
 *	   will clearly mark each change too.  :)
 *	 - If you wish to use this for commercial purposes, please contact me at
 *	   sellenoff@hotmail.com
 *	 - The author of this copywritten work reserves the right to change the
 *	   terms of its usage and license at any time, including retroactively
 *	 - This entire notice must remain in the source code.
 *
 *	This work is based on:
 *	#1) 'Intel(tm) MC51 Microcontroller Family Users Manual' and
 *  #2) 8051 simulator by Travis Marlatte
 *  #3) Portable UPI-41/8041/8741/8042/8742 emulator V0.1 by Juergen Buchmueller (MAME CORE)
 *
 *  Notes:
 *		  *Important*: Internal ROM needs to be treated the same as external rom by the programmer creating the driver
 *
 *        August 27,2003: Currently support for only 8031/8051/8751 chips (ie 128 RAM)
 *
 *****************************************************************************/

#include <stdio.h>
#include "driver.h"
#include "state.h"
#include "mamedbg.h"
#include "i8051.h"

typedef struct {

	//Internal stuff
	UINT16	ppc;			//previous pc
	UINT16	pc;				//current pc
	UINT16	subtype;		//specific version of the cpu, ie 8031, or 8051 for example
	UINT8   rbank;			//register bank
	UINT8   executing;		//Flag to determine if an instruction is executing (needed for proper port operation)

	//SFR Registers			(Note: Appear in order as they do in memory)
	UINT8	po;				//Port 0
	UINT8	sp;				//Stack Pointer
	UINT8	dpl;			//Data Pointer (DPTR) (Hi bit)
	UINT8	dph;			//Data Pointer (DPTR) (Lo bit)
	UINT8	pcon;			//Power Mode Control
	UINT8	tcon;			//Timer/Counter Control
	UINT8	tmod;			//Timer/Counter Mode Control
	UINT8	tl0;			//Timer 0 Lo
	UINT8	tl1;			//Timer 1 Lo
	UINT8	th0;			//Timer 0 Hi
	UINT8	th1;			//Timer 1 Hi
	UINT8	p1;				//Port 1
	UINT8	scon;			//Serial Control
	UINT8	sbuf;			//Serial Data Buffer
	UINT8	p2;				//Port 2
	UINT8	ie;				//Interrupt Enable
	UINT8	p3;				//Port 3
	UINT8	ip;				//Interrupt Priority
	//8052 Only registers
	#if (HAS_I8052)
		UINT8	t2con;		//Timer/Counter 2 Control
		UINT8	rcap2l;		//Timer/Counter 2 Capture Register Lo
		UINT8	rcap2h;		//Timer/Counter 2 Capture Register Hi
		UINT8	tl2;		//Timer 2 Lo
		UINT8	th2;		//Timer 2 Hi
	#endif
	UINT8	psw;			//Program Status Word
	UINT8	acc;			//Accumulator
	UINT8	b;				//Register B

	//Internal Ram
	UINT8	IntRam[0xff];	//Max 256 Bytes of Internal RAM (8031/51 have 128, 8032/52 have 256)

	//Interrupt Callback
	int 	(*irq_callback)(int irqline);
}	I8051;

int i8051_ICount;

static I8051 i8051;

/* Layout of the registers in the debugger (-1 = end of a line, 0 = end of layout) */
static UINT8 i8051_reg_layout[] = {
	I8051_PC, I8051_SP, I8051_PSW, I8051_ACC, I8051_B, I8051_DPH, I8051_DPL, I8051_IE, -1,
	I8051_R0, I8051_R1, I8051_R2, I8051_R3, I8051_R4, I8051_R5, I8051_R6, I8051_R7, I8051_RB, 0
};

/* Layout of the debugger windows x,y,w,h */
static UINT8 i8051_win_layout[] = {
	 0, 0,80, 3,	/* register window (top rows) */
	 0, 4,24,18,	/* disassembler window (left colums) */
	25, 4,55, 8,	/* memory #1 window (right, upper middle) */
	25,13,55, 8,	/* memory #2 window (right, lower middle) */
	 0,23,80, 1,	/* command line window (bottom rows) */
};

/*Short cuts*/

/***************************************************************
 * Read/Write a byte from/to External Memory
 ***************************************************************/
#define RM(a)		(UINT8)cpu_readmem16(a)
#define WM(a,v)		cpu_writemem16(a,v)
/***************************************************************
 * Read Opcode/Opcode Arguments from Program Code
 ***************************************************************/
#define ROP(pc)		cpu_readop(pc)
#define ROP_ARG(pc) cpu_readop_arg(pc)
/***************************************************************
 * Read/Write a byte from/to the Internal RAM
 ***************************************************************/
#define IRAM_R(a)   internal_ram_read(a)
#define IRAM_W(a,v) internal_ram_write(a,v)
/***************************************************************
 * Read/Write a byte from/to the SFR Registers
 ***************************************************************/
#define SFR_R(a)    sfr_read(a)
#define SFR_W(a,v)  sfr_write(a,v)
/***************************************************************
 * Input/Output a byte from given I/O port
 ***************************************************************/
#define IN(port)   ((UINT8)cpu_readport16(port))
#define OUT(port,value) cpu_writeport16(port,value)
/***************************************************************
 * Access the 4 banks of R registers (R0...R7)
 ***************************************************************/
#define R_R(n)	i8051.IntRam[(R_RB*8)+(n)]
/***************************************************************
 * Easy macro for working with 16 bit DPTR
 ***************************************************************/
#define R_DPTR		((R_DPH<<8) | R_DPL)
#define DPTR_W(n)		SFR_W(DPH, ((n>>8)&0xff));\
						SFR_W(DPL, (n&0xff));


/* PC vectors */
#define V_RESET 0x000	/* power on address */
#define V_IE0	0x003	/* External Interrupt 0 */
#define V_TF0	0x00b	/* Timer 0 Overflow */
#define V_IE1	0x013	/* External Interrupt 1 */
#define V_TF1	0x01b	/* Timer 1 Overflow */
#define V_RITI	0x023	/* Serial Receive/Transmit */
#define V_TF2	0x02b	/* Timer 2 Overflow */

/* shorter names for the I8051 structure elements */

//Internal stuff
#define PPC 	i8051.ppc
#define PC		i8051.pc
#define TYPE	i8051.subtype
#define R_RB	i8051.rbank
#define EXEC	i8051.executing

//SFR Registers
#define R_P0	i8051.po
#define R_SP	i8051.sp
#define R_DPL	i8051.dpl
#define R_DPH	i8051.dph
#define R_PCON	i8051.pcon
#define R_TCON	i8051.tcon
#define R_TMOD	i8051.tmod
#define R_TL0	i8051.tl0
#define R_TL1	i8051.tl1
#define R_TH0	i8051.th0
#define R_TH1	i8051.th1
#define R_P1	i8051.p1
#define R_SCON	i8051.scon
#define R_SBUF	i8051.sbuf
#define R_P2	i8051.p2
#define R_IE	i8051.ie
#define R_P3	i8051.p3
#define R_IP	i8051.ip
//8052 Only registers
#if (HAS_I8052)
  #define R_T2CON	i8051.t2con
  #define R_RCAP2L	i8051.rcap2l
  #define R_RCAP2H	i8051.rcap2h
  #define R_TL2		i8051.tl2
  #define R_TH2		i8051.th2
#endif
#define R_PSW	i8051.psw
#define R_ACC	i8051.acc
#define R_B		i8051.b

/* # of instructions each opcode takes up */
static UINT8 i8051_cycles[] = {
	1,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,1,2,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,1,2,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,1,2,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,2,2,1,2,1,1,2,2,2,2,2,2,2,2,
	2,2,2,2,4,2,2,2,2,2,2,2,2,2,2,2,
	2,2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,1,2,4,0,2,2,1,1,1,1,1,1,1,1,
	2,2,1,1,2,2,2,2,2,2,2,2,2,2,2,2,
	2,2,1,1,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,1,1,1,2,1,1,2,2,2,2,2,2,2,2,
	2,2,2,2,1,1,1,1,1,1,1,1,1,1,1,1,
	2,2,2,2,1,1,1,1,1,1,1,1,1,1,1,1 
};

/* Include Opcode functions */
#include "i8051ops.c"

//SJE: Check this function carefully, with the macros
void i8051_init(void)
{
	int cpu = cpu_getactivecpu();

	//Internal stuff
	state_save_register_UINT16("i8051", cpu, "PPC",       &i8051.ppc,    1);
	state_save_register_UINT16("i8051", cpu, "PC",        &i8051.pc,     1);
	state_save_register_UINT16("i8051", cpu, "SUBTYPE",   &i8051.subtype,1);
	state_save_register_UINT8 ("i8051", cpu, "RBANK",     &i8051.rbank  ,1);
	state_save_register_UINT8 ("i8051", cpu, "EXEC",      &i8051.executing ,1);
	//SFR Registers	
	state_save_register_UINT8 ("i8051", cpu, "PO",        &i8051.po,     1);
	state_save_register_UINT8 ("i8051", cpu, "SP",        &i8051.sp,     1);
	state_save_register_UINT8 ("i8051", cpu, "DPL",       &i8051.dpl,    1);
	state_save_register_UINT8 ("i8051", cpu, "DPH",       &i8051.dph,    1);
	state_save_register_UINT8 ("i8051", cpu, "PCON",	  &i8051.pcon,   1);
	state_save_register_UINT8 ("i8051", cpu, "TCON",	  &i8051.tcon,   1);
	state_save_register_UINT8 ("i8051", cpu, "TMOD",      &i8051.tmod,   1);
	state_save_register_UINT8 ("i8051", cpu, "TL0",       &i8051.tl0,    1);
	state_save_register_UINT8 ("i8051", cpu, "TL1",       &i8051.tl1,    1);
	state_save_register_UINT8 ("i8051", cpu, "TH0",       &i8051.th0,    1);
	state_save_register_UINT8 ("i8051", cpu, "TH1",       &i8051.th1,    1);
	state_save_register_UINT8 ("i8051", cpu, "P1",        &i8051.p1,     1);
	state_save_register_UINT8 ("i8051", cpu, "SCON",      &i8051.scon,   1);
	state_save_register_UINT8 ("i8051", cpu, "SBUF",      &i8051.sbuf,   1);
	state_save_register_UINT8 ("i8051", cpu, "P2",        &i8051.p2,     1);
	state_save_register_UINT8 ("i8051", cpu, "IE",        &i8051.ie,     1);
	state_save_register_UINT8 ("i8051", cpu, "P3",        &i8051.p3,     1);
	state_save_register_UINT8 ("i8051", cpu, "IP",        &i8051.ip,     1);
	//8052 Only registers
	#if (HAS_I8052)
		state_save_register_UINT8 ("i8051", cpu, "T2CON", &i8051.tcon,   1);
		state_save_register_UINT8 ("i8051", cpu, "RCAP2L",&i8051.rcap2l, 1);
		state_save_register_UINT8 ("i8051", cpu, "RCAP2H",&i8051.rcap2h, 1);
		state_save_register_UINT8 ("i8051", cpu, "TL2",   &i8051.tl2,    1);
		state_save_register_UINT8 ("i8051", cpu, "TH2",   &i8051.th2,    1);
	#endif
	state_save_register_UINT8 ("i8051", cpu, "PSW",       &i8051.psw,    1);
	state_save_register_UINT8 ("i8051", cpu, "ACC",       &i8051.acc,    1);
	state_save_register_UINT8 ("i8051", cpu, "B",         &i8051.b,      1);
}

/* Reset registers to the initial values */
void i8051_reset(void *param)
{
	memset(&i8051, 0, sizeof(I8051));
	i8051.subtype = 8051;

	//Clear Ram (w/0xff)
	memset(&i8051.IntRam,0xff,sizeof(i8051.IntRam));
	//	for(i=0;i<30;i++) i8051.IntRam[i] = i;	//Test the Internal ram actually works

	/* these are all defined reset states */
	PC = 0;
	SFR_W(SP, 0x7);
	SFR_W(PSW, 0);
	SFR_W(DPH, 0);
	SFR_W(DPL, 0);
	SFR_W(ACC, 0);
	SFR_W(B, 0);
	SFR_W(IP, 0);
	SFR_W(IE, 0);
	SFR_W(SCON, 0);
	SFR_W(TCON, 0);
	SFR_W(TMOD, 0);
	SFR_W(TH1, 0);
	SFR_W(TH0, 0);
	SFR_W(TL1, 0);
	SFR_W(TL0, 0);
	//8052 Only registers
	#if (HAS_I8052)
		SFR_W(T2CON, 0);
		SFR_W(RCAP2L, 0);
		SFR_W(RCAP2H, 0);
		SFR_W(TL2, 0);
		SFR_W(TH2, 0);
	#endif
	/* set the port configurations to all 1's */
	SFR_W(P3, 0xff);
	SFR_W(P2, 0xff);
	SFR_W(P1, 0xff);
	SFR_W(P0, 0xff);

#if 0
	/* as part of the reset process, indicate that no interrupts are */
	/* in progress */
	low_int = FALSE;
	high_int = FALSE;

	/* clear up the serial port I/O as well */
	sbufset = FALSE;
	serocnt = 0;
	servar = FALSE;
#endif
}

/* Shut down CPU core */
void i8051_exit(void)
{
	/* nothing to do */
}

/* Execute cycles - returns number of cycles actually run */
int i8051_execute(int cycles)
{
	i8051_ICount = cycles;

	do
	{
		UINT8 op = cpu_readop(PC);

		PPC = PC;

		CALL_MAME_DEBUG;

		//remove after testing
		if(PC != PPC)	op = cpu_readop(PC);

		PC += 1;
		i8051_ICount -= i8051_cycles[op];

#if 0
		if( ENABLE & T )
			TIMER += i8051_cycles[op];

		if( TIMER > 0x1fff )
		{
			TIMER &= 0x1fff;
			TOVF = 1;
			if( ENABLE & TCNTI )
			{
				WM( M_STACK + (PSW&SP) * 2 + 0, PC & 0xff);
				WM( M_STACK + (PSW&SP) * 2 + 1, ((PC >> 8) & 0x0f) | (PSW & 0xf0) );
				PSW = (PSW & ~SP) | ((PSW + 1) & SP);
				PC = V_TIMER;
			}
		}
#endif

		//Flag Execution
		EXEC = 1;

		switch( op )
		{
			//NOP
			case 0x00:						/* 1: 0000 0000 */
				nop();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0x01:
				ajmp();
				break;
			//LJMP code addr
			case 0x02:						/* 1: 0000 0010 */
				ljmp();
				break;
			//RR A
			case 0x03:						/* 1: 0000 0011 */
				rr_a();
				break;
			//INC A
			case 0x04:						/* 1: 0000 0100 */
				inc_a();
				break;
			//INC data addr
			case 0x05:						/* 1: 0000 0101 */
				inc_mem();
			break;
			//INC @R0/@R1					/* 1: 0000 011i */
			case 0x06:
			case 0x07:
				inc_ir(op&1);
				break;
			//INC R0 to R7					/* 1: 0000 1rrr */
			case 0x08:
			case 0x09:
			case 0x0a:
			case 0x0b:
			case 0x0c:
			case 0x0d:
			case 0x0e:
			case 0x0f:
				inc_r(op&7);
				break;
			//JBC bit addr, code addr
			case 0x10:						/* 1: 0001 0000 */
				jbc();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0x11:
				acall();
				break;
			//LCALL code addr
			case 0x12:						/* 1: 0001 0010 */
				lcall();
				break;
			//RRC A
			case 0x13:						/* 1: 0001 0011 */
				rrc_a();
				break;
			//DEC A
			case 0x14:						/* 1: 0001 0100 */
				dec_a();
				break;
			//DEC data addr
			case 0x15:						/* 1: 0001 0101 */
				dec_mem();
				break;
			//DEC @R0/@R1					/* 1: 0001 011i */
			case 0x16: 
			case 0x17:
				dec_ir(op&1);
				break;
			//DEC R0 to R7					/* 1: 0001 1rrr */
			case 0x18: 
			case 0x19:
			case 0x1a:
			case 0x1b:
			case 0x1c:
			case 0x1d:
			case 0x1e:
			case 0x1f:
				dec_r(op&7);
				break;
			//JB  bit addr, code addr
			case 0x20:						/* 1: 0010 0000 */
				jb();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0x21:
				ajmp();
				break;
			//RET
			case 0x22:						/* 1: 0010 0010 */
				ret();
				break;
			//RL A
			case 0x23:						/* 1: 0010 0011 */
				rl_a();
				break;
			//ADD A, #data
			case 0x24:						/* 1: 0010 0100 */
				add_a_byte();
				break;	
			//ADD A, data addr
			case 0x25:						/* 1: 0010 0101 */
				add_a_mem();
				break;		
			//ADD A, @R0/@R1				/* 1: 0010 011i */
			case 0x26: 
			case 0x27: 
				add_a_ir(op&1);
				break;
			//ADD A, R0 to R7				/* 1: 0010 1rrr */
			case 0x28: 
			case 0x29:
			case 0x2a:
			case 0x2b:
			case 0x2c:
			case 0x2d:
			case 0x2e:
			case 0x2f:
				add_a_r(op&7);
				break;
			//JNB bit addr, code addr
			case 0x30:						/* 1: 0011 0000 */
				jnb();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0x31:
				acall();
				break;
			//RETI
			case 0x32:						/* 1: 0011 0010 */
				reti();
				break;
			//RLC A
			case 0x33:						/* 1: 0011 0011 */
				rlc_a();
				break;
			//ADDC A, #data
			case 0x34:						/* 1: 0011 0100 */
				addc_a_byte();
				break;
			//ADDC A, data addr
			case 0x35:						/* 1: 0011 0101 */
				addc_a_mem();
				break;
			//ADDC A, @R0/@R1				/* 1: 0011 011i */
			case 0x36:
			case 0x37: 
				addc_a_ir(op&1);
				break;
			//ADDC A, R0 to R7				/* 1: 0011 1rrr */
			case 0x38:
			case 0x39:
			case 0x3a:
			case 0x3b:
			case 0x3c:
			case 0x3d:
			case 0x3e:
			case 0x3f:
				addc_a_r(op&7);
				break;
			//JC code addr
			case 0x40:						/* 1: 0100 0000 */
				jc();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0x41:
				ajmp();
				break;
			//ORL data addr, A
			case 0x42:						/* 1: 0100 0010 */
				orl_mem_a();
				break;
			//ORL data addr, #data	
			case 0x43:						/* 1: 0100 0011 */
				orl_mem_byte();
				break;
			//ORL A, #data
			case 0x44:						/* 1: 0100 0100 */
				orl_a_byte();
				break;
			//ORL A, data addr
			case 0x45:						/* 1: 0100 0101 */
				orl_a_mem();
				break;
			//ORL A, @RO/@R1				/* 1: 0100 011i */
			case 0x46:
			case 0x47:
				orl_a_ir(op&1);
				break;
			//ORL A, RO to R7				/* 1: 0100 1rrr */
			case 0x48: 
			case 0x49: 
			case 0x4a: 
			case 0x4b: 
			case 0x4c: 
			case 0x4d: 
			case 0x4e: 
			case 0x4f: 
				orl_a_r(op&7);
				break;
			//JNC code addr
			case 0x50:						/* 1: 0101 0000 */
				jnc();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0x51:
				acall();
				break;
			//ANL data addr, A
			case 0x52:						/* 1: 0101 0010 */
				anl_mem_a();
				break;
			//ANL data addr, #data
			case 0x53:						/* 1: 0101 0011 */
				anl_mem_byte();
				break;
			//ANL A, #data
			case 0x54:						/* 1: 0101 0100 */
				anl_a_byte();
				break;
			//ANL A, data addr
			case 0x55:						/* 1: 0101 0101 */
				anl_a_mem();
				break;
			//ANL A, @RO/@R1				/* 1: 0101 011i */
			case 0x56: 
			case 0x57:
				anl_a_ir(op&1);
				break;
			//ANL A, RO to R7				/* 1: 0101 1rrr */
			case 0x58:
			case 0x59:
			case 0x5a:
			case 0x5b:
			case 0x5c:
			case 0x5d:
			case 0x5e:
			case 0x5f:
				anl_a_r(op&7);
				break;
			//JZ code addr
			case 0x60:						/* 1: 0110 0000 */
				jz();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0x61:
				ajmp();
				break;
			//XRL data addr, A
			case 0x62:						/* 1: 0110 0010 */
				xrl_mem_a();
				break;
			//XRL data addr, #data
			case 0x63:						/* 1: 0110 0011 */
				xrl_mem_byte();
				break;
			//XRL A, #data
			case 0x64:						/* 1: 0110 0100 */
				xrl_a_byte();
				break;
			//XRL A, data addr
			case 0x65:						/* 1: 0110 0101 */
				xrl_a_mem();
				break;
			//XRL A, @R0/@R1				/* 1: 0110 011i */
			case 0x66:
			case 0x67:
				xrl_a_ir(op&1);
				break;
			//XRL A, R0 to R7				/* 1: 0110 1rrr */
			case 0x68:
			case 0x69:
			case 0x6a:
			case 0x6b:
			case 0x6c:
			case 0x6d:
			case 0x6e:
			case 0x6f:
				xrl_a_r(op&7);
				break;
			//JNZ code addr
			case 0x70:						/* 1: 0111 0000 */
				jnz();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0x71:
				acall();
				break;
			//ORL C, bit addr
			case 0x72:						/* 1: 0111 0010 */
				orl_c_bitaddr();
				break;
			//JMP @A+DPTR
			case 0x73:						/* 1: 0111 0011 */
				jmp_iadptr();
				break;	
			//MOV A, #data
			case 0x74:						/* 1: 0111 0100 */
				mov_a_byte();
				break;
			//MOV data addr, #data
			case 0x75:						/* 1: 0111 0101 */
				mov_mem_byte();
				break;
			//MOV @R0/@R1, #data			/* 1: 0111 011i */
			case 0x76:
			case 0x77:
				mov_ir_byte(op&1);
				break;
			//MOV R0 to R7, #data			/* 1: 0111 1rrr */
			case 0x78:
			case 0x79:
			case 0x7a:
			case 0x7b:
			case 0x7c:
			case 0x7d:
			case 0x7e:
			case 0x7f:
				mov_r_byte(op&7);
				break;
			//SJMP code addr
			case 0x80:						/* 1: 1000 0000 */
				sjmp();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0x81:
				ajmp();
				break;
			//ANL C, bit addr
			case 0x82:						/* 1: 1000 0010 */
				anl_c_bitaddr();
				break;
			//MOVC A, @A + PC
			case 0x83:						/* 1: 1000 0011 */
				movc_a_iapc();
				break;
			//DIV AB
			case 0x84:						/* 1: 1000 0100 */
				div_ab();
				break;
			//MOV data addr, data addr
			case 0x85:						/* 1: 1000 0101 */
				mov_mem_mem();
				break;
			//MOV data addr, @R0/@R1		/* 1: 1000 011i */
			case 0x86:
			case 0x87:
				mov_mem_ir(op&1);
				break;
			//MOV data addr,R0 to R7		/* 1: 1000 1rrr */
			case 0x88:
			case 0x89:
			case 0x8a:
			case 0x8b:
			case 0x8c:
			case 0x8d:
			case 0x8e:
			case 0x8f:
				mov_mem_r(op&7);
				break;
			//MOV DPTR, #data
			case 0x90:						/* 1: 1001 0000 */
				mov_dptr_byte();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0x91:
				acall();
				break;
			//MOV bit addr, C
			case 0x92:						/* 1: 1001 0010 */
				mov_bitaddr_c();
				break;
			//MOVC A, @A + DPTR
			case 0x93:						/* 1: 1001 0011 */
				movc_a_iadptr();
				break;
			//SUBB A, #data
			case 0x94:						/* 1: 1001 0100 */
				subb_a_byte();
				break;
			//SUBB A, data addr
			case 0x95:						/* 1: 1001 0101 */
				subb_a_mem();
				break;
			//SUBB A, @R0/@R1				/* 1: 1001 011i */
			case 0x96:
			case 0x97:
				subb_a_ir(op&1);
				break;
			//SUBB A, R0 to R7				/* 1: 1001 1rrr */
			case 0x98:
			case 0x99:
			case 0x9a:
			case 0x9b:
			case 0x9c:
			case 0x9d:
			case 0x9e:
			case 0x9f:
				subb_a_r(op&7);
				break;
			//ORL C, /bit addr
			case 0xa0:						/* 1: 1010 0000 */
				orl_c_nbitaddr();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0xa1:
				ajmp();
				break;
			//MOV C, bit addr
			case 0xa2:						/* 1: 1010 0010 */
				mov_c_bitaddr();
				break;
			//INC DPTR
			case 0xa3:						/* 1: 1010 0011 */
				inc_dptr();
				break;
			//MUL AB
			case 0xa4:						/* 1: 1010 0100 */
				mul_ab();
				break;
			//reserved
			case 0xa5:						/* 1: 1010 0101 */
				illegal();
				break;
			//MOV @R0/@R1, data addr		/* 1: 1010 011i */
			case 0xa6:
			case 0xa7:
				mov_ir_mem(op&1);
				break;
			//MOV R0 to R7, data addr		/* 1: 1010 1rrr */
			case 0xa8:
			case 0xa9:
			case 0xaa:
			case 0xab:
			case 0xac:
			case 0xad:
			case 0xae:
			case 0xaf:
				mov_r_mem(op&7);
				break;
			//ANL C,/bit addr
			case 0xb0:						/* 1: 1011 0000 */
				anl_c_nbitaddr();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0xb1:
				acall();
				break;
			//CPL bit addr
			case 0xb2:						/* 1: 1011 0010 */
				cpl_bitaddr();
				break;
			//CPL C
			case 0xb3:						/* 1: 1011 0011 */
				cpl_c();
				break;
			//CJNE A, #data, code addr
			case 0xb4:						/* 1: 1011 0100 */
				cjne_a_byte();
				break;
			//CJNE A, data addr, code addr
			case 0xb5:						/* 1: 1011 0101 */
				cjne_a_mem();
				break;
			//CJNE @R0/@R1, #data, code addr /* 1: 1011 011i */
			case 0xb6:
			case 0xb7:
				cjne_ir_byte(op&1);
				break;
			//CJNE R0 to R7, #data, code addr/* 1: 1011 1rrr */
			case 0xb8:
			case 0xb9:
			case 0xba:
			case 0xbb:
			case 0xbc:
			case 0xbd:
			case 0xbe:
			case 0xbf:
				cjne_r_byte(op&7);
				break;
			//PUSH data addr
			case 0xc0:						/* 1: 1100 0000 */
				push();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0xc1:
				ajmp();
				break;
			//CLR bit addr
			case 0xc2:						/* 1: 1100 0010 */
				clr_bitaddr();
				break;
			//CLR C
			case 0xc3:						/* 1: 1100 0011 */
				clr_c();
				break;
			//SWAP A
			case 0xc4:						/* 1: 1100 0100 */
				swap_a();
				break;
			//XCH A, data addr
			case 0xc5:						/* 1: 1100 0101 */
				xch_a_mem();
				break;
			//XCH A, @RO/@R1				/* 1: 1100 011i */
			case 0xc6:
			case 0xc7:
				xch_a_ir(op&1);
				break;
			//XCH A, RO to R7				/* 1: 1100 1rrr */
			case 0xc8:
			case 0xc9:
			case 0xca:
			case 0xcb:
			case 0xcc:
			case 0xcd:
			case 0xce:
			case 0xcf:
				xch_a_r(op&7);
				break;
			//POP data addr
			case 0xd0:						/* 1: 1101 0000 */
				pop();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0xd1:
				acall();
				break;
			//SETB bit addr
			case 0xd2:						/* 1: 1101 0010 */
				setb_bitaddr();
				break;
			//SETB C
			case 0xd3:						/* 1: 1101 0011 */
				setb_c();
				break;
			//DA A
			case 0xd4:						/* 1: 1101 0100 */
				da_a();
				break;
			//DJNZ data addr, code addr
			case 0xd5:						/* 1: 1101 0101 */
				djnz_mem();
				break;
			//XCHD A, @R0/@R1				/* 1: 1101 011i */
			case 0xd6:
			case 0xd7:
				xchd_a_ir(op&1);
				break;
			//DJNZ R0 to R7,code addr		/* 1: 1101 1rrr */
			case 0xd8:
			case 0xd9:
			case 0xda:
			case 0xdb:
			case 0xdc:
			case 0xdd:
			case 0xde:
			case 0xdf:
				djnz_r(op&7);
				break;
			//MOVX A,@DPTR
			case 0xe0:						/* 1: 1110 0000 */
				movx_a_idptr();
				break;
			//AJMP code addr				/* 1: aaa0 0001 */
			case 0xe1:
				ajmp();
				break;
			//MOVX A, @R0/@R1				/* 1: 1110 001i */
			case 0xe2:						
			case 0xe3:
				movx_a_ir(op&1);
				break;
			//CLR A
			case 0xe4:						/* 1: 1110 0100 */
				clr_a();
				break;
			//MOV A, data addr
			case 0xe5:						/* 1: 1110 0101 */
				mov_a_mem();
				break;
			//MOV A,@RO/@R1					/* 1: 1110 011i */
			case 0xe6:
			case 0xe7:
				mov_a_ir(op&1);
				break;
			//MOV A,R0 to R7				/* 1: 1110 1rrr */
			case 0xe8:
			case 0xe9:
			case 0xea:
			case 0xeb:
			case 0xec:
			case 0xed:
			case 0xee:
			case 0xef:
				mov_a_r(op&7);
				break;
			//MOVX @DPTR,A
			case 0xf0:						/* 1: 1111 0000 */
				movx_idptr_a();
				break;
			//ACALL code addr				/* 1: aaa1 0001 */
			case 0xf1:
				acall();
				break;
			//MOVX @R0/@R1,A				/* 1: 1111 001i */
			case 0xf2:
			case 0xf3:
				movx_ir_a(op&1);
				break;
			//CPL A
			case 0xf4:						/* 1: 1111 0100 */
				cpl_a();
				break;
			//MOV data addr, A
			case 0xf5:						/* 1: 1111 0101 */
				mov_mem_a();
				break;
			//MOV @R0/@R1, A				/* 1: 1111 011i */
			case 0xf6:
			case 0xf7:
				mov_ir_a(op&1);
				break;
			//MOV R0 to R7, A				/* 1: 1111 1rrr */
			case 0xf8:
			case 0xf9:
			case 0xfa:
			case 0xfb:
			case 0xfc:
			case 0xfd:
			case 0xfe:
			case 0xff:
				mov_r_a(op&7);
				break;
			default:
				illegal();
		}
		//Flag Execution
		EXEC = 0;
	} while( i8051_ICount > 0 );

	return cycles - i8051_ICount;
}

/* Get registers, return context size */
unsigned i8051_get_context(void *dst)
{
	if( dst )
		memcpy(dst, &i8051, sizeof(I8051));
	return sizeof(I8051);
}

/* Set registers */
void i8051_set_context(void *src)
{
	if( src )
		memcpy(&i8051, src, sizeof(I8051));
}

/*NOTE: These are not used by the opcode functions, they are here only for MAME requirements*/
unsigned i8051_get_reg(int regnum)
{
	switch( regnum )
	{
	case REG_PREVIOUSPC: return PPC;
	case REG_PC:
	case I8051_PC:	return PC;
	case I8051_SP:	return R_SP;
	case I8051_ACC:	return R_ACC;
	case I8051_PSW: return R_PSW;
	case I8051_B:	return R_B;
	case I8051_DPH:	return R_DPH;
	case I8051_DPL:	return R_DPL;
	case I8051_IE:	return R_IE;
	//Not real registers
	case I8051_R0:	return R_R(0);
	case I8051_R1:	return R_R(1);
	case I8051_R2:	return R_R(2);
	case I8051_R3:	return R_R(3);
	case I8051_R4:	return R_R(4);
	case I8051_R5:	return R_R(5);
	case I8051_R6:	return R_R(6);
	case I8051_R7:	return R_R(7);
	case I8051_RB:	return R_RB;

	default:
		if( regnum <= REG_SP_CONTENTS )
		{
			//What's supposed to happen here?
			#if 0
				unsigned offset = (PSW & SP) + (REG_SP_CONTENTS - regnum);
				if( offset < 8 )
					return RM( M_STACK + offset ) | ( RM( M_STACK + offset + 1 ) << 8 );
					return 0;
			#endif
		}
	}
	return 0;
}

/*NOTE: These are not used by the opcode functions, they are here only for MAME requirements*/
void i8051_set_reg (int regnum, unsigned val)
{
	switch( regnum )
	{
	case REG_PC:
	case I8051_PC:	PC = val & 0xffff; break;
	case REG_SP:
	case I8051_SP:	SFR_W(SP,val);  break;		//Use SFR to handle error checking
	case I8051_ACC:	SFR_W(ACC,val); break;
	case I8051_PSW: SFR_W(PSW,val); break;
	case I8051_B:   SFR_W(B,val);   break;
	case I8051_DPH: SFR_W(DPH,val); break;
	case I8051_DPL: SFR_W(DPL,val); break;
	case I8051_IE:  SFR_W(IE,val);  break;
	//Not real registers
	case I8051_R0:	R_R(0) = val; break;
	case I8051_R1:	R_R(1) = val; break;
	case I8051_R2:	R_R(2) = val; break;
	case I8051_R3:	R_R(3) = val; break;
	case I8051_R4:	R_R(4) = val; break;
	case I8051_R5:	R_R(5) = val; break;
	case I8051_R6:	R_R(6) = val; break;
	case I8051_R7:	R_R(7) = val; break;
	case I8051_RB:  R_RB = val&3; break;

	default:
		if( regnum <= REG_SP_CONTENTS )
		{
			//What's supposed to happen here?
			#if 0
				unsigned offset = (PSW & SP) + (REG_SP_CONTENTS - regnum);
				if( offset < 8 )
				{
					WM( M_STACK + offset, val & 0xff );
					WM( M_STACK + offset + 1, (val >> 8) & 0xff );
				}
			#endif
		}
	}
}



void i8051_set_irq_line(int irqline, int state)
{
#if 0
	switch( irqline )
	{
	case I8051_INT_IBF:
		if (state != CLEAR_LINE)
		{
			STATE |= IBF;
			if (ENABLE & IBFI)
			{
				WM( M_STACK + (PSW&SP) * 2 + 0, PC & 0xff);
				WM( M_STACK + (PSW&SP) * 2 + 1, ((PC >> 8) & 0x0f) | (PSW & 0xf0) );
				PSW = (PSW & ~SP) | ((PSW + 1) & SP);
				PC = V_IBF;
			}
		}
		else
		{
			STATE &= ~IBF;
		}
		break;

	case I8051_INT_TEST0:
		if (state != CLEAR_LINE)
			STATE |= TEST0;
		else
			STATE &= ~TEST0;
		break;

	case I8051_INT_TEST1:
		if (state != CLEAR_LINE)
		{
			STATE |= TEST1;
		}
		else
		{
			/* high to low transition? */
			if (STATE & TEST1)
			{
				/* counting enabled? */
				if (ENABLE & CNT)
				{
					if (++TIMER > 0x1fff)
					{
						TOVF = 1;
						if (ENABLE & TCNTI)
						{
							WM( M_STACK + (PSW&SP) * 2 + 0, PC & 0xff);
							WM( M_STACK + (PSW&SP) * 2 + 1, ((PC >> 8) & 0x0f) | (PSW & 0xf0) );
							PSW = (PSW & ~SP) | ((PSW + 1) & SP);
							PC = V_TIMER;
						}
					}
				}
			}
			STATE &= ~TEST1;
		}
		break;
	}
#endif
}

void i8051_set_irq_callback(int (*callback)(int irqline))
{
	i8051.irq_callback = callback;
}

void i8051_state_save(void *file)
{
}

void i8051_state_load(void *file)
{
}

const char *i8051_info(void *context, int regnum)
{
	static char buffer[8][10];
	static int which = 0;
	I8051 *r = context;

	which = (which+1) % 8;
	buffer[which][0] = '\0';
	if( !context )
		r = &i8051;

	switch( regnum )
	{
		case CPU_INFO_REG+I8051_PC: sprintf(buffer[which], "PC:%04X", r->pc); break;
		case CPU_INFO_REG+I8051_SP: sprintf(buffer[which], "SP:%02X", r->sp); break;
		case CPU_INFO_REG+I8051_PSW:sprintf(buffer[which], "PSW:%02X", r->psw); break;
		case CPU_INFO_REG+I8051_ACC:sprintf(buffer[which], "A:%02X", r->acc); break;
		case CPU_INFO_REG+I8051_B:	sprintf(buffer[which], "B:%02X", r->b); break;
		case CPU_INFO_REG+I8051_DPH:sprintf(buffer[which], "DPH:%02X", r->dph); break;
		case CPU_INFO_REG+I8051_DPL:sprintf(buffer[which], "DPL:%02X", r->dpl); break;
		case CPU_INFO_REG+I8051_IE:	sprintf(buffer[which], "IE:%02X", r->ie); break;
		case CPU_INFO_REG+I8051_R0: sprintf(buffer[which], "R0:%02X", i8051.IntRam[0+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_R1: sprintf(buffer[which], "R1:%02X", i8051.IntRam[1+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_R2: sprintf(buffer[which], "R2:%02X", i8051.IntRam[2+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_R3: sprintf(buffer[which], "R3:%02X", i8051.IntRam[3+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_R4: sprintf(buffer[which], "R4:%02X", i8051.IntRam[4+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_R5: sprintf(buffer[which], "R5:%02X", i8051.IntRam[5+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_R6: sprintf(buffer[which], "R6:%02X", i8051.IntRam[6+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_R7: sprintf(buffer[which], "R7:%02X", i8051.IntRam[7+(8*i8051.rbank)]); break;
		case CPU_INFO_REG+I8051_RB: sprintf(buffer[which], "RB:%02X", i8051.rbank); break;
		case CPU_INFO_FLAGS:
			sprintf(buffer[which], "%c%c%c%c%c%c%c%c",
				r->psw & 0x80 ? 'C':'.',
				r->psw & 0x40 ? 'A':'.',
				r->psw & 0x20 ? '0':'.',
				r->psw & 0x10 ? 'B':'.',
				r->psw & 0x08 ? '?':'.',
				r->psw & 0x04 ? 's':'.',
				r->psw & 0x02 ? 's':'.',
				r->psw & 0x01 ? 's':'.');
			break;
		case CPU_INFO_NAME: return "I8051";
		case CPU_INFO_FAMILY: return "Intel 8051";
		case CPU_INFO_VERSION: return "0.1";
		case CPU_INFO_FILE: return __FILE__;
		case CPU_INFO_CREDITS: return "Copyright (c) 2003 Steve Ellenoff, all rights reserved.";
		case CPU_INFO_REG_LAYOUT: return (const char*)i8051_reg_layout;
		case CPU_INFO_WIN_LAYOUT: return (const char*)i8051_win_layout;
	}
	return buffer[which];
}

unsigned i8051_dasm(char *buffer, unsigned pc)
{
#ifdef MAME_DEBUG
	return Dasm8051( buffer, pc );
#else
	sprintf( buffer, "$%02X", cpu_readop(pc) );
	return 1;
#endif
}

/* HELPER FUNCTIONS */

/*All writes to SFR are handled here*/
static WRITE_HANDLER(sfr_write)
{
	data &= 0xff;		//Ensure only 8 bits
	switch (offset)
	{
		case P0:
			R_P0 = data;
			if (EXEC)	OUT(0,data);	//If executing an instruction, read from the port
			break;

		case SP: 
			if(offset > 0x127)
				logerror("i8051 #%d: attemping to write value to SP past 128 bytes at 0x%04x\n", cpu_getactivecpu(), PC);
			else
				R_SP = data; 
			break;

		case DPL:		R_DPL = data; break;
		case DPH:		R_DPH = data; break;
		case PCON:		R_PCON= data; break;
		case TCON:		R_TCON= data; break;
		case TMOD:		R_TMOD= data; break;
		case TL0:		R_TL0 = data; break;
		case TL1:		R_TL1 = data; break;
		case TH0:		R_TH0 = data; break;
		case TH1:		R_TH1 = data; break;

		case P1:
			R_P1 = data;
			if (EXEC)	OUT(1,data);	//If executing an instruction, read from the port
			break;

		case SCON:
			R_SCON = data;
			#if 0
				scon = data;
			#endif
			break;

		case SBUF: 
			R_SBUF = data;
			#if 0
				sbufo = data;
				/* this will start the serial port xmitting */
				sbufset = TRUE;
			#endif
			break;

		case P2:
			R_P2 = data;
			if (EXEC)	OUT(2,data);	//If executing an instruction, read from the port
			break;

		case IE:		R_IE  = data; break;

		case P3:
			R_P3 = data;
			if (EXEC)	OUT(3,data);	//If executing an instruction, read from the port
			break;

		case IP:		R_IP  = data; break;

	//8052 Only registers
	#if (HAS_I8052)
		case T2CON:		R_T2CON = data; break;
		case RCAP2L:	R_RCAP2L = data; break;
		case RCAP2H:	R_RCAP2H = data; break;
		case TL2:		R_TL2 = data; break;
		case TH2:		R_TH2 = data; break;
	#endif

		case PSW:
			R_PSW = data;
			set_parity();
			break;

		case ACC: 
			R_ACC = data;
			set_parity();
			break;

		case B:			R_B   = data; break;

		/* Illegal or non-implemented sfr */
		default:
			logerror("i8051 #%d: attemping to write to an invalid/non-implemented SFR address: %x at 0x%04x, data=%x\n", cpu_getactivecpu(), offset,PC,data);
	}
}

/*All reads to SFR are handled here*/
static READ_HANDLER(sfr_read)
{
	switch (offset)
	{
		case P0:		return R_P0;
		case SP:		return R_SP;
		case DPL:		return R_DPL;
		case DPH:		return R_DPH;
		case PCON:		return R_PCON;
		case TCON:		return R_TCON;
		case TMOD:		return R_TMOD;
		case TL0:		return R_TL0;
		case TL1:		return R_TL1;
		case TH0:		return R_TH0;
		case TH1:		return R_TH1;
		case P1:		return R_P1;
		case SCON:		return R_SCON;
		case SBUF:		return R_SBUF;
		case P2:		return R_P2;
		case IE:		return R_IE;
		case P3:		return R_P3;
		case IP:		return R_IP;
	//8052 Only registers
	#if (HAS_I8052)
		case T2CON:		return R_T2CON;
		case RCAP2L:	return R_RCAP2L;
		case RCAP2H:	return R_RCAP2H;
		case TL2:		return R_TL2;
		case TH2:		return R_TH2;
	#endif
		case PSW:		return R_PSW;
		case ACC:		return R_ACC;
		case B:			return R_B;

		/* Illegal or non-implemented sfr */
		default:
			logerror("i8051 #%d: attemping to read an invalid/non-implemented SFR address: %x at 0x%04x\n", cpu_getactivecpu(), offset,PC);
	}
	return 0xff;
}

/* Reads the contents of the Internal RAM memory   */
/* Anything above 0x7f is a sfr/register */
static READ_HANDLER(internal_ram_read)
{
	if (offset < 128)
		return i8051.IntRam[offset];
	else {
		if (offset < 256)
			return SFR_R(offset);
		else
			logerror("i8051 #%d: attemping to read from an invalid Internal Ram address: %x at 0x%04x\n", cpu_getactivecpu(), offset,PC);
	}
	return 0xff;
}

/* Writes the contents of the Internal RAM memory   */
/* Anything above 0x7f is a sfr/register */
static WRITE_HANDLER(internal_ram_write)
{
	data &= 0xff;				//Ensure it's only 8 bits
	if (offset < 128)
		i8051.IntRam[offset] = data;
	else {
		if (offset < 256)
			SFR_W(offset,data);
		else
			logerror("i8051 #%d: attemping to write to invalid Internal Ram address: %x at 0x%04x\n", cpu_getactivecpu(), offset,PC);
	}
}

/*Push the current PC to the stack*/
static void push_pc()
{
	UINT8 tmpSP = R_SP;							//Grab and Increment Stack Pointer
	tmpSP++;									// ""
	SFR_W(SP,tmpSP);							// ""
    if (tmpSP == R_SP)							//Ensure it was able to write to new stack location
		IRAM_W(tmpSP, (PC & 0xff));				//Store low byte of PC to Internal Ram
	tmpSP = R_SP;								//Increment Stack Pointer
	tmpSP++;									// ""
	SFR_W(SP,tmpSP);							// ""
	if (tmpSP == R_SP)							//Ensure it was able to write to new stack location
		IRAM_W(tmpSP, ( (PC & 0xff00) >> 8));	//Store hi byte of PC to next address in Internal Ram
}

/*Pop the current PC off the stack and into the pc*/
static void pop_pc()
{
	UINT8 tmpSP = R_SP;							//Grab Stack Pointer
	PC = (IRAM_R(tmpSP) & 0xff) << 8;			//Store hi byte to PC
	tmpSP = R_SP-1;								//Decrement Stack Pointer
	SFR_W(SP,tmpSP);							// ""
	if (tmpSP == R_SP)							//Ensure it was able to write to new stack location
		PC = PC | IRAM_R(tmpSP);				//Store lo byte to PC
	SFR_W(SP,tmpSP-1);							//Decrement Stack Pointer
}

//Set the PSW Parity Flag
static void set_parity()
{
}