autoidx 17
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:7.1-58.10"
module \encoder_using_if
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $0\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $10\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $11\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $12\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $13\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $14\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $15\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $16\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $1\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $2\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $3\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $4\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $5\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $6\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $7\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $8\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  wire width 4 $9\binary_out[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:24.10-24.32"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:24$2_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:26.15-26.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:26$3_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:28.15-28.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:28$4_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:30.15-30.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:30$5_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:32.15-32.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:32$6_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:34.15-34.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:34$7_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:36.15-36.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:36$8_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:38.15-38.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:38$9_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:40.15-40.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:40$10_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:42.14-42.36"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:42$11_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:44.15-44.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:44$12_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:46.15-46.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:46$13_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:48.15-48.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:48$14_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:50.15-50.37"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:50$15_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:52.14-52.36"
  wire $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:52$16_Y
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:13.14-13.24"
  wire width 4 output 1 \binary_out
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:15.8-15.14"
  wire input 3 \enable
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:16.14-16.24"
  wire width 16 input 2 \encoder_in
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:24.10-24.32"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:24$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000000000010
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:24$2_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:26.15-26.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:26$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000000000100
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:26$3_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:28.15-28.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:28$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000000001000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:28$4_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:30.15-30.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:30$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000000010000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:30$5_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:32.15-32.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:32$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000000100000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:32$6_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:34.15-34.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:34$7
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000001000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:34$7_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:36.15-36.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:36$8
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000010000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:36$8_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:38.15-38.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:38$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000000100000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:38$9_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:40.15-40.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:40$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000001000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:40$10_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:42.14-42.36"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:42$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000010000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:42$11_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:44.15-44.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:44$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0000100000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:44$12_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:46.15-46.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:46$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0001000000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:46$13_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:48.15-48.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:48$14
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0010000000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:48$14_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:50.15-50.37"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:50$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'0100000000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:50$15_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:52.14-52.36"
  cell $eq $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:52$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 16
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A \encoder_in
    connect \B 16'1000000000000000
    connect \Y $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:52$16_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:20.1-56.4"
  process $proc$asicworld/verilog/code_hdl_models_encoder_using_if.v:20$1
    assign { } { }
    assign { } { }
    assign $0\binary_out[3:0] $1\binary_out[3:0]
    attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:23.4-55.6"
    switch \enable
      attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:23.8-23.14"
      case 1'1
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign { } { }
        assign $1\binary_out[3:0] $16\binary_out[3:0]
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:24.6-26.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:24$2_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:24.10-24.32"
          case 1'1
            assign { } { }
            assign $2\binary_out[3:0] 4'0001
          case 
            assign $2\binary_out[3:0] 4'0000
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:26.11-28.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:26$3_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:26.15-26.37"
          case 1'1
            assign { } { }
            assign $3\binary_out[3:0] 4'0010
          case 
            assign $3\binary_out[3:0] $2\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:28.11-30.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:28$4_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:28.15-28.37"
          case 1'1
            assign { } { }
            assign $4\binary_out[3:0] 4'0011
          case 
            assign $4\binary_out[3:0] $3\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:30.11-32.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:30$5_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:30.15-30.37"
          case 1'1
            assign { } { }
            assign $5\binary_out[3:0] 4'0100
          case 
            assign $5\binary_out[3:0] $4\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:32.11-34.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:32$6_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:32.15-32.37"
          case 1'1
            assign { } { }
            assign $6\binary_out[3:0] 4'0101
          case 
            assign $6\binary_out[3:0] $5\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:34.11-36.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:34$7_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:34.15-34.37"
          case 1'1
            assign { } { }
            assign $7\binary_out[3:0] 4'0110
          case 
            assign $7\binary_out[3:0] $6\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:36.11-38.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:36$8_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:36.15-36.37"
          case 1'1
            assign { } { }
            assign $8\binary_out[3:0] 4'0111
          case 
            assign $8\binary_out[3:0] $7\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:38.11-40.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:38$9_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:38.15-38.37"
          case 1'1
            assign { } { }
            assign $9\binary_out[3:0] 4'1000
          case 
            assign $9\binary_out[3:0] $8\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:40.11-42.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:40$10_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:40.15-40.37"
          case 1'1
            assign { } { }
            assign $10\binary_out[3:0] 4'1001
          case 
            assign $10\binary_out[3:0] $9\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:42.10-44.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:42$11_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:42.14-42.36"
          case 1'1
            assign { } { }
            assign $11\binary_out[3:0] 4'1010
          case 
            assign $11\binary_out[3:0] $10\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:44.11-46.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:44$12_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:44.15-44.37"
          case 1'1
            assign { } { }
            assign $12\binary_out[3:0] 4'1011
          case 
            assign $12\binary_out[3:0] $11\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:46.11-48.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:46$13_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:46.15-46.37"
          case 1'1
            assign { } { }
            assign $13\binary_out[3:0] 4'1100
          case 
            assign $13\binary_out[3:0] $12\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:48.11-50.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:48$14_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:48.15-48.37"
          case 1'1
            assign { } { }
            assign $14\binary_out[3:0] 4'1101
          case 
            assign $14\binary_out[3:0] $13\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:50.11-52.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:50$15_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:50.15-50.37"
          case 1'1
            assign { } { }
            assign $15\binary_out[3:0] 4'1110
          case 
            assign $15\binary_out[3:0] $14\binary_out[3:0]
        end
        attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:52.10-54.9"
        switch $eq$asicworld/verilog/code_hdl_models_encoder_using_if.v:52$16_Y
          attribute \src "asicworld/verilog/code_hdl_models_encoder_using_if.v:52.14-52.36"
          case 1'1
            assign { } { }
            assign $16\binary_out[3:0] 4'1111
          case 
            assign $16\binary_out[3:0] $15\binary_out[3:0]
        end
      case 
        assign $1\binary_out[3:0] 4'0000
    end
    sync always
      update \binary_out $0\binary_out[3:0]
  end
end
