#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Feb 26 20:34:26 2021
# Process ID: 7120
# Current directory: C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15292 C:\Users\zhenyu\Desktop\FEA-on-FPGA\FDTD_accl\FDTD_accl.xpr
# Log file: C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/vivado.log
# Journal file: C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/zhenyu/Desktop/HLSstudy/FDTD/solution1/impl/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/zhenyu/Desktop/HLSstudy/FDTD/solution1/impl/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2019.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_wrapper_0_0

open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 867.988 ; gain = 243.121
update_compile_order -fileset sources_1
open_bd_design {C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:wrapper:1.0 - wrapper_0
Successfully read diagram <design_1> from BD file <C:/Users/zhenyu/Desktop/FEA-on-FPGA/FDTD_accl/FDTD_accl.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 973.637 ; gain = 13.012
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 20:48:36 2021...
