Return-Path: <linux-hwmon+bounces-12443-lists+linux-hwmon=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-hwmon@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id QAJaGNDwuWkYPwIAu9opvQ
	(envelope-from <linux-hwmon+bounces-12443-lists+linux-hwmon=lfdr.de@vger.kernel.org>)
	for <lists+linux-hwmon@lfdr.de>; Wed, 18 Mar 2026 01:24:48 +0100
X-Original-To: lists+linux-hwmon@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [IPv6:2600:3c0a:e001:db::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id 7F7CE2B49F7
	for <lists+linux-hwmon@lfdr.de>; Wed, 18 Mar 2026 01:24:47 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 3BE77303C637
	for <lists+linux-hwmon@lfdr.de>; Wed, 18 Mar 2026 00:24:46 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id A3DE51DB95E;
	Wed, 18 Mar 2026 00:24:45 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="WnhLsGxk"
X-Original-To: linux-hwmon@vger.kernel.org
Received: from mail-dl1-f41.google.com (mail-dl1-f41.google.com [74.125.82.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 1441D1C861A
	for <linux-hwmon@vger.kernel.org>; Wed, 18 Mar 2026 00:24:42 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=74.125.82.41
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1773793485; cv=none; b=Mrpd6mFPuGIuae2BySMfIGhIZjgP1ESIeIbaMmP8JoXGz36/URXEv7fs08nF9FwG7c+D3283ejKf7OOicNV5Oej6njyQFlOkvJ+CBQOU8xzk6m5PUix6pEQs/lwYd82TA78DU5p082F/ojf56SjfWotB6vronsfGoU8wHhibCx0=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1773793485; c=relaxed/simple;
	bh=BJMZWrNCDJOAf2aAFr/XQ6xBsCH6FtGgXXML5AlTylY=;
	h=Date:From:To:Cc:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=rGqWojKe7Va+WFLRTDw/LNZ4wihY6T/qwkAXfsg3H0Oco7w1Xp6pOYutS49wJLOpqKuognnPIg22lw5CE0SEFC9weqYxYZh+ognyYYj97XFQWDTUwr2EO2oWbKLsobd6HDpmGzZUEmNNTt2CZl7vtTz2M6It9a8A54O7kBFZpho=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=roeck-us.net; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=WnhLsGxk; arc=none smtp.client-ip=74.125.82.41
Authentication-Results: smtp.subspace.kernel.org; dmarc=none (p=none dis=none) header.from=roeck-us.net
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-dl1-f41.google.com with SMTP id a92af1059eb24-128d2e3074fso8218522c88.0
        for <linux-hwmon@vger.kernel.org>; Tue, 17 Mar 2026 17:24:42 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20230601; t=1773793482; x=1774398282; darn=vger.kernel.org;
        h=in-reply-to:content-transfer-encoding:content-disposition
         :mime-version:references:message-id:subject:cc:to:from:date:sender
         :from:to:cc:subject:date:message-id:reply-to;
        bh=vI/VxlQl8DoWuexYKNHc2aHn9vXIlPG4hBbbhQms7B0=;
        b=WnhLsGxkcUGWomtNkcXLL0lgvdP8x+XGD6VX559HIoAhKrjrzxgdei9CV2p/effWC8
         2LmUzh20hJ/syyozD20NHUsC3ibztA7GcTYtnET6TEuhzTQF3t6z1WoxmLRUrFSTgdCr
         wRRK+lFygD0kevhd2tL05/VK8guApMb9HRrbh2m+anmty2SEsTVQBghKkqX1T7RAf9IT
         mTjwa916yEZigdt2zgSd8d+Bj4iL+3cLHSpqp55P7Zrahbx4Z++db/Xzg4kiOpgRwcZf
         2Z9FoihA26mFUJigMnekFTJax9BZZ4WrQozXO5Kj5QpzvL7aiyL0wxRs0ZbwrBse6alH
         euWg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1773793482; x=1774398282;
        h=in-reply-to:content-transfer-encoding:content-disposition
         :mime-version:references:message-id:subject:cc:to:from:date:sender
         :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id
         :reply-to;
        bh=vI/VxlQl8DoWuexYKNHc2aHn9vXIlPG4hBbbhQms7B0=;
        b=QTiIoAghdzvHV30rrLoZ0Wp+80HfwV1vIfEThZ5EGtZazOFhA9uRBAu+AOJPuLL+6/
         1cBF1PC2QGsI90y5DbqkVRy+fqnRAWZchE5EGQkTqucwfgrMJXvz4HkGrM5cFi21VIz8
         9NKRY4Vj4hyQxeVaui1oPMg8Y4XfP2ifVoWbcYmiJD9FS4T5DEA3Mp7kaQgFS7GX0rXa
         W28VLVVbzKB50TMFD7TG6lfcG6A9WgzCULLax4qgyUMjUITy20gatwwvQCzz29lOAkh5
         bE4tn+jCPNevm1oYr4NaUzMXWq7rGkYDeaP2d7RXG+x18QkebETElQwV4M28VoqMCdCl
         SM7w==
X-Forwarded-Encrypted: i=1; AJvYcCXNOyIz2jof/hniWgDMxz/UERC0g02rTOQYasHARypZ1S4k7e/eHnQq5CaleNF1u8/Hypj1n4xv05nb4Q==@vger.kernel.org
X-Gm-Message-State: AOJu0YyQrp2vasmWThaZYAxy6IRs/ZtguljIyTcWu6kbXFfT0Y5/BIZG
	Q5l2PtJZCMnYmeExih9SkCuFqzglbp4WVGfVBZ8+mwbntZAGh219hwrQ
X-Gm-Gg: ATEYQzzKQmy0zYUkloEjbg68WnC+ZXtO8saNLd2371VBUfREA5C1RUJcW8o3FvLBIbn
	rkqrqaqsKZDQuy9EyNrKC4FJ0toqyLzU5NdtptkRqMMQfG+p4jeoNfkJPU7yApsxTeU0T6zWjr7
	O7Vx7VV6RwssH/z2XCxmi/i32jdEThK4J04+LD6qpbfZPN/zYqSn6XQFz6afLrHdVDtTpjh9Gpn
	4NL/lRgkVxuX+G7dySbOduLQl1VE71RpNm258yR3z5llhoaE+UbKV6mmLbv5gtrqtzT58jaqRKq
	rPg5xT+/aYZkF1WQBNiGlZvVHxJm3u8MPOXiZVB2wqpyAdZeMIWVg6G6eELQg/2TUUEh4VJtcRq
	l/iDYOhLjfeUz8pYGA7gWwjUjbFCzbys516HmQsxUTibyIqp0LpeNYHzeqchncQrvFfpjig1KYh
	dyiweAy6Fv7aJxzq+ftdXLwoZntO7CMEkqTkFR
X-Received: by 2002:a05:7022:4197:b0:128:ea82:5146 with SMTP id a92af1059eb24-129a7146f17mr746341c88.24.1773793481906;
        Tue, 17 Mar 2026 17:24:41 -0700 (PDT)
Received: from server.roeck-us.net ([2600:1700:e321:62f0:da43:aeff:fecc:bfd5])
        by smtp.gmail.com with ESMTPSA id 5a478bee46e88-2c0e53e616csm1564206eec.13.2026.03.17.17.24.40
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 17 Mar 2026 17:24:41 -0700 (PDT)
Sender: Guenter Roeck <groeck7@gmail.com>
Date: Tue, 17 Mar 2026 17:24:40 -0700
From: Guenter Roeck <linux@roeck-us.net>
To: Marius Cristea <marius.cristea@microchip.com>
Cc: Rob Herring <robh@kernel.org>, Krzysztof Kozlowski <krzk+dt@kernel.org>,
	Conor Dooley <conor+dt@kernel.org>,
	Jonathan Corbet <corbet@lwn.net>, linux-hwmon@vger.kernel.org,
	devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
	linux-doc@vger.kernel.org
Subject: Re: [PATCH v8 2/2] hwmon: temperature: add support for EMC1812
Message-ID: <f1e55e6e-a374-4b97-b1f3-706d627ebab5@roeck-us.net>
References: <20260310-hw_mon-emc1812-v8-0-bc155727e0d2@microchip.com>
 <20260310-hw_mon-emc1812-v8-2-bc155727e0d2@microchip.com>
Precedence: bulk
X-Mailing-List: linux-hwmon@vger.kernel.org
List-Id: <linux-hwmon.vger.kernel.org>
List-Subscribe: <mailto:linux-hwmon+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-hwmon+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <20260310-hw_mon-emc1812-v8-2-bc155727e0d2@microchip.com>
X-Spamd-Result: default: False [-0.16 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c0a:e001:db::/64:c];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20230601];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	DKIM_TRACE(0.00)[gmail.com:+];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	TAGGED_FROM(0.00)[bounces-12443-lists,linux-hwmon=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	DMARC_NA(0.00)[roeck-us.net];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	MISSING_XM_UA(0.00)[];
	FROM_HAS_DN(0.00)[];
	TO_DN_SOME(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	PRECEDENCE_BULK(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[linux@roeck-us.net,linux-hwmon@vger.kernel.org];
	ASN(0.00)[asn:63949, ipnet:2600:3c0a::/32, country:SG];
	NEURAL_HAM(-0.00)[-1.000];
	RCPT_COUNT_SEVEN(0.00)[9];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[linux-hwmon,dt];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:helo,sea.lore.kernel.org:rdns,microchip.com:email,microchip.com:url]
X-Rspamd-Queue-Id: 7F7CE2B49F7
X-Rspamd-Action: no action
X-Rspamd-Server: lfdr

On Tue, Mar 10, 2026 at 04:50:46PM +0200, Marius Cristea wrote:
> This is the hwmon driver for Microchip EMC1812/13/14/15/33
> Multichannel Low-Voltage Remote Diode Sensor Family.
> 
> EMC1812 has one external remote temperature monitoring channel.
> EMC1813 has two external remote temperature monitoring channels.
> EMC1814 has three external remote temperature monitoring channels and
> channels 2 and 3 support anti parallel diode.
> EMC1815 has four external remote temperature monitoring channels and
> channels 1/2  and 3/4 support anti parallel diode.
> EMC1833 has two external remote temperature monitoring channels and
> channels 1 and 2 support anti parallel diode.
> 
> Signed-off-by: Marius Cristea <marius.cristea@microchip.com>
> ---
>  Documentation/hwmon/emc1812.rst |  66 +++
>  Documentation/hwmon/index.rst   |   1 +
>  MAINTAINERS                     |   2 +
>  drivers/hwmon/Kconfig           |  11 +
>  drivers/hwmon/Makefile          |   1 +
>  drivers/hwmon/emc1812.c         | 953 ++++++++++++++++++++++++++++++++++++++++
>  6 files changed, 1034 insertions(+)
> 
> diff --git a/Documentation/hwmon/emc1812.rst b/Documentation/hwmon/emc1812.rst
> new file mode 100644
> index 0000000000000000000000000000000000000000..7ec754d0ab96166dd5ea882772b27f2013a7e121
> --- /dev/null
> +++ b/Documentation/hwmon/emc1812.rst
> @@ -0,0 +1,66 @@
> +.. SPDX-License-Identifier: GPL-2.0-or-later
> +
> +Kernel driver emc1812
> +=====================
> +
> +Supported chips:
> +
> +  * Microchip EMC1812, EMC1813, EMC1814, EMC1815, EMC1833
> +
> +    Prefix: 'emc1812'
> +
> +    Datasheets:
> +
> +	- https://ww1.microchip.com/downloads/aemDocuments/documents/MSLD/ProductDocuments/DataSheets/EMC1812-3-4-5-33-Data-Sheet-DS20005751.pdf
> +
> +Author:
> +    Marius Cristea <marius.cristea@microchip.com>
> +
> +
> +Description
> +-----------
> +
> +The Microchip EMC181x/33 chips contain up to 4 remote temperature sensors
> +and one internal.
> +- The EMC1812 is a single channel remote temperature sensor.
> +- The EMC1813 and EMC1833 is a dual channel remote temperature sensor. The

s/is a/are/

> +remote channels for this selection of devices can support substrate diodes,
> +discrete diode-connected transistors or CPU/GPU thermal diodes.
> +- The EMC1814 is a three channel remote temperature sensor that supports
> +Anti-Parallel Diode (APD) only on one channel. For the channel that does not
> +support APD functionality, substrate diodes, discrete diode-connected
> +transistors or CPU/GPU thermal diodes are supported. For the channel that
> +supports APD, only discrete diode-connected transistors may be implemented.
> +However, if APD is disabled on the EMC1814, then the channel that supports
> +APD will be functional with substrate diodes, discrete diode-connected
> +transistors and CPU/GPU thermal diodes.
> +- The EMC1815 is a four channel remote temperature sensor. The EMC1815 and
> +EMC1833 support APD on all channels. When APD is enabled, the channels support
> +only diode-connected transistors. If APD is disabled, then the channels will
> +support substrate transistors, discrete diode-connected transistors and
> +CPU/GPU thermal diodes.
> +
> +Note: Disabling APD functionality to implement substrate diodes on devices
> +that support APD eliminates the benefit of APD (two diodes on one channel).
> +
> +The chips implement three limits for each sensor: low (tempX_min), high
> +(tempX_max) and critical (tempX_crit). The chips also implement an
> +hysteresis mechanism which applies to all limits. The relative difference
> +is stored in a single register on the chip, which means that the relative
> +difference between the limit and its hysteresis is always the same for
> +all three limits.
> +
> +This implementation detail implies the following:
> +
> +* When setting a limit, its hysteresis will automatically follow, the
> +  difference staying unchanged. For example, if the old critical limit was
> +  80 degrees C, and the hysteresis was 75 degrees C, and you change the
> +  critical limit to 90 degrees C, then the hysteresis will automatically
> +  change to 85 degrees C.
> +* The hysteresis values can't be set independently. We decided to make
> +  only tempX_crit_hyst writable, while all other hysteresis attributes
> +  are read-only. Setting tempX_crit_hyst writes the difference between
> +  tempX_crit_hyst and tempX_crit into the chip, and the same relative
> +  hysteresis applies automatically to all other limits.
> +* The limits should be set before the hysteresis. At power up the device
> +  starts with a 10 degree written into hysteresis register.

10 degree hysteresis

> diff --git a/Documentation/hwmon/index.rst b/Documentation/hwmon/index.rst
> index 51a5bdf75b08656ee6499c6b5c50a51fc4d7c210..a03e97f9a97f4d3edf7bcd1e8d1b73a21d5f0ab5 100644
> --- a/Documentation/hwmon/index.rst
> +++ b/Documentation/hwmon/index.rst
> @@ -69,6 +69,7 @@ Hardware Monitoring Kernel Drivers
>     ds1621
>     ds620
>     emc1403
> +   emc1812
>     emc2103
>     emc2305
>     emc6w201
> diff --git a/MAINTAINERS b/MAINTAINERS
> index 85c236df781e47c78deeb7ef4d80bc94bba604c4..fcb712549ea679d49fde8c97840af9528b52d52b 100644
> --- a/MAINTAINERS
> +++ b/MAINTAINERS
> @@ -16651,6 +16651,8 @@ M:	Marius Cristea <marius.cristea@microchip.com>
>  L:	linux-hwmon@vger.kernel.org
>  S:	Supported
>  F:	Documentation/devicetree/bindings/hwmon/microchip,emc1812.yaml
> +F:	Documentation/hwmon/emc1812.rst
> +F:	drivers/hwmon/emc1812.c
>  
>  MICROCHIP I2C DRIVER
>  M:	Codrin Ciubotariu <codrin.ciubotariu@microchip.com>
> diff --git a/drivers/hwmon/Kconfig b/drivers/hwmon/Kconfig
> index 2760feb9f83b5d3b990b27acff572e587b373e9d..3b53572fd8bfbd752c2235ca429c4f74b1db3095 100644
> --- a/drivers/hwmon/Kconfig
> +++ b/drivers/hwmon/Kconfig
> @@ -2042,6 +2042,17 @@ config SENSORS_EMC1403
>  	  Threshold values can be configured using sysfs.
>  	  Data from the different diodes are accessible via sysfs.
>  
> +config SENSORS_EMC1812
> +	tristate "Microchip Technology EMC1812 driver"
> +	depends on I2C
> +	select REGMAP_I2C
> +	help
> +	  If you say yes here to build support for Microchip Technology's
> +	  EMC181X/33  Multichannel Low-Voltage Remote Diode Sensor Family.
> +
> +	  This driver can also be built as a module. If so, the module
> +	  will be called emc1812.
> +
>  config SENSORS_EMC2103
>  	tristate "SMSC EMC2103"
>  	depends on I2C
> diff --git a/drivers/hwmon/Makefile b/drivers/hwmon/Makefile
> index 73b2abdcc6dd9cfae4c84b350febc5d8c191e385..e93e4051e99db698dbaae97ac4841e6d810ee8c4 100644
> --- a/drivers/hwmon/Makefile
> +++ b/drivers/hwmon/Makefile
> @@ -73,6 +73,7 @@ obj-$(CONFIG_SENSORS_DRIVETEMP)	+= drivetemp.o
>  obj-$(CONFIG_SENSORS_DS620)	+= ds620.o
>  obj-$(CONFIG_SENSORS_DS1621)	+= ds1621.o
>  obj-$(CONFIG_SENSORS_EMC1403)	+= emc1403.o
> +obj-$(CONFIG_SENSORS_EMC1812)	+= emc1812.o
>  obj-$(CONFIG_SENSORS_EMC2103)	+= emc2103.o
>  obj-$(CONFIG_SENSORS_EMC2305)	+= emc2305.o
>  obj-$(CONFIG_SENSORS_EMC6W201)	+= emc6w201.o
> diff --git a/drivers/hwmon/emc1812.c b/drivers/hwmon/emc1812.c
> new file mode 100644
> index 0000000000000000000000000000000000000000..1c1ff57d97171bb343a6c51336101768d16b4619
> --- /dev/null
> +++ b/drivers/hwmon/emc1812.c
> @@ -0,0 +1,953 @@
> +// SPDX-License-Identifier: GPL-2.0+
> +/*
> + * HWMON driver for Microchip EMC1812/13/14/15/33 Multichannel high-accuracy
> + * 2-wire low-voltage remote diode temperature monitor family.
> + *
> + * Copyright (C) 2026 Microchip Technology Inc. and its subsidiaries
> + *
> + * Author: Marius Cristea <marius.cristea@microchip.com>
> + *
> + * Datasheet can be found here:
> + * https://ww1.microchip.com/downloads/aemDocuments/documents/MSLD/ProductDocuments/DataSheets/EMC1812-3-4-5-33-Data-Sheet-DS20005751.pdf
> + */
> +
> +#include <linux/bitfield.h>
> +#include <linux/bitops.h>
> +#include <linux/bits.h>
> +#include <linux/delay.h>
> +#include <linux/err.h>
> +#include <linux/hwmon.h>
> +#include <linux/i2c.h>
> +#include <linux/kernel.h>
> +#include <linux/math64.h>
> +#include <linux/property.h>
> +#include <linux/regmap.h>
> +#include <linux/string.h>
> +#include <linux/units.h>
> +#include <linux/util_macros.h>
> +
> +/* EMC1812 Registers Addresses */
> +#define EMC1812_STATUS_ADDR				0x02
> +#define EMC1812_CONFIG_LO_ADDR				0x03
> +
> +#define EMC1812_CFG_ADDR				0x09
> +#define EMC1812_CONV_ADDR				0x0A
> +#define EMC1812_INT_DIODE_HIGH_LIMIT_ADDR		0x0B
> +#define EMC1812_INT_DIODE_LOW_LIMIT_ADDR		0x0C
> +#define EMC1812_EXT1_HIGH_LIMIT_HIGH_BYTE_ADDR		0x0D
> +#define EMC1812_EXT1_LOW_LIMIT_HIGH_BYTE_ADDR		0x0E
> +#define EMC1812_ONE_SHOT_ADDR				0x0F
> +
> +#define EMC1812_EXT1_HIGH_LIMIT_LOW_BYTE_ADDR		0x13
> +#define EMC1812_EXT1_LOW_LIMIT_LOW_BYTE_ADDR		0x14
> +#define EMC1812_EXT2_HIGH_LIMIT_HIGH_BYTE_ADDR		0x15
> +#define EMC1812_EXT2_LOW_LIMIT_HIGH_BYTE_ADDR		0x16
> +#define EMC1812_EXT2_HIGH_LIMIT_LOW_BYTE_ADDR		0x17
> +#define EMC1812_EXT2_LOW_LIMIT_LOW_BYTE_ADDR		0x18
> +#define EMC1812_EXT1_THERM_LIMIT_ADDR			0x19
> +#define EMC1812_EXT2_THERM_LIMIT_ADDR			0x1A
> +#define EMC1812_EXT_DIODE_FAULT_STATUS_ADDR		0x1B
> +
> +#define EMC1812_DIODE_FAULT_MASK_ADDR			0x1F
> +#define EMC1812_INT_DIODE_THERM_LIMIT_ADDR		0x20
> +#define EMC1812_THRM_HYS_ADDR				0x21
> +#define EMC1812_CONSEC_ALERT_ADDR			0x22
> +
> +#define EMC1812_EXT1_BETA_CONFIG_ADDR			0x25
> +#define EMC1812_EXT2_BETA_CONFIG_ADDR			0x26
> +#define EMC1812_EXT1_IDEALITY_FACTOR_ADDR		0x27
> +#define EMC1812_EXT2_IDEALITY_FACTOR_ADDR		0x28
> +
> +#define EMC1812_EXT3_HIGH_LIMIT_HIGH_BYTE_ADDR		0x2C
> +#define EMC1812_EXT3_LOW_LIMIT_HIGH_BYTE_ADDR		0x2D
> +#define EMC1812_EXT3_HIGH_LIMIT_LOW_BYTE_ADDR		0x2E
> +#define EMC1812_EXT3_LOW_LIMIT_LOW_BYTE_ADDR		0x2F
> +#define EMC1812_EXT3_THERM_LIMIT_ADDR			0x30
> +#define EMC1812_EXT3_IDEALITY_FACTOR_ADDR		0x31
> +
> +#define EMC1812_EXT4_HIGH_LIMIT_HIGH_BYTE_ADDR		0x34
> +#define EMC1812_EXT4_LOW_LIMIT_HIGH_BYTE_ADDR		0x35
> +#define EMC1812_EXT4_HIGH_LIMIT_LOW_BYTE_ADDR		0x36
> +#define EMC1812_EXT4_LOW_LIMIT_LOW_BYTE_ADDR		0x37
> +#define EMC1812_EXT4_THERM_LIMIT_ADDR			0x38
> +#define EMC1812_EXT4_IDEALITY_FACTOR_ADDR		0x39
> +#define EMC1812_HIGH_LIMIT_STATUS_ADDR			0x3A
> +#define EMC1812_LOW_LIMIT_STATUS_ADDR			0x3B
> +#define EMC1812_THERM_LIMIT_STATUS_ADDR			0x3C
> +#define EMC1812_ROC_GAIN_ADDR				0x3D
> +#define EMC1812_ROC_CONFIG_ADDR				0x3E
> +#define EMC1812_ROC_STATUS_ADDR				0x3F
> +#define EMC1812_R1_RESH_ADDR				0x40
> +#define EMC1812_R1_LIMH_ADDR				0x41
> +#define EMC1812_R1_LIML_ADDR				0x42
> +#define EMC1812_R1_SMPL_ADDR				0x43
> +#define EMC1812_R2_RESH_ADDR				0x44
> +#define EMC1812_R2_3_RESL_ADDR				0x45
> +#define EMC1812_R2_LIMH_ADDR				0x46
> +#define EMC1812_R2_LIML_ADDR				0x47
> +#define EMC1812_R2_SMPL_ADDR				0x48
> +#define EMC1812_PER_MAXTH_1_ADDR			0x49
> +#define EMC1812_PER_MAXT1L_ADDR				0x4A
> +#define EMC1812_PER_MAXTH_2_ADDR			0x4B
> +#define EMC1812_PER_MAXT2_3L_ADDR			0x4C
> +#define EMC1812_GBL_MAXT1H_ADDR				0x4D
> +#define EMC1812_GBL_MAXT1L_ADDR				0x4E
> +#define EMC1812_GBL_MAXT2H_ADDR				0x4F
> +#define EMC1812_GBL_MAXT2L_ADDR				0x50
> +#define EMC1812_FILTER_SEL_ADDR				0x51
> +
> +#define EMC1812_INT_HIGH_BYTE_ADDR		0x60
> +#define EMC1812_INT_LOW_BYTE_ADDR		0x61
> +#define EMC1812_EXT1_HIGH_BYTE_ADDR		0x62
> +#define EMC1812_EXT1_LOW_BYTE_ADDR		0x63
> +#define EMC1812_EXT2_HIGH_BYTE_ADDR		0x64
> +#define EMC1812_EXT2_LOW_BYTE_ADDR		0x65
> +#define EMC1812_EXT3_HIGH_BYTE_ADDR		0x66
> +#define EMC1812_EXT3_LOW_BYTE_ADDR		0x67
> +#define EMC1812_EXT4_HIGH_BYTE_ADDR		0x68
> +#define EMC1812_EXT4_LOW_BYTE_ADDR		0x69
> +#define EMC1812_HOTTEST_DIODE_HIGH_BYTE_ADDR	0x6A
> +#define EMC1812_HOTTEST_DIODE_LOW_BYTE_ADDR	0x6B
> +#define EMC1812_HOTTEST_STATUS_ADDR		0x6C
> +#define EMC1812_HOTTEST_CFG_ADDR		0x6D
> +
> +#define EMC1812_PRODUCT_ID_ADDR		0xFD
> +#define EMC1812_MANUFACTURER_ID_ADDR	0xFE
> +#define EMC1812_REVISION_ADDR		0xFF
> +
> +/* EMC1812 Config Bits */
> +#define EMC1812_CFG_MSKAL		BIT(7)
> +#define EMC1812_CFG_RS			BIT(6)
> +#define EMC1812_CFG_ATTHM		BIT(5)
> +#define EMC1812_CFG_RECD12		BIT(4)
> +#define EMC1812_CFG_RECD34		BIT(3)
> +#define EMC1812_CFG_RANGE		BIT(2)
> +#define EMC1812_CFG_DA_ENA		BIT(1)
> +#define EMC1812_CFG_APDD		BIT(0)
> +
> +/* EMC1812 Status Bits */
> +#define EMC1812_STATUS_ROCF		BIT(7)
> +#define EMC1812_STATUS_HOTCHG		BIT(6)
> +#define EMC1812_STATUS_BUSY		BIT(5)
> +#define EMC1812_STATUS_HIGH		BIT(4)
> +#define EMC1812_STATUS_LOW		BIT(3)
> +#define EMC1812_STATUS_FAULT		BIT(2)
> +#define EMC1812_STATUS_ETHRM		BIT(1)
> +#define EMC1812_STATUS_ITHRM		BIT(0)
> +
> +#define EMC1812_BETA_LOCK_VAL		0x0F
> +
> +#define EMC1812_TEMP_CH_ADDR(index)	(EMC1812_INT_HIGH_BYTE_ADDR + 2 * (index))
> +
> +#define EMC1812_FILTER_MASK_LEN		2
> +
> +#define EMC1812_PID			0x81
> +#define EMC1813_PID			0x87
> +#define EMC1814_PID			0x84
> +#define EMC1815_PID			0x85
> +#define EMC1833_PID			0x83
> +
> +/* The maximum number of channels a member of the family can have */
> +#define EMC1812_MAX_NUM_CHANNELS		5
> +#define EMC1812_TEMP_OFFSET			64
> +
> +#define EMC1812_DEFAULT_IDEALITY_FACTOR		0x12
> +
> +#define EMC1812_TEMP_MASK (HWMON_T_INPUT | HWMON_T_MIN | HWMON_T_MAX | \
> +			   HWMON_T_CRIT | HWMON_T_MAX_HYST | HWMON_T_CRIT_HYST | \
> +			   HWMON_T_MIN_ALARM | HWMON_T_MAX_ALARM | \
> +			   HWMON_T_CRIT_ALARM | HWMON_T_LABEL)
> +
> +static const struct hwmon_channel_info * const emc1812_info[] = {
> +	HWMON_CHANNEL_INFO(chip, HWMON_C_UPDATE_INTERVAL),
> +	HWMON_CHANNEL_INFO(temp,
> +			   EMC1812_TEMP_MASK,
> +			   EMC1812_TEMP_MASK | HWMON_T_FAULT,
> +			   EMC1812_TEMP_MASK | HWMON_T_FAULT,
> +			   EMC1812_TEMP_MASK | HWMON_T_FAULT,
> +			   EMC1812_TEMP_MASK | HWMON_T_FAULT
> +			   ),
> +	NULL
> +};
> +
> +/**
> + * struct emc1812_features - features of a emc1812 instance
> + * @name:		chip's name
> + * @phys_channels:	number of physical channels supported by the chip
> + */
> +struct emc1812_features {
> +	const char	*name;
> +	u8		phys_channels;
> +};
> +
> +static const struct emc1812_features emc1833_chip_config = {
> +	.name = "emc1833",
> +	.phys_channels = 3,
> +};
> +
> +static const struct emc1812_features emc1812_chip_config = {
> +	.name = "emc1812",
> +	.phys_channels = 2,
> +};
> +
> +static const struct emc1812_features emc1813_chip_config = {
> +	.name = "emc1813",
> +	.phys_channels = 3,
> +};
> +
> +static const struct emc1812_features emc1814_chip_config = {
> +	.name = "emc1814",
> +	.phys_channels = 4,
> +};
> +
> +static const struct emc1812_features emc1815_chip_config = {
> +	.name = "emc1815",
> +	.phys_channels = 5,
> +};
> +
> +enum emc1812_limit_type {temp_min, temp_max};
> +
> +static u8 emc1812_temp_map[] = {

const

> +	[hwmon_temp_min] = temp_min,
> +	[hwmon_temp_max] = temp_max,
> +};
> +
> +static u8 emc1812_temp_crit_regs[] = {

const 
> +	[0] = EMC1812_INT_DIODE_THERM_LIMIT_ADDR,
> +	[1] = EMC1812_EXT1_THERM_LIMIT_ADDR,
> +	[2] = EMC1812_EXT2_THERM_LIMIT_ADDR,
> +	[3] = EMC1812_EXT3_THERM_LIMIT_ADDR,
> +	[4] = EMC1812_EXT4_THERM_LIMIT_ADDR,
> +};
> +
> +static u8 emc1812_limit_regs[][2] = {

const

> +	[0] = {
> +		[temp_min] = EMC1812_INT_DIODE_LOW_LIMIT_ADDR,
> +		[temp_max] = EMC1812_INT_DIODE_HIGH_LIMIT_ADDR,
> +	},
> +	[1] = {
> +		[temp_min] = EMC1812_EXT1_LOW_LIMIT_HIGH_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT1_HIGH_LIMIT_HIGH_BYTE_ADDR,
> +	},
> +	[2] = {
> +		[temp_min] = EMC1812_EXT2_LOW_LIMIT_HIGH_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT2_HIGH_LIMIT_HIGH_BYTE_ADDR,
> +	},
> +	[3] = {
> +		[temp_min] = EMC1812_EXT3_LOW_LIMIT_HIGH_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT3_HIGH_LIMIT_HIGH_BYTE_ADDR,
> +	},
> +	[4] = {
> +		[temp_min] = EMC1812_EXT4_LOW_LIMIT_HIGH_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT4_HIGH_LIMIT_HIGH_BYTE_ADDR,
> +	},
> +};
> +
> +static u8 emc1812_limit_regs_low[][2] = {

const

> +	[0] = {
> +		[temp_min] = 0xff,
> +		[temp_max] = 0xff,
> +	},
> +	[1] = {
> +		[temp_min] = EMC1812_EXT1_LOW_LIMIT_LOW_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT1_HIGH_LIMIT_LOW_BYTE_ADDR,
> +	},
> +	[2] = {
> +		[temp_min] = EMC1812_EXT2_LOW_LIMIT_LOW_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT2_HIGH_LIMIT_LOW_BYTE_ADDR,
> +	},
> +	[3] = {
> +		[temp_min] = EMC1812_EXT3_LOW_LIMIT_LOW_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT3_HIGH_LIMIT_LOW_BYTE_ADDR,
> +	},
> +	[4] = {
> +		[temp_min] = EMC1812_EXT4_LOW_LIMIT_LOW_BYTE_ADDR,
> +		[temp_max] = EMC1812_EXT4_HIGH_LIMIT_LOW_BYTE_ADDR,
> +	},
> +};
> +
> +/* Lookup table for temperature conversion times in msec */
> +static const u16 emc1812_conv_time[] = {
> +	16000, 8000, 4000, 2000, 1000, 500, 250, 125, 62, 31, 16
> +};
> +
> +/**
> + * struct emc1812_data - information about chip parameters
> + * @labels:		labels of the channels
> + * @active_ch_mask:	active channels
> + * @chip:		pointer to structure holding chip features
> + * @regmap:		device register map
> + * @recd34_en:		state of Resistance Error Correction (REC) on channels 3 and 4
> + * @recd12_en:		state of Resistance Error Correction (REC) on channels 1 and 2
> + * @apdd_en:		state of anti-parallel diode mode
> + */
> +struct emc1812_data {
> +	const char *labels[EMC1812_MAX_NUM_CHANNELS];
> +	unsigned long active_ch_mask;
> +	const struct emc1812_features *chip;
> +	struct regmap *regmap;
> +	bool recd34_en;
> +	bool recd12_en;
> +	bool apdd_en;
> +};
> +
> +/* emc1812 regmap configuration */
> +static const struct regmap_range emc1812_regmap_writable_ranges[] = {
> +	regmap_reg_range(EMC1812_CFG_ADDR, EMC1812_ONE_SHOT_ADDR),
> +	regmap_reg_range(EMC1812_EXT1_HIGH_LIMIT_LOW_BYTE_ADDR,
> +			 EMC1812_EXT_DIODE_FAULT_STATUS_ADDR),
> +	regmap_reg_range(EMC1812_DIODE_FAULT_MASK_ADDR, EMC1812_CONSEC_ALERT_ADDR),
> +	regmap_reg_range(EMC1812_EXT1_BETA_CONFIG_ADDR, EMC1812_FILTER_SEL_ADDR),
> +	regmap_reg_range(EMC1812_HOTTEST_STATUS_ADDR, EMC1812_HOTTEST_CFG_ADDR),
> +};

Several of those registers (such as EMC1812_EXT_DIODE_FAULT_STATUS_ADDR and
EMC1812_HIGH_LIMIT_STATUS_ADDR) are actually read-only.

> +
> +static const struct regmap_access_table emc1812_regmap_wr_table = {
> +	.yes_ranges = emc1812_regmap_writable_ranges,
> +	.n_yes_ranges = ARRAY_SIZE(emc1812_regmap_writable_ranges),
> +};
> +
> +static const struct regmap_range emc1812_regmap_rd_ranges[] = {
> +	regmap_reg_range(EMC1812_STATUS_ADDR, EMC1812_CONFIG_LO_ADDR),
> +	regmap_reg_range(EMC1812_CFG_ADDR, EMC1812_ONE_SHOT_ADDR),
> +	regmap_reg_range(EMC1812_EXT1_HIGH_LIMIT_LOW_BYTE_ADDR,
> +			 EMC1812_EXT_DIODE_FAULT_STATUS_ADDR),
> +	regmap_reg_range(EMC1812_DIODE_FAULT_MASK_ADDR, EMC1812_CONSEC_ALERT_ADDR),
> +	regmap_reg_range(EMC1812_EXT1_BETA_CONFIG_ADDR, EMC1812_FILTER_SEL_ADDR),
> +	regmap_reg_range(EMC1812_INT_HIGH_BYTE_ADDR, EMC1812_HOTTEST_CFG_ADDR),
> +	regmap_reg_range(EMC1812_PRODUCT_ID_ADDR, EMC1812_REVISION_ADDR),
> +};
> +
> +static const struct regmap_access_table emc1812_regmap_rd_table = {
> +	.yes_ranges = emc1812_regmap_rd_ranges,
> +	.n_yes_ranges = ARRAY_SIZE(emc1812_regmap_rd_ranges),
> +};
> +
> +static bool emc1812_is_volatile_reg(struct device *dev, unsigned int reg)
> +{
> +	switch (reg) {
> +	case EMC1812_STATUS_ADDR:
> +	case EMC1812_EXT_DIODE_FAULT_STATUS_ADDR:
> +	case EMC1812_DIODE_FAULT_MASK_ADDR:
> +	case EMC1812_EXT1_BETA_CONFIG_ADDR:
> +	case EMC1812_EXT2_BETA_CONFIG_ADDR:
> +	case EMC1812_HIGH_LIMIT_STATUS_ADDR:
> +	case EMC1812_LOW_LIMIT_STATUS_ADDR:
> +	case EMC1812_THERM_LIMIT_STATUS_ADDR:
> +	case EMC1812_ROC_STATUS_ADDR:
> +	case EMC1812_PER_MAXTH_1_ADDR:
> +	case EMC1812_PER_MAXT1L_ADDR:
> +	case EMC1812_PER_MAXTH_2_ADDR:
> +	case EMC1812_PER_MAXT2_3L_ADDR:
> +	case EMC1812_GBL_MAXT1H_ADDR:
> +	case EMC1812_GBL_MAXT1L_ADDR:
> +	case EMC1812_GBL_MAXT2H_ADDR:
> +	case EMC1812_GBL_MAXT2L_ADDR:
> +	case EMC1812_INT_HIGH_BYTE_ADDR:
> +	case EMC1812_INT_LOW_BYTE_ADDR:
> +	case EMC1812_EXT1_HIGH_BYTE_ADDR:
> +	case EMC1812_EXT1_LOW_BYTE_ADDR:
> +	case EMC1812_EXT2_HIGH_BYTE_ADDR:
> +	case EMC1812_EXT2_LOW_BYTE_ADDR:
> +	case EMC1812_EXT3_HIGH_BYTE_ADDR:
> +	case EMC1812_EXT3_LOW_BYTE_ADDR:
> +	case EMC1812_EXT4_HIGH_BYTE_ADDR:
> +	case EMC1812_EXT4_LOW_BYTE_ADDR:
> +	case EMC1812_HOTTEST_DIODE_HIGH_BYTE_ADDR:
> +	case EMC1812_HOTTEST_DIODE_LOW_BYTE_ADDR:
> +	case EMC1812_HOTTEST_STATUS_ADDR:
> +		return true;
> +	default:
> +		return false;
> +	}
> +}
> +
> +static const struct regmap_config emc1812_regmap_config = {
> +	.reg_bits = 8,
> +	.val_bits = 8,
> +	.rd_table = &emc1812_regmap_rd_table,
> +	.wr_table = &emc1812_regmap_wr_table,
> +	.volatile_reg = emc1812_is_volatile_reg,
> +	.max_register = EMC1812_REVISION_ADDR,
> +	.cache_type = REGCACHE_MAPLE,
> +};
> +
> +static umode_t emc1812_is_visible(const void *_data, enum hwmon_sensor_types type,
> +				  u32 attr, int channel)
> +{
> +	const struct emc1812_data *data = _data;
> +
> +	switch (type) {
> +	case hwmon_temp:
> +		/* Don't show channels which are not described into the device tree */
> +		if (!(data->active_ch_mask & BIT(channel)))
> +			return 0;
> +
> +		/* Don't show channels which are not physically connected */
> +		if (channel >= data->chip->phys_channels)
> +			return 0;
> +
> +		switch (attr) {
> +		case hwmon_temp_min:
> +		case hwmon_temp_max:
> +		case hwmon_temp_crit:
> +		case hwmon_temp_crit_hyst:
> +			return 0644;
> +		case hwmon_temp_crit_alarm:
> +		case hwmon_temp_input:
> +		case hwmon_temp_fault:
> +		case hwmon_temp_max_alarm:
> +		case hwmon_temp_max_hyst:
> +		case hwmon_temp_min_alarm:
> +			return 0444;
> +		case hwmon_temp_label:
> +			if (data->labels[channel])
> +				return 0444;
> +			return 0;
> +		default:
> +			return 0;
> +		}
> +	case hwmon_chip:
> +		switch (attr) {
> +		case hwmon_chip_update_interval:
> +			return 0644;
> +		default:
> +			return 0;
> +		}
> +	default:
> +		return 0;
> +	}
> +};
> +
> +static int emc1812_get_temp(struct emc1812_data *data, int channel, long *val)
> +{
> +	__be16 tmp_be16;
> +	int ret;
> +
> +	ret = regmap_bulk_read(data->regmap, EMC1812_TEMP_CH_ADDR(channel),
> +			       &tmp_be16, sizeof(tmp_be16));
> +	if (ret)
> +		return ret;
> +
> +	/* Range is always -64 to 191.875°C */
> +	*val = ((be16_to_cpu(tmp_be16) >> 5) - (EMC1812_TEMP_OFFSET << 3)) * 125;
> +
> +	return 0;
> +}
> +
> +static int emc1812_get_crit_limit_temp(struct emc1812_data *data, int channel, long *val)
> +{
> +	unsigned int tmp;
> +	int ret;
> +
> +	/* Critical register is 8bits long and keeps only integer part of temperature */
> +	ret = regmap_read(data->regmap, emc1812_temp_crit_regs[channel], &tmp);
> +	if (ret)
> +		return ret;
> +
> +	*val = tmp;
> +	/* Range is always -64 to 191°C */
> +	*val = (*val - EMC1812_TEMP_OFFSET) * 1000;
> +
> +	return 0;
> +}
> +
> +static int emc1812_get_limit_temp(struct emc1812_data *data, int ch,
> +				  enum emc1812_limit_type type, long *val)
> +{
> +	unsigned int regvalh;
> +	unsigned int regvall = 0;
> +	int ret;
> +
> +	ret = regmap_read(data->regmap, emc1812_limit_regs[ch][type], &regvalh);
> +	if (ret < 0)
> +		return ret;
> +
> +	if (ch) {
> +		ret = regmap_read(data->regmap, emc1812_limit_regs_low[ch][type], &regvall);
> +		if (ret < 0)
> +			return ret;
> +	}
> +
> +	/* Range is always -64 to 191.875°C */
> +	*val = ((regvalh << 3) | (regvall >> 5));
> +	*val = (*val - (EMC1812_TEMP_OFFSET << 3)) * 125;
> +
> +	return 0;
> +}
> +
> +static int emc1812_read_reg(struct device *dev, struct emc1812_data *data, u32 attr,
> +			    int channel, long *val)
> +{
> +	int hyst, ret;
> +
> +	switch (attr) {
> +	case hwmon_temp_min:
> +	case hwmon_temp_max:
> +		return emc1812_get_limit_temp(data, channel, emc1812_temp_map[attr], val);
> +	case hwmon_temp_crit:
> +		return emc1812_get_crit_limit_temp(data, channel, val);
> +	case hwmon_temp_input:
> +		return emc1812_get_temp(data, channel, val);
> +	case hwmon_temp_max_hyst:
> +		ret = emc1812_get_limit_temp(data, channel, temp_max, val);
> +		if (ret < 0)
> +			return ret;
> +
> +		ret = regmap_read(data->regmap, EMC1812_THRM_HYS_ADDR, &hyst);
> +		if (ret < 0)
> +			return ret;
> +
> +		*val -= hyst * 1000;
> +
> +		return 0;
> +	case hwmon_temp_crit_hyst:
> +		ret = emc1812_get_crit_limit_temp(data, channel, val);
> +		if (ret < 0)
> +			return ret;
> +
> +		ret = regmap_read(data->regmap, EMC1812_THRM_HYS_ADDR, &hyst);
> +		if (ret < 0)
> +			return ret;
> +
> +		*val -= hyst * 1000;
> +
> +		return 0;
> +	case hwmon_temp_min_alarm:
> +		*val = regmap_test_bits(data->regmap, EMC1812_LOW_LIMIT_STATUS_ADDR,
> +					BIT(channel));
> +		if (*val < 0)
> +			return *val;
> +
> +		return 0;
> +	case hwmon_temp_max_alarm:
> +		*val = regmap_test_bits(data->regmap, EMC1812_HIGH_LIMIT_STATUS_ADDR,
> +					BIT(channel));
> +		if (*val < 0)
> +			return *val;
> +
> +		return 0;
> +	case hwmon_temp_crit_alarm:
> +		*val = regmap_test_bits(data->regmap, EMC1812_THERM_LIMIT_STATUS_ADDR,
> +					BIT(channel));
> +		if (*val < 0)
> +			return *val;
> +
> +		return 0;
> +	case hwmon_temp_fault:
> +		*val = regmap_test_bits(data->regmap, EMC1812_EXT_DIODE_FAULT_STATUS_ADDR,
> +					BIT(channel));
> +		if (*val < 0)
> +			return *val;
> +
> +		return 0;
> +	default:
> +		return -EOPNOTSUPP;
> +	}
> +}
> +
> +static int emc1812_read(struct device *dev, enum hwmon_sensor_types type, u32 attr,
> +			int channel, long *val)
> +{
> +	struct emc1812_data *data = dev_get_drvdata(dev);
> +	unsigned int convrate;
> +	int ret;
> +
> +	switch (type) {
> +	case hwmon_temp:
> +		return emc1812_read_reg(dev, data, attr, channel, val);
> +	case hwmon_chip:
> +		switch (attr) {
> +		case hwmon_chip_update_interval:
> +			ret = regmap_read(data->regmap, EMC1812_CONV_ADDR, &convrate);
> +			if (ret < 0)
> +				return ret;
> +
> +			if (convrate > 10)
> +				convrate = 4;
> +
> +			*val = DIV_ROUND_CLOSEST(16000, 1 << convrate);
> +			return 0;
> +		default:
> +			return -EOPNOTSUPP;
> +		}
> +	default:
> +		return -EOPNOTSUPP;
> +	}
> +}
> +
> +static int emc1812_read_string(struct device *dev, enum hwmon_sensor_types type,
> +			       u32 attr, int channel, const char **str)
> +{
> +	struct emc1812_data *data = dev_get_drvdata(dev);
> +
> +	if (channel >= data->chip->phys_channels)
> +		return 0;
> +
> +	switch (type) {
> +	case hwmon_temp:
> +		switch (attr) {
> +		case hwmon_temp_label:
> +			*str = data->labels[channel];
> +			return 0;
> +		default:
> +			return -EOPNOTSUPP;
> +		}
> +	default:
> +		return -EOPNOTSUPP;
> +	}
> +}
> +
> +static int emc1812_set_hyst(struct emc1812_data *data, int channel, int val)
> +{
> +	int hyst, ret;
> +	int limit;
> +
> +	/* Critical register is 8bits long and keeps only integer part of temperature */
> +	ret = regmap_read(data->regmap, emc1812_temp_crit_regs[channel], &limit);
> +	if (ret)
> +		return ret;
> +
> +	hyst = clamp_val(limit - val, 0, 255);
> +
> +	ret = regmap_write(data->regmap, EMC1812_THRM_HYS_ADDR, hyst);
> +
> +	return ret;
> +}
> +
> +static int emc1812_set_temp(struct emc1812_data *data, int channel,
> +			    enum emc1812_limit_type map, int val)
> +{
> +	long valh, vall;
> +	u8 regh, regl;
> +	int ret;
> +
> +	regh = emc1812_limit_regs[channel][map];
> +	regl = emc1812_limit_regs_low[channel][map];
> +
> +	if (channel) {
> +		val = DIV_ROUND_CLOSEST(val, 125);
> +		valh = (val >> 3) & 0xff;
> +		vall = (val & 0x07) << 5;
> +	} else {
> +		/* Temperature limit for internal channel is stored on 8bits */
> +		valh = DIV_ROUND_CLOSEST(val, 1000);
> +		valh = clamp_val(valh, 0, 255);
> +	}
> +
> +	ret = regmap_write(data->regmap, regh, valh);
> +	if (ret < 0)
> +		return ret;
> +
> +	if (channel)
> +		ret = regmap_write(data->regmap, regl, vall);
> +
> +	return ret;
> +}
> +
> +static int emc1812_write(struct device *dev, enum hwmon_sensor_types type, u32 attr,
> +			 int channel, long val)
> +{
> +	struct emc1812_data *data = dev_get_drvdata(dev);
> +	unsigned int interval;
> +	int convrate;
> +
> +	switch (type) {
> +	case hwmon_temp:
> +		/* Range should be -64000 to 191875°C + (EMC1812_TEMP_OFFSET * 1000) */
> +		val = clamp_val(val, -64000, 191875);
> +		val = val + (EMC1812_TEMP_OFFSET * 1000);
> +
> +		switch (attr) {
> +		case hwmon_temp_min:
> +		case hwmon_temp_max:
> +			return emc1812_set_temp(data, channel, emc1812_temp_map[attr], val);
> +		case hwmon_temp_crit:
> +			/* Critical temperature limit is stored on 8bits */
> +			val = DIV_ROUND_CLOSEST(val, 1000);
> +			val = clamp_val(val, 0, 255);
> +			return regmap_write(data->regmap, emc1812_temp_crit_regs[channel], val);
> +		case hwmon_temp_crit_hyst:
> +			/* Critical temperature hysteresis is stored on 8bits */
> +			val = DIV_ROUND_CLOSEST(val, 1000);
> +			val = clamp_val(val, 0, 255);
> +			return emc1812_set_hyst(data, channel, val);
> +		default:
> +			return -EOPNOTSUPP;
> +		}
> +	case hwmon_chip:
> +		switch (attr) {
> +		case hwmon_chip_update_interval:
> +			interval = clamp_val(val, 0, 16000);
> +			convrate = find_closest_descending(interval, emc1812_conv_time,
> +							   ARRAY_SIZE(emc1812_conv_time));
> +			return regmap_write(data->regmap, EMC1812_CONV_ADDR, convrate);
> +		default:
> +			return -EOPNOTSUPP;
> +		}
> +	default:
> +		return -EOPNOTSUPP;
> +	}
> +}
> +
> +static int emc1812_init(struct emc1812_data *priv)
> +{
> +	int ret;
> +	u8 val;
> +
> +	/*
> +	 * Set default values in registers. APDD, RECD12 and RECD34 are active
> +	 * on 0. Set ALERT pin to be in comparator mode.
> +	 * Set the device to be in Run (Active) state and converting on all
> +	 * channels.
> +	 * Don't change conversion rate. After reset, default is 4 conversions/seconds.
> +	 * The temperature measurement range is -64°C to +191.875°C.
> +	 */
> +	val = FIELD_PREP(EMC1812_CFG_MSKAL, 1) |
> +	      FIELD_PREP(EMC1812_CFG_RS, 0) |
> +	      FIELD_PREP(EMC1812_CFG_ATTHM, 1) |
> +	      FIELD_PREP(EMC1812_CFG_RECD12, !priv->recd12_en) |
> +	      FIELD_PREP(EMC1812_CFG_RECD34, !priv->recd34_en) |
> +	      FIELD_PREP(EMC1812_CFG_RANGE, 1) |
> +	      FIELD_PREP(EMC1812_CFG_DA_ENA, 0) |
> +	      FIELD_PREP(EMC1812_CFG_APDD, !priv->apdd_en);
> +

I assume it is on purpose that the defaults for EMC1812_CFG_RECD12 and
EMC1812_CFG_RECD34 deviate from the chip default (chip: enabled; driver:
disabled).

> +	ret = regmap_write(priv->regmap, EMC1812_CFG_ADDR, val);
> +	if (ret)
> +		return ret;
> +
> +	ret = regmap_write(priv->regmap, EMC1812_THRM_HYS_ADDR, 0x0A);
> +	if (ret)
> +		return ret;
> +
> +	ret = regmap_write(priv->regmap, EMC1812_CONSEC_ALERT_ADDR, 0x70);
> +	if (ret)
> +		return ret;
> +
> +	ret = regmap_write(priv->regmap, EMC1812_FILTER_SEL_ADDR, 0);
> +	if (ret)
> +		return ret;
> +
> +	ret = regmap_write(priv->regmap, EMC1812_HOTTEST_CFG_ADDR, 0);
> +	if (ret)
> +		return ret;
> +
> +	/* Enables the beta compensation factor auto-detection function for beta1 and beta2 */
> +	ret = regmap_write(priv->regmap, EMC1812_EXT1_BETA_CONFIG_ADDR,
> +			   EMC1812_BETA_LOCK_VAL);
> +	if (ret)
> +		return ret;
> +
> +	ret = regmap_write(priv->regmap, EMC1812_EXT2_BETA_CONFIG_ADDR,

AI review thinks that this register only exists on EMC1812. I don't
find that detail in the datasheet, but it is odd that there are two registers
with supposedly the same functionality.

> +			   EMC1812_BETA_LOCK_VAL);
> +	if (ret)
> +		return ret;
> +
> +	/* Set ideality factor for all external channels */
> +	ret = regmap_write(priv->regmap, EMC1812_EXT1_IDEALITY_FACTOR_ADDR,
> +			   EMC1812_DEFAULT_IDEALITY_FACTOR);
> +	if (ret)
> +		return ret;
> +
> +	/* Set the ideality factor only for the channels supported by the chip */
> +	if (priv->chip->phys_channels < 3)
> +		return 0;
> +
> +	ret = regmap_write(priv->regmap, EMC1812_EXT2_IDEALITY_FACTOR_ADDR,
> +			   EMC1812_DEFAULT_IDEALITY_FACTOR);
> +	if (ret)
> +		return ret;
> +
> +	if (priv->chip->phys_channels < 4)
> +		return 0;
> +
> +	ret = regmap_write(priv->regmap, EMC1812_EXT3_IDEALITY_FACTOR_ADDR,
> +			   EMC1812_DEFAULT_IDEALITY_FACTOR);
> +	if (ret)
> +		return ret;
> +
> +	if (priv->chip->phys_channels < 5)
> +		return 0;
> +
> +	return regmap_write(priv->regmap, EMC1812_EXT4_IDEALITY_FACTOR_ADDR,
> +			    EMC1812_DEFAULT_IDEALITY_FACTOR);
> +}
> +
> +static int emc1812_parse_fw_config(struct emc1812_data *data, struct device *dev)
> +{
> +	unsigned int reg_nr = 0;
> +	int num_channels, ret;
> +
> +	/* To be able to load the driver in case we don't have device tree */
> +	if (!dev_fwnode(dev)) {
> +		data->active_ch_mask = BIT(data->chip->phys_channels) - 1;
> +		return 0;
> +	}
> +
> +	data->apdd_en = device_property_read_bool(dev, "microchip,enable-anti-parallel");
> +	data->recd12_en = device_property_read_bool(dev, "microchip,parasitic-res-on-channel1-2");
> +	data->recd34_en = device_property_read_bool(dev, "microchip,parasitic-res-on-channel3-4");
> +
> +	num_channels = device_get_child_node_count(dev) + 1;
> +
> +	if (num_channels > data->chip->phys_channels)
> +		return dev_err_probe(dev, -EINVAL, "More channels than the chip supports\n");
> +
> +	/* Internal temperature channel is always active */
> +	data->labels[reg_nr] = "internal_diode";
> +	set_bit(reg_nr, &data->active_ch_mask);
> +
> +	device_for_each_child_node_scoped(dev, child) {
> +		ret = fwnode_property_read_u32(child, "reg", &reg_nr);
> +		if (ret || reg_nr >= data->chip->phys_channels)
> +			return dev_err_probe(dev, -EINVAL,
> +				     "The index of the channels does not match the chip\n");
> +		/* Mark external channel as active */
> +		set_bit(reg_nr, &data->active_ch_mask);
> +
> +		fwnode_property_read_string(child, "label", &data->labels[reg_nr]);
> +	}
> +
> +	return 0;
> +}
> +
> +static int emc1812_chip_identify(struct emc1812_data *data, struct i2c_client *client)
> +{
> +	const struct emc1812_features *chip;
> +	struct device *dev = &client->dev;
> +	int ret, tmp;
> +
> +	ret = regmap_read(data->regmap, EMC1812_PRODUCT_ID_ADDR, &tmp);
> +	if (ret)
> +		return ret;
> +
> +	switch (tmp) {
> +	case EMC1812_PID:
> +		data->chip = &emc1812_chip_config;
> +		break;
> +	case EMC1813_PID:
> +		data->chip = &emc1813_chip_config;
> +		break;
> +	case EMC1814_PID:
> +		data->chip = &emc1814_chip_config;
> +		break;
> +	case EMC1815_PID:
> +		data->chip = &emc1815_chip_config;
> +		break;
> +	case EMC1833_PID:
> +		data->chip = &emc1833_chip_config;
> +		break;
> +	default:
> +		/*
> +		 * If failed to identify the hardware based on internal registers,
> +		 * try using fallback compatible in device tree to deal with some
> +		 * newer part number.
> +		 */
> +		chip = i2c_get_match_data(client);
> +		if (!chip)
> +			return -ENODEV;
> +
> +		dev_warn(dev, "Unrecognized hardware ID 0x%x, using %s from devicetree data\n",
> +			 tmp, chip->name);
> +
> +		data->chip = chip;
> +
> +		return 0;
> +	}
> +
> +	return 0;
> +}
> +
> +static const struct hwmon_ops emc1812_ops = {
> +	.is_visible = emc1812_is_visible,
> +	.read = emc1812_read,
> +	.read_string = emc1812_read_string,
> +	.write = emc1812_write,
> +};
> +
> +static const struct hwmon_chip_info emc1812_chip_info = {
> +	.ops = &emc1812_ops,
> +	.info = emc1812_info,
> +};
> +
> +static int emc1812_probe(struct i2c_client *client)
> +{
> +	struct device *dev = &client->dev;
> +	struct emc1812_data *data;
> +	struct device *hwmon_dev;
> +	int ret;
> +
> +	data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL);
> +	if (!data)
> +		return -ENOMEM;
> +
> +	data->regmap = devm_regmap_init_i2c(client, &emc1812_regmap_config);
> +	if (IS_ERR(data->regmap))
> +		return dev_err_probe(dev, PTR_ERR(data->regmap),
> +				     "Cannot initialize register map\n");
> +
> +	ret = emc1812_chip_identify(data, client);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Chip identification fails\n");
> +
> +	ret = emc1812_parse_fw_config(data, dev);
> +	if (ret)
> +		return ret;
> +
> +	ret = emc1812_init(data);
> +	if (ret)
> +		return dev_err_probe(dev, ret, "Cannot initialize device\n");
> +
> +	hwmon_dev = devm_hwmon_device_register_with_info(dev, client->name, data,
> +							 &emc1812_chip_info, NULL);
> +
> +	return PTR_ERR_OR_ZERO(hwmon_dev);
> +}
> +
> +static const struct i2c_device_id emc1812_id[] = {
> +	{ .name = "emc1812", .driver_data = (kernel_ulong_t)&emc1812_chip_config },
> +	{ .name = "emc1813", .driver_data = (kernel_ulong_t)&emc1813_chip_config },
> +	{ .name = "emc1814", .driver_data = (kernel_ulong_t)&emc1814_chip_config },
> +	{ .name = "emc1815", .driver_data = (kernel_ulong_t)&emc1815_chip_config },
> +	{ .name = "emc1833", .driver_data = (kernel_ulong_t)&emc1833_chip_config },
> +	{ }
> +};
> +MODULE_DEVICE_TABLE(i2c, emc1812_id);
> +
> +static const struct of_device_id emc1812_of_match[] = {
> +	{
> +		.compatible = "microchip,emc1812",
> +		.data = &emc1812_chip_config
> +	},
> +	{
> +		.compatible = "microchip,emc1813",
> +		.data = &emc1813_chip_config
> +	},
> +	{
> +		.compatible = "microchip,emc1814",
> +		.data = &emc1814_chip_config
> +	},
> +	{
> +		.compatible = "microchip,emc1815",
> +		.data = &emc1815_chip_config
> +	},
> +	{
> +		.compatible = "microchip,emc1833",
> +		.data = &emc1833_chip_config
> +	},
> +	{ }
> +};
> +MODULE_DEVICE_TABLE(of, emc1812_of_match);
> +
> +static struct i2c_driver emc1812_driver = {
> +	.driver	 = {
> +		.name = "emc1812",
> +		.of_match_table = emc1812_of_match,
> +	},
> +	.probe = emc1812_probe,
> +	.id_table = emc1812_id,
> +};
> +module_i2c_driver(emc1812_driver);
> +
> +MODULE_AUTHOR("Marius Cristea <marius.cristea@microchip.com>");
> +MODULE_DESCRIPTION("EMC1812/13/14/15/33 high-accuracy remote diode temperature monitor Driver");
> +MODULE_LICENSE("GPL");
> 
> -- 
> 2.51.0
> 
> 

