multiline_comment|/*&n; * Kernel support for the ptrace() and syscall tracing interfaces.&n; *&n; * Copyright (C) 1999-2003 Hewlett-Packard Co&n; *&t;David Mosberger-Tang &lt;davidm@hpl.hp.com&gt;&n; *&n; * Derived from the x86 and Alpha versions.  Most of the code in here&n; * could actually be factored into a common set of routines.&n; */
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/slab.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/errno.h&gt;
macro_line|#include &lt;linux/ptrace.h&gt;
macro_line|#include &lt;linux/smp_lock.h&gt;
macro_line|#include &lt;linux/user.h&gt;
macro_line|#include &lt;linux/security.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/processor.h&gt;
macro_line|#include &lt;asm/ptrace_offsets.h&gt;
macro_line|#include &lt;asm/rse.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/uaccess.h&gt;
macro_line|#include &lt;asm/unwind.h&gt;
macro_line|#ifdef CONFIG_PERFMON
macro_line|#include &lt;asm/perfmon.h&gt;
macro_line|#endif
macro_line|#include &quot;entry.h&quot;
DECL|macro|p4
mdefine_line|#define p4&t;(1UL &lt;&lt; 4)&t;/* for pSys (see entry.h) */
DECL|macro|p5
mdefine_line|#define p5&t;(1UL &lt;&lt; 5)&t;/* for pNonSys (see entry.h) */
multiline_comment|/*&n; * Bits in the PSR that we allow ptrace() to change:&n; *&t;be, up, ac, mfl, mfh (the user mask; five bits total)&n; *&t;db (debug breakpoint fault; one bit)&n; *&t;id (instruction debug fault disable; one bit)&n; *&t;dd (data debug fault disable; one bit)&n; *&t;ri (restart instruction; two bits)&n; *&t;is (instruction set; one bit)&n; */
DECL|macro|IPSR_WRITE_MASK
mdefine_line|#define IPSR_WRITE_MASK &bslash;&n;&t;(IA64_PSR_UM | IA64_PSR_DB | IA64_PSR_IS | IA64_PSR_ID | IA64_PSR_DD | IA64_PSR_RI)
DECL|macro|IPSR_READ_MASK
mdefine_line|#define IPSR_READ_MASK&t;IPSR_WRITE_MASK
DECL|macro|PTRACE_DEBUG
mdefine_line|#define PTRACE_DEBUG&t;0
macro_line|#if PTRACE_DEBUG
DECL|macro|dprintk
macro_line|# define dprintk(format...)&t;printk(format)
DECL|macro|inline
macro_line|# define inline
macro_line|#else
DECL|macro|dprintk
macro_line|# define dprintk(format...)
macro_line|#endif
multiline_comment|/* Return TRUE if PT was created due to kernel-entry via a system-call.  */
r_static
r_inline
r_int
DECL|function|in_syscall
id|in_syscall
(paren
r_struct
id|pt_regs
op_star
id|pt
)paren
(brace
r_return
(paren
r_int
)paren
id|pt-&gt;cr_ifs
op_ge
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * Collect the NaT bits for r1-r31 from scratch_unat and return a NaT&n; * bitset where bit i is set iff the NaT bit of register i is set.&n; */
r_int
r_int
DECL|function|ia64_get_scratch_nat_bits
id|ia64_get_scratch_nat_bits
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_int
r_int
id|scratch_unat
)paren
(brace
DECL|macro|GET_BITS
macro_line|#&t;define GET_BITS(first, last, unat)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;({&t;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;unsigned long bit = ia64_unat_pos(&amp;pt-&gt;r##first);&t;&t;&t;&bslash;&n;&t;&t;unsigned long mask = ((1UL &lt;&lt; (last - first + 1)) - 1) &lt;&lt; first;&t;&bslash;&n;&t;&t;unsigned long dist;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;if (bit &lt; first)&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;dist = 64 + bit - first;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;else&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;dist = bit - first;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;ia64_rotr(unat, dist) &amp; mask;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;})
r_int
r_int
id|val
suffix:semicolon
multiline_comment|/*&n;&t; * Registers that are stored consecutively in struct pt_regs can be handled in&n;&t; * parallel.  If the register order in struct_pt_regs changes, this code MUST be&n;&t; * updated.&n;&t; */
id|val
op_assign
id|GET_BITS
c_func
(paren
l_int|1
comma
l_int|1
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|2
comma
l_int|3
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|12
comma
l_int|13
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|14
comma
l_int|14
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|15
comma
l_int|15
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|8
comma
l_int|11
comma
id|scratch_unat
)paren
suffix:semicolon
id|val
op_or_assign
id|GET_BITS
c_func
(paren
l_int|16
comma
l_int|31
comma
id|scratch_unat
)paren
suffix:semicolon
r_return
id|val
suffix:semicolon
DECL|macro|GET_BITS
macro_line|#&t;undef GET_BITS
)brace
multiline_comment|/*&n; * Set the NaT bits for the scratch registers according to NAT and&n; * return the resulting unat (assuming the scratch registers are&n; * stored in PT).&n; */
r_int
r_int
DECL|function|ia64_put_scratch_nat_bits
id|ia64_put_scratch_nat_bits
(paren
r_struct
id|pt_regs
op_star
id|pt
comma
r_int
r_int
id|nat
)paren
(brace
DECL|macro|PUT_BITS
macro_line|#&t;define PUT_BITS(first, last, nat)&t;&t;&t;&t;&t;&t;&bslash;&n;&t;({&t;&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;unsigned long bit = ia64_unat_pos(&amp;pt-&gt;r##first);&t;&t;&t;&bslash;&n;&t;&t;unsigned long mask = ((1UL &lt;&lt; (last - first + 1)) - 1) &lt;&lt; first;&t;&bslash;&n;&t;&t;long dist;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;if (bit &lt; first)&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;dist = 64 + bit - first;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;else&t;&t;&t;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;&t;dist = bit - first;&t;&t;&t;&t;&t;&t;&bslash;&n;&t;&t;ia64_rotl(nat &amp; mask, dist);&t;&t;&t;&t;&t;&t;&bslash;&n;&t;})
r_int
r_int
id|scratch_unat
suffix:semicolon
multiline_comment|/*&n;&t; * Registers that are stored consecutively in struct pt_regs can be handled in&n;&t; * parallel.  If the register order in struct_pt_regs changes, this code MUST be&n;&t; * updated.&n;&t; */
id|scratch_unat
op_assign
id|PUT_BITS
c_func
(paren
l_int|1
comma
l_int|1
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|2
comma
l_int|3
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|12
comma
l_int|13
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|14
comma
l_int|14
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|15
comma
l_int|15
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|8
comma
l_int|11
comma
id|nat
)paren
suffix:semicolon
id|scratch_unat
op_or_assign
id|PUT_BITS
c_func
(paren
l_int|16
comma
l_int|31
comma
id|nat
)paren
suffix:semicolon
r_return
id|scratch_unat
suffix:semicolon
DECL|macro|PUT_BITS
macro_line|#&t;undef PUT_BITS
)brace
DECL|macro|IA64_MLX_TEMPLATE
mdefine_line|#define IA64_MLX_TEMPLATE&t;0x2
DECL|macro|IA64_MOVL_OPCODE
mdefine_line|#define IA64_MOVL_OPCODE&t;6
r_void
DECL|function|ia64_increment_ip
id|ia64_increment_ip
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|w0
comma
id|ri
op_assign
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_plus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|ri
OG
l_int|2
)paren
(brace
id|ri
op_assign
l_int|0
suffix:semicolon
id|regs-&gt;cr_iip
op_add_assign
l_int|16
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|ri
op_eq
l_int|2
)paren
(brace
id|get_user
c_func
(paren
id|w0
comma
(paren
r_char
op_star
)paren
id|regs-&gt;cr_iip
op_plus
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|w0
op_rshift
l_int|1
)paren
op_amp
l_int|0xf
)paren
op_eq
id|IA64_MLX_TEMPLATE
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * rfi&squot;ing to slot 2 of an MLX bundle causes&n;&t;&t;&t; * an illegal operation fault.  We don&squot;t want&n;&t;&t;&t; * that to happen...&n;&t;&t;&t; */
id|ri
op_assign
l_int|0
suffix:semicolon
id|regs-&gt;cr_iip
op_add_assign
l_int|16
suffix:semicolon
)brace
)brace
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_assign
id|ri
suffix:semicolon
)brace
r_void
DECL|function|ia64_decrement_ip
id|ia64_decrement_ip
(paren
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_int
r_int
id|w0
comma
id|ri
op_assign
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_eq
l_int|0
)paren
(brace
id|regs-&gt;cr_iip
op_sub_assign
l_int|16
suffix:semicolon
id|ri
op_assign
l_int|2
suffix:semicolon
id|get_user
c_func
(paren
id|w0
comma
(paren
r_char
op_star
)paren
id|regs-&gt;cr_iip
op_plus
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
(paren
id|w0
op_rshift
l_int|1
)paren
op_amp
l_int|0xf
)paren
op_eq
id|IA64_MLX_TEMPLATE
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * rfi&squot;ing to slot 2 of an MLX bundle causes&n;&t;&t;&t; * an illegal operation fault.  We don&squot;t want&n;&t;&t;&t; * that to happen...&n;&t;&t;&t; */
id|ri
op_assign
l_int|1
suffix:semicolon
)brace
)brace
id|ia64_psr
c_func
(paren
id|regs
)paren
op_member_access_from_pointer
id|ri
op_assign
id|ri
suffix:semicolon
)brace
multiline_comment|/*&n; * This routine is used to read an rnat bits that are stored on the kernel backing store.&n; * Since, in general, the alignment of the user and kernel are different, this is not&n; * completely trivial.  In essence, we need to construct the user RNAT based on up to two&n; * kernel RNAT values and/or the RNAT value saved in the child&squot;s pt_regs.&n; *&n; * user rbs&n; *&n; * +--------+ &lt;-- lowest address&n; * | slot62 |&n; * +--------+&n; * |  rnat  | 0x....1f8&n; * +--------+&n; * | slot00 | &bslash;&n; * +--------+ |&n; * | slot01 | &gt; child_regs-&gt;ar_rnat&n; * +--------+ |&n; * | slot02 | /&t;&t;&t;&t;kernel rbs&n; * +--------+&t;&t;&t;&t;+--------+&n; *&t;    &lt;- child_regs-&gt;ar_bspstore&t;| slot61 | &lt;-- krbs&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;| slot62 |&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;|  rnat&t; |&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *   vrnat&t;&t;&t;&t;| slot00 |&n; * +- - - - +&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;=&t; =&n; *&t;&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;| slot00 | &bslash;&n; *&t;&t;&t;&t;&t;+--------+ |&n; *&t;&t;&t;&t;&t;| slot01 | &gt; child_stack-&gt;ar_rnat&n; *&t;&t;&t;&t;&t;+--------+ |&n; *&t;&t;&t;&t;&t;| slot02 | /&n; *&t;&t;&t;&t;&t;+--------+&n; *&t;&t;&t;&t;&t;&t;  &lt;--- child_stack-&gt;ar_bspstore&n; *&n; * The way to think of this code is as follows: bit 0 in the user rnat corresponds to some&n; * bit N (0 &lt;= N &lt;= 62) in one of the kernel rnat value.  The kernel rnat value holding&n; * this bit is stored in variable rnat0.  rnat1 is loaded with the kernel rnat value that&n; * form the upper bits of the user rnat value.&n; *&n; * Boundary cases:&n; *&n; * o when reading the rnat &quot;below&quot; the first rnat slot on the kernel backing store,&n; *   rnat0/rnat1 are set to 0 and the low order bits are merged in from pt-&gt;ar_rnat.&n; *&n; * o when reading the rnat &quot;above&quot; the last rnat slot on the kernel backing store,&n; *   rnat0/rnat1 gets its value from sw-&gt;ar_rnat.&n; */
r_static
r_int
r_int
DECL|function|get_rnat
id|get_rnat
(paren
r_struct
id|task_struct
op_star
id|task
comma
r_struct
id|switch_stack
op_star
id|sw
comma
r_int
r_int
op_star
id|krbs
comma
r_int
r_int
op_star
id|urnat_addr
comma
r_int
r_int
op_star
id|urbs_end
)paren
(brace
r_int
r_int
id|rnat0
op_assign
l_int|0
comma
id|rnat1
op_assign
l_int|0
comma
id|urnat
op_assign
l_int|0
comma
op_star
id|slot0_kaddr
comma
id|umask
op_assign
l_int|0
comma
id|mask
comma
id|m
suffix:semicolon
r_int
r_int
op_star
id|kbsp
comma
op_star
id|ubspstore
comma
op_star
id|rnat0_kaddr
comma
op_star
id|rnat1_kaddr
comma
id|shift
suffix:semicolon
r_int
id|num_regs
comma
id|nbits
suffix:semicolon
r_struct
id|pt_regs
op_star
id|pt
suffix:semicolon
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|task
)paren
suffix:semicolon
id|kbsp
op_assign
(paren
r_int
r_int
op_star
)paren
id|sw-&gt;ar_bspstore
suffix:semicolon
id|ubspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|pt-&gt;ar_bspstore
suffix:semicolon
r_if
c_cond
(paren
id|urbs_end
OL
id|urnat_addr
)paren
id|nbits
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|urnat_addr
op_minus
l_int|63
comma
id|urbs_end
)paren
suffix:semicolon
r_else
id|nbits
op_assign
l_int|63
suffix:semicolon
id|mask
op_assign
(paren
l_int|1UL
op_lshift
id|nbits
)paren
op_minus
l_int|1
suffix:semicolon
multiline_comment|/*&n;&t; * First, figure out which bit number slot 0 in user-land maps to in the kernel&n;&t; * rnat.  Do this by figuring out how many register slots we&squot;re beyond the user&squot;s&n;&t; * backingstore and then computing the equivalent address in kernel space.&n;&t; */
id|num_regs
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|ubspstore
comma
id|urnat_addr
op_plus
l_int|1
)paren
suffix:semicolon
id|slot0_kaddr
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|num_regs
)paren
suffix:semicolon
id|shift
op_assign
id|ia64_rse_slot_num
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat1_kaddr
op_assign
id|ia64_rse_rnat_addr
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat0_kaddr
op_assign
id|rnat1_kaddr
op_minus
l_int|64
suffix:semicolon
r_if
c_cond
(paren
id|ubspstore
op_plus
l_int|63
OG
id|urnat_addr
)paren
(brace
multiline_comment|/* some bits need to be merged in from pt-&gt;ar_rnat */
id|umask
op_assign
(paren
(paren
l_int|1UL
op_lshift
id|ia64_rse_slot_num
c_func
(paren
id|ubspstore
)paren
)paren
op_minus
l_int|1
)paren
op_amp
id|mask
suffix:semicolon
id|urnat
op_assign
(paren
id|pt-&gt;ar_rnat
op_amp
id|umask
)paren
suffix:semicolon
id|mask
op_and_assign
op_complement
id|umask
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|mask
)paren
r_return
id|urnat
suffix:semicolon
)brace
id|m
op_assign
id|mask
op_lshift
id|shift
suffix:semicolon
r_if
c_cond
(paren
id|rnat0_kaddr
op_ge
id|kbsp
)paren
id|rnat0
op_assign
id|sw-&gt;ar_rnat
suffix:semicolon
r_else
r_if
c_cond
(paren
id|rnat0_kaddr
OG
id|krbs
)paren
id|rnat0
op_assign
op_star
id|rnat0_kaddr
suffix:semicolon
id|urnat
op_or_assign
(paren
id|rnat0
op_amp
id|m
)paren
op_rshift
id|shift
suffix:semicolon
id|m
op_assign
id|mask
op_rshift
(paren
l_int|63
op_minus
id|shift
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rnat1_kaddr
op_ge
id|kbsp
)paren
id|rnat1
op_assign
id|sw-&gt;ar_rnat
suffix:semicolon
r_else
r_if
c_cond
(paren
id|rnat1_kaddr
OG
id|krbs
)paren
id|rnat1
op_assign
op_star
id|rnat1_kaddr
suffix:semicolon
id|urnat
op_or_assign
(paren
id|rnat1
op_amp
id|m
)paren
op_lshift
(paren
l_int|63
op_minus
id|shift
)paren
suffix:semicolon
r_return
id|urnat
suffix:semicolon
)brace
multiline_comment|/*&n; * The reverse of get_rnat.&n; */
r_static
r_void
DECL|function|put_rnat
id|put_rnat
(paren
r_struct
id|task_struct
op_star
id|task
comma
r_struct
id|switch_stack
op_star
id|sw
comma
r_int
r_int
op_star
id|krbs
comma
r_int
r_int
op_star
id|urnat_addr
comma
r_int
r_int
id|urnat
comma
r_int
r_int
op_star
id|urbs_end
)paren
(brace
r_int
r_int
id|rnat0
op_assign
l_int|0
comma
id|rnat1
op_assign
l_int|0
comma
op_star
id|slot0_kaddr
comma
id|umask
op_assign
l_int|0
comma
id|mask
comma
id|m
suffix:semicolon
r_int
r_int
op_star
id|kbsp
comma
op_star
id|ubspstore
comma
op_star
id|rnat0_kaddr
comma
op_star
id|rnat1_kaddr
comma
id|shift
suffix:semicolon
r_int
id|num_regs
comma
id|nbits
suffix:semicolon
r_struct
id|pt_regs
op_star
id|pt
suffix:semicolon
r_int
r_int
id|cfm
comma
op_star
id|urbs_kargs
suffix:semicolon
r_struct
id|unw_frame_info
id|info
suffix:semicolon
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|task
)paren
suffix:semicolon
id|kbsp
op_assign
(paren
r_int
r_int
op_star
)paren
id|sw-&gt;ar_bspstore
suffix:semicolon
id|ubspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|pt-&gt;ar_bspstore
suffix:semicolon
id|urbs_kargs
op_assign
id|urbs_end
suffix:semicolon
r_if
c_cond
(paren
id|in_syscall
c_func
(paren
id|pt
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * If entered via syscall, don&squot;t allow user to set rnat bits&n;&t;&t; * for syscall args.&n;&t;&t; */
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|task
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
op_eq
l_int|0
)paren
(brace
id|unw_get_cfm
c_func
(paren
op_amp
id|info
comma
op_amp
id|cfm
)paren
suffix:semicolon
id|urbs_kargs
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|urbs_end
comma
op_minus
(paren
id|cfm
op_amp
l_int|0x7f
)paren
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|urbs_kargs
op_ge
id|urnat_addr
)paren
id|nbits
op_assign
l_int|63
suffix:semicolon
r_else
(brace
r_if
c_cond
(paren
(paren
id|urnat_addr
op_minus
l_int|63
)paren
op_ge
id|urbs_kargs
)paren
r_return
suffix:semicolon
id|nbits
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|urnat_addr
op_minus
l_int|63
comma
id|urbs_kargs
)paren
suffix:semicolon
)brace
id|mask
op_assign
(paren
l_int|1UL
op_lshift
id|nbits
)paren
op_minus
l_int|1
suffix:semicolon
multiline_comment|/*&n;&t; * First, figure out which bit number slot 0 in user-land maps to in the kernel&n;&t; * rnat.  Do this by figuring out how many register slots we&squot;re beyond the user&squot;s&n;&t; * backingstore and then computing the equivalent address in kernel space.&n;&t; */
id|num_regs
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|ubspstore
comma
id|urnat_addr
op_plus
l_int|1
)paren
suffix:semicolon
id|slot0_kaddr
op_assign
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|num_regs
)paren
suffix:semicolon
id|shift
op_assign
id|ia64_rse_slot_num
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat1_kaddr
op_assign
id|ia64_rse_rnat_addr
c_func
(paren
id|slot0_kaddr
)paren
suffix:semicolon
id|rnat0_kaddr
op_assign
id|rnat1_kaddr
op_minus
l_int|64
suffix:semicolon
r_if
c_cond
(paren
id|ubspstore
op_plus
l_int|63
OG
id|urnat_addr
)paren
(brace
multiline_comment|/* some bits need to be place in pt-&gt;ar_rnat: */
id|umask
op_assign
(paren
(paren
l_int|1UL
op_lshift
id|ia64_rse_slot_num
c_func
(paren
id|ubspstore
)paren
)paren
op_minus
l_int|1
)paren
op_amp
id|mask
suffix:semicolon
id|pt-&gt;ar_rnat
op_assign
(paren
id|pt-&gt;ar_rnat
op_amp
op_complement
id|umask
)paren
op_or
(paren
id|urnat
op_amp
id|umask
)paren
suffix:semicolon
id|mask
op_and_assign
op_complement
id|umask
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|mask
)paren
r_return
suffix:semicolon
)brace
multiline_comment|/*&n;&t; * Note: Section 11.1 of the EAS guarantees that bit 63 of an&n;&t; * rnat slot is ignored. so we don&squot;t have to clear it here.&n;&t; */
id|rnat0
op_assign
(paren
id|urnat
op_lshift
id|shift
)paren
suffix:semicolon
id|m
op_assign
id|mask
op_lshift
id|shift
suffix:semicolon
r_if
c_cond
(paren
id|rnat0_kaddr
op_ge
id|kbsp
)paren
id|sw-&gt;ar_rnat
op_assign
(paren
id|sw-&gt;ar_rnat
op_amp
op_complement
id|m
)paren
op_or
(paren
id|rnat0
op_amp
id|m
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|rnat0_kaddr
OG
id|krbs
)paren
op_star
id|rnat0_kaddr
op_assign
(paren
(paren
op_star
id|rnat0_kaddr
op_amp
op_complement
id|m
)paren
op_or
(paren
id|rnat0
op_amp
id|m
)paren
)paren
suffix:semicolon
id|rnat1
op_assign
(paren
id|urnat
op_rshift
(paren
l_int|63
op_minus
id|shift
)paren
)paren
suffix:semicolon
id|m
op_assign
id|mask
op_rshift
(paren
l_int|63
op_minus
id|shift
)paren
suffix:semicolon
r_if
c_cond
(paren
id|rnat1_kaddr
op_ge
id|kbsp
)paren
id|sw-&gt;ar_rnat
op_assign
(paren
id|sw-&gt;ar_rnat
op_amp
op_complement
id|m
)paren
op_or
(paren
id|rnat1
op_amp
id|m
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|rnat1_kaddr
OG
id|krbs
)paren
op_star
id|rnat1_kaddr
op_assign
(paren
(paren
op_star
id|rnat1_kaddr
op_amp
op_complement
id|m
)paren
op_or
(paren
id|rnat1
op_amp
id|m
)paren
)paren
suffix:semicolon
)brace
r_static
r_inline
r_int
DECL|function|on_kernel_rbs
id|on_kernel_rbs
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|bspstore
comma
r_int
r_int
id|urbs_end
)paren
(brace
r_return
(paren
id|addr
op_ge
id|bspstore
op_logical_and
id|addr
op_le
(paren
r_int
r_int
)paren
id|ia64_rse_rnat_addr
c_func
(paren
(paren
r_int
r_int
op_star
)paren
id|urbs_end
)paren
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Read a word from the user-level backing store of task CHILD.  ADDR is the user-level&n; * address to read the word from, VAL a pointer to the return value, and USER_BSP gives&n; * the end of the user-level backing store (i.e., it&squot;s the address that would be in ar.bsp&n; * after the user executed a &quot;cover&quot; instruction).&n; *&n; * This routine takes care of accessing the kernel register backing store for those&n; * registers that got spilled there.  It also takes care of calculating the appropriate&n; * RNaT collection words.&n; */
r_int
DECL|function|ia64_peek
id|ia64_peek
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|switch_stack
op_star
id|child_stack
comma
r_int
r_int
id|user_rbs_end
comma
r_int
r_int
id|addr
comma
r_int
op_star
id|val
)paren
(brace
r_int
r_int
op_star
id|bspstore
comma
op_star
id|krbs
comma
id|regnum
comma
op_star
id|laddr
comma
op_star
id|urbs_end
comma
op_star
id|rnat_addr
suffix:semicolon
r_struct
id|pt_regs
op_star
id|child_regs
suffix:semicolon
r_int
id|copied
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|urbs_end
op_assign
(paren
r_int
op_star
)paren
id|user_rbs_end
suffix:semicolon
id|laddr
op_assign
(paren
r_int
r_int
op_star
)paren
id|addr
suffix:semicolon
id|child_regs
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|bspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|child_regs-&gt;ar_bspstore
suffix:semicolon
id|krbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
r_if
c_cond
(paren
id|on_kernel_rbs
c_func
(paren
id|addr
comma
(paren
r_int
r_int
)paren
id|bspstore
comma
(paren
r_int
r_int
)paren
id|urbs_end
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * Attempt to read the RBS in an area that&squot;s actually on the kernel RBS =&gt;&n;&t;&t; * read the corresponding bits in the kernel RBS.&n;&t;&t; */
id|rnat_addr
op_assign
id|ia64_rse_rnat_addr
c_func
(paren
id|laddr
)paren
suffix:semicolon
id|ret
op_assign
id|get_rnat
c_func
(paren
id|child
comma
id|child_stack
comma
id|krbs
comma
id|rnat_addr
comma
id|urbs_end
)paren
suffix:semicolon
r_if
c_cond
(paren
id|laddr
op_eq
id|rnat_addr
)paren
(brace
multiline_comment|/* return NaT collection word itself */
op_star
id|val
op_assign
id|ret
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
(paren
l_int|1UL
op_lshift
id|ia64_rse_slot_num
c_func
(paren
id|laddr
)paren
)paren
op_amp
id|ret
)paren
op_ne
l_int|0
)paren
(brace
multiline_comment|/*&n;&t;&t;&t; * It is implementation dependent whether the data portion of a&n;&t;&t;&t; * NaT value gets saved on a st8.spill or RSE spill (e.g., see&n;&t;&t;&t; * EAS 2.6, 4.4.4.6 Register Spill and Fill).  To get consistent&n;&t;&t;&t; * behavior across all possible IA-64 implementations, we return&n;&t;&t;&t; * zero in this case.&n;&t;&t;&t; */
op_star
id|val
op_assign
l_int|0
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|laddr
OL
id|urbs_end
)paren
(brace
multiline_comment|/* the desired word is on the kernel RBS and is not a NaT */
id|regnum
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|bspstore
comma
id|laddr
)paren
suffix:semicolon
op_star
id|val
op_assign
op_star
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|regnum
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
)brace
id|copied
op_assign
id|access_process_vm
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|ret
comma
r_sizeof
(paren
id|ret
)paren
comma
l_int|0
)paren
suffix:semicolon
r_if
c_cond
(paren
id|copied
op_ne
r_sizeof
(paren
id|ret
)paren
)paren
r_return
op_minus
id|EIO
suffix:semicolon
op_star
id|val
op_assign
id|ret
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_int
DECL|function|ia64_poke
id|ia64_poke
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|switch_stack
op_star
id|child_stack
comma
r_int
r_int
id|user_rbs_end
comma
r_int
r_int
id|addr
comma
r_int
id|val
)paren
(brace
r_int
r_int
op_star
id|bspstore
comma
op_star
id|krbs
comma
id|regnum
comma
op_star
id|laddr
comma
op_star
id|urbs_end
op_assign
(paren
r_int
op_star
)paren
id|user_rbs_end
suffix:semicolon
r_struct
id|pt_regs
op_star
id|child_regs
suffix:semicolon
id|laddr
op_assign
(paren
r_int
r_int
op_star
)paren
id|addr
suffix:semicolon
id|child_regs
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|bspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|child_regs-&gt;ar_bspstore
suffix:semicolon
id|krbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
r_if
c_cond
(paren
id|on_kernel_rbs
c_func
(paren
id|addr
comma
(paren
r_int
r_int
)paren
id|bspstore
comma
(paren
r_int
r_int
)paren
id|urbs_end
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * Attempt to write the RBS in an area that&squot;s actually on the kernel RBS&n;&t;&t; * =&gt; write the corresponding bits in the kernel RBS.&n;&t;&t; */
r_if
c_cond
(paren
id|ia64_rse_is_rnat_slot
c_func
(paren
id|laddr
)paren
)paren
id|put_rnat
c_func
(paren
id|child
comma
id|child_stack
comma
id|krbs
comma
id|laddr
comma
id|val
comma
id|urbs_end
)paren
suffix:semicolon
r_else
(brace
r_if
c_cond
(paren
id|laddr
OL
id|urbs_end
)paren
(brace
id|regnum
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|bspstore
comma
id|laddr
)paren
suffix:semicolon
op_star
id|ia64_rse_skip_regs
c_func
(paren
id|krbs
comma
id|regnum
)paren
op_assign
id|val
suffix:semicolon
)brace
)brace
)brace
r_else
r_if
c_cond
(paren
id|access_process_vm
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|val
comma
r_sizeof
(paren
id|val
)paren
comma
l_int|1
)paren
op_ne
r_sizeof
(paren
id|val
)paren
)paren
(brace
r_return
op_minus
id|EIO
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
multiline_comment|/*&n; * Calculate the address of the end of the user-level register backing store.  This is the&n; * address that would have been stored in ar.bsp if the user had executed a &quot;cover&quot;&n; * instruction right before entering the kernel.  If CFMP is not NULL, it is used to&n; * return the &quot;current frame mask&quot; that was active at the time the kernel was entered.&n; */
r_int
r_int
DECL|function|ia64_get_user_rbs_end
id|ia64_get_user_rbs_end
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|pt_regs
op_star
id|pt
comma
r_int
r_int
op_star
id|cfmp
)paren
(brace
r_int
r_int
op_star
id|krbs
comma
op_star
id|bspstore
comma
id|cfm
suffix:semicolon
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_int
id|ndirty
suffix:semicolon
id|krbs
op_assign
(paren
r_int
r_int
op_star
)paren
id|child
op_plus
id|IA64_RBS_OFFSET
op_div
l_int|8
suffix:semicolon
id|bspstore
op_assign
(paren
r_int
r_int
op_star
)paren
id|pt-&gt;ar_bspstore
suffix:semicolon
id|ndirty
op_assign
id|ia64_rse_num_regs
c_func
(paren
id|krbs
comma
id|krbs
op_plus
(paren
id|pt-&gt;loadrs
op_rshift
l_int|19
)paren
)paren
suffix:semicolon
id|cfm
op_assign
id|pt-&gt;cr_ifs
op_amp
op_complement
(paren
l_int|1UL
op_lshift
l_int|63
)paren
suffix:semicolon
r_if
c_cond
(paren
id|in_syscall
c_func
(paren
id|pt
)paren
)paren
(brace
multiline_comment|/*&n;&t;&t; * If bit 63 of cr.ifs is cleared, the kernel was entered via a system&n;&t;&t; * call and we need to recover the CFM that existed on entry to the&n;&t;&t; * kernel by unwinding the kernel stack.&n;&t;&t; */
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
op_eq
l_int|0
)paren
(brace
id|unw_get_cfm
c_func
(paren
op_amp
id|info
comma
op_amp
id|cfm
)paren
suffix:semicolon
id|ndirty
op_add_assign
(paren
id|cfm
op_amp
l_int|0x7f
)paren
suffix:semicolon
)brace
)brace
r_if
c_cond
(paren
id|cfmp
)paren
op_star
id|cfmp
op_assign
id|cfm
suffix:semicolon
r_return
(paren
r_int
r_int
)paren
id|ia64_rse_skip_regs
c_func
(paren
id|bspstore
comma
id|ndirty
)paren
suffix:semicolon
)brace
multiline_comment|/*&n; * Synchronize (i.e, write) the RSE backing store living in kernel space to the VM of the&n; * CHILD task.  SW and PT are the pointers to the switch_stack and pt_regs structures,&n; * respectively.  USER_RBS_END is the user-level address at which the backing store ends.&n; */
r_int
DECL|function|ia64_sync_user_rbs
id|ia64_sync_user_rbs
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|switch_stack
op_star
id|sw
comma
r_int
r_int
id|user_rbs_start
comma
r_int
r_int
id|user_rbs_end
)paren
(brace
r_int
r_int
id|addr
comma
id|val
suffix:semicolon
r_int
id|ret
suffix:semicolon
multiline_comment|/* now copy word for word from kernel rbs to user rbs: */
r_for
c_loop
(paren
id|addr
op_assign
id|user_rbs_start
suffix:semicolon
id|addr
OL
id|user_rbs_end
suffix:semicolon
id|addr
op_add_assign
l_int|8
)paren
(brace
id|ret
op_assign
id|ia64_peek
c_func
(paren
id|child
comma
id|sw
comma
id|user_rbs_end
comma
id|addr
comma
op_amp
id|val
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
r_return
id|ret
suffix:semicolon
r_if
c_cond
(paren
id|access_process_vm
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|val
comma
r_sizeof
(paren
id|val
)paren
comma
l_int|1
)paren
op_ne
r_sizeof
(paren
id|val
)paren
)paren
r_return
op_minus
id|EIO
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_inline
r_int
DECL|function|thread_matches
id|thread_matches
(paren
r_struct
id|task_struct
op_star
id|thread
comma
r_int
r_int
id|addr
)paren
(brace
r_int
r_int
id|thread_rbs_end
suffix:semicolon
r_struct
id|pt_regs
op_star
id|thread_regs
suffix:semicolon
r_if
c_cond
(paren
id|ptrace_check_attach
c_func
(paren
id|thread
comma
l_int|0
)paren
OL
l_int|0
)paren
multiline_comment|/*&n;&t;&t; * If the thread is not in an attachable state, we&squot;ll ignore it.&n;&t;&t; * The net effect is that if ADDR happens to overlap with the&n;&t;&t; * portion of the thread&squot;s register backing store that is&n;&t;&t; * currently residing on the thread&squot;s kernel stack, then ptrace()&n;&t;&t; * may end up accessing a stale value.  But if the thread isn&squot;t&n;&t;&t; * stopped, that&squot;s a problem anyhow, so we&squot;re doing as well as we&n;&t;&t; * can...&n;&t;&t; */
r_return
l_int|0
suffix:semicolon
id|thread_regs
op_assign
id|ia64_task_regs
c_func
(paren
id|thread
)paren
suffix:semicolon
id|thread_rbs_end
op_assign
id|ia64_get_user_rbs_end
c_func
(paren
id|thread
comma
id|thread_regs
comma
l_int|NULL
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|on_kernel_rbs
c_func
(paren
id|addr
comma
id|thread_regs-&gt;ar_bspstore
comma
id|thread_rbs_end
)paren
)paren
r_return
l_int|0
suffix:semicolon
r_return
l_int|1
suffix:semicolon
multiline_comment|/* looks like we&squot;ve got a winner */
)brace
multiline_comment|/*&n; * GDB apparently wants to be able to read the register-backing store of any thread when&n; * attached to a given process.  If we are peeking or poking an address that happens to&n; * reside in the kernel-backing store of another thread, we need to attach to that thread,&n; * because otherwise we end up accessing stale data.&n; *&n; * task_list_lock must be read-locked before calling this routine!&n; */
r_static
r_struct
id|task_struct
op_star
DECL|function|find_thread_for_addr
id|find_thread_for_addr
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_int
r_int
id|addr
)paren
(brace
r_struct
id|task_struct
op_star
id|g
comma
op_star
id|p
suffix:semicolon
r_struct
id|mm_struct
op_star
id|mm
suffix:semicolon
r_int
id|mm_users
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|mm
op_assign
id|get_task_mm
c_func
(paren
id|child
)paren
)paren
)paren
r_return
id|child
suffix:semicolon
id|mm_users
op_assign
id|atomic_read
c_func
(paren
op_amp
id|mm-&gt;mm_users
)paren
op_minus
l_int|1
suffix:semicolon
multiline_comment|/* -1 because of our get_task_mm()... */
r_if
c_cond
(paren
id|mm_users
op_le
l_int|1
)paren
r_goto
id|out
suffix:semicolon
multiline_comment|/* not multi-threaded */
multiline_comment|/*&n;&t; * First, traverse the child&squot;s thread-list.  Good for scalability with&n;&t; * NPTL-threads.&n;&t; */
id|p
op_assign
id|child
suffix:semicolon
r_do
(brace
r_if
c_cond
(paren
id|thread_matches
c_func
(paren
id|p
comma
id|addr
)paren
)paren
(brace
id|child
op_assign
id|p
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mm_users
op_decrement
op_le
l_int|1
)paren
r_goto
id|out
suffix:semicolon
)brace
r_while
c_loop
(paren
(paren
id|p
op_assign
id|next_thread
c_func
(paren
id|p
)paren
)paren
op_ne
id|child
)paren
suffix:semicolon
id|do_each_thread
c_func
(paren
id|g
comma
id|p
)paren
(brace
r_if
c_cond
(paren
id|child-&gt;mm
op_ne
id|mm
)paren
r_continue
suffix:semicolon
r_if
c_cond
(paren
id|thread_matches
c_func
(paren
id|p
comma
id|addr
)paren
)paren
(brace
id|child
op_assign
id|p
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
)brace
id|while_each_thread
c_func
(paren
id|g
comma
id|p
)paren
suffix:semicolon
id|out
suffix:colon
id|mmput
c_func
(paren
id|mm
)paren
suffix:semicolon
r_return
id|child
suffix:semicolon
)brace
multiline_comment|/*&n; * Write f32-f127 back to task-&gt;thread.fph if it has been modified.&n; */
r_inline
r_void
DECL|function|ia64_flush_fph
id|ia64_flush_fph
(paren
r_struct
id|task_struct
op_star
id|task
)paren
(brace
r_struct
id|ia64_psr
op_star
id|psr
op_assign
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|task
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ia64_is_local_fpu_owner
c_func
(paren
id|task
)paren
op_logical_and
id|psr-&gt;mfh
)paren
(brace
id|psr-&gt;mfh
op_assign
l_int|0
suffix:semicolon
id|task-&gt;thread.flags
op_or_assign
id|IA64_THREAD_FPH_VALID
suffix:semicolon
id|ia64_save_fpu
c_func
(paren
op_amp
id|task-&gt;thread.fph
(braket
l_int|0
)braket
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/*&n; * Sync the fph state of the task so that it can be manipulated&n; * through thread.fph.  If necessary, f32-f127 are written back to&n; * thread.fph or, if the fph state hasn&squot;t been used before, thread.fph&n; * is cleared to zeroes.  Also, access to f32-f127 is disabled to&n; * ensure that the task picks up the state from thread.fph when it&n; * executes again.&n; */
r_void
DECL|function|ia64_sync_fph
id|ia64_sync_fph
(paren
r_struct
id|task_struct
op_star
id|task
)paren
(brace
r_struct
id|ia64_psr
op_star
id|psr
op_assign
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|task
)paren
)paren
suffix:semicolon
id|ia64_flush_fph
c_func
(paren
id|task
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|task-&gt;thread.flags
op_amp
id|IA64_THREAD_FPH_VALID
)paren
)paren
(brace
id|task-&gt;thread.flags
op_or_assign
id|IA64_THREAD_FPH_VALID
suffix:semicolon
id|memset
c_func
(paren
op_amp
id|task-&gt;thread.fph
comma
l_int|0
comma
r_sizeof
(paren
id|task-&gt;thread.fph
)paren
)paren
suffix:semicolon
)brace
id|ia64_drop_fpu
c_func
(paren
id|task
)paren
suffix:semicolon
id|psr-&gt;dfh
op_assign
l_int|1
suffix:semicolon
)brace
r_static
r_int
DECL|function|access_fr
id|access_fr
(paren
r_struct
id|unw_frame_info
op_star
id|info
comma
r_int
id|regnum
comma
r_int
id|hi
comma
r_int
r_int
op_star
id|data
comma
r_int
id|write_access
)paren
(brace
r_struct
id|ia64_fpreg
id|fpval
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|ret
op_assign
id|unw_get_fr
c_func
(paren
id|info
comma
id|regnum
comma
op_amp
id|fpval
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
r_return
id|ret
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
(brace
id|fpval.u.bits
(braket
id|hi
)braket
op_assign
op_star
id|data
suffix:semicolon
id|ret
op_assign
id|unw_set_fr
c_func
(paren
id|info
comma
id|regnum
comma
id|fpval
)paren
suffix:semicolon
)brace
r_else
op_star
id|data
op_assign
id|fpval.u.bits
(braket
id|hi
)braket
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
multiline_comment|/*&n; * Change the machine-state of CHILD such that it will return via the normal&n; * kernel exit-path, rather than the syscall-exit path.&n; */
r_static
r_void
DECL|function|convert_to_non_syscall
id|convert_to_non_syscall
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|pt_regs
op_star
id|pt
comma
r_int
r_int
id|cfm
)paren
(brace
r_struct
id|unw_frame_info
id|info
comma
id|prev_info
suffix:semicolon
r_int
r_int
id|ip
comma
id|pr
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_while
c_loop
(paren
l_int|1
)paren
(brace
id|prev_info
op_assign
id|info
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|unw_get_rp
c_func
(paren
op_amp
id|info
comma
op_amp
id|ip
)paren
OL
l_int|0
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
id|ip
OL
id|FIXADDR_USER_END
)paren
r_break
suffix:semicolon
)brace
id|unw_get_pr
c_func
(paren
op_amp
id|prev_info
comma
op_amp
id|pr
)paren
suffix:semicolon
id|pr
op_and_assign
op_complement
id|pSys
suffix:semicolon
id|pr
op_or_assign
id|pNonSys
suffix:semicolon
id|unw_set_pr
c_func
(paren
op_amp
id|prev_info
comma
id|pr
)paren
suffix:semicolon
id|pt-&gt;cr_ifs
op_assign
(paren
l_int|1UL
op_lshift
l_int|63
)paren
op_or
id|cfm
suffix:semicolon
)brace
r_static
r_int
DECL|function|access_uarea
id|access_uarea
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_int
r_int
id|addr
comma
r_int
r_int
op_star
id|data
comma
r_int
id|write_access
)paren
(brace
r_int
r_int
op_star
id|ptr
comma
id|regnum
comma
id|urbs_end
comma
id|rnat_addr
comma
id|cfm
suffix:semicolon
r_struct
id|switch_stack
op_star
id|sw
suffix:semicolon
r_struct
id|pt_regs
op_star
id|pt
suffix:semicolon
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|sw
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
(paren
id|child-&gt;thread.ksp
op_plus
l_int|16
)paren
suffix:semicolon
r_if
c_cond
(paren
(paren
id|addr
op_amp
l_int|0x7
)paren
op_ne
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: unaligned register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_if
c_cond
(paren
id|addr
OL
id|PT_F127
op_plus
l_int|16
)paren
(brace
multiline_comment|/* accessing fph */
r_if
c_cond
(paren
id|write_access
)paren
id|ia64_sync_fph
c_func
(paren
id|child
)paren
suffix:semicolon
r_else
id|ia64_flush_fph
c_func
(paren
id|child
)paren
suffix:semicolon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
r_int
)paren
op_amp
id|child-&gt;thread.fph
op_plus
id|addr
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
(paren
id|addr
op_ge
id|PT_F10
)paren
op_logical_and
(paren
id|addr
OL
id|PT_F11
op_plus
l_int|16
)paren
)paren
(brace
multiline_comment|/* scratch registers untouched by kernel (saved in pt_regs) */
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|f10
)paren
op_plus
id|addr
op_minus
id|PT_F10
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|addr
op_ge
id|PT_F12
op_logical_and
id|addr
OL
id|PT_F15
op_plus
l_int|16
)paren
(brace
multiline_comment|/* scratch registers untouched by kernel (saved in switch_stack) */
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|sw
op_plus
(paren
id|addr
op_minus
id|PT_NAT_BITS
op_minus
l_int|32
)paren
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|addr
OL
id|PT_AR_LC
op_plus
l_int|8
)paren
(brace
multiline_comment|/* preserved state: */
r_int
r_int
id|nat_bits
comma
id|scratch_unat
comma
id|dummy
op_assign
l_int|0
suffix:semicolon
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_char
id|nat
op_assign
l_int|0
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_switch
c_cond
(paren
id|addr
)paren
(brace
r_case
id|PT_NAT_BITS
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
(brace
id|nat_bits
op_assign
op_star
id|data
suffix:semicolon
id|scratch_unat
op_assign
id|ia64_put_scratch_nat_bits
c_func
(paren
id|pt
comma
id|nat_bits
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_set_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_UNAT
comma
id|scratch_unat
)paren
OL
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: failed to set ar.unat&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
r_for
c_loop
(paren
id|regnum
op_assign
l_int|4
suffix:semicolon
id|regnum
op_le
l_int|7
suffix:semicolon
op_increment
id|regnum
)paren
(brace
id|unw_get_gr
c_func
(paren
op_amp
id|info
comma
id|regnum
comma
op_amp
id|dummy
comma
op_amp
id|nat
)paren
suffix:semicolon
id|unw_set_gr
c_func
(paren
op_amp
id|info
comma
id|regnum
comma
id|dummy
comma
(paren
id|nat_bits
op_rshift
id|regnum
)paren
op_amp
l_int|1
)paren
suffix:semicolon
)brace
)brace
r_else
(brace
r_if
c_cond
(paren
id|unw_get_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_UNAT
comma
op_amp
id|scratch_unat
)paren
OL
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: failed to read ar.unat&bslash;n&quot;
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
id|nat_bits
op_assign
id|ia64_get_scratch_nat_bits
c_func
(paren
id|pt
comma
id|scratch_unat
)paren
suffix:semicolon
r_for
c_loop
(paren
id|regnum
op_assign
l_int|4
suffix:semicolon
id|regnum
op_le
l_int|7
suffix:semicolon
op_increment
id|regnum
)paren
(brace
id|unw_get_gr
c_func
(paren
op_amp
id|info
comma
id|regnum
comma
op_amp
id|dummy
comma
op_amp
id|nat
)paren
suffix:semicolon
id|nat_bits
op_or_assign
(paren
id|nat
op_ne
l_int|0
)paren
op_lshift
id|regnum
suffix:semicolon
)brace
op_star
id|data
op_assign
id|nat_bits
suffix:semicolon
)brace
r_return
l_int|0
suffix:semicolon
r_case
id|PT_R4
suffix:colon
r_case
id|PT_R5
suffix:colon
r_case
id|PT_R6
suffix:colon
r_case
id|PT_R7
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
(brace
multiline_comment|/* read NaT bit first: */
r_int
r_int
id|dummy
suffix:semicolon
id|ret
op_assign
id|unw_get_gr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_R4
)paren
op_div
l_int|8
op_plus
l_int|4
comma
op_amp
id|dummy
comma
op_amp
id|nat
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
r_return
id|ret
suffix:semicolon
)brace
r_return
id|unw_access_gr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_R4
)paren
op_div
l_int|8
op_plus
l_int|4
comma
id|data
comma
op_amp
id|nat
comma
id|write_access
)paren
suffix:semicolon
r_case
id|PT_B1
suffix:colon
r_case
id|PT_B2
suffix:colon
r_case
id|PT_B3
suffix:colon
r_case
id|PT_B4
suffix:colon
r_case
id|PT_B5
suffix:colon
r_return
id|unw_access_br
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_B1
)paren
op_div
l_int|8
op_plus
l_int|1
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_case
id|PT_AR_EC
suffix:colon
r_return
id|unw_access_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_EC
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_case
id|PT_AR_LC
suffix:colon
r_return
id|unw_access_ar
c_func
(paren
op_amp
id|info
comma
id|UNW_AR_LC
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_default
suffix:colon
(brace
)brace
r_if
c_cond
(paren
id|addr
op_ge
id|PT_F2
op_logical_and
id|addr
OL
id|PT_F5
op_plus
l_int|16
)paren
r_return
id|access_fr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_F2
)paren
op_div
l_int|16
op_plus
l_int|2
comma
(paren
id|addr
op_amp
l_int|8
)paren
op_ne
l_int|0
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_else
r_if
c_cond
(paren
id|addr
op_ge
id|PT_F16
op_logical_and
id|addr
OL
id|PT_F31
op_plus
l_int|16
)paren
r_return
id|access_fr
c_func
(paren
op_amp
id|info
comma
(paren
id|addr
op_minus
id|PT_F16
)paren
op_div
l_int|16
op_plus
l_int|16
comma
(paren
id|addr
op_amp
l_int|8
)paren
op_ne
l_int|0
comma
id|data
comma
id|write_access
)paren
suffix:semicolon
r_else
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: rejecting access to register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
)brace
)brace
r_else
r_if
c_cond
(paren
id|addr
OL
id|PT_F9
op_plus
l_int|16
)paren
(brace
multiline_comment|/* scratch state */
r_switch
c_cond
(paren
id|addr
)paren
(brace
r_case
id|PT_AR_BSP
suffix:colon
multiline_comment|/*&n;&t;&t;&t; * By convention, we use PT_AR_BSP to refer to the end of the user-level&n;&t;&t;&t; * backing store.  Use ia64_rse_skip_regs(PT_AR_BSP, -CFM.sof) to get&n;&t;&t;&t; * the real value of ar.bsp at the time the kernel was entered.&n;&t;&t;&t; *&n;&t;&t;&t; * Furthermore, when changing the contents of PT_AR_BSP (or&n;&t;&t;&t; * PT_CFM) we MUST copy any users-level stacked registers that are&n;&t;&t;&t; * stored on the kernel stack back to user-space because&n;&t;&t;&t; * otherwise, we might end up clobbering kernel stacked registers.&n;&t;&t;&t; * Also, if this happens while the task is blocked in a system&n;&t;&t;&t; * call, which convert the state such that the non-system-call&n;&t;&t;&t; * exit path is used.  This ensures that the proper state will be&n;&t;&t;&t; * picked up when resuming execution.  However, it *also* means&n;&t;&t;&t; * that once we write PT_AR_BSP/PT_CFM, it won&squot;t be possible to&n;&t;&t;&t; * modify the syscall arguments of the pending system call any&n;&t;&t;&t; * longer.  This shouldn&squot;t be an issue because modifying&n;&t;&t;&t; * PT_AR_BSP/PT_CFM generally implies that we&squot;re either abandoning&n;&t;&t;&t; * the pending system call or that we defer it&squot;s re-execution&n;&t;&t;&t; * (e.g., due to GDB doing an inferior function call).&n;&t;&t;&t; */
id|urbs_end
op_assign
id|ia64_get_user_rbs_end
c_func
(paren
id|child
comma
id|pt
comma
op_amp
id|cfm
)paren
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
(brace
r_if
c_cond
(paren
op_star
id|data
op_ne
id|urbs_end
)paren
(brace
r_if
c_cond
(paren
id|ia64_sync_user_rbs
c_func
(paren
id|child
comma
id|sw
comma
id|pt-&gt;ar_bspstore
comma
id|urbs_end
)paren
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|in_syscall
c_func
(paren
id|pt
)paren
)paren
id|convert_to_non_syscall
c_func
(paren
id|child
comma
id|pt
comma
id|cfm
)paren
suffix:semicolon
multiline_comment|/* simulate user-level write of ar.bsp: */
id|pt-&gt;loadrs
op_assign
l_int|0
suffix:semicolon
id|pt-&gt;ar_bspstore
op_assign
op_star
id|data
suffix:semicolon
)brace
)brace
r_else
op_star
id|data
op_assign
id|urbs_end
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|PT_CFM
suffix:colon
id|urbs_end
op_assign
id|ia64_get_user_rbs_end
c_func
(paren
id|child
comma
id|pt
comma
op_amp
id|cfm
)paren
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
(brace
r_if
c_cond
(paren
(paren
(paren
id|cfm
op_xor
op_star
id|data
)paren
op_amp
l_int|0x3fffffffffU
)paren
op_ne
l_int|0
)paren
(brace
r_if
c_cond
(paren
id|ia64_sync_user_rbs
c_func
(paren
id|child
comma
id|sw
comma
id|pt-&gt;ar_bspstore
comma
id|urbs_end
)paren
OL
l_int|0
)paren
r_return
op_minus
l_int|1
suffix:semicolon
r_if
c_cond
(paren
id|in_syscall
c_func
(paren
id|pt
)paren
)paren
id|convert_to_non_syscall
c_func
(paren
id|child
comma
id|pt
comma
id|cfm
)paren
suffix:semicolon
id|pt-&gt;cr_ifs
op_assign
(paren
(paren
id|pt-&gt;cr_ifs
op_amp
op_complement
l_int|0x3fffffffffUL
)paren
op_or
(paren
op_star
id|data
op_amp
l_int|0x3fffffffffUL
)paren
)paren
suffix:semicolon
)brace
)brace
r_else
op_star
id|data
op_assign
id|cfm
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|PT_CR_IPSR
suffix:colon
r_if
c_cond
(paren
id|write_access
)paren
id|pt-&gt;cr_ipsr
op_assign
(paren
(paren
op_star
id|data
op_amp
id|IPSR_WRITE_MASK
)paren
op_or
(paren
id|pt-&gt;cr_ipsr
op_amp
op_complement
id|IPSR_WRITE_MASK
)paren
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
(paren
id|pt-&gt;cr_ipsr
op_amp
id|IPSR_READ_MASK
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
r_case
id|PT_AR_RNAT
suffix:colon
id|urbs_end
op_assign
id|ia64_get_user_rbs_end
c_func
(paren
id|child
comma
id|pt
comma
l_int|NULL
)paren
suffix:semicolon
id|rnat_addr
op_assign
(paren
r_int
)paren
id|ia64_rse_rnat_addr
c_func
(paren
(paren
r_int
op_star
)paren
id|urbs_end
)paren
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
r_return
id|ia64_poke
c_func
(paren
id|child
comma
id|sw
comma
id|urbs_end
comma
id|rnat_addr
comma
op_star
id|data
)paren
suffix:semicolon
r_else
r_return
id|ia64_peek
c_func
(paren
id|child
comma
id|sw
comma
id|urbs_end
comma
id|rnat_addr
comma
id|data
)paren
suffix:semicolon
r_case
id|PT_R1
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|r1
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_R2
suffix:colon
r_case
id|PT_R3
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|r2
)paren
op_plus
id|addr
op_minus
id|PT_R2
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_R8
suffix:colon
r_case
id|PT_R9
suffix:colon
r_case
id|PT_R10
suffix:colon
r_case
id|PT_R11
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|r8
)paren
op_plus
id|addr
op_minus
id|PT_R8
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_R12
suffix:colon
r_case
id|PT_R13
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|r12
)paren
op_plus
id|addr
op_minus
id|PT_R12
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_R14
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|r14
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_R15
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|r15
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_R16
suffix:colon
r_case
id|PT_R17
suffix:colon
r_case
id|PT_R18
suffix:colon
r_case
id|PT_R19
suffix:colon
r_case
id|PT_R20
suffix:colon
r_case
id|PT_R21
suffix:colon
r_case
id|PT_R22
suffix:colon
r_case
id|PT_R23
suffix:colon
r_case
id|PT_R24
suffix:colon
r_case
id|PT_R25
suffix:colon
r_case
id|PT_R26
suffix:colon
r_case
id|PT_R27
suffix:colon
r_case
id|PT_R28
suffix:colon
r_case
id|PT_R29
suffix:colon
r_case
id|PT_R30
suffix:colon
r_case
id|PT_R31
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|r16
)paren
op_plus
id|addr
op_minus
id|PT_R16
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_B0
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|b0
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_B6
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|b6
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_B7
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|b7
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_F6
suffix:colon
r_case
id|PT_F6
op_plus
l_int|8
suffix:colon
r_case
id|PT_F7
suffix:colon
r_case
id|PT_F7
op_plus
l_int|8
suffix:colon
r_case
id|PT_F8
suffix:colon
r_case
id|PT_F8
op_plus
l_int|8
suffix:colon
r_case
id|PT_F9
suffix:colon
r_case
id|PT_F9
op_plus
l_int|8
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|f6
)paren
op_plus
id|addr
op_minus
id|PT_F6
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_AR_BSPSTORE
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|ar_bspstore
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_AR_RSC
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|ar_rsc
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_AR_UNAT
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|ar_unat
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_AR_PFS
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|ar_pfs
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_AR_CCV
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|ar_ccv
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_AR_FPSR
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|ar_fpsr
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_CR_IIP
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|cr_iip
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
r_case
id|PT_PR
suffix:colon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|pr
)paren
)paren
suffix:semicolon
r_break
suffix:semicolon
multiline_comment|/* scratch register */
r_default
suffix:colon
multiline_comment|/* disallow accessing anything else... */
id|dprintk
c_func
(paren
l_string|&quot;ptrace: rejecting access to register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
)brace
r_else
r_if
c_cond
(paren
id|addr
op_le
id|PT_AR_SSD
)paren
(brace
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
(paren
(paren
r_int
)paren
id|pt
op_plus
m_offsetof
(paren
r_struct
id|pt_regs
comma
id|ar_csd
)paren
op_plus
id|addr
op_minus
id|PT_AR_CSD
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* access debug registers */
r_if
c_cond
(paren
id|addr
op_ge
id|PT_IBR
)paren
(brace
id|regnum
op_assign
(paren
id|addr
op_minus
id|PT_IBR
)paren
op_rshift
l_int|3
suffix:semicolon
id|ptr
op_assign
op_amp
id|child-&gt;thread.ibr
(braket
l_int|0
)braket
suffix:semicolon
)brace
r_else
(brace
id|regnum
op_assign
(paren
id|addr
op_minus
id|PT_DBR
)paren
op_rshift
l_int|3
suffix:semicolon
id|ptr
op_assign
op_amp
id|child-&gt;thread.dbr
(braket
l_int|0
)braket
suffix:semicolon
)brace
r_if
c_cond
(paren
id|regnum
op_ge
l_int|8
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace: rejecting access to register address 0x%lx&bslash;n&quot;
comma
id|addr
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
macro_line|#ifdef CONFIG_PERFMON
multiline_comment|/*&n;&t;&t; * Check if debug registers are used by perfmon. This test must be done&n;&t;&t; * once we know that we can do the operation, i.e. the arguments are all&n;&t;&t; * valid, but before we start modifying the state.&n;&t;&t; *&n;&t;&t; * Perfmon needs to keep a count of how many processes are trying to&n;&t;&t; * modify the debug registers for system wide monitoring sessions.&n;&t;&t; *&n;&t;&t; * We also include read access here, because they may cause the&n;&t;&t; * PMU-installed debug register state (dbr[], ibr[]) to be reset. The two&n;&t;&t; * arrays are also used by perfmon, but we do not use&n;&t;&t; * IA64_THREAD_DBG_VALID. The registers are restored by the PMU context&n;&t;&t; * switch code.&n;&t;&t; */
r_if
c_cond
(paren
id|pfm_use_debug_registers
c_func
(paren
id|child
)paren
)paren
r_return
op_minus
l_int|1
suffix:semicolon
macro_line|#endif
r_if
c_cond
(paren
op_logical_neg
(paren
id|child-&gt;thread.flags
op_amp
id|IA64_THREAD_DBG_VALID
)paren
)paren
(brace
id|child-&gt;thread.flags
op_or_assign
id|IA64_THREAD_DBG_VALID
suffix:semicolon
id|memset
c_func
(paren
id|child-&gt;thread.dbr
comma
l_int|0
comma
r_sizeof
(paren
id|child-&gt;thread.dbr
)paren
)paren
suffix:semicolon
id|memset
c_func
(paren
id|child-&gt;thread.ibr
comma
l_int|0
comma
r_sizeof
(paren
id|child-&gt;thread.ibr
)paren
)paren
suffix:semicolon
)brace
id|ptr
op_add_assign
id|regnum
suffix:semicolon
r_if
c_cond
(paren
id|write_access
)paren
multiline_comment|/* don&squot;t let the user set kernel-level breakpoints... */
op_star
id|ptr
op_assign
op_star
id|data
op_amp
op_complement
(paren
l_int|7UL
op_lshift
l_int|56
)paren
suffix:semicolon
r_else
op_star
id|data
op_assign
op_star
id|ptr
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_if
c_cond
(paren
id|write_access
)paren
op_star
id|ptr
op_assign
op_star
id|data
suffix:semicolon
r_else
op_star
id|data
op_assign
op_star
id|ptr
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
r_static
r_int
DECL|function|ptrace_getregs
id|ptrace_getregs
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|pt_all_user_regs
op_star
id|ppr
)paren
(brace
r_struct
id|switch_stack
op_star
id|sw
suffix:semicolon
r_struct
id|pt_regs
op_star
id|pt
suffix:semicolon
r_int
id|ret
comma
id|retval
suffix:semicolon
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_char
id|nat
op_assign
l_int|0
suffix:semicolon
r_int
id|i
suffix:semicolon
id|retval
op_assign
id|verify_area
c_func
(paren
id|VERIFY_WRITE
comma
id|ppr
comma
r_sizeof
(paren
r_struct
id|pt_all_user_regs
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|retval
op_ne
l_int|0
)paren
(brace
r_return
op_minus
id|EIO
suffix:semicolon
)brace
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|sw
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
(paren
id|child-&gt;thread.ksp
op_plus
l_int|16
)paren
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
(brace
r_return
op_minus
id|EIO
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
(paren
r_int
r_int
)paren
id|ppr
op_amp
l_int|0x7
)paren
op_ne
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace:unaligned register address %p&bslash;n&quot;
comma
id|ppr
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
)brace
id|retval
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* control regs */
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;cr_iip
comma
op_amp
id|ppr-&gt;cr_iip
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_CR_IPSR
comma
op_amp
id|ppr-&gt;cr_ipsr
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* app regs */
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;ar_pfs
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_PFS
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;ar_rsc
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_RSC
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;ar_bspstore
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_BSPSTORE
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;ar_unat
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_UNAT
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;ar_ccv
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_CCV
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;ar_fpsr
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_FPSR
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_EC
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_EC
)braket
comma
l_int|0
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_LC
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_LC
)braket
comma
l_int|0
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_RNAT
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_RNAT
)braket
comma
l_int|0
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_BSP
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_BSP
)braket
comma
l_int|0
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_CFM
comma
op_amp
id|ppr-&gt;cfm
comma
l_int|0
)paren
suffix:semicolon
multiline_comment|/* gr1-gr3 */
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;gr
(braket
l_int|1
)braket
comma
op_amp
id|pt-&gt;r1
comma
r_sizeof
(paren
r_int
)paren
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;gr
(braket
l_int|2
)braket
comma
op_amp
id|pt-&gt;r2
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|2
)paren
suffix:semicolon
multiline_comment|/* gr4-gr7 */
r_for
c_loop
(paren
id|i
op_assign
l_int|4
suffix:semicolon
id|i
OL
l_int|8
suffix:semicolon
id|i
op_increment
)paren
(brace
id|retval
op_or_assign
id|unw_access_gr
c_func
(paren
op_amp
id|info
comma
id|i
comma
op_amp
id|ppr-&gt;gr
(braket
id|i
)braket
comma
op_amp
id|nat
comma
l_int|0
)paren
suffix:semicolon
)brace
multiline_comment|/* gr8-gr11 */
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;gr
(braket
l_int|8
)braket
comma
op_amp
id|pt-&gt;r8
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|4
)paren
suffix:semicolon
multiline_comment|/* gr12-gr15 */
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;gr
(braket
l_int|12
)braket
comma
op_amp
id|pt-&gt;r12
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|2
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;gr
(braket
l_int|14
)braket
comma
op_amp
id|pt-&gt;r14
comma
r_sizeof
(paren
r_int
)paren
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;gr
(braket
l_int|15
)braket
comma
op_amp
id|pt-&gt;r15
comma
r_sizeof
(paren
r_int
)paren
)paren
suffix:semicolon
multiline_comment|/* gr16-gr31 */
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;gr
(braket
l_int|16
)braket
comma
op_amp
id|pt-&gt;r16
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|16
)paren
suffix:semicolon
multiline_comment|/* b0 */
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;b0
comma
op_amp
id|ppr-&gt;br
(braket
l_int|0
)braket
)paren
suffix:semicolon
multiline_comment|/* b1-b5 */
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
(brace
id|retval
op_or_assign
id|unw_access_br
c_func
(paren
op_amp
id|info
comma
id|i
comma
op_amp
id|ppr-&gt;br
(braket
id|i
)braket
comma
l_int|0
)paren
suffix:semicolon
)brace
multiline_comment|/* b6-b7 */
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;b6
comma
op_amp
id|ppr-&gt;br
(braket
l_int|6
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;b7
comma
op_amp
id|ppr-&gt;br
(braket
l_int|7
)braket
)paren
suffix:semicolon
multiline_comment|/* fr2-fr5 */
r_for
c_loop
(paren
id|i
op_assign
l_int|2
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
(brace
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|0
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
comma
l_int|0
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|1
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
op_plus
l_int|1
comma
l_int|0
)paren
suffix:semicolon
)brace
multiline_comment|/* fr6-fr11 */
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;fr
(braket
l_int|6
)braket
comma
op_amp
id|pt-&gt;f6
comma
r_sizeof
(paren
r_struct
id|ia64_fpreg
)paren
op_star
l_int|6
)paren
suffix:semicolon
multiline_comment|/* fp scratch regs(12-15) */
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;fr
(braket
l_int|12
)braket
comma
op_amp
id|sw-&gt;f12
comma
r_sizeof
(paren
r_struct
id|ia64_fpreg
)paren
op_star
l_int|4
)paren
suffix:semicolon
multiline_comment|/* fr16-fr31 */
r_for
c_loop
(paren
id|i
op_assign
l_int|16
suffix:semicolon
id|i
OL
l_int|32
suffix:semicolon
id|i
op_increment
)paren
(brace
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|0
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
comma
l_int|0
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|1
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
op_plus
l_int|1
comma
l_int|0
)paren
suffix:semicolon
)brace
multiline_comment|/* fph */
id|ia64_flush_fph
c_func
(paren
id|child
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_to_user
c_func
(paren
op_amp
id|ppr-&gt;fr
(braket
l_int|32
)braket
comma
op_amp
id|child-&gt;thread.fph
comma
r_sizeof
(paren
id|ppr-&gt;fr
(braket
l_int|32
)braket
)paren
op_star
l_int|96
)paren
suffix:semicolon
multiline_comment|/*  preds */
id|retval
op_or_assign
id|__put_user
c_func
(paren
id|pt-&gt;pr
comma
op_amp
id|ppr-&gt;pr
)paren
suffix:semicolon
multiline_comment|/* nat bits */
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_NAT_BITS
comma
op_amp
id|ppr-&gt;nat
comma
l_int|0
)paren
suffix:semicolon
id|ret
op_assign
id|retval
ques
c_cond
op_minus
id|EIO
suffix:colon
l_int|0
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
r_static
r_int
DECL|function|ptrace_setregs
id|ptrace_setregs
(paren
r_struct
id|task_struct
op_star
id|child
comma
r_struct
id|pt_all_user_regs
op_star
id|ppr
)paren
(brace
r_struct
id|switch_stack
op_star
id|sw
suffix:semicolon
r_struct
id|pt_regs
op_star
id|pt
suffix:semicolon
r_int
id|ret
comma
id|retval
suffix:semicolon
r_struct
id|unw_frame_info
id|info
suffix:semicolon
r_char
id|nat
op_assign
l_int|0
suffix:semicolon
r_int
id|i
suffix:semicolon
id|retval
op_assign
id|verify_area
c_func
(paren
id|VERIFY_READ
comma
id|ppr
comma
r_sizeof
(paren
r_struct
id|pt_all_user_regs
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|retval
op_ne
l_int|0
)paren
(brace
r_return
op_minus
id|EIO
suffix:semicolon
)brace
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|sw
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
(paren
id|child-&gt;thread.ksp
op_plus
l_int|16
)paren
suffix:semicolon
id|unw_init_from_blocked_task
c_func
(paren
op_amp
id|info
comma
id|child
)paren
suffix:semicolon
r_if
c_cond
(paren
id|unw_unwind_to_user
c_func
(paren
op_amp
id|info
)paren
OL
l_int|0
)paren
(brace
r_return
op_minus
id|EIO
suffix:semicolon
)brace
r_if
c_cond
(paren
(paren
(paren
r_int
r_int
)paren
id|ppr
op_amp
l_int|0x7
)paren
op_ne
l_int|0
)paren
(brace
id|dprintk
c_func
(paren
l_string|&quot;ptrace:unaligned register address %p&bslash;n&quot;
comma
id|ppr
)paren
suffix:semicolon
r_return
op_minus
id|EIO
suffix:semicolon
)brace
id|retval
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* control regs */
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;cr_iip
comma
op_amp
id|ppr-&gt;cr_iip
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_CR_IPSR
comma
op_amp
id|ppr-&gt;cr_ipsr
comma
l_int|1
)paren
suffix:semicolon
multiline_comment|/* app regs */
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;ar_pfs
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_PFS
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;ar_rsc
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_RSC
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;ar_bspstore
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_BSPSTORE
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;ar_unat
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_UNAT
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;ar_ccv
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_CCV
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;ar_fpsr
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_FPSR
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_EC
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_EC
)braket
comma
l_int|1
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_LC
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_LC
)braket
comma
l_int|1
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_RNAT
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_RNAT
)braket
comma
l_int|1
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_AR_BSP
comma
op_amp
id|ppr-&gt;ar
(braket
id|PT_AUR_BSP
)braket
comma
l_int|1
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_CFM
comma
op_amp
id|ppr-&gt;cfm
comma
l_int|1
)paren
suffix:semicolon
multiline_comment|/* gr1-gr3 */
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;r1
comma
op_amp
id|ppr-&gt;gr
(braket
l_int|1
)braket
comma
r_sizeof
(paren
r_int
)paren
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;r2
comma
op_amp
id|ppr-&gt;gr
(braket
l_int|2
)braket
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|2
)paren
suffix:semicolon
multiline_comment|/* gr4-gr7 */
r_for
c_loop
(paren
id|i
op_assign
l_int|4
suffix:semicolon
id|i
OL
l_int|8
suffix:semicolon
id|i
op_increment
)paren
(brace
r_int
id|ret
op_assign
id|unw_get_gr
c_func
(paren
op_amp
id|info
comma
id|i
comma
op_amp
id|ppr-&gt;gr
(braket
id|i
)braket
comma
op_amp
id|nat
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
(brace
r_return
id|ret
suffix:semicolon
)brace
id|retval
op_or_assign
id|unw_access_gr
c_func
(paren
op_amp
id|info
comma
id|i
comma
op_amp
id|ppr-&gt;gr
(braket
id|i
)braket
comma
op_amp
id|nat
comma
l_int|1
)paren
suffix:semicolon
)brace
multiline_comment|/* gr8-gr11 */
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;r8
comma
op_amp
id|ppr-&gt;gr
(braket
l_int|8
)braket
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|4
)paren
suffix:semicolon
multiline_comment|/* gr12-gr15 */
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;r12
comma
op_amp
id|ppr-&gt;gr
(braket
l_int|12
)braket
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|2
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;r14
comma
op_amp
id|ppr-&gt;gr
(braket
l_int|14
)braket
comma
r_sizeof
(paren
r_int
)paren
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;r15
comma
op_amp
id|ppr-&gt;gr
(braket
l_int|15
)braket
comma
r_sizeof
(paren
r_int
)paren
)paren
suffix:semicolon
multiline_comment|/* gr16-gr31 */
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;r16
comma
op_amp
id|ppr-&gt;gr
(braket
l_int|16
)braket
comma
r_sizeof
(paren
r_int
)paren
op_star
l_int|16
)paren
suffix:semicolon
multiline_comment|/* b0 */
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;b0
comma
op_amp
id|ppr-&gt;br
(braket
l_int|0
)braket
)paren
suffix:semicolon
multiline_comment|/* b1-b5 */
r_for
c_loop
(paren
id|i
op_assign
l_int|1
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
(brace
id|retval
op_or_assign
id|unw_access_br
c_func
(paren
op_amp
id|info
comma
id|i
comma
op_amp
id|ppr-&gt;br
(braket
id|i
)braket
comma
l_int|1
)paren
suffix:semicolon
)brace
multiline_comment|/* b6-b7 */
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;b6
comma
op_amp
id|ppr-&gt;br
(braket
l_int|6
)braket
)paren
suffix:semicolon
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;b7
comma
op_amp
id|ppr-&gt;br
(braket
l_int|7
)braket
)paren
suffix:semicolon
multiline_comment|/* fr2-fr5 */
r_for
c_loop
(paren
id|i
op_assign
l_int|2
suffix:semicolon
id|i
OL
l_int|6
suffix:semicolon
id|i
op_increment
)paren
(brace
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|0
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
comma
l_int|1
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|1
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
op_plus
l_int|1
comma
l_int|1
)paren
suffix:semicolon
)brace
multiline_comment|/* fr6-fr11 */
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|pt-&gt;f6
comma
op_amp
id|ppr-&gt;fr
(braket
l_int|6
)braket
comma
r_sizeof
(paren
id|ppr-&gt;fr
(braket
l_int|6
)braket
)paren
op_star
l_int|6
)paren
suffix:semicolon
multiline_comment|/* fp scratch regs(12-15) */
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|sw-&gt;f12
comma
op_amp
id|ppr-&gt;fr
(braket
l_int|12
)braket
comma
r_sizeof
(paren
id|ppr-&gt;fr
(braket
l_int|12
)braket
)paren
op_star
l_int|4
)paren
suffix:semicolon
multiline_comment|/* fr16-fr31 */
r_for
c_loop
(paren
id|i
op_assign
l_int|16
suffix:semicolon
id|i
OL
l_int|32
suffix:semicolon
id|i
op_increment
)paren
(brace
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|0
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
comma
l_int|1
)paren
suffix:semicolon
id|retval
op_or_assign
id|access_fr
c_func
(paren
op_amp
id|info
comma
id|i
comma
l_int|1
comma
(paren
r_int
r_int
op_star
)paren
op_amp
id|ppr-&gt;fr
(braket
id|i
)braket
op_plus
l_int|1
comma
l_int|1
)paren
suffix:semicolon
)brace
multiline_comment|/* fph */
id|ia64_sync_fph
c_func
(paren
id|child
)paren
suffix:semicolon
id|retval
op_or_assign
id|__copy_from_user
c_func
(paren
op_amp
id|child-&gt;thread.fph
comma
op_amp
id|ppr-&gt;fr
(braket
l_int|32
)braket
comma
r_sizeof
(paren
id|ppr-&gt;fr
(braket
l_int|32
)braket
)paren
op_star
l_int|96
)paren
suffix:semicolon
multiline_comment|/* preds */
id|retval
op_or_assign
id|__get_user
c_func
(paren
id|pt-&gt;pr
comma
op_amp
id|ppr-&gt;pr
)paren
suffix:semicolon
multiline_comment|/* nat bits */
id|retval
op_or_assign
id|access_uarea
c_func
(paren
id|child
comma
id|PT_NAT_BITS
comma
op_amp
id|ppr-&gt;nat
comma
l_int|1
)paren
suffix:semicolon
id|ret
op_assign
id|retval
ques
c_cond
op_minus
id|EIO
suffix:colon
l_int|0
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
multiline_comment|/*&n; * Called by kernel/ptrace.c when detaching..&n; *&n; * Make sure the single step bit is not set.&n; */
r_void
DECL|function|ptrace_disable
id|ptrace_disable
(paren
r_struct
id|task_struct
op_star
id|child
)paren
(brace
r_struct
id|ia64_psr
op_star
id|child_psr
op_assign
id|ia64_psr
c_func
(paren
id|ia64_task_regs
c_func
(paren
id|child
)paren
)paren
suffix:semicolon
multiline_comment|/* make sure the single step/take-branch tra bits are not set: */
id|child_psr-&gt;ss
op_assign
l_int|0
suffix:semicolon
id|child_psr-&gt;tb
op_assign
l_int|0
suffix:semicolon
)brace
id|asmlinkage
r_int
DECL|function|sys_ptrace
id|sys_ptrace
(paren
r_int
id|request
comma
id|pid_t
id|pid
comma
r_int
r_int
id|addr
comma
r_int
r_int
id|data
comma
r_int
id|arg4
comma
r_int
id|arg5
comma
r_int
id|arg6
comma
r_int
id|arg7
comma
r_int
id|stack
)paren
(brace
r_struct
id|pt_regs
op_star
id|pt
comma
op_star
id|regs
op_assign
(paren
r_struct
id|pt_regs
op_star
)paren
op_amp
id|stack
suffix:semicolon
r_int
r_int
id|urbs_end
comma
id|peek_or_poke
suffix:semicolon
r_struct
id|task_struct
op_star
id|child
suffix:semicolon
r_struct
id|switch_stack
op_star
id|sw
suffix:semicolon
r_int
id|ret
suffix:semicolon
id|lock_kernel
c_func
(paren
)paren
suffix:semicolon
id|ret
op_assign
op_minus
id|EPERM
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_TRACEME
)paren
(brace
multiline_comment|/* are we already being traced? */
r_if
c_cond
(paren
id|current-&gt;ptrace
op_amp
id|PT_PTRACED
)paren
r_goto
id|out
suffix:semicolon
id|ret
op_assign
id|security_ptrace
c_func
(paren
id|current-&gt;parent
comma
id|current
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
)paren
r_goto
id|out
suffix:semicolon
id|current-&gt;ptrace
op_or_assign
id|PT_PTRACED
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out
suffix:semicolon
)brace
id|peek_or_poke
op_assign
(paren
id|request
op_eq
id|PTRACE_PEEKTEXT
op_logical_or
id|request
op_eq
id|PTRACE_PEEKDATA
op_logical_or
id|request
op_eq
id|PTRACE_POKETEXT
op_logical_or
id|request
op_eq
id|PTRACE_POKEDATA
)paren
suffix:semicolon
id|ret
op_assign
op_minus
id|ESRCH
suffix:semicolon
id|read_lock
c_func
(paren
op_amp
id|tasklist_lock
)paren
suffix:semicolon
(brace
id|child
op_assign
id|find_task_by_pid
c_func
(paren
id|pid
)paren
suffix:semicolon
r_if
c_cond
(paren
id|child
)paren
(brace
r_if
c_cond
(paren
id|peek_or_poke
)paren
id|child
op_assign
id|find_thread_for_addr
c_func
(paren
id|child
comma
id|addr
)paren
suffix:semicolon
id|get_task_struct
c_func
(paren
id|child
)paren
suffix:semicolon
)brace
)brace
id|read_unlock
c_func
(paren
op_amp
id|tasklist_lock
)paren
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
id|child
)paren
r_goto
id|out
suffix:semicolon
id|ret
op_assign
op_minus
id|EPERM
suffix:semicolon
r_if
c_cond
(paren
id|pid
op_eq
l_int|1
)paren
multiline_comment|/* no messing around with init! */
r_goto
id|out_tsk
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_ATTACH
)paren
(brace
id|ret
op_assign
id|ptrace_attach
c_func
(paren
id|child
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|ret
op_assign
id|ptrace_check_attach
c_func
(paren
id|child
comma
id|request
op_eq
id|PTRACE_KILL
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
OL
l_int|0
)paren
r_goto
id|out_tsk
suffix:semicolon
id|pt
op_assign
id|ia64_task_regs
c_func
(paren
id|child
)paren
suffix:semicolon
id|sw
op_assign
(paren
r_struct
id|switch_stack
op_star
)paren
(paren
id|child-&gt;thread.ksp
op_plus
l_int|16
)paren
suffix:semicolon
r_switch
c_cond
(paren
id|request
)paren
(brace
r_case
id|PTRACE_PEEKTEXT
suffix:colon
r_case
id|PTRACE_PEEKDATA
suffix:colon
multiline_comment|/* read word at location addr */
id|urbs_end
op_assign
id|ia64_get_user_rbs_end
c_func
(paren
id|child
comma
id|pt
comma
l_int|NULL
)paren
suffix:semicolon
id|ret
op_assign
id|ia64_peek
c_func
(paren
id|child
comma
id|sw
comma
id|urbs_end
comma
id|addr
comma
op_amp
id|data
)paren
suffix:semicolon
r_if
c_cond
(paren
id|ret
op_eq
l_int|0
)paren
(brace
id|ret
op_assign
id|data
suffix:semicolon
id|regs-&gt;r8
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* ensure &quot;ret&quot; is not mistaken as an error code */
)brace
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_POKETEXT
suffix:colon
r_case
id|PTRACE_POKEDATA
suffix:colon
multiline_comment|/* write the word at location addr */
id|urbs_end
op_assign
id|ia64_get_user_rbs_end
c_func
(paren
id|child
comma
id|pt
comma
l_int|NULL
)paren
suffix:semicolon
id|ret
op_assign
id|ia64_poke
c_func
(paren
id|child
comma
id|sw
comma
id|urbs_end
comma
id|addr
comma
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_PEEKUSR
suffix:colon
multiline_comment|/* read the word at addr in the USER area */
r_if
c_cond
(paren
id|access_uarea
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|data
comma
l_int|0
)paren
OL
l_int|0
)paren
(brace
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|ret
op_assign
id|data
suffix:semicolon
id|regs-&gt;r8
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* ensure &quot;ret&quot; is not mistaken as an error code */
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_POKEUSR
suffix:colon
multiline_comment|/* write the word at addr in the USER area */
r_if
c_cond
(paren
id|access_uarea
c_func
(paren
id|child
comma
id|addr
comma
op_amp
id|data
comma
l_int|1
)paren
OL
l_int|0
)paren
(brace
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_OLD_GETSIGINFO
suffix:colon
multiline_comment|/* for backwards-compatibility */
id|ret
op_assign
id|ptrace_request
c_func
(paren
id|child
comma
id|PTRACE_GETSIGINFO
comma
id|addr
comma
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_OLD_SETSIGINFO
suffix:colon
multiline_comment|/* for backwards-compatibility */
id|ret
op_assign
id|ptrace_request
c_func
(paren
id|child
comma
id|PTRACE_SETSIGINFO
comma
id|addr
comma
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_SYSCALL
suffix:colon
multiline_comment|/* continue and stop at next (return from) syscall */
r_case
id|PTRACE_CONT
suffix:colon
multiline_comment|/* restart after signal. */
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_if
c_cond
(paren
id|data
OG
id|_NSIG
)paren
r_goto
id|out_tsk
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_SYSCALL
)paren
id|set_tsk_thread_flag
c_func
(paren
id|child
comma
id|TIF_SYSCALL_TRACE
)paren
suffix:semicolon
r_else
id|clear_tsk_thread_flag
c_func
(paren
id|child
comma
id|TIF_SYSCALL_TRACE
)paren
suffix:semicolon
id|child-&gt;exit_code
op_assign
id|data
suffix:semicolon
multiline_comment|/* make sure the single step/taken-branch trap bits are not set: */
id|ia64_psr
c_func
(paren
id|pt
)paren
op_member_access_from_pointer
id|ss
op_assign
l_int|0
suffix:semicolon
id|ia64_psr
c_func
(paren
id|pt
)paren
op_member_access_from_pointer
id|tb
op_assign
l_int|0
suffix:semicolon
id|wake_up_process
c_func
(paren
id|child
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_KILL
suffix:colon
multiline_comment|/*&n;&t;&t; * Make the child exit.  Best I can do is send it a&n;&t;&t; * sigkill.  Perhaps it should be put in the status&n;&t;&t; * that it wants to exit.&n;&t;&t; */
r_if
c_cond
(paren
id|child-&gt;state
op_eq
id|TASK_ZOMBIE
)paren
multiline_comment|/* already dead */
r_goto
id|out_tsk
suffix:semicolon
id|child-&gt;exit_code
op_assign
id|SIGKILL
suffix:semicolon
multiline_comment|/* make sure the single step/take-branch tra bits are not set: */
id|ia64_psr
c_func
(paren
id|pt
)paren
op_member_access_from_pointer
id|ss
op_assign
l_int|0
suffix:semicolon
id|ia64_psr
c_func
(paren
id|pt
)paren
op_member_access_from_pointer
id|tb
op_assign
l_int|0
suffix:semicolon
id|wake_up_process
c_func
(paren
id|child
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_SINGLESTEP
suffix:colon
multiline_comment|/* let child execute for one instruction */
r_case
id|PTRACE_SINGLEBLOCK
suffix:colon
id|ret
op_assign
op_minus
id|EIO
suffix:semicolon
r_if
c_cond
(paren
id|data
OG
id|_NSIG
)paren
r_goto
id|out_tsk
suffix:semicolon
id|clear_tsk_thread_flag
c_func
(paren
id|child
comma
id|TIF_SYSCALL_TRACE
)paren
suffix:semicolon
r_if
c_cond
(paren
id|request
op_eq
id|PTRACE_SINGLESTEP
)paren
(brace
id|ia64_psr
c_func
(paren
id|pt
)paren
op_member_access_from_pointer
id|ss
op_assign
l_int|1
suffix:semicolon
)brace
r_else
(brace
id|ia64_psr
c_func
(paren
id|pt
)paren
op_member_access_from_pointer
id|tb
op_assign
l_int|1
suffix:semicolon
)brace
id|child-&gt;exit_code
op_assign
id|data
suffix:semicolon
multiline_comment|/* give it a chance to run. */
id|wake_up_process
c_func
(paren
id|child
)paren
suffix:semicolon
id|ret
op_assign
l_int|0
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_DETACH
suffix:colon
multiline_comment|/* detach a process that was attached. */
id|ret
op_assign
id|ptrace_detach
c_func
(paren
id|child
comma
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_GETREGS
suffix:colon
id|ret
op_assign
id|ptrace_getregs
c_func
(paren
id|child
comma
(paren
r_struct
id|pt_all_user_regs
op_star
)paren
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_case
id|PTRACE_SETREGS
suffix:colon
id|ret
op_assign
id|ptrace_setregs
c_func
(paren
id|child
comma
(paren
r_struct
id|pt_all_user_regs
op_star
)paren
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
r_default
suffix:colon
id|ret
op_assign
id|ptrace_request
c_func
(paren
id|child
comma
id|request
comma
id|addr
comma
id|data
)paren
suffix:semicolon
r_goto
id|out_tsk
suffix:semicolon
)brace
id|out_tsk
suffix:colon
id|put_task_struct
c_func
(paren
id|child
)paren
suffix:semicolon
id|out
suffix:colon
id|unlock_kernel
c_func
(paren
)paren
suffix:semicolon
r_return
id|ret
suffix:semicolon
)brace
r_void
DECL|function|syscall_trace
id|syscall_trace
(paren
r_void
)paren
(brace
r_if
c_cond
(paren
op_logical_neg
id|test_thread_flag
c_func
(paren
id|TIF_SYSCALL_TRACE
)paren
)paren
r_return
suffix:semicolon
r_if
c_cond
(paren
op_logical_neg
(paren
id|current-&gt;ptrace
op_amp
id|PT_PTRACED
)paren
)paren
r_return
suffix:semicolon
multiline_comment|/*&n;&t; * The 0x80 provides a way for the tracing parent to distinguish between a syscall&n;&t; * stop and SIGTRAP delivery.&n;&t; */
id|ptrace_notify
c_func
(paren
id|SIGTRAP
op_or
(paren
(paren
id|current-&gt;ptrace
op_amp
id|PT_TRACESYSGOOD
)paren
ques
c_cond
l_int|0x80
suffix:colon
l_int|0
)paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * This isn&squot;t the same as continuing with a signal, but it will do for normal use.&n;&t; * strace only continues with a signal if the stopping signal is not SIGTRAP.&n;&t; * -brl&n;&t; */
r_if
c_cond
(paren
id|current-&gt;exit_code
)paren
(brace
id|send_sig
c_func
(paren
id|current-&gt;exit_code
comma
id|current
comma
l_int|1
)paren
suffix:semicolon
id|current-&gt;exit_code
op_assign
l_int|0
suffix:semicolon
)brace
)brace
multiline_comment|/* &quot;asmlinkage&quot; so the input arguments are preserved... */
id|asmlinkage
r_void
DECL|function|syscall_trace_enter
id|syscall_trace_enter
(paren
r_int
id|arg0
comma
r_int
id|arg1
comma
r_int
id|arg2
comma
r_int
id|arg3
comma
r_int
id|arg4
comma
r_int
id|arg5
comma
r_int
id|arg6
comma
r_int
id|arg7
comma
r_int
id|stack
)paren
(brace
r_struct
id|pt_regs
op_star
id|regs
op_assign
(paren
r_struct
id|pt_regs
op_star
)paren
op_amp
id|stack
suffix:semicolon
r_int
id|syscall
suffix:semicolon
r_if
c_cond
(paren
id|unlikely
c_func
(paren
id|current-&gt;audit_context
)paren
)paren
(brace
r_if
c_cond
(paren
id|IS_IA32_PROCESS
c_func
(paren
id|regs
)paren
)paren
id|syscall
op_assign
id|regs-&gt;r1
suffix:semicolon
r_else
id|syscall
op_assign
id|regs-&gt;r15
suffix:semicolon
id|audit_syscall_entry
c_func
(paren
id|current
comma
id|syscall
comma
id|arg0
comma
id|arg1
comma
id|arg2
comma
id|arg3
)paren
suffix:semicolon
)brace
r_if
c_cond
(paren
id|test_thread_flag
c_func
(paren
id|TIF_SYSCALL_TRACE
)paren
op_logical_and
(paren
id|current-&gt;ptrace
op_amp
id|PT_PTRACED
)paren
)paren
id|syscall_trace
c_func
(paren
)paren
suffix:semicolon
)brace
multiline_comment|/* &quot;asmlinkage&quot; so the input arguments are preserved... */
id|asmlinkage
r_void
DECL|function|syscall_trace_leave
id|syscall_trace_leave
(paren
r_int
id|arg0
comma
r_int
id|arg1
comma
r_int
id|arg2
comma
r_int
id|arg3
comma
r_int
id|arg4
comma
r_int
id|arg5
comma
r_int
id|arg6
comma
r_int
id|arg7
comma
r_int
id|stack
)paren
(brace
r_if
c_cond
(paren
id|unlikely
c_func
(paren
id|current-&gt;audit_context
)paren
)paren
id|audit_syscall_exit
c_func
(paren
id|current
comma
(paren
(paren
r_struct
id|pt_regs
op_star
)paren
op_amp
id|stack
)paren
op_member_access_from_pointer
id|r8
)paren
suffix:semicolon
r_if
c_cond
(paren
id|test_thread_flag
c_func
(paren
id|TIF_SYSCALL_TRACE
)paren
op_logical_and
(paren
id|current-&gt;ptrace
op_amp
id|PT_PTRACED
)paren
)paren
id|syscall_trace
c_func
(paren
)paren
suffix:semicolon
)brace
eof
