Error: Can't find inout port 'instr_out' on reference to 'memory' in 'MIPS'. (LINK-1)
Warning: Unable to resolve reference 'memory' in 'MIPS'. (LINK-5)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MIPS
Version: R-2020.09
Date   : Mon Dec 23 15:13:38 2024
****************************************

Operating Conditions: tt_typical_max_0p90v_25c   Library: sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c
Wire Load Model Mode: top

  Startpoint: PC_reg[2] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: PC_reg[31] (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  MIPS               Small                 sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  PC_reg[2]/CK (DFFRPQ_X2M_A9TR)           0.00       0.00 r
  PC_reg[2]/Q (DFFRPQ_X2M_A9TR)            0.15       0.15 r
  U106/Y (NAND2_X1A_A9TR)                  0.05       0.20 f
  U7/Y (NOR2_X1A_A9TR)                     0.06       0.27 r
  U94/Y (NAND2_X1A_A9TR)                   0.04       0.31 f
  U39/Y (NOR2_X2M_A9TR)                    0.04       0.34 r
  U100/Y (NAND2_X1A_A9TR)                  0.04       0.38 f
  U37/Y (NOR2_X3B_A9TR)                    0.03       0.41 r
  U58/Y (NAND2_X2B_A9TR)                   0.02       0.43 f
  U36/Y (NOR2_X3B_A9TR)                    0.03       0.46 r
  U55/Y (NAND2_X2B_A9TR)                   0.02       0.49 f
  U34/Y (NOR2_X2A_A9TR)                    0.03       0.52 r
  U5/Y (XNOR2_X0P7M_A9TR)                  0.04       0.57 r
  PC_reg[31]/D (DFFRPQ_X1M_A9TR)           0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.60       0.60
  clock network delay (ideal)              0.00       0.60
  PC_reg[31]/CK (DFFRPQ_X1M_A9TR)          0.00       0.60 r
  library setup time                      -0.03       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
