Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4.1 (win64) Build 2117270 Tue Jan 30 15:32:00 MST 2018
| Date         : Wed Nov 20 17:00:07 2019
| Host         : DESKTOP-KDNOE8T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_FFT_timing_summary_routed.rpt -rpx Top_FFT_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_FFT
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.706        0.000                      0                 9034        0.026        0.000                      0                 9034        9.020        0.000                       0                  4972  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.706        0.000                      0                 9034        0.026        0.000                      0                 9034        9.020        0.000                       0                  4972  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.706ns  (required time - arrival time)
  Source:                 stage5/rReal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage6/rReal_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.254ns  (logic 8.607ns (64.940%)  route 4.647ns (35.060%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.640ns = ( 24.640 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.784     5.165    stage5/clk_IBUF_BUFG
    SLICE_X95Y55         FDRE                                         r  stage5/rReal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  stage5/rReal_reg[1]/Q
                         net (fo=5, routed)           1.185     6.806    stage5/sr0/rReal_reg[19][1]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124     6.930 r  stage5/sr0/Xr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.930    stage5/bf0/sr_reg[1][3]_0[1]
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.463 r  stage5/bf0/Xr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.463    stage5/bf0/Xr_carry_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  stage5/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.580    stage5/bf0/Xr_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.895 r  stage5/bf0/Xr_carry__1/O[3]
                         net (fo=1, routed)           0.822     8.717    stage5/bf0_n_71
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.307     9.024 r  stage5/buf_re0_i_10/O
                         net (fo=2, routed)           1.081    10.105    stage5/mult0/A[11]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    14.141 r  stage5/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.143    stage5/mult0/buf_re0_n_106
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    15.661 r  stage5/mult0/buf_re/P[12]
                         net (fo=1, routed)           1.557    17.217    stage5/mult0/buf_re_n_93
    SLICE_X101Y58        LUT4 (Prop_lut4_I1_O)        0.124    17.341 r  stage5/mult0/rReal[3]_i_7__3/O
                         net (fo=1, routed)           0.000    17.341    stage5/mult0/rReal[3]_i_7__3_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.739 r  stage5/mult0/rReal_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.739    stage5/mult0/rReal_reg[3]_i_1__3_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  stage5/mult0/rReal_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.853    stage5/mult0/rReal_reg[7]_i_1__3_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  stage5/mult0/rReal_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.967    stage5/mult0/rReal_reg[11]_i_1__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  stage5/mult0/rReal_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.081    stage5/mult0/rReal_reg[15]_i_1__3_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.195 r  stage5/mult0/rReal_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    18.195    stage5/mult0/rReal_reg[19]_i_1__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.418 r  stage5/mult0/rReal_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.418    stage6/D[20]
    SLICE_X101Y63        FDRE                                         r  stage6/rReal_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.603    24.640    stage6/clk_IBUF_BUFG
    SLICE_X101Y63        FDRE                                         r  stage6/rReal_reg[20]/C
                         clock pessimism              0.458    25.098    
                         clock uncertainty           -0.035    25.062    
    SLICE_X101Y63        FDRE (Setup_fdre_C_D)        0.062    25.124    stage6/rReal_reg[20]
  -------------------------------------------------------------------
                         required time                         25.124    
                         arrival time                         -18.418    
  -------------------------------------------------------------------
                         slack                                  6.706    

Slack (MET) :             6.710ns  (required time - arrival time)
  Source:                 stage5/rReal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage6/rReal_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.251ns  (logic 8.604ns (64.933%)  route 4.647ns (35.067%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.784     5.165    stage5/clk_IBUF_BUFG
    SLICE_X95Y55         FDRE                                         r  stage5/rReal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  stage5/rReal_reg[1]/Q
                         net (fo=5, routed)           1.185     6.806    stage5/sr0/rReal_reg[19][1]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124     6.930 r  stage5/sr0/Xr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.930    stage5/bf0/sr_reg[1][3]_0[1]
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.463 r  stage5/bf0/Xr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.463    stage5/bf0/Xr_carry_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  stage5/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.580    stage5/bf0/Xr_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.895 r  stage5/bf0/Xr_carry__1/O[3]
                         net (fo=1, routed)           0.822     8.717    stage5/bf0_n_71
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.307     9.024 r  stage5/buf_re0_i_10/O
                         net (fo=2, routed)           1.081    10.105    stage5/mult0/A[11]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    14.141 r  stage5/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.143    stage5/mult0/buf_re0_n_106
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    15.661 r  stage5/mult0/buf_re/P[12]
                         net (fo=1, routed)           1.557    17.217    stage5/mult0/buf_re_n_93
    SLICE_X101Y58        LUT4 (Prop_lut4_I1_O)        0.124    17.341 r  stage5/mult0/rReal[3]_i_7__3/O
                         net (fo=1, routed)           0.000    17.341    stage5/mult0/rReal[3]_i_7__3_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.739 r  stage5/mult0/rReal_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.739    stage5/mult0/rReal_reg[3]_i_1__3_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  stage5/mult0/rReal_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.853    stage5/mult0/rReal_reg[7]_i_1__3_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  stage5/mult0/rReal_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.967    stage5/mult0/rReal_reg[11]_i_1__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  stage5/mult0/rReal_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.081    stage5/mult0/rReal_reg[15]_i_1__3_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.415 r  stage5/mult0/rReal_reg[19]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    18.415    stage6/D[17]
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.604    24.641    stage6/clk_IBUF_BUFG
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[17]/C
                         clock pessimism              0.458    25.099    
                         clock uncertainty           -0.035    25.063    
    SLICE_X101Y62        FDRE (Setup_fdre_C_D)        0.062    25.125    stage6/rReal_reg[17]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -18.415    
  -------------------------------------------------------------------
                         slack                                  6.710    

Slack (MET) :             6.731ns  (required time - arrival time)
  Source:                 stage5/rReal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage6/rReal_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.230ns  (logic 8.583ns (64.877%)  route 4.647ns (35.123%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.784     5.165    stage5/clk_IBUF_BUFG
    SLICE_X95Y55         FDRE                                         r  stage5/rReal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  stage5/rReal_reg[1]/Q
                         net (fo=5, routed)           1.185     6.806    stage5/sr0/rReal_reg[19][1]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124     6.930 r  stage5/sr0/Xr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.930    stage5/bf0/sr_reg[1][3]_0[1]
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.463 r  stage5/bf0/Xr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.463    stage5/bf0/Xr_carry_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  stage5/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.580    stage5/bf0/Xr_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.895 r  stage5/bf0/Xr_carry__1/O[3]
                         net (fo=1, routed)           0.822     8.717    stage5/bf0_n_71
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.307     9.024 r  stage5/buf_re0_i_10/O
                         net (fo=2, routed)           1.081    10.105    stage5/mult0/A[11]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    14.141 r  stage5/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.143    stage5/mult0/buf_re0_n_106
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    15.661 r  stage5/mult0/buf_re/P[12]
                         net (fo=1, routed)           1.557    17.217    stage5/mult0/buf_re_n_93
    SLICE_X101Y58        LUT4 (Prop_lut4_I1_O)        0.124    17.341 r  stage5/mult0/rReal[3]_i_7__3/O
                         net (fo=1, routed)           0.000    17.341    stage5/mult0/rReal[3]_i_7__3_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.739 r  stage5/mult0/rReal_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.739    stage5/mult0/rReal_reg[3]_i_1__3_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  stage5/mult0/rReal_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.853    stage5/mult0/rReal_reg[7]_i_1__3_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  stage5/mult0/rReal_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.967    stage5/mult0/rReal_reg[11]_i_1__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  stage5/mult0/rReal_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.081    stage5/mult0/rReal_reg[15]_i_1__3_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.394 r  stage5/mult0/rReal_reg[19]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    18.394    stage6/D[19]
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.604    24.641    stage6/clk_IBUF_BUFG
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[19]/C
                         clock pessimism              0.458    25.099    
                         clock uncertainty           -0.035    25.063    
    SLICE_X101Y62        FDRE (Setup_fdre_C_D)        0.062    25.125    stage6/rReal_reg[19]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -18.394    
  -------------------------------------------------------------------
                         slack                                  6.731    

Slack (MET) :             6.760ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage3/rImag_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.153ns  (logic 7.280ns (55.348%)  route 5.873ns (44.652%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 24.659 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.783     5.164    cnt0/clk_IBUF_BUFG
    SLICE_X99Y59         FDSE                                         r  cnt0/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y59         FDSE (Prop_fdse_C_Q)         0.456     5.620 r  cnt0/cnt_reg[0]_rep/Q
                         net (fo=88, routed)          3.791     9.410    stage2/mult0/B[0]
    SLICE_X94Y39         LUT4 (Prop_lut4_I2_O)        0.124     9.534 r  stage2/mult0/buf_im0_i_9/O
                         net (fo=2, routed)           0.957    10.491    stage2/mult0/temp_im[2]
    DSP48_X3Y14          DSP48E1 (Prop_dsp48e1_B[2]_PCOUT[47])
                                                      3.851    14.342 r  stage2/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.344    stage2/mult0/buf_im0_n_106
    DSP48_X3Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[11])
                                                      1.518    15.862 r  stage2/mult0/buf_im/P[11]
                         net (fo=1, routed)           1.123    16.986    stage2/mult0/buf_im_n_94
    SLICE_X92Y39         LUT4 (Prop_lut4_I1_O)        0.124    17.110 r  stage2/mult0/rImag[3]_i_8__0/O
                         net (fo=1, routed)           0.000    17.110    stage2/mult0/rImag[3]_i_8__0_n_0
    SLICE_X92Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.643 r  stage2/mult0/rImag_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.643    stage2/mult0/rImag_reg[3]_i_1__0_n_0
    SLICE_X92Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.760 r  stage2/mult0/rImag_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.760    stage2/mult0/rImag_reg[7]_i_1__0_n_0
    SLICE_X92Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.877 r  stage2/mult0/rImag_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.877    stage2/mult0/rImag_reg[11]_i_1__0_n_0
    SLICE_X92Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.994 r  stage2/mult0/rImag_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.994    stage2/mult0/rImag_reg[15]_i_1__0_n_0
    SLICE_X92Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.317 r  stage2/mult0/rImag_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.317    stage3/D[17]
    SLICE_X92Y43         FDRE                                         r  stage3/rImag_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.622    24.659    stage3/clk_IBUF_BUFG
    SLICE_X92Y43         FDRE                                         r  stage3/rImag_reg[17]/C
                         clock pessimism              0.344    25.003    
                         clock uncertainty           -0.035    24.968    
    SLICE_X92Y43         FDRE (Setup_fdre_C_D)        0.109    25.077    stage3/rImag_reg[17]
  -------------------------------------------------------------------
                         required time                         25.077    
                         arrival time                         -18.317    
  -------------------------------------------------------------------
                         slack                                  6.760    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 cnt0/cnt_reg[0]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage3/rReal_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.071ns  (logic 7.281ns (55.702%)  route 5.790ns (44.298%))
  Logic Levels:           9  (CARRY4=5 DSP48E1=2 LUT4=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.659ns = ( 24.659 - 20.000 ) 
    Source Clock Delay      (SCD):    5.164ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.783     5.164    cnt0/clk_IBUF_BUFG
    SLICE_X99Y59         FDSE                                         r  cnt0/cnt_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y59         FDSE (Prop_fdse_C_Q)         0.456     5.620 r  cnt0/cnt_reg[0]_rep/Q
                         net (fo=88, routed)          3.835     9.455    stage2/mult0/B[0]
    SLICE_X93Y36         LUT4 (Prop_lut4_I1_O)        0.124     9.579 r  stage2/mult0/buf_im_i_5/O
                         net (fo=2, routed)           0.829    10.407    stage2/mult0/temp_re[7]
    DSP48_X3Y16          DSP48E1 (Prop_dsp48e1_B[7]_PCOUT[47])
                                                      3.851    14.258 r  stage2/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.260    stage2/mult0/buf_re0_n_106
    DSP48_X3Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    15.778 r  stage2/mult0/buf_re/P[10]
                         net (fo=1, routed)           1.124    16.903    stage2/mult0/buf_re_n_95
    SLICE_X93Y40         LUT4 (Prop_lut4_I1_O)        0.124    17.027 r  stage2/mult0/rReal[3]_i_9__0/O
                         net (fo=1, routed)           0.000    17.027    stage2/mult0/rReal[3]_i_9__0_n_0
    SLICE_X93Y40         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.559 r  stage2/mult0/rReal_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.559    stage2/mult0/rReal_reg[3]_i_1__0_n_0
    SLICE_X93Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.673 r  stage2/mult0/rReal_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.673    stage2/mult0/rReal_reg[7]_i_1__0_n_0
    SLICE_X93Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.787 r  stage2/mult0/rReal_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.787    stage2/mult0/rReal_reg[11]_i_1__0_n_0
    SLICE_X93Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.901 r  stage2/mult0/rReal_reg[15]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    17.901    stage2/mult0/rReal_reg[15]_i_1__0_n_0
    SLICE_X93Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.235 r  stage2/mult0/rReal_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.235    stage3/rReal_reg[16]_0[17]
    SLICE_X93Y44         FDRE                                         r  stage3/rReal_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.622    24.659    stage3/clk_IBUF_BUFG
    SLICE_X93Y44         FDRE                                         r  stage3/rReal_reg[17]/C
                         clock pessimism              0.344    25.003    
                         clock uncertainty           -0.035    24.968    
    SLICE_X93Y44         FDRE (Setup_fdre_C_D)        0.062    25.030    stage3/rReal_reg[17]
  -------------------------------------------------------------------
                         required time                         25.030    
                         arrival time                         -18.235    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.805ns  (required time - arrival time)
  Source:                 stage5/rReal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage6/rReal_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.156ns  (logic 8.509ns (64.679%)  route 4.647ns (35.321%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.784     5.165    stage5/clk_IBUF_BUFG
    SLICE_X95Y55         FDRE                                         r  stage5/rReal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  stage5/rReal_reg[1]/Q
                         net (fo=5, routed)           1.185     6.806    stage5/sr0/rReal_reg[19][1]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124     6.930 r  stage5/sr0/Xr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.930    stage5/bf0/sr_reg[1][3]_0[1]
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.463 r  stage5/bf0/Xr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.463    stage5/bf0/Xr_carry_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  stage5/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.580    stage5/bf0/Xr_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.895 r  stage5/bf0/Xr_carry__1/O[3]
                         net (fo=1, routed)           0.822     8.717    stage5/bf0_n_71
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.307     9.024 r  stage5/buf_re0_i_10/O
                         net (fo=2, routed)           1.081    10.105    stage5/mult0/A[11]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    14.141 r  stage5/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.143    stage5/mult0/buf_re0_n_106
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    15.661 r  stage5/mult0/buf_re/P[12]
                         net (fo=1, routed)           1.557    17.217    stage5/mult0/buf_re_n_93
    SLICE_X101Y58        LUT4 (Prop_lut4_I1_O)        0.124    17.341 r  stage5/mult0/rReal[3]_i_7__3/O
                         net (fo=1, routed)           0.000    17.341    stage5/mult0/rReal[3]_i_7__3_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.739 r  stage5/mult0/rReal_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.739    stage5/mult0/rReal_reg[3]_i_1__3_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  stage5/mult0/rReal_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.853    stage5/mult0/rReal_reg[7]_i_1__3_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  stage5/mult0/rReal_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.967    stage5/mult0/rReal_reg[11]_i_1__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  stage5/mult0/rReal_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.081    stage5/mult0/rReal_reg[15]_i_1__3_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.320 r  stage5/mult0/rReal_reg[19]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    18.320    stage6/D[18]
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.604    24.641    stage6/clk_IBUF_BUFG
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[18]/C
                         clock pessimism              0.458    25.099    
                         clock uncertainty           -0.035    25.063    
    SLICE_X101Y62        FDRE (Setup_fdre_C_D)        0.062    25.125    stage6/rReal_reg[18]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -18.320    
  -------------------------------------------------------------------
                         slack                                  6.805    

Slack (MET) :             6.821ns  (required time - arrival time)
  Source:                 stage5/rReal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage6/rReal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.140ns  (logic 8.493ns (64.636%)  route 4.647ns (35.364%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 24.641 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.784     5.165    stage5/clk_IBUF_BUFG
    SLICE_X95Y55         FDRE                                         r  stage5/rReal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  stage5/rReal_reg[1]/Q
                         net (fo=5, routed)           1.185     6.806    stage5/sr0/rReal_reg[19][1]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124     6.930 r  stage5/sr0/Xr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.930    stage5/bf0/sr_reg[1][3]_0[1]
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.463 r  stage5/bf0/Xr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.463    stage5/bf0/Xr_carry_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  stage5/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.580    stage5/bf0/Xr_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.895 r  stage5/bf0/Xr_carry__1/O[3]
                         net (fo=1, routed)           0.822     8.717    stage5/bf0_n_71
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.307     9.024 r  stage5/buf_re0_i_10/O
                         net (fo=2, routed)           1.081    10.105    stage5/mult0/A[11]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    14.141 r  stage5/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.143    stage5/mult0/buf_re0_n_106
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    15.661 r  stage5/mult0/buf_re/P[12]
                         net (fo=1, routed)           1.557    17.217    stage5/mult0/buf_re_n_93
    SLICE_X101Y58        LUT4 (Prop_lut4_I1_O)        0.124    17.341 r  stage5/mult0/rReal[3]_i_7__3/O
                         net (fo=1, routed)           0.000    17.341    stage5/mult0/rReal[3]_i_7__3_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.739 r  stage5/mult0/rReal_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.739    stage5/mult0/rReal_reg[3]_i_1__3_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  stage5/mult0/rReal_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.853    stage5/mult0/rReal_reg[7]_i_1__3_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  stage5/mult0/rReal_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.967    stage5/mult0/rReal_reg[11]_i_1__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.081 r  stage5/mult0/rReal_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    18.081    stage5/mult0/rReal_reg[15]_i_1__3_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.304 r  stage5/mult0/rReal_reg[19]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    18.304    stage6/D[16]
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.604    24.641    stage6/clk_IBUF_BUFG
    SLICE_X101Y62        FDRE                                         r  stage6/rReal_reg[16]/C
                         clock pessimism              0.458    25.099    
                         clock uncertainty           -0.035    25.063    
    SLICE_X101Y62        FDRE (Setup_fdre_C_D)        0.062    25.125    stage6/rReal_reg[16]
  -------------------------------------------------------------------
                         required time                         25.125    
                         arrival time                         -18.304    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.825ns  (required time - arrival time)
  Source:                 stage5/rReal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage6/rReal_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.137ns  (logic 8.490ns (64.628%)  route 4.647ns (35.372%))
  Logic Levels:           12  (CARRY4=7 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.642ns = ( 24.642 - 20.000 ) 
    Source Clock Delay      (SCD):    5.165ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.784     5.165    stage5/clk_IBUF_BUFG
    SLICE_X95Y55         FDRE                                         r  stage5/rReal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y55         FDRE (Prop_fdre_C_Q)         0.456     5.621 r  stage5/rReal_reg[1]/Q
                         net (fo=5, routed)           1.185     6.806    stage5/sr0/rReal_reg[19][1]
    SLICE_X102Y58        LUT2 (Prop_lut2_I1_O)        0.124     6.930 r  stage5/sr0/Xr_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.930    stage5/bf0/sr_reg[1][3]_0[1]
    SLICE_X102Y58        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.463 r  stage5/bf0/Xr_carry/CO[3]
                         net (fo=1, routed)           0.000     7.463    stage5/bf0/Xr_carry_n_0
    SLICE_X102Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.580 r  stage5/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.580    stage5/bf0/Xr_carry__0_n_0
    SLICE_X102Y60        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.895 r  stage5/bf0/Xr_carry__1/O[3]
                         net (fo=1, routed)           0.822     8.717    stage5/bf0_n_71
    SLICE_X107Y61        LUT3 (Prop_lut3_I0_O)        0.307     9.024 r  stage5/buf_re0_i_10/O
                         net (fo=2, routed)           1.081    10.105    stage5/mult0/A[11]
    DSP48_X4Y26          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.036    14.141 r  stage5/mult0/buf_re0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.143    stage5/mult0/buf_re0_n_106
    DSP48_X4Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    15.661 r  stage5/mult0/buf_re/P[12]
                         net (fo=1, routed)           1.557    17.217    stage5/mult0/buf_re_n_93
    SLICE_X101Y58        LUT4 (Prop_lut4_I1_O)        0.124    17.341 r  stage5/mult0/rReal[3]_i_7__3/O
                         net (fo=1, routed)           0.000    17.341    stage5/mult0/rReal[3]_i_7__3_n_0
    SLICE_X101Y58        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.739 r  stage5/mult0/rReal_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.739    stage5/mult0/rReal_reg[3]_i_1__3_n_0
    SLICE_X101Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.853 r  stage5/mult0/rReal_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.853    stage5/mult0/rReal_reg[7]_i_1__3_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.967 r  stage5/mult0/rReal_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    17.967    stage5/mult0/rReal_reg[11]_i_1__3_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.301 r  stage5/mult0/rReal_reg[15]_i_1__3/O[1]
                         net (fo=1, routed)           0.000    18.301    stage6/D[13]
    SLICE_X101Y61        FDRE                                         r  stage6/rReal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.605    24.642    stage6/clk_IBUF_BUFG
    SLICE_X101Y61        FDRE                                         r  stage6/rReal_reg[13]/C
                         clock pessimism              0.458    25.100    
                         clock uncertainty           -0.035    25.064    
    SLICE_X101Y61        FDRE (Setup_fdre_C_D)        0.062    25.126    stage6/rReal_reg[13]
  -------------------------------------------------------------------
                         required time                         25.126    
                         arrival time                         -18.301    
  -------------------------------------------------------------------
                         slack                                  6.825    

Slack (MET) :             6.837ns  (required time - arrival time)
  Source:                 stage1/sr0/sr_reg[31][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage2/rImag_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.130ns  (logic 8.897ns (67.761%)  route 4.233ns (32.239%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.661ns = ( 24.661 - 20.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.799     5.180    stage1/sr0/clk_IBUF_BUFG
    SLICE_X101Y38        FDRE                                         r  stage1/sr0/sr_reg[31][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y38        FDRE (Prop_fdre_C_Q)         0.419     5.599 r  stage1/sr0/sr_reg[31][4]/Q
                         net (fo=6, routed)           1.309     6.907    stage1/sr0/Gr[4]
    SLICE_X101Y44        LUT2 (Prop_lut2_I0_O)        0.299     7.206 r  stage1/sr0/Xr_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.206    stage1/bf0/sr_reg[31][7]_0[0]
    SLICE_X101Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.738 r  stage1/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.738    stage1/bf0/Xr_carry__0_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  stage1/bf0/Xr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.852    stage1/bf0/Xr_carry__1_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  stage1/bf0/Xr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.966    stage1/sr0/sr_reg[31][14]_0[0]
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.237 f  stage1/sr0/buf_im0_i_18/CO[0]
                         net (fo=1, routed)           0.429     8.666    stage1/sr0_n_17
    SLICE_X100Y47        LUT3 (Prop_lut3_I0_O)        0.373     9.039 r  stage1/buf_im0_i_1/O
                         net (fo=28, routed)          1.128    10.167    stage1/mult0/A[16]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    14.203 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.205    stage1/mult0/buf_im0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    15.723 r  stage1/mult0/buf_im/P[10]
                         net (fo=1, routed)           1.365    17.088    stage1/mult0/mult_out[1][0]
    SLICE_X95Y39         LUT4 (Prop_lut4_I1_O)        0.124    17.212 r  stage1/mult0/rImag[3]_i_9/O
                         net (fo=1, routed)           0.000    17.212    stage1/mult0/rImag[3]_i_9_n_0
    SLICE_X95Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.744 r  stage1/mult0/rImag_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.744    stage1/mult0/rImag_reg[3]_i_1_n_0
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.858 r  stage1/mult0/rImag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.858    stage1/mult0/rImag_reg[7]_i_1_n_0
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.972 r  stage1/mult0/rImag_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.972    stage1/mult0/rImag_reg[11]_i_1_n_0
    SLICE_X95Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.086 r  stage1/mult0/rImag_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.086    stage1/mult0/rImag_reg[15]_i_1_n_0
    SLICE_X95Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.309 r  stage1/mult0/rImag_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.309    stage2/D[16]
    SLICE_X95Y43         FDRE                                         r  stage2/rImag_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.624    24.661    stage2/clk_IBUF_BUFG
    SLICE_X95Y43         FDRE                                         r  stage2/rImag_reg[16]/C
                         clock pessimism              0.458    25.120    
                         clock uncertainty           -0.035    25.084    
    SLICE_X95Y43         FDRE (Setup_fdre_C_D)        0.062    25.146    stage2/rImag_reg[16]
  -------------------------------------------------------------------
                         required time                         25.146    
                         arrival time                         -18.309    
  -------------------------------------------------------------------
                         slack                                  6.837    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 stage1/sr0/sr_reg[31][4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage2/rImag_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 8.894ns (67.754%)  route 4.233ns (32.246%))
  Logic Levels:           13  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.660ns = ( 24.660 - 20.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         1.075     1.075 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.381 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.799     5.180    stage1/sr0/clk_IBUF_BUFG
    SLICE_X101Y38        FDRE                                         r  stage1/sr0/sr_reg[31][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y38        FDRE (Prop_fdre_C_Q)         0.419     5.599 r  stage1/sr0/sr_reg[31][4]/Q
                         net (fo=6, routed)           1.309     6.907    stage1/sr0/Gr[4]
    SLICE_X101Y44        LUT2 (Prop_lut2_I0_O)        0.299     7.206 r  stage1/sr0/Xr_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.206    stage1/bf0/sr_reg[31][7]_0[0]
    SLICE_X101Y44        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.738 r  stage1/bf0/Xr_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.738    stage1/bf0/Xr_carry__0_n_0
    SLICE_X101Y45        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.852 r  stage1/bf0/Xr_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.852    stage1/bf0/Xr_carry__1_n_0
    SLICE_X101Y46        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.966 r  stage1/bf0/Xr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.966    stage1/sr0/sr_reg[31][14]_0[0]
    SLICE_X101Y47        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.237 f  stage1/sr0/buf_im0_i_18/CO[0]
                         net (fo=1, routed)           0.429     8.666    stage1/sr0_n_17
    SLICE_X100Y47        LUT3 (Prop_lut3_I0_O)        0.373     9.039 r  stage1/buf_im0_i_1/O
                         net (fo=28, routed)          1.128    10.167    stage1/mult0/A[16]
    DSP48_X4Y16          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036    14.203 r  stage1/mult0/buf_im0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.205    stage1/mult0/buf_im0_n_106
    DSP48_X4Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    15.723 r  stage1/mult0/buf_im/P[10]
                         net (fo=1, routed)           1.365    17.088    stage1/mult0/mult_out[1][0]
    SLICE_X95Y39         LUT4 (Prop_lut4_I1_O)        0.124    17.212 r  stage1/mult0/rImag[3]_i_9/O
                         net (fo=1, routed)           0.000    17.212    stage1/mult0/rImag[3]_i_9_n_0
    SLICE_X95Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.744 r  stage1/mult0/rImag_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.744    stage1/mult0/rImag_reg[3]_i_1_n_0
    SLICE_X95Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.858 r  stage1/mult0/rImag_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.858    stage1/mult0/rImag_reg[7]_i_1_n_0
    SLICE_X95Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.972 r  stage1/mult0/rImag_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.972    stage1/mult0/rImag_reg[11]_i_1_n_0
    SLICE_X95Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.306 r  stage1/mult0/rImag_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.306    stage2/D[13]
    SLICE_X95Y42         FDRE                                         r  stage2/rImag_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    U14                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.940    20.940 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.006    22.946    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.037 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        1.623    24.660    stage2/clk_IBUF_BUFG
    SLICE_X95Y42         FDRE                                         r  stage2/rImag_reg[13]/C
                         clock pessimism              0.458    25.119    
                         clock uncertainty           -0.035    25.083    
    SLICE_X95Y42         FDRE (Setup_fdre_C_D)        0.062    25.145    stage2/rImag_reg[13]
  -------------------------------------------------------------------
                         required time                         25.145    
                         arrival time                         -18.306    
  -------------------------------------------------------------------
                         slack                                  6.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 reorder/rr11/sr_reg[56][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr11/sr_reg[55][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.603%)  route 0.234ns (62.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.636     1.638    reorder/rr11/clk_IBUF_BUFG
    SLICE_X107Y50        FDRE                                         r  reorder/rr11/sr_reg[56][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y50        FDRE (Prop_fdre_C_Q)         0.141     1.779 r  reorder/rr11/sr_reg[56][1]/Q
                         net (fo=2, routed)           0.234     2.013    reorder/rr11/sr_reg[56]_201[1]
    SLICE_X107Y49        FDRE                                         r  reorder/rr11/sr_reg[55][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.913     2.165    reorder/rr11/clk_IBUF_BUFG
    SLICE_X107Y49        FDRE                                         r  reorder/rr11/sr_reg[55][1]/C
                         clock pessimism             -0.250     1.915    
    SLICE_X107Y49        FDRE (Hold_fdre_C_D)         0.072     1.987    reorder/rr11/sr_reg[55][1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 stage4/sr0/sr_reg[2][3]_stage1_sr1_sr_reg_r_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            stage4/sr0/sr_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.249ns (52.357%)  route 0.227ns (47.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.614     1.616    stage4/sr0/clk_IBUF_BUFG
    SLICE_X96Y49         FDRE                                         r  stage4/sr0/sr_reg[2][3]_stage1_sr1_sr_reg_r_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y49         FDRE (Prop_fdre_C_Q)         0.148     1.764 r  stage4/sr0/sr_reg[2][3]_stage1_sr1_sr_reg_r_1/Q
                         net (fo=1, routed)           0.227     1.991    stage4/sr0/sr_reg[2][3]_stage1_sr1_sr_reg_r_1_n_0
    SLICE_X97Y54         LUT2 (Prop_lut2_I0_O)        0.101     2.092 r  stage4/sr0/sr_reg_gate__15/O
                         net (fo=1, routed)           0.000     2.092    stage4/sr0/sr_reg_gate__15_n_0
    SLICE_X97Y54         FDRE                                         r  stage4/sr0/sr_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.877     2.129    stage4/sr0/clk_IBUF_BUFG
    SLICE_X97Y54         FDRE                                         r  stage4/sr0/sr_reg[3][3]/C
                         clock pessimism             -0.250     1.879    
    SLICE_X97Y54         FDRE (Hold_fdre_C_D)         0.107     1.986    stage4/sr0/sr_reg[3][3]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr01/sr_reg[13][14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr01/sr_reg[12][14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.607     1.609    reorder/rr01/clk_IBUF_BUFG
    SLICE_X105Y90        FDRE                                         r  reorder/rr01/sr_reg[13][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y90        FDRE (Prop_fdre_C_Q)         0.141     1.750 r  reorder/rr01/sr_reg[13][14]/Q
                         net (fo=2, routed)           0.065     1.815    reorder/rr01/sr_reg[13]_116[14]
    SLICE_X104Y90        FDRE                                         r  reorder/rr01/sr_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.878     2.130    reorder/rr01/clk_IBUF_BUFG
    SLICE_X104Y90        FDRE                                         r  reorder/rr01/sr_reg[12][14]/C
                         clock pessimism             -0.508     1.622    
    SLICE_X104Y90        FDRE (Hold_fdre_C_D)         0.076     1.698    reorder/rr01/sr_reg[12][14]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr01/sr_reg[13][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr01/sr_reg[12][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.637     1.639    reorder/rr01/clk_IBUF_BUFG
    SLICE_X113Y52        FDRE                                         r  reorder/rr01/sr_reg[13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDRE (Prop_fdre_C_Q)         0.141     1.780 r  reorder/rr01/sr_reg[13][1]/Q
                         net (fo=2, routed)           0.065     1.845    reorder/rr01/sr_reg[13]_116[1]
    SLICE_X112Y52        FDRE                                         r  reorder/rr01/sr_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.909     2.161    reorder/rr01/clk_IBUF_BUFG
    SLICE_X112Y52        FDRE                                         r  reorder/rr01/sr_reg[12][1]/C
                         clock pessimism             -0.509     1.652    
    SLICE_X112Y52        FDRE (Hold_fdre_C_D)         0.076     1.728    reorder/rr01/sr_reg[12][1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr01/sr_reg[13][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr01/sr_reg[12][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.149ns
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.629     1.631    reorder/rr01/clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  reorder/rr01/sr_reg[13][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  reorder/rr01/sr_reg[13][9]/Q
                         net (fo=2, routed)           0.065     1.837    reorder/rr01/sr_reg[13]_116[9]
    SLICE_X108Y82        FDRE                                         r  reorder/rr01/sr_reg[12][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.897     2.149    reorder/rr01/clk_IBUF_BUFG
    SLICE_X108Y82        FDRE                                         r  reorder/rr01/sr_reg[12][9]/C
                         clock pessimism             -0.505     1.644    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.076     1.720    reorder/rr01/sr_reg[12][9]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr01/sr_reg[26][9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr01/sr_reg[25][9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.627     1.629    reorder/rr01/clk_IBUF_BUFG
    SLICE_X109Y80        FDRE                                         r  reorder/rr01/sr_reg[26][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     1.770 r  reorder/rr01/sr_reg[26][9]/Q
                         net (fo=2, routed)           0.065     1.835    reorder/rr01/sr_reg[26]_103[9]
    SLICE_X108Y80        FDRE                                         r  reorder/rr01/sr_reg[25][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.895     2.147    reorder/rr01/clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  reorder/rr01/sr_reg[25][9]/C
                         clock pessimism             -0.505     1.642    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.076     1.718    reorder/rr01/sr_reg[25][9]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr00/sr_reg[13][12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr00/sr_reg[12][12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.606     1.608    reorder/rr00/clk_IBUF_BUFG
    SLICE_X93Y94         FDRE                                         r  reorder/rr00/sr_reg[13][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y94         FDRE (Prop_fdre_C_Q)         0.141     1.749 r  reorder/rr00/sr_reg[13][12]/Q
                         net (fo=2, routed)           0.065     1.814    reorder/rr00/sr_reg[13]_52[12]
    SLICE_X92Y94         FDRE                                         r  reorder/rr00/sr_reg[12][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.876     2.128    reorder/rr00/clk_IBUF_BUFG
    SLICE_X92Y94         FDRE                                         r  reorder/rr00/sr_reg[12][12]/C
                         clock pessimism             -0.507     1.621    
    SLICE_X92Y94         FDRE (Hold_fdre_C_D)         0.076     1.697    reorder/rr00/sr_reg[12][12]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr10/sr_reg[13][5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr10/sr_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.570     1.572    reorder/rr10/clk_IBUF_BUFG
    SLICE_X83Y75         FDRE                                         r  reorder/rr10/sr_reg[13][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDRE (Prop_fdre_C_Q)         0.141     1.713 r  reorder/rr10/sr_reg[13][5]/Q
                         net (fo=2, routed)           0.065     1.778    reorder/rr10/sr_reg[13]_180[5]
    SLICE_X82Y75         FDRE                                         r  reorder/rr10/sr_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.836     2.088    reorder/rr10/clk_IBUF_BUFG
    SLICE_X82Y75         FDRE                                         r  reorder/rr10/sr_reg[12][5]/C
                         clock pessimism             -0.503     1.585    
    SLICE_X82Y75         FDRE (Hold_fdre_C_D)         0.076     1.661    reorder/rr10/sr_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr10/sr_reg[13][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr10/sr_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.574     1.576    reorder/rr10/clk_IBUF_BUFG
    SLICE_X87Y79         FDRE                                         r  reorder/rr10/sr_reg[13][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y79         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  reorder/rr10/sr_reg[13][7]/Q
                         net (fo=2, routed)           0.065     1.782    reorder/rr10/sr_reg[13]_180[7]
    SLICE_X86Y79         FDRE                                         r  reorder/rr10/sr_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.842     2.094    reorder/rr10/clk_IBUF_BUFG
    SLICE_X86Y79         FDRE                                         r  reorder/rr10/sr_reg[12][7]/C
                         clock pessimism             -0.505     1.589    
    SLICE_X86Y79         FDRE (Hold_fdre_C_D)         0.076     1.665    reorder/rr10/sr_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 reorder/rr11/sr_reg[42][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reorder/rr11/sr_reg[41][3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.976    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.002 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.633     1.635    reorder/rr11/clk_IBUF_BUFG
    SLICE_X109Y60        FDRE                                         r  reorder/rr11/sr_reg[42][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDRE (Prop_fdre_C_Q)         0.141     1.776 r  reorder/rr11/sr_reg[42][3]/Q
                         net (fo=2, routed)           0.065     1.841    reorder/rr11/sr_reg[42]_215[3]
    SLICE_X108Y60        FDRE                                         r  reorder/rr11/sr_reg[41][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    U14                  IBUF (Prop_ibuf_I_O)         0.492     0.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.223    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.252 r  clk_IBUF_BUFG_inst/O
                         net (fo=4971, routed)        0.903     2.155    reorder/rr11/clk_IBUF_BUFG
    SLICE_X108Y60        FDRE                                         r  reorder/rr11/sr_reg[41][3]/C
                         clock pessimism             -0.507     1.648    
    SLICE_X108Y60        FDRE (Hold_fdre_C_D)         0.076     1.724    reorder/rr11/sr_reg[41][3]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X99Y59    cnt0/cnt_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X99Y59    cnt0/cnt_reg[0]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X102Y48   cnt0/cnt_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X102Y55   cnt0/cnt_reg[1]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X102Y48   cnt0/cnt_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X102Y45   cnt0/cnt_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X102Y45   cnt0/cnt_reg[4]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X102Y45   cnt0/cnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X104Y56   reorder/regOutFlag_reg/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X96Y37    stage1/sr0/sr_reg[29][0]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X102Y42   stage1/sr0/sr_reg[29][10]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X102Y42   stage1/sr0/sr_reg[29][10]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X102Y42   stage1/sr0/sr_reg[29][11]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X102Y42   stage1/sr0/sr_reg[29][11]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X102Y42   stage1/sr0/sr_reg[29][12]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X102Y42   stage1/sr0/sr_reg[29][12]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X100Y45   stage1/sr0/sr_reg[29][13]_srl30___stage1_sr1_sr_reg_r_28/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y38    stage2/sr0/sr_reg[13][0]_srl14___stage1_sr1_sr_reg_r_12/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y41    stage2/sr0/sr_reg[13][10]_srl14___stage1_sr1_sr_reg_r_12/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X96Y37    stage1/sr0/sr_reg[29][0]_srl30___stage1_sr1_sr_reg_r_28/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X96Y37    stage1/sr0/sr_reg[29][0]_srl30___stage1_sr1_sr_reg_r_28/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X100Y45   stage1/sr0/sr_reg[29][13]_srl30___stage1_sr1_sr_reg_r_28/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y38    stage2/sr0/sr_reg[13][0]_srl14___stage1_sr1_sr_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y38    stage2/sr0/sr_reg[13][0]_srl14___stage1_sr1_sr_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y41    stage2/sr0/sr_reg[13][10]_srl14___stage1_sr1_sr_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y41    stage2/sr0/sr_reg[13][10]_srl14___stage1_sr1_sr_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y41    stage2/sr0/sr_reg[13][11]_srl14___stage1_sr1_sr_reg_r_12/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y41    stage2/sr0/sr_reg[13][11]_srl14___stage1_sr1_sr_reg_r_12/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X86Y42    stage2/sr0/sr_reg[13][12]_srl14___stage1_sr1_sr_reg_r_12/CLK



