# Best practices in Register Transfer Level coding #
In this sections we present practices relevant when coding synthesizable VHDL 
## Rationale ##
When coding RTL, the main focus should be creating logically correct code in a way that is verifiable. 
Verification can be done at different levels, and each level require some afterthought. 
