
stm32_h7_canpwm_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a108  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a4  0800a3a8  0800a3a8  0000b3a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aa4c  0800aa4c  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800aa4c  0800aa4c  0000ba4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aa54  0800aa54  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aa54  0800aa54  0000ba54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800aa58  0800aa58  0000ba58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  24000000  0800aa5c  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  240001d8  0800ac34  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  240005ec  0800ac34  0000c5ec  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001860f  00000000  00000000  0000c206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028a6  00000000  00000000  00024815  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013d8  00000000  00000000  000270c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f74  00000000  00000000  00028498  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c38e  00000000  00000000  0002940c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017a26  00000000  00000000  0006579a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00190dbe  00000000  00000000  0007d1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0020df7e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006518  00000000  00000000  0020dfc4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  002144dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a390 	.word	0x0800a390

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	0800a390 	.word	0x0800a390

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b49      	ldr	r3, [pc, #292]	@ (80007e8 <SystemInit+0x12c>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a48      	ldr	r2, [pc, #288]	@ (80007e8 <SystemInit+0x12c>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b45      	ldr	r3, [pc, #276]	@ (80007e8 <SystemInit+0x12c>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a44      	ldr	r2, [pc, #272]	@ (80007e8 <SystemInit+0x12c>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b43      	ldr	r3, [pc, #268]	@ (80007ec <SystemInit+0x130>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b40      	ldr	r3, [pc, #256]	@ (80007ec <SystemInit+0x130>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a3e      	ldr	r2, [pc, #248]	@ (80007ec <SystemInit+0x130>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b3d      	ldr	r3, [pc, #244]	@ (80007f0 <SystemInit+0x134>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a3c      	ldr	r2, [pc, #240]	@ (80007f0 <SystemInit+0x134>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b3a      	ldr	r3, [pc, #232]	@ (80007f0 <SystemInit+0x134>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b39      	ldr	r3, [pc, #228]	@ (80007f0 <SystemInit+0x134>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	4938      	ldr	r1, [pc, #224]	@ (80007f0 <SystemInit+0x134>)
 8000710:	4b38      	ldr	r3, [pc, #224]	@ (80007f4 <SystemInit+0x138>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b35      	ldr	r3, [pc, #212]	@ (80007ec <SystemInit+0x130>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b32      	ldr	r3, [pc, #200]	@ (80007ec <SystemInit+0x130>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <SystemInit+0x130>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <SystemInit+0x134>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b2d      	ldr	r3, [pc, #180]	@ (80007f0 <SystemInit+0x134>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b2c      	ldr	r3, [pc, #176]	@ (80007f0 <SystemInit+0x134>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b2a      	ldr	r3, [pc, #168]	@ (80007f0 <SystemInit+0x134>)
 8000746:	4a2c      	ldr	r2, [pc, #176]	@ (80007f8 <SystemInit+0x13c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b29      	ldr	r3, [pc, #164]	@ (80007f0 <SystemInit+0x134>)
 800074c:	4a2b      	ldr	r2, [pc, #172]	@ (80007fc <SystemInit+0x140>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b27      	ldr	r3, [pc, #156]	@ (80007f0 <SystemInit+0x134>)
 8000752:	4a2b      	ldr	r2, [pc, #172]	@ (8000800 <SystemInit+0x144>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <SystemInit+0x134>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <SystemInit+0x134>)
 800075e:	4a28      	ldr	r2, [pc, #160]	@ (8000800 <SystemInit+0x144>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <SystemInit+0x134>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <SystemInit+0x134>)
 800076a:	4a25      	ldr	r2, [pc, #148]	@ (8000800 <SystemInit+0x144>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b20      	ldr	r3, [pc, #128]	@ (80007f0 <SystemInit+0x134>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <SystemInit+0x134>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1d      	ldr	r2, [pc, #116]	@ (80007f0 <SystemInit+0x134>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <SystemInit+0x134>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b1f      	ldr	r3, [pc, #124]	@ (8000804 <SystemInit+0x148>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a1e      	ldr	r2, [pc, #120]	@ (8000804 <SystemInit+0x148>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b1d      	ldr	r3, [pc, #116]	@ (8000808 <SystemInit+0x14c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b1d      	ldr	r3, [pc, #116]	@ (800080c <SystemInit+0x150>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000810 <SystemInit+0x154>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <SystemInit+0x134>)
 80007a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d113      	bne.n	80007dc <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <SystemInit+0x134>)
 80007b6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007ba:	4a0d      	ldr	r2, [pc, #52]	@ (80007f0 <SystemInit+0x134>)
 80007bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007c4:	4b13      	ldr	r3, [pc, #76]	@ (8000814 <SystemInit+0x158>)
 80007c6:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ca:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80007cc:	4b08      	ldr	r3, [pc, #32]	@ (80007f0 <SystemInit+0x134>)
 80007ce:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80007d2:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <SystemInit+0x134>)
 80007d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	e000ed00 	.word	0xe000ed00
 80007ec:	52002000 	.word	0x52002000
 80007f0:	58024400 	.word	0x58024400
 80007f4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007f8:	02020200 	.word	0x02020200
 80007fc:	01ff0000 	.word	0x01ff0000
 8000800:	01010280 	.word	0x01010280
 8000804:	580000c0 	.word	0x580000c0
 8000808:	5c001000 	.word	0x5c001000
 800080c:	ffff0000 	.word	0xffff0000
 8000810:	51008108 	.word	0x51008108
 8000814:	52004000 	.word	0x52004000

08000818 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 800081c:	4b09      	ldr	r3, [pc, #36]	@ (8000844 <ExitRun0Mode+0x2c>)
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	4a08      	ldr	r2, [pc, #32]	@ (8000844 <ExitRun0Mode+0x2c>)
 8000822:	f023 0302 	bic.w	r3, r3, #2
 8000826:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000828:	bf00      	nop
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <ExitRun0Mode+0x2c>)
 800082c:	685b      	ldr	r3, [r3, #4]
 800082e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000832:	2b00      	cmp	r3, #0
 8000834:	d0f9      	beq.n	800082a <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000836:	bf00      	nop
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	58024800 	.word	0x58024800

08000848 <Turning_SetAngle>:

    return lastPosition;
}

void Turning_SetAngle(float steer)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 0) Preprocess normalized input (-1..1) → (-90..90 degrees) */
    float angle = steer * 90.0f;
 8000852:	edd7 7a01 	vldr	s15, [r7, #4]
 8000856:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80008e8 <Turning_SetAngle+0xa0>
 800085a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800085e:	edc7 7a05 	vstr	s15, [r7, #20]

	/* 1) Clamp input */
    if (angle < -90.0f) angle = -90.0f;
 8000862:	edd7 7a05 	vldr	s15, [r7, #20]
 8000866:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 80008ec <Turning_SetAngle+0xa4>
 800086a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800086e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000872:	d501      	bpl.n	8000878 <Turning_SetAngle+0x30>
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <Turning_SetAngle+0xa8>)
 8000876:	617b      	str	r3, [r7, #20]
    if (angle >  90.0f) angle =  90.0f;
 8000878:	edd7 7a05 	vldr	s15, [r7, #20]
 800087c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80008e8 <Turning_SetAngle+0xa0>
 8000880:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000884:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000888:	dd01      	ble.n	800088e <Turning_SetAngle+0x46>
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <Turning_SetAngle+0xac>)
 800088c:	617b      	str	r3, [r7, #20]

    /* 2) Map to pulse width in microseconds */
    float pulseWidth = 1000.0f + (angle * 1000.0f) / 180.0f;   // 1000..2000 us
 800088e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000892:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80008f8 <Turning_SetAngle+0xb0>
 8000896:	ee27 7a87 	vmul.f32	s14, s15, s14
 800089a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 80008fc <Turning_SetAngle+0xb4>
 800089e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008a2:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 80008f8 <Turning_SetAngle+0xb0>
 80008a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80008aa:	edc7 7a03 	vstr	s15, [r7, #12]

    /* 3) Convert to compare value and clamp to ARR */
    uint32_t arr   = __HAL_TIM_GET_AUTORELOAD(&htim13);        // e.g., 19999 for 20 ms frame
 80008ae:	4b14      	ldr	r3, [pc, #80]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008b4:	60bb      	str	r3, [r7, #8]
    int32_t  value = (int32_t)lroundf(pulseWidth);             // round to nearest tick
 80008b6:	ed97 0a03 	vldr	s0, [r7, #12]
 80008ba:	f009 fd3b 	bl	800a334 <lroundf>
 80008be:	6138      	str	r0, [r7, #16]

    if (value < 0) value = 0;
 80008c0:	693b      	ldr	r3, [r7, #16]
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da01      	bge.n	80008ca <Turning_SetAngle+0x82>
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
    if ((uint32_t)value > arr) value = (int32_t)arr;
 80008ca:	693b      	ldr	r3, [r7, #16]
 80008cc:	68ba      	ldr	r2, [r7, #8]
 80008ce:	429a      	cmp	r2, r3
 80008d0:	d201      	bcs.n	80008d6 <Turning_SetAngle+0x8e>
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	613b      	str	r3, [r7, #16]

    /* 4) Write compare register */
    __HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, (uint32_t)value);
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <Turning_SetAngle+0xb8>)
 80008d8:	681b      	ldr	r3, [r3, #0]
 80008da:	693a      	ldr	r2, [r7, #16]
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80008de:	bf00      	nop
 80008e0:	3718      	adds	r7, #24
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	42b40000 	.word	0x42b40000
 80008ec:	c2b40000 	.word	0xc2b40000
 80008f0:	c2b40000 	.word	0xc2b40000
 80008f4:	42b40000 	.word	0x42b40000
 80008f8:	447a0000 	.word	0x447a0000
 80008fc:	43340000 	.word	0x43340000
 8000900:	24000294 	.word	0x24000294

08000904 <SetEscSpeed>:

void SetEscSpeed(float value)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b086      	sub	sp, #24
 8000908:	af00      	add	r7, sp, #0
 800090a:	ed87 0a01 	vstr	s0, [r7, #4]
    /* 1) Clamp input range */
    if (value < -1.0f) value = -1.0f;
 800090e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000912:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8000916:	eef4 7ac7 	vcmpe.f32	s15, s14
 800091a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800091e:	d501      	bpl.n	8000924 <SetEscSpeed+0x20>
 8000920:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <SetEscSpeed+0xa8>)
 8000922:	607b      	str	r3, [r7, #4]
    if (value >  2.0f) value =  2.0f;
 8000924:	edd7 7a01 	vldr	s15, [r7, #4]
 8000928:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800092c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000930:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000934:	dd02      	ble.n	800093c <SetEscSpeed+0x38>
 8000936:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800093a:	607b      	str	r3, [r7, #4]

    /* 2) Adjust asymmetry:
          Forward (positive) -> halve output
          Reverse (negative) -> unchanged */
    if (value > 0.0f)
 800093c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000940:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000948:	dd07      	ble.n	800095a <SetEscSpeed+0x56>
        value *= 0.5f;
 800094a:	edd7 7a01 	vldr	s15, [r7, #4]
 800094e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000952:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000956:	edc7 7a01 	vstr	s15, [r7, #4]
    /* 3) Map to pulse width (µs)
          -1 → 1000 µs
           0 → 1500 µs
          +1 → 2000 µs
    */
    float pulseWidth = 1500.0f + (value * 500.0f);
 800095a:	edd7 7a01 	vldr	s15, [r7, #4]
 800095e:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80009b0 <SetEscSpeed+0xac>
 8000962:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000966:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80009b4 <SetEscSpeed+0xb0>
 800096a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800096e:	edc7 7a04 	vstr	s15, [r7, #16]

    /* 4) Convert µs to timer ticks (1 tick = 1 µs assumed) */
    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim14);
 8000972:	4b11      	ldr	r3, [pc, #68]	@ (80009b8 <SetEscSpeed+0xb4>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000978:	60fb      	str	r3, [r7, #12]
    int32_t ticks = (int32_t)lroundf(pulseWidth);
 800097a:	ed97 0a04 	vldr	s0, [r7, #16]
 800097e:	f009 fcd9 	bl	800a334 <lroundf>
 8000982:	6178      	str	r0, [r7, #20]

    /* 5) Clamp within timer range */
    if (ticks < 0) ticks = 0;
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	2b00      	cmp	r3, #0
 8000988:	da01      	bge.n	800098e <SetEscSpeed+0x8a>
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
    if ((uint32_t)ticks > arr) ticks = (int32_t)arr;
 800098e:	697b      	ldr	r3, [r7, #20]
 8000990:	68fa      	ldr	r2, [r7, #12]
 8000992:	429a      	cmp	r2, r3
 8000994:	d201      	bcs.n	800099a <SetEscSpeed+0x96>
 8000996:	68fb      	ldr	r3, [r7, #12]
 8000998:	617b      	str	r3, [r7, #20]

    /* 6) Apply PWM */
    __HAL_TIM_SET_COMPARE(&htim14, TIM_CHANNEL_1, (uint32_t)ticks);
 800099a:	4b07      	ldr	r3, [pc, #28]	@ (80009b8 <SetEscSpeed+0xb4>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	697a      	ldr	r2, [r7, #20]
 80009a0:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80009a2:	bf00      	nop
 80009a4:	3718      	adds	r7, #24
 80009a6:	46bd      	mov	sp, r7
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	bf00      	nop
 80009ac:	bf800000 	.word	0xbf800000
 80009b0:	43fa0000 	.word	0x43fa0000
 80009b4:	44bb8000 	.word	0x44bb8000
 80009b8:	240002e0 	.word	0x240002e0

080009bc <serialRead>:
    serialPrint(msg);
    serialPrint("\r\n");
}

char serialRead(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
    uint8_t ch;
    if (HAL_UART_Receive(&huart3, &ch, 1, 0) == HAL_OK) return ch;
 80009c2:	1df9      	adds	r1, r7, #7
 80009c4:	2300      	movs	r3, #0
 80009c6:	2201      	movs	r2, #1
 80009c8:	480b      	ldr	r0, [pc, #44]	@ (80009f8 <serialRead+0x3c>)
 80009ca:	f005 fd90 	bl	80064ee <HAL_UART_Receive>
 80009ce:	4603      	mov	r3, r0
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d101      	bne.n	80009d8 <serialRead+0x1c>
 80009d4:	79fb      	ldrb	r3, [r7, #7]
 80009d6:	e00b      	b.n	80009f0 <serialRead+0x34>
    if (HAL_UART_Receive(&huart2, &ch, 1, 0) == HAL_OK) return ch;
 80009d8:	1df9      	adds	r1, r7, #7
 80009da:	2300      	movs	r3, #0
 80009dc:	2201      	movs	r2, #1
 80009de:	4807      	ldr	r0, [pc, #28]	@ (80009fc <serialRead+0x40>)
 80009e0:	f005 fd85 	bl	80064ee <HAL_UART_Receive>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d101      	bne.n	80009ee <serialRead+0x32>
 80009ea:	79fb      	ldrb	r3, [r7, #7]
 80009ec:	e000      	b.n	80009f0 <serialRead+0x34>
    return 0;
 80009ee:	2300      	movs	r3, #0
}
 80009f0:	4618      	mov	r0, r3
 80009f2:	3708      	adds	r7, #8
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	240003c0 	.word	0x240003c0
 80009fc:	2400032c 	.word	0x2400032c

08000a00 <decodeDirection>:

// --- Control code ---
void decodeDirection(char input, int8_t *throttle, int8_t *steering)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b085      	sub	sp, #20
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	60b9      	str	r1, [r7, #8]
 8000a0a:	607a      	str	r2, [r7, #4]
 8000a0c:	73fb      	strb	r3, [r7, #15]
    switch (input) {
 8000a0e:	7bfb      	ldrb	r3, [r7, #15]
 8000a10:	3b42      	subs	r3, #66	@ 0x42
 8000a12:	2b11      	cmp	r3, #17
 8000a14:	d865      	bhi.n	8000ae2 <decodeDirection+0xe2>
 8000a16:	a201      	add	r2, pc, #4	@ (adr r2, 8000a1c <decodeDirection+0x1c>)
 8000a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a1c:	08000a73 	.word	0x08000a73
 8000a20:	08000ae3 	.word	0x08000ae3
 8000a24:	08000ae3 	.word	0x08000ae3
 8000a28:	08000ae3 	.word	0x08000ae3
 8000a2c:	08000a65 	.word	0x08000a65
 8000a30:	08000a9d 	.word	0x08000a9d
 8000a34:	08000aab 	.word	0x08000aab
 8000a38:	08000ab9 	.word	0x08000ab9
 8000a3c:	08000ac7 	.word	0x08000ac7
 8000a40:	08000ae3 	.word	0x08000ae3
 8000a44:	08000a81 	.word	0x08000a81
 8000a48:	08000ae3 	.word	0x08000ae3
 8000a4c:	08000ae3 	.word	0x08000ae3
 8000a50:	08000ae3 	.word	0x08000ae3
 8000a54:	08000ae3 	.word	0x08000ae3
 8000a58:	08000ae3 	.word	0x08000ae3
 8000a5c:	08000a8f 	.word	0x08000a8f
 8000a60:	08000ad5 	.word	0x08000ad5
        case 'F': *throttle =  1; *steering =  0; break;  // Forward
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	2201      	movs	r2, #1
 8000a68:	701a      	strb	r2, [r3, #0]
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	701a      	strb	r2, [r3, #0]
 8000a70:	e038      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'B': *throttle = -1; *steering =  0; break;  // Backward
 8000a72:	68bb      	ldr	r3, [r7, #8]
 8000a74:	22ff      	movs	r2, #255	@ 0xff
 8000a76:	701a      	strb	r2, [r3, #0]
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	701a      	strb	r2, [r3, #0]
 8000a7e:	e031      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'L': *throttle =  0; *steering = -1; break;  // Left
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	22ff      	movs	r2, #255	@ 0xff
 8000a8a:	701a      	strb	r2, [r3, #0]
 8000a8c:	e02a      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'R': *throttle =  0; *steering =  1; break;  // Right
 8000a8e:	68bb      	ldr	r3, [r7, #8]
 8000a90:	2200      	movs	r2, #0
 8000a92:	701a      	strb	r2, [r3, #0]
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	2201      	movs	r2, #1
 8000a98:	701a      	strb	r2, [r3, #0]
 8000a9a:	e023      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'G': *throttle =  1; *steering = -1; break;  // Forward + Left
 8000a9c:	68bb      	ldr	r3, [r7, #8]
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	701a      	strb	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	22ff      	movs	r2, #255	@ 0xff
 8000aa6:	701a      	strb	r2, [r3, #0]
 8000aa8:	e01c      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'H': *throttle =  1; *steering =  1; break;  // Forward + Right
 8000aaa:	68bb      	ldr	r3, [r7, #8]
 8000aac:	2201      	movs	r2, #1
 8000aae:	701a      	strb	r2, [r3, #0]
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	701a      	strb	r2, [r3, #0]
 8000ab6:	e015      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'I': *throttle = -1; *steering = -1; break;  // Backward + Left
 8000ab8:	68bb      	ldr	r3, [r7, #8]
 8000aba:	22ff      	movs	r2, #255	@ 0xff
 8000abc:	701a      	strb	r2, [r3, #0]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	22ff      	movs	r2, #255	@ 0xff
 8000ac2:	701a      	strb	r2, [r3, #0]
 8000ac4:	e00e      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'J': *throttle = -1; *steering =  1; break;  // Backward + Right
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	22ff      	movs	r2, #255	@ 0xff
 8000aca:	701a      	strb	r2, [r3, #0]
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2201      	movs	r2, #1
 8000ad0:	701a      	strb	r2, [r3, #0]
 8000ad2:	e007      	b.n	8000ae4 <decodeDirection+0xe4>
        case 'S': *throttle =  0; *steering =  0; break;  // Stop
 8000ad4:	68bb      	ldr	r3, [r7, #8]
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	2200      	movs	r2, #0
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	e000      	b.n	8000ae4 <decodeDirection+0xe4>
        default: break;
 8000ae2:	bf00      	nop
    }
}
 8000ae4:	bf00      	nop
 8000ae6:	3714      	adds	r7, #20
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aee:	4770      	bx	lr

08000af0 <decodeSpeedChar>:

void decodeSpeedChar(char input, float *speed)
{
 8000af0:	b480      	push	{r7}
 8000af2:	b085      	sub	sp, #20
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	4603      	mov	r3, r0
 8000af8:	6039      	str	r1, [r7, #0]
 8000afa:	71fb      	strb	r3, [r7, #7]
    if (input >= '0' && input <= '9') {
 8000afc:	79fb      	ldrb	r3, [r7, #7]
 8000afe:	2b2f      	cmp	r3, #47	@ 0x2f
 8000b00:	d912      	bls.n	8000b28 <decodeSpeedChar+0x38>
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	2b39      	cmp	r3, #57	@ 0x39
 8000b06:	d80f      	bhi.n	8000b28 <decodeSpeedChar+0x38>
        int digit = input - '0';
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	3b30      	subs	r3, #48	@ 0x30
 8000b0c:	60fb      	str	r3, [r7, #12]
        *speed = (digit + 1) / 10.0f;   // '0'–'9' -> 0.1–1.0
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	3301      	adds	r3, #1
 8000b12:	ee07 3a90 	vmov	s15, r3
 8000b16:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b1a:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 8000b1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8000b28:	bf00      	nop
 8000b2a:	3714      	adds	r7, #20
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <controlLoop>:

void controlLoop(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b09c      	sub	sp, #112	@ 0x70
 8000b38:	af06      	add	r7, sp, #24
    int8_t throttle = 0;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    int8_t steering = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    float speed = 1.0f;   // throttle multiplier
 8000b46:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000b4a:	643b      	str	r3, [r7, #64]	@ 0x40
    char msg[64];
    char cmd;

    while (1)
    {
        cmd = serialRead();
 8000b4c:	f7ff ff36 	bl	80009bc <serialRead>
 8000b50:	4603      	mov	r3, r0
 8000b52:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        if (cmd) {
 8000b56:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d0f6      	beq.n	8000b4c <controlLoop+0x18>
            decodeDirection(cmd, &throttle, &steering);
 8000b5e:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8000b62:	f107 0147 	add.w	r1, r7, #71	@ 0x47
 8000b66:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f7ff ff48 	bl	8000a00 <decodeDirection>
            decodeSpeedChar(cmd, &speed);
 8000b70:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8000b74:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000b78:	4611      	mov	r1, r2
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ffb8 	bl	8000af0 <decodeSpeedChar>

            // Scale throttle to ±2.0, steering fixed to ±0.5
            float appliedThrottle = throttle * speed * 2.0f;
 8000b80:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8000b84:	ee07 3a90 	vmov	s15, r3
 8000b88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b8c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000b90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b94:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000b98:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
            float appliedSteering = steering * 0.5f;
 8000b9c:	f997 3046 	ldrsb.w	r3, [r7, #70]	@ 0x46
 8000ba0:	ee07 3a90 	vmov	s15, r3
 8000ba4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ba8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000bac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000bb0:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

            SetEscSpeed(appliedThrottle);
 8000bb4:	ed97 0a14 	vldr	s0, [r7, #80]	@ 0x50
 8000bb8:	f7ff fea4 	bl	8000904 <SetEscSpeed>
            Turning_SetAngle(appliedSteering);
 8000bbc:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 8000bc0:	f7ff fe42 	bl	8000848 <Turning_SetAngle>

            int len = snprintf(msg, sizeof(msg),
 8000bc4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8000bc8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8000bcc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000bd0:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8000bd4:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8000bd8:	edd7 5a10 	vldr	s11, [r7, #64]	@ 0x40
 8000bdc:	eeb7 5ae5 	vcvt.f64.f32	d5, s11
 8000be0:	4638      	mov	r0, r7
 8000be2:	ed8d 5b04 	vstr	d5, [sp, #16]
 8000be6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8000bea:	ed8d 7b00 	vstr	d7, [sp]
 8000bee:	4a0b      	ldr	r2, [pc, #44]	@ (8000c1c <controlLoop+0xe8>)
 8000bf0:	2140      	movs	r1, #64	@ 0x40
 8000bf2:	f007 fac9 	bl	8008188 <sniprintf>
 8000bf6:	64b8      	str	r0, [r7, #72]	@ 0x48
                               "Cmd:%c | Th:%.2f | St:%.2f | Spd:%.1f\r\n",
                               cmd, appliedThrottle, appliedSteering, speed);
            HAL_UART_Transmit(&huart2, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8000bf8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000bfa:	b29a      	uxth	r2, r3
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	f04f 33ff 	mov.w	r3, #4294967295
 8000c02:	4807      	ldr	r0, [pc, #28]	@ (8000c20 <controlLoop+0xec>)
 8000c04:	f005 fbe5 	bl	80063d2 <HAL_UART_Transmit>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8000c08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000c0a:	b29a      	uxth	r2, r3
 8000c0c:	4639      	mov	r1, r7
 8000c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c12:	4804      	ldr	r0, [pc, #16]	@ (8000c24 <controlLoop+0xf0>)
 8000c14:	f005 fbdd 	bl	80063d2 <HAL_UART_Transmit>
        cmd = serialRead();
 8000c18:	e798      	b.n	8000b4c <controlLoop+0x18>
 8000c1a:	bf00      	nop
 8000c1c:	0800a61c 	.word	0x0800a61c
 8000c20:	2400032c 	.word	0x2400032c
 8000c24:	240003c0 	.word	0x240003c0

08000c28 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b082      	sub	sp, #8
 8000c2c:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8000c2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c32:	607b      	str	r3, [r7, #4]
//  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
  if ( timeout < 0 )
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	da01      	bge.n	8000c3e <main+0x16>
  {
  Error_Handler();
 8000c3a:	f000 fb49 	bl	80012d0 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c3e:	f000 fe71 	bl	8001924 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c42:	f000 f84f 	bl	8000ce4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8000c46:	4b23      	ldr	r3, [pc, #140]	@ (8000cd4 <main+0xac>)
 8000c48:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4c:	4a21      	ldr	r2, [pc, #132]	@ (8000cd4 <main+0xac>)
 8000c4e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c52:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c56:	4b1f      	ldr	r3, [pc, #124]	@ (8000cd4 <main+0xac>)
 8000c58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000c60:	603b      	str	r3, [r7, #0]
 8000c62:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000c64:	2000      	movs	r0, #0
 8000c66:	f001 fe55 	bl	8002914 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	2000      	movs	r0, #0
 8000c6e:	f001 fe6b 	bl	8002948 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000c72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c76:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000c78:	bf00      	nop
 8000c7a:	4b16      	ldr	r3, [pc, #88]	@ (8000cd4 <main+0xac>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d104      	bne.n	8000c90 <main+0x68>
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	1e5a      	subs	r2, r3, #1
 8000c8a:	607a      	str	r2, [r7, #4]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	dcf4      	bgt.n	8000c7a <main+0x52>
if ( timeout < 0 )
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	da01      	bge.n	8000c9a <main+0x72>
{
Error_Handler();
 8000c96:	f000 fb1b 	bl	80012d0 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c9a:	f000 fa87 	bl	80011ac <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000c9e:	f000 fa39 	bl	8001114 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 8000ca2:	f000 f89b 	bl	8000ddc <MX_FDCAN1_Init>
  MX_TIM13_Init();
 8000ca6:	f000 f94d 	bl	8000f44 <MX_TIM13_Init>
  MX_TIM14_Init();
 8000caa:	f000 f999 	bl	8000fe0 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8000cae:	f000 f9e5 	bl	800107c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	4808      	ldr	r0, [pc, #32]	@ (8000cd8 <main+0xb0>)
 8000cb6:	f004 fd7f 	bl	80057b8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8000cba:	2100      	movs	r1, #0
 8000cbc:	4807      	ldr	r0, [pc, #28]	@ (8000cdc <main+0xb4>)
 8000cbe:	f004 fd7b 	bl	80057b8 <HAL_TIM_PWM_Start>
  Turning_SetAngle(0);
 8000cc2:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8000ce0 <main+0xb8>
 8000cc6:	f7ff fdbf 	bl	8000848 <Turning_SetAngle>
//  goDistance(1, 0.5);
//  goDistanceP(0.4, 0.001, 0.6);
//  debugSetup();
//  echoTest();
//  dualEchoTest();
  controlLoop();
 8000cca:	f7ff ff33 	bl	8000b34 <controlLoop>
//  helloWorldLoop();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000cce:	bf00      	nop
 8000cd0:	e7fd      	b.n	8000cce <main+0xa6>
 8000cd2:	bf00      	nop
 8000cd4:	58024400 	.word	0x58024400
 8000cd8:	24000294 	.word	0x24000294
 8000cdc:	240002e0 	.word	0x240002e0
 8000ce0:	00000000 	.word	0x00000000

08000ce4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b09c      	sub	sp, #112	@ 0x70
 8000ce8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cee:	224c      	movs	r2, #76	@ 0x4c
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f007 fac1 	bl	800827a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cf8:	1d3b      	adds	r3, r7, #4
 8000cfa:	2220      	movs	r2, #32
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f007 fabb 	bl	800827a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8000d04:	2004      	movs	r0, #4
 8000d06:	f001 fe33 	bl	8002970 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	603b      	str	r3, [r7, #0]
 8000d0e:	4b31      	ldr	r3, [pc, #196]	@ (8000dd4 <SystemClock_Config+0xf0>)
 8000d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d12:	4a30      	ldr	r2, [pc, #192]	@ (8000dd4 <SystemClock_Config+0xf0>)
 8000d14:	f023 0301 	bic.w	r3, r3, #1
 8000d18:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000d1a:	4b2e      	ldr	r3, [pc, #184]	@ (8000dd4 <SystemClock_Config+0xf0>)
 8000d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d1e:	f003 0301 	and.w	r3, r3, #1
 8000d22:	603b      	str	r3, [r7, #0]
 8000d24:	4b2c      	ldr	r3, [pc, #176]	@ (8000dd8 <SystemClock_Config+0xf4>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000d2c:	4a2a      	ldr	r2, [pc, #168]	@ (8000dd8 <SystemClock_Config+0xf4>)
 8000d2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d32:	6193      	str	r3, [r2, #24]
 8000d34:	4b28      	ldr	r3, [pc, #160]	@ (8000dd8 <SystemClock_Config+0xf4>)
 8000d36:	699b      	ldr	r3, [r3, #24]
 8000d38:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000d3c:	603b      	str	r3, [r7, #0]
 8000d3e:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000d40:	bf00      	nop
 8000d42:	4b25      	ldr	r3, [pc, #148]	@ (8000dd8 <SystemClock_Config+0xf4>)
 8000d44:	699b      	ldr	r3, [r3, #24]
 8000d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d4e:	d1f8      	bne.n	8000d42 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000d50:	2302      	movs	r3, #2
 8000d52:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000d54:	2301      	movs	r3, #1
 8000d56:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000d58:	2340      	movs	r3, #64	@ 0x40
 8000d5a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d5c:	2302      	movs	r3, #2
 8000d5e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000d60:	2300      	movs	r3, #0
 8000d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000d64:	2304      	movs	r3, #4
 8000d66:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000d68:	230a      	movs	r3, #10
 8000d6a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000d6c:	2302      	movs	r3, #2
 8000d6e:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000d70:	2304      	movs	r3, #4
 8000d72:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000d74:	2302      	movs	r3, #2
 8000d76:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000d78:	230c      	movs	r3, #12
 8000d7a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000d7c:	2302      	movs	r3, #2
 8000d7e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000d80:	2300      	movs	r3, #0
 8000d82:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f001 fe4b 	bl	8002a24 <HAL_RCC_OscConfig>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000d94:	f000 fa9c 	bl	80012d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d98:	233f      	movs	r3, #63	@ 0x3f
 8000d9a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d9c:	2303      	movs	r3, #3
 8000d9e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000da0:	2300      	movs	r3, #0
 8000da2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000da4:	2300      	movs	r3, #0
 8000da6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000da8:	2300      	movs	r3, #0
 8000daa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000dac:	2340      	movs	r3, #64	@ 0x40
 8000dae:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000db0:	2300      	movs	r3, #0
 8000db2:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000db4:	2300      	movs	r3, #0
 8000db6:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	2101      	movs	r1, #1
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f002 fa8b 	bl	80032d8 <HAL_RCC_ClockConfig>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000dc8:	f000 fa82 	bl	80012d0 <Error_Handler>
  }
}
 8000dcc:	bf00      	nop
 8000dce:	3770      	adds	r7, #112	@ 0x70
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	58000400 	.word	0x58000400
 8000dd8:	58024800 	.word	0x58024800

08000ddc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000de2:	4b54      	ldr	r3, [pc, #336]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000de4:	4a54      	ldr	r2, [pc, #336]	@ (8000f38 <MX_FDCAN1_Init+0x15c>)
 8000de6:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000de8:	4b52      	ldr	r3, [pc, #328]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000dee:	4b51      	ldr	r3, [pc, #324]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000df4:	4b4f      	ldr	r3, [pc, #316]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000dfa:	4b4e      	ldr	r3, [pc, #312]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000e00:	4b4c      	ldr	r3, [pc, #304]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e02:	2201      	movs	r2, #1
 8000e04:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000e06:	4b4b      	ldr	r3, [pc, #300]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e08:	2202      	movs	r2, #2
 8000e0a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000e0c:	4b49      	ldr	r3, [pc, #292]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e0e:	2208      	movs	r2, #8
 8000e10:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000e12:	4b48      	ldr	r3, [pc, #288]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e14:	221f      	movs	r2, #31
 8000e16:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000e18:	4b46      	ldr	r3, [pc, #280]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e1a:	2208      	movs	r2, #8
 8000e1c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000e1e:	4b45      	ldr	r3, [pc, #276]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000e24:	4b43      	ldr	r3, [pc, #268]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e26:	2201      	movs	r2, #1
 8000e28:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000e2a:	4b42      	ldr	r3, [pc, #264]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000e30:	4b40      	ldr	r3, [pc, #256]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e32:	2201      	movs	r2, #1
 8000e34:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000e36:	4b3f      	ldr	r3, [pc, #252]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000e3c:	4b3d      	ldr	r3, [pc, #244]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000e42:	4b3c      	ldr	r3, [pc, #240]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 50;
 8000e48:	4b3a      	ldr	r3, [pc, #232]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e4a:	2232      	movs	r2, #50	@ 0x32
 8000e4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000e4e:	4b39      	ldr	r3, [pc, #228]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e50:	2204      	movs	r2, #4
 8000e52:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000e54:	4b37      	ldr	r3, [pc, #220]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000e5a:	4b36      	ldr	r3, [pc, #216]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e5c:	2204      	movs	r2, #4
 8000e5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000e60:	4b34      	ldr	r3, [pc, #208]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000e66:	4b33      	ldr	r3, [pc, #204]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e68:	2204      	movs	r2, #4
 8000e6a:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000e6c:	4b31      	ldr	r3, [pc, #196]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000e72:	4b30      	ldr	r3, [pc, #192]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000e78:	4b2e      	ldr	r3, [pc, #184]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e80:	2200      	movs	r2, #0
 8000e82:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000e84:	4b2b      	ldr	r3, [pc, #172]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e86:	2204      	movs	r2, #4
 8000e88:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000e8a:	482a      	ldr	r0, [pc, #168]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000e8c:	f000 fecc 	bl	8001c28 <HAL_FDCAN_Init>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000e96:	f000 fa1b 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
      /*AAO+*/
        sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000e9a:	4b28      	ldr	r3, [pc, #160]	@ (8000f3c <MX_FDCAN1_Init+0x160>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
        sFilterConfig.FilterIndex = 0;
 8000ea0:	4b26      	ldr	r3, [pc, #152]	@ (8000f3c <MX_FDCAN1_Init+0x160>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	605a      	str	r2, [r3, #4]
        sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000ea6:	4b25      	ldr	r3, [pc, #148]	@ (8000f3c <MX_FDCAN1_Init+0x160>)
 8000ea8:	2202      	movs	r2, #2
 8000eaa:	609a      	str	r2, [r3, #8]
        sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000eac:	4b23      	ldr	r3, [pc, #140]	@ (8000f3c <MX_FDCAN1_Init+0x160>)
 8000eae:	2201      	movs	r2, #1
 8000eb0:	60da      	str	r2, [r3, #12]
        sFilterConfig.FilterID1 = 0x000;   // base ID (don't care)
 8000eb2:	4b22      	ldr	r3, [pc, #136]	@ (8000f3c <MX_FDCAN1_Init+0x160>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	611a      	str	r2, [r3, #16]
        sFilterConfig.FilterID2 = 0x000;   // mask = 0 → accept all messages
 8000eb8:	4b20      	ldr	r3, [pc, #128]	@ (8000f3c <MX_FDCAN1_Init+0x160>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	615a      	str	r2, [r3, #20]

        /* Configure global filter to reject all non-matching frames */
        HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT,
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	9300      	str	r3, [sp, #0]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	2202      	movs	r2, #2
 8000ec6:	2102      	movs	r1, #2
 8000ec8:	481a      	ldr	r0, [pc, #104]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000eca:	f001 f901 	bl	80020d0 <HAL_FDCAN_ConfigGlobalFilter>
                                     FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);

        if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000ece:	491b      	ldr	r1, [pc, #108]	@ (8000f3c <MX_FDCAN1_Init+0x160>)
 8000ed0:	4818      	ldr	r0, [pc, #96]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000ed2:	f001 f887 	bl	8001fe4 <HAL_FDCAN_ConfigFilter>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_FDCAN1_Init+0x104>
          {
             /* Filter configuration Error */
             Error_Handler();
 8000edc:	f000 f9f8 	bl	80012d0 <Error_Handler>
          }
         /* Start the FDCAN module */
        if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000ee0:	4814      	ldr	r0, [pc, #80]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000ee2:	f001 f922 	bl	800212a <HAL_FDCAN_Start>
          }
             /* Start Error */
        if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	2101      	movs	r1, #1
 8000eea:	4812      	ldr	r0, [pc, #72]	@ (8000f34 <MX_FDCAN1_Init+0x158>)
 8000eec:	f001 f948 	bl	8002180 <HAL_FDCAN_ActivateNotification>
          }
             /* Notification Error */

         /* Configure Tx buffer message */
        TxHeader.Identifier = 0x111;
 8000ef0:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000ef2:	f240 1211 	movw	r2, #273	@ 0x111
 8000ef6:	601a      	str	r2, [r3, #0]
        TxHeader.IdType = FDCAN_STANDARD_ID;
 8000ef8:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	605a      	str	r2, [r3, #4]
        TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000efe:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	609a      	str	r2, [r3, #8]
        TxHeader.DataLength = FDCAN_DLC_BYTES_12;
 8000f04:	4b0e      	ldr	r3, [pc, #56]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000f06:	2209      	movs	r2, #9
 8000f08:	60da      	str	r2, [r3, #12]
        TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	611a      	str	r2, [r3, #16]
        TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000f10:	4b0b      	ldr	r3, [pc, #44]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000f12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000f16:	615a      	str	r2, [r3, #20]
        TxHeader.FDFormat = FDCAN_FD_CAN;
 8000f18:	4b09      	ldr	r3, [pc, #36]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000f1a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000f1e:	619a      	str	r2, [r3, #24]
        TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000f20:	4b07      	ldr	r3, [pc, #28]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	61da      	str	r2, [r3, #28]
        TxHeader.MessageMarker = 0x00;
 8000f26:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <MX_FDCAN1_Init+0x164>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	621a      	str	r2, [r3, #32]
       /*AAO-*/

  /* USER CODE END FDCAN1_Init 2 */

}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	240001f4 	.word	0x240001f4
 8000f38:	4000a000 	.word	0x4000a000
 8000f3c:	24000454 	.word	0x24000454
 8000f40:	24000474 	.word	0x24000474

08000f44 <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f4a:	1d3b      	adds	r3, r7, #4
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	601a      	str	r2, [r3, #0]
 8000f50:	605a      	str	r2, [r3, #4]
 8000f52:	609a      	str	r2, [r3, #8]
 8000f54:	60da      	str	r2, [r3, #12]
 8000f56:	611a      	str	r2, [r3, #16]
 8000f58:	615a      	str	r2, [r3, #20]
 8000f5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8000f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8000fdc <MX_TIM13_Init+0x98>)
 8000f60:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 79;
 8000f62:	4b1d      	ldr	r3, [pc, #116]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f64:	224f      	movs	r2, #79	@ 0x4f
 8000f66:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f68:	4b1b      	ldr	r3, [pc, #108]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 19999;
 8000f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f70:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000f74:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f76:	4b18      	ldr	r3, [pc, #96]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f7c:	4b16      	ldr	r3, [pc, #88]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8000f82:	4815      	ldr	r0, [pc, #84]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f84:	f004 fb60 	bl	8005648 <HAL_TIM_Base_Init>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8000f8e:	f000 f99f 	bl	80012d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8000f92:	4811      	ldr	r0, [pc, #68]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000f94:	f004 fbaf 	bl	80056f6 <HAL_TIM_PWM_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8000f9e:	f000 f997 	bl	80012d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000fa2:	2360      	movs	r3, #96	@ 0x60
 8000fa4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8000fa6:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8000faa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fb4:	1d3b      	adds	r3, r7, #4
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	4619      	mov	r1, r3
 8000fba:	4807      	ldr	r0, [pc, #28]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000fbc:	f004 fd0a 	bl	80059d4 <HAL_TIM_PWM_ConfigChannel>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_TIM13_Init+0x86>
  {
    Error_Handler();
 8000fc6:	f000 f983 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8000fca:	4803      	ldr	r0, [pc, #12]	@ (8000fd8 <MX_TIM13_Init+0x94>)
 8000fcc:	f000 fa6a 	bl	80014a4 <HAL_TIM_MspPostInit>

}
 8000fd0:	bf00      	nop
 8000fd2:	3720      	adds	r7, #32
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	24000294 	.word	0x24000294
 8000fdc:	40001c00 	.word	0x40001c00

08000fe0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b088      	sub	sp, #32
 8000fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM14_Init 0 */

  /* USER CODE END TIM14_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000fe6:	1d3b      	adds	r3, r7, #4
 8000fe8:	2200      	movs	r2, #0
 8000fea:	601a      	str	r2, [r3, #0]
 8000fec:	605a      	str	r2, [r3, #4]
 8000fee:	609a      	str	r2, [r3, #8]
 8000ff0:	60da      	str	r2, [r3, #12]
 8000ff2:	611a      	str	r2, [r3, #16]
 8000ff4:	615a      	str	r2, [r3, #20]
 8000ff6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8001074 <MX_TIM14_Init+0x94>)
 8000ffa:	4a1f      	ldr	r2, [pc, #124]	@ (8001078 <MX_TIM14_Init+0x98>)
 8000ffc:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 79;
 8000ffe:	4b1d      	ldr	r3, [pc, #116]	@ (8001074 <MX_TIM14_Init+0x94>)
 8001000:	224f      	movs	r2, #79	@ 0x4f
 8001002:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001004:	4b1b      	ldr	r3, [pc, #108]	@ (8001074 <MX_TIM14_Init+0x94>)
 8001006:	2200      	movs	r2, #0
 8001008:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 19999;
 800100a:	4b1a      	ldr	r3, [pc, #104]	@ (8001074 <MX_TIM14_Init+0x94>)
 800100c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001010:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001012:	4b18      	ldr	r3, [pc, #96]	@ (8001074 <MX_TIM14_Init+0x94>)
 8001014:	2200      	movs	r2, #0
 8001016:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001018:	4b16      	ldr	r3, [pc, #88]	@ (8001074 <MX_TIM14_Init+0x94>)
 800101a:	2200      	movs	r2, #0
 800101c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800101e:	4815      	ldr	r0, [pc, #84]	@ (8001074 <MX_TIM14_Init+0x94>)
 8001020:	f004 fb12 	bl	8005648 <HAL_TIM_Base_Init>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d001      	beq.n	800102e <MX_TIM14_Init+0x4e>
  {
    Error_Handler();
 800102a:	f000 f951 	bl	80012d0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 800102e:	4811      	ldr	r0, [pc, #68]	@ (8001074 <MX_TIM14_Init+0x94>)
 8001030:	f004 fb61 	bl	80056f6 <HAL_TIM_PWM_Init>
 8001034:	4603      	mov	r3, r0
 8001036:	2b00      	cmp	r3, #0
 8001038:	d001      	beq.n	800103e <MX_TIM14_Init+0x5e>
  {
    Error_Handler();
 800103a:	f000 f949 	bl	80012d0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800103e:	2360      	movs	r3, #96	@ 0x60
 8001040:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 8001042:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8001046:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001048:	2300      	movs	r3, #0
 800104a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800104c:	2300      	movs	r3, #0
 800104e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001050:	1d3b      	adds	r3, r7, #4
 8001052:	2200      	movs	r2, #0
 8001054:	4619      	mov	r1, r3
 8001056:	4807      	ldr	r0, [pc, #28]	@ (8001074 <MX_TIM14_Init+0x94>)
 8001058:	f004 fcbc 	bl	80059d4 <HAL_TIM_PWM_ConfigChannel>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <MX_TIM14_Init+0x86>
  {
    Error_Handler();
 8001062:	f000 f935 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */
  HAL_TIM_MspPostInit(&htim14);
 8001066:	4803      	ldr	r0, [pc, #12]	@ (8001074 <MX_TIM14_Init+0x94>)
 8001068:	f000 fa1c 	bl	80014a4 <HAL_TIM_MspPostInit>

}
 800106c:	bf00      	nop
 800106e:	3720      	adds	r7, #32
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	240002e0 	.word	0x240002e0
 8001078:	40002000 	.word	0x40002000

0800107c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001080:	4b22      	ldr	r3, [pc, #136]	@ (800110c <MX_USART2_UART_Init+0x90>)
 8001082:	4a23      	ldr	r2, [pc, #140]	@ (8001110 <MX_USART2_UART_Init+0x94>)
 8001084:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001086:	4b21      	ldr	r3, [pc, #132]	@ (800110c <MX_USART2_UART_Init+0x90>)
 8001088:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800108c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800108e:	4b1f      	ldr	r3, [pc, #124]	@ (800110c <MX_USART2_UART_Init+0x90>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001094:	4b1d      	ldr	r3, [pc, #116]	@ (800110c <MX_USART2_UART_Init+0x90>)
 8001096:	2200      	movs	r2, #0
 8001098:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800109a:	4b1c      	ldr	r3, [pc, #112]	@ (800110c <MX_USART2_UART_Init+0x90>)
 800109c:	2200      	movs	r2, #0
 800109e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010a0:	4b1a      	ldr	r3, [pc, #104]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010a2:	220c      	movs	r2, #12
 80010a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a6:	4b19      	ldr	r3, [pc, #100]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010ac:	4b17      	ldr	r3, [pc, #92]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010b2:	4b16      	ldr	r3, [pc, #88]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010b8:	4b14      	ldr	r3, [pc, #80]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010be:	4b13      	ldr	r3, [pc, #76]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010c4:	4811      	ldr	r0, [pc, #68]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010c6:	f005 f934 	bl	8006332 <HAL_UART_Init>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80010d0:	f000 f8fe 	bl	80012d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010d4:	2100      	movs	r1, #0
 80010d6:	480d      	ldr	r0, [pc, #52]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010d8:	f006 fa93 	bl	8007602 <HAL_UARTEx_SetTxFifoThreshold>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d001      	beq.n	80010e6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80010e2:	f000 f8f5 	bl	80012d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010e6:	2100      	movs	r1, #0
 80010e8:	4808      	ldr	r0, [pc, #32]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010ea:	f006 fac8 	bl	800767e <HAL_UARTEx_SetRxFifoThreshold>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80010f4:	f000 f8ec 	bl	80012d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80010f8:	4804      	ldr	r0, [pc, #16]	@ (800110c <MX_USART2_UART_Init+0x90>)
 80010fa:	f006 fa49 	bl	8007590 <HAL_UARTEx_DisableFifoMode>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001104:	f000 f8e4 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	2400032c 	.word	0x2400032c
 8001110:	40004400 	.word	0x40004400

08001114 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001118:	4b22      	ldr	r3, [pc, #136]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 800111a:	4a23      	ldr	r2, [pc, #140]	@ (80011a8 <MX_USART3_UART_Init+0x94>)
 800111c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800111e:	4b21      	ldr	r3, [pc, #132]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001120:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001124:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001126:	4b1f      	ldr	r3, [pc, #124]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001128:	2200      	movs	r2, #0
 800112a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800112c:	4b1d      	ldr	r3, [pc, #116]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 800112e:	2200      	movs	r2, #0
 8001130:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001132:	4b1c      	ldr	r3, [pc, #112]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001134:	2200      	movs	r2, #0
 8001136:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001138:	4b1a      	ldr	r3, [pc, #104]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 800113a:	220c      	movs	r2, #12
 800113c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800113e:	4b19      	ldr	r3, [pc, #100]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001140:	2200      	movs	r2, #0
 8001142:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001144:	4b17      	ldr	r3, [pc, #92]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001146:	2200      	movs	r2, #0
 8001148:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800114a:	4b16      	ldr	r3, [pc, #88]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 800114c:	2200      	movs	r2, #0
 800114e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001150:	4b14      	ldr	r3, [pc, #80]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001152:	2200      	movs	r2, #0
 8001154:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001156:	4b13      	ldr	r3, [pc, #76]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001158:	2200      	movs	r2, #0
 800115a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800115c:	4811      	ldr	r0, [pc, #68]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 800115e:	f005 f8e8 	bl	8006332 <HAL_UART_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001168:	f000 f8b2 	bl	80012d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800116c:	2100      	movs	r1, #0
 800116e:	480d      	ldr	r0, [pc, #52]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001170:	f006 fa47 	bl	8007602 <HAL_UARTEx_SetTxFifoThreshold>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d001      	beq.n	800117e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800117a:	f000 f8a9 	bl	80012d0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800117e:	2100      	movs	r1, #0
 8001180:	4808      	ldr	r0, [pc, #32]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001182:	f006 fa7c 	bl	800767e <HAL_UARTEx_SetRxFifoThreshold>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800118c:	f000 f8a0 	bl	80012d0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001190:	4804      	ldr	r0, [pc, #16]	@ (80011a4 <MX_USART3_UART_Init+0x90>)
 8001192:	f006 f9fd 	bl	8007590 <HAL_UARTEx_DisableFifoMode>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800119c:	f000 f898 	bl	80012d0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	240003c0 	.word	0x240003c0
 80011a8:	40004800 	.word	0x40004800

080011ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b08c      	sub	sp, #48	@ 0x30
 80011b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]
 80011be:	60da      	str	r2, [r3, #12]
 80011c0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c2:	4b40      	ldr	r3, [pc, #256]	@ (80012c4 <MX_GPIO_Init+0x118>)
 80011c4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011c8:	4a3e      	ldr	r2, [pc, #248]	@ (80012c4 <MX_GPIO_Init+0x118>)
 80011ca:	f043 0304 	orr.w	r3, r3, #4
 80011ce:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011d2:	4b3c      	ldr	r3, [pc, #240]	@ (80012c4 <MX_GPIO_Init+0x118>)
 80011d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011d8:	f003 0304 	and.w	r3, r3, #4
 80011dc:	61bb      	str	r3, [r7, #24]
 80011de:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80011e0:	4b38      	ldr	r3, [pc, #224]	@ (80012c4 <MX_GPIO_Init+0x118>)
 80011e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011e6:	4a37      	ldr	r2, [pc, #220]	@ (80012c4 <MX_GPIO_Init+0x118>)
 80011e8:	f043 0320 	orr.w	r3, r3, #32
 80011ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80011f0:	4b34      	ldr	r3, [pc, #208]	@ (80012c4 <MX_GPIO_Init+0x118>)
 80011f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80011f6:	f003 0320 	and.w	r3, r3, #32
 80011fa:	617b      	str	r3, [r7, #20]
 80011fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011fe:	4b31      	ldr	r3, [pc, #196]	@ (80012c4 <MX_GPIO_Init+0x118>)
 8001200:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001204:	4a2f      	ldr	r2, [pc, #188]	@ (80012c4 <MX_GPIO_Init+0x118>)
 8001206:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800120a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800120e:	4b2d      	ldr	r3, [pc, #180]	@ (80012c4 <MX_GPIO_Init+0x118>)
 8001210:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001218:	613b      	str	r3, [r7, #16]
 800121a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800121c:	4b29      	ldr	r3, [pc, #164]	@ (80012c4 <MX_GPIO_Init+0x118>)
 800121e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001222:	4a28      	ldr	r2, [pc, #160]	@ (80012c4 <MX_GPIO_Init+0x118>)
 8001224:	f043 0301 	orr.w	r3, r3, #1
 8001228:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800122c:	4b25      	ldr	r3, [pc, #148]	@ (80012c4 <MX_GPIO_Init+0x118>)
 800122e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001232:	f003 0301 	and.w	r3, r3, #1
 8001236:	60fb      	str	r3, [r7, #12]
 8001238:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <MX_GPIO_Init+0x118>)
 800123c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001240:	4a20      	ldr	r2, [pc, #128]	@ (80012c4 <MX_GPIO_Init+0x118>)
 8001242:	f043 0302 	orr.w	r3, r3, #2
 8001246:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800124a:	4b1e      	ldr	r3, [pc, #120]	@ (80012c4 <MX_GPIO_Init+0x118>)
 800124c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001250:	f003 0302 	and.w	r3, r3, #2
 8001254:	60bb      	str	r3, [r7, #8]
 8001256:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001258:	4b1a      	ldr	r3, [pc, #104]	@ (80012c4 <MX_GPIO_Init+0x118>)
 800125a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800125e:	4a19      	ldr	r2, [pc, #100]	@ (80012c4 <MX_GPIO_Init+0x118>)
 8001260:	f043 0308 	orr.w	r3, r3, #8
 8001264:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001268:	4b16      	ldr	r3, [pc, #88]	@ (80012c4 <MX_GPIO_Init+0x118>)
 800126a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800126e:	f003 0308 	and.w	r3, r3, #8
 8001272:	607b      	str	r3, [r7, #4]
 8001274:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	f244 0101 	movw	r1, #16385	@ 0x4001
 800127c:	4812      	ldr	r0, [pc, #72]	@ (80012c8 <MX_GPIO_Init+0x11c>)
 800127e:	f001 fb2f 	bl	80028e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001282:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001288:	2300      	movs	r3, #0
 800128a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128c:	2300      	movs	r3, #0
 800128e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001290:	f107 031c 	add.w	r3, r7, #28
 8001294:	4619      	mov	r1, r3
 8001296:	480d      	ldr	r0, [pc, #52]	@ (80012cc <MX_GPIO_Init+0x120>)
 8001298:	f001 f972 	bl	8002580 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 800129c:	f244 0301 	movw	r3, #16385	@ 0x4001
 80012a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012a2:	2301      	movs	r3, #1
 80012a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a6:	2300      	movs	r3, #0
 80012a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 031c 	add.w	r3, r7, #28
 80012b2:	4619      	mov	r1, r3
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <MX_GPIO_Init+0x11c>)
 80012b6:	f001 f963 	bl	8002580 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80012ba:	bf00      	nop
 80012bc:	3730      	adds	r7, #48	@ 0x30
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	58024400 	.word	0x58024400
 80012c8:	58020400 	.word	0x58020400
 80012cc:	58020800 	.word	0x58020800

080012d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012d4:	b672      	cpsid	i
}
 80012d6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012d8:	bf00      	nop
 80012da:	e7fd      	b.n	80012d8 <Error_Handler+0x8>

080012dc <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80012e4:	1d39      	adds	r1, r7, #4
 80012e6:	f04f 33ff 	mov.w	r3, #4294967295
 80012ea:	2201      	movs	r2, #1
 80012ec:	4803      	ldr	r0, [pc, #12]	@ (80012fc <__io_putchar+0x20>)
 80012ee:	f005 f870 	bl	80063d2 <HAL_UART_Transmit>
  return ch;
 80012f2:	687b      	ldr	r3, [r7, #4]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	240003c0 	.word	0x240003c0

08001300 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001306:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <HAL_MspInit+0x30>)
 8001308:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800130c:	4a08      	ldr	r2, [pc, #32]	@ (8001330 <HAL_MspInit+0x30>)
 800130e:	f043 0302 	orr.w	r3, r3, #2
 8001312:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_MspInit+0x30>)
 8001318:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	607b      	str	r3, [r7, #4]
 8001322:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr
 8001330:	58024400 	.word	0x58024400

08001334 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b0ba      	sub	sp, #232	@ 0xe8
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	609a      	str	r2, [r3, #8]
 8001348:	60da      	str	r2, [r3, #12]
 800134a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800134c:	f107 0310 	add.w	r3, r7, #16
 8001350:	22c0      	movs	r2, #192	@ 0xc0
 8001352:	2100      	movs	r1, #0
 8001354:	4618      	mov	r0, r3
 8001356:	f006 ff90 	bl	800827a <memset>
  if(hfdcan->Instance==FDCAN1)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a31      	ldr	r2, [pc, #196]	@ (8001424 <HAL_FDCAN_MspInit+0xf0>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d15b      	bne.n	800141c <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001364:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001368:	f04f 0300 	mov.w	r3, #0
 800136c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001370:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001374:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001378:	f107 0310 	add.w	r3, r7, #16
 800137c:	4618      	mov	r0, r3
 800137e:	f002 fb37 	bl	80039f0 <HAL_RCCEx_PeriphCLKConfig>
 8001382:	4603      	mov	r3, r0
 8001384:	2b00      	cmp	r3, #0
 8001386:	d001      	beq.n	800138c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001388:	f7ff ffa2 	bl	80012d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800138c:	4b26      	ldr	r3, [pc, #152]	@ (8001428 <HAL_FDCAN_MspInit+0xf4>)
 800138e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001392:	4a25      	ldr	r2, [pc, #148]	@ (8001428 <HAL_FDCAN_MspInit+0xf4>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001398:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 800139c:	4b22      	ldr	r3, [pc, #136]	@ (8001428 <HAL_FDCAN_MspInit+0xf4>)
 800139e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 80013a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013a6:	60fb      	str	r3, [r7, #12]
 80013a8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80013aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001428 <HAL_FDCAN_MspInit+0xf4>)
 80013ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013b0:	4a1d      	ldr	r2, [pc, #116]	@ (8001428 <HAL_FDCAN_MspInit+0xf4>)
 80013b2:	f043 0308 	orr.w	r3, r3, #8
 80013b6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80013ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001428 <HAL_FDCAN_MspInit+0xf4>)
 80013bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80013c0:	f003 0308 	and.w	r3, r3, #8
 80013c4:	60bb      	str	r3, [r7, #8]
 80013c6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 80013c8:	2301      	movs	r3, #1
 80013ca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ce:	2302      	movs	r3, #2
 80013d0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d4:	2300      	movs	r3, #0
 80013d6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013da:	2303      	movs	r3, #3
 80013dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 80013e0:	2309      	movs	r3, #9
 80013e2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 80013e6:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80013ea:	4619      	mov	r1, r3
 80013ec:	480f      	ldr	r0, [pc, #60]	@ (800142c <HAL_FDCAN_MspInit+0xf8>)
 80013ee:	f001 f8c7 	bl	8002580 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 80013f2:	2302      	movs	r3, #2
 80013f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f8:	2302      	movs	r3, #2
 80013fa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013fe:	2301      	movs	r3, #1
 8001400:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001404:	2303      	movs	r3, #3
 8001406:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800140a:	2309      	movs	r3, #9
 800140c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8001410:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001414:	4619      	mov	r1, r3
 8001416:	4805      	ldr	r0, [pc, #20]	@ (800142c <HAL_FDCAN_MspInit+0xf8>)
 8001418:	f001 f8b2 	bl	8002580 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 800141c:	bf00      	nop
 800141e:	37e8      	adds	r7, #232	@ 0xe8
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}
 8001424:	4000a000 	.word	0x4000a000
 8001428:	58024400 	.word	0x58024400
 800142c:	58020c00 	.word	0x58020c00

08001430 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a16      	ldr	r2, [pc, #88]	@ (8001498 <HAL_TIM_Base_MspInit+0x68>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d10f      	bne.n	8001462 <HAL_TIM_Base_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM13_MspInit 0 */

    /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001442:	4b16      	ldr	r3, [pc, #88]	@ (800149c <HAL_TIM_Base_MspInit+0x6c>)
 8001444:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001448:	4a14      	ldr	r2, [pc, #80]	@ (800149c <HAL_TIM_Base_MspInit+0x6c>)
 800144a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800144e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001452:	4b12      	ldr	r3, [pc, #72]	@ (800149c <HAL_TIM_Base_MspInit+0x6c>)
 8001454:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001458:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800145c:	60fb      	str	r3, [r7, #12]
 800145e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8001460:	e013      	b.n	800148a <HAL_TIM_Base_MspInit+0x5a>
  else if(htim_base->Instance==TIM14)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	4a0e      	ldr	r2, [pc, #56]	@ (80014a0 <HAL_TIM_Base_MspInit+0x70>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d10e      	bne.n	800148a <HAL_TIM_Base_MspInit+0x5a>
    __HAL_RCC_TIM14_CLK_ENABLE();
 800146c:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <HAL_TIM_Base_MspInit+0x6c>)
 800146e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001472:	4a0a      	ldr	r2, [pc, #40]	@ (800149c <HAL_TIM_Base_MspInit+0x6c>)
 8001474:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001478:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800147c:	4b07      	ldr	r3, [pc, #28]	@ (800149c <HAL_TIM_Base_MspInit+0x6c>)
 800147e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001482:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001486:	60bb      	str	r3, [r7, #8]
 8001488:	68bb      	ldr	r3, [r7, #8]
}
 800148a:	bf00      	nop
 800148c:	3714      	adds	r7, #20
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	40001c00 	.word	0x40001c00
 800149c:	58024400 	.word	0x58024400
 80014a0:	40002000 	.word	0x40002000

080014a4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b08a      	sub	sp, #40	@ 0x28
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014ac:	f107 0314 	add.w	r3, r7, #20
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	605a      	str	r2, [r3, #4]
 80014b6:	609a      	str	r2, [r3, #8]
 80014b8:	60da      	str	r2, [r3, #12]
 80014ba:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM13)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a26      	ldr	r2, [pc, #152]	@ (800155c <HAL_TIM_MspPostInit+0xb8>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d120      	bne.n	8001508 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM13_MspPostInit 0 */

    /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80014c6:	4b26      	ldr	r3, [pc, #152]	@ (8001560 <HAL_TIM_MspPostInit+0xbc>)
 80014c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014cc:	4a24      	ldr	r2, [pc, #144]	@ (8001560 <HAL_TIM_MspPostInit+0xbc>)
 80014ce:	f043 0320 	orr.w	r3, r3, #32
 80014d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014d6:	4b22      	ldr	r3, [pc, #136]	@ (8001560 <HAL_TIM_MspPostInit+0xbc>)
 80014d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014dc:	f003 0320 	and.w	r3, r3, #32
 80014e0:	613b      	str	r3, [r7, #16]
 80014e2:	693b      	ldr	r3, [r7, #16]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80014e4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ea:	2302      	movs	r3, #2
 80014ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f2:	2300      	movs	r3, #0
 80014f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 80014f6:	2309      	movs	r3, #9
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80014fa:	f107 0314 	add.w	r3, r7, #20
 80014fe:	4619      	mov	r1, r3
 8001500:	4818      	ldr	r0, [pc, #96]	@ (8001564 <HAL_TIM_MspPostInit+0xc0>)
 8001502:	f001 f83d 	bl	8002580 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM14_MspPostInit 1 */

    /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001506:	e024      	b.n	8001552 <HAL_TIM_MspPostInit+0xae>
  else if(htim->Instance==TIM14)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a16      	ldr	r2, [pc, #88]	@ (8001568 <HAL_TIM_MspPostInit+0xc4>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d11f      	bne.n	8001552 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001512:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <HAL_TIM_MspPostInit+0xbc>)
 8001514:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001518:	4a11      	ldr	r2, [pc, #68]	@ (8001560 <HAL_TIM_MspPostInit+0xbc>)
 800151a:	f043 0320 	orr.w	r3, r3, #32
 800151e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001522:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <HAL_TIM_MspPostInit+0xbc>)
 8001524:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001528:	f003 0320 	and.w	r3, r3, #32
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001530:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001534:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001536:	2302      	movs	r3, #2
 8001538:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800153e:	2300      	movs	r3, #0
 8001540:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001542:	2309      	movs	r3, #9
 8001544:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001546:	f107 0314 	add.w	r3, r7, #20
 800154a:	4619      	mov	r1, r3
 800154c:	4805      	ldr	r0, [pc, #20]	@ (8001564 <HAL_TIM_MspPostInit+0xc0>)
 800154e:	f001 f817 	bl	8002580 <HAL_GPIO_Init>
}
 8001552:	bf00      	nop
 8001554:	3728      	adds	r7, #40	@ 0x28
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40001c00 	.word	0x40001c00
 8001560:	58024400 	.word	0x58024400
 8001564:	58021400 	.word	0x58021400
 8001568:	40002000 	.word	0x40002000

0800156c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b0bc      	sub	sp, #240	@ 0xf0
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001574:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001578:	2200      	movs	r2, #0
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	605a      	str	r2, [r3, #4]
 800157e:	609a      	str	r2, [r3, #8]
 8001580:	60da      	str	r2, [r3, #12]
 8001582:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001584:	f107 0318 	add.w	r3, r7, #24
 8001588:	22c0      	movs	r2, #192	@ 0xc0
 800158a:	2100      	movs	r1, #0
 800158c:	4618      	mov	r0, r3
 800158e:	f006 fe74 	bl	800827a <memset>
  if(huart->Instance==USART2)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4a4d      	ldr	r2, [pc, #308]	@ (80016cc <HAL_UART_MspInit+0x160>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d146      	bne.n	800162a <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800159c:	f04f 0202 	mov.w	r2, #2
 80015a0:	f04f 0300 	mov.w	r3, #0
 80015a4:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80015a8:	2300      	movs	r3, #0
 80015aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80015ae:	f107 0318 	add.w	r3, r7, #24
 80015b2:	4618      	mov	r0, r3
 80015b4:	f002 fa1c 	bl	80039f0 <HAL_RCCEx_PeriphCLKConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80015be:	f7ff fe87 	bl	80012d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015c2:	4b43      	ldr	r3, [pc, #268]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 80015c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015c8:	4a41      	ldr	r2, [pc, #260]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 80015ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80015d2:	4b3f      	ldr	r3, [pc, #252]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 80015d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80015d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015dc:	617b      	str	r3, [r7, #20]
 80015de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015e0:	4b3b      	ldr	r3, [pc, #236]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 80015e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015e6:	4a3a      	ldr	r2, [pc, #232]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 80015e8:	f043 0301 	orr.w	r3, r3, #1
 80015ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80015f0:	4b37      	ldr	r3, [pc, #220]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 80015f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	613b      	str	r3, [r7, #16]
 80015fc:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80015fe:	230c      	movs	r3, #12
 8001600:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001604:	2302      	movs	r3, #2
 8001606:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800160a:	2300      	movs	r3, #0
 800160c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001610:	2300      	movs	r3, #0
 8001612:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001616:	2307      	movs	r3, #7
 8001618:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800161c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001620:	4619      	mov	r1, r3
 8001622:	482c      	ldr	r0, [pc, #176]	@ (80016d4 <HAL_UART_MspInit+0x168>)
 8001624:	f000 ffac 	bl	8002580 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8001628:	e04b      	b.n	80016c2 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART3)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a2a      	ldr	r2, [pc, #168]	@ (80016d8 <HAL_UART_MspInit+0x16c>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d146      	bne.n	80016c2 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001634:	f04f 0202 	mov.w	r2, #2
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001640:	2300      	movs	r3, #0
 8001642:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001646:	f107 0318 	add.w	r3, r7, #24
 800164a:	4618      	mov	r0, r3
 800164c:	f002 f9d0 	bl	80039f0 <HAL_RCCEx_PeriphCLKConfig>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <HAL_UART_MspInit+0xee>
      Error_Handler();
 8001656:	f7ff fe3b 	bl	80012d0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800165a:	4b1d      	ldr	r3, [pc, #116]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 800165c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001660:	4a1b      	ldr	r2, [pc, #108]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 8001662:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001666:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800166a:	4b19      	ldr	r3, [pc, #100]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 800166c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001670:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001678:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 800167a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800167e:	4a14      	ldr	r2, [pc, #80]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 8001680:	f043 0308 	orr.w	r3, r3, #8
 8001684:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001688:	4b11      	ldr	r3, [pc, #68]	@ (80016d0 <HAL_UART_MspInit+0x164>)
 800168a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168e:	f003 0308 	and.w	r3, r3, #8
 8001692:	60bb      	str	r3, [r7, #8]
 8001694:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001696:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800169a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800169e:	2302      	movs	r3, #2
 80016a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a4:	2300      	movs	r3, #0
 80016a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016aa:	2300      	movs	r3, #0
 80016ac:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016b0:	2307      	movs	r3, #7
 80016b2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016ba:	4619      	mov	r1, r3
 80016bc:	4807      	ldr	r0, [pc, #28]	@ (80016dc <HAL_UART_MspInit+0x170>)
 80016be:	f000 ff5f 	bl	8002580 <HAL_GPIO_Init>
}
 80016c2:	bf00      	nop
 80016c4:	37f0      	adds	r7, #240	@ 0xf0
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	40004400 	.word	0x40004400
 80016d0:	58024400 	.word	0x58024400
 80016d4:	58020000 	.word	0x58020000
 80016d8:	40004800 	.word	0x40004800
 80016dc:	58020c00 	.word	0x58020c00

080016e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <NMI_Handler+0x4>

080016e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <HardFault_Handler+0x4>

080016f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <MemManage_Handler+0x4>

080016f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <BusFault_Handler+0x4>

08001700 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <UsageFault_Handler+0x4>

08001708 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800170c:	bf00      	nop
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001716:	b480      	push	{r7}
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800171a:	bf00      	nop
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr

08001724 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr

08001732 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001736:	f000 f967 	bl	8001a08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800173a:	bf00      	nop
 800173c:	bd80      	pop	{r7, pc}

0800173e <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800173e:	b480      	push	{r7}
 8001740:	af00      	add	r7, sp, #0
  return 1;
 8001742:	2301      	movs	r3, #1
}
 8001744:	4618      	mov	r0, r3
 8001746:	46bd      	mov	sp, r7
 8001748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174c:	4770      	bx	lr

0800174e <_kill>:

int _kill(int pid, int sig)
{
 800174e:	b580      	push	{r7, lr}
 8001750:	b082      	sub	sp, #8
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001758:	f006 fde2 	bl	8008320 <__errno>
 800175c:	4603      	mov	r3, r0
 800175e:	2216      	movs	r2, #22
 8001760:	601a      	str	r2, [r3, #0]
  return -1;
 8001762:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001766:	4618      	mov	r0, r3
 8001768:	3708      	adds	r7, #8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <_exit>:

void _exit (int status)
{
 800176e:	b580      	push	{r7, lr}
 8001770:	b082      	sub	sp, #8
 8001772:	af00      	add	r7, sp, #0
 8001774:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001776:	f04f 31ff 	mov.w	r1, #4294967295
 800177a:	6878      	ldr	r0, [r7, #4]
 800177c:	f7ff ffe7 	bl	800174e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001780:	bf00      	nop
 8001782:	e7fd      	b.n	8001780 <_exit+0x12>

08001784 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b086      	sub	sp, #24
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001790:	2300      	movs	r3, #0
 8001792:	617b      	str	r3, [r7, #20]
 8001794:	e00a      	b.n	80017ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001796:	f3af 8000 	nop.w
 800179a:	4601      	mov	r1, r0
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	1c5a      	adds	r2, r3, #1
 80017a0:	60ba      	str	r2, [r7, #8]
 80017a2:	b2ca      	uxtb	r2, r1
 80017a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	3301      	adds	r3, #1
 80017aa:	617b      	str	r3, [r7, #20]
 80017ac:	697a      	ldr	r2, [r7, #20]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbf0      	blt.n	8001796 <_read+0x12>
  }

  return len;
 80017b4:	687b      	ldr	r3, [r7, #4]
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3718      	adds	r7, #24
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}

080017be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80017be:	b580      	push	{r7, lr}
 80017c0:	b086      	sub	sp, #24
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	60f8      	str	r0, [r7, #12]
 80017c6:	60b9      	str	r1, [r7, #8]
 80017c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	617b      	str	r3, [r7, #20]
 80017ce:	e009      	b.n	80017e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	60ba      	str	r2, [r7, #8]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	4618      	mov	r0, r3
 80017da:	f7ff fd7f 	bl	80012dc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	3301      	adds	r3, #1
 80017e2:	617b      	str	r3, [r7, #20]
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	429a      	cmp	r2, r3
 80017ea:	dbf1      	blt.n	80017d0 <_write+0x12>
  }
  return len;
 80017ec:	687b      	ldr	r3, [r7, #4]
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	3718      	adds	r7, #24
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}

080017f6 <_close>:

int _close(int file)
{
 80017f6:	b480      	push	{r7}
 80017f8:	b083      	sub	sp, #12
 80017fa:	af00      	add	r7, sp, #0
 80017fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800180e:	b480      	push	{r7}
 8001810:	b083      	sub	sp, #12
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
 8001816:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800181e:	605a      	str	r2, [r3, #4]
  return 0;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	370c      	adds	r7, #12
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr

0800182e <_isatty>:

int _isatty(int file)
{
 800182e:	b480      	push	{r7}
 8001830:	b083      	sub	sp, #12
 8001832:	af00      	add	r7, sp, #0
 8001834:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001836:	2301      	movs	r3, #1
}
 8001838:	4618      	mov	r0, r3
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001844:	b480      	push	{r7}
 8001846:	b085      	sub	sp, #20
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	3714      	adds	r7, #20
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
	...

08001860 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b086      	sub	sp, #24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001868:	4a14      	ldr	r2, [pc, #80]	@ (80018bc <_sbrk+0x5c>)
 800186a:	4b15      	ldr	r3, [pc, #84]	@ (80018c0 <_sbrk+0x60>)
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001870:	697b      	ldr	r3, [r7, #20]
 8001872:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001874:	4b13      	ldr	r3, [pc, #76]	@ (80018c4 <_sbrk+0x64>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d102      	bne.n	8001882 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800187c:	4b11      	ldr	r3, [pc, #68]	@ (80018c4 <_sbrk+0x64>)
 800187e:	4a12      	ldr	r2, [pc, #72]	@ (80018c8 <_sbrk+0x68>)
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001882:	4b10      	ldr	r3, [pc, #64]	@ (80018c4 <_sbrk+0x64>)
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	4413      	add	r3, r2
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	429a      	cmp	r2, r3
 800188e:	d207      	bcs.n	80018a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001890:	f006 fd46 	bl	8008320 <__errno>
 8001894:	4603      	mov	r3, r0
 8001896:	220c      	movs	r2, #12
 8001898:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800189a:	f04f 33ff 	mov.w	r3, #4294967295
 800189e:	e009      	b.n	80018b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018a0:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <_sbrk+0x64>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a6:	4b07      	ldr	r3, [pc, #28]	@ (80018c4 <_sbrk+0x64>)
 80018a8:	681a      	ldr	r2, [r3, #0]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4413      	add	r3, r2
 80018ae:	4a05      	ldr	r2, [pc, #20]	@ (80018c4 <_sbrk+0x64>)
 80018b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018b2:	68fb      	ldr	r3, [r7, #12]
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}
 80018bc:	24080000 	.word	0x24080000
 80018c0:	00000400 	.word	0x00000400
 80018c4:	24000498 	.word	0x24000498
 80018c8:	240005f0 	.word	0x240005f0

080018cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80018cc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001908 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80018d0:	f7fe ffa2 	bl	8000818 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80018d4:	f7fe fef2 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018d8:	480c      	ldr	r0, [pc, #48]	@ (800190c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018da:	490d      	ldr	r1, [pc, #52]	@ (8001910 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001914 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018e0:	e002      	b.n	80018e8 <LoopCopyDataInit>

080018e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018e6:	3304      	adds	r3, #4

080018e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018ec:	d3f9      	bcc.n	80018e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001918 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018f0:	4c0a      	ldr	r4, [pc, #40]	@ (800191c <LoopFillZerobss+0x22>)
  movs r3, #0
 80018f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018f4:	e001      	b.n	80018fa <LoopFillZerobss>

080018f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018f8:	3204      	adds	r2, #4

080018fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018fc:	d3fb      	bcc.n	80018f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018fe:	f006 fd15 	bl	800832c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001902:	f7ff f991 	bl	8000c28 <main>
  bx  lr
 8001906:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001908:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800190c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001910:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 8001914:	0800aa5c 	.word	0x0800aa5c
  ldr r2, =_sbss
 8001918:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 800191c:	240005ec 	.word	0x240005ec

08001920 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001920:	e7fe      	b.n	8001920 <ADC3_IRQHandler>
	...

08001924 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800192a:	2003      	movs	r0, #3
 800192c:	f000 f94a 	bl	8001bc4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001930:	f001 fe88 	bl	8003644 <HAL_RCC_GetSysClockFreq>
 8001934:	4602      	mov	r2, r0
 8001936:	4b15      	ldr	r3, [pc, #84]	@ (800198c <HAL_Init+0x68>)
 8001938:	699b      	ldr	r3, [r3, #24]
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	f003 030f 	and.w	r3, r3, #15
 8001940:	4913      	ldr	r1, [pc, #76]	@ (8001990 <HAL_Init+0x6c>)
 8001942:	5ccb      	ldrb	r3, [r1, r3]
 8001944:	f003 031f 	and.w	r3, r3, #31
 8001948:	fa22 f303 	lsr.w	r3, r2, r3
 800194c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800194e:	4b0f      	ldr	r3, [pc, #60]	@ (800198c <HAL_Init+0x68>)
 8001950:	699b      	ldr	r3, [r3, #24]
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	4a0e      	ldr	r2, [pc, #56]	@ (8001990 <HAL_Init+0x6c>)
 8001958:	5cd3      	ldrb	r3, [r2, r3]
 800195a:	f003 031f 	and.w	r3, r3, #31
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	fa22 f303 	lsr.w	r3, r2, r3
 8001964:	4a0b      	ldr	r2, [pc, #44]	@ (8001994 <HAL_Init+0x70>)
 8001966:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001968:	4a0b      	ldr	r2, [pc, #44]	@ (8001998 <HAL_Init+0x74>)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800196e:	200f      	movs	r0, #15
 8001970:	f000 f814 	bl	800199c <HAL_InitTick>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d001      	beq.n	800197e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800197a:	2301      	movs	r3, #1
 800197c:	e002      	b.n	8001984 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800197e:	f7ff fcbf 	bl	8001300 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001982:	2300      	movs	r3, #0
}
 8001984:	4618      	mov	r0, r3
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	58024400 	.word	0x58024400
 8001990:	0800a6a0 	.word	0x0800a6a0
 8001994:	24000004 	.word	0x24000004
 8001998:	24000000 	.word	0x24000000

0800199c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b082      	sub	sp, #8
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80019a4:	4b15      	ldr	r3, [pc, #84]	@ (80019fc <HAL_InitTick+0x60>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d101      	bne.n	80019b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80019ac:	2301      	movs	r3, #1
 80019ae:	e021      	b.n	80019f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80019b0:	4b13      	ldr	r3, [pc, #76]	@ (8001a00 <HAL_InitTick+0x64>)
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	4b11      	ldr	r3, [pc, #68]	@ (80019fc <HAL_InitTick+0x60>)
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	4619      	mov	r1, r3
 80019ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80019be:	fbb3 f3f1 	udiv	r3, r3, r1
 80019c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019c6:	4618      	mov	r0, r3
 80019c8:	f000 f921 	bl	8001c0e <HAL_SYSTICK_Config>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e00e      	b.n	80019f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	2b0f      	cmp	r3, #15
 80019da:	d80a      	bhi.n	80019f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019dc:	2200      	movs	r2, #0
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	f04f 30ff 	mov.w	r0, #4294967295
 80019e4:	f000 f8f9 	bl	8001bda <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80019e8:	4a06      	ldr	r2, [pc, #24]	@ (8001a04 <HAL_InitTick+0x68>)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80019ee:	2300      	movs	r3, #0
 80019f0:	e000      	b.n	80019f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3708      	adds	r7, #8
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	2400000c 	.word	0x2400000c
 8001a00:	24000000 	.word	0x24000000
 8001a04:	24000008 	.word	0x24000008

08001a08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001a0c:	4b06      	ldr	r3, [pc, #24]	@ (8001a28 <HAL_IncTick+0x20>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	461a      	mov	r2, r3
 8001a12:	4b06      	ldr	r3, [pc, #24]	@ (8001a2c <HAL_IncTick+0x24>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	4413      	add	r3, r2
 8001a18:	4a04      	ldr	r2, [pc, #16]	@ (8001a2c <HAL_IncTick+0x24>)
 8001a1a:	6013      	str	r3, [r2, #0]
}
 8001a1c:	bf00      	nop
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr
 8001a26:	bf00      	nop
 8001a28:	2400000c 	.word	0x2400000c
 8001a2c:	2400049c 	.word	0x2400049c

08001a30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  return uwTick;
 8001a34:	4b03      	ldr	r3, [pc, #12]	@ (8001a44 <HAL_GetTick+0x14>)
 8001a36:	681b      	ldr	r3, [r3, #0]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	2400049c 	.word	0x2400049c

08001a48 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001a4c:	4b03      	ldr	r3, [pc, #12]	@ (8001a5c <HAL_GetREVID+0x14>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	0c1b      	lsrs	r3, r3, #16
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	5c001000 	.word	0x5c001000

08001a60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a70:	4b0b      	ldr	r3, [pc, #44]	@ (8001aa0 <__NVIC_SetPriorityGrouping+0x40>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a76:	68ba      	ldr	r2, [r7, #8]
 8001a78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001a88:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a8e:	4a04      	ldr	r2, [pc, #16]	@ (8001aa0 <__NVIC_SetPriorityGrouping+0x40>)
 8001a90:	68bb      	ldr	r3, [r7, #8]
 8001a92:	60d3      	str	r3, [r2, #12]
}
 8001a94:	bf00      	nop
 8001a96:	3714      	adds	r7, #20
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	e000ed00 	.word	0xe000ed00
 8001aa4:	05fa0000 	.word	0x05fa0000

08001aa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aac:	4b04      	ldr	r3, [pc, #16]	@ (8001ac0 <__NVIC_GetPriorityGrouping+0x18>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	0a1b      	lsrs	r3, r3, #8
 8001ab2:	f003 0307 	and.w	r3, r3, #7
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr
 8001ac0:	e000ed00 	.word	0xe000ed00

08001ac4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	6039      	str	r1, [r7, #0]
 8001ace:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001ad0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	db0a      	blt.n	8001aee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	b2da      	uxtb	r2, r3
 8001adc:	490c      	ldr	r1, [pc, #48]	@ (8001b10 <__NVIC_SetPriority+0x4c>)
 8001ade:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ae2:	0112      	lsls	r2, r2, #4
 8001ae4:	b2d2      	uxtb	r2, r2
 8001ae6:	440b      	add	r3, r1
 8001ae8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001aec:	e00a      	b.n	8001b04 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	b2da      	uxtb	r2, r3
 8001af2:	4908      	ldr	r1, [pc, #32]	@ (8001b14 <__NVIC_SetPriority+0x50>)
 8001af4:	88fb      	ldrh	r3, [r7, #6]
 8001af6:	f003 030f 	and.w	r3, r3, #15
 8001afa:	3b04      	subs	r3, #4
 8001afc:	0112      	lsls	r2, r2, #4
 8001afe:	b2d2      	uxtb	r2, r2
 8001b00:	440b      	add	r3, r1
 8001b02:	761a      	strb	r2, [r3, #24]
}
 8001b04:	bf00      	nop
 8001b06:	370c      	adds	r7, #12
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000e100 	.word	0xe000e100
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b089      	sub	sp, #36	@ 0x24
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	f003 0307 	and.w	r3, r3, #7
 8001b2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b2c:	69fb      	ldr	r3, [r7, #28]
 8001b2e:	f1c3 0307 	rsb	r3, r3, #7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	bf28      	it	cs
 8001b36:	2304      	movcs	r3, #4
 8001b38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3304      	adds	r3, #4
 8001b3e:	2b06      	cmp	r3, #6
 8001b40:	d902      	bls.n	8001b48 <NVIC_EncodePriority+0x30>
 8001b42:	69fb      	ldr	r3, [r7, #28]
 8001b44:	3b03      	subs	r3, #3
 8001b46:	e000      	b.n	8001b4a <NVIC_EncodePriority+0x32>
 8001b48:	2300      	movs	r3, #0
 8001b4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	43da      	mvns	r2, r3
 8001b58:	68bb      	ldr	r3, [r7, #8]
 8001b5a:	401a      	ands	r2, r3
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b60:	f04f 31ff 	mov.w	r1, #4294967295
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	fa01 f303 	lsl.w	r3, r1, r3
 8001b6a:	43d9      	mvns	r1, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b70:	4313      	orrs	r3, r2
         );
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3724      	adds	r7, #36	@ 0x24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
	...

08001b80 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	3b01      	subs	r3, #1
 8001b8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b90:	d301      	bcc.n	8001b96 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b92:	2301      	movs	r3, #1
 8001b94:	e00f      	b.n	8001bb6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b96:	4a0a      	ldr	r2, [pc, #40]	@ (8001bc0 <SysTick_Config+0x40>)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	3b01      	subs	r3, #1
 8001b9c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b9e:	210f      	movs	r1, #15
 8001ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ba4:	f7ff ff8e 	bl	8001ac4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <SysTick_Config+0x40>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bae:	4b04      	ldr	r3, [pc, #16]	@ (8001bc0 <SysTick_Config+0x40>)
 8001bb0:	2207      	movs	r2, #7
 8001bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	e000e010 	.word	0xe000e010

08001bc4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f7ff ff47 	bl	8001a60 <__NVIC_SetPriorityGrouping>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	b086      	sub	sp, #24
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	4603      	mov	r3, r0
 8001be2:	60b9      	str	r1, [r7, #8]
 8001be4:	607a      	str	r2, [r7, #4]
 8001be6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001be8:	f7ff ff5e 	bl	8001aa8 <__NVIC_GetPriorityGrouping>
 8001bec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	68b9      	ldr	r1, [r7, #8]
 8001bf2:	6978      	ldr	r0, [r7, #20]
 8001bf4:	f7ff ff90 	bl	8001b18 <NVIC_EncodePriority>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001bfe:	4611      	mov	r1, r2
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff ff5f 	bl	8001ac4 <__NVIC_SetPriority>
}
 8001c06:	bf00      	nop
 8001c08:	3718      	adds	r7, #24
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b082      	sub	sp, #8
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f7ff ffb2 	bl	8001b80 <SysTick_Config>
 8001c1c:	4603      	mov	r3, r0
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b098      	sub	sp, #96	@ 0x60
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001c30:	4a84      	ldr	r2, [pc, #528]	@ (8001e44 <HAL_FDCAN_Init+0x21c>)
 8001c32:	f107 030c 	add.w	r3, r7, #12
 8001c36:	4611      	mov	r1, r2
 8001c38:	224c      	movs	r2, #76	@ 0x4c
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f006 fb9d 	bl	800837a <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d101      	bne.n	8001c4a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	e1c6      	b.n	8001fd8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a7e      	ldr	r2, [pc, #504]	@ (8001e48 <HAL_FDCAN_Init+0x220>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d106      	bne.n	8001c62 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001c5c:	461a      	mov	r2, r3
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d106      	bne.n	8001c7c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001c76:	6878      	ldr	r0, [r7, #4]
 8001c78:	f7ff fb5c 	bl	8001334 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	699a      	ldr	r2, [r3, #24]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0210 	bic.w	r2, r2, #16
 8001c8a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001c8c:	f7ff fed0 	bl	8001a30 <HAL_GetTick>
 8001c90:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001c92:	e014      	b.n	8001cbe <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001c94:	f7ff fecc 	bl	8001a30 <HAL_GetTick>
 8001c98:	4602      	mov	r2, r0
 8001c9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	2b0a      	cmp	r3, #10
 8001ca0:	d90d      	bls.n	8001cbe <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ca8:	f043 0201 	orr.w	r2, r3, #1
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	e18c      	b.n	8001fd8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	f003 0308 	and.w	r3, r3, #8
 8001cc8:	2b08      	cmp	r3, #8
 8001cca:	d0e3      	beq.n	8001c94 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	699a      	ldr	r2, [r3, #24]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f042 0201 	orr.w	r2, r2, #1
 8001cda:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cdc:	f7ff fea8 	bl	8001a30 <HAL_GetTick>
 8001ce0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001ce2:	e014      	b.n	8001d0e <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001ce4:	f7ff fea4 	bl	8001a30 <HAL_GetTick>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	2b0a      	cmp	r3, #10
 8001cf0:	d90d      	bls.n	8001d0e <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001cf8:	f043 0201 	orr.w	r2, r3, #1
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2203      	movs	r2, #3
 8001d06:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	e164      	b.n	8001fd8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	f003 0301 	and.w	r3, r3, #1
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d0e3      	beq.n	8001ce4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	699a      	ldr	r2, [r3, #24]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f042 0202 	orr.w	r2, r2, #2
 8001d2a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7c1b      	ldrb	r3, [r3, #16]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d108      	bne.n	8001d46 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	699a      	ldr	r2, [r3, #24]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d42:	619a      	str	r2, [r3, #24]
 8001d44:	e007      	b.n	8001d56 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	699a      	ldr	r2, [r3, #24]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d54:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	7c5b      	ldrb	r3, [r3, #17]
 8001d5a:	2b01      	cmp	r3, #1
 8001d5c:	d108      	bne.n	8001d70 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699a      	ldr	r2, [r3, #24]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d6c:	619a      	str	r2, [r3, #24]
 8001d6e:	e007      	b.n	8001d80 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	699a      	ldr	r2, [r3, #24]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001d7e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	7c9b      	ldrb	r3, [r3, #18]
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d108      	bne.n	8001d9a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	699a      	ldr	r2, [r3, #24]
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001d96:	619a      	str	r2, [r3, #24]
 8001d98:	e007      	b.n	8001daa <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	699a      	ldr	r2, [r3, #24]
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001da8:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	430a      	orrs	r2, r1
 8001dbe:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001dce:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	691a      	ldr	r2, [r3, #16]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f022 0210 	bic.w	r2, r2, #16
 8001dde:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	2b01      	cmp	r3, #1
 8001de6:	d108      	bne.n	8001dfa <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	699a      	ldr	r2, [r3, #24]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f042 0204 	orr.w	r2, r2, #4
 8001df6:	619a      	str	r2, [r3, #24]
 8001df8:	e030      	b.n	8001e5c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d02c      	beq.n	8001e5c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	2b02      	cmp	r3, #2
 8001e08:	d020      	beq.n	8001e4c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	699a      	ldr	r2, [r3, #24]
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e18:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	691a      	ldr	r2, [r3, #16]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f042 0210 	orr.w	r2, r2, #16
 8001e28:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	68db      	ldr	r3, [r3, #12]
 8001e2e:	2b03      	cmp	r3, #3
 8001e30:	d114      	bne.n	8001e5c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	699a      	ldr	r2, [r3, #24]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f042 0220 	orr.w	r2, r2, #32
 8001e40:	619a      	str	r2, [r3, #24]
 8001e42:	e00b      	b.n	8001e5c <HAL_FDCAN_Init+0x234>
 8001e44:	0800a654 	.word	0x0800a654
 8001e48:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	699a      	ldr	r2, [r3, #24]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f042 0220 	orr.w	r2, r2, #32
 8001e5a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	3b01      	subs	r3, #1
 8001e62:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	3b01      	subs	r3, #1
 8001e6a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e6c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a1b      	ldr	r3, [r3, #32]
 8001e72:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001e74:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	695b      	ldr	r3, [r3, #20]
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001e84:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e86:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	689b      	ldr	r3, [r3, #8]
 8001e8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001e90:	d115      	bne.n	8001ebe <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e96:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e9c:	3b01      	subs	r3, #1
 8001e9e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ea0:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ea6:	3b01      	subs	r3, #1
 8001ea8:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001eaa:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eb2:	3b01      	subs	r3, #1
 8001eb4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001eba:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ebc:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d00a      	beq.n	8001edc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	430a      	orrs	r2, r1
 8001ed8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee4:	4413      	add	r3, r2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d011      	beq.n	8001f0e <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8001ef2:	f023 0107 	bic.w	r1, r3, #7
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	3360      	adds	r3, #96	@ 0x60
 8001efe:	443b      	add	r3, r7
 8001f00:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	430a      	orrs	r2, r1
 8001f0a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d011      	beq.n	8001f3a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001f1e:	f023 0107 	bic.w	r1, r3, #7
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f26:	009b      	lsls	r3, r3, #2
 8001f28:	3360      	adds	r3, #96	@ 0x60
 8001f2a:	443b      	add	r3, r7
 8001f2c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d012      	beq.n	8001f68 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001f4a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f52:	009b      	lsls	r3, r3, #2
 8001f54:	3360      	adds	r3, #96	@ 0x60
 8001f56:	443b      	add	r3, r7
 8001f58:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001f5c:	011a      	lsls	r2, r3, #4
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	430a      	orrs	r2, r1
 8001f64:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d012      	beq.n	8001f96 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001f78:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	3360      	adds	r3, #96	@ 0x60
 8001f84:	443b      	add	r3, r7
 8001f86:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8001f8a:	021a      	lsls	r2, r3, #8
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	430a      	orrs	r2, r1
 8001f92:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a11      	ldr	r2, [pc, #68]	@ (8001fe0 <HAL_FDCAN_Init+0x3b8>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d107      	bne.n	8001fb0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	685b      	ldr	r3, [r3, #4]
 8001fa4:	689a      	ldr	r2, [r3, #8]
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f022 0203 	bic.w	r2, r2, #3
 8001fae:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f000 f953 	bl	8002274 <FDCAN_CalcultateRamBlockAddresses>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001fd4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3760      	adds	r7, #96	@ 0x60
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	4000a000 	.word	0x4000a000

08001fe4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b087      	sub	sp, #28
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001ff4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001ff6:	7bfb      	ldrb	r3, [r7, #15]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d002      	beq.n	8002002 <HAL_FDCAN_ConfigFilter+0x1e>
 8001ffc:	7bfb      	ldrb	r3, [r7, #15]
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d157      	bne.n	80020b2 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d12b      	bne.n	8002062 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	2b07      	cmp	r3, #7
 8002010:	d10d      	bne.n	800202e <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	69db      	ldr	r3, [r3, #28]
 800201c:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 800201e:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8002024:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8002026:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	e00e      	b.n	800204c <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800203a:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 8002042:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002048:	4313      	orrs	r3, r2
 800204a:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	4413      	add	r3, r2
 8002058:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	e025      	b.n	80020ae <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	075a      	lsls	r2, r3, #29
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	691b      	ldr	r3, [r3, #16]
 800206c:	4313      	orrs	r3, r2
 800206e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	68db      	ldr	r3, [r3, #12]
 8002074:	2b07      	cmp	r3, #7
 8002076:	d103      	bne.n	8002080 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	699b      	ldr	r3, [r3, #24]
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	e006      	b.n	800208e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	689b      	ldr	r3, [r3, #8]
 8002084:	079a      	lsls	r2, r3, #30
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	695b      	ldr	r3, [r3, #20]
 800208a:	4313      	orrs	r3, r2
 800208c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	00db      	lsls	r3, r3, #3
 8002098:	4413      	add	r3, r2
 800209a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	697a      	ldr	r2, [r7, #20]
 80020a0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	3304      	adds	r3, #4
 80020a6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 80020ae:	2300      	movs	r3, #0
 80020b0:	e008      	b.n	80020c4 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020b8:	f043 0202 	orr.w	r2, r3, #2
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
  }
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	371c      	adds	r7, #28
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
 80020dc:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d110      	bne.n	800210c <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80020ea:	68bb      	ldr	r3, [r7, #8]
 80020ec:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80020f2:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80020f8:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 8002104:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	e008      	b.n	800211e <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002112:	f043 0204 	orr.w	r2, r3, #4
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
  }
}
 800211e:	4618      	mov	r0, r3
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b01      	cmp	r3, #1
 800213c:	d111      	bne.n	8002162 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2202      	movs	r2, #2
 8002142:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	699a      	ldr	r2, [r3, #24]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 0201 	bic.w	r2, r2, #1
 8002154:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 800215e:	2300      	movs	r3, #0
 8002160:	e008      	b.n	8002174 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002168:	f043 0204 	orr.w	r2, r3, #4
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
  }
}
 8002174:	4618      	mov	r0, r3
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002180:	b480      	push	{r7}
 8002182:	b087      	sub	sp, #28
 8002184:	af00      	add	r7, sp, #0
 8002186:	60f8      	str	r0, [r7, #12]
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8002192:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002194:	7dfb      	ldrb	r3, [r7, #23]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d002      	beq.n	80021a0 <HAL_FDCAN_ActivateNotification+0x20>
 800219a:	7dfb      	ldrb	r3, [r7, #23]
 800219c:	2b02      	cmp	r3, #2
 800219e:	d155      	bne.n	800224c <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	4013      	ands	r3, r2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d108      	bne.n	80021c0 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f042 0201 	orr.w	r2, r2, #1
 80021bc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021be:	e014      	b.n	80021ea <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	4013      	ands	r3, r2
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	429a      	cmp	r2, r3
 80021ce:	d108      	bne.n	80021e2 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80021d0:	68fb      	ldr	r3, [r7, #12]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	f042 0202 	orr.w	r2, r2, #2
 80021de:	65da      	str	r2, [r3, #92]	@ 0x5c
 80021e0:	e003      	b.n	80021ea <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2203      	movs	r2, #3
 80021e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d009      	beq.n	8002208 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	430a      	orrs	r2, r1
 8002204:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800220e:	2b00      	cmp	r3, #0
 8002210:	d009      	beq.n	8002226 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	430a      	orrs	r2, r1
 8002222:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800222c:	68ba      	ldr	r2, [r7, #8]
 800222e:	4b0f      	ldr	r3, [pc, #60]	@ (800226c <HAL_FDCAN_ActivateNotification+0xec>)
 8002230:	4013      	ands	r3, r2
 8002232:	68fa      	ldr	r2, [r7, #12]
 8002234:	6812      	ldr	r2, [r2, #0]
 8002236:	430b      	orrs	r3, r1
 8002238:	6553      	str	r3, [r2, #84]	@ 0x54
 800223a:	4b0d      	ldr	r3, [pc, #52]	@ (8002270 <HAL_FDCAN_ActivateNotification+0xf0>)
 800223c:	695a      	ldr	r2, [r3, #20]
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	0f9b      	lsrs	r3, r3, #30
 8002242:	490b      	ldr	r1, [pc, #44]	@ (8002270 <HAL_FDCAN_ActivateNotification+0xf0>)
 8002244:	4313      	orrs	r3, r2
 8002246:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8002248:	2300      	movs	r3, #0
 800224a:	e008      	b.n	800225e <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002252:	f043 0202 	orr.w	r2, r3, #2
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
  }
}
 800225e:	4618      	mov	r0, r3
 8002260:	371c      	adds	r7, #28
 8002262:	46bd      	mov	sp, r7
 8002264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002268:	4770      	bx	lr
 800226a:	bf00      	nop
 800226c:	3fcfffff 	.word	0x3fcfffff
 8002270:	4000a800 	.word	0x4000a800

08002274 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002274:	b480      	push	{r7}
 8002276:	b085      	sub	sp, #20
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002280:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800228a:	4ba7      	ldr	r3, [pc, #668]	@ (8002528 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800228c:	4013      	ands	r3, r2
 800228e:	68ba      	ldr	r2, [r7, #8]
 8002290:	0091      	lsls	r1, r2, #2
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6812      	ldr	r2, [r2, #0]
 8002296:	430b      	orrs	r3, r1
 8002298:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022a4:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022ac:	041a      	lsls	r2, r3, #16
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	430a      	orrs	r2, r1
 80022b4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	4413      	add	r3, r2
 80022c0:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80022ca:	4b97      	ldr	r3, [pc, #604]	@ (8002528 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80022cc:	4013      	ands	r3, r2
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	0091      	lsls	r1, r2, #2
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	6812      	ldr	r2, [r2, #0]
 80022d6:	430b      	orrs	r3, r1
 80022d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80022e4:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022ec:	041a      	lsls	r2, r3, #16
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	430a      	orrs	r2, r1
 80022f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	68ba      	ldr	r2, [r7, #8]
 8002300:	4413      	add	r3, r2
 8002302:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800230c:	4b86      	ldr	r3, [pc, #536]	@ (8002528 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800230e:	4013      	ands	r3, r2
 8002310:	68ba      	ldr	r2, [r7, #8]
 8002312:	0091      	lsls	r1, r2, #2
 8002314:	687a      	ldr	r2, [r7, #4]
 8002316:	6812      	ldr	r2, [r2, #0]
 8002318:	430b      	orrs	r3, r1
 800231a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8002326:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232e:	041a      	lsls	r2, r3, #16
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	430a      	orrs	r2, r1
 8002336:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002342:	fb02 f303 	mul.w	r3, r2, r3
 8002346:	68ba      	ldr	r2, [r7, #8]
 8002348:	4413      	add	r3, r2
 800234a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002354:	4b74      	ldr	r3, [pc, #464]	@ (8002528 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8002356:	4013      	ands	r3, r2
 8002358:	68ba      	ldr	r2, [r7, #8]
 800235a:	0091      	lsls	r1, r2, #2
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6812      	ldr	r2, [r2, #0]
 8002360:	430b      	orrs	r3, r1
 8002362:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800236e:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002376:	041a      	lsls	r2, r3, #16
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	430a      	orrs	r2, r1
 800237e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800238a:	fb02 f303 	mul.w	r3, r2, r3
 800238e:	68ba      	ldr	r2, [r7, #8]
 8002390:	4413      	add	r3, r2
 8002392:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 800239c:	4b62      	ldr	r3, [pc, #392]	@ (8002528 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800239e:	4013      	ands	r3, r2
 80023a0:	68ba      	ldr	r2, [r7, #8]
 80023a2:	0091      	lsls	r1, r2, #2
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	6812      	ldr	r2, [r2, #0]
 80023a8:	430b      	orrs	r3, r1
 80023aa:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80023b2:	687a      	ldr	r2, [r7, #4]
 80023b4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80023b6:	fb02 f303 	mul.w	r3, r2, r3
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	4413      	add	r3, r2
 80023be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 80023c8:	4b57      	ldr	r3, [pc, #348]	@ (8002528 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80023ca:	4013      	ands	r3, r2
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	0091      	lsls	r1, r2, #2
 80023d0:	687a      	ldr	r2, [r7, #4]
 80023d2:	6812      	ldr	r2, [r2, #0]
 80023d4:	430b      	orrs	r3, r1
 80023d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80023e2:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023ea:	041a      	lsls	r2, r3, #16
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	430a      	orrs	r2, r1
 80023f2:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	68ba      	ldr	r2, [r7, #8]
 80023fe:	4413      	add	r3, r2
 8002400:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800240a:	4b47      	ldr	r3, [pc, #284]	@ (8002528 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800240c:	4013      	ands	r3, r2
 800240e:	68ba      	ldr	r2, [r7, #8]
 8002410:	0091      	lsls	r1, r2, #2
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6812      	ldr	r2, [r2, #0]
 8002416:	430b      	orrs	r3, r1
 8002418:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002424:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800242c:	041a      	lsls	r2, r3, #16
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002440:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002448:	061a      	lsls	r2, r3, #24
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	430a      	orrs	r2, r1
 8002450:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002458:	4b34      	ldr	r3, [pc, #208]	@ (800252c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 800245a:	4413      	add	r3, r2
 800245c:	009a      	lsls	r2, r3, #2
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	441a      	add	r2, r3
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800247a:	00db      	lsls	r3, r3, #3
 800247c:	441a      	add	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248a:	6879      	ldr	r1, [r7, #4]
 800248c:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800248e:	fb01 f303 	mul.w	r3, r1, r3
 8002492:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8002494:	441a      	add	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024a2:	6879      	ldr	r1, [r7, #4]
 80024a4:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 80024a6:	fb01 f303 	mul.w	r3, r1, r3
 80024aa:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 80024ac:	441a      	add	r2, r3
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024ba:	6879      	ldr	r1, [r7, #4]
 80024bc:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 80024be:	fb01 f303 	mul.w	r3, r1, r3
 80024c2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 80024c4:	441a      	add	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	441a      	add	r2, r3
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ea:	6879      	ldr	r1, [r7, #4]
 80024ec:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80024ee:	fb01 f303 	mul.w	r3, r1, r3
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	441a      	add	r2, r3
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002506:	6879      	ldr	r1, [r7, #4]
 8002508:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 800250a:	fb01 f303 	mul.w	r3, r1, r3
 800250e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002510:	441a      	add	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800251e:	4a04      	ldr	r2, [pc, #16]	@ (8002530 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8002520:	4293      	cmp	r3, r2
 8002522:	d915      	bls.n	8002550 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8002524:	e006      	b.n	8002534 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8002526:	bf00      	nop
 8002528:	ffff0003 	.word	0xffff0003
 800252c:	10002b00 	.word	0x10002b00
 8002530:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800253a:	f043 0220 	orr.w	r2, r3, #32
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2203      	movs	r2, #3
 8002548:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 800254c:	2301      	movs	r3, #1
 800254e:	e010      	b.n	8002572 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	e005      	b.n	8002564 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	3304      	adds	r3, #4
 8002562:	60fb      	str	r3, [r7, #12]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800256a:	68fa      	ldr	r2, [r7, #12]
 800256c:	429a      	cmp	r2, r3
 800256e:	d3f3      	bcc.n	8002558 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8002570:	2300      	movs	r3, #0
}
 8002572:	4618      	mov	r0, r3
 8002574:	3714      	adds	r7, #20
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop

08002580 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002580:	b480      	push	{r7}
 8002582:	b089      	sub	sp, #36	@ 0x24
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800258a:	2300      	movs	r3, #0
 800258c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800258e:	4b89      	ldr	r3, [pc, #548]	@ (80027b4 <HAL_GPIO_Init+0x234>)
 8002590:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002592:	e194      	b.n	80028be <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	2101      	movs	r1, #1
 800259a:	69fb      	ldr	r3, [r7, #28]
 800259c:	fa01 f303 	lsl.w	r3, r1, r3
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80025a4:	693b      	ldr	r3, [r7, #16]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	f000 8186 	beq.w	80028b8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f003 0303 	and.w	r3, r3, #3
 80025b4:	2b01      	cmp	r3, #1
 80025b6:	d005      	beq.n	80025c4 <HAL_GPIO_Init+0x44>
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2b02      	cmp	r3, #2
 80025c2:	d130      	bne.n	8002626 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	2203      	movs	r2, #3
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80025fa:	2201      	movs	r2, #1
 80025fc:	69fb      	ldr	r3, [r7, #28]
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43db      	mvns	r3, r3
 8002604:	69ba      	ldr	r2, [r7, #24]
 8002606:	4013      	ands	r3, r2
 8002608:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	091b      	lsrs	r3, r3, #4
 8002610:	f003 0201 	and.w	r2, r3, #1
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	69ba      	ldr	r2, [r7, #24]
 800261c:	4313      	orrs	r3, r2
 800261e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69ba      	ldr	r2, [r7, #24]
 8002624:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	f003 0303 	and.w	r3, r3, #3
 800262e:	2b03      	cmp	r3, #3
 8002630:	d017      	beq.n	8002662 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	68db      	ldr	r3, [r3, #12]
 8002636:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	005b      	lsls	r3, r3, #1
 800263c:	2203      	movs	r2, #3
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43db      	mvns	r3, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4013      	ands	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	689a      	ldr	r2, [r3, #8]
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4313      	orrs	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	69ba      	ldr	r2, [r7, #24]
 8002660:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 0303 	and.w	r3, r3, #3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d123      	bne.n	80026b6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	08da      	lsrs	r2, r3, #3
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	3208      	adds	r2, #8
 8002676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800267a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	f003 0307 	and.w	r3, r3, #7
 8002682:	009b      	lsls	r3, r3, #2
 8002684:	220f      	movs	r2, #15
 8002686:	fa02 f303 	lsl.w	r3, r2, r3
 800268a:	43db      	mvns	r3, r3
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	4013      	ands	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	691a      	ldr	r2, [r3, #16]
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	f003 0307 	and.w	r3, r3, #7
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	fa02 f303 	lsl.w	r3, r2, r3
 80026a2:	69ba      	ldr	r2, [r7, #24]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	08da      	lsrs	r2, r3, #3
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	3208      	adds	r2, #8
 80026b0:	69b9      	ldr	r1, [r7, #24]
 80026b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	2203      	movs	r2, #3
 80026c2:	fa02 f303 	lsl.w	r3, r2, r3
 80026c6:	43db      	mvns	r3, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4013      	ands	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f003 0203 	and.w	r2, r3, #3
 80026d6:	69fb      	ldr	r3, [r7, #28]
 80026d8:	005b      	lsls	r3, r3, #1
 80026da:	fa02 f303 	lsl.w	r3, r2, r3
 80026de:	69ba      	ldr	r2, [r7, #24]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	69ba      	ldr	r2, [r7, #24]
 80026e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	685b      	ldr	r3, [r3, #4]
 80026ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	f000 80e0 	beq.w	80028b8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026f8:	4b2f      	ldr	r3, [pc, #188]	@ (80027b8 <HAL_GPIO_Init+0x238>)
 80026fa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80026fe:	4a2e      	ldr	r2, [pc, #184]	@ (80027b8 <HAL_GPIO_Init+0x238>)
 8002700:	f043 0302 	orr.w	r3, r3, #2
 8002704:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002708:	4b2b      	ldr	r3, [pc, #172]	@ (80027b8 <HAL_GPIO_Init+0x238>)
 800270a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	60fb      	str	r3, [r7, #12]
 8002714:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002716:	4a29      	ldr	r2, [pc, #164]	@ (80027bc <HAL_GPIO_Init+0x23c>)
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	089b      	lsrs	r3, r3, #2
 800271c:	3302      	adds	r3, #2
 800271e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002722:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	f003 0303 	and.w	r3, r3, #3
 800272a:	009b      	lsls	r3, r3, #2
 800272c:	220f      	movs	r2, #15
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	43db      	mvns	r3, r3
 8002734:	69ba      	ldr	r2, [r7, #24]
 8002736:	4013      	ands	r3, r2
 8002738:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	4a20      	ldr	r2, [pc, #128]	@ (80027c0 <HAL_GPIO_Init+0x240>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d052      	beq.n	80027e8 <HAL_GPIO_Init+0x268>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4a1f      	ldr	r2, [pc, #124]	@ (80027c4 <HAL_GPIO_Init+0x244>)
 8002746:	4293      	cmp	r3, r2
 8002748:	d031      	beq.n	80027ae <HAL_GPIO_Init+0x22e>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4a1e      	ldr	r2, [pc, #120]	@ (80027c8 <HAL_GPIO_Init+0x248>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d02b      	beq.n	80027aa <HAL_GPIO_Init+0x22a>
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	4a1d      	ldr	r2, [pc, #116]	@ (80027cc <HAL_GPIO_Init+0x24c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d025      	beq.n	80027a6 <HAL_GPIO_Init+0x226>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	4a1c      	ldr	r2, [pc, #112]	@ (80027d0 <HAL_GPIO_Init+0x250>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d01f      	beq.n	80027a2 <HAL_GPIO_Init+0x222>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4a1b      	ldr	r2, [pc, #108]	@ (80027d4 <HAL_GPIO_Init+0x254>)
 8002766:	4293      	cmp	r3, r2
 8002768:	d019      	beq.n	800279e <HAL_GPIO_Init+0x21e>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	4a1a      	ldr	r2, [pc, #104]	@ (80027d8 <HAL_GPIO_Init+0x258>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d013      	beq.n	800279a <HAL_GPIO_Init+0x21a>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	4a19      	ldr	r2, [pc, #100]	@ (80027dc <HAL_GPIO_Init+0x25c>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d00d      	beq.n	8002796 <HAL_GPIO_Init+0x216>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a18      	ldr	r2, [pc, #96]	@ (80027e0 <HAL_GPIO_Init+0x260>)
 800277e:	4293      	cmp	r3, r2
 8002780:	d007      	beq.n	8002792 <HAL_GPIO_Init+0x212>
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a17      	ldr	r2, [pc, #92]	@ (80027e4 <HAL_GPIO_Init+0x264>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d101      	bne.n	800278e <HAL_GPIO_Init+0x20e>
 800278a:	2309      	movs	r3, #9
 800278c:	e02d      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 800278e:	230a      	movs	r3, #10
 8002790:	e02b      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 8002792:	2308      	movs	r3, #8
 8002794:	e029      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 8002796:	2307      	movs	r3, #7
 8002798:	e027      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 800279a:	2306      	movs	r3, #6
 800279c:	e025      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 800279e:	2305      	movs	r3, #5
 80027a0:	e023      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 80027a2:	2304      	movs	r3, #4
 80027a4:	e021      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 80027a6:	2303      	movs	r3, #3
 80027a8:	e01f      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e01d      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 80027ae:	2301      	movs	r3, #1
 80027b0:	e01b      	b.n	80027ea <HAL_GPIO_Init+0x26a>
 80027b2:	bf00      	nop
 80027b4:	58000080 	.word	0x58000080
 80027b8:	58024400 	.word	0x58024400
 80027bc:	58000400 	.word	0x58000400
 80027c0:	58020000 	.word	0x58020000
 80027c4:	58020400 	.word	0x58020400
 80027c8:	58020800 	.word	0x58020800
 80027cc:	58020c00 	.word	0x58020c00
 80027d0:	58021000 	.word	0x58021000
 80027d4:	58021400 	.word	0x58021400
 80027d8:	58021800 	.word	0x58021800
 80027dc:	58021c00 	.word	0x58021c00
 80027e0:	58022000 	.word	0x58022000
 80027e4:	58022400 	.word	0x58022400
 80027e8:	2300      	movs	r3, #0
 80027ea:	69fa      	ldr	r2, [r7, #28]
 80027ec:	f002 0203 	and.w	r2, r2, #3
 80027f0:	0092      	lsls	r2, r2, #2
 80027f2:	4093      	lsls	r3, r2
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027fa:	4938      	ldr	r1, [pc, #224]	@ (80028dc <HAL_GPIO_Init+0x35c>)
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	089b      	lsrs	r3, r3, #2
 8002800:	3302      	adds	r3, #2
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002808:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	43db      	mvns	r3, r3
 8002814:	69ba      	ldr	r2, [r7, #24]
 8002816:	4013      	ands	r3, r2
 8002818:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8002826:	69ba      	ldr	r2, [r7, #24]
 8002828:	693b      	ldr	r3, [r7, #16]
 800282a:	4313      	orrs	r3, r2
 800282c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800282e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002836:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	693b      	ldr	r3, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800285c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	43db      	mvns	r3, r3
 800286e:	69ba      	ldr	r2, [r7, #24]
 8002870:	4013      	ands	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d003      	beq.n	8002888 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002880:	69ba      	ldr	r2, [r7, #24]
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	4313      	orrs	r3, r2
 8002886:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	43db      	mvns	r3, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	4013      	ands	r3, r2
 800289c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d003      	beq.n	80028b2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80028aa:	69ba      	ldr	r2, [r7, #24]
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	3301      	adds	r3, #1
 80028bc:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	fa22 f303 	lsr.w	r3, r2, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	f47f ae63 	bne.w	8002594 <HAL_GPIO_Init+0x14>
  }
}
 80028ce:	bf00      	nop
 80028d0:	bf00      	nop
 80028d2:	3724      	adds	r7, #36	@ 0x24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	58000400 	.word	0x58000400

080028e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
 80028e8:	460b      	mov	r3, r1
 80028ea:	807b      	strh	r3, [r7, #2]
 80028ec:	4613      	mov	r3, r2
 80028ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80028f0:	787b      	ldrb	r3, [r7, #1]
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028f6:	887a      	ldrh	r2, [r7, #2]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80028fc:	e003      	b.n	8002906 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80028fe:	887b      	ldrh	r3, [r7, #2]
 8002900:	041a      	lsls	r2, r3, #16
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	619a      	str	r2, [r3, #24]
}
 8002906:	bf00      	nop
 8002908:	370c      	adds	r7, #12
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
	...

08002914 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8002914:	b480      	push	{r7}
 8002916:	b083      	sub	sp, #12
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 800291c:	4a08      	ldr	r2, [pc, #32]	@ (8002940 <HAL_HSEM_FastTake+0x2c>)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	3320      	adds	r3, #32
 8002922:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002926:	4a07      	ldr	r2, [pc, #28]	@ (8002944 <HAL_HSEM_FastTake+0x30>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d101      	bne.n	8002930 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 800292c:	2300      	movs	r3, #0
 800292e:	e000      	b.n	8002932 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
}
 8002932:	4618      	mov	r0, r3
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	58026400 	.word	0x58026400
 8002944:	80000300 	.word	0x80000300

08002948 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8002952:	4906      	ldr	r1, [pc, #24]	@ (800296c <HAL_HSEM_Release+0x24>)
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr
 800296c:	58026400 	.word	0x58026400

08002970 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002978:	4b29      	ldr	r3, [pc, #164]	@ (8002a20 <HAL_PWREx_ConfigSupply+0xb0>)
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	2b06      	cmp	r3, #6
 8002982:	d00a      	beq.n	800299a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002984:	4b26      	ldr	r3, [pc, #152]	@ (8002a20 <HAL_PWREx_ConfigSupply+0xb0>)
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800298c:	687a      	ldr	r2, [r7, #4]
 800298e:	429a      	cmp	r2, r3
 8002990:	d001      	beq.n	8002996 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e040      	b.n	8002a18 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002996:	2300      	movs	r3, #0
 8002998:	e03e      	b.n	8002a18 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800299a:	4b21      	ldr	r3, [pc, #132]	@ (8002a20 <HAL_PWREx_ConfigSupply+0xb0>)
 800299c:	68db      	ldr	r3, [r3, #12]
 800299e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 80029a2:	491f      	ldr	r1, [pc, #124]	@ (8002a20 <HAL_PWREx_ConfigSupply+0xb0>)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80029aa:	f7ff f841 	bl	8001a30 <HAL_GetTick>
 80029ae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029b0:	e009      	b.n	80029c6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80029b2:	f7ff f83d 	bl	8001a30 <HAL_GetTick>
 80029b6:	4602      	mov	r2, r0
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	1ad3      	subs	r3, r2, r3
 80029bc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80029c0:	d901      	bls.n	80029c6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e028      	b.n	8002a18 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80029c6:	4b16      	ldr	r3, [pc, #88]	@ (8002a20 <HAL_PWREx_ConfigSupply+0xb0>)
 80029c8:	685b      	ldr	r3, [r3, #4]
 80029ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80029ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029d2:	d1ee      	bne.n	80029b2 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2b1e      	cmp	r3, #30
 80029d8:	d008      	beq.n	80029ec <HAL_PWREx_ConfigSupply+0x7c>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b2e      	cmp	r3, #46	@ 0x2e
 80029de:	d005      	beq.n	80029ec <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b1d      	cmp	r3, #29
 80029e4:	d002      	beq.n	80029ec <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b2d      	cmp	r3, #45	@ 0x2d
 80029ea:	d114      	bne.n	8002a16 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80029ec:	f7ff f820 	bl	8001a30 <HAL_GetTick>
 80029f0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80029f2:	e009      	b.n	8002a08 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80029f4:	f7ff f81c 	bl	8001a30 <HAL_GetTick>
 80029f8:	4602      	mov	r2, r0
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	1ad3      	subs	r3, r2, r3
 80029fe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002a02:	d901      	bls.n	8002a08 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e007      	b.n	8002a18 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002a08:	4b05      	ldr	r3, [pc, #20]	@ (8002a20 <HAL_PWREx_ConfigSupply+0xb0>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a14:	d1ee      	bne.n	80029f4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002a16:	2300      	movs	r3, #0
}
 8002a18:	4618      	mov	r0, r3
 8002a1a:	3710      	adds	r7, #16
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	58024800 	.word	0x58024800

08002a24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b08c      	sub	sp, #48	@ 0x30
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d102      	bne.n	8002a38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	f000 bc48 	b.w	80032c8 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 0301 	and.w	r3, r3, #1
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 8088 	beq.w	8002b56 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a46:	4b99      	ldr	r3, [pc, #612]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a50:	4b96      	ldr	r3, [pc, #600]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002a52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a54:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002a56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a58:	2b10      	cmp	r3, #16
 8002a5a:	d007      	beq.n	8002a6c <HAL_RCC_OscConfig+0x48>
 8002a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a5e:	2b18      	cmp	r3, #24
 8002a60:	d111      	bne.n	8002a86 <HAL_RCC_OscConfig+0x62>
 8002a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a64:	f003 0303 	and.w	r3, r3, #3
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d10c      	bne.n	8002a86 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a6c:	4b8f      	ldr	r3, [pc, #572]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d06d      	beq.n	8002b54 <HAL_RCC_OscConfig+0x130>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d169      	bne.n	8002b54 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	f000 bc21 	b.w	80032c8 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a8e:	d106      	bne.n	8002a9e <HAL_RCC_OscConfig+0x7a>
 8002a90:	4b86      	ldr	r3, [pc, #536]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a85      	ldr	r2, [pc, #532]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002a96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a9a:	6013      	str	r3, [r2, #0]
 8002a9c:	e02e      	b.n	8002afc <HAL_RCC_OscConfig+0xd8>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d10c      	bne.n	8002ac0 <HAL_RCC_OscConfig+0x9c>
 8002aa6:	4b81      	ldr	r3, [pc, #516]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a80      	ldr	r2, [pc, #512]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002aac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ab0:	6013      	str	r3, [r2, #0]
 8002ab2:	4b7e      	ldr	r3, [pc, #504]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a7d      	ldr	r2, [pc, #500]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002ab8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	e01d      	b.n	8002afc <HAL_RCC_OscConfig+0xd8>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ac8:	d10c      	bne.n	8002ae4 <HAL_RCC_OscConfig+0xc0>
 8002aca:	4b78      	ldr	r3, [pc, #480]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a77      	ldr	r2, [pc, #476]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002ad0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ad4:	6013      	str	r3, [r2, #0]
 8002ad6:	4b75      	ldr	r3, [pc, #468]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	4a74      	ldr	r2, [pc, #464]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ae0:	6013      	str	r3, [r2, #0]
 8002ae2:	e00b      	b.n	8002afc <HAL_RCC_OscConfig+0xd8>
 8002ae4:	4b71      	ldr	r3, [pc, #452]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a70      	ldr	r2, [pc, #448]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002aea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002aee:	6013      	str	r3, [r2, #0]
 8002af0:	4b6e      	ldr	r3, [pc, #440]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a6d      	ldr	r2, [pc, #436]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002af6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002afa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d013      	beq.n	8002b2c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b04:	f7fe ff94 	bl	8001a30 <HAL_GetTick>
 8002b08:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b0a:	e008      	b.n	8002b1e <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b0c:	f7fe ff90 	bl	8001a30 <HAL_GetTick>
 8002b10:	4602      	mov	r2, r0
 8002b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b14:	1ad3      	subs	r3, r2, r3
 8002b16:	2b64      	cmp	r3, #100	@ 0x64
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e3d4      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002b1e:	4b63      	ldr	r3, [pc, #396]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d0f0      	beq.n	8002b0c <HAL_RCC_OscConfig+0xe8>
 8002b2a:	e014      	b.n	8002b56 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2c:	f7fe ff80 	bl	8001a30 <HAL_GetTick>
 8002b30:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b32:	e008      	b.n	8002b46 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b34:	f7fe ff7c 	bl	8001a30 <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b64      	cmp	r3, #100	@ 0x64
 8002b40:	d901      	bls.n	8002b46 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e3c0      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002b46:	4b59      	ldr	r3, [pc, #356]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1f0      	bne.n	8002b34 <HAL_RCC_OscConfig+0x110>
 8002b52:	e000      	b.n	8002b56 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0302 	and.w	r3, r3, #2
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	f000 80ca 	beq.w	8002cf8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b64:	4b51      	ldr	r3, [pc, #324]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002b66:	691b      	ldr	r3, [r3, #16]
 8002b68:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b6c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002b6e:	4b4f      	ldr	r3, [pc, #316]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b72:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002b74:	6a3b      	ldr	r3, [r7, #32]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d007      	beq.n	8002b8a <HAL_RCC_OscConfig+0x166>
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	2b18      	cmp	r3, #24
 8002b7e:	d156      	bne.n	8002c2e <HAL_RCC_OscConfig+0x20a>
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	f003 0303 	and.w	r3, r3, #3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d151      	bne.n	8002c2e <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b8a:	4b48      	ldr	r3, [pc, #288]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0304 	and.w	r3, r3, #4
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d005      	beq.n	8002ba2 <HAL_RCC_OscConfig+0x17e>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e392      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ba2:	4b42      	ldr	r3, [pc, #264]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f023 0219 	bic.w	r2, r3, #25
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	493f      	ldr	r1, [pc, #252]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb4:	f7fe ff3c 	bl	8001a30 <HAL_GetTick>
 8002bb8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bba:	e008      	b.n	8002bce <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002bbc:	f7fe ff38 	bl	8001a30 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d901      	bls.n	8002bce <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002bca:	2303      	movs	r3, #3
 8002bcc:	e37c      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002bce:	4b37      	ldr	r3, [pc, #220]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d0f0      	beq.n	8002bbc <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bda:	f7fe ff35 	bl	8001a48 <HAL_GetREVID>
 8002bde:	4603      	mov	r3, r0
 8002be0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d817      	bhi.n	8002c18 <HAL_RCC_OscConfig+0x1f4>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	691b      	ldr	r3, [r3, #16]
 8002bec:	2b40      	cmp	r3, #64	@ 0x40
 8002bee:	d108      	bne.n	8002c02 <HAL_RCC_OscConfig+0x1de>
 8002bf0:	4b2e      	ldr	r3, [pc, #184]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002bf2:	685b      	ldr	r3, [r3, #4]
 8002bf4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002bf8:	4a2c      	ldr	r2, [pc, #176]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002bfa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bfe:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c00:	e07a      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c02:	4b2a      	ldr	r3, [pc, #168]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	691b      	ldr	r3, [r3, #16]
 8002c0e:	031b      	lsls	r3, r3, #12
 8002c10:	4926      	ldr	r1, [pc, #152]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c16:	e06f      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c18:	4b24      	ldr	r3, [pc, #144]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	061b      	lsls	r3, r3, #24
 8002c26:	4921      	ldr	r1, [pc, #132]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c2c:	e064      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d047      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002c36:	4b1d      	ldr	r3, [pc, #116]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f023 0219 	bic.w	r2, r3, #25
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	491a      	ldr	r1, [pc, #104]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c48:	f7fe fef2 	bl	8001a30 <HAL_GetTick>
 8002c4c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c4e:	e008      	b.n	8002c62 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c50:	f7fe feee 	bl	8001a30 <HAL_GetTick>
 8002c54:	4602      	mov	r2, r0
 8002c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c58:	1ad3      	subs	r3, r2, r3
 8002c5a:	2b02      	cmp	r3, #2
 8002c5c:	d901      	bls.n	8002c62 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e332      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c62:	4b12      	ldr	r3, [pc, #72]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0304 	and.w	r3, r3, #4
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0f0      	beq.n	8002c50 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c6e:	f7fe feeb 	bl	8001a48 <HAL_GetREVID>
 8002c72:	4603      	mov	r3, r0
 8002c74:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d819      	bhi.n	8002cb0 <HAL_RCC_OscConfig+0x28c>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	691b      	ldr	r3, [r3, #16]
 8002c80:	2b40      	cmp	r3, #64	@ 0x40
 8002c82:	d108      	bne.n	8002c96 <HAL_RCC_OscConfig+0x272>
 8002c84:	4b09      	ldr	r3, [pc, #36]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002c8c:	4a07      	ldr	r2, [pc, #28]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c92:	6053      	str	r3, [r2, #4]
 8002c94:	e030      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2d4>
 8002c96:	4b05      	ldr	r3, [pc, #20]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	031b      	lsls	r3, r3, #12
 8002ca4:	4901      	ldr	r1, [pc, #4]	@ (8002cac <HAL_RCC_OscConfig+0x288>)
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	604b      	str	r3, [r1, #4]
 8002caa:	e025      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2d4>
 8002cac:	58024400 	.word	0x58024400
 8002cb0:	4b9a      	ldr	r3, [pc, #616]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	061b      	lsls	r3, r3, #24
 8002cbe:	4997      	ldr	r1, [pc, #604]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	604b      	str	r3, [r1, #4]
 8002cc4:	e018      	b.n	8002cf8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002cc6:	4b95      	ldr	r3, [pc, #596]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4a94      	ldr	r2, [pc, #592]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd2:	f7fe fead 	bl	8001a30 <HAL_GetTick>
 8002cd6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cd8:	e008      	b.n	8002cec <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cda:	f7fe fea9 	bl	8001a30 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e2ed      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002cec:	4b8b      	ldr	r3, [pc, #556]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0304 	and.w	r3, r3, #4
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1f0      	bne.n	8002cda <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0310 	and.w	r3, r3, #16
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 80a9 	beq.w	8002e58 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d06:	4b85      	ldr	r3, [pc, #532]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d0e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d10:	4b82      	ldr	r3, [pc, #520]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d14:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002d16:	69bb      	ldr	r3, [r7, #24]
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d007      	beq.n	8002d2c <HAL_RCC_OscConfig+0x308>
 8002d1c:	69bb      	ldr	r3, [r7, #24]
 8002d1e:	2b18      	cmp	r3, #24
 8002d20:	d13a      	bne.n	8002d98 <HAL_RCC_OscConfig+0x374>
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f003 0303 	and.w	r3, r3, #3
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d135      	bne.n	8002d98 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d2c:	4b7b      	ldr	r3, [pc, #492]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d005      	beq.n	8002d44 <HAL_RCC_OscConfig+0x320>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	69db      	ldr	r3, [r3, #28]
 8002d3c:	2b80      	cmp	r3, #128	@ 0x80
 8002d3e:	d001      	beq.n	8002d44 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e2c1      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d44:	f7fe fe80 	bl	8001a48 <HAL_GetREVID>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d817      	bhi.n	8002d82 <HAL_RCC_OscConfig+0x35e>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	2b20      	cmp	r3, #32
 8002d58:	d108      	bne.n	8002d6c <HAL_RCC_OscConfig+0x348>
 8002d5a:	4b70      	ldr	r3, [pc, #448]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002d62:	4a6e      	ldr	r2, [pc, #440]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002d68:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d6a:	e075      	b.n	8002e58 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d6c:	4b6b      	ldr	r3, [pc, #428]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a1b      	ldr	r3, [r3, #32]
 8002d78:	069b      	lsls	r3, r3, #26
 8002d7a:	4968      	ldr	r1, [pc, #416]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d80:	e06a      	b.n	8002e58 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002d82:	4b66      	ldr	r3, [pc, #408]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d84:	68db      	ldr	r3, [r3, #12]
 8002d86:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6a1b      	ldr	r3, [r3, #32]
 8002d8e:	061b      	lsls	r3, r3, #24
 8002d90:	4962      	ldr	r1, [pc, #392]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002d96:	e05f      	b.n	8002e58 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d042      	beq.n	8002e26 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002da0:	4b5e      	ldr	r3, [pc, #376]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a5d      	ldr	r2, [pc, #372]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002da6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002daa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7fe fe40 	bl	8001a30 <HAL_GetTick>
 8002db0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002db4:	f7fe fe3c 	bl	8001a30 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e280      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002dc6:	4b55      	ldr	r3, [pc, #340]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0f0      	beq.n	8002db4 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002dd2:	f7fe fe39 	bl	8001a48 <HAL_GetREVID>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ddc:	4293      	cmp	r3, r2
 8002dde:	d817      	bhi.n	8002e10 <HAL_RCC_OscConfig+0x3ec>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a1b      	ldr	r3, [r3, #32]
 8002de4:	2b20      	cmp	r3, #32
 8002de6:	d108      	bne.n	8002dfa <HAL_RCC_OscConfig+0x3d6>
 8002de8:	4b4c      	ldr	r3, [pc, #304]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002df0:	4a4a      	ldr	r2, [pc, #296]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002df2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002df6:	6053      	str	r3, [r2, #4]
 8002df8:	e02e      	b.n	8002e58 <HAL_RCC_OscConfig+0x434>
 8002dfa:	4b48      	ldr	r3, [pc, #288]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a1b      	ldr	r3, [r3, #32]
 8002e06:	069b      	lsls	r3, r3, #26
 8002e08:	4944      	ldr	r1, [pc, #272]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	604b      	str	r3, [r1, #4]
 8002e0e:	e023      	b.n	8002e58 <HAL_RCC_OscConfig+0x434>
 8002e10:	4b42      	ldr	r3, [pc, #264]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6a1b      	ldr	r3, [r3, #32]
 8002e1c:	061b      	lsls	r3, r3, #24
 8002e1e:	493f      	ldr	r1, [pc, #252]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60cb      	str	r3, [r1, #12]
 8002e24:	e018      	b.n	8002e58 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002e26:	4b3d      	ldr	r3, [pc, #244]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4a3c      	ldr	r2, [pc, #240]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e2c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e30:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e32:	f7fe fdfd 	bl	8001a30 <HAL_GetTick>
 8002e36:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e38:	e008      	b.n	8002e4c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002e3a:	f7fe fdf9 	bl	8001a30 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	2b02      	cmp	r3, #2
 8002e46:	d901      	bls.n	8002e4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002e48:	2303      	movs	r3, #3
 8002e4a:	e23d      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002e4c:	4b33      	ldr	r3, [pc, #204]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1f0      	bne.n	8002e3a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f003 0308 	and.w	r3, r3, #8
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d036      	beq.n	8002ed2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	695b      	ldr	r3, [r3, #20]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d019      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e6c:	4b2b      	ldr	r3, [pc, #172]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e6e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e70:	4a2a      	ldr	r2, [pc, #168]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e72:	f043 0301 	orr.w	r3, r3, #1
 8002e76:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e78:	f7fe fdda 	bl	8001a30 <HAL_GetTick>
 8002e7c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e80:	f7fe fdd6 	bl	8001a30 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e21a      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002e92:	4b22      	ldr	r3, [pc, #136]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002e94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0f0      	beq.n	8002e80 <HAL_RCC_OscConfig+0x45c>
 8002e9e:	e018      	b.n	8002ed2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ea0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002ea2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002ea4:	4a1d      	ldr	r2, [pc, #116]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002ea6:	f023 0301 	bic.w	r3, r3, #1
 8002eaa:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eac:	f7fe fdc0 	bl	8001a30 <HAL_GetTick>
 8002eb0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eb4:	f7fe fdbc 	bl	8001a30 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e200      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002ec6:	4b15      	ldr	r3, [pc, #84]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002ec8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002eca:	f003 0302 	and.w	r3, r3, #2
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0320 	and.w	r3, r3, #32
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d039      	beq.n	8002f52 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	699b      	ldr	r3, [r3, #24]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d01c      	beq.n	8002f20 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a0c      	ldr	r2, [pc, #48]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002eec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ef0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ef2:	f7fe fd9d 	bl	8001a30 <HAL_GetTick>
 8002ef6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002efa:	f7fe fd99 	bl	8001a30 <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e1dd      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002f0c:	4b03      	ldr	r3, [pc, #12]	@ (8002f1c <HAL_RCC_OscConfig+0x4f8>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d0f0      	beq.n	8002efa <HAL_RCC_OscConfig+0x4d6>
 8002f18:	e01b      	b.n	8002f52 <HAL_RCC_OscConfig+0x52e>
 8002f1a:	bf00      	nop
 8002f1c:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f20:	4b9b      	ldr	r3, [pc, #620]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a9a      	ldr	r2, [pc, #616]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002f26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002f2a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002f2c:	f7fe fd80 	bl	8001a30 <HAL_GetTick>
 8002f30:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002f32:	e008      	b.n	8002f46 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f34:	f7fe fd7c 	bl	8001a30 <HAL_GetTick>
 8002f38:	4602      	mov	r2, r0
 8002f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f3c:	1ad3      	subs	r3, r2, r3
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d901      	bls.n	8002f46 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002f42:	2303      	movs	r3, #3
 8002f44:	e1c0      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002f46:	4b92      	ldr	r3, [pc, #584]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d1f0      	bne.n	8002f34 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0304 	and.w	r3, r3, #4
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f000 8081 	beq.w	8003062 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f60:	4b8c      	ldr	r3, [pc, #560]	@ (8003194 <HAL_RCC_OscConfig+0x770>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a8b      	ldr	r2, [pc, #556]	@ (8003194 <HAL_RCC_OscConfig+0x770>)
 8002f66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002f6c:	f7fe fd60 	bl	8001a30 <HAL_GetTick>
 8002f70:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f74:	f7fe fd5c 	bl	8001a30 <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b64      	cmp	r3, #100	@ 0x64
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e1a0      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002f86:	4b83      	ldr	r3, [pc, #524]	@ (8003194 <HAL_RCC_OscConfig+0x770>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d0f0      	beq.n	8002f74 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d106      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x584>
 8002f9a:	4b7d      	ldr	r3, [pc, #500]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f9e:	4a7c      	ldr	r2, [pc, #496]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fa6:	e02d      	b.n	8003004 <HAL_RCC_OscConfig+0x5e0>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d10c      	bne.n	8002fca <HAL_RCC_OscConfig+0x5a6>
 8002fb0:	4b77      	ldr	r3, [pc, #476]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb4:	4a76      	ldr	r2, [pc, #472]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fb6:	f023 0301 	bic.w	r3, r3, #1
 8002fba:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fbc:	4b74      	ldr	r3, [pc, #464]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fc0:	4a73      	ldr	r2, [pc, #460]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fc2:	f023 0304 	bic.w	r3, r3, #4
 8002fc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fc8:	e01c      	b.n	8003004 <HAL_RCC_OscConfig+0x5e0>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	2b05      	cmp	r3, #5
 8002fd0:	d10c      	bne.n	8002fec <HAL_RCC_OscConfig+0x5c8>
 8002fd2:	4b6f      	ldr	r3, [pc, #444]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fd6:	4a6e      	ldr	r2, [pc, #440]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fd8:	f043 0304 	orr.w	r3, r3, #4
 8002fdc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fde:	4b6c      	ldr	r3, [pc, #432]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fe0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe2:	4a6b      	ldr	r2, [pc, #428]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fe4:	f043 0301 	orr.w	r3, r3, #1
 8002fe8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fea:	e00b      	b.n	8003004 <HAL_RCC_OscConfig+0x5e0>
 8002fec:	4b68      	ldr	r3, [pc, #416]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff0:	4a67      	ldr	r2, [pc, #412]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002ff2:	f023 0301 	bic.w	r3, r3, #1
 8002ff6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ff8:	4b65      	ldr	r3, [pc, #404]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002ffa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ffc:	4a64      	ldr	r2, [pc, #400]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8002ffe:	f023 0304 	bic.w	r3, r3, #4
 8003002:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d015      	beq.n	8003038 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800300c:	f7fe fd10 	bl	8001a30 <HAL_GetTick>
 8003010:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003012:	e00a      	b.n	800302a <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003014:	f7fe fd0c 	bl	8001a30 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003022:	4293      	cmp	r3, r2
 8003024:	d901      	bls.n	800302a <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003026:	2303      	movs	r3, #3
 8003028:	e14e      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800302a:	4b59      	ldr	r3, [pc, #356]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800302c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d0ee      	beq.n	8003014 <HAL_RCC_OscConfig+0x5f0>
 8003036:	e014      	b.n	8003062 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003038:	f7fe fcfa 	bl	8001a30 <HAL_GetTick>
 800303c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800303e:	e00a      	b.n	8003056 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003040:	f7fe fcf6 	bl	8001a30 <HAL_GetTick>
 8003044:	4602      	mov	r2, r0
 8003046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800304e:	4293      	cmp	r3, r2
 8003050:	d901      	bls.n	8003056 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e138      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003056:	4b4e      	ldr	r3, [pc, #312]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800305a:	f003 0302 	and.w	r3, r3, #2
 800305e:	2b00      	cmp	r3, #0
 8003060:	d1ee      	bne.n	8003040 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003066:	2b00      	cmp	r3, #0
 8003068:	f000 812d 	beq.w	80032c6 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800306c:	4b48      	ldr	r3, [pc, #288]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003074:	2b18      	cmp	r3, #24
 8003076:	f000 80bd 	beq.w	80031f4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800307e:	2b02      	cmp	r3, #2
 8003080:	f040 809e 	bne.w	80031c0 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003084:	4b42      	ldr	r3, [pc, #264]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a41      	ldr	r2, [pc, #260]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800308a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800308e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003090:	f7fe fcce 	bl	8001a30 <HAL_GetTick>
 8003094:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003098:	f7fe fcca 	bl	8001a30 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e10e      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80030aa:	4b39      	ldr	r3, [pc, #228]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030b6:	4b36      	ldr	r3, [pc, #216]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 80030b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030ba:	4b37      	ldr	r3, [pc, #220]	@ (8003198 <HAL_RCC_OscConfig+0x774>)
 80030bc:	4013      	ands	r3, r2
 80030be:	687a      	ldr	r2, [r7, #4]
 80030c0:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80030c6:	0112      	lsls	r2, r2, #4
 80030c8:	430a      	orrs	r2, r1
 80030ca:	4931      	ldr	r1, [pc, #196]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030d4:	3b01      	subs	r3, #1
 80030d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030de:	3b01      	subs	r3, #1
 80030e0:	025b      	lsls	r3, r3, #9
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	431a      	orrs	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ea:	3b01      	subs	r3, #1
 80030ec:	041b      	lsls	r3, r3, #16
 80030ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80030f2:	431a      	orrs	r2, r3
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f8:	3b01      	subs	r3, #1
 80030fa:	061b      	lsls	r3, r3, #24
 80030fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003100:	4923      	ldr	r1, [pc, #140]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003102:	4313      	orrs	r3, r2
 8003104:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003106:	4b22      	ldr	r3, [pc, #136]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310a:	4a21      	ldr	r2, [pc, #132]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800310c:	f023 0301 	bic.w	r3, r3, #1
 8003110:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003112:	4b1f      	ldr	r3, [pc, #124]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003114:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003116:	4b21      	ldr	r3, [pc, #132]	@ (800319c <HAL_RCC_OscConfig+0x778>)
 8003118:	4013      	ands	r3, r2
 800311a:	687a      	ldr	r2, [r7, #4]
 800311c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800311e:	00d2      	lsls	r2, r2, #3
 8003120:	491b      	ldr	r1, [pc, #108]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003122:	4313      	orrs	r3, r2
 8003124:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003126:	4b1a      	ldr	r3, [pc, #104]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800312a:	f023 020c 	bic.w	r2, r3, #12
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003132:	4917      	ldr	r1, [pc, #92]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003134:	4313      	orrs	r3, r2
 8003136:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003138:	4b15      	ldr	r3, [pc, #84]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800313a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800313c:	f023 0202 	bic.w	r2, r3, #2
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003144:	4912      	ldr	r1, [pc, #72]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003146:	4313      	orrs	r3, r2
 8003148:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800314a:	4b11      	ldr	r3, [pc, #68]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800314c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800314e:	4a10      	ldr	r2, [pc, #64]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003150:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003154:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003156:	4b0e      	ldr	r3, [pc, #56]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800315a:	4a0d      	ldr	r2, [pc, #52]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800315c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003160:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003162:	4b0b      	ldr	r3, [pc, #44]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003164:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003166:	4a0a      	ldr	r2, [pc, #40]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003168:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800316c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800316e:	4b08      	ldr	r3, [pc, #32]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003172:	4a07      	ldr	r2, [pc, #28]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003174:	f043 0301 	orr.w	r3, r3, #1
 8003178:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800317a:	4b05      	ldr	r3, [pc, #20]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a04      	ldr	r2, [pc, #16]	@ (8003190 <HAL_RCC_OscConfig+0x76c>)
 8003180:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003184:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003186:	f7fe fc53 	bl	8001a30 <HAL_GetTick>
 800318a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800318c:	e011      	b.n	80031b2 <HAL_RCC_OscConfig+0x78e>
 800318e:	bf00      	nop
 8003190:	58024400 	.word	0x58024400
 8003194:	58024800 	.word	0x58024800
 8003198:	fffffc0c 	.word	0xfffffc0c
 800319c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031a0:	f7fe fc46 	bl	8001a30 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	2b02      	cmp	r3, #2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e08a      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80031b2:	4b47      	ldr	r3, [pc, #284]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d0f0      	beq.n	80031a0 <HAL_RCC_OscConfig+0x77c>
 80031be:	e082      	b.n	80032c6 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031c0:	4b43      	ldr	r3, [pc, #268]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a42      	ldr	r2, [pc, #264]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80031c6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80031ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031cc:	f7fe fc30 	bl	8001a30 <HAL_GetTick>
 80031d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031d4:	f7fe fc2c 	bl	8001a30 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e070      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031e6:	4b3a      	ldr	r3, [pc, #232]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d1f0      	bne.n	80031d4 <HAL_RCC_OscConfig+0x7b0>
 80031f2:	e068      	b.n	80032c6 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80031f4:	4b36      	ldr	r3, [pc, #216]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80031f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031f8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80031fa:	4b35      	ldr	r3, [pc, #212]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80031fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031fe:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003204:	2b01      	cmp	r3, #1
 8003206:	d031      	beq.n	800326c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	f003 0203 	and.w	r2, r3, #3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003212:	429a      	cmp	r2, r3
 8003214:	d12a      	bne.n	800326c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	091b      	lsrs	r3, r3, #4
 800321a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003222:	429a      	cmp	r2, r3
 8003224:	d122      	bne.n	800326c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003230:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003232:	429a      	cmp	r2, r3
 8003234:	d11a      	bne.n	800326c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	0a5b      	lsrs	r3, r3, #9
 800323a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003242:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003244:	429a      	cmp	r2, r3
 8003246:	d111      	bne.n	800326c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	0c1b      	lsrs	r3, r3, #16
 800324c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003254:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003256:	429a      	cmp	r2, r3
 8003258:	d108      	bne.n	800326c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	0e1b      	lsrs	r3, r3, #24
 800325e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003266:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003268:	429a      	cmp	r2, r3
 800326a:	d001      	beq.n	8003270 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e02b      	b.n	80032c8 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003270:	4b17      	ldr	r3, [pc, #92]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 8003272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003274:	08db      	lsrs	r3, r3, #3
 8003276:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800327a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003280:	693a      	ldr	r2, [r7, #16]
 8003282:	429a      	cmp	r2, r3
 8003284:	d01f      	beq.n	80032c6 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003286:	4b12      	ldr	r3, [pc, #72]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 8003288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800328a:	4a11      	ldr	r2, [pc, #68]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 800328c:	f023 0301 	bic.w	r3, r3, #1
 8003290:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003292:	f7fe fbcd 	bl	8001a30 <HAL_GetTick>
 8003296:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003298:	bf00      	nop
 800329a:	f7fe fbc9 	bl	8001a30 <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d0f9      	beq.n	800329a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80032a6:	4b0a      	ldr	r3, [pc, #40]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80032a8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80032aa:	4b0a      	ldr	r3, [pc, #40]	@ (80032d4 <HAL_RCC_OscConfig+0x8b0>)
 80032ac:	4013      	ands	r3, r2
 80032ae:	687a      	ldr	r2, [r7, #4]
 80032b0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80032b2:	00d2      	lsls	r2, r2, #3
 80032b4:	4906      	ldr	r1, [pc, #24]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80032b6:	4313      	orrs	r3, r2
 80032b8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80032ba:	4b05      	ldr	r3, [pc, #20]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80032bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032be:	4a04      	ldr	r2, [pc, #16]	@ (80032d0 <HAL_RCC_OscConfig+0x8ac>)
 80032c0:	f043 0301 	orr.w	r3, r3, #1
 80032c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80032c6:	2300      	movs	r3, #0
}
 80032c8:	4618      	mov	r0, r3
 80032ca:	3730      	adds	r7, #48	@ 0x30
 80032cc:	46bd      	mov	sp, r7
 80032ce:	bd80      	pop	{r7, pc}
 80032d0:	58024400 	.word	0x58024400
 80032d4:	ffff0007 	.word	0xffff0007

080032d8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b086      	sub	sp, #24
 80032dc:	af00      	add	r7, sp, #0
 80032de:	6078      	str	r0, [r7, #4]
 80032e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d101      	bne.n	80032ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e19c      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80032ec:	4b8a      	ldr	r3, [pc, #552]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f003 030f 	and.w	r3, r3, #15
 80032f4:	683a      	ldr	r2, [r7, #0]
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d910      	bls.n	800331c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032fa:	4b87      	ldr	r3, [pc, #540]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f023 020f 	bic.w	r2, r3, #15
 8003302:	4985      	ldr	r1, [pc, #532]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	4313      	orrs	r3, r2
 8003308:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800330a:	4b83      	ldr	r3, [pc, #524]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 030f 	and.w	r3, r3, #15
 8003312:	683a      	ldr	r2, [r7, #0]
 8003314:	429a      	cmp	r2, r3
 8003316:	d001      	beq.n	800331c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e184      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0304 	and.w	r3, r3, #4
 8003324:	2b00      	cmp	r3, #0
 8003326:	d010      	beq.n	800334a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	691a      	ldr	r2, [r3, #16]
 800332c:	4b7b      	ldr	r3, [pc, #492]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003334:	429a      	cmp	r2, r3
 8003336:	d908      	bls.n	800334a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003338:	4b78      	ldr	r3, [pc, #480]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800333a:	699b      	ldr	r3, [r3, #24]
 800333c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	691b      	ldr	r3, [r3, #16]
 8003344:	4975      	ldr	r1, [pc, #468]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 8003346:	4313      	orrs	r3, r2
 8003348:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 0308 	and.w	r3, r3, #8
 8003352:	2b00      	cmp	r3, #0
 8003354:	d010      	beq.n	8003378 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	695a      	ldr	r2, [r3, #20]
 800335a:	4b70      	ldr	r3, [pc, #448]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003362:	429a      	cmp	r2, r3
 8003364:	d908      	bls.n	8003378 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003366:	4b6d      	ldr	r3, [pc, #436]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	695b      	ldr	r3, [r3, #20]
 8003372:	496a      	ldr	r1, [pc, #424]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 8003374:	4313      	orrs	r3, r2
 8003376:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 0310 	and.w	r3, r3, #16
 8003380:	2b00      	cmp	r3, #0
 8003382:	d010      	beq.n	80033a6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	699a      	ldr	r2, [r3, #24]
 8003388:	4b64      	ldr	r3, [pc, #400]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800338a:	69db      	ldr	r3, [r3, #28]
 800338c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003390:	429a      	cmp	r2, r3
 8003392:	d908      	bls.n	80033a6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003394:	4b61      	ldr	r3, [pc, #388]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 8003396:	69db      	ldr	r3, [r3, #28]
 8003398:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	699b      	ldr	r3, [r3, #24]
 80033a0:	495e      	ldr	r1, [pc, #376]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80033a2:	4313      	orrs	r3, r2
 80033a4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0320 	and.w	r3, r3, #32
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d010      	beq.n	80033d4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	69da      	ldr	r2, [r3, #28]
 80033b6:	4b59      	ldr	r3, [pc, #356]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80033b8:	6a1b      	ldr	r3, [r3, #32]
 80033ba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033be:	429a      	cmp	r2, r3
 80033c0:	d908      	bls.n	80033d4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80033c2:	4b56      	ldr	r3, [pc, #344]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	69db      	ldr	r3, [r3, #28]
 80033ce:	4953      	ldr	r1, [pc, #332]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d010      	beq.n	8003402 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	68da      	ldr	r2, [r3, #12]
 80033e4:	4b4d      	ldr	r3, [pc, #308]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	f003 030f 	and.w	r3, r3, #15
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d908      	bls.n	8003402 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033f0:	4b4a      	ldr	r3, [pc, #296]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80033f2:	699b      	ldr	r3, [r3, #24]
 80033f4:	f023 020f 	bic.w	r2, r3, #15
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	68db      	ldr	r3, [r3, #12]
 80033fc:	4947      	ldr	r1, [pc, #284]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80033fe:	4313      	orrs	r3, r2
 8003400:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0301 	and.w	r3, r3, #1
 800340a:	2b00      	cmp	r3, #0
 800340c:	d055      	beq.n	80034ba <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800340e:	4b43      	ldr	r3, [pc, #268]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	4940      	ldr	r1, [pc, #256]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800341c:	4313      	orrs	r3, r2
 800341e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2b02      	cmp	r3, #2
 8003426:	d107      	bne.n	8003438 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003428:	4b3c      	ldr	r3, [pc, #240]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003430:	2b00      	cmp	r3, #0
 8003432:	d121      	bne.n	8003478 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003434:	2301      	movs	r3, #1
 8003436:	e0f6      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	2b03      	cmp	r3, #3
 800343e:	d107      	bne.n	8003450 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003440:	4b36      	ldr	r3, [pc, #216]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003448:	2b00      	cmp	r3, #0
 800344a:	d115      	bne.n	8003478 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e0ea      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	2b01      	cmp	r3, #1
 8003456:	d107      	bne.n	8003468 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003458:	4b30      	ldr	r3, [pc, #192]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003460:	2b00      	cmp	r3, #0
 8003462:	d109      	bne.n	8003478 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003464:	2301      	movs	r3, #1
 8003466:	e0de      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003468:	4b2c      	ldr	r3, [pc, #176]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e0d6      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003478:	4b28      	ldr	r3, [pc, #160]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 800347a:	691b      	ldr	r3, [r3, #16]
 800347c:	f023 0207 	bic.w	r2, r3, #7
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	4925      	ldr	r1, [pc, #148]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 8003486:	4313      	orrs	r3, r2
 8003488:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800348a:	f7fe fad1 	bl	8001a30 <HAL_GetTick>
 800348e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003490:	e00a      	b.n	80034a8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003492:	f7fe facd 	bl	8001a30 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d901      	bls.n	80034a8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80034a4:	2303      	movs	r3, #3
 80034a6:	e0be      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034a8:	4b1c      	ldr	r3, [pc, #112]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d1eb      	bne.n	8003492 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d010      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68da      	ldr	r2, [r3, #12]
 80034ca:	4b14      	ldr	r3, [pc, #80]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	f003 030f 	and.w	r3, r3, #15
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d208      	bcs.n	80034e8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d6:	4b11      	ldr	r3, [pc, #68]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	f023 020f 	bic.w	r2, r3, #15
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	490e      	ldr	r1, [pc, #56]	@ (800351c <HAL_RCC_ClockConfig+0x244>)
 80034e4:	4313      	orrs	r3, r2
 80034e6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 030f 	and.w	r3, r3, #15
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d214      	bcs.n	8003520 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f6:	4b08      	ldr	r3, [pc, #32]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f023 020f 	bic.w	r2, r3, #15
 80034fe:	4906      	ldr	r1, [pc, #24]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	4313      	orrs	r3, r2
 8003504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003506:	4b04      	ldr	r3, [pc, #16]	@ (8003518 <HAL_RCC_ClockConfig+0x240>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 030f 	and.w	r3, r3, #15
 800350e:	683a      	ldr	r2, [r7, #0]
 8003510:	429a      	cmp	r2, r3
 8003512:	d005      	beq.n	8003520 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003514:	2301      	movs	r3, #1
 8003516:	e086      	b.n	8003626 <HAL_RCC_ClockConfig+0x34e>
 8003518:	52002000 	.word	0x52002000
 800351c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b00      	cmp	r3, #0
 800352a:	d010      	beq.n	800354e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	691a      	ldr	r2, [r3, #16]
 8003530:	4b3f      	ldr	r3, [pc, #252]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003538:	429a      	cmp	r2, r3
 800353a:	d208      	bcs.n	800354e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800353c:	4b3c      	ldr	r3, [pc, #240]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 800353e:	699b      	ldr	r3, [r3, #24]
 8003540:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	4939      	ldr	r1, [pc, #228]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 800354a:	4313      	orrs	r3, r2
 800354c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f003 0308 	and.w	r3, r3, #8
 8003556:	2b00      	cmp	r3, #0
 8003558:	d010      	beq.n	800357c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	695a      	ldr	r2, [r3, #20]
 800355e:	4b34      	ldr	r3, [pc, #208]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003566:	429a      	cmp	r2, r3
 8003568:	d208      	bcs.n	800357c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800356a:	4b31      	ldr	r3, [pc, #196]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 800356c:	69db      	ldr	r3, [r3, #28]
 800356e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	695b      	ldr	r3, [r3, #20]
 8003576:	492e      	ldr	r1, [pc, #184]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 8003578:	4313      	orrs	r3, r2
 800357a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0310 	and.w	r3, r3, #16
 8003584:	2b00      	cmp	r3, #0
 8003586:	d010      	beq.n	80035aa <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	699a      	ldr	r2, [r3, #24]
 800358c:	4b28      	ldr	r3, [pc, #160]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003594:	429a      	cmp	r2, r3
 8003596:	d208      	bcs.n	80035aa <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003598:	4b25      	ldr	r3, [pc, #148]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 800359a:	69db      	ldr	r3, [r3, #28]
 800359c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	4922      	ldr	r1, [pc, #136]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0320 	and.w	r3, r3, #32
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d010      	beq.n	80035d8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	69da      	ldr	r2, [r3, #28]
 80035ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 80035bc:	6a1b      	ldr	r3, [r3, #32]
 80035be:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035c2:	429a      	cmp	r2, r3
 80035c4:	d208      	bcs.n	80035d8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80035c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	69db      	ldr	r3, [r3, #28]
 80035d2:	4917      	ldr	r1, [pc, #92]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80035d8:	f000 f834 	bl	8003644 <HAL_RCC_GetSysClockFreq>
 80035dc:	4602      	mov	r2, r0
 80035de:	4b14      	ldr	r3, [pc, #80]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 80035e0:	699b      	ldr	r3, [r3, #24]
 80035e2:	0a1b      	lsrs	r3, r3, #8
 80035e4:	f003 030f 	and.w	r3, r3, #15
 80035e8:	4912      	ldr	r1, [pc, #72]	@ (8003634 <HAL_RCC_ClockConfig+0x35c>)
 80035ea:	5ccb      	ldrb	r3, [r1, r3]
 80035ec:	f003 031f 	and.w	r3, r3, #31
 80035f0:	fa22 f303 	lsr.w	r3, r2, r3
 80035f4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80035f6:	4b0e      	ldr	r3, [pc, #56]	@ (8003630 <HAL_RCC_ClockConfig+0x358>)
 80035f8:	699b      	ldr	r3, [r3, #24]
 80035fa:	f003 030f 	and.w	r3, r3, #15
 80035fe:	4a0d      	ldr	r2, [pc, #52]	@ (8003634 <HAL_RCC_ClockConfig+0x35c>)
 8003600:	5cd3      	ldrb	r3, [r2, r3]
 8003602:	f003 031f 	and.w	r3, r3, #31
 8003606:	693a      	ldr	r2, [r7, #16]
 8003608:	fa22 f303 	lsr.w	r3, r2, r3
 800360c:	4a0a      	ldr	r2, [pc, #40]	@ (8003638 <HAL_RCC_ClockConfig+0x360>)
 800360e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003610:	4a0a      	ldr	r2, [pc, #40]	@ (800363c <HAL_RCC_ClockConfig+0x364>)
 8003612:	693b      	ldr	r3, [r7, #16]
 8003614:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003616:	4b0a      	ldr	r3, [pc, #40]	@ (8003640 <HAL_RCC_ClockConfig+0x368>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f7fe f9be 	bl	800199c <HAL_InitTick>
 8003620:	4603      	mov	r3, r0
 8003622:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003624:	7bfb      	ldrb	r3, [r7, #15]
}
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	58024400 	.word	0x58024400
 8003634:	0800a6a0 	.word	0x0800a6a0
 8003638:	24000004 	.word	0x24000004
 800363c:	24000000 	.word	0x24000000
 8003640:	24000008 	.word	0x24000008

08003644 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003644:	b480      	push	{r7}
 8003646:	b089      	sub	sp, #36	@ 0x24
 8003648:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800364a:	4bb3      	ldr	r3, [pc, #716]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003652:	2b18      	cmp	r3, #24
 8003654:	f200 8155 	bhi.w	8003902 <HAL_RCC_GetSysClockFreq+0x2be>
 8003658:	a201      	add	r2, pc, #4	@ (adr r2, 8003660 <HAL_RCC_GetSysClockFreq+0x1c>)
 800365a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365e:	bf00      	nop
 8003660:	080036c5 	.word	0x080036c5
 8003664:	08003903 	.word	0x08003903
 8003668:	08003903 	.word	0x08003903
 800366c:	08003903 	.word	0x08003903
 8003670:	08003903 	.word	0x08003903
 8003674:	08003903 	.word	0x08003903
 8003678:	08003903 	.word	0x08003903
 800367c:	08003903 	.word	0x08003903
 8003680:	080036eb 	.word	0x080036eb
 8003684:	08003903 	.word	0x08003903
 8003688:	08003903 	.word	0x08003903
 800368c:	08003903 	.word	0x08003903
 8003690:	08003903 	.word	0x08003903
 8003694:	08003903 	.word	0x08003903
 8003698:	08003903 	.word	0x08003903
 800369c:	08003903 	.word	0x08003903
 80036a0:	080036f1 	.word	0x080036f1
 80036a4:	08003903 	.word	0x08003903
 80036a8:	08003903 	.word	0x08003903
 80036ac:	08003903 	.word	0x08003903
 80036b0:	08003903 	.word	0x08003903
 80036b4:	08003903 	.word	0x08003903
 80036b8:	08003903 	.word	0x08003903
 80036bc:	08003903 	.word	0x08003903
 80036c0:	080036f7 	.word	0x080036f7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80036c4:	4b94      	ldr	r3, [pc, #592]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0320 	and.w	r3, r3, #32
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d009      	beq.n	80036e4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80036d0:	4b91      	ldr	r3, [pc, #580]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	08db      	lsrs	r3, r3, #3
 80036d6:	f003 0303 	and.w	r3, r3, #3
 80036da:	4a90      	ldr	r2, [pc, #576]	@ (800391c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80036dc:	fa22 f303 	lsr.w	r3, r2, r3
 80036e0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80036e2:	e111      	b.n	8003908 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80036e4:	4b8d      	ldr	r3, [pc, #564]	@ (800391c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80036e6:	61bb      	str	r3, [r7, #24]
      break;
 80036e8:	e10e      	b.n	8003908 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80036ea:	4b8d      	ldr	r3, [pc, #564]	@ (8003920 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036ec:	61bb      	str	r3, [r7, #24]
      break;
 80036ee:	e10b      	b.n	8003908 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80036f0:	4b8c      	ldr	r3, [pc, #560]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80036f2:	61bb      	str	r3, [r7, #24]
      break;
 80036f4:	e108      	b.n	8003908 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80036f6:	4b88      	ldr	r3, [pc, #544]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036fa:	f003 0303 	and.w	r3, r3, #3
 80036fe:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003700:	4b85      	ldr	r3, [pc, #532]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800370a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800370c:	4b82      	ldr	r3, [pc, #520]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800370e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003716:	4b80      	ldr	r3, [pc, #512]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003718:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800371a:	08db      	lsrs	r3, r3, #3
 800371c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003720:	68fa      	ldr	r2, [r7, #12]
 8003722:	fb02 f303 	mul.w	r3, r2, r3
 8003726:	ee07 3a90 	vmov	s15, r3
 800372a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800372e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	2b00      	cmp	r3, #0
 8003736:	f000 80e1 	beq.w	80038fc <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	2b02      	cmp	r3, #2
 800373e:	f000 8083 	beq.w	8003848 <HAL_RCC_GetSysClockFreq+0x204>
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	2b02      	cmp	r3, #2
 8003746:	f200 80a1 	bhi.w	800388c <HAL_RCC_GetSysClockFreq+0x248>
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d003      	beq.n	8003758 <HAL_RCC_GetSysClockFreq+0x114>
 8003750:	697b      	ldr	r3, [r7, #20]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d056      	beq.n	8003804 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003756:	e099      	b.n	800388c <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003758:	4b6f      	ldr	r3, [pc, #444]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0320 	and.w	r3, r3, #32
 8003760:	2b00      	cmp	r3, #0
 8003762:	d02d      	beq.n	80037c0 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003764:	4b6c      	ldr	r3, [pc, #432]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	08db      	lsrs	r3, r3, #3
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	4a6b      	ldr	r2, [pc, #428]	@ (800391c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003770:	fa22 f303 	lsr.w	r3, r2, r3
 8003774:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	ee07 3a90 	vmov	s15, r3
 800377c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	ee07 3a90 	vmov	s15, r3
 8003786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800378a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800378e:	4b62      	ldr	r3, [pc, #392]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003792:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003796:	ee07 3a90 	vmov	s15, r3
 800379a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800379e:	ed97 6a02 	vldr	s12, [r7, #8]
 80037a2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003928 <HAL_RCC_GetSysClockFreq+0x2e4>
 80037a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037ba:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80037be:	e087      	b.n	80038d0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80037c0:	693b      	ldr	r3, [r7, #16]
 80037c2:	ee07 3a90 	vmov	s15, r3
 80037c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037ca:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800392c <HAL_RCC_GetSysClockFreq+0x2e8>
 80037ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037d2:	4b51      	ldr	r3, [pc, #324]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037da:	ee07 3a90 	vmov	s15, r3
 80037de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037e2:	ed97 6a02 	vldr	s12, [r7, #8]
 80037e6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003928 <HAL_RCC_GetSysClockFreq+0x2e4>
 80037ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037fe:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003802:	e065      	b.n	80038d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	ee07 3a90 	vmov	s15, r3
 800380a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800380e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003930 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003816:	4b40      	ldr	r3, [pc, #256]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800381a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800381e:	ee07 3a90 	vmov	s15, r3
 8003822:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003826:	ed97 6a02 	vldr	s12, [r7, #8]
 800382a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003928 <HAL_RCC_GetSysClockFreq+0x2e4>
 800382e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003832:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003836:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800383a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800383e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003842:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003846:	e043      	b.n	80038d0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	ee07 3a90 	vmov	s15, r3
 800384e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003852:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003934 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003856:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800385a:	4b2f      	ldr	r3, [pc, #188]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800385c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003862:	ee07 3a90 	vmov	s15, r3
 8003866:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800386a:	ed97 6a02 	vldr	s12, [r7, #8]
 800386e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003928 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003872:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003876:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800387a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800387e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003882:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003886:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800388a:	e021      	b.n	80038d0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	ee07 3a90 	vmov	s15, r3
 8003892:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003896:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003930 <HAL_RCC_GetSysClockFreq+0x2ec>
 800389a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800389e:	4b1e      	ldr	r3, [pc, #120]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038a6:	ee07 3a90 	vmov	s15, r3
 80038aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80038b2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003928 <HAL_RCC_GetSysClockFreq+0x2e4>
 80038b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80038ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80038be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80038c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80038ce:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80038d0:	4b11      	ldr	r3, [pc, #68]	@ (8003918 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d4:	0a5b      	lsrs	r3, r3, #9
 80038d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038da:	3301      	adds	r3, #1
 80038dc:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	ee07 3a90 	vmov	s15, r3
 80038e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80038ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038f4:	ee17 3a90 	vmov	r3, s15
 80038f8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80038fa:	e005      	b.n	8003908 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80038fc:	2300      	movs	r3, #0
 80038fe:	61bb      	str	r3, [r7, #24]
      break;
 8003900:	e002      	b.n	8003908 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003902:	4b07      	ldr	r3, [pc, #28]	@ (8003920 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003904:	61bb      	str	r3, [r7, #24]
      break;
 8003906:	bf00      	nop
  }

  return sysclockfreq;
 8003908:	69bb      	ldr	r3, [r7, #24]
}
 800390a:	4618      	mov	r0, r3
 800390c:	3724      	adds	r7, #36	@ 0x24
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
 8003916:	bf00      	nop
 8003918:	58024400 	.word	0x58024400
 800391c:	03d09000 	.word	0x03d09000
 8003920:	003d0900 	.word	0x003d0900
 8003924:	007a1200 	.word	0x007a1200
 8003928:	46000000 	.word	0x46000000
 800392c:	4c742400 	.word	0x4c742400
 8003930:	4a742400 	.word	0x4a742400
 8003934:	4af42400 	.word	0x4af42400

08003938 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800393e:	f7ff fe81 	bl	8003644 <HAL_RCC_GetSysClockFreq>
 8003942:	4602      	mov	r2, r0
 8003944:	4b10      	ldr	r3, [pc, #64]	@ (8003988 <HAL_RCC_GetHCLKFreq+0x50>)
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	0a1b      	lsrs	r3, r3, #8
 800394a:	f003 030f 	and.w	r3, r3, #15
 800394e:	490f      	ldr	r1, [pc, #60]	@ (800398c <HAL_RCC_GetHCLKFreq+0x54>)
 8003950:	5ccb      	ldrb	r3, [r1, r3]
 8003952:	f003 031f 	and.w	r3, r3, #31
 8003956:	fa22 f303 	lsr.w	r3, r2, r3
 800395a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800395c:	4b0a      	ldr	r3, [pc, #40]	@ (8003988 <HAL_RCC_GetHCLKFreq+0x50>)
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	f003 030f 	and.w	r3, r3, #15
 8003964:	4a09      	ldr	r2, [pc, #36]	@ (800398c <HAL_RCC_GetHCLKFreq+0x54>)
 8003966:	5cd3      	ldrb	r3, [r2, r3]
 8003968:	f003 031f 	and.w	r3, r3, #31
 800396c:	687a      	ldr	r2, [r7, #4]
 800396e:	fa22 f303 	lsr.w	r3, r2, r3
 8003972:	4a07      	ldr	r2, [pc, #28]	@ (8003990 <HAL_RCC_GetHCLKFreq+0x58>)
 8003974:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003976:	4a07      	ldr	r2, [pc, #28]	@ (8003994 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800397c:	4b04      	ldr	r3, [pc, #16]	@ (8003990 <HAL_RCC_GetHCLKFreq+0x58>)
 800397e:	681b      	ldr	r3, [r3, #0]
}
 8003980:	4618      	mov	r0, r3
 8003982:	3708      	adds	r7, #8
 8003984:	46bd      	mov	sp, r7
 8003986:	bd80      	pop	{r7, pc}
 8003988:	58024400 	.word	0x58024400
 800398c:	0800a6a0 	.word	0x0800a6a0
 8003990:	24000004 	.word	0x24000004
 8003994:	24000000 	.word	0x24000000

08003998 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800399c:	f7ff ffcc 	bl	8003938 <HAL_RCC_GetHCLKFreq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	4b06      	ldr	r3, [pc, #24]	@ (80039bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	091b      	lsrs	r3, r3, #4
 80039a8:	f003 0307 	and.w	r3, r3, #7
 80039ac:	4904      	ldr	r1, [pc, #16]	@ (80039c0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80039ae:	5ccb      	ldrb	r3, [r1, r3]
 80039b0:	f003 031f 	and.w	r3, r3, #31
 80039b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	58024400 	.word	0x58024400
 80039c0:	0800a6a0 	.word	0x0800a6a0

080039c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80039c8:	f7ff ffb6 	bl	8003938 <HAL_RCC_GetHCLKFreq>
 80039cc:	4602      	mov	r2, r0
 80039ce:	4b06      	ldr	r3, [pc, #24]	@ (80039e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	0a1b      	lsrs	r3, r3, #8
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	4904      	ldr	r1, [pc, #16]	@ (80039ec <HAL_RCC_GetPCLK2Freq+0x28>)
 80039da:	5ccb      	ldrb	r3, [r1, r3]
 80039dc:	f003 031f 	and.w	r3, r3, #31
 80039e0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	58024400 	.word	0x58024400
 80039ec:	0800a6a0 	.word	0x0800a6a0

080039f0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039f4:	b0ca      	sub	sp, #296	@ 0x128
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80039fc:	2300      	movs	r3, #0
 80039fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a02:	2300      	movs	r3, #0
 8003a04:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a10:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003a14:	2500      	movs	r5, #0
 8003a16:	ea54 0305 	orrs.w	r3, r4, r5
 8003a1a:	d049      	beq.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003a22:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a26:	d02f      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003a28:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003a2c:	d828      	bhi.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003a2e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a32:	d01a      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003a34:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003a38:	d822      	bhi.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d003      	beq.n	8003a46 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a42:	d007      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003a44:	e01c      	b.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a46:	4bb8      	ldr	r3, [pc, #736]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a4a:	4ab7      	ldr	r2, [pc, #732]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a50:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003a52:	e01a      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a58:	3308      	adds	r3, #8
 8003a5a:	2102      	movs	r1, #2
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f001 fc8f 	bl	8005380 <RCCEx_PLL2_Config>
 8003a62:	4603      	mov	r3, r0
 8003a64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003a68:	e00f      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6e:	3328      	adds	r3, #40	@ 0x28
 8003a70:	2102      	movs	r1, #2
 8003a72:	4618      	mov	r0, r3
 8003a74:	f001 fd36 	bl	80054e4 <RCCEx_PLL3_Config>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003a7e:	e004      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a86:	e000      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d10a      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003a92:	4ba5      	ldr	r3, [pc, #660]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a96:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a9e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003aa0:	4aa1      	ldr	r2, [pc, #644]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	6513      	str	r3, [r2, #80]	@ 0x50
 8003aa6:	e003      	b.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003aa8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab8:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003abc:	f04f 0900 	mov.w	r9, #0
 8003ac0:	ea58 0309 	orrs.w	r3, r8, r9
 8003ac4:	d047      	beq.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003acc:	2b04      	cmp	r3, #4
 8003ace:	d82a      	bhi.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ad8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ad6:	bf00      	nop
 8003ad8:	08003aed 	.word	0x08003aed
 8003adc:	08003afb 	.word	0x08003afb
 8003ae0:	08003b11 	.word	0x08003b11
 8003ae4:	08003b2f 	.word	0x08003b2f
 8003ae8:	08003b2f 	.word	0x08003b2f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003aec:	4b8e      	ldr	r3, [pc, #568]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003aee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003af0:	4a8d      	ldr	r2, [pc, #564]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003af2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003af6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003af8:	e01a      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003afa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afe:	3308      	adds	r3, #8
 8003b00:	2100      	movs	r1, #0
 8003b02:	4618      	mov	r0, r3
 8003b04:	f001 fc3c 	bl	8005380 <RCCEx_PLL2_Config>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b0e:	e00f      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b14:	3328      	adds	r3, #40	@ 0x28
 8003b16:	2100      	movs	r1, #0
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f001 fce3 	bl	80054e4 <RCCEx_PLL3_Config>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003b24:	e004      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b2c:	e000      	b.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003b2e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10a      	bne.n	8003b4e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003b38:	4b7b      	ldr	r3, [pc, #492]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b3c:	f023 0107 	bic.w	r1, r3, #7
 8003b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b46:	4a78      	ldr	r2, [pc, #480]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b48:	430b      	orrs	r3, r1
 8003b4a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b4c:	e003      	b.n	8003b56 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b52:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b5e:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003b62:	f04f 0b00 	mov.w	fp, #0
 8003b66:	ea5a 030b 	orrs.w	r3, sl, fp
 8003b6a:	d04c      	beq.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b76:	d030      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003b78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b7c:	d829      	bhi.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003b7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b80:	d02d      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003b82:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b84:	d825      	bhi.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003b86:	2b80      	cmp	r3, #128	@ 0x80
 8003b88:	d018      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003b8a:	2b80      	cmp	r3, #128	@ 0x80
 8003b8c:	d821      	bhi.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d002      	beq.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003b92:	2b40      	cmp	r3, #64	@ 0x40
 8003b94:	d007      	beq.n	8003ba6 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003b96:	e01c      	b.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b98:	4b63      	ldr	r3, [pc, #396]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9c:	4a62      	ldr	r2, [pc, #392]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003b9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ba2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003ba4:	e01c      	b.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ba6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003baa:	3308      	adds	r3, #8
 8003bac:	2100      	movs	r1, #0
 8003bae:	4618      	mov	r0, r3
 8003bb0:	f001 fbe6 	bl	8005380 <RCCEx_PLL2_Config>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003bba:	e011      	b.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc0:	3328      	adds	r3, #40	@ 0x28
 8003bc2:	2100      	movs	r1, #0
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f001 fc8d 	bl	80054e4 <RCCEx_PLL3_Config>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003bd0:	e006      	b.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003bd8:	e002      	b.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003bda:	bf00      	nop
 8003bdc:	e000      	b.n	8003be0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003bde:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003be0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d10a      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003be8:	4b4f      	ldr	r3, [pc, #316]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bec:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003bf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bf4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bf6:	4a4c      	ldr	r2, [pc, #304]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003bf8:	430b      	orrs	r3, r1
 8003bfa:	6513      	str	r3, [r2, #80]	@ 0x50
 8003bfc:	e003      	b.n	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c02:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003c06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c0e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8003c12:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8003c16:	2300      	movs	r3, #0
 8003c18:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003c1c:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003c20:	460b      	mov	r3, r1
 8003c22:	4313      	orrs	r3, r2
 8003c24:	d053      	beq.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003c26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003c2e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c32:	d035      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003c34:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003c38:	d82e      	bhi.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c3a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c3e:	d031      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003c40:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003c44:	d828      	bhi.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c4a:	d01a      	beq.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003c4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c50:	d822      	bhi.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d003      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003c56:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c5a:	d007      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003c5c:	e01c      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c5e:	4b32      	ldr	r3, [pc, #200]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c62:	4a31      	ldr	r2, [pc, #196]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c68:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c6a:	e01c      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c70:	3308      	adds	r3, #8
 8003c72:	2100      	movs	r1, #0
 8003c74:	4618      	mov	r0, r3
 8003c76:	f001 fb83 	bl	8005380 <RCCEx_PLL2_Config>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003c80:	e011      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c86:	3328      	adds	r3, #40	@ 0x28
 8003c88:	2100      	movs	r1, #0
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f001 fc2a 	bl	80054e4 <RCCEx_PLL3_Config>
 8003c90:	4603      	mov	r3, r0
 8003c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003c96:	e006      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c9e:	e002      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ca0:	bf00      	nop
 8003ca2:	e000      	b.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003ca4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ca6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d10b      	bne.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003cae:	4b1e      	ldr	r3, [pc, #120]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb2:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003cb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003cbe:	4a1a      	ldr	r2, [pc, #104]	@ (8003d28 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cc0:	430b      	orrs	r3, r1
 8003cc2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cc4:	e003      	b.n	8003cce <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003cca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cd6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003cda:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003cde:	2300      	movs	r3, #0
 8003ce0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003ce4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4313      	orrs	r3, r2
 8003cec:	d056      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003cee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cf2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003cf6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cfa:	d038      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003cfc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d00:	d831      	bhi.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d02:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d06:	d034      	beq.n	8003d72 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003d08:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003d0c:	d82b      	bhi.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d12:	d01d      	beq.n	8003d50 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003d14:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d18:	d825      	bhi.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d006      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003d1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d22:	d00a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003d24:	e01f      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003d26:	bf00      	nop
 8003d28:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d2c:	4ba2      	ldr	r3, [pc, #648]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d30:	4aa1      	ldr	r2, [pc, #644]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d32:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d36:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d38:	e01c      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d3e:	3308      	adds	r3, #8
 8003d40:	2100      	movs	r1, #0
 8003d42:	4618      	mov	r0, r3
 8003d44:	f001 fb1c 	bl	8005380 <RCCEx_PLL2_Config>
 8003d48:	4603      	mov	r3, r0
 8003d4a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003d4e:	e011      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d54:	3328      	adds	r3, #40	@ 0x28
 8003d56:	2100      	movs	r1, #0
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f001 fbc3 	bl	80054e4 <RCCEx_PLL3_Config>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d64:	e006      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d6c:	e002      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003d6e:	bf00      	nop
 8003d70:	e000      	b.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003d72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d10b      	bne.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003d7c:	4b8e      	ldr	r3, [pc, #568]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d80:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003d84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d88:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003d8c:	4a8a      	ldr	r2, [pc, #552]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d8e:	430b      	orrs	r3, r1
 8003d90:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d92:	e003      	b.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003da4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003da8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003dac:	2300      	movs	r3, #0
 8003dae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003db2:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003db6:	460b      	mov	r3, r1
 8003db8:	4313      	orrs	r3, r2
 8003dba:	d03a      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003dbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dc2:	2b30      	cmp	r3, #48	@ 0x30
 8003dc4:	d01f      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003dc6:	2b30      	cmp	r3, #48	@ 0x30
 8003dc8:	d819      	bhi.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003dca:	2b20      	cmp	r3, #32
 8003dcc:	d00c      	beq.n	8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003dce:	2b20      	cmp	r3, #32
 8003dd0:	d815      	bhi.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d019      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003dd6:	2b10      	cmp	r3, #16
 8003dd8:	d111      	bne.n	8003dfe <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dda:	4b77      	ldr	r3, [pc, #476]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dde:	4a76      	ldr	r2, [pc, #472]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003de0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003de4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003de6:	e011      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003de8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dec:	3308      	adds	r3, #8
 8003dee:	2102      	movs	r1, #2
 8003df0:	4618      	mov	r0, r3
 8003df2:	f001 fac5 	bl	8005380 <RCCEx_PLL2_Config>
 8003df6:	4603      	mov	r3, r0
 8003df8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003dfc:	e006      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e04:	e002      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003e06:	bf00      	nop
 8003e08:	e000      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003e0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10a      	bne.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003e14:	4b68      	ldr	r3, [pc, #416]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e18:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003e1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e22:	4a65      	ldr	r2, [pc, #404]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e24:	430b      	orrs	r3, r1
 8003e26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e28:	e003      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e2e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003e32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e3a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003e3e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003e42:	2300      	movs	r3, #0
 8003e44:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003e48:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003e4c:	460b      	mov	r3, r1
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	d051      	beq.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003e52:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003e58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e5c:	d035      	beq.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003e5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e62:	d82e      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003e64:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e68:	d031      	beq.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003e6a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003e6e:	d828      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003e70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e74:	d01a      	beq.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003e76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e7a:	d822      	bhi.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d003      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003e80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003e84:	d007      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003e86:	e01c      	b.n	8003ec2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e88:	4b4b      	ldr	r3, [pc, #300]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e8c:	4a4a      	ldr	r2, [pc, #296]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003e8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e92:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003e94:	e01c      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e9a:	3308      	adds	r3, #8
 8003e9c:	2100      	movs	r1, #0
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f001 fa6e 	bl	8005380 <RCCEx_PLL2_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003eaa:	e011      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	3328      	adds	r3, #40	@ 0x28
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f001 fb15 	bl	80054e4 <RCCEx_PLL3_Config>
 8003eba:	4603      	mov	r3, r0
 8003ebc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003ec0:	e006      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ec2:	2301      	movs	r3, #1
 8003ec4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ec8:	e002      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003eca:	bf00      	nop
 8003ecc:	e000      	b.n	8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003ece:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ed0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10a      	bne.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003ed8:	4b37      	ldr	r3, [pc, #220]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003eda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003edc:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003ee0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ee6:	4a34      	ldr	r2, [pc, #208]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ee8:	430b      	orrs	r3, r1
 8003eea:	6513      	str	r3, [r2, #80]	@ 0x50
 8003eec:	e003      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003eee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ef2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003ef6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003efe:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003f02:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f06:	2300      	movs	r3, #0
 8003f08:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003f0c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003f10:	460b      	mov	r3, r1
 8003f12:	4313      	orrs	r3, r2
 8003f14:	d056      	beq.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003f16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f1a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003f1c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f20:	d033      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003f22:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003f26:	d82c      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f28:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f2c:	d02f      	beq.n	8003f8e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003f2e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003f32:	d826      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f34:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f38:	d02b      	beq.n	8003f92 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003f3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003f3e:	d820      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f40:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f44:	d012      	beq.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003f46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003f4a:	d81a      	bhi.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d022      	beq.n	8003f96 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003f50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f54:	d115      	bne.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f5a:	3308      	adds	r3, #8
 8003f5c:	2101      	movs	r1, #1
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f001 fa0e 	bl	8005380 <RCCEx_PLL2_Config>
 8003f64:	4603      	mov	r3, r0
 8003f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003f6a:	e015      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f70:	3328      	adds	r3, #40	@ 0x28
 8003f72:	2101      	movs	r1, #1
 8003f74:	4618      	mov	r0, r3
 8003f76:	f001 fab5 	bl	80054e4 <RCCEx_PLL3_Config>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003f80:	e00a      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f88:	e006      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f8a:	bf00      	nop
 8003f8c:	e004      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f8e:	bf00      	nop
 8003f90:	e002      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f92:	bf00      	nop
 8003f94:	e000      	b.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d10d      	bne.n	8003fbc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003fa0:	4b05      	ldr	r3, [pc, #20]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003fa4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003fa8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003fae:	4a02      	ldr	r2, [pc, #8]	@ (8003fb8 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fb0:	430b      	orrs	r3, r1
 8003fb2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003fb4:	e006      	b.n	8003fc4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003fb6:	bf00      	nop
 8003fb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fcc:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003fda:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	d055      	beq.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003fe4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fe8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003fec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ff0:	d033      	beq.n	800405a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003ff2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ff6:	d82c      	bhi.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ff8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ffc:	d02f      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004002:	d826      	bhi.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004004:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004008:	d02b      	beq.n	8004062 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800400a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800400e:	d820      	bhi.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004010:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004014:	d012      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004016:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800401a:	d81a      	bhi.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800401c:	2b00      	cmp	r3, #0
 800401e:	d022      	beq.n	8004066 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004020:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004024:	d115      	bne.n	8004052 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004026:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800402a:	3308      	adds	r3, #8
 800402c:	2101      	movs	r1, #1
 800402e:	4618      	mov	r0, r3
 8004030:	f001 f9a6 	bl	8005380 <RCCEx_PLL2_Config>
 8004034:	4603      	mov	r3, r0
 8004036:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800403a:	e015      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800403c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004040:	3328      	adds	r3, #40	@ 0x28
 8004042:	2101      	movs	r1, #1
 8004044:	4618      	mov	r0, r3
 8004046:	f001 fa4d 	bl	80054e4 <RCCEx_PLL3_Config>
 800404a:	4603      	mov	r3, r0
 800404c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004050:	e00a      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004052:	2301      	movs	r3, #1
 8004054:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004058:	e006      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800405a:	bf00      	nop
 800405c:	e004      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800405e:	bf00      	nop
 8004060:	e002      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004062:	bf00      	nop
 8004064:	e000      	b.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004066:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004068:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10b      	bne.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004070:	4ba3      	ldr	r3, [pc, #652]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004074:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004078:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800407c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004080:	4a9f      	ldr	r2, [pc, #636]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004082:	430b      	orrs	r3, r1
 8004084:	6593      	str	r3, [r2, #88]	@ 0x58
 8004086:	e003      	b.n	8004090 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004088:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800408c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004090:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004098:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800409c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80040a0:	2300      	movs	r3, #0
 80040a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80040a6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80040aa:	460b      	mov	r3, r1
 80040ac:	4313      	orrs	r3, r2
 80040ae:	d037      	beq.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80040b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040ba:	d00e      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80040bc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040c0:	d816      	bhi.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d018      	beq.n	80040f8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80040c6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80040ca:	d111      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040cc:	4b8c      	ldr	r3, [pc, #560]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d0:	4a8b      	ldr	r2, [pc, #556]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80040d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80040d8:	e00f      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040de:	3308      	adds	r3, #8
 80040e0:	2101      	movs	r1, #1
 80040e2:	4618      	mov	r0, r3
 80040e4:	f001 f94c 	bl	8005380 <RCCEx_PLL2_Config>
 80040e8:	4603      	mov	r3, r0
 80040ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80040ee:	e004      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040f0:	2301      	movs	r3, #1
 80040f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040f6:	e000      	b.n	80040fa <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80040f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10a      	bne.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004102:	4b7f      	ldr	r3, [pc, #508]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004104:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004106:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800410a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004110:	4a7b      	ldr	r2, [pc, #492]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004112:	430b      	orrs	r3, r1
 8004114:	6513      	str	r3, [r2, #80]	@ 0x50
 8004116:	e003      	b.n	8004120 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004118:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800411c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004120:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004124:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004128:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800412c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004130:	2300      	movs	r3, #0
 8004132:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004136:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800413a:	460b      	mov	r3, r1
 800413c:	4313      	orrs	r3, r2
 800413e:	d039      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004140:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004144:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004146:	2b03      	cmp	r3, #3
 8004148:	d81c      	bhi.n	8004184 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800414a:	a201      	add	r2, pc, #4	@ (adr r2, 8004150 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800414c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004150:	0800418d 	.word	0x0800418d
 8004154:	08004161 	.word	0x08004161
 8004158:	0800416f 	.word	0x0800416f
 800415c:	0800418d 	.word	0x0800418d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004160:	4b67      	ldr	r3, [pc, #412]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004164:	4a66      	ldr	r2, [pc, #408]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004166:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800416a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800416c:	e00f      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800416e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004172:	3308      	adds	r3, #8
 8004174:	2102      	movs	r1, #2
 8004176:	4618      	mov	r0, r3
 8004178:	f001 f902 	bl	8005380 <RCCEx_PLL2_Config>
 800417c:	4603      	mov	r3, r0
 800417e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004182:	e004      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004184:	2301      	movs	r3, #1
 8004186:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800418a:	e000      	b.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800418c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800418e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004192:	2b00      	cmp	r3, #0
 8004194:	d10a      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004196:	4b5a      	ldr	r3, [pc, #360]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800419a:	f023 0103 	bic.w	r1, r3, #3
 800419e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80041a4:	4a56      	ldr	r2, [pc, #344]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80041a6:	430b      	orrs	r3, r1
 80041a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80041aa:	e003      	b.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041b0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041bc:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80041c0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041c4:	2300      	movs	r3, #0
 80041c6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80041ca:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80041ce:	460b      	mov	r3, r1
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f000 809f 	beq.w	8004314 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041d6:	4b4b      	ldr	r3, [pc, #300]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a4a      	ldr	r2, [pc, #296]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80041dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041e0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80041e2:	f7fd fc25 	bl	8001a30 <HAL_GetTick>
 80041e6:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80041ea:	e00b      	b.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ec:	f7fd fc20 	bl	8001a30 <HAL_GetTick>
 80041f0:	4602      	mov	r2, r0
 80041f2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b64      	cmp	r3, #100	@ 0x64
 80041fa:	d903      	bls.n	8004204 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004202:	e005      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004204:	4b3f      	ldr	r3, [pc, #252]	@ (8004304 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0ed      	beq.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004210:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004214:	2b00      	cmp	r3, #0
 8004216:	d179      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004218:	4b39      	ldr	r3, [pc, #228]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800421a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800421c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004220:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004224:	4053      	eors	r3, r2
 8004226:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800422a:	2b00      	cmp	r3, #0
 800422c:	d015      	beq.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800422e:	4b34      	ldr	r3, [pc, #208]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004230:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004236:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800423a:	4b31      	ldr	r3, [pc, #196]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800423c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800423e:	4a30      	ldr	r2, [pc, #192]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004240:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004244:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004246:	4b2e      	ldr	r3, [pc, #184]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424a:	4a2d      	ldr	r2, [pc, #180]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800424c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004250:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004252:	4a2b      	ldr	r2, [pc, #172]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004254:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004258:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800425a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800425e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004262:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004266:	d118      	bne.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004268:	f7fd fbe2 	bl	8001a30 <HAL_GetTick>
 800426c:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004270:	e00d      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004272:	f7fd fbdd 	bl	8001a30 <HAL_GetTick>
 8004276:	4602      	mov	r2, r0
 8004278:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800427c:	1ad2      	subs	r2, r2, r3
 800427e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004282:	429a      	cmp	r2, r3
 8004284:	d903      	bls.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800428c:	e005      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800428e:	4b1c      	ldr	r3, [pc, #112]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004290:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004292:	f003 0302 	and.w	r3, r3, #2
 8004296:	2b00      	cmp	r3, #0
 8004298:	d0eb      	beq.n	8004272 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800429a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d129      	bne.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80042aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80042b2:	d10e      	bne.n	80042d2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80042b4:	4b12      	ldr	r3, [pc, #72]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80042bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80042c4:	091a      	lsrs	r2, r3, #4
 80042c6:	4b10      	ldr	r3, [pc, #64]	@ (8004308 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80042c8:	4013      	ands	r3, r2
 80042ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042cc:	430b      	orrs	r3, r1
 80042ce:	6113      	str	r3, [r2, #16]
 80042d0:	e005      	b.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80042d2:	4b0b      	ldr	r3, [pc, #44]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042d4:	691b      	ldr	r3, [r3, #16]
 80042d6:	4a0a      	ldr	r2, [pc, #40]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042d8:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80042dc:	6113      	str	r3, [r2, #16]
 80042de:	4b08      	ldr	r3, [pc, #32]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042e0:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80042e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80042ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ee:	4a04      	ldr	r2, [pc, #16]	@ (8004300 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80042f4:	e00e      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80042f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80042fe:	e009      	b.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004300:	58024400 	.word	0x58024400
 8004304:	58024800 	.word	0x58024800
 8004308:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800430c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004310:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004314:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800431c:	f002 0301 	and.w	r3, r2, #1
 8004320:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004324:	2300      	movs	r3, #0
 8004326:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800432a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800432e:	460b      	mov	r3, r1
 8004330:	4313      	orrs	r3, r2
 8004332:	f000 8089 	beq.w	8004448 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800433a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800433c:	2b28      	cmp	r3, #40	@ 0x28
 800433e:	d86b      	bhi.n	8004418 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004340:	a201      	add	r2, pc, #4	@ (adr r2, 8004348 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004346:	bf00      	nop
 8004348:	08004421 	.word	0x08004421
 800434c:	08004419 	.word	0x08004419
 8004350:	08004419 	.word	0x08004419
 8004354:	08004419 	.word	0x08004419
 8004358:	08004419 	.word	0x08004419
 800435c:	08004419 	.word	0x08004419
 8004360:	08004419 	.word	0x08004419
 8004364:	08004419 	.word	0x08004419
 8004368:	080043ed 	.word	0x080043ed
 800436c:	08004419 	.word	0x08004419
 8004370:	08004419 	.word	0x08004419
 8004374:	08004419 	.word	0x08004419
 8004378:	08004419 	.word	0x08004419
 800437c:	08004419 	.word	0x08004419
 8004380:	08004419 	.word	0x08004419
 8004384:	08004419 	.word	0x08004419
 8004388:	08004403 	.word	0x08004403
 800438c:	08004419 	.word	0x08004419
 8004390:	08004419 	.word	0x08004419
 8004394:	08004419 	.word	0x08004419
 8004398:	08004419 	.word	0x08004419
 800439c:	08004419 	.word	0x08004419
 80043a0:	08004419 	.word	0x08004419
 80043a4:	08004419 	.word	0x08004419
 80043a8:	08004421 	.word	0x08004421
 80043ac:	08004419 	.word	0x08004419
 80043b0:	08004419 	.word	0x08004419
 80043b4:	08004419 	.word	0x08004419
 80043b8:	08004419 	.word	0x08004419
 80043bc:	08004419 	.word	0x08004419
 80043c0:	08004419 	.word	0x08004419
 80043c4:	08004419 	.word	0x08004419
 80043c8:	08004421 	.word	0x08004421
 80043cc:	08004419 	.word	0x08004419
 80043d0:	08004419 	.word	0x08004419
 80043d4:	08004419 	.word	0x08004419
 80043d8:	08004419 	.word	0x08004419
 80043dc:	08004419 	.word	0x08004419
 80043e0:	08004419 	.word	0x08004419
 80043e4:	08004419 	.word	0x08004419
 80043e8:	08004421 	.word	0x08004421
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80043ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043f0:	3308      	adds	r3, #8
 80043f2:	2101      	movs	r1, #1
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 ffc3 	bl	8005380 <RCCEx_PLL2_Config>
 80043fa:	4603      	mov	r3, r0
 80043fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004400:	e00f      	b.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004406:	3328      	adds	r3, #40	@ 0x28
 8004408:	2101      	movs	r1, #1
 800440a:	4618      	mov	r0, r3
 800440c:	f001 f86a 	bl	80054e4 <RCCEx_PLL3_Config>
 8004410:	4603      	mov	r3, r0
 8004412:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004416:	e004      	b.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004418:	2301      	movs	r3, #1
 800441a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800441e:	e000      	b.n	8004422 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004420:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004422:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10a      	bne.n	8004440 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800442a:	4bbf      	ldr	r3, [pc, #764]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800442c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004432:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004436:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004438:	4abb      	ldr	r2, [pc, #748]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800443a:	430b      	orrs	r3, r1
 800443c:	6553      	str	r3, [r2, #84]	@ 0x54
 800443e:	e003      	b.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004440:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004444:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004450:	f002 0302 	and.w	r3, r2, #2
 8004454:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004458:	2300      	movs	r3, #0
 800445a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800445e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004462:	460b      	mov	r3, r1
 8004464:	4313      	orrs	r3, r2
 8004466:	d041      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004468:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800446e:	2b05      	cmp	r3, #5
 8004470:	d824      	bhi.n	80044bc <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004472:	a201      	add	r2, pc, #4	@ (adr r2, 8004478 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004478:	080044c5 	.word	0x080044c5
 800447c:	08004491 	.word	0x08004491
 8004480:	080044a7 	.word	0x080044a7
 8004484:	080044c5 	.word	0x080044c5
 8004488:	080044c5 	.word	0x080044c5
 800448c:	080044c5 	.word	0x080044c5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004494:	3308      	adds	r3, #8
 8004496:	2101      	movs	r1, #1
 8004498:	4618      	mov	r0, r3
 800449a:	f000 ff71 	bl	8005380 <RCCEx_PLL2_Config>
 800449e:	4603      	mov	r3, r0
 80044a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80044a4:	e00f      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80044a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044aa:	3328      	adds	r3, #40	@ 0x28
 80044ac:	2101      	movs	r1, #1
 80044ae:	4618      	mov	r0, r3
 80044b0:	f001 f818 	bl	80054e4 <RCCEx_PLL3_Config>
 80044b4:	4603      	mov	r3, r0
 80044b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80044ba:	e004      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044c2:	e000      	b.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80044c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d10a      	bne.n	80044e4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80044ce:	4b96      	ldr	r3, [pc, #600]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044d2:	f023 0107 	bic.w	r1, r3, #7
 80044d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044da:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80044dc:	4a92      	ldr	r2, [pc, #584]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80044de:	430b      	orrs	r3, r1
 80044e0:	6553      	str	r3, [r2, #84]	@ 0x54
 80044e2:	e003      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044e8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80044ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f4:	f002 0304 	and.w	r3, r2, #4
 80044f8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80044fc:	2300      	movs	r3, #0
 80044fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004502:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004506:	460b      	mov	r3, r1
 8004508:	4313      	orrs	r3, r2
 800450a:	d044      	beq.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800450c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004510:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004514:	2b05      	cmp	r3, #5
 8004516:	d825      	bhi.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004518:	a201      	add	r2, pc, #4	@ (adr r2, 8004520 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800451a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800451e:	bf00      	nop
 8004520:	0800456d 	.word	0x0800456d
 8004524:	08004539 	.word	0x08004539
 8004528:	0800454f 	.word	0x0800454f
 800452c:	0800456d 	.word	0x0800456d
 8004530:	0800456d 	.word	0x0800456d
 8004534:	0800456d 	.word	0x0800456d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004538:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453c:	3308      	adds	r3, #8
 800453e:	2101      	movs	r1, #1
 8004540:	4618      	mov	r0, r3
 8004542:	f000 ff1d 	bl	8005380 <RCCEx_PLL2_Config>
 8004546:	4603      	mov	r3, r0
 8004548:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800454c:	e00f      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800454e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004552:	3328      	adds	r3, #40	@ 0x28
 8004554:	2101      	movs	r1, #1
 8004556:	4618      	mov	r0, r3
 8004558:	f000 ffc4 	bl	80054e4 <RCCEx_PLL3_Config>
 800455c:	4603      	mov	r3, r0
 800455e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004562:	e004      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800456a:	e000      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800456c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800456e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10b      	bne.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004576:	4b6c      	ldr	r3, [pc, #432]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800457a:	f023 0107 	bic.w	r1, r3, #7
 800457e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004582:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004586:	4a68      	ldr	r2, [pc, #416]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004588:	430b      	orrs	r3, r1
 800458a:	6593      	str	r3, [r2, #88]	@ 0x58
 800458c:	e003      	b.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004592:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459e:	f002 0320 	and.w	r3, r2, #32
 80045a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80045a6:	2300      	movs	r3, #0
 80045a8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80045ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80045b0:	460b      	mov	r3, r1
 80045b2:	4313      	orrs	r3, r2
 80045b4:	d055      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80045b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045be:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045c2:	d033      	beq.n	800462c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80045c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80045c8:	d82c      	bhi.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80045ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ce:	d02f      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80045d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045d4:	d826      	bhi.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80045d6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045da:	d02b      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80045dc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80045e0:	d820      	bhi.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80045e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045e6:	d012      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80045e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80045ec:	d81a      	bhi.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d022      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80045f2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045f6:	d115      	bne.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80045f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045fc:	3308      	adds	r3, #8
 80045fe:	2100      	movs	r1, #0
 8004600:	4618      	mov	r0, r3
 8004602:	f000 febd 	bl	8005380 <RCCEx_PLL2_Config>
 8004606:	4603      	mov	r3, r0
 8004608:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800460c:	e015      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800460e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004612:	3328      	adds	r3, #40	@ 0x28
 8004614:	2102      	movs	r1, #2
 8004616:	4618      	mov	r0, r3
 8004618:	f000 ff64 	bl	80054e4 <RCCEx_PLL3_Config>
 800461c:	4603      	mov	r3, r0
 800461e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004622:	e00a      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004624:	2301      	movs	r3, #1
 8004626:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800462a:	e006      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800462c:	bf00      	nop
 800462e:	e004      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004630:	bf00      	nop
 8004632:	e002      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004634:	bf00      	nop
 8004636:	e000      	b.n	800463a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004638:	bf00      	nop
    }

    if (ret == HAL_OK)
 800463a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800463e:	2b00      	cmp	r3, #0
 8004640:	d10b      	bne.n	800465a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004642:	4b39      	ldr	r3, [pc, #228]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004646:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800464a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800464e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004652:	4a35      	ldr	r2, [pc, #212]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004654:	430b      	orrs	r3, r1
 8004656:	6553      	str	r3, [r2, #84]	@ 0x54
 8004658:	e003      	b.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800465a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800465e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004662:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800466a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800466e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004672:	2300      	movs	r3, #0
 8004674:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004678:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800467c:	460b      	mov	r3, r1
 800467e:	4313      	orrs	r3, r2
 8004680:	d058      	beq.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004686:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800468a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800468e:	d033      	beq.n	80046f8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004690:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004694:	d82c      	bhi.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800469a:	d02f      	beq.n	80046fc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800469c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80046a0:	d826      	bhi.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80046a2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046a6:	d02b      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 80046a8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80046ac:	d820      	bhi.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80046ae:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046b2:	d012      	beq.n	80046da <HAL_RCCEx_PeriphCLKConfig+0xcea>
 80046b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046b8:	d81a      	bhi.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d022      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 80046be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046c2:	d115      	bne.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c8:	3308      	adds	r3, #8
 80046ca:	2100      	movs	r1, #0
 80046cc:	4618      	mov	r0, r3
 80046ce:	f000 fe57 	bl	8005380 <RCCEx_PLL2_Config>
 80046d2:	4603      	mov	r3, r0
 80046d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80046d8:	e015      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046de:	3328      	adds	r3, #40	@ 0x28
 80046e0:	2102      	movs	r1, #2
 80046e2:	4618      	mov	r0, r3
 80046e4:	f000 fefe 	bl	80054e4 <RCCEx_PLL3_Config>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80046ee:	e00a      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80046f6:	e006      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80046f8:	bf00      	nop
 80046fa:	e004      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80046fc:	bf00      	nop
 80046fe:	e002      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004700:	bf00      	nop
 8004702:	e000      	b.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004704:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004706:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10e      	bne.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800470e:	4b06      	ldr	r3, [pc, #24]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004710:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004712:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004716:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800471a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800471e:	4a02      	ldr	r2, [pc, #8]	@ (8004728 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004720:	430b      	orrs	r3, r1
 8004722:	6593      	str	r3, [r2, #88]	@ 0x58
 8004724:	e006      	b.n	8004734 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004726:	bf00      	nop
 8004728:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800472c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004730:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004734:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004740:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004744:	2300      	movs	r3, #0
 8004746:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800474a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800474e:	460b      	mov	r3, r1
 8004750:	4313      	orrs	r3, r2
 8004752:	d055      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004758:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800475c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004760:	d033      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004762:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004766:	d82c      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004768:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800476c:	d02f      	beq.n	80047ce <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800476e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004772:	d826      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004774:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004778:	d02b      	beq.n	80047d2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800477a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800477e:	d820      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004780:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004784:	d012      	beq.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004786:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800478a:	d81a      	bhi.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800478c:	2b00      	cmp	r3, #0
 800478e:	d022      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004790:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004794:	d115      	bne.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004796:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800479a:	3308      	adds	r3, #8
 800479c:	2100      	movs	r1, #0
 800479e:	4618      	mov	r0, r3
 80047a0:	f000 fdee 	bl	8005380 <RCCEx_PLL2_Config>
 80047a4:	4603      	mov	r3, r0
 80047a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80047aa:	e015      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b0:	3328      	adds	r3, #40	@ 0x28
 80047b2:	2102      	movs	r1, #2
 80047b4:	4618      	mov	r0, r3
 80047b6:	f000 fe95 	bl	80054e4 <RCCEx_PLL3_Config>
 80047ba:	4603      	mov	r3, r0
 80047bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80047c0:	e00a      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047c8:	e006      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80047ca:	bf00      	nop
 80047cc:	e004      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80047ce:	bf00      	nop
 80047d0:	e002      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80047d2:	bf00      	nop
 80047d4:	e000      	b.n	80047d8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80047d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d10b      	bne.n	80047f8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80047e0:	4ba1      	ldr	r3, [pc, #644]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047e4:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80047e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047ec:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80047f0:	4a9d      	ldr	r2, [pc, #628]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047f2:	430b      	orrs	r3, r1
 80047f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80047f6:	e003      	b.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004800:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004808:	f002 0308 	and.w	r3, r2, #8
 800480c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004810:	2300      	movs	r3, #0
 8004812:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004816:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800481a:	460b      	mov	r3, r1
 800481c:	4313      	orrs	r3, r2
 800481e:	d01e      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004824:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004828:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800482c:	d10c      	bne.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800482e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004832:	3328      	adds	r3, #40	@ 0x28
 8004834:	2102      	movs	r1, #2
 8004836:	4618      	mov	r0, r3
 8004838:	f000 fe54 	bl	80054e4 <RCCEx_PLL3_Config>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d002      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004842:	2301      	movs	r3, #1
 8004844:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004848:	4b87      	ldr	r3, [pc, #540]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800484a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004850:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004854:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004858:	4a83      	ldr	r2, [pc, #524]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800485a:	430b      	orrs	r3, r1
 800485c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800485e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004866:	f002 0310 	and.w	r3, r2, #16
 800486a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800486e:	2300      	movs	r3, #0
 8004870:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004874:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004878:	460b      	mov	r3, r1
 800487a:	4313      	orrs	r3, r2
 800487c:	d01e      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800487e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004882:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004886:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800488a:	d10c      	bne.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800488c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004890:	3328      	adds	r3, #40	@ 0x28
 8004892:	2102      	movs	r1, #2
 8004894:	4618      	mov	r0, r3
 8004896:	f000 fe25 	bl	80054e4 <RCCEx_PLL3_Config>
 800489a:	4603      	mov	r3, r0
 800489c:	2b00      	cmp	r3, #0
 800489e:	d002      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80048a6:	4b70      	ldr	r3, [pc, #448]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048aa:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80048ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80048b6:	4a6c      	ldr	r2, [pc, #432]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80048b8:	430b      	orrs	r3, r1
 80048ba:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80048bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80048c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048cc:	2300      	movs	r3, #0
 80048ce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80048d2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80048d6:	460b      	mov	r3, r1
 80048d8:	4313      	orrs	r3, r2
 80048da:	d03e      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80048dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048e0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80048e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048e8:	d022      	beq.n	8004930 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 80048ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048ee:	d81b      	bhi.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 80048f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f8:	d00b      	beq.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 80048fa:	e015      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004900:	3308      	adds	r3, #8
 8004902:	2100      	movs	r1, #0
 8004904:	4618      	mov	r0, r3
 8004906:	f000 fd3b 	bl	8005380 <RCCEx_PLL2_Config>
 800490a:	4603      	mov	r3, r0
 800490c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004910:	e00f      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004912:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004916:	3328      	adds	r3, #40	@ 0x28
 8004918:	2102      	movs	r1, #2
 800491a:	4618      	mov	r0, r3
 800491c:	f000 fde2 	bl	80054e4 <RCCEx_PLL3_Config>
 8004920:	4603      	mov	r3, r0
 8004922:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004926:	e004      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800492e:	e000      	b.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004930:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004932:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10b      	bne.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800493a:	4b4b      	ldr	r3, [pc, #300]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800493c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800493e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004942:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004946:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800494a:	4a47      	ldr	r2, [pc, #284]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800494c:	430b      	orrs	r3, r1
 800494e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004950:	e003      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004952:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004956:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800495a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800495e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004962:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004966:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004968:	2300      	movs	r3, #0
 800496a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800496c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004970:	460b      	mov	r3, r1
 8004972:	4313      	orrs	r3, r2
 8004974:	d03b      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004976:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800497a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800497e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004982:	d01f      	beq.n	80049c4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004984:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004988:	d818      	bhi.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800498a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800498e:	d003      	beq.n	8004998 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004990:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004994:	d007      	beq.n	80049a6 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004996:	e011      	b.n	80049bc <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004998:	4b33      	ldr	r3, [pc, #204]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800499a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800499c:	4a32      	ldr	r2, [pc, #200]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800499e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80049a2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80049a4:	e00f      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049aa:	3328      	adds	r3, #40	@ 0x28
 80049ac:	2101      	movs	r1, #1
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 fd98 	bl	80054e4 <RCCEx_PLL3_Config>
 80049b4:	4603      	mov	r3, r0
 80049b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 80049ba:	e004      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049c2:	e000      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 80049c4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10b      	bne.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80049ce:	4b26      	ldr	r3, [pc, #152]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80049d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049de:	4a22      	ldr	r2, [pc, #136]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049e0:	430b      	orrs	r3, r1
 80049e2:	6553      	str	r3, [r2, #84]	@ 0x54
 80049e4:	e003      	b.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80049ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80049ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049f6:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80049fa:	673b      	str	r3, [r7, #112]	@ 0x70
 80049fc:	2300      	movs	r3, #0
 80049fe:	677b      	str	r3, [r7, #116]	@ 0x74
 8004a00:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004a04:	460b      	mov	r3, r1
 8004a06:	4313      	orrs	r3, r2
 8004a08:	d034      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004a0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004a14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a18:	d007      	beq.n	8004a2a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004a1a:	e011      	b.n	8004a40 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a1c:	4b12      	ldr	r3, [pc, #72]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a20:	4a11      	ldr	r2, [pc, #68]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a22:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a26:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004a28:	e00e      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a2e:	3308      	adds	r3, #8
 8004a30:	2102      	movs	r1, #2
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 fca4 	bl	8005380 <RCCEx_PLL2_Config>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004a3e:	e003      	b.n	8004a48 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004a46:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10d      	bne.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004a50:	4b05      	ldr	r3, [pc, #20]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a54:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a5e:	4a02      	ldr	r2, [pc, #8]	@ (8004a68 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a60:	430b      	orrs	r3, r1
 8004a62:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a64:	e006      	b.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004a66:	bf00      	nop
 8004a68:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a6c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a70:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a7c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004a80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a82:	2300      	movs	r3, #0
 8004a84:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a86:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	d00c      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a94:	3328      	adds	r3, #40	@ 0x28
 8004a96:	2102      	movs	r1, #2
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f000 fd23 	bl	80054e4 <RCCEx_PLL3_Config>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab2:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004ab6:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ab8:	2300      	movs	r3, #0
 8004aba:	667b      	str	r3, [r7, #100]	@ 0x64
 8004abc:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	4313      	orrs	r3, r2
 8004ac4:	d038      	beq.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ace:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ad2:	d018      	beq.n	8004b06 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004ad4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ad8:	d811      	bhi.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004ada:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ade:	d014      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004ae0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ae4:	d80b      	bhi.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d011      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004aea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aee:	d106      	bne.n	8004afe <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004af0:	4bc3      	ldr	r3, [pc, #780]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af4:	4ac2      	ldr	r2, [pc, #776]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004af6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004afa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004afc:	e008      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004afe:	2301      	movs	r3, #1
 8004b00:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b04:	e004      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004b06:	bf00      	nop
 8004b08:	e002      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004b0a:	bf00      	nop
 8004b0c:	e000      	b.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004b0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d10b      	bne.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b18:	4bb9      	ldr	r3, [pc, #740]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004b20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004b28:	4ab5      	ldr	r2, [pc, #724]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b2a:	430b      	orrs	r3, r1
 8004b2c:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b2e:	e003      	b.n	8004b38 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b40:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004b44:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004b46:	2300      	movs	r3, #0
 8004b48:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b4a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004b4e:	460b      	mov	r3, r1
 8004b50:	4313      	orrs	r3, r2
 8004b52:	d009      	beq.n	8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004b54:	4baa      	ldr	r3, [pc, #680]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b58:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004b5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b62:	4aa7      	ldr	r2, [pc, #668]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b64:	430b      	orrs	r3, r1
 8004b66:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004b68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004b74:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b76:	2300      	movs	r3, #0
 8004b78:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b7a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004b7e:	460b      	mov	r3, r1
 8004b80:	4313      	orrs	r3, r2
 8004b82:	d00a      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004b84:	4b9e      	ldr	r3, [pc, #632]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004b8c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b90:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004b94:	4a9a      	ldr	r2, [pc, #616]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004b96:	430b      	orrs	r3, r1
 8004b98:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004ba6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ba8:	2300      	movs	r3, #0
 8004baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bac:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004bb0:	460b      	mov	r3, r1
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	d009      	beq.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004bb6:	4b92      	ldr	r3, [pc, #584]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bba:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004bbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bc2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bc4:	4a8e      	ldr	r2, [pc, #568]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bc6:	430b      	orrs	r3, r1
 8004bc8:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004bca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd2:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004bd6:	643b      	str	r3, [r7, #64]	@ 0x40
 8004bd8:	2300      	movs	r3, #0
 8004bda:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bdc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004be0:	460b      	mov	r3, r1
 8004be2:	4313      	orrs	r3, r2
 8004be4:	d00e      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004be6:	4b86      	ldr	r3, [pc, #536]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	4a85      	ldr	r2, [pc, #532]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bec:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004bf0:	6113      	str	r3, [r2, #16]
 8004bf2:	4b83      	ldr	r3, [pc, #524]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004bf4:	6919      	ldr	r1, [r3, #16]
 8004bf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bfa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004bfe:	4a80      	ldr	r2, [pc, #512]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c00:	430b      	orrs	r3, r1
 8004c02:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004c04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c0c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004c10:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004c12:	2300      	movs	r3, #0
 8004c14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c16:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004c1a:	460b      	mov	r3, r1
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	d009      	beq.n	8004c34 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004c20:	4b77      	ldr	r3, [pc, #476]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c24:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c2e:	4a74      	ldr	r2, [pc, #464]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c30:	430b      	orrs	r3, r1
 8004c32:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3c:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004c40:	633b      	str	r3, [r7, #48]	@ 0x30
 8004c42:	2300      	movs	r3, #0
 8004c44:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c46:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004c4a:	460b      	mov	r3, r1
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	d00a      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004c50:	4b6b      	ldr	r3, [pc, #428]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c54:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004c58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004c60:	4a67      	ldr	r2, [pc, #412]	@ (8004e00 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004c62:	430b      	orrs	r3, r1
 8004c64:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c6e:	2100      	movs	r1, #0
 8004c70:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004c78:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004c7c:	460b      	mov	r3, r1
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	d011      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004c82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c86:	3308      	adds	r3, #8
 8004c88:	2100      	movs	r1, #0
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 fb78 	bl	8005380 <RCCEx_PLL2_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004c96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ca2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004caa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cae:	2100      	movs	r1, #0
 8004cb0:	6239      	str	r1, [r7, #32]
 8004cb2:	f003 0302 	and.w	r3, r3, #2
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cb8:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004cbc:	460b      	mov	r3, r1
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	d011      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004cc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cc6:	3308      	adds	r3, #8
 8004cc8:	2101      	movs	r1, #1
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f000 fb58 	bl	8005380 <RCCEx_PLL2_Config>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004cd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d003      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004cde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ce2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cee:	2100      	movs	r1, #0
 8004cf0:	61b9      	str	r1, [r7, #24]
 8004cf2:	f003 0304 	and.w	r3, r3, #4
 8004cf6:	61fb      	str	r3, [r7, #28]
 8004cf8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	4313      	orrs	r3, r2
 8004d00:	d011      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004d02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d06:	3308      	adds	r3, #8
 8004d08:	2102      	movs	r1, #2
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	f000 fb38 	bl	8005380 <RCCEx_PLL2_Config>
 8004d10:	4603      	mov	r3, r0
 8004d12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d003      	beq.n	8004d26 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2e:	2100      	movs	r1, #0
 8004d30:	6139      	str	r1, [r7, #16]
 8004d32:	f003 0308 	and.w	r3, r3, #8
 8004d36:	617b      	str	r3, [r7, #20]
 8004d38:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	d011      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d46:	3328      	adds	r3, #40	@ 0x28
 8004d48:	2100      	movs	r1, #0
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f000 fbca 	bl	80054e4 <RCCEx_PLL3_Config>
 8004d50:	4603      	mov	r3, r0
 8004d52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004d56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d003      	beq.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d5e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d62:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004d66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d6e:	2100      	movs	r1, #0
 8004d70:	60b9      	str	r1, [r7, #8]
 8004d72:	f003 0310 	and.w	r3, r3, #16
 8004d76:	60fb      	str	r3, [r7, #12]
 8004d78:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004d7c:	460b      	mov	r3, r1
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	d011      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004d82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d86:	3328      	adds	r3, #40	@ 0x28
 8004d88:	2101      	movs	r1, #1
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	f000 fbaa 	bl	80054e4 <RCCEx_PLL3_Config>
 8004d90:	4603      	mov	r3, r0
 8004d92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004d96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d003      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004da2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004da6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dae:	2100      	movs	r1, #0
 8004db0:	6039      	str	r1, [r7, #0]
 8004db2:	f003 0320 	and.w	r3, r3, #32
 8004db6:	607b      	str	r3, [r7, #4]
 8004db8:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	d011      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dc6:	3328      	adds	r3, #40	@ 0x28
 8004dc8:	2102      	movs	r1, #2
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f000 fb8a 	bl	80054e4 <RCCEx_PLL3_Config>
 8004dd0:	4603      	mov	r3, r0
 8004dd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d003      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004dde:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004de2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004de6:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004dee:	2300      	movs	r3, #0
 8004df0:	e000      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004df2:	2301      	movs	r3, #1
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e00:	58024400 	.word	0x58024400

08004e04 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004e08:	f7fe fd96 	bl	8003938 <HAL_RCC_GetHCLKFreq>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	4b06      	ldr	r3, [pc, #24]	@ (8004e28 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004e10:	6a1b      	ldr	r3, [r3, #32]
 8004e12:	091b      	lsrs	r3, r3, #4
 8004e14:	f003 0307 	and.w	r3, r3, #7
 8004e18:	4904      	ldr	r1, [pc, #16]	@ (8004e2c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004e1a:	5ccb      	ldrb	r3, [r1, r3]
 8004e1c:	f003 031f 	and.w	r3, r3, #31
 8004e20:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	58024400 	.word	0x58024400
 8004e2c:	0800a6a0 	.word	0x0800a6a0

08004e30 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b089      	sub	sp, #36	@ 0x24
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004e38:	4ba1      	ldr	r3, [pc, #644]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e3c:	f003 0303 	and.w	r3, r3, #3
 8004e40:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004e42:	4b9f      	ldr	r3, [pc, #636]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e46:	0b1b      	lsrs	r3, r3, #12
 8004e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e4c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004e4e:	4b9c      	ldr	r3, [pc, #624]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e52:	091b      	lsrs	r3, r3, #4
 8004e54:	f003 0301 	and.w	r3, r3, #1
 8004e58:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004e5a:	4b99      	ldr	r3, [pc, #612]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e5e:	08db      	lsrs	r3, r3, #3
 8004e60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	fb02 f303 	mul.w	r3, r2, r3
 8004e6a:	ee07 3a90 	vmov	s15, r3
 8004e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e72:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	f000 8111 	beq.w	80050a0 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004e7e:	69bb      	ldr	r3, [r7, #24]
 8004e80:	2b02      	cmp	r3, #2
 8004e82:	f000 8083 	beq.w	8004f8c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	f200 80a1 	bhi.w	8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d003      	beq.n	8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d056      	beq.n	8004f48 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004e9a:	e099      	b.n	8004fd0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004e9c:	4b88      	ldr	r3, [pc, #544]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0320 	and.w	r3, r3, #32
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d02d      	beq.n	8004f04 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004ea8:	4b85      	ldr	r3, [pc, #532]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	08db      	lsrs	r3, r3, #3
 8004eae:	f003 0303 	and.w	r3, r3, #3
 8004eb2:	4a84      	ldr	r2, [pc, #528]	@ (80050c4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004eb4:	fa22 f303 	lsr.w	r3, r2, r3
 8004eb8:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	ee07 3a90 	vmov	s15, r3
 8004ec0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	ee07 3a90 	vmov	s15, r3
 8004eca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ece:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ed2:	4b7b      	ldr	r3, [pc, #492]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ed6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eda:	ee07 3a90 	vmov	s15, r3
 8004ede:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ee2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ee6:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80050c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004eea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004eee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004ef2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ef6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004efe:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004f02:	e087      	b.n	8005014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	ee07 3a90 	vmov	s15, r3
 8004f0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f0e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80050cc <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004f12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f16:	4b6a      	ldr	r3, [pc, #424]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f1e:	ee07 3a90 	vmov	s15, r3
 8004f22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f26:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f2a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80050c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f46:	e065      	b.n	8005014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f48:	697b      	ldr	r3, [r7, #20]
 8004f4a:	ee07 3a90 	vmov	s15, r3
 8004f4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f52:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80050d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004f56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f5a:	4b59      	ldr	r3, [pc, #356]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f62:	ee07 3a90 	vmov	s15, r3
 8004f66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004f6e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80050c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004f72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004f76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004f7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004f82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f86:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004f8a:	e043      	b.n	8005014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004f8c:	697b      	ldr	r3, [r7, #20]
 8004f8e:	ee07 3a90 	vmov	s15, r3
 8004f92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f96:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80050d4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004f9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f9e:	4b48      	ldr	r3, [pc, #288]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fa6:	ee07 3a90 	vmov	s15, r3
 8004faa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004fae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004fb2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80050c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004fb6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fbe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fc2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004fc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004fce:	e021      	b.n	8005014 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	ee07 3a90 	vmov	s15, r3
 8004fd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fda:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80050d0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004fde:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fe2:	4b37      	ldr	r3, [pc, #220]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004fe4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fe6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fea:	ee07 3a90 	vmov	s15, r3
 8004fee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ff2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ff6:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80050c8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ffa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004ffe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005002:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005006:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800500a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800500e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005012:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8005014:	4b2a      	ldr	r3, [pc, #168]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005018:	0a5b      	lsrs	r3, r3, #9
 800501a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800501e:	ee07 3a90 	vmov	s15, r3
 8005022:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005026:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800502a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800502e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005032:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005036:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800503a:	ee17 2a90 	vmov	r2, s15
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005042:	4b1f      	ldr	r3, [pc, #124]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005046:	0c1b      	lsrs	r3, r3, #16
 8005048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800504c:	ee07 3a90 	vmov	s15, r3
 8005050:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005054:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005058:	ee37 7a87 	vadd.f32	s14, s15, s14
 800505c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005060:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005064:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005068:	ee17 2a90 	vmov	r2, s15
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005070:	4b13      	ldr	r3, [pc, #76]	@ (80050c0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005074:	0e1b      	lsrs	r3, r3, #24
 8005076:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800507a:	ee07 3a90 	vmov	s15, r3
 800507e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005082:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005086:	ee37 7a87 	vadd.f32	s14, s15, s14
 800508a:	edd7 6a07 	vldr	s13, [r7, #28]
 800508e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005092:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005096:	ee17 2a90 	vmov	r2, s15
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800509e:	e008      	b.n	80050b2 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2200      	movs	r2, #0
 80050a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	609a      	str	r2, [r3, #8]
}
 80050b2:	bf00      	nop
 80050b4:	3724      	adds	r7, #36	@ 0x24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050bc:	4770      	bx	lr
 80050be:	bf00      	nop
 80050c0:	58024400 	.word	0x58024400
 80050c4:	03d09000 	.word	0x03d09000
 80050c8:	46000000 	.word	0x46000000
 80050cc:	4c742400 	.word	0x4c742400
 80050d0:	4a742400 	.word	0x4a742400
 80050d4:	4af42400 	.word	0x4af42400

080050d8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80050d8:	b480      	push	{r7}
 80050da:	b089      	sub	sp, #36	@ 0x24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80050e0:	4ba1      	ldr	r3, [pc, #644]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050e4:	f003 0303 	and.w	r3, r3, #3
 80050e8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80050ea:	4b9f      	ldr	r3, [pc, #636]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050ee:	0d1b      	lsrs	r3, r3, #20
 80050f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80050f4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80050f6:	4b9c      	ldr	r3, [pc, #624]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80050f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050fa:	0a1b      	lsrs	r3, r3, #8
 80050fc:	f003 0301 	and.w	r3, r3, #1
 8005100:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8005102:	4b99      	ldr	r3, [pc, #612]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005106:	08db      	lsrs	r3, r3, #3
 8005108:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800510c:	693a      	ldr	r2, [r7, #16]
 800510e:	fb02 f303 	mul.w	r3, r2, r3
 8005112:	ee07 3a90 	vmov	s15, r3
 8005116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800511a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	2b00      	cmp	r3, #0
 8005122:	f000 8111 	beq.w	8005348 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005126:	69bb      	ldr	r3, [r7, #24]
 8005128:	2b02      	cmp	r3, #2
 800512a:	f000 8083 	beq.w	8005234 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	2b02      	cmp	r3, #2
 8005132:	f200 80a1 	bhi.w	8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005136:	69bb      	ldr	r3, [r7, #24]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d003      	beq.n	8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d056      	beq.n	80051f0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005142:	e099      	b.n	8005278 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005144:	4b88      	ldr	r3, [pc, #544]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0320 	and.w	r3, r3, #32
 800514c:	2b00      	cmp	r3, #0
 800514e:	d02d      	beq.n	80051ac <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005150:	4b85      	ldr	r3, [pc, #532]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	08db      	lsrs	r3, r3, #3
 8005156:	f003 0303 	and.w	r3, r3, #3
 800515a:	4a84      	ldr	r2, [pc, #528]	@ (800536c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800515c:	fa22 f303 	lsr.w	r3, r2, r3
 8005160:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	ee07 3a90 	vmov	s15, r3
 8005168:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	ee07 3a90 	vmov	s15, r3
 8005172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005176:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800517a:	4b7b      	ldr	r3, [pc, #492]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800517c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800517e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005182:	ee07 3a90 	vmov	s15, r3
 8005186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800518a:	ed97 6a03 	vldr	s12, [r7, #12]
 800518e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8005370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005192:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005196:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800519a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800519e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051a6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80051aa:	e087      	b.n	80052bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	ee07 3a90 	vmov	s15, r3
 80051b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051b6:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8005374 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 80051ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051be:	4b6a      	ldr	r3, [pc, #424]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80051c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051c6:	ee07 3a90 	vmov	s15, r3
 80051ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80051d2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8005370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80051d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80051e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051ee:	e065      	b.n	80052bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80051f0:	697b      	ldr	r3, [r7, #20]
 80051f2:	ee07 3a90 	vmov	s15, r3
 80051f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051fa:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80051fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005202:	4b59      	ldr	r3, [pc, #356]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800520a:	ee07 3a90 	vmov	s15, r3
 800520e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005212:	ed97 6a03 	vldr	s12, [r7, #12]
 8005216:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8005370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800521a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800521e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005222:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005226:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800522a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800522e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005232:	e043      	b.n	80052bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	ee07 3a90 	vmov	s15, r3
 800523a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800523e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800537c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005242:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005246:	4b48      	ldr	r3, [pc, #288]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800524a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800524e:	ee07 3a90 	vmov	s15, r3
 8005252:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005256:	ed97 6a03 	vldr	s12, [r7, #12]
 800525a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8005370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800525e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005262:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005266:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800526a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800526e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005272:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005276:	e021      	b.n	80052bc <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	ee07 3a90 	vmov	s15, r3
 800527e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005282:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8005378 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005286:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800528a:	4b37      	ldr	r3, [pc, #220]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800528c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800528e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005292:	ee07 3a90 	vmov	s15, r3
 8005296:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800529a:	ed97 6a03 	vldr	s12, [r7, #12]
 800529e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8005370 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80052a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80052a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80052aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80052ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80052b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80052ba:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80052bc:	4b2a      	ldr	r3, [pc, #168]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052c0:	0a5b      	lsrs	r3, r3, #9
 80052c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052c6:	ee07 3a90 	vmov	s15, r3
 80052ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80052d6:	edd7 6a07 	vldr	s13, [r7, #28]
 80052da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80052e2:	ee17 2a90 	vmov	r2, s15
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80052ea:	4b1f      	ldr	r3, [pc, #124]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052ee:	0c1b      	lsrs	r3, r3, #16
 80052f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052f4:	ee07 3a90 	vmov	s15, r3
 80052f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052fc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005300:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005304:	edd7 6a07 	vldr	s13, [r7, #28]
 8005308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800530c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005310:	ee17 2a90 	vmov	r2, s15
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8005318:	4b13      	ldr	r3, [pc, #76]	@ (8005368 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800531a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800531c:	0e1b      	lsrs	r3, r3, #24
 800531e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005322:	ee07 3a90 	vmov	s15, r3
 8005326:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800532a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800532e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005332:	edd7 6a07 	vldr	s13, [r7, #28]
 8005336:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800533a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800533e:	ee17 2a90 	vmov	r2, s15
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005346:	e008      	b.n	800535a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2200      	movs	r2, #0
 8005358:	609a      	str	r2, [r3, #8]
}
 800535a:	bf00      	nop
 800535c:	3724      	adds	r7, #36	@ 0x24
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	58024400 	.word	0x58024400
 800536c:	03d09000 	.word	0x03d09000
 8005370:	46000000 	.word	0x46000000
 8005374:	4c742400 	.word	0x4c742400
 8005378:	4a742400 	.word	0x4a742400
 800537c:	4af42400 	.word	0x4af42400

08005380 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800538a:	2300      	movs	r3, #0
 800538c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800538e:	4b53      	ldr	r3, [pc, #332]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005392:	f003 0303 	and.w	r3, r3, #3
 8005396:	2b03      	cmp	r3, #3
 8005398:	d101      	bne.n	800539e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	e099      	b.n	80054d2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800539e:	4b4f      	ldr	r3, [pc, #316]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a4e      	ldr	r2, [pc, #312]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80053a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80053a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053aa:	f7fc fb41 	bl	8001a30 <HAL_GetTick>
 80053ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80053b0:	e008      	b.n	80053c4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80053b2:	f7fc fb3d 	bl	8001a30 <HAL_GetTick>
 80053b6:	4602      	mov	r2, r0
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	1ad3      	subs	r3, r2, r3
 80053bc:	2b02      	cmp	r3, #2
 80053be:	d901      	bls.n	80053c4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80053c0:	2303      	movs	r3, #3
 80053c2:	e086      	b.n	80054d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80053c4:	4b45      	ldr	r3, [pc, #276]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d1f0      	bne.n	80053b2 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80053d0:	4b42      	ldr	r3, [pc, #264]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80053d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d4:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	031b      	lsls	r3, r3, #12
 80053de:	493f      	ldr	r1, [pc, #252]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	685b      	ldr	r3, [r3, #4]
 80053e8:	3b01      	subs	r3, #1
 80053ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	3b01      	subs	r3, #1
 80053f4:	025b      	lsls	r3, r3, #9
 80053f6:	b29b      	uxth	r3, r3
 80053f8:	431a      	orrs	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	3b01      	subs	r3, #1
 8005400:	041b      	lsls	r3, r3, #16
 8005402:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005406:	431a      	orrs	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	691b      	ldr	r3, [r3, #16]
 800540c:	3b01      	subs	r3, #1
 800540e:	061b      	lsls	r3, r3, #24
 8005410:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005414:	4931      	ldr	r1, [pc, #196]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005416:	4313      	orrs	r3, r2
 8005418:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800541a:	4b30      	ldr	r3, [pc, #192]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 800541c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	492d      	ldr	r1, [pc, #180]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005428:	4313      	orrs	r3, r2
 800542a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800542c:	4b2b      	ldr	r3, [pc, #172]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 800542e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005430:	f023 0220 	bic.w	r2, r3, #32
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	4928      	ldr	r1, [pc, #160]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 800543a:	4313      	orrs	r3, r2
 800543c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800543e:	4b27      	ldr	r3, [pc, #156]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005442:	4a26      	ldr	r2, [pc, #152]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005444:	f023 0310 	bic.w	r3, r3, #16
 8005448:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800544a:	4b24      	ldr	r3, [pc, #144]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 800544c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800544e:	4b24      	ldr	r3, [pc, #144]	@ (80054e0 <RCCEx_PLL2_Config+0x160>)
 8005450:	4013      	ands	r3, r2
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	69d2      	ldr	r2, [r2, #28]
 8005456:	00d2      	lsls	r2, r2, #3
 8005458:	4920      	ldr	r1, [pc, #128]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 800545a:	4313      	orrs	r3, r2
 800545c:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800545e:	4b1f      	ldr	r3, [pc, #124]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005462:	4a1e      	ldr	r2, [pc, #120]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005464:	f043 0310 	orr.w	r3, r3, #16
 8005468:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d106      	bne.n	800547e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005470:	4b1a      	ldr	r3, [pc, #104]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005474:	4a19      	ldr	r2, [pc, #100]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005476:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800547a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800547c:	e00f      	b.n	800549e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2b01      	cmp	r3, #1
 8005482:	d106      	bne.n	8005492 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005484:	4b15      	ldr	r3, [pc, #84]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005488:	4a14      	ldr	r2, [pc, #80]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 800548a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800548e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005490:	e005      	b.n	800549e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005492:	4b12      	ldr	r3, [pc, #72]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005494:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005496:	4a11      	ldr	r2, [pc, #68]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 8005498:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800549c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800549e:	4b0f      	ldr	r3, [pc, #60]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a0e      	ldr	r2, [pc, #56]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80054a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80054a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054aa:	f7fc fac1 	bl	8001a30 <HAL_GetTick>
 80054ae:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80054b0:	e008      	b.n	80054c4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80054b2:	f7fc fabd 	bl	8001a30 <HAL_GetTick>
 80054b6:	4602      	mov	r2, r0
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	1ad3      	subs	r3, r2, r3
 80054bc:	2b02      	cmp	r3, #2
 80054be:	d901      	bls.n	80054c4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80054c0:	2303      	movs	r3, #3
 80054c2:	e006      	b.n	80054d2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <RCCEx_PLL2_Config+0x15c>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d0f0      	beq.n	80054b2 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80054d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}
 80054da:	bf00      	nop
 80054dc:	58024400 	.word	0x58024400
 80054e0:	ffff0007 	.word	0xffff0007

080054e4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80054ee:	2300      	movs	r3, #0
 80054f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80054f2:	4b53      	ldr	r3, [pc, #332]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80054f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f6:	f003 0303 	and.w	r3, r3, #3
 80054fa:	2b03      	cmp	r3, #3
 80054fc:	d101      	bne.n	8005502 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e099      	b.n	8005636 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8005502:	4b4f      	ldr	r3, [pc, #316]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a4e      	ldr	r2, [pc, #312]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005508:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800550c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800550e:	f7fc fa8f 	bl	8001a30 <HAL_GetTick>
 8005512:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005514:	e008      	b.n	8005528 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005516:	f7fc fa8b 	bl	8001a30 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e086      	b.n	8005636 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005528:	4b45      	ldr	r3, [pc, #276]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d1f0      	bne.n	8005516 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005534:	4b42      	ldr	r3, [pc, #264]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005538:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	051b      	lsls	r3, r3, #20
 8005542:	493f      	ldr	r1, [pc, #252]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005544:	4313      	orrs	r3, r2
 8005546:	628b      	str	r3, [r1, #40]	@ 0x28
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	685b      	ldr	r3, [r3, #4]
 800554c:	3b01      	subs	r3, #1
 800554e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	689b      	ldr	r3, [r3, #8]
 8005556:	3b01      	subs	r3, #1
 8005558:	025b      	lsls	r3, r3, #9
 800555a:	b29b      	uxth	r3, r3
 800555c:	431a      	orrs	r2, r3
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	3b01      	subs	r3, #1
 8005564:	041b      	lsls	r3, r3, #16
 8005566:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800556a:	431a      	orrs	r2, r3
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	691b      	ldr	r3, [r3, #16]
 8005570:	3b01      	subs	r3, #1
 8005572:	061b      	lsls	r3, r3, #24
 8005574:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005578:	4931      	ldr	r1, [pc, #196]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 800557a:	4313      	orrs	r3, r2
 800557c:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800557e:	4b30      	ldr	r3, [pc, #192]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005582:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	695b      	ldr	r3, [r3, #20]
 800558a:	492d      	ldr	r1, [pc, #180]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 800558c:	4313      	orrs	r3, r2
 800558e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005590:	4b2b      	ldr	r3, [pc, #172]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005594:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	4928      	ldr	r1, [pc, #160]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 800559e:	4313      	orrs	r3, r2
 80055a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 80055a2:	4b27      	ldr	r3, [pc, #156]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055a6:	4a26      	ldr	r2, [pc, #152]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055ac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80055ae:	4b24      	ldr	r3, [pc, #144]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80055b2:	4b24      	ldr	r3, [pc, #144]	@ (8005644 <RCCEx_PLL3_Config+0x160>)
 80055b4:	4013      	ands	r3, r2
 80055b6:	687a      	ldr	r2, [r7, #4]
 80055b8:	69d2      	ldr	r2, [r2, #28]
 80055ba:	00d2      	lsls	r2, r2, #3
 80055bc:	4920      	ldr	r1, [pc, #128]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055be:	4313      	orrs	r3, r2
 80055c0:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80055c2:	4b1f      	ldr	r3, [pc, #124]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055c6:	4a1e      	ldr	r2, [pc, #120]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d106      	bne.n	80055e2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80055d4:	4b1a      	ldr	r3, [pc, #104]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055d8:	4a19      	ldr	r2, [pc, #100]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055da:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80055de:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80055e0:	e00f      	b.n	8005602 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d106      	bne.n	80055f6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80055e8:	4b15      	ldr	r3, [pc, #84]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ec:	4a14      	ldr	r2, [pc, #80]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055ee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80055f2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80055f4:	e005      	b.n	8005602 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80055f6:	4b12      	ldr	r3, [pc, #72]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055fa:	4a11      	ldr	r2, [pc, #68]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 80055fc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005600:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005602:	4b0f      	ldr	r3, [pc, #60]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	4a0e      	ldr	r2, [pc, #56]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 8005608:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800560c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800560e:	f7fc fa0f 	bl	8001a30 <HAL_GetTick>
 8005612:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005614:	e008      	b.n	8005628 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005616:	f7fc fa0b 	bl	8001a30 <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	68bb      	ldr	r3, [r7, #8]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	2b02      	cmp	r3, #2
 8005622:	d901      	bls.n	8005628 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005624:	2303      	movs	r3, #3
 8005626:	e006      	b.n	8005636 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005628:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <RCCEx_PLL3_Config+0x15c>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d0f0      	beq.n	8005616 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005634:	7bfb      	ldrb	r3, [r7, #15]
}
 8005636:	4618      	mov	r0, r3
 8005638:	3710      	adds	r7, #16
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	58024400 	.word	0x58024400
 8005644:	ffff0007 	.word	0xffff0007

08005648 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	b082      	sub	sp, #8
 800564c:	af00      	add	r7, sp, #0
 800564e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e049      	b.n	80056ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005660:	b2db      	uxtb	r3, r3
 8005662:	2b00      	cmp	r3, #0
 8005664:	d106      	bne.n	8005674 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fb fede 	bl	8001430 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2202      	movs	r2, #2
 8005678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681a      	ldr	r2, [r3, #0]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	3304      	adds	r3, #4
 8005684:	4619      	mov	r1, r3
 8005686:	4610      	mov	r0, r2
 8005688:	f000 fab8 	bl	8005bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2201      	movs	r2, #1
 80056b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2201      	movs	r2, #1
 80056b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2201      	movs	r2, #1
 80056c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2201      	movs	r2, #1
 80056c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2201      	movs	r2, #1
 80056d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2201      	movs	r2, #1
 80056e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	3708      	adds	r7, #8
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bd80      	pop	{r7, pc}

080056f6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056f6:	b580      	push	{r7, lr}
 80056f8:	b082      	sub	sp, #8
 80056fa:	af00      	add	r7, sp, #0
 80056fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d101      	bne.n	8005708 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005704:	2301      	movs	r3, #1
 8005706:	e049      	b.n	800579c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800570e:	b2db      	uxtb	r3, r3
 8005710:	2b00      	cmp	r3, #0
 8005712:	d106      	bne.n	8005722 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2200      	movs	r2, #0
 8005718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800571c:	6878      	ldr	r0, [r7, #4]
 800571e:	f000 f841 	bl	80057a4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2202      	movs	r2, #2
 8005726:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	3304      	adds	r3, #4
 8005732:	4619      	mov	r1, r3
 8005734:	4610      	mov	r0, r2
 8005736:	f000 fa61 	bl	8005bfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2201      	movs	r2, #1
 8005746:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2201      	movs	r2, #1
 800574e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2201      	movs	r2, #1
 8005756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2201      	movs	r2, #1
 800575e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	2201      	movs	r2, #1
 8005766:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2201      	movs	r2, #1
 800576e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2201      	movs	r2, #1
 8005776:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	2201      	movs	r2, #1
 800577e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2201      	movs	r2, #1
 8005786:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2201      	movs	r2, #1
 8005796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800579a:	2300      	movs	r3, #0
}
 800579c:	4618      	mov	r0, r3
 800579e:	3708      	adds	r7, #8
 80057a0:	46bd      	mov	sp, r7
 80057a2:	bd80      	pop	{r7, pc}

080057a4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80057a4:	b480      	push	{r7}
 80057a6:	b083      	sub	sp, #12
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80057ac:	bf00      	nop
 80057ae:	370c      	adds	r7, #12
 80057b0:	46bd      	mov	sp, r7
 80057b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b6:	4770      	bx	lr

080057b8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b084      	sub	sp, #16
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
 80057c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d109      	bne.n	80057dc <HAL_TIM_PWM_Start+0x24>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b01      	cmp	r3, #1
 80057d2:	bf14      	ite	ne
 80057d4:	2301      	movne	r3, #1
 80057d6:	2300      	moveq	r3, #0
 80057d8:	b2db      	uxtb	r3, r3
 80057da:	e03c      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	2b04      	cmp	r3, #4
 80057e0:	d109      	bne.n	80057f6 <HAL_TIM_PWM_Start+0x3e>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	bf14      	ite	ne
 80057ee:	2301      	movne	r3, #1
 80057f0:	2300      	moveq	r3, #0
 80057f2:	b2db      	uxtb	r3, r3
 80057f4:	e02f      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d109      	bne.n	8005810 <HAL_TIM_PWM_Start+0x58>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b01      	cmp	r3, #1
 8005806:	bf14      	ite	ne
 8005808:	2301      	movne	r3, #1
 800580a:	2300      	moveq	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	e022      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	2b0c      	cmp	r3, #12
 8005814:	d109      	bne.n	800582a <HAL_TIM_PWM_Start+0x72>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b01      	cmp	r3, #1
 8005820:	bf14      	ite	ne
 8005822:	2301      	movne	r3, #1
 8005824:	2300      	moveq	r3, #0
 8005826:	b2db      	uxtb	r3, r3
 8005828:	e015      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 800582a:	683b      	ldr	r3, [r7, #0]
 800582c:	2b10      	cmp	r3, #16
 800582e:	d109      	bne.n	8005844 <HAL_TIM_PWM_Start+0x8c>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005836:	b2db      	uxtb	r3, r3
 8005838:	2b01      	cmp	r3, #1
 800583a:	bf14      	ite	ne
 800583c:	2301      	movne	r3, #1
 800583e:	2300      	moveq	r3, #0
 8005840:	b2db      	uxtb	r3, r3
 8005842:	e008      	b.n	8005856 <HAL_TIM_PWM_Start+0x9e>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b01      	cmp	r3, #1
 800584e:	bf14      	ite	ne
 8005850:	2301      	movne	r3, #1
 8005852:	2300      	moveq	r3, #0
 8005854:	b2db      	uxtb	r3, r3
 8005856:	2b00      	cmp	r3, #0
 8005858:	d001      	beq.n	800585e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e0a1      	b.n	80059a2 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800585e:	683b      	ldr	r3, [r7, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d104      	bne.n	800586e <HAL_TIM_PWM_Start+0xb6>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800586c:	e023      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b04      	cmp	r3, #4
 8005872:	d104      	bne.n	800587e <HAL_TIM_PWM_Start+0xc6>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2202      	movs	r2, #2
 8005878:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800587c:	e01b      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800587e:	683b      	ldr	r3, [r7, #0]
 8005880:	2b08      	cmp	r3, #8
 8005882:	d104      	bne.n	800588e <HAL_TIM_PWM_Start+0xd6>
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2202      	movs	r2, #2
 8005888:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800588c:	e013      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	2b0c      	cmp	r3, #12
 8005892:	d104      	bne.n	800589e <HAL_TIM_PWM_Start+0xe6>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800589c:	e00b      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 800589e:	683b      	ldr	r3, [r7, #0]
 80058a0:	2b10      	cmp	r3, #16
 80058a2:	d104      	bne.n	80058ae <HAL_TIM_PWM_Start+0xf6>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2202      	movs	r2, #2
 80058a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058ac:	e003      	b.n	80058b6 <HAL_TIM_PWM_Start+0xfe>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2202      	movs	r2, #2
 80058b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	2201      	movs	r2, #1
 80058bc:	6839      	ldr	r1, [r7, #0]
 80058be:	4618      	mov	r0, r3
 80058c0:	f000 fd12 	bl	80062e8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a38      	ldr	r2, [pc, #224]	@ (80059ac <HAL_TIM_PWM_Start+0x1f4>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d013      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	4a37      	ldr	r2, [pc, #220]	@ (80059b0 <HAL_TIM_PWM_Start+0x1f8>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d00e      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a35      	ldr	r2, [pc, #212]	@ (80059b4 <HAL_TIM_PWM_Start+0x1fc>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d009      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	4a34      	ldr	r2, [pc, #208]	@ (80059b8 <HAL_TIM_PWM_Start+0x200>)
 80058e8:	4293      	cmp	r3, r2
 80058ea:	d004      	beq.n	80058f6 <HAL_TIM_PWM_Start+0x13e>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4a32      	ldr	r2, [pc, #200]	@ (80059bc <HAL_TIM_PWM_Start+0x204>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d101      	bne.n	80058fa <HAL_TIM_PWM_Start+0x142>
 80058f6:	2301      	movs	r3, #1
 80058f8:	e000      	b.n	80058fc <HAL_TIM_PWM_Start+0x144>
 80058fa:	2300      	movs	r3, #0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d007      	beq.n	8005910 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800590e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a25      	ldr	r2, [pc, #148]	@ (80059ac <HAL_TIM_PWM_Start+0x1f4>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d022      	beq.n	8005960 <HAL_TIM_PWM_Start+0x1a8>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005922:	d01d      	beq.n	8005960 <HAL_TIM_PWM_Start+0x1a8>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a25      	ldr	r2, [pc, #148]	@ (80059c0 <HAL_TIM_PWM_Start+0x208>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d018      	beq.n	8005960 <HAL_TIM_PWM_Start+0x1a8>
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	4a24      	ldr	r2, [pc, #144]	@ (80059c4 <HAL_TIM_PWM_Start+0x20c>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d013      	beq.n	8005960 <HAL_TIM_PWM_Start+0x1a8>
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a22      	ldr	r2, [pc, #136]	@ (80059c8 <HAL_TIM_PWM_Start+0x210>)
 800593e:	4293      	cmp	r3, r2
 8005940:	d00e      	beq.n	8005960 <HAL_TIM_PWM_Start+0x1a8>
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	4a1a      	ldr	r2, [pc, #104]	@ (80059b0 <HAL_TIM_PWM_Start+0x1f8>)
 8005948:	4293      	cmp	r3, r2
 800594a:	d009      	beq.n	8005960 <HAL_TIM_PWM_Start+0x1a8>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a1e      	ldr	r2, [pc, #120]	@ (80059cc <HAL_TIM_PWM_Start+0x214>)
 8005952:	4293      	cmp	r3, r2
 8005954:	d004      	beq.n	8005960 <HAL_TIM_PWM_Start+0x1a8>
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a16      	ldr	r2, [pc, #88]	@ (80059b4 <HAL_TIM_PWM_Start+0x1fc>)
 800595c:	4293      	cmp	r3, r2
 800595e:	d115      	bne.n	800598c <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	689a      	ldr	r2, [r3, #8]
 8005966:	4b1a      	ldr	r3, [pc, #104]	@ (80059d0 <HAL_TIM_PWM_Start+0x218>)
 8005968:	4013      	ands	r3, r2
 800596a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b06      	cmp	r3, #6
 8005970:	d015      	beq.n	800599e <HAL_TIM_PWM_Start+0x1e6>
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005978:	d011      	beq.n	800599e <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f042 0201 	orr.w	r2, r2, #1
 8005988:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800598a:	e008      	b.n	800599e <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f042 0201 	orr.w	r2, r2, #1
 800599a:	601a      	str	r2, [r3, #0]
 800599c:	e000      	b.n	80059a0 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800599e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059a0:	2300      	movs	r3, #0
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3710      	adds	r7, #16
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}
 80059aa:	bf00      	nop
 80059ac:	40010000 	.word	0x40010000
 80059b0:	40010400 	.word	0x40010400
 80059b4:	40014000 	.word	0x40014000
 80059b8:	40014400 	.word	0x40014400
 80059bc:	40014800 	.word	0x40014800
 80059c0:	40000400 	.word	0x40000400
 80059c4:	40000800 	.word	0x40000800
 80059c8:	40000c00 	.word	0x40000c00
 80059cc:	40001800 	.word	0x40001800
 80059d0:	00010007 	.word	0x00010007

080059d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
 80059da:	60f8      	str	r0, [r7, #12]
 80059dc:	60b9      	str	r1, [r7, #8]
 80059de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059e0:	2300      	movs	r3, #0
 80059e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d101      	bne.n	80059f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80059ee:	2302      	movs	r3, #2
 80059f0:	e0ff      	b.n	8005bf2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2201      	movs	r2, #1
 80059f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2b14      	cmp	r3, #20
 80059fe:	f200 80f0 	bhi.w	8005be2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005a02:	a201      	add	r2, pc, #4	@ (adr r2, 8005a08 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a08:	08005a5d 	.word	0x08005a5d
 8005a0c:	08005be3 	.word	0x08005be3
 8005a10:	08005be3 	.word	0x08005be3
 8005a14:	08005be3 	.word	0x08005be3
 8005a18:	08005a9d 	.word	0x08005a9d
 8005a1c:	08005be3 	.word	0x08005be3
 8005a20:	08005be3 	.word	0x08005be3
 8005a24:	08005be3 	.word	0x08005be3
 8005a28:	08005adf 	.word	0x08005adf
 8005a2c:	08005be3 	.word	0x08005be3
 8005a30:	08005be3 	.word	0x08005be3
 8005a34:	08005be3 	.word	0x08005be3
 8005a38:	08005b1f 	.word	0x08005b1f
 8005a3c:	08005be3 	.word	0x08005be3
 8005a40:	08005be3 	.word	0x08005be3
 8005a44:	08005be3 	.word	0x08005be3
 8005a48:	08005b61 	.word	0x08005b61
 8005a4c:	08005be3 	.word	0x08005be3
 8005a50:	08005be3 	.word	0x08005be3
 8005a54:	08005be3 	.word	0x08005be3
 8005a58:	08005ba1 	.word	0x08005ba1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	68b9      	ldr	r1, [r7, #8]
 8005a62:	4618      	mov	r0, r3
 8005a64:	f000 f96a 	bl	8005d3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	699a      	ldr	r2, [r3, #24]
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f042 0208 	orr.w	r2, r2, #8
 8005a76:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	699a      	ldr	r2, [r3, #24]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f022 0204 	bic.w	r2, r2, #4
 8005a86:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	6999      	ldr	r1, [r3, #24]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	691a      	ldr	r2, [r3, #16]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	619a      	str	r2, [r3, #24]
      break;
 8005a9a:	e0a5      	b.n	8005be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	68b9      	ldr	r1, [r7, #8]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 f9da 	bl	8005e5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	699a      	ldr	r2, [r3, #24]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005ab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	699a      	ldr	r2, [r3, #24]
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6999      	ldr	r1, [r3, #24]
 8005ace:	68bb      	ldr	r3, [r7, #8]
 8005ad0:	691b      	ldr	r3, [r3, #16]
 8005ad2:	021a      	lsls	r2, r3, #8
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	430a      	orrs	r2, r1
 8005ada:	619a      	str	r2, [r3, #24]
      break;
 8005adc:	e084      	b.n	8005be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	68b9      	ldr	r1, [r7, #8]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f000 fa43 	bl	8005f70 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	69da      	ldr	r2, [r3, #28]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f042 0208 	orr.w	r2, r2, #8
 8005af8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	69da      	ldr	r2, [r3, #28]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f022 0204 	bic.w	r2, r2, #4
 8005b08:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	69d9      	ldr	r1, [r3, #28]
 8005b10:	68bb      	ldr	r3, [r7, #8]
 8005b12:	691a      	ldr	r2, [r3, #16]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	61da      	str	r2, [r3, #28]
      break;
 8005b1c:	e064      	b.n	8005be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68b9      	ldr	r1, [r7, #8]
 8005b24:	4618      	mov	r0, r3
 8005b26:	f000 faab 	bl	8006080 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69da      	ldr	r2, [r3, #28]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	69da      	ldr	r2, [r3, #28]
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	69d9      	ldr	r1, [r3, #28]
 8005b50:	68bb      	ldr	r3, [r7, #8]
 8005b52:	691b      	ldr	r3, [r3, #16]
 8005b54:	021a      	lsls	r2, r3, #8
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	430a      	orrs	r2, r1
 8005b5c:	61da      	str	r2, [r3, #28]
      break;
 8005b5e:	e043      	b.n	8005be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68b9      	ldr	r1, [r7, #8]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f000 faf4 	bl	8006154 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f042 0208 	orr.w	r2, r2, #8
 8005b7a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 0204 	bic.w	r2, r2, #4
 8005b8a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005b92:	68bb      	ldr	r3, [r7, #8]
 8005b94:	691a      	ldr	r2, [r3, #16]
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	430a      	orrs	r2, r1
 8005b9c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005b9e:	e023      	b.n	8005be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68b9      	ldr	r1, [r7, #8]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f000 fb38 	bl	800621c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005bca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	691b      	ldr	r3, [r3, #16]
 8005bd6:	021a      	lsls	r2, r3, #8
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	430a      	orrs	r2, r1
 8005bde:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005be0:	e002      	b.n	8005be8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	75fb      	strb	r3, [r7, #23]
      break;
 8005be6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	2200      	movs	r2, #0
 8005bec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005bf0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005bf2:	4618      	mov	r0, r3
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}
 8005bfa:	bf00      	nop

08005bfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b085      	sub	sp, #20
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
 8005c04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a43      	ldr	r2, [pc, #268]	@ (8005d1c <TIM_Base_SetConfig+0x120>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d013      	beq.n	8005c3c <TIM_Base_SetConfig+0x40>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c1a:	d00f      	beq.n	8005c3c <TIM_Base_SetConfig+0x40>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a40      	ldr	r2, [pc, #256]	@ (8005d20 <TIM_Base_SetConfig+0x124>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00b      	beq.n	8005c3c <TIM_Base_SetConfig+0x40>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a3f      	ldr	r2, [pc, #252]	@ (8005d24 <TIM_Base_SetConfig+0x128>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d007      	beq.n	8005c3c <TIM_Base_SetConfig+0x40>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a3e      	ldr	r2, [pc, #248]	@ (8005d28 <TIM_Base_SetConfig+0x12c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d003      	beq.n	8005c3c <TIM_Base_SetConfig+0x40>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a3d      	ldr	r2, [pc, #244]	@ (8005d2c <TIM_Base_SetConfig+0x130>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d108      	bne.n	8005c4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005c42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	68fa      	ldr	r2, [r7, #12]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	4a32      	ldr	r2, [pc, #200]	@ (8005d1c <TIM_Base_SetConfig+0x120>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d01f      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c5c:	d01b      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	4a2f      	ldr	r2, [pc, #188]	@ (8005d20 <TIM_Base_SetConfig+0x124>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d017      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	4a2e      	ldr	r2, [pc, #184]	@ (8005d24 <TIM_Base_SetConfig+0x128>)
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d013      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4a2d      	ldr	r2, [pc, #180]	@ (8005d28 <TIM_Base_SetConfig+0x12c>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d00f      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	4a2c      	ldr	r2, [pc, #176]	@ (8005d2c <TIM_Base_SetConfig+0x130>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00b      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	4a2b      	ldr	r2, [pc, #172]	@ (8005d30 <TIM_Base_SetConfig+0x134>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d007      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	4a2a      	ldr	r2, [pc, #168]	@ (8005d34 <TIM_Base_SetConfig+0x138>)
 8005c8a:	4293      	cmp	r3, r2
 8005c8c:	d003      	beq.n	8005c96 <TIM_Base_SetConfig+0x9a>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a29      	ldr	r2, [pc, #164]	@ (8005d38 <TIM_Base_SetConfig+0x13c>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d108      	bne.n	8005ca8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	68fa      	ldr	r2, [r7, #12]
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	695b      	ldr	r3, [r3, #20]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	689a      	ldr	r2, [r3, #8]
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a14      	ldr	r2, [pc, #80]	@ (8005d1c <TIM_Base_SetConfig+0x120>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d00f      	beq.n	8005cee <TIM_Base_SetConfig+0xf2>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a16      	ldr	r2, [pc, #88]	@ (8005d2c <TIM_Base_SetConfig+0x130>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d00b      	beq.n	8005cee <TIM_Base_SetConfig+0xf2>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a15      	ldr	r2, [pc, #84]	@ (8005d30 <TIM_Base_SetConfig+0x134>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d007      	beq.n	8005cee <TIM_Base_SetConfig+0xf2>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a14      	ldr	r2, [pc, #80]	@ (8005d34 <TIM_Base_SetConfig+0x138>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d003      	beq.n	8005cee <TIM_Base_SetConfig+0xf2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a13      	ldr	r2, [pc, #76]	@ (8005d38 <TIM_Base_SetConfig+0x13c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d103      	bne.n	8005cf6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	691a      	ldr	r2, [r3, #16]
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f043 0204 	orr.w	r2, r3, #4
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	601a      	str	r2, [r3, #0]
}
 8005d0e:	bf00      	nop
 8005d10:	3714      	adds	r7, #20
 8005d12:	46bd      	mov	sp, r7
 8005d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d18:	4770      	bx	lr
 8005d1a:	bf00      	nop
 8005d1c:	40010000 	.word	0x40010000
 8005d20:	40000400 	.word	0x40000400
 8005d24:	40000800 	.word	0x40000800
 8005d28:	40000c00 	.word	0x40000c00
 8005d2c:	40010400 	.word	0x40010400
 8005d30:	40014000 	.word	0x40014000
 8005d34:	40014400 	.word	0x40014400
 8005d38:	40014800 	.word	0x40014800

08005d3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b087      	sub	sp, #28
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
 8005d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6a1b      	ldr	r3, [r3, #32]
 8005d4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6a1b      	ldr	r3, [r3, #32]
 8005d50:	f023 0201 	bic.w	r2, r3, #1
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	685b      	ldr	r3, [r3, #4]
 8005d5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	699b      	ldr	r3, [r3, #24]
 8005d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	4b37      	ldr	r3, [pc, #220]	@ (8005e44 <TIM_OC1_SetConfig+0x108>)
 8005d68:	4013      	ands	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f023 0303 	bic.w	r3, r3, #3
 8005d72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	4313      	orrs	r3, r2
 8005d7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	f023 0302 	bic.w	r3, r3, #2
 8005d84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	697a      	ldr	r2, [r7, #20]
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a2d      	ldr	r2, [pc, #180]	@ (8005e48 <TIM_OC1_SetConfig+0x10c>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d00f      	beq.n	8005db8 <TIM_OC1_SetConfig+0x7c>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	4a2c      	ldr	r2, [pc, #176]	@ (8005e4c <TIM_OC1_SetConfig+0x110>)
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d00b      	beq.n	8005db8 <TIM_OC1_SetConfig+0x7c>
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a2b      	ldr	r2, [pc, #172]	@ (8005e50 <TIM_OC1_SetConfig+0x114>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d007      	beq.n	8005db8 <TIM_OC1_SetConfig+0x7c>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	4a2a      	ldr	r2, [pc, #168]	@ (8005e54 <TIM_OC1_SetConfig+0x118>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d003      	beq.n	8005db8 <TIM_OC1_SetConfig+0x7c>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	4a29      	ldr	r2, [pc, #164]	@ (8005e58 <TIM_OC1_SetConfig+0x11c>)
 8005db4:	4293      	cmp	r3, r2
 8005db6:	d10c      	bne.n	8005dd2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	f023 0308 	bic.w	r3, r3, #8
 8005dbe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	68db      	ldr	r3, [r3, #12]
 8005dc4:	697a      	ldr	r2, [r7, #20]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	f023 0304 	bic.w	r3, r3, #4
 8005dd0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a1c      	ldr	r2, [pc, #112]	@ (8005e48 <TIM_OC1_SetConfig+0x10c>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d00f      	beq.n	8005dfa <TIM_OC1_SetConfig+0xbe>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a1b      	ldr	r2, [pc, #108]	@ (8005e4c <TIM_OC1_SetConfig+0x110>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d00b      	beq.n	8005dfa <TIM_OC1_SetConfig+0xbe>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	4a1a      	ldr	r2, [pc, #104]	@ (8005e50 <TIM_OC1_SetConfig+0x114>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d007      	beq.n	8005dfa <TIM_OC1_SetConfig+0xbe>
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a19      	ldr	r2, [pc, #100]	@ (8005e54 <TIM_OC1_SetConfig+0x118>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d003      	beq.n	8005dfa <TIM_OC1_SetConfig+0xbe>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a18      	ldr	r2, [pc, #96]	@ (8005e58 <TIM_OC1_SetConfig+0x11c>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d111      	bne.n	8005e1e <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005e08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	4313      	orrs	r3, r2
 8005e12:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005e14:	683b      	ldr	r3, [r7, #0]
 8005e16:	699b      	ldr	r3, [r3, #24]
 8005e18:	693a      	ldr	r2, [r7, #16]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	693a      	ldr	r2, [r7, #16]
 8005e22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	68fa      	ldr	r2, [r7, #12]
 8005e28:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	685a      	ldr	r2, [r3, #4]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	697a      	ldr	r2, [r7, #20]
 8005e36:	621a      	str	r2, [r3, #32]
}
 8005e38:	bf00      	nop
 8005e3a:	371c      	adds	r7, #28
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr
 8005e44:	fffeff8f 	.word	0xfffeff8f
 8005e48:	40010000 	.word	0x40010000
 8005e4c:	40010400 	.word	0x40010400
 8005e50:	40014000 	.word	0x40014000
 8005e54:	40014400 	.word	0x40014400
 8005e58:	40014800 	.word	0x40014800

08005e5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
 8005e64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6a1b      	ldr	r3, [r3, #32]
 8005e70:	f023 0210 	bic.w	r2, r3, #16
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e84:	68fa      	ldr	r2, [r7, #12]
 8005e86:	4b34      	ldr	r3, [pc, #208]	@ (8005f58 <TIM_OC2_SetConfig+0xfc>)
 8005e88:	4013      	ands	r3, r2
 8005e8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e94:	683b      	ldr	r3, [r7, #0]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	021b      	lsls	r3, r3, #8
 8005e9a:	68fa      	ldr	r2, [r7, #12]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	f023 0320 	bic.w	r3, r3, #32
 8005ea6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	011b      	lsls	r3, r3, #4
 8005eae:	697a      	ldr	r2, [r7, #20]
 8005eb0:	4313      	orrs	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a29      	ldr	r2, [pc, #164]	@ (8005f5c <TIM_OC2_SetConfig+0x100>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d003      	beq.n	8005ec4 <TIM_OC2_SetConfig+0x68>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	4a28      	ldr	r2, [pc, #160]	@ (8005f60 <TIM_OC2_SetConfig+0x104>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d10d      	bne.n	8005ee0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005ec4:	697b      	ldr	r3, [r7, #20]
 8005ec6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005eca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	68db      	ldr	r3, [r3, #12]
 8005ed0:	011b      	lsls	r3, r3, #4
 8005ed2:	697a      	ldr	r2, [r7, #20]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005ed8:	697b      	ldr	r3, [r7, #20]
 8005eda:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ede:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a1e      	ldr	r2, [pc, #120]	@ (8005f5c <TIM_OC2_SetConfig+0x100>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d00f      	beq.n	8005f08 <TIM_OC2_SetConfig+0xac>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	4a1d      	ldr	r2, [pc, #116]	@ (8005f60 <TIM_OC2_SetConfig+0x104>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d00b      	beq.n	8005f08 <TIM_OC2_SetConfig+0xac>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a1c      	ldr	r2, [pc, #112]	@ (8005f64 <TIM_OC2_SetConfig+0x108>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d007      	beq.n	8005f08 <TIM_OC2_SetConfig+0xac>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a1b      	ldr	r2, [pc, #108]	@ (8005f68 <TIM_OC2_SetConfig+0x10c>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d003      	beq.n	8005f08 <TIM_OC2_SetConfig+0xac>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a1a      	ldr	r2, [pc, #104]	@ (8005f6c <TIM_OC2_SetConfig+0x110>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d113      	bne.n	8005f30 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005f08:	693b      	ldr	r3, [r7, #16]
 8005f0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	695b      	ldr	r3, [r3, #20]
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	693a      	ldr	r2, [r7, #16]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	699b      	ldr	r3, [r3, #24]
 8005f28:	009b      	lsls	r3, r3, #2
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	685a      	ldr	r2, [r3, #4]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	697a      	ldr	r2, [r7, #20]
 8005f48:	621a      	str	r2, [r3, #32]
}
 8005f4a:	bf00      	nop
 8005f4c:	371c      	adds	r7, #28
 8005f4e:	46bd      	mov	sp, r7
 8005f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f54:	4770      	bx	lr
 8005f56:	bf00      	nop
 8005f58:	feff8fff 	.word	0xfeff8fff
 8005f5c:	40010000 	.word	0x40010000
 8005f60:	40010400 	.word	0x40010400
 8005f64:	40014000 	.word	0x40014000
 8005f68:	40014400 	.word	0x40014400
 8005f6c:	40014800 	.word	0x40014800

08005f70 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b087      	sub	sp, #28
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
 8005f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a1b      	ldr	r3, [r3, #32]
 8005f7e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	685b      	ldr	r3, [r3, #4]
 8005f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	69db      	ldr	r3, [r3, #28]
 8005f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f98:	68fa      	ldr	r2, [r7, #12]
 8005f9a:	4b33      	ldr	r3, [pc, #204]	@ (8006068 <TIM_OC3_SetConfig+0xf8>)
 8005f9c:	4013      	ands	r3, r2
 8005f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f023 0303 	bic.w	r3, r3, #3
 8005fa6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	68fa      	ldr	r2, [r7, #12]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005fb8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	021b      	lsls	r3, r3, #8
 8005fc0:	697a      	ldr	r2, [r7, #20]
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a28      	ldr	r2, [pc, #160]	@ (800606c <TIM_OC3_SetConfig+0xfc>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d003      	beq.n	8005fd6 <TIM_OC3_SetConfig+0x66>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a27      	ldr	r2, [pc, #156]	@ (8006070 <TIM_OC3_SetConfig+0x100>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d10d      	bne.n	8005ff2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005fd6:	697b      	ldr	r3, [r7, #20]
 8005fd8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005fdc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	021b      	lsls	r3, r3, #8
 8005fe4:	697a      	ldr	r2, [r7, #20]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ff0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	4a1d      	ldr	r2, [pc, #116]	@ (800606c <TIM_OC3_SetConfig+0xfc>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d00f      	beq.n	800601a <TIM_OC3_SetConfig+0xaa>
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	4a1c      	ldr	r2, [pc, #112]	@ (8006070 <TIM_OC3_SetConfig+0x100>)
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d00b      	beq.n	800601a <TIM_OC3_SetConfig+0xaa>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	4a1b      	ldr	r2, [pc, #108]	@ (8006074 <TIM_OC3_SetConfig+0x104>)
 8006006:	4293      	cmp	r3, r2
 8006008:	d007      	beq.n	800601a <TIM_OC3_SetConfig+0xaa>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	4a1a      	ldr	r2, [pc, #104]	@ (8006078 <TIM_OC3_SetConfig+0x108>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d003      	beq.n	800601a <TIM_OC3_SetConfig+0xaa>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	4a19      	ldr	r2, [pc, #100]	@ (800607c <TIM_OC3_SetConfig+0x10c>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d113      	bne.n	8006042 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006020:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006028:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	695b      	ldr	r3, [r3, #20]
 800602e:	011b      	lsls	r3, r3, #4
 8006030:	693a      	ldr	r2, [r7, #16]
 8006032:	4313      	orrs	r3, r2
 8006034:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	699b      	ldr	r3, [r3, #24]
 800603a:	011b      	lsls	r3, r3, #4
 800603c:	693a      	ldr	r2, [r7, #16]
 800603e:	4313      	orrs	r3, r2
 8006040:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	685a      	ldr	r2, [r3, #4]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	697a      	ldr	r2, [r7, #20]
 800605a:	621a      	str	r2, [r3, #32]
}
 800605c:	bf00      	nop
 800605e:	371c      	adds	r7, #28
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr
 8006068:	fffeff8f 	.word	0xfffeff8f
 800606c:	40010000 	.word	0x40010000
 8006070:	40010400 	.word	0x40010400
 8006074:	40014000 	.word	0x40014000
 8006078:	40014400 	.word	0x40014400
 800607c:	40014800 	.word	0x40014800

08006080 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006080:	b480      	push	{r7}
 8006082:	b087      	sub	sp, #28
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6a1b      	ldr	r3, [r3, #32]
 8006094:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	69db      	ldr	r3, [r3, #28]
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	4b24      	ldr	r3, [pc, #144]	@ (800613c <TIM_OC4_SetConfig+0xbc>)
 80060ac:	4013      	ands	r3, r2
 80060ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	021b      	lsls	r3, r3, #8
 80060be:	68fa      	ldr	r2, [r7, #12]
 80060c0:	4313      	orrs	r3, r2
 80060c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80060ca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	689b      	ldr	r3, [r3, #8]
 80060d0:	031b      	lsls	r3, r3, #12
 80060d2:	693a      	ldr	r2, [r7, #16]
 80060d4:	4313      	orrs	r3, r2
 80060d6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	4a19      	ldr	r2, [pc, #100]	@ (8006140 <TIM_OC4_SetConfig+0xc0>)
 80060dc:	4293      	cmp	r3, r2
 80060de:	d00f      	beq.n	8006100 <TIM_OC4_SetConfig+0x80>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a18      	ldr	r2, [pc, #96]	@ (8006144 <TIM_OC4_SetConfig+0xc4>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d00b      	beq.n	8006100 <TIM_OC4_SetConfig+0x80>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a17      	ldr	r2, [pc, #92]	@ (8006148 <TIM_OC4_SetConfig+0xc8>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d007      	beq.n	8006100 <TIM_OC4_SetConfig+0x80>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a16      	ldr	r2, [pc, #88]	@ (800614c <TIM_OC4_SetConfig+0xcc>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d003      	beq.n	8006100 <TIM_OC4_SetConfig+0x80>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a15      	ldr	r2, [pc, #84]	@ (8006150 <TIM_OC4_SetConfig+0xd0>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d109      	bne.n	8006114 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006100:	697b      	ldr	r3, [r7, #20]
 8006102:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006106:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	695b      	ldr	r3, [r3, #20]
 800610c:	019b      	lsls	r3, r3, #6
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	4313      	orrs	r3, r2
 8006112:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	697a      	ldr	r2, [r7, #20]
 8006118:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	685a      	ldr	r2, [r3, #4]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	693a      	ldr	r2, [r7, #16]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	bf00      	nop
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr
 800613a:	bf00      	nop
 800613c:	feff8fff 	.word	0xfeff8fff
 8006140:	40010000 	.word	0x40010000
 8006144:	40010400 	.word	0x40010400
 8006148:	40014000 	.word	0x40014000
 800614c:	40014400 	.word	0x40014400
 8006150:	40014800 	.word	0x40014800

08006154 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006154:	b480      	push	{r7}
 8006156:	b087      	sub	sp, #28
 8006158:	af00      	add	r7, sp, #0
 800615a:	6078      	str	r0, [r7, #4]
 800615c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800617a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	4b21      	ldr	r3, [pc, #132]	@ (8006204 <TIM_OC5_SetConfig+0xb0>)
 8006180:	4013      	ands	r3, r2
 8006182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006184:	683b      	ldr	r3, [r7, #0]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	4313      	orrs	r3, r2
 800618c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800618e:	693b      	ldr	r3, [r7, #16]
 8006190:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006194:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	041b      	lsls	r3, r3, #16
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	4313      	orrs	r3, r2
 80061a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	4a18      	ldr	r2, [pc, #96]	@ (8006208 <TIM_OC5_SetConfig+0xb4>)
 80061a6:	4293      	cmp	r3, r2
 80061a8:	d00f      	beq.n	80061ca <TIM_OC5_SetConfig+0x76>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	4a17      	ldr	r2, [pc, #92]	@ (800620c <TIM_OC5_SetConfig+0xb8>)
 80061ae:	4293      	cmp	r3, r2
 80061b0:	d00b      	beq.n	80061ca <TIM_OC5_SetConfig+0x76>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	4a16      	ldr	r2, [pc, #88]	@ (8006210 <TIM_OC5_SetConfig+0xbc>)
 80061b6:	4293      	cmp	r3, r2
 80061b8:	d007      	beq.n	80061ca <TIM_OC5_SetConfig+0x76>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a15      	ldr	r2, [pc, #84]	@ (8006214 <TIM_OC5_SetConfig+0xc0>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d003      	beq.n	80061ca <TIM_OC5_SetConfig+0x76>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a14      	ldr	r2, [pc, #80]	@ (8006218 <TIM_OC5_SetConfig+0xc4>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d109      	bne.n	80061de <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	695b      	ldr	r3, [r3, #20]
 80061d6:	021b      	lsls	r3, r3, #8
 80061d8:	697a      	ldr	r2, [r7, #20]
 80061da:	4313      	orrs	r3, r2
 80061dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	697a      	ldr	r2, [r7, #20]
 80061e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	68fa      	ldr	r2, [r7, #12]
 80061e8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	685a      	ldr	r2, [r3, #4]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	621a      	str	r2, [r3, #32]
}
 80061f8:	bf00      	nop
 80061fa:	371c      	adds	r7, #28
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	fffeff8f 	.word	0xfffeff8f
 8006208:	40010000 	.word	0x40010000
 800620c:	40010400 	.word	0x40010400
 8006210:	40014000 	.word	0x40014000
 8006214:	40014400 	.word	0x40014400
 8006218:	40014800 	.word	0x40014800

0800621c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6a1b      	ldr	r3, [r3, #32]
 8006230:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	4b22      	ldr	r3, [pc, #136]	@ (80062d0 <TIM_OC6_SetConfig+0xb4>)
 8006248:	4013      	ands	r3, r2
 800624a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	021b      	lsls	r3, r3, #8
 8006252:	68fa      	ldr	r2, [r7, #12]
 8006254:	4313      	orrs	r3, r2
 8006256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800625e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	051b      	lsls	r3, r3, #20
 8006266:	693a      	ldr	r2, [r7, #16]
 8006268:	4313      	orrs	r3, r2
 800626a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a19      	ldr	r2, [pc, #100]	@ (80062d4 <TIM_OC6_SetConfig+0xb8>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d00f      	beq.n	8006294 <TIM_OC6_SetConfig+0x78>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a18      	ldr	r2, [pc, #96]	@ (80062d8 <TIM_OC6_SetConfig+0xbc>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d00b      	beq.n	8006294 <TIM_OC6_SetConfig+0x78>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a17      	ldr	r2, [pc, #92]	@ (80062dc <TIM_OC6_SetConfig+0xc0>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d007      	beq.n	8006294 <TIM_OC6_SetConfig+0x78>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a16      	ldr	r2, [pc, #88]	@ (80062e0 <TIM_OC6_SetConfig+0xc4>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d003      	beq.n	8006294 <TIM_OC6_SetConfig+0x78>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a15      	ldr	r2, [pc, #84]	@ (80062e4 <TIM_OC6_SetConfig+0xc8>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d109      	bne.n	80062a8 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800629a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	695b      	ldr	r3, [r3, #20]
 80062a0:	029b      	lsls	r3, r3, #10
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	621a      	str	r2, [r3, #32]
}
 80062c2:	bf00      	nop
 80062c4:	371c      	adds	r7, #28
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	feff8fff 	.word	0xfeff8fff
 80062d4:	40010000 	.word	0x40010000
 80062d8:	40010400 	.word	0x40010400
 80062dc:	40014000 	.word	0x40014000
 80062e0:	40014400 	.word	0x40014400
 80062e4:	40014800 	.word	0x40014800

080062e8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062e8:	b480      	push	{r7}
 80062ea:	b087      	sub	sp, #28
 80062ec:	af00      	add	r7, sp, #0
 80062ee:	60f8      	str	r0, [r7, #12]
 80062f0:	60b9      	str	r1, [r7, #8]
 80062f2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	f003 031f 	and.w	r3, r3, #31
 80062fa:	2201      	movs	r2, #1
 80062fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006300:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6a1a      	ldr	r2, [r3, #32]
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	43db      	mvns	r3, r3
 800630a:	401a      	ands	r2, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	6a1a      	ldr	r2, [r3, #32]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	f003 031f 	and.w	r3, r3, #31
 800631a:	6879      	ldr	r1, [r7, #4]
 800631c:	fa01 f303 	lsl.w	r3, r1, r3
 8006320:	431a      	orrs	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	621a      	str	r2, [r3, #32]
}
 8006326:	bf00      	nop
 8006328:	371c      	adds	r7, #28
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006332:	b580      	push	{r7, lr}
 8006334:	b082      	sub	sp, #8
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e042      	b.n	80063ca <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800634a:	2b00      	cmp	r3, #0
 800634c:	d106      	bne.n	800635c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f7fb f908 	bl	800156c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2224      	movs	r2, #36	@ 0x24
 8006360:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f022 0201 	bic.w	r2, r2, #1
 8006372:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006378:	2b00      	cmp	r3, #0
 800637a:	d002      	beq.n	8006382 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800637c:	6878      	ldr	r0, [r7, #4]
 800637e:	f000 fee7 	bl	8007150 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f97c 	bl	8006680 <UART_SetConfig>
 8006388:	4603      	mov	r3, r0
 800638a:	2b01      	cmp	r3, #1
 800638c:	d101      	bne.n	8006392 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e01b      	b.n	80063ca <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	685a      	ldr	r2, [r3, #4]
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063a0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	689a      	ldr	r2, [r3, #8]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063b0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681a      	ldr	r2, [r3, #0]
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	f042 0201 	orr.w	r2, r2, #1
 80063c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 ff66 	bl	8007294 <UART_CheckIdleState>
 80063c8:	4603      	mov	r3, r0
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	3708      	adds	r7, #8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}

080063d2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063d2:	b580      	push	{r7, lr}
 80063d4:	b08a      	sub	sp, #40	@ 0x28
 80063d6:	af02      	add	r7, sp, #8
 80063d8:	60f8      	str	r0, [r7, #12]
 80063da:	60b9      	str	r1, [r7, #8]
 80063dc:	603b      	str	r3, [r7, #0]
 80063de:	4613      	mov	r3, r2
 80063e0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e8:	2b20      	cmp	r3, #32
 80063ea:	d17b      	bne.n	80064e4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d002      	beq.n	80063f8 <HAL_UART_Transmit+0x26>
 80063f2:	88fb      	ldrh	r3, [r7, #6]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e074      	b.n	80064e6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2221      	movs	r2, #33	@ 0x21
 8006408:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800640c:	f7fb fb10 	bl	8001a30 <HAL_GetTick>
 8006410:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	88fa      	ldrh	r2, [r7, #6]
 8006416:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	88fa      	ldrh	r2, [r7, #6]
 800641e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	689b      	ldr	r3, [r3, #8]
 8006426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800642a:	d108      	bne.n	800643e <HAL_UART_Transmit+0x6c>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	691b      	ldr	r3, [r3, #16]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d104      	bne.n	800643e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006434:	2300      	movs	r3, #0
 8006436:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006438:	68bb      	ldr	r3, [r7, #8]
 800643a:	61bb      	str	r3, [r7, #24]
 800643c:	e003      	b.n	8006446 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006442:	2300      	movs	r3, #0
 8006444:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006446:	e030      	b.n	80064aa <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	9300      	str	r3, [sp, #0]
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	2200      	movs	r2, #0
 8006450:	2180      	movs	r1, #128	@ 0x80
 8006452:	68f8      	ldr	r0, [r7, #12]
 8006454:	f000 ffc8 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 8006458:	4603      	mov	r3, r0
 800645a:	2b00      	cmp	r3, #0
 800645c:	d005      	beq.n	800646a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2220      	movs	r2, #32
 8006462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8006466:	2303      	movs	r3, #3
 8006468:	e03d      	b.n	80064e6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800646a:	69fb      	ldr	r3, [r7, #28]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d10b      	bne.n	8006488 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	881b      	ldrh	r3, [r3, #0]
 8006474:	461a      	mov	r2, r3
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800647e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006480:	69bb      	ldr	r3, [r7, #24]
 8006482:	3302      	adds	r3, #2
 8006484:	61bb      	str	r3, [r7, #24]
 8006486:	e007      	b.n	8006498 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006488:	69fb      	ldr	r3, [r7, #28]
 800648a:	781a      	ldrb	r2, [r3, #0]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	3301      	adds	r3, #1
 8006496:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800649e:	b29b      	uxth	r3, r3
 80064a0:	3b01      	subs	r3, #1
 80064a2:	b29a      	uxth	r2, r3
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d1c8      	bne.n	8006448 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	9300      	str	r3, [sp, #0]
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	2200      	movs	r2, #0
 80064be:	2140      	movs	r1, #64	@ 0x40
 80064c0:	68f8      	ldr	r0, [r7, #12]
 80064c2:	f000 ff91 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 80064c6:	4603      	mov	r3, r0
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d005      	beq.n	80064d8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2220      	movs	r2, #32
 80064d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80064d4:	2303      	movs	r3, #3
 80064d6:	e006      	b.n	80064e6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2220      	movs	r2, #32
 80064dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80064e0:	2300      	movs	r3, #0
 80064e2:	e000      	b.n	80064e6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80064e4:	2302      	movs	r3, #2
  }
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3720      	adds	r7, #32
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064ee:	b580      	push	{r7, lr}
 80064f0:	b08a      	sub	sp, #40	@ 0x28
 80064f2:	af02      	add	r7, sp, #8
 80064f4:	60f8      	str	r0, [r7, #12]
 80064f6:	60b9      	str	r1, [r7, #8]
 80064f8:	603b      	str	r3, [r7, #0]
 80064fa:	4613      	mov	r3, r2
 80064fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006504:	2b20      	cmp	r3, #32
 8006506:	f040 80b5 	bne.w	8006674 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d002      	beq.n	8006516 <HAL_UART_Receive+0x28>
 8006510:	88fb      	ldrh	r3, [r7, #6]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8006516:	2301      	movs	r3, #1
 8006518:	e0ad      	b.n	8006676 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	2200      	movs	r2, #0
 800651e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	2222      	movs	r2, #34	@ 0x22
 8006526:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006530:	f7fb fa7e 	bl	8001a30 <HAL_GetTick>
 8006534:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	88fa      	ldrh	r2, [r7, #6]
 800653a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	88fa      	ldrh	r2, [r7, #6]
 8006542:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800654e:	d10e      	bne.n	800656e <HAL_UART_Receive+0x80>
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	691b      	ldr	r3, [r3, #16]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d105      	bne.n	8006564 <HAL_UART_Receive+0x76>
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800655e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006562:	e02d      	b.n	80065c0 <HAL_UART_Receive+0xd2>
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	22ff      	movs	r2, #255	@ 0xff
 8006568:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800656c:	e028      	b.n	80065c0 <HAL_UART_Receive+0xd2>
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	689b      	ldr	r3, [r3, #8]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d10d      	bne.n	8006592 <HAL_UART_Receive+0xa4>
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d104      	bne.n	8006588 <HAL_UART_Receive+0x9a>
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	22ff      	movs	r2, #255	@ 0xff
 8006582:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006586:	e01b      	b.n	80065c0 <HAL_UART_Receive+0xd2>
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	227f      	movs	r2, #127	@ 0x7f
 800658c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006590:	e016      	b.n	80065c0 <HAL_UART_Receive+0xd2>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800659a:	d10d      	bne.n	80065b8 <HAL_UART_Receive+0xca>
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	691b      	ldr	r3, [r3, #16]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d104      	bne.n	80065ae <HAL_UART_Receive+0xc0>
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	227f      	movs	r2, #127	@ 0x7f
 80065a8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80065ac:	e008      	b.n	80065c0 <HAL_UART_Receive+0xd2>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	223f      	movs	r2, #63	@ 0x3f
 80065b2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80065b6:	e003      	b.n	80065c0 <HAL_UART_Receive+0xd2>
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2200      	movs	r2, #0
 80065bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80065c6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	689b      	ldr	r3, [r3, #8]
 80065cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80065d0:	d108      	bne.n	80065e4 <HAL_UART_Receive+0xf6>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	691b      	ldr	r3, [r3, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d104      	bne.n	80065e4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80065da:	2300      	movs	r3, #0
 80065dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	61bb      	str	r3, [r7, #24]
 80065e2:	e003      	b.n	80065ec <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065e8:	2300      	movs	r3, #0
 80065ea:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80065ec:	e036      	b.n	800665c <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	9300      	str	r3, [sp, #0]
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	2200      	movs	r2, #0
 80065f6:	2120      	movs	r1, #32
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	f000 fef5 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 80065fe:	4603      	mov	r3, r0
 8006600:	2b00      	cmp	r3, #0
 8006602:	d005      	beq.n	8006610 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2220      	movs	r2, #32
 8006608:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800660c:	2303      	movs	r3, #3
 800660e:	e032      	b.n	8006676 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8006610:	69fb      	ldr	r3, [r7, #28]
 8006612:	2b00      	cmp	r3, #0
 8006614:	d10c      	bne.n	8006630 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800661c:	b29a      	uxth	r2, r3
 800661e:	8a7b      	ldrh	r3, [r7, #18]
 8006620:	4013      	ands	r3, r2
 8006622:	b29a      	uxth	r2, r3
 8006624:	69bb      	ldr	r3, [r7, #24]
 8006626:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8006628:	69bb      	ldr	r3, [r7, #24]
 800662a:	3302      	adds	r3, #2
 800662c:	61bb      	str	r3, [r7, #24]
 800662e:	e00c      	b.n	800664a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006636:	b2da      	uxtb	r2, r3
 8006638:	8a7b      	ldrh	r3, [r7, #18]
 800663a:	b2db      	uxtb	r3, r3
 800663c:	4013      	ands	r3, r2
 800663e:	b2da      	uxtb	r2, r3
 8006640:	69fb      	ldr	r3, [r7, #28]
 8006642:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	3301      	adds	r3, #1
 8006648:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006650:	b29b      	uxth	r3, r3
 8006652:	3b01      	subs	r3, #1
 8006654:	b29a      	uxth	r2, r3
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006662:	b29b      	uxth	r3, r3
 8006664:	2b00      	cmp	r3, #0
 8006666:	d1c2      	bne.n	80065ee <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2220      	movs	r2, #32
 800666c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8006670:	2300      	movs	r3, #0
 8006672:	e000      	b.n	8006676 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006674:	2302      	movs	r3, #2
  }
}
 8006676:	4618      	mov	r0, r3
 8006678:	3720      	adds	r7, #32
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
	...

08006680 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006684:	b092      	sub	sp, #72	@ 0x48
 8006686:	af00      	add	r7, sp, #0
 8006688:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800668a:	2300      	movs	r3, #0
 800668c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	689a      	ldr	r2, [r3, #8]
 8006694:	697b      	ldr	r3, [r7, #20]
 8006696:	691b      	ldr	r3, [r3, #16]
 8006698:	431a      	orrs	r2, r3
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	695b      	ldr	r3, [r3, #20]
 800669e:	431a      	orrs	r2, r3
 80066a0:	697b      	ldr	r3, [r7, #20]
 80066a2:	69db      	ldr	r3, [r3, #28]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80066a8:	697b      	ldr	r3, [r7, #20]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	4bbe      	ldr	r3, [pc, #760]	@ (80069a8 <UART_SetConfig+0x328>)
 80066b0:	4013      	ands	r3, r2
 80066b2:	697a      	ldr	r2, [r7, #20]
 80066b4:	6812      	ldr	r2, [r2, #0]
 80066b6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80066b8:	430b      	orrs	r3, r1
 80066ba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	68da      	ldr	r2, [r3, #12]
 80066ca:	697b      	ldr	r3, [r7, #20]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	430a      	orrs	r2, r1
 80066d0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4ab3      	ldr	r2, [pc, #716]	@ (80069ac <UART_SetConfig+0x32c>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d004      	beq.n	80066ec <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80066e2:	697b      	ldr	r3, [r7, #20]
 80066e4:	6a1b      	ldr	r3, [r3, #32]
 80066e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066e8:	4313      	orrs	r3, r2
 80066ea:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80066ec:	697b      	ldr	r3, [r7, #20]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689a      	ldr	r2, [r3, #8]
 80066f2:	4baf      	ldr	r3, [pc, #700]	@ (80069b0 <UART_SetConfig+0x330>)
 80066f4:	4013      	ands	r3, r2
 80066f6:	697a      	ldr	r2, [r7, #20]
 80066f8:	6812      	ldr	r2, [r2, #0]
 80066fa:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80066fc:	430b      	orrs	r3, r1
 80066fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006706:	f023 010f 	bic.w	r1, r3, #15
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800670e:	697b      	ldr	r3, [r7, #20]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	430a      	orrs	r2, r1
 8006714:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4aa6      	ldr	r2, [pc, #664]	@ (80069b4 <UART_SetConfig+0x334>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d177      	bne.n	8006810 <UART_SetConfig+0x190>
 8006720:	4ba5      	ldr	r3, [pc, #660]	@ (80069b8 <UART_SetConfig+0x338>)
 8006722:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006724:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006728:	2b28      	cmp	r3, #40	@ 0x28
 800672a:	d86d      	bhi.n	8006808 <UART_SetConfig+0x188>
 800672c:	a201      	add	r2, pc, #4	@ (adr r2, 8006734 <UART_SetConfig+0xb4>)
 800672e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006732:	bf00      	nop
 8006734:	080067d9 	.word	0x080067d9
 8006738:	08006809 	.word	0x08006809
 800673c:	08006809 	.word	0x08006809
 8006740:	08006809 	.word	0x08006809
 8006744:	08006809 	.word	0x08006809
 8006748:	08006809 	.word	0x08006809
 800674c:	08006809 	.word	0x08006809
 8006750:	08006809 	.word	0x08006809
 8006754:	080067e1 	.word	0x080067e1
 8006758:	08006809 	.word	0x08006809
 800675c:	08006809 	.word	0x08006809
 8006760:	08006809 	.word	0x08006809
 8006764:	08006809 	.word	0x08006809
 8006768:	08006809 	.word	0x08006809
 800676c:	08006809 	.word	0x08006809
 8006770:	08006809 	.word	0x08006809
 8006774:	080067e9 	.word	0x080067e9
 8006778:	08006809 	.word	0x08006809
 800677c:	08006809 	.word	0x08006809
 8006780:	08006809 	.word	0x08006809
 8006784:	08006809 	.word	0x08006809
 8006788:	08006809 	.word	0x08006809
 800678c:	08006809 	.word	0x08006809
 8006790:	08006809 	.word	0x08006809
 8006794:	080067f1 	.word	0x080067f1
 8006798:	08006809 	.word	0x08006809
 800679c:	08006809 	.word	0x08006809
 80067a0:	08006809 	.word	0x08006809
 80067a4:	08006809 	.word	0x08006809
 80067a8:	08006809 	.word	0x08006809
 80067ac:	08006809 	.word	0x08006809
 80067b0:	08006809 	.word	0x08006809
 80067b4:	080067f9 	.word	0x080067f9
 80067b8:	08006809 	.word	0x08006809
 80067bc:	08006809 	.word	0x08006809
 80067c0:	08006809 	.word	0x08006809
 80067c4:	08006809 	.word	0x08006809
 80067c8:	08006809 	.word	0x08006809
 80067cc:	08006809 	.word	0x08006809
 80067d0:	08006809 	.word	0x08006809
 80067d4:	08006801 	.word	0x08006801
 80067d8:	2301      	movs	r3, #1
 80067da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067de:	e222      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80067e0:	2304      	movs	r3, #4
 80067e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067e6:	e21e      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80067e8:	2308      	movs	r3, #8
 80067ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067ee:	e21a      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80067f0:	2310      	movs	r3, #16
 80067f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067f6:	e216      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80067f8:	2320      	movs	r3, #32
 80067fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80067fe:	e212      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006800:	2340      	movs	r3, #64	@ 0x40
 8006802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006806:	e20e      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006808:	2380      	movs	r3, #128	@ 0x80
 800680a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800680e:	e20a      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	4a69      	ldr	r2, [pc, #420]	@ (80069bc <UART_SetConfig+0x33c>)
 8006816:	4293      	cmp	r3, r2
 8006818:	d130      	bne.n	800687c <UART_SetConfig+0x1fc>
 800681a:	4b67      	ldr	r3, [pc, #412]	@ (80069b8 <UART_SetConfig+0x338>)
 800681c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800681e:	f003 0307 	and.w	r3, r3, #7
 8006822:	2b05      	cmp	r3, #5
 8006824:	d826      	bhi.n	8006874 <UART_SetConfig+0x1f4>
 8006826:	a201      	add	r2, pc, #4	@ (adr r2, 800682c <UART_SetConfig+0x1ac>)
 8006828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800682c:	08006845 	.word	0x08006845
 8006830:	0800684d 	.word	0x0800684d
 8006834:	08006855 	.word	0x08006855
 8006838:	0800685d 	.word	0x0800685d
 800683c:	08006865 	.word	0x08006865
 8006840:	0800686d 	.word	0x0800686d
 8006844:	2300      	movs	r3, #0
 8006846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800684a:	e1ec      	b.n	8006c26 <UART_SetConfig+0x5a6>
 800684c:	2304      	movs	r3, #4
 800684e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006852:	e1e8      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006854:	2308      	movs	r3, #8
 8006856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800685a:	e1e4      	b.n	8006c26 <UART_SetConfig+0x5a6>
 800685c:	2310      	movs	r3, #16
 800685e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006862:	e1e0      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006864:	2320      	movs	r3, #32
 8006866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800686a:	e1dc      	b.n	8006c26 <UART_SetConfig+0x5a6>
 800686c:	2340      	movs	r3, #64	@ 0x40
 800686e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006872:	e1d8      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006874:	2380      	movs	r3, #128	@ 0x80
 8006876:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800687a:	e1d4      	b.n	8006c26 <UART_SetConfig+0x5a6>
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a4f      	ldr	r2, [pc, #316]	@ (80069c0 <UART_SetConfig+0x340>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d130      	bne.n	80068e8 <UART_SetConfig+0x268>
 8006886:	4b4c      	ldr	r3, [pc, #304]	@ (80069b8 <UART_SetConfig+0x338>)
 8006888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800688a:	f003 0307 	and.w	r3, r3, #7
 800688e:	2b05      	cmp	r3, #5
 8006890:	d826      	bhi.n	80068e0 <UART_SetConfig+0x260>
 8006892:	a201      	add	r2, pc, #4	@ (adr r2, 8006898 <UART_SetConfig+0x218>)
 8006894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006898:	080068b1 	.word	0x080068b1
 800689c:	080068b9 	.word	0x080068b9
 80068a0:	080068c1 	.word	0x080068c1
 80068a4:	080068c9 	.word	0x080068c9
 80068a8:	080068d1 	.word	0x080068d1
 80068ac:	080068d9 	.word	0x080068d9
 80068b0:	2300      	movs	r3, #0
 80068b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068b6:	e1b6      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80068b8:	2304      	movs	r3, #4
 80068ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068be:	e1b2      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80068c0:	2308      	movs	r3, #8
 80068c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068c6:	e1ae      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80068c8:	2310      	movs	r3, #16
 80068ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068ce:	e1aa      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80068d0:	2320      	movs	r3, #32
 80068d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068d6:	e1a6      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80068d8:	2340      	movs	r3, #64	@ 0x40
 80068da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068de:	e1a2      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80068e0:	2380      	movs	r3, #128	@ 0x80
 80068e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80068e6:	e19e      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	4a35      	ldr	r2, [pc, #212]	@ (80069c4 <UART_SetConfig+0x344>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d130      	bne.n	8006954 <UART_SetConfig+0x2d4>
 80068f2:	4b31      	ldr	r3, [pc, #196]	@ (80069b8 <UART_SetConfig+0x338>)
 80068f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80068f6:	f003 0307 	and.w	r3, r3, #7
 80068fa:	2b05      	cmp	r3, #5
 80068fc:	d826      	bhi.n	800694c <UART_SetConfig+0x2cc>
 80068fe:	a201      	add	r2, pc, #4	@ (adr r2, 8006904 <UART_SetConfig+0x284>)
 8006900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006904:	0800691d 	.word	0x0800691d
 8006908:	08006925 	.word	0x08006925
 800690c:	0800692d 	.word	0x0800692d
 8006910:	08006935 	.word	0x08006935
 8006914:	0800693d 	.word	0x0800693d
 8006918:	08006945 	.word	0x08006945
 800691c:	2300      	movs	r3, #0
 800691e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006922:	e180      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006924:	2304      	movs	r3, #4
 8006926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800692a:	e17c      	b.n	8006c26 <UART_SetConfig+0x5a6>
 800692c:	2308      	movs	r3, #8
 800692e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006932:	e178      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006934:	2310      	movs	r3, #16
 8006936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800693a:	e174      	b.n	8006c26 <UART_SetConfig+0x5a6>
 800693c:	2320      	movs	r3, #32
 800693e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006942:	e170      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006944:	2340      	movs	r3, #64	@ 0x40
 8006946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800694a:	e16c      	b.n	8006c26 <UART_SetConfig+0x5a6>
 800694c:	2380      	movs	r3, #128	@ 0x80
 800694e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006952:	e168      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a1b      	ldr	r2, [pc, #108]	@ (80069c8 <UART_SetConfig+0x348>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d142      	bne.n	80069e4 <UART_SetConfig+0x364>
 800695e:	4b16      	ldr	r3, [pc, #88]	@ (80069b8 <UART_SetConfig+0x338>)
 8006960:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006962:	f003 0307 	and.w	r3, r3, #7
 8006966:	2b05      	cmp	r3, #5
 8006968:	d838      	bhi.n	80069dc <UART_SetConfig+0x35c>
 800696a:	a201      	add	r2, pc, #4	@ (adr r2, 8006970 <UART_SetConfig+0x2f0>)
 800696c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006970:	08006989 	.word	0x08006989
 8006974:	08006991 	.word	0x08006991
 8006978:	08006999 	.word	0x08006999
 800697c:	080069a1 	.word	0x080069a1
 8006980:	080069cd 	.word	0x080069cd
 8006984:	080069d5 	.word	0x080069d5
 8006988:	2300      	movs	r3, #0
 800698a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800698e:	e14a      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006990:	2304      	movs	r3, #4
 8006992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006996:	e146      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006998:	2308      	movs	r3, #8
 800699a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800699e:	e142      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80069a0:	2310      	movs	r3, #16
 80069a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069a6:	e13e      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80069a8:	cfff69f3 	.word	0xcfff69f3
 80069ac:	58000c00 	.word	0x58000c00
 80069b0:	11fff4ff 	.word	0x11fff4ff
 80069b4:	40011000 	.word	0x40011000
 80069b8:	58024400 	.word	0x58024400
 80069bc:	40004400 	.word	0x40004400
 80069c0:	40004800 	.word	0x40004800
 80069c4:	40004c00 	.word	0x40004c00
 80069c8:	40005000 	.word	0x40005000
 80069cc:	2320      	movs	r3, #32
 80069ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069d2:	e128      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80069d4:	2340      	movs	r3, #64	@ 0x40
 80069d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069da:	e124      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80069dc:	2380      	movs	r3, #128	@ 0x80
 80069de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80069e2:	e120      	b.n	8006c26 <UART_SetConfig+0x5a6>
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	4acb      	ldr	r2, [pc, #812]	@ (8006d18 <UART_SetConfig+0x698>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d176      	bne.n	8006adc <UART_SetConfig+0x45c>
 80069ee:	4bcb      	ldr	r3, [pc, #812]	@ (8006d1c <UART_SetConfig+0x69c>)
 80069f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069f2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80069f6:	2b28      	cmp	r3, #40	@ 0x28
 80069f8:	d86c      	bhi.n	8006ad4 <UART_SetConfig+0x454>
 80069fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006a00 <UART_SetConfig+0x380>)
 80069fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a00:	08006aa5 	.word	0x08006aa5
 8006a04:	08006ad5 	.word	0x08006ad5
 8006a08:	08006ad5 	.word	0x08006ad5
 8006a0c:	08006ad5 	.word	0x08006ad5
 8006a10:	08006ad5 	.word	0x08006ad5
 8006a14:	08006ad5 	.word	0x08006ad5
 8006a18:	08006ad5 	.word	0x08006ad5
 8006a1c:	08006ad5 	.word	0x08006ad5
 8006a20:	08006aad 	.word	0x08006aad
 8006a24:	08006ad5 	.word	0x08006ad5
 8006a28:	08006ad5 	.word	0x08006ad5
 8006a2c:	08006ad5 	.word	0x08006ad5
 8006a30:	08006ad5 	.word	0x08006ad5
 8006a34:	08006ad5 	.word	0x08006ad5
 8006a38:	08006ad5 	.word	0x08006ad5
 8006a3c:	08006ad5 	.word	0x08006ad5
 8006a40:	08006ab5 	.word	0x08006ab5
 8006a44:	08006ad5 	.word	0x08006ad5
 8006a48:	08006ad5 	.word	0x08006ad5
 8006a4c:	08006ad5 	.word	0x08006ad5
 8006a50:	08006ad5 	.word	0x08006ad5
 8006a54:	08006ad5 	.word	0x08006ad5
 8006a58:	08006ad5 	.word	0x08006ad5
 8006a5c:	08006ad5 	.word	0x08006ad5
 8006a60:	08006abd 	.word	0x08006abd
 8006a64:	08006ad5 	.word	0x08006ad5
 8006a68:	08006ad5 	.word	0x08006ad5
 8006a6c:	08006ad5 	.word	0x08006ad5
 8006a70:	08006ad5 	.word	0x08006ad5
 8006a74:	08006ad5 	.word	0x08006ad5
 8006a78:	08006ad5 	.word	0x08006ad5
 8006a7c:	08006ad5 	.word	0x08006ad5
 8006a80:	08006ac5 	.word	0x08006ac5
 8006a84:	08006ad5 	.word	0x08006ad5
 8006a88:	08006ad5 	.word	0x08006ad5
 8006a8c:	08006ad5 	.word	0x08006ad5
 8006a90:	08006ad5 	.word	0x08006ad5
 8006a94:	08006ad5 	.word	0x08006ad5
 8006a98:	08006ad5 	.word	0x08006ad5
 8006a9c:	08006ad5 	.word	0x08006ad5
 8006aa0:	08006acd 	.word	0x08006acd
 8006aa4:	2301      	movs	r3, #1
 8006aa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aaa:	e0bc      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006aac:	2304      	movs	r3, #4
 8006aae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ab2:	e0b8      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006ab4:	2308      	movs	r3, #8
 8006ab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aba:	e0b4      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006abc:	2310      	movs	r3, #16
 8006abe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ac2:	e0b0      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006ac4:	2320      	movs	r3, #32
 8006ac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006aca:	e0ac      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006acc:	2340      	movs	r3, #64	@ 0x40
 8006ace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ad2:	e0a8      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006ad4:	2380      	movs	r3, #128	@ 0x80
 8006ad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ada:	e0a4      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a8f      	ldr	r2, [pc, #572]	@ (8006d20 <UART_SetConfig+0x6a0>)
 8006ae2:	4293      	cmp	r3, r2
 8006ae4:	d130      	bne.n	8006b48 <UART_SetConfig+0x4c8>
 8006ae6:	4b8d      	ldr	r3, [pc, #564]	@ (8006d1c <UART_SetConfig+0x69c>)
 8006ae8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aea:	f003 0307 	and.w	r3, r3, #7
 8006aee:	2b05      	cmp	r3, #5
 8006af0:	d826      	bhi.n	8006b40 <UART_SetConfig+0x4c0>
 8006af2:	a201      	add	r2, pc, #4	@ (adr r2, 8006af8 <UART_SetConfig+0x478>)
 8006af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af8:	08006b11 	.word	0x08006b11
 8006afc:	08006b19 	.word	0x08006b19
 8006b00:	08006b21 	.word	0x08006b21
 8006b04:	08006b29 	.word	0x08006b29
 8006b08:	08006b31 	.word	0x08006b31
 8006b0c:	08006b39 	.word	0x08006b39
 8006b10:	2300      	movs	r3, #0
 8006b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b16:	e086      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b18:	2304      	movs	r3, #4
 8006b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b1e:	e082      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b20:	2308      	movs	r3, #8
 8006b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b26:	e07e      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b28:	2310      	movs	r3, #16
 8006b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b2e:	e07a      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b30:	2320      	movs	r3, #32
 8006b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b36:	e076      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b38:	2340      	movs	r3, #64	@ 0x40
 8006b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b3e:	e072      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b40:	2380      	movs	r3, #128	@ 0x80
 8006b42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b46:	e06e      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a75      	ldr	r2, [pc, #468]	@ (8006d24 <UART_SetConfig+0x6a4>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d130      	bne.n	8006bb4 <UART_SetConfig+0x534>
 8006b52:	4b72      	ldr	r3, [pc, #456]	@ (8006d1c <UART_SetConfig+0x69c>)
 8006b54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b56:	f003 0307 	and.w	r3, r3, #7
 8006b5a:	2b05      	cmp	r3, #5
 8006b5c:	d826      	bhi.n	8006bac <UART_SetConfig+0x52c>
 8006b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006b64 <UART_SetConfig+0x4e4>)
 8006b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b64:	08006b7d 	.word	0x08006b7d
 8006b68:	08006b85 	.word	0x08006b85
 8006b6c:	08006b8d 	.word	0x08006b8d
 8006b70:	08006b95 	.word	0x08006b95
 8006b74:	08006b9d 	.word	0x08006b9d
 8006b78:	08006ba5 	.word	0x08006ba5
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b82:	e050      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b84:	2304      	movs	r3, #4
 8006b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b8a:	e04c      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b8c:	2308      	movs	r3, #8
 8006b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b92:	e048      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b94:	2310      	movs	r3, #16
 8006b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006b9a:	e044      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006b9c:	2320      	movs	r3, #32
 8006b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006ba2:	e040      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006ba4:	2340      	movs	r3, #64	@ 0x40
 8006ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006baa:	e03c      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006bac:	2380      	movs	r3, #128	@ 0x80
 8006bae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bb2:	e038      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a5b      	ldr	r2, [pc, #364]	@ (8006d28 <UART_SetConfig+0x6a8>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d130      	bne.n	8006c20 <UART_SetConfig+0x5a0>
 8006bbe:	4b57      	ldr	r3, [pc, #348]	@ (8006d1c <UART_SetConfig+0x69c>)
 8006bc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bc2:	f003 0307 	and.w	r3, r3, #7
 8006bc6:	2b05      	cmp	r3, #5
 8006bc8:	d826      	bhi.n	8006c18 <UART_SetConfig+0x598>
 8006bca:	a201      	add	r2, pc, #4	@ (adr r2, 8006bd0 <UART_SetConfig+0x550>)
 8006bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bd0:	08006be9 	.word	0x08006be9
 8006bd4:	08006bf1 	.word	0x08006bf1
 8006bd8:	08006bf9 	.word	0x08006bf9
 8006bdc:	08006c01 	.word	0x08006c01
 8006be0:	08006c09 	.word	0x08006c09
 8006be4:	08006c11 	.word	0x08006c11
 8006be8:	2302      	movs	r3, #2
 8006bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bee:	e01a      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006bf0:	2304      	movs	r3, #4
 8006bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bf6:	e016      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006bf8:	2308      	movs	r3, #8
 8006bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006bfe:	e012      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006c00:	2310      	movs	r3, #16
 8006c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c06:	e00e      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006c08:	2320      	movs	r3, #32
 8006c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c0e:	e00a      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006c10:	2340      	movs	r3, #64	@ 0x40
 8006c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c16:	e006      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006c18:	2380      	movs	r3, #128	@ 0x80
 8006c1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8006c1e:	e002      	b.n	8006c26 <UART_SetConfig+0x5a6>
 8006c20:	2380      	movs	r3, #128	@ 0x80
 8006c22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a3f      	ldr	r2, [pc, #252]	@ (8006d28 <UART_SetConfig+0x6a8>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	f040 80f8 	bne.w	8006e22 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c32:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006c36:	2b20      	cmp	r3, #32
 8006c38:	dc46      	bgt.n	8006cc8 <UART_SetConfig+0x648>
 8006c3a:	2b02      	cmp	r3, #2
 8006c3c:	f2c0 8082 	blt.w	8006d44 <UART_SetConfig+0x6c4>
 8006c40:	3b02      	subs	r3, #2
 8006c42:	2b1e      	cmp	r3, #30
 8006c44:	d87e      	bhi.n	8006d44 <UART_SetConfig+0x6c4>
 8006c46:	a201      	add	r2, pc, #4	@ (adr r2, 8006c4c <UART_SetConfig+0x5cc>)
 8006c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c4c:	08006ccf 	.word	0x08006ccf
 8006c50:	08006d45 	.word	0x08006d45
 8006c54:	08006cd7 	.word	0x08006cd7
 8006c58:	08006d45 	.word	0x08006d45
 8006c5c:	08006d45 	.word	0x08006d45
 8006c60:	08006d45 	.word	0x08006d45
 8006c64:	08006ce7 	.word	0x08006ce7
 8006c68:	08006d45 	.word	0x08006d45
 8006c6c:	08006d45 	.word	0x08006d45
 8006c70:	08006d45 	.word	0x08006d45
 8006c74:	08006d45 	.word	0x08006d45
 8006c78:	08006d45 	.word	0x08006d45
 8006c7c:	08006d45 	.word	0x08006d45
 8006c80:	08006d45 	.word	0x08006d45
 8006c84:	08006cf7 	.word	0x08006cf7
 8006c88:	08006d45 	.word	0x08006d45
 8006c8c:	08006d45 	.word	0x08006d45
 8006c90:	08006d45 	.word	0x08006d45
 8006c94:	08006d45 	.word	0x08006d45
 8006c98:	08006d45 	.word	0x08006d45
 8006c9c:	08006d45 	.word	0x08006d45
 8006ca0:	08006d45 	.word	0x08006d45
 8006ca4:	08006d45 	.word	0x08006d45
 8006ca8:	08006d45 	.word	0x08006d45
 8006cac:	08006d45 	.word	0x08006d45
 8006cb0:	08006d45 	.word	0x08006d45
 8006cb4:	08006d45 	.word	0x08006d45
 8006cb8:	08006d45 	.word	0x08006d45
 8006cbc:	08006d45 	.word	0x08006d45
 8006cc0:	08006d45 	.word	0x08006d45
 8006cc4:	08006d37 	.word	0x08006d37
 8006cc8:	2b40      	cmp	r3, #64	@ 0x40
 8006cca:	d037      	beq.n	8006d3c <UART_SetConfig+0x6bc>
 8006ccc:	e03a      	b.n	8006d44 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8006cce:	f7fe f899 	bl	8004e04 <HAL_RCCEx_GetD3PCLK1Freq>
 8006cd2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006cd4:	e03c      	b.n	8006d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006cd6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fe f8a8 	bl	8004e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006ce4:	e034      	b.n	8006d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006ce6:	f107 0318 	add.w	r3, r7, #24
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7fe f9f4 	bl	80050d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006cf0:	69fb      	ldr	r3, [r7, #28]
 8006cf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006cf4:	e02c      	b.n	8006d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006cf6:	4b09      	ldr	r3, [pc, #36]	@ (8006d1c <UART_SetConfig+0x69c>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0320 	and.w	r3, r3, #32
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d016      	beq.n	8006d30 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006d02:	4b06      	ldr	r3, [pc, #24]	@ (8006d1c <UART_SetConfig+0x69c>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	08db      	lsrs	r3, r3, #3
 8006d08:	f003 0303 	and.w	r3, r3, #3
 8006d0c:	4a07      	ldr	r2, [pc, #28]	@ (8006d2c <UART_SetConfig+0x6ac>)
 8006d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8006d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006d14:	e01c      	b.n	8006d50 <UART_SetConfig+0x6d0>
 8006d16:	bf00      	nop
 8006d18:	40011400 	.word	0x40011400
 8006d1c:	58024400 	.word	0x58024400
 8006d20:	40007800 	.word	0x40007800
 8006d24:	40007c00 	.word	0x40007c00
 8006d28:	58000c00 	.word	0x58000c00
 8006d2c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006d30:	4b9d      	ldr	r3, [pc, #628]	@ (8006fa8 <UART_SetConfig+0x928>)
 8006d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d34:	e00c      	b.n	8006d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006d36:	4b9d      	ldr	r3, [pc, #628]	@ (8006fac <UART_SetConfig+0x92c>)
 8006d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d3a:	e009      	b.n	8006d50 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006d42:	e005      	b.n	8006d50 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006d4e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006d50:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 81de 	beq.w	8007114 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d5c:	4a94      	ldr	r2, [pc, #592]	@ (8006fb0 <UART_SetConfig+0x930>)
 8006d5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006d62:	461a      	mov	r2, r3
 8006d64:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d66:	fbb3 f3f2 	udiv	r3, r3, r2
 8006d6a:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	4613      	mov	r3, r2
 8006d72:	005b      	lsls	r3, r3, #1
 8006d74:	4413      	add	r3, r2
 8006d76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d78:	429a      	cmp	r2, r3
 8006d7a:	d305      	bcc.n	8006d88 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006d82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d84:	429a      	cmp	r2, r3
 8006d86:	d903      	bls.n	8006d90 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8006d88:	2301      	movs	r3, #1
 8006d8a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006d8e:	e1c1      	b.n	8007114 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006d90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d92:	2200      	movs	r2, #0
 8006d94:	60bb      	str	r3, [r7, #8]
 8006d96:	60fa      	str	r2, [r7, #12]
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d9c:	4a84      	ldr	r2, [pc, #528]	@ (8006fb0 <UART_SetConfig+0x930>)
 8006d9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	2200      	movs	r2, #0
 8006da6:	603b      	str	r3, [r7, #0]
 8006da8:	607a      	str	r2, [r7, #4]
 8006daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006dae:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006db2:	f7f9 faed 	bl	8000390 <__aeabi_uldivmod>
 8006db6:	4602      	mov	r2, r0
 8006db8:	460b      	mov	r3, r1
 8006dba:	4610      	mov	r0, r2
 8006dbc:	4619      	mov	r1, r3
 8006dbe:	f04f 0200 	mov.w	r2, #0
 8006dc2:	f04f 0300 	mov.w	r3, #0
 8006dc6:	020b      	lsls	r3, r1, #8
 8006dc8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006dcc:	0202      	lsls	r2, r0, #8
 8006dce:	6979      	ldr	r1, [r7, #20]
 8006dd0:	6849      	ldr	r1, [r1, #4]
 8006dd2:	0849      	lsrs	r1, r1, #1
 8006dd4:	2000      	movs	r0, #0
 8006dd6:	460c      	mov	r4, r1
 8006dd8:	4605      	mov	r5, r0
 8006dda:	eb12 0804 	adds.w	r8, r2, r4
 8006dde:	eb43 0905 	adc.w	r9, r3, r5
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	469a      	mov	sl, r3
 8006dea:	4693      	mov	fp, r2
 8006dec:	4652      	mov	r2, sl
 8006dee:	465b      	mov	r3, fp
 8006df0:	4640      	mov	r0, r8
 8006df2:	4649      	mov	r1, r9
 8006df4:	f7f9 facc 	bl	8000390 <__aeabi_uldivmod>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	4613      	mov	r3, r2
 8006dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006e06:	d308      	bcc.n	8006e1a <UART_SetConfig+0x79a>
 8006e08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e0a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e0e:	d204      	bcs.n	8006e1a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8006e10:	697b      	ldr	r3, [r7, #20]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e16:	60da      	str	r2, [r3, #12]
 8006e18:	e17c      	b.n	8007114 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006e20:	e178      	b.n	8007114 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e22:	697b      	ldr	r3, [r7, #20]
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e2a:	f040 80c5 	bne.w	8006fb8 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006e2e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006e32:	2b20      	cmp	r3, #32
 8006e34:	dc48      	bgt.n	8006ec8 <UART_SetConfig+0x848>
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	db7b      	blt.n	8006f32 <UART_SetConfig+0x8b2>
 8006e3a:	2b20      	cmp	r3, #32
 8006e3c:	d879      	bhi.n	8006f32 <UART_SetConfig+0x8b2>
 8006e3e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e44 <UART_SetConfig+0x7c4>)
 8006e40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e44:	08006ecf 	.word	0x08006ecf
 8006e48:	08006ed7 	.word	0x08006ed7
 8006e4c:	08006f33 	.word	0x08006f33
 8006e50:	08006f33 	.word	0x08006f33
 8006e54:	08006edf 	.word	0x08006edf
 8006e58:	08006f33 	.word	0x08006f33
 8006e5c:	08006f33 	.word	0x08006f33
 8006e60:	08006f33 	.word	0x08006f33
 8006e64:	08006eef 	.word	0x08006eef
 8006e68:	08006f33 	.word	0x08006f33
 8006e6c:	08006f33 	.word	0x08006f33
 8006e70:	08006f33 	.word	0x08006f33
 8006e74:	08006f33 	.word	0x08006f33
 8006e78:	08006f33 	.word	0x08006f33
 8006e7c:	08006f33 	.word	0x08006f33
 8006e80:	08006f33 	.word	0x08006f33
 8006e84:	08006eff 	.word	0x08006eff
 8006e88:	08006f33 	.word	0x08006f33
 8006e8c:	08006f33 	.word	0x08006f33
 8006e90:	08006f33 	.word	0x08006f33
 8006e94:	08006f33 	.word	0x08006f33
 8006e98:	08006f33 	.word	0x08006f33
 8006e9c:	08006f33 	.word	0x08006f33
 8006ea0:	08006f33 	.word	0x08006f33
 8006ea4:	08006f33 	.word	0x08006f33
 8006ea8:	08006f33 	.word	0x08006f33
 8006eac:	08006f33 	.word	0x08006f33
 8006eb0:	08006f33 	.word	0x08006f33
 8006eb4:	08006f33 	.word	0x08006f33
 8006eb8:	08006f33 	.word	0x08006f33
 8006ebc:	08006f33 	.word	0x08006f33
 8006ec0:	08006f33 	.word	0x08006f33
 8006ec4:	08006f25 	.word	0x08006f25
 8006ec8:	2b40      	cmp	r3, #64	@ 0x40
 8006eca:	d02e      	beq.n	8006f2a <UART_SetConfig+0x8aa>
 8006ecc:	e031      	b.n	8006f32 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ece:	f7fc fd63 	bl	8003998 <HAL_RCC_GetPCLK1Freq>
 8006ed2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006ed4:	e033      	b.n	8006f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ed6:	f7fc fd75 	bl	80039c4 <HAL_RCC_GetPCLK2Freq>
 8006eda:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8006edc:	e02f      	b.n	8006f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7fd ffa4 	bl	8004e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006eec:	e027      	b.n	8006f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006eee:	f107 0318 	add.w	r3, r7, #24
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f7fe f8f0 	bl	80050d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006efc:	e01f      	b.n	8006f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006efe:	4b2d      	ldr	r3, [pc, #180]	@ (8006fb4 <UART_SetConfig+0x934>)
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f003 0320 	and.w	r3, r3, #32
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d009      	beq.n	8006f1e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8006f0a:	4b2a      	ldr	r3, [pc, #168]	@ (8006fb4 <UART_SetConfig+0x934>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	08db      	lsrs	r3, r3, #3
 8006f10:	f003 0303 	and.w	r3, r3, #3
 8006f14:	4a24      	ldr	r2, [pc, #144]	@ (8006fa8 <UART_SetConfig+0x928>)
 8006f16:	fa22 f303 	lsr.w	r3, r2, r3
 8006f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006f1c:	e00f      	b.n	8006f3e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006f1e:	4b22      	ldr	r3, [pc, #136]	@ (8006fa8 <UART_SetConfig+0x928>)
 8006f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f22:	e00c      	b.n	8006f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006f24:	4b21      	ldr	r3, [pc, #132]	@ (8006fac <UART_SetConfig+0x92c>)
 8006f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f28:	e009      	b.n	8006f3e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8006f30:	e005      	b.n	8006f3e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006f32:	2300      	movs	r3, #0
 8006f34:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8006f3c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f3e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	f000 80e7 	beq.w	8007114 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f4a:	4a19      	ldr	r2, [pc, #100]	@ (8006fb0 <UART_SetConfig+0x930>)
 8006f4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f50:	461a      	mov	r2, r3
 8006f52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f54:	fbb3 f3f2 	udiv	r3, r3, r2
 8006f58:	005a      	lsls	r2, r3, #1
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	085b      	lsrs	r3, r3, #1
 8006f60:	441a      	add	r2, r3
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	685b      	ldr	r3, [r3, #4]
 8006f66:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f6a:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f6e:	2b0f      	cmp	r3, #15
 8006f70:	d916      	bls.n	8006fa0 <UART_SetConfig+0x920>
 8006f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f78:	d212      	bcs.n	8006fa0 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7c:	b29b      	uxth	r3, r3
 8006f7e:	f023 030f 	bic.w	r3, r3, #15
 8006f82:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f86:	085b      	lsrs	r3, r3, #1
 8006f88:	b29b      	uxth	r3, r3
 8006f8a:	f003 0307 	and.w	r3, r3, #7
 8006f8e:	b29a      	uxth	r2, r3
 8006f90:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f92:	4313      	orrs	r3, r2
 8006f94:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8006f9c:	60da      	str	r2, [r3, #12]
 8006f9e:	e0b9      	b.n	8007114 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8006fa6:	e0b5      	b.n	8007114 <UART_SetConfig+0xa94>
 8006fa8:	03d09000 	.word	0x03d09000
 8006fac:	003d0900 	.word	0x003d0900
 8006fb0:	0800a6b0 	.word	0x0800a6b0
 8006fb4:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8006fb8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8006fbc:	2b20      	cmp	r3, #32
 8006fbe:	dc49      	bgt.n	8007054 <UART_SetConfig+0x9d4>
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	db7c      	blt.n	80070be <UART_SetConfig+0xa3e>
 8006fc4:	2b20      	cmp	r3, #32
 8006fc6:	d87a      	bhi.n	80070be <UART_SetConfig+0xa3e>
 8006fc8:	a201      	add	r2, pc, #4	@ (adr r2, 8006fd0 <UART_SetConfig+0x950>)
 8006fca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fce:	bf00      	nop
 8006fd0:	0800705b 	.word	0x0800705b
 8006fd4:	08007063 	.word	0x08007063
 8006fd8:	080070bf 	.word	0x080070bf
 8006fdc:	080070bf 	.word	0x080070bf
 8006fe0:	0800706b 	.word	0x0800706b
 8006fe4:	080070bf 	.word	0x080070bf
 8006fe8:	080070bf 	.word	0x080070bf
 8006fec:	080070bf 	.word	0x080070bf
 8006ff0:	0800707b 	.word	0x0800707b
 8006ff4:	080070bf 	.word	0x080070bf
 8006ff8:	080070bf 	.word	0x080070bf
 8006ffc:	080070bf 	.word	0x080070bf
 8007000:	080070bf 	.word	0x080070bf
 8007004:	080070bf 	.word	0x080070bf
 8007008:	080070bf 	.word	0x080070bf
 800700c:	080070bf 	.word	0x080070bf
 8007010:	0800708b 	.word	0x0800708b
 8007014:	080070bf 	.word	0x080070bf
 8007018:	080070bf 	.word	0x080070bf
 800701c:	080070bf 	.word	0x080070bf
 8007020:	080070bf 	.word	0x080070bf
 8007024:	080070bf 	.word	0x080070bf
 8007028:	080070bf 	.word	0x080070bf
 800702c:	080070bf 	.word	0x080070bf
 8007030:	080070bf 	.word	0x080070bf
 8007034:	080070bf 	.word	0x080070bf
 8007038:	080070bf 	.word	0x080070bf
 800703c:	080070bf 	.word	0x080070bf
 8007040:	080070bf 	.word	0x080070bf
 8007044:	080070bf 	.word	0x080070bf
 8007048:	080070bf 	.word	0x080070bf
 800704c:	080070bf 	.word	0x080070bf
 8007050:	080070b1 	.word	0x080070b1
 8007054:	2b40      	cmp	r3, #64	@ 0x40
 8007056:	d02e      	beq.n	80070b6 <UART_SetConfig+0xa36>
 8007058:	e031      	b.n	80070be <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800705a:	f7fc fc9d 	bl	8003998 <HAL_RCC_GetPCLK1Freq>
 800705e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007060:	e033      	b.n	80070ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007062:	f7fc fcaf 	bl	80039c4 <HAL_RCC_GetPCLK2Freq>
 8007066:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8007068:	e02f      	b.n	80070ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800706a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800706e:	4618      	mov	r0, r3
 8007070:	f7fd fede 	bl	8004e30 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8007074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007078:	e027      	b.n	80070ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800707a:	f107 0318 	add.w	r3, r7, #24
 800707e:	4618      	mov	r0, r3
 8007080:	f7fe f82a 	bl	80050d8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8007084:	69fb      	ldr	r3, [r7, #28]
 8007086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8007088:	e01f      	b.n	80070ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800708a:	4b2d      	ldr	r3, [pc, #180]	@ (8007140 <UART_SetConfig+0xac0>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	f003 0320 	and.w	r3, r3, #32
 8007092:	2b00      	cmp	r3, #0
 8007094:	d009      	beq.n	80070aa <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007096:	4b2a      	ldr	r3, [pc, #168]	@ (8007140 <UART_SetConfig+0xac0>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	08db      	lsrs	r3, r3, #3
 800709c:	f003 0303 	and.w	r3, r3, #3
 80070a0:	4a28      	ldr	r2, [pc, #160]	@ (8007144 <UART_SetConfig+0xac4>)
 80070a2:	fa22 f303 	lsr.w	r3, r2, r3
 80070a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80070a8:	e00f      	b.n	80070ca <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 80070aa:	4b26      	ldr	r3, [pc, #152]	@ (8007144 <UART_SetConfig+0xac4>)
 80070ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070ae:	e00c      	b.n	80070ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80070b0:	4b25      	ldr	r3, [pc, #148]	@ (8007148 <UART_SetConfig+0xac8>)
 80070b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070b4:	e009      	b.n	80070ca <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80070b6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80070bc:	e005      	b.n	80070ca <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80070be:	2300      	movs	r3, #0
 80070c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80070c8:	bf00      	nop
    }

    if (pclk != 0U)
 80070ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d021      	beq.n	8007114 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d4:	4a1d      	ldr	r2, [pc, #116]	@ (800714c <UART_SetConfig+0xacc>)
 80070d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80070da:	461a      	mov	r2, r3
 80070dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070de:	fbb3 f2f2 	udiv	r2, r3, r2
 80070e2:	697b      	ldr	r3, [r7, #20]
 80070e4:	685b      	ldr	r3, [r3, #4]
 80070e6:	085b      	lsrs	r3, r3, #1
 80070e8:	441a      	add	r2, r3
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	685b      	ldr	r3, [r3, #4]
 80070ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80070f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80070f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070f6:	2b0f      	cmp	r3, #15
 80070f8:	d909      	bls.n	800710e <UART_SetConfig+0xa8e>
 80070fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007100:	d205      	bcs.n	800710e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007104:	b29a      	uxth	r2, r3
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	60da      	str	r2, [r3, #12]
 800710c:	e002      	b.n	8007114 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	2201      	movs	r2, #1
 8007118:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800711c:	697b      	ldr	r3, [r7, #20]
 800711e:	2201      	movs	r2, #1
 8007120:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007124:	697b      	ldr	r3, [r7, #20]
 8007126:	2200      	movs	r2, #0
 8007128:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	2200      	movs	r2, #0
 800712e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007130:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8007134:	4618      	mov	r0, r3
 8007136:	3748      	adds	r7, #72	@ 0x48
 8007138:	46bd      	mov	sp, r7
 800713a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800713e:	bf00      	nop
 8007140:	58024400 	.word	0x58024400
 8007144:	03d09000 	.word	0x03d09000
 8007148:	003d0900 	.word	0x003d0900
 800714c:	0800a6b0 	.word	0x0800a6b0

08007150 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007150:	b480      	push	{r7}
 8007152:	b083      	sub	sp, #12
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800715c:	f003 0308 	and.w	r3, r3, #8
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00a      	beq.n	800717a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	430a      	orrs	r2, r1
 8007178:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800717e:	f003 0301 	and.w	r3, r3, #1
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00a      	beq.n	800719c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	430a      	orrs	r2, r1
 800719a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a0:	f003 0302 	and.w	r3, r3, #2
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00a      	beq.n	80071be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	430a      	orrs	r2, r1
 80071bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071c2:	f003 0304 	and.w	r3, r3, #4
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d00a      	beq.n	80071e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	430a      	orrs	r2, r1
 80071de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e4:	f003 0310 	and.w	r3, r3, #16
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d00a      	beq.n	8007202 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	430a      	orrs	r2, r1
 8007200:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007206:	f003 0320 	and.w	r3, r3, #32
 800720a:	2b00      	cmp	r3, #0
 800720c:	d00a      	beq.n	8007224 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	430a      	orrs	r2, r1
 8007222:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007228:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800722c:	2b00      	cmp	r3, #0
 800722e:	d01a      	beq.n	8007266 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	430a      	orrs	r2, r1
 8007244:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800724a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800724e:	d10a      	bne.n	8007266 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	685b      	ldr	r3, [r3, #4]
 8007256:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	430a      	orrs	r2, r1
 8007264:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800726a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800726e:	2b00      	cmp	r3, #0
 8007270:	d00a      	beq.n	8007288 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	430a      	orrs	r2, r1
 8007286:	605a      	str	r2, [r3, #4]
  }
}
 8007288:	bf00      	nop
 800728a:	370c      	adds	r7, #12
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr

08007294 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007294:	b580      	push	{r7, lr}
 8007296:	b098      	sub	sp, #96	@ 0x60
 8007298:	af02      	add	r7, sp, #8
 800729a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2200      	movs	r2, #0
 80072a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072a4:	f7fa fbc4 	bl	8001a30 <HAL_GetTick>
 80072a8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0308 	and.w	r3, r3, #8
 80072b4:	2b08      	cmp	r3, #8
 80072b6:	d12f      	bne.n	8007318 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072bc:	9300      	str	r3, [sp, #0]
 80072be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072c0:	2200      	movs	r2, #0
 80072c2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 f88e 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 80072cc:	4603      	mov	r3, r0
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d022      	beq.n	8007318 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80072da:	e853 3f00 	ldrex	r3, [r3]
 80072de:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80072e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80072e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	461a      	mov	r2, r3
 80072ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80072f0:	647b      	str	r3, [r7, #68]	@ 0x44
 80072f2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80072f6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80072f8:	e841 2300 	strex	r3, r2, [r1]
 80072fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007300:	2b00      	cmp	r3, #0
 8007302:	d1e6      	bne.n	80072d2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2220      	movs	r2, #32
 8007308:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	2200      	movs	r2, #0
 8007310:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007314:	2303      	movs	r3, #3
 8007316:	e063      	b.n	80073e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 0304 	and.w	r3, r3, #4
 8007322:	2b04      	cmp	r3, #4
 8007324:	d149      	bne.n	80073ba <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007326:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800732a:	9300      	str	r3, [sp, #0]
 800732c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800732e:	2200      	movs	r2, #0
 8007330:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f000 f857 	bl	80073e8 <UART_WaitOnFlagUntilTimeout>
 800733a:	4603      	mov	r3, r0
 800733c:	2b00      	cmp	r3, #0
 800733e:	d03c      	beq.n	80073ba <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	e853 3f00 	ldrex	r3, [r3]
 800734c:	623b      	str	r3, [r7, #32]
   return(result);
 800734e:	6a3b      	ldr	r3, [r7, #32]
 8007350:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007354:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	461a      	mov	r2, r3
 800735c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800735e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007360:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007362:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007364:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007366:	e841 2300 	strex	r3, r2, [r1]
 800736a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800736c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1e6      	bne.n	8007340 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	3308      	adds	r3, #8
 8007378:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	60fb      	str	r3, [r7, #12]
   return(result);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f023 0301 	bic.w	r3, r3, #1
 8007388:	64bb      	str	r3, [r7, #72]	@ 0x48
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	3308      	adds	r3, #8
 8007390:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007392:	61fa      	str	r2, [r7, #28]
 8007394:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	69b9      	ldr	r1, [r7, #24]
 8007398:	69fa      	ldr	r2, [r7, #28]
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	617b      	str	r3, [r7, #20]
   return(result);
 80073a0:	697b      	ldr	r3, [r7, #20]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e5      	bne.n	8007372 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2220      	movs	r2, #32
 80073aa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2200      	movs	r2, #0
 80073b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e012      	b.n	80073e0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	2220      	movs	r2, #32
 80073be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	2220      	movs	r2, #32
 80073c6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2200      	movs	r2, #0
 80073ce:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2200      	movs	r2, #0
 80073d4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2200      	movs	r2, #0
 80073da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80073de:	2300      	movs	r3, #0
}
 80073e0:	4618      	mov	r0, r3
 80073e2:	3758      	adds	r7, #88	@ 0x58
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}

080073e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b084      	sub	sp, #16
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	603b      	str	r3, [r7, #0]
 80073f4:	4613      	mov	r3, r2
 80073f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073f8:	e04f      	b.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80073fa:	69bb      	ldr	r3, [r7, #24]
 80073fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007400:	d04b      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007402:	f7fa fb15 	bl	8001a30 <HAL_GetTick>
 8007406:	4602      	mov	r2, r0
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	1ad3      	subs	r3, r2, r3
 800740c:	69ba      	ldr	r2, [r7, #24]
 800740e:	429a      	cmp	r2, r3
 8007410:	d302      	bcc.n	8007418 <UART_WaitOnFlagUntilTimeout+0x30>
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d101      	bne.n	800741c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007418:	2303      	movs	r3, #3
 800741a:	e04e      	b.n	80074ba <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0304 	and.w	r3, r3, #4
 8007426:	2b00      	cmp	r3, #0
 8007428:	d037      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
 800742a:	68bb      	ldr	r3, [r7, #8]
 800742c:	2b80      	cmp	r3, #128	@ 0x80
 800742e:	d034      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	2b40      	cmp	r3, #64	@ 0x40
 8007434:	d031      	beq.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	69db      	ldr	r3, [r3, #28]
 800743c:	f003 0308 	and.w	r3, r3, #8
 8007440:	2b08      	cmp	r3, #8
 8007442:	d110      	bne.n	8007466 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2208      	movs	r2, #8
 800744a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	f000 f839 	bl	80074c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	2208      	movs	r2, #8
 8007456:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2200      	movs	r2, #0
 800745e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e029      	b.n	80074ba <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	69db      	ldr	r3, [r3, #28]
 800746c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007470:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007474:	d111      	bne.n	800749a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800747e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007480:	68f8      	ldr	r0, [r7, #12]
 8007482:	f000 f81f 	bl	80074c4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2220      	movs	r2, #32
 800748a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	2200      	movs	r2, #0
 8007492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e00f      	b.n	80074ba <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	69da      	ldr	r2, [r3, #28]
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	4013      	ands	r3, r2
 80074a4:	68ba      	ldr	r2, [r7, #8]
 80074a6:	429a      	cmp	r2, r3
 80074a8:	bf0c      	ite	eq
 80074aa:	2301      	moveq	r3, #1
 80074ac:	2300      	movne	r3, #0
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	461a      	mov	r2, r3
 80074b2:	79fb      	ldrb	r3, [r7, #7]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d0a0      	beq.n	80073fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074b8:	2300      	movs	r3, #0
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
	...

080074c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b095      	sub	sp, #84	@ 0x54
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d4:	e853 3f00 	ldrex	r3, [r3]
 80074d8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80074da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80074e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	461a      	mov	r2, r3
 80074e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80074ea:	643b      	str	r3, [r7, #64]	@ 0x40
 80074ec:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074ee:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80074f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80074f2:	e841 2300 	strex	r3, r2, [r1]
 80074f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d1e6      	bne.n	80074cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	3308      	adds	r3, #8
 8007504:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007506:	6a3b      	ldr	r3, [r7, #32]
 8007508:	e853 3f00 	ldrex	r3, [r3]
 800750c:	61fb      	str	r3, [r7, #28]
   return(result);
 800750e:	69fa      	ldr	r2, [r7, #28]
 8007510:	4b1e      	ldr	r3, [pc, #120]	@ (800758c <UART_EndRxTransfer+0xc8>)
 8007512:	4013      	ands	r3, r2
 8007514:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3308      	adds	r3, #8
 800751c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800751e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007520:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007522:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007524:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007526:	e841 2300 	strex	r3, r2, [r1]
 800752a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800752c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1e5      	bne.n	80074fe <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007536:	2b01      	cmp	r3, #1
 8007538:	d118      	bne.n	800756c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	e853 3f00 	ldrex	r3, [r3]
 8007546:	60bb      	str	r3, [r7, #8]
   return(result);
 8007548:	68bb      	ldr	r3, [r7, #8]
 800754a:	f023 0310 	bic.w	r3, r3, #16
 800754e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	461a      	mov	r2, r3
 8007556:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007558:	61bb      	str	r3, [r7, #24]
 800755a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755c:	6979      	ldr	r1, [r7, #20]
 800755e:	69ba      	ldr	r2, [r7, #24]
 8007560:	e841 2300 	strex	r3, r2, [r1]
 8007564:	613b      	str	r3, [r7, #16]
   return(result);
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1e6      	bne.n	800753a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2220      	movs	r2, #32
 8007570:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2200      	movs	r2, #0
 800757e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007580:	bf00      	nop
 8007582:	3754      	adds	r7, #84	@ 0x54
 8007584:	46bd      	mov	sp, r7
 8007586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758a:	4770      	bx	lr
 800758c:	effffffe 	.word	0xeffffffe

08007590 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007590:	b480      	push	{r7}
 8007592:	b085      	sub	sp, #20
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d101      	bne.n	80075a6 <HAL_UARTEx_DisableFifoMode+0x16>
 80075a2:	2302      	movs	r3, #2
 80075a4:	e027      	b.n	80075f6 <HAL_UARTEx_DisableFifoMode+0x66>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2201      	movs	r2, #1
 80075aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2224      	movs	r2, #36	@ 0x24
 80075b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	681a      	ldr	r2, [r3, #0]
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f022 0201 	bic.w	r2, r2, #1
 80075cc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80075d4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2200      	movs	r2, #0
 80075da:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	68fa      	ldr	r2, [r7, #12]
 80075e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	2220      	movs	r2, #32
 80075e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b084      	sub	sp, #16
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
 800760a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007612:	2b01      	cmp	r3, #1
 8007614:	d101      	bne.n	800761a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007616:	2302      	movs	r3, #2
 8007618:	e02d      	b.n	8007676 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2201      	movs	r2, #1
 800761e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2224      	movs	r2, #36	@ 0x24
 8007626:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681a      	ldr	r2, [r3, #0]
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	f022 0201 	bic.w	r2, r2, #1
 8007640:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	683a      	ldr	r2, [r7, #0]
 8007652:	430a      	orrs	r2, r1
 8007654:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	f000 f850 	bl	80076fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	68fa      	ldr	r2, [r7, #12]
 8007662:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	2220      	movs	r2, #32
 8007668:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2200      	movs	r2, #0
 8007670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3710      	adds	r7, #16
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}

0800767e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	b084      	sub	sp, #16
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
 8007686:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800768e:	2b01      	cmp	r3, #1
 8007690:	d101      	bne.n	8007696 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007692:	2302      	movs	r3, #2
 8007694:	e02d      	b.n	80076f2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	2201      	movs	r2, #1
 800769a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2224      	movs	r2, #36	@ 0x24
 80076a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f022 0201 	bic.w	r2, r2, #1
 80076bc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	689b      	ldr	r3, [r3, #8]
 80076c4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	683a      	ldr	r2, [r7, #0]
 80076ce:	430a      	orrs	r2, r1
 80076d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80076d2:	6878      	ldr	r0, [r7, #4]
 80076d4:	f000 f812 	bl	80076fc <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68fa      	ldr	r2, [r7, #12]
 80076de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2220      	movs	r2, #32
 80076e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3710      	adds	r7, #16
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
	...

080076fc <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80076fc:	b480      	push	{r7}
 80076fe:	b085      	sub	sp, #20
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007708:	2b00      	cmp	r3, #0
 800770a:	d108      	bne.n	800771e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	2201      	movs	r2, #1
 8007710:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2201      	movs	r2, #1
 8007718:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800771c:	e031      	b.n	8007782 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800771e:	2310      	movs	r3, #16
 8007720:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007722:	2310      	movs	r3, #16
 8007724:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	0e5b      	lsrs	r3, r3, #25
 800772e:	b2db      	uxtb	r3, r3
 8007730:	f003 0307 	and.w	r3, r3, #7
 8007734:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	689b      	ldr	r3, [r3, #8]
 800773c:	0f5b      	lsrs	r3, r3, #29
 800773e:	b2db      	uxtb	r3, r3
 8007740:	f003 0307 	and.w	r3, r3, #7
 8007744:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007746:	7bbb      	ldrb	r3, [r7, #14]
 8007748:	7b3a      	ldrb	r2, [r7, #12]
 800774a:	4911      	ldr	r1, [pc, #68]	@ (8007790 <UARTEx_SetNbDataToProcess+0x94>)
 800774c:	5c8a      	ldrb	r2, [r1, r2]
 800774e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007752:	7b3a      	ldrb	r2, [r7, #12]
 8007754:	490f      	ldr	r1, [pc, #60]	@ (8007794 <UARTEx_SetNbDataToProcess+0x98>)
 8007756:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007758:	fb93 f3f2 	sdiv	r3, r3, r2
 800775c:	b29a      	uxth	r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007764:	7bfb      	ldrb	r3, [r7, #15]
 8007766:	7b7a      	ldrb	r2, [r7, #13]
 8007768:	4909      	ldr	r1, [pc, #36]	@ (8007790 <UARTEx_SetNbDataToProcess+0x94>)
 800776a:	5c8a      	ldrb	r2, [r1, r2]
 800776c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007770:	7b7a      	ldrb	r2, [r7, #13]
 8007772:	4908      	ldr	r1, [pc, #32]	@ (8007794 <UARTEx_SetNbDataToProcess+0x98>)
 8007774:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007776:	fb93 f3f2 	sdiv	r3, r3, r2
 800777a:	b29a      	uxth	r2, r3
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007782:	bf00      	nop
 8007784:	3714      	adds	r7, #20
 8007786:	46bd      	mov	sp, r7
 8007788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	0800a6c8 	.word	0x0800a6c8
 8007794:	0800a6d0 	.word	0x0800a6d0

08007798 <__cvt>:
 8007798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800779a:	ed2d 8b02 	vpush	{d8}
 800779e:	eeb0 8b40 	vmov.f64	d8, d0
 80077a2:	b085      	sub	sp, #20
 80077a4:	4617      	mov	r7, r2
 80077a6:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80077a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077aa:	ee18 2a90 	vmov	r2, s17
 80077ae:	f025 0520 	bic.w	r5, r5, #32
 80077b2:	2a00      	cmp	r2, #0
 80077b4:	bfb6      	itet	lt
 80077b6:	222d      	movlt	r2, #45	@ 0x2d
 80077b8:	2200      	movge	r2, #0
 80077ba:	eeb1 8b40 	vneglt.f64	d8, d0
 80077be:	2d46      	cmp	r5, #70	@ 0x46
 80077c0:	460c      	mov	r4, r1
 80077c2:	701a      	strb	r2, [r3, #0]
 80077c4:	d004      	beq.n	80077d0 <__cvt+0x38>
 80077c6:	2d45      	cmp	r5, #69	@ 0x45
 80077c8:	d100      	bne.n	80077cc <__cvt+0x34>
 80077ca:	3401      	adds	r4, #1
 80077cc:	2102      	movs	r1, #2
 80077ce:	e000      	b.n	80077d2 <__cvt+0x3a>
 80077d0:	2103      	movs	r1, #3
 80077d2:	ab03      	add	r3, sp, #12
 80077d4:	9301      	str	r3, [sp, #4]
 80077d6:	ab02      	add	r3, sp, #8
 80077d8:	9300      	str	r3, [sp, #0]
 80077da:	4622      	mov	r2, r4
 80077dc:	4633      	mov	r3, r6
 80077de:	eeb0 0b48 	vmov.f64	d0, d8
 80077e2:	f000 fe61 	bl	80084a8 <_dtoa_r>
 80077e6:	2d47      	cmp	r5, #71	@ 0x47
 80077e8:	d114      	bne.n	8007814 <__cvt+0x7c>
 80077ea:	07fb      	lsls	r3, r7, #31
 80077ec:	d50a      	bpl.n	8007804 <__cvt+0x6c>
 80077ee:	1902      	adds	r2, r0, r4
 80077f0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80077f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077f8:	bf08      	it	eq
 80077fa:	9203      	streq	r2, [sp, #12]
 80077fc:	2130      	movs	r1, #48	@ 0x30
 80077fe:	9b03      	ldr	r3, [sp, #12]
 8007800:	4293      	cmp	r3, r2
 8007802:	d319      	bcc.n	8007838 <__cvt+0xa0>
 8007804:	9b03      	ldr	r3, [sp, #12]
 8007806:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007808:	1a1b      	subs	r3, r3, r0
 800780a:	6013      	str	r3, [r2, #0]
 800780c:	b005      	add	sp, #20
 800780e:	ecbd 8b02 	vpop	{d8}
 8007812:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007814:	2d46      	cmp	r5, #70	@ 0x46
 8007816:	eb00 0204 	add.w	r2, r0, r4
 800781a:	d1e9      	bne.n	80077f0 <__cvt+0x58>
 800781c:	7803      	ldrb	r3, [r0, #0]
 800781e:	2b30      	cmp	r3, #48	@ 0x30
 8007820:	d107      	bne.n	8007832 <__cvt+0x9a>
 8007822:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8007826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800782a:	bf1c      	itt	ne
 800782c:	f1c4 0401 	rsbne	r4, r4, #1
 8007830:	6034      	strne	r4, [r6, #0]
 8007832:	6833      	ldr	r3, [r6, #0]
 8007834:	441a      	add	r2, r3
 8007836:	e7db      	b.n	80077f0 <__cvt+0x58>
 8007838:	1c5c      	adds	r4, r3, #1
 800783a:	9403      	str	r4, [sp, #12]
 800783c:	7019      	strb	r1, [r3, #0]
 800783e:	e7de      	b.n	80077fe <__cvt+0x66>

08007840 <__exponent>:
 8007840:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007842:	2900      	cmp	r1, #0
 8007844:	bfba      	itte	lt
 8007846:	4249      	neglt	r1, r1
 8007848:	232d      	movlt	r3, #45	@ 0x2d
 800784a:	232b      	movge	r3, #43	@ 0x2b
 800784c:	2909      	cmp	r1, #9
 800784e:	7002      	strb	r2, [r0, #0]
 8007850:	7043      	strb	r3, [r0, #1]
 8007852:	dd29      	ble.n	80078a8 <__exponent+0x68>
 8007854:	f10d 0307 	add.w	r3, sp, #7
 8007858:	461d      	mov	r5, r3
 800785a:	270a      	movs	r7, #10
 800785c:	461a      	mov	r2, r3
 800785e:	fbb1 f6f7 	udiv	r6, r1, r7
 8007862:	fb07 1416 	mls	r4, r7, r6, r1
 8007866:	3430      	adds	r4, #48	@ 0x30
 8007868:	f802 4c01 	strb.w	r4, [r2, #-1]
 800786c:	460c      	mov	r4, r1
 800786e:	2c63      	cmp	r4, #99	@ 0x63
 8007870:	f103 33ff 	add.w	r3, r3, #4294967295
 8007874:	4631      	mov	r1, r6
 8007876:	dcf1      	bgt.n	800785c <__exponent+0x1c>
 8007878:	3130      	adds	r1, #48	@ 0x30
 800787a:	1e94      	subs	r4, r2, #2
 800787c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007880:	1c41      	adds	r1, r0, #1
 8007882:	4623      	mov	r3, r4
 8007884:	42ab      	cmp	r3, r5
 8007886:	d30a      	bcc.n	800789e <__exponent+0x5e>
 8007888:	f10d 0309 	add.w	r3, sp, #9
 800788c:	1a9b      	subs	r3, r3, r2
 800788e:	42ac      	cmp	r4, r5
 8007890:	bf88      	it	hi
 8007892:	2300      	movhi	r3, #0
 8007894:	3302      	adds	r3, #2
 8007896:	4403      	add	r3, r0
 8007898:	1a18      	subs	r0, r3, r0
 800789a:	b003      	add	sp, #12
 800789c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800789e:	f813 6b01 	ldrb.w	r6, [r3], #1
 80078a2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80078a6:	e7ed      	b.n	8007884 <__exponent+0x44>
 80078a8:	2330      	movs	r3, #48	@ 0x30
 80078aa:	3130      	adds	r1, #48	@ 0x30
 80078ac:	7083      	strb	r3, [r0, #2]
 80078ae:	70c1      	strb	r1, [r0, #3]
 80078b0:	1d03      	adds	r3, r0, #4
 80078b2:	e7f1      	b.n	8007898 <__exponent+0x58>
 80078b4:	0000      	movs	r0, r0
	...

080078b8 <_printf_float>:
 80078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	b08d      	sub	sp, #52	@ 0x34
 80078be:	460c      	mov	r4, r1
 80078c0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80078c4:	4616      	mov	r6, r2
 80078c6:	461f      	mov	r7, r3
 80078c8:	4605      	mov	r5, r0
 80078ca:	f000 fcdf 	bl	800828c <_localeconv_r>
 80078ce:	f8d0 b000 	ldr.w	fp, [r0]
 80078d2:	4658      	mov	r0, fp
 80078d4:	f7f8 fd54 	bl	8000380 <strlen>
 80078d8:	2300      	movs	r3, #0
 80078da:	930a      	str	r3, [sp, #40]	@ 0x28
 80078dc:	f8d8 3000 	ldr.w	r3, [r8]
 80078e0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80078e4:	6822      	ldr	r2, [r4, #0]
 80078e6:	9005      	str	r0, [sp, #20]
 80078e8:	3307      	adds	r3, #7
 80078ea:	f023 0307 	bic.w	r3, r3, #7
 80078ee:	f103 0108 	add.w	r1, r3, #8
 80078f2:	f8c8 1000 	str.w	r1, [r8]
 80078f6:	ed93 0b00 	vldr	d0, [r3]
 80078fa:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8007b58 <_printf_float+0x2a0>
 80078fe:	eeb0 7bc0 	vabs.f64	d7, d0
 8007902:	eeb4 7b46 	vcmp.f64	d7, d6
 8007906:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800790a:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800790e:	dd24      	ble.n	800795a <_printf_float+0xa2>
 8007910:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8007914:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007918:	d502      	bpl.n	8007920 <_printf_float+0x68>
 800791a:	232d      	movs	r3, #45	@ 0x2d
 800791c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007920:	498f      	ldr	r1, [pc, #572]	@ (8007b60 <_printf_float+0x2a8>)
 8007922:	4b90      	ldr	r3, [pc, #576]	@ (8007b64 <_printf_float+0x2ac>)
 8007924:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8007928:	bf8c      	ite	hi
 800792a:	4688      	movhi	r8, r1
 800792c:	4698      	movls	r8, r3
 800792e:	f022 0204 	bic.w	r2, r2, #4
 8007932:	2303      	movs	r3, #3
 8007934:	6123      	str	r3, [r4, #16]
 8007936:	6022      	str	r2, [r4, #0]
 8007938:	f04f 0a00 	mov.w	sl, #0
 800793c:	9700      	str	r7, [sp, #0]
 800793e:	4633      	mov	r3, r6
 8007940:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007942:	4621      	mov	r1, r4
 8007944:	4628      	mov	r0, r5
 8007946:	f000 f9d1 	bl	8007cec <_printf_common>
 800794a:	3001      	adds	r0, #1
 800794c:	f040 8089 	bne.w	8007a62 <_printf_float+0x1aa>
 8007950:	f04f 30ff 	mov.w	r0, #4294967295
 8007954:	b00d      	add	sp, #52	@ 0x34
 8007956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800795a:	eeb4 0b40 	vcmp.f64	d0, d0
 800795e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007962:	d709      	bvc.n	8007978 <_printf_float+0xc0>
 8007964:	ee10 3a90 	vmov	r3, s1
 8007968:	2b00      	cmp	r3, #0
 800796a:	bfbc      	itt	lt
 800796c:	232d      	movlt	r3, #45	@ 0x2d
 800796e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007972:	497d      	ldr	r1, [pc, #500]	@ (8007b68 <_printf_float+0x2b0>)
 8007974:	4b7d      	ldr	r3, [pc, #500]	@ (8007b6c <_printf_float+0x2b4>)
 8007976:	e7d5      	b.n	8007924 <_printf_float+0x6c>
 8007978:	6863      	ldr	r3, [r4, #4]
 800797a:	1c59      	adds	r1, r3, #1
 800797c:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8007980:	d139      	bne.n	80079f6 <_printf_float+0x13e>
 8007982:	2306      	movs	r3, #6
 8007984:	6063      	str	r3, [r4, #4]
 8007986:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800798a:	2300      	movs	r3, #0
 800798c:	6022      	str	r2, [r4, #0]
 800798e:	9303      	str	r3, [sp, #12]
 8007990:	ab0a      	add	r3, sp, #40	@ 0x28
 8007992:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8007996:	ab09      	add	r3, sp, #36	@ 0x24
 8007998:	9300      	str	r3, [sp, #0]
 800799a:	6861      	ldr	r1, [r4, #4]
 800799c:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80079a0:	4628      	mov	r0, r5
 80079a2:	f7ff fef9 	bl	8007798 <__cvt>
 80079a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079ac:	4680      	mov	r8, r0
 80079ae:	d129      	bne.n	8007a04 <_printf_float+0x14c>
 80079b0:	1cc8      	adds	r0, r1, #3
 80079b2:	db02      	blt.n	80079ba <_printf_float+0x102>
 80079b4:	6863      	ldr	r3, [r4, #4]
 80079b6:	4299      	cmp	r1, r3
 80079b8:	dd41      	ble.n	8007a3e <_printf_float+0x186>
 80079ba:	f1a9 0902 	sub.w	r9, r9, #2
 80079be:	fa5f f989 	uxtb.w	r9, r9
 80079c2:	3901      	subs	r1, #1
 80079c4:	464a      	mov	r2, r9
 80079c6:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80079ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80079cc:	f7ff ff38 	bl	8007840 <__exponent>
 80079d0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80079d2:	1813      	adds	r3, r2, r0
 80079d4:	2a01      	cmp	r2, #1
 80079d6:	4682      	mov	sl, r0
 80079d8:	6123      	str	r3, [r4, #16]
 80079da:	dc02      	bgt.n	80079e2 <_printf_float+0x12a>
 80079dc:	6822      	ldr	r2, [r4, #0]
 80079de:	07d2      	lsls	r2, r2, #31
 80079e0:	d501      	bpl.n	80079e6 <_printf_float+0x12e>
 80079e2:	3301      	adds	r3, #1
 80079e4:	6123      	str	r3, [r4, #16]
 80079e6:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d0a6      	beq.n	800793c <_printf_float+0x84>
 80079ee:	232d      	movs	r3, #45	@ 0x2d
 80079f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079f4:	e7a2      	b.n	800793c <_printf_float+0x84>
 80079f6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80079fa:	d1c4      	bne.n	8007986 <_printf_float+0xce>
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d1c2      	bne.n	8007986 <_printf_float+0xce>
 8007a00:	2301      	movs	r3, #1
 8007a02:	e7bf      	b.n	8007984 <_printf_float+0xcc>
 8007a04:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007a08:	d9db      	bls.n	80079c2 <_printf_float+0x10a>
 8007a0a:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8007a0e:	d118      	bne.n	8007a42 <_printf_float+0x18a>
 8007a10:	2900      	cmp	r1, #0
 8007a12:	6863      	ldr	r3, [r4, #4]
 8007a14:	dd0b      	ble.n	8007a2e <_printf_float+0x176>
 8007a16:	6121      	str	r1, [r4, #16]
 8007a18:	b913      	cbnz	r3, 8007a20 <_printf_float+0x168>
 8007a1a:	6822      	ldr	r2, [r4, #0]
 8007a1c:	07d0      	lsls	r0, r2, #31
 8007a1e:	d502      	bpl.n	8007a26 <_printf_float+0x16e>
 8007a20:	3301      	adds	r3, #1
 8007a22:	440b      	add	r3, r1
 8007a24:	6123      	str	r3, [r4, #16]
 8007a26:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007a28:	f04f 0a00 	mov.w	sl, #0
 8007a2c:	e7db      	b.n	80079e6 <_printf_float+0x12e>
 8007a2e:	b913      	cbnz	r3, 8007a36 <_printf_float+0x17e>
 8007a30:	6822      	ldr	r2, [r4, #0]
 8007a32:	07d2      	lsls	r2, r2, #31
 8007a34:	d501      	bpl.n	8007a3a <_printf_float+0x182>
 8007a36:	3302      	adds	r3, #2
 8007a38:	e7f4      	b.n	8007a24 <_printf_float+0x16c>
 8007a3a:	2301      	movs	r3, #1
 8007a3c:	e7f2      	b.n	8007a24 <_printf_float+0x16c>
 8007a3e:	f04f 0967 	mov.w	r9, #103	@ 0x67
 8007a42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a44:	4299      	cmp	r1, r3
 8007a46:	db05      	blt.n	8007a54 <_printf_float+0x19c>
 8007a48:	6823      	ldr	r3, [r4, #0]
 8007a4a:	6121      	str	r1, [r4, #16]
 8007a4c:	07d8      	lsls	r0, r3, #31
 8007a4e:	d5ea      	bpl.n	8007a26 <_printf_float+0x16e>
 8007a50:	1c4b      	adds	r3, r1, #1
 8007a52:	e7e7      	b.n	8007a24 <_printf_float+0x16c>
 8007a54:	2900      	cmp	r1, #0
 8007a56:	bfd4      	ite	le
 8007a58:	f1c1 0202 	rsble	r2, r1, #2
 8007a5c:	2201      	movgt	r2, #1
 8007a5e:	4413      	add	r3, r2
 8007a60:	e7e0      	b.n	8007a24 <_printf_float+0x16c>
 8007a62:	6823      	ldr	r3, [r4, #0]
 8007a64:	055a      	lsls	r2, r3, #21
 8007a66:	d407      	bmi.n	8007a78 <_printf_float+0x1c0>
 8007a68:	6923      	ldr	r3, [r4, #16]
 8007a6a:	4642      	mov	r2, r8
 8007a6c:	4631      	mov	r1, r6
 8007a6e:	4628      	mov	r0, r5
 8007a70:	47b8      	blx	r7
 8007a72:	3001      	adds	r0, #1
 8007a74:	d12a      	bne.n	8007acc <_printf_float+0x214>
 8007a76:	e76b      	b.n	8007950 <_printf_float+0x98>
 8007a78:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8007a7c:	f240 80e0 	bls.w	8007c40 <_printf_float+0x388>
 8007a80:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007a84:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007a88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007a8c:	d133      	bne.n	8007af6 <_printf_float+0x23e>
 8007a8e:	4a38      	ldr	r2, [pc, #224]	@ (8007b70 <_printf_float+0x2b8>)
 8007a90:	2301      	movs	r3, #1
 8007a92:	4631      	mov	r1, r6
 8007a94:	4628      	mov	r0, r5
 8007a96:	47b8      	blx	r7
 8007a98:	3001      	adds	r0, #1
 8007a9a:	f43f af59 	beq.w	8007950 <_printf_float+0x98>
 8007a9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007aa2:	4543      	cmp	r3, r8
 8007aa4:	db02      	blt.n	8007aac <_printf_float+0x1f4>
 8007aa6:	6823      	ldr	r3, [r4, #0]
 8007aa8:	07d8      	lsls	r0, r3, #31
 8007aaa:	d50f      	bpl.n	8007acc <_printf_float+0x214>
 8007aac:	9b05      	ldr	r3, [sp, #20]
 8007aae:	465a      	mov	r2, fp
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	47b8      	blx	r7
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	f43f af4a 	beq.w	8007950 <_printf_float+0x98>
 8007abc:	f04f 0900 	mov.w	r9, #0
 8007ac0:	f108 38ff 	add.w	r8, r8, #4294967295
 8007ac4:	f104 0a1a 	add.w	sl, r4, #26
 8007ac8:	45c8      	cmp	r8, r9
 8007aca:	dc09      	bgt.n	8007ae0 <_printf_float+0x228>
 8007acc:	6823      	ldr	r3, [r4, #0]
 8007ace:	079b      	lsls	r3, r3, #30
 8007ad0:	f100 8107 	bmi.w	8007ce2 <_printf_float+0x42a>
 8007ad4:	68e0      	ldr	r0, [r4, #12]
 8007ad6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ad8:	4298      	cmp	r0, r3
 8007ada:	bfb8      	it	lt
 8007adc:	4618      	movlt	r0, r3
 8007ade:	e739      	b.n	8007954 <_printf_float+0x9c>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	4652      	mov	r2, sl
 8007ae4:	4631      	mov	r1, r6
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	47b8      	blx	r7
 8007aea:	3001      	adds	r0, #1
 8007aec:	f43f af30 	beq.w	8007950 <_printf_float+0x98>
 8007af0:	f109 0901 	add.w	r9, r9, #1
 8007af4:	e7e8      	b.n	8007ac8 <_printf_float+0x210>
 8007af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	dc3b      	bgt.n	8007b74 <_printf_float+0x2bc>
 8007afc:	4a1c      	ldr	r2, [pc, #112]	@ (8007b70 <_printf_float+0x2b8>)
 8007afe:	2301      	movs	r3, #1
 8007b00:	4631      	mov	r1, r6
 8007b02:	4628      	mov	r0, r5
 8007b04:	47b8      	blx	r7
 8007b06:	3001      	adds	r0, #1
 8007b08:	f43f af22 	beq.w	8007950 <_printf_float+0x98>
 8007b0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007b10:	ea59 0303 	orrs.w	r3, r9, r3
 8007b14:	d102      	bne.n	8007b1c <_printf_float+0x264>
 8007b16:	6823      	ldr	r3, [r4, #0]
 8007b18:	07d9      	lsls	r1, r3, #31
 8007b1a:	d5d7      	bpl.n	8007acc <_printf_float+0x214>
 8007b1c:	9b05      	ldr	r3, [sp, #20]
 8007b1e:	465a      	mov	r2, fp
 8007b20:	4631      	mov	r1, r6
 8007b22:	4628      	mov	r0, r5
 8007b24:	47b8      	blx	r7
 8007b26:	3001      	adds	r0, #1
 8007b28:	f43f af12 	beq.w	8007950 <_printf_float+0x98>
 8007b2c:	f04f 0a00 	mov.w	sl, #0
 8007b30:	f104 0b1a 	add.w	fp, r4, #26
 8007b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b36:	425b      	negs	r3, r3
 8007b38:	4553      	cmp	r3, sl
 8007b3a:	dc01      	bgt.n	8007b40 <_printf_float+0x288>
 8007b3c:	464b      	mov	r3, r9
 8007b3e:	e794      	b.n	8007a6a <_printf_float+0x1b2>
 8007b40:	2301      	movs	r3, #1
 8007b42:	465a      	mov	r2, fp
 8007b44:	4631      	mov	r1, r6
 8007b46:	4628      	mov	r0, r5
 8007b48:	47b8      	blx	r7
 8007b4a:	3001      	adds	r0, #1
 8007b4c:	f43f af00 	beq.w	8007950 <_printf_float+0x98>
 8007b50:	f10a 0a01 	add.w	sl, sl, #1
 8007b54:	e7ee      	b.n	8007b34 <_printf_float+0x27c>
 8007b56:	bf00      	nop
 8007b58:	ffffffff 	.word	0xffffffff
 8007b5c:	7fefffff 	.word	0x7fefffff
 8007b60:	0800a6dc 	.word	0x0800a6dc
 8007b64:	0800a6d8 	.word	0x0800a6d8
 8007b68:	0800a6e4 	.word	0x0800a6e4
 8007b6c:	0800a6e0 	.word	0x0800a6e0
 8007b70:	0800a6e8 	.word	0x0800a6e8
 8007b74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007b7a:	4553      	cmp	r3, sl
 8007b7c:	bfa8      	it	ge
 8007b7e:	4653      	movge	r3, sl
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	4699      	mov	r9, r3
 8007b84:	dc37      	bgt.n	8007bf6 <_printf_float+0x33e>
 8007b86:	2300      	movs	r3, #0
 8007b88:	9307      	str	r3, [sp, #28]
 8007b8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b8e:	f104 021a 	add.w	r2, r4, #26
 8007b92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007b94:	9907      	ldr	r1, [sp, #28]
 8007b96:	9306      	str	r3, [sp, #24]
 8007b98:	eba3 0309 	sub.w	r3, r3, r9
 8007b9c:	428b      	cmp	r3, r1
 8007b9e:	dc31      	bgt.n	8007c04 <_printf_float+0x34c>
 8007ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ba2:	459a      	cmp	sl, r3
 8007ba4:	dc3b      	bgt.n	8007c1e <_printf_float+0x366>
 8007ba6:	6823      	ldr	r3, [r4, #0]
 8007ba8:	07da      	lsls	r2, r3, #31
 8007baa:	d438      	bmi.n	8007c1e <_printf_float+0x366>
 8007bac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bae:	ebaa 0903 	sub.w	r9, sl, r3
 8007bb2:	9b06      	ldr	r3, [sp, #24]
 8007bb4:	ebaa 0303 	sub.w	r3, sl, r3
 8007bb8:	4599      	cmp	r9, r3
 8007bba:	bfa8      	it	ge
 8007bbc:	4699      	movge	r9, r3
 8007bbe:	f1b9 0f00 	cmp.w	r9, #0
 8007bc2:	dc34      	bgt.n	8007c2e <_printf_float+0x376>
 8007bc4:	f04f 0800 	mov.w	r8, #0
 8007bc8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bcc:	f104 0b1a 	add.w	fp, r4, #26
 8007bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bd2:	ebaa 0303 	sub.w	r3, sl, r3
 8007bd6:	eba3 0309 	sub.w	r3, r3, r9
 8007bda:	4543      	cmp	r3, r8
 8007bdc:	f77f af76 	ble.w	8007acc <_printf_float+0x214>
 8007be0:	2301      	movs	r3, #1
 8007be2:	465a      	mov	r2, fp
 8007be4:	4631      	mov	r1, r6
 8007be6:	4628      	mov	r0, r5
 8007be8:	47b8      	blx	r7
 8007bea:	3001      	adds	r0, #1
 8007bec:	f43f aeb0 	beq.w	8007950 <_printf_float+0x98>
 8007bf0:	f108 0801 	add.w	r8, r8, #1
 8007bf4:	e7ec      	b.n	8007bd0 <_printf_float+0x318>
 8007bf6:	4642      	mov	r2, r8
 8007bf8:	4631      	mov	r1, r6
 8007bfa:	4628      	mov	r0, r5
 8007bfc:	47b8      	blx	r7
 8007bfe:	3001      	adds	r0, #1
 8007c00:	d1c1      	bne.n	8007b86 <_printf_float+0x2ce>
 8007c02:	e6a5      	b.n	8007950 <_printf_float+0x98>
 8007c04:	2301      	movs	r3, #1
 8007c06:	4631      	mov	r1, r6
 8007c08:	4628      	mov	r0, r5
 8007c0a:	9206      	str	r2, [sp, #24]
 8007c0c:	47b8      	blx	r7
 8007c0e:	3001      	adds	r0, #1
 8007c10:	f43f ae9e 	beq.w	8007950 <_printf_float+0x98>
 8007c14:	9b07      	ldr	r3, [sp, #28]
 8007c16:	9a06      	ldr	r2, [sp, #24]
 8007c18:	3301      	adds	r3, #1
 8007c1a:	9307      	str	r3, [sp, #28]
 8007c1c:	e7b9      	b.n	8007b92 <_printf_float+0x2da>
 8007c1e:	9b05      	ldr	r3, [sp, #20]
 8007c20:	465a      	mov	r2, fp
 8007c22:	4631      	mov	r1, r6
 8007c24:	4628      	mov	r0, r5
 8007c26:	47b8      	blx	r7
 8007c28:	3001      	adds	r0, #1
 8007c2a:	d1bf      	bne.n	8007bac <_printf_float+0x2f4>
 8007c2c:	e690      	b.n	8007950 <_printf_float+0x98>
 8007c2e:	9a06      	ldr	r2, [sp, #24]
 8007c30:	464b      	mov	r3, r9
 8007c32:	4442      	add	r2, r8
 8007c34:	4631      	mov	r1, r6
 8007c36:	4628      	mov	r0, r5
 8007c38:	47b8      	blx	r7
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	d1c2      	bne.n	8007bc4 <_printf_float+0x30c>
 8007c3e:	e687      	b.n	8007950 <_printf_float+0x98>
 8007c40:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8007c44:	f1b9 0f01 	cmp.w	r9, #1
 8007c48:	dc01      	bgt.n	8007c4e <_printf_float+0x396>
 8007c4a:	07db      	lsls	r3, r3, #31
 8007c4c:	d536      	bpl.n	8007cbc <_printf_float+0x404>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	4642      	mov	r2, r8
 8007c52:	4631      	mov	r1, r6
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b8      	blx	r7
 8007c58:	3001      	adds	r0, #1
 8007c5a:	f43f ae79 	beq.w	8007950 <_printf_float+0x98>
 8007c5e:	9b05      	ldr	r3, [sp, #20]
 8007c60:	465a      	mov	r2, fp
 8007c62:	4631      	mov	r1, r6
 8007c64:	4628      	mov	r0, r5
 8007c66:	47b8      	blx	r7
 8007c68:	3001      	adds	r0, #1
 8007c6a:	f43f ae71 	beq.w	8007950 <_printf_float+0x98>
 8007c6e:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 8007c72:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007c7a:	f109 39ff 	add.w	r9, r9, #4294967295
 8007c7e:	d018      	beq.n	8007cb2 <_printf_float+0x3fa>
 8007c80:	464b      	mov	r3, r9
 8007c82:	f108 0201 	add.w	r2, r8, #1
 8007c86:	4631      	mov	r1, r6
 8007c88:	4628      	mov	r0, r5
 8007c8a:	47b8      	blx	r7
 8007c8c:	3001      	adds	r0, #1
 8007c8e:	d10c      	bne.n	8007caa <_printf_float+0x3f2>
 8007c90:	e65e      	b.n	8007950 <_printf_float+0x98>
 8007c92:	2301      	movs	r3, #1
 8007c94:	465a      	mov	r2, fp
 8007c96:	4631      	mov	r1, r6
 8007c98:	4628      	mov	r0, r5
 8007c9a:	47b8      	blx	r7
 8007c9c:	3001      	adds	r0, #1
 8007c9e:	f43f ae57 	beq.w	8007950 <_printf_float+0x98>
 8007ca2:	f108 0801 	add.w	r8, r8, #1
 8007ca6:	45c8      	cmp	r8, r9
 8007ca8:	dbf3      	blt.n	8007c92 <_printf_float+0x3da>
 8007caa:	4653      	mov	r3, sl
 8007cac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007cb0:	e6dc      	b.n	8007a6c <_printf_float+0x1b4>
 8007cb2:	f04f 0800 	mov.w	r8, #0
 8007cb6:	f104 0b1a 	add.w	fp, r4, #26
 8007cba:	e7f4      	b.n	8007ca6 <_printf_float+0x3ee>
 8007cbc:	2301      	movs	r3, #1
 8007cbe:	4642      	mov	r2, r8
 8007cc0:	e7e1      	b.n	8007c86 <_printf_float+0x3ce>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	464a      	mov	r2, r9
 8007cc6:	4631      	mov	r1, r6
 8007cc8:	4628      	mov	r0, r5
 8007cca:	47b8      	blx	r7
 8007ccc:	3001      	adds	r0, #1
 8007cce:	f43f ae3f 	beq.w	8007950 <_printf_float+0x98>
 8007cd2:	f108 0801 	add.w	r8, r8, #1
 8007cd6:	68e3      	ldr	r3, [r4, #12]
 8007cd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007cda:	1a5b      	subs	r3, r3, r1
 8007cdc:	4543      	cmp	r3, r8
 8007cde:	dcf0      	bgt.n	8007cc2 <_printf_float+0x40a>
 8007ce0:	e6f8      	b.n	8007ad4 <_printf_float+0x21c>
 8007ce2:	f04f 0800 	mov.w	r8, #0
 8007ce6:	f104 0919 	add.w	r9, r4, #25
 8007cea:	e7f4      	b.n	8007cd6 <_printf_float+0x41e>

08007cec <_printf_common>:
 8007cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007cf0:	4616      	mov	r6, r2
 8007cf2:	4698      	mov	r8, r3
 8007cf4:	688a      	ldr	r2, [r1, #8]
 8007cf6:	690b      	ldr	r3, [r1, #16]
 8007cf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	bfb8      	it	lt
 8007d00:	4613      	movlt	r3, r2
 8007d02:	6033      	str	r3, [r6, #0]
 8007d04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007d08:	4607      	mov	r7, r0
 8007d0a:	460c      	mov	r4, r1
 8007d0c:	b10a      	cbz	r2, 8007d12 <_printf_common+0x26>
 8007d0e:	3301      	adds	r3, #1
 8007d10:	6033      	str	r3, [r6, #0]
 8007d12:	6823      	ldr	r3, [r4, #0]
 8007d14:	0699      	lsls	r1, r3, #26
 8007d16:	bf42      	ittt	mi
 8007d18:	6833      	ldrmi	r3, [r6, #0]
 8007d1a:	3302      	addmi	r3, #2
 8007d1c:	6033      	strmi	r3, [r6, #0]
 8007d1e:	6825      	ldr	r5, [r4, #0]
 8007d20:	f015 0506 	ands.w	r5, r5, #6
 8007d24:	d106      	bne.n	8007d34 <_printf_common+0x48>
 8007d26:	f104 0a19 	add.w	sl, r4, #25
 8007d2a:	68e3      	ldr	r3, [r4, #12]
 8007d2c:	6832      	ldr	r2, [r6, #0]
 8007d2e:	1a9b      	subs	r3, r3, r2
 8007d30:	42ab      	cmp	r3, r5
 8007d32:	dc26      	bgt.n	8007d82 <_printf_common+0x96>
 8007d34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007d38:	6822      	ldr	r2, [r4, #0]
 8007d3a:	3b00      	subs	r3, #0
 8007d3c:	bf18      	it	ne
 8007d3e:	2301      	movne	r3, #1
 8007d40:	0692      	lsls	r2, r2, #26
 8007d42:	d42b      	bmi.n	8007d9c <_printf_common+0xb0>
 8007d44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007d48:	4641      	mov	r1, r8
 8007d4a:	4638      	mov	r0, r7
 8007d4c:	47c8      	blx	r9
 8007d4e:	3001      	adds	r0, #1
 8007d50:	d01e      	beq.n	8007d90 <_printf_common+0xa4>
 8007d52:	6823      	ldr	r3, [r4, #0]
 8007d54:	6922      	ldr	r2, [r4, #16]
 8007d56:	f003 0306 	and.w	r3, r3, #6
 8007d5a:	2b04      	cmp	r3, #4
 8007d5c:	bf02      	ittt	eq
 8007d5e:	68e5      	ldreq	r5, [r4, #12]
 8007d60:	6833      	ldreq	r3, [r6, #0]
 8007d62:	1aed      	subeq	r5, r5, r3
 8007d64:	68a3      	ldr	r3, [r4, #8]
 8007d66:	bf0c      	ite	eq
 8007d68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d6c:	2500      	movne	r5, #0
 8007d6e:	4293      	cmp	r3, r2
 8007d70:	bfc4      	itt	gt
 8007d72:	1a9b      	subgt	r3, r3, r2
 8007d74:	18ed      	addgt	r5, r5, r3
 8007d76:	2600      	movs	r6, #0
 8007d78:	341a      	adds	r4, #26
 8007d7a:	42b5      	cmp	r5, r6
 8007d7c:	d11a      	bne.n	8007db4 <_printf_common+0xc8>
 8007d7e:	2000      	movs	r0, #0
 8007d80:	e008      	b.n	8007d94 <_printf_common+0xa8>
 8007d82:	2301      	movs	r3, #1
 8007d84:	4652      	mov	r2, sl
 8007d86:	4641      	mov	r1, r8
 8007d88:	4638      	mov	r0, r7
 8007d8a:	47c8      	blx	r9
 8007d8c:	3001      	adds	r0, #1
 8007d8e:	d103      	bne.n	8007d98 <_printf_common+0xac>
 8007d90:	f04f 30ff 	mov.w	r0, #4294967295
 8007d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d98:	3501      	adds	r5, #1
 8007d9a:	e7c6      	b.n	8007d2a <_printf_common+0x3e>
 8007d9c:	18e1      	adds	r1, r4, r3
 8007d9e:	1c5a      	adds	r2, r3, #1
 8007da0:	2030      	movs	r0, #48	@ 0x30
 8007da2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007da6:	4422      	add	r2, r4
 8007da8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007dac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007db0:	3302      	adds	r3, #2
 8007db2:	e7c7      	b.n	8007d44 <_printf_common+0x58>
 8007db4:	2301      	movs	r3, #1
 8007db6:	4622      	mov	r2, r4
 8007db8:	4641      	mov	r1, r8
 8007dba:	4638      	mov	r0, r7
 8007dbc:	47c8      	blx	r9
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	d0e6      	beq.n	8007d90 <_printf_common+0xa4>
 8007dc2:	3601      	adds	r6, #1
 8007dc4:	e7d9      	b.n	8007d7a <_printf_common+0x8e>
	...

08007dc8 <_printf_i>:
 8007dc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dcc:	7e0f      	ldrb	r7, [r1, #24]
 8007dce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007dd0:	2f78      	cmp	r7, #120	@ 0x78
 8007dd2:	4691      	mov	r9, r2
 8007dd4:	4680      	mov	r8, r0
 8007dd6:	460c      	mov	r4, r1
 8007dd8:	469a      	mov	sl, r3
 8007dda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007dde:	d807      	bhi.n	8007df0 <_printf_i+0x28>
 8007de0:	2f62      	cmp	r7, #98	@ 0x62
 8007de2:	d80a      	bhi.n	8007dfa <_printf_i+0x32>
 8007de4:	2f00      	cmp	r7, #0
 8007de6:	f000 80d1 	beq.w	8007f8c <_printf_i+0x1c4>
 8007dea:	2f58      	cmp	r7, #88	@ 0x58
 8007dec:	f000 80b8 	beq.w	8007f60 <_printf_i+0x198>
 8007df0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007df4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007df8:	e03a      	b.n	8007e70 <_printf_i+0xa8>
 8007dfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007dfe:	2b15      	cmp	r3, #21
 8007e00:	d8f6      	bhi.n	8007df0 <_printf_i+0x28>
 8007e02:	a101      	add	r1, pc, #4	@ (adr r1, 8007e08 <_printf_i+0x40>)
 8007e04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e08:	08007e61 	.word	0x08007e61
 8007e0c:	08007e75 	.word	0x08007e75
 8007e10:	08007df1 	.word	0x08007df1
 8007e14:	08007df1 	.word	0x08007df1
 8007e18:	08007df1 	.word	0x08007df1
 8007e1c:	08007df1 	.word	0x08007df1
 8007e20:	08007e75 	.word	0x08007e75
 8007e24:	08007df1 	.word	0x08007df1
 8007e28:	08007df1 	.word	0x08007df1
 8007e2c:	08007df1 	.word	0x08007df1
 8007e30:	08007df1 	.word	0x08007df1
 8007e34:	08007f73 	.word	0x08007f73
 8007e38:	08007e9f 	.word	0x08007e9f
 8007e3c:	08007f2d 	.word	0x08007f2d
 8007e40:	08007df1 	.word	0x08007df1
 8007e44:	08007df1 	.word	0x08007df1
 8007e48:	08007f95 	.word	0x08007f95
 8007e4c:	08007df1 	.word	0x08007df1
 8007e50:	08007e9f 	.word	0x08007e9f
 8007e54:	08007df1 	.word	0x08007df1
 8007e58:	08007df1 	.word	0x08007df1
 8007e5c:	08007f35 	.word	0x08007f35
 8007e60:	6833      	ldr	r3, [r6, #0]
 8007e62:	1d1a      	adds	r2, r3, #4
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	6032      	str	r2, [r6, #0]
 8007e68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007e6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007e70:	2301      	movs	r3, #1
 8007e72:	e09c      	b.n	8007fae <_printf_i+0x1e6>
 8007e74:	6833      	ldr	r3, [r6, #0]
 8007e76:	6820      	ldr	r0, [r4, #0]
 8007e78:	1d19      	adds	r1, r3, #4
 8007e7a:	6031      	str	r1, [r6, #0]
 8007e7c:	0606      	lsls	r6, r0, #24
 8007e7e:	d501      	bpl.n	8007e84 <_printf_i+0xbc>
 8007e80:	681d      	ldr	r5, [r3, #0]
 8007e82:	e003      	b.n	8007e8c <_printf_i+0xc4>
 8007e84:	0645      	lsls	r5, r0, #25
 8007e86:	d5fb      	bpl.n	8007e80 <_printf_i+0xb8>
 8007e88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007e8c:	2d00      	cmp	r5, #0
 8007e8e:	da03      	bge.n	8007e98 <_printf_i+0xd0>
 8007e90:	232d      	movs	r3, #45	@ 0x2d
 8007e92:	426d      	negs	r5, r5
 8007e94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007e98:	4858      	ldr	r0, [pc, #352]	@ (8007ffc <_printf_i+0x234>)
 8007e9a:	230a      	movs	r3, #10
 8007e9c:	e011      	b.n	8007ec2 <_printf_i+0xfa>
 8007e9e:	6821      	ldr	r1, [r4, #0]
 8007ea0:	6833      	ldr	r3, [r6, #0]
 8007ea2:	0608      	lsls	r0, r1, #24
 8007ea4:	f853 5b04 	ldr.w	r5, [r3], #4
 8007ea8:	d402      	bmi.n	8007eb0 <_printf_i+0xe8>
 8007eaa:	0649      	lsls	r1, r1, #25
 8007eac:	bf48      	it	mi
 8007eae:	b2ad      	uxthmi	r5, r5
 8007eb0:	2f6f      	cmp	r7, #111	@ 0x6f
 8007eb2:	4852      	ldr	r0, [pc, #328]	@ (8007ffc <_printf_i+0x234>)
 8007eb4:	6033      	str	r3, [r6, #0]
 8007eb6:	bf14      	ite	ne
 8007eb8:	230a      	movne	r3, #10
 8007eba:	2308      	moveq	r3, #8
 8007ebc:	2100      	movs	r1, #0
 8007ebe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007ec2:	6866      	ldr	r6, [r4, #4]
 8007ec4:	60a6      	str	r6, [r4, #8]
 8007ec6:	2e00      	cmp	r6, #0
 8007ec8:	db05      	blt.n	8007ed6 <_printf_i+0x10e>
 8007eca:	6821      	ldr	r1, [r4, #0]
 8007ecc:	432e      	orrs	r6, r5
 8007ece:	f021 0104 	bic.w	r1, r1, #4
 8007ed2:	6021      	str	r1, [r4, #0]
 8007ed4:	d04b      	beq.n	8007f6e <_printf_i+0x1a6>
 8007ed6:	4616      	mov	r6, r2
 8007ed8:	fbb5 f1f3 	udiv	r1, r5, r3
 8007edc:	fb03 5711 	mls	r7, r3, r1, r5
 8007ee0:	5dc7      	ldrb	r7, [r0, r7]
 8007ee2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007ee6:	462f      	mov	r7, r5
 8007ee8:	42bb      	cmp	r3, r7
 8007eea:	460d      	mov	r5, r1
 8007eec:	d9f4      	bls.n	8007ed8 <_printf_i+0x110>
 8007eee:	2b08      	cmp	r3, #8
 8007ef0:	d10b      	bne.n	8007f0a <_printf_i+0x142>
 8007ef2:	6823      	ldr	r3, [r4, #0]
 8007ef4:	07df      	lsls	r7, r3, #31
 8007ef6:	d508      	bpl.n	8007f0a <_printf_i+0x142>
 8007ef8:	6923      	ldr	r3, [r4, #16]
 8007efa:	6861      	ldr	r1, [r4, #4]
 8007efc:	4299      	cmp	r1, r3
 8007efe:	bfde      	ittt	le
 8007f00:	2330      	movle	r3, #48	@ 0x30
 8007f02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007f06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007f0a:	1b92      	subs	r2, r2, r6
 8007f0c:	6122      	str	r2, [r4, #16]
 8007f0e:	f8cd a000 	str.w	sl, [sp]
 8007f12:	464b      	mov	r3, r9
 8007f14:	aa03      	add	r2, sp, #12
 8007f16:	4621      	mov	r1, r4
 8007f18:	4640      	mov	r0, r8
 8007f1a:	f7ff fee7 	bl	8007cec <_printf_common>
 8007f1e:	3001      	adds	r0, #1
 8007f20:	d14a      	bne.n	8007fb8 <_printf_i+0x1f0>
 8007f22:	f04f 30ff 	mov.w	r0, #4294967295
 8007f26:	b004      	add	sp, #16
 8007f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f2c:	6823      	ldr	r3, [r4, #0]
 8007f2e:	f043 0320 	orr.w	r3, r3, #32
 8007f32:	6023      	str	r3, [r4, #0]
 8007f34:	4832      	ldr	r0, [pc, #200]	@ (8008000 <_printf_i+0x238>)
 8007f36:	2778      	movs	r7, #120	@ 0x78
 8007f38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007f3c:	6823      	ldr	r3, [r4, #0]
 8007f3e:	6831      	ldr	r1, [r6, #0]
 8007f40:	061f      	lsls	r7, r3, #24
 8007f42:	f851 5b04 	ldr.w	r5, [r1], #4
 8007f46:	d402      	bmi.n	8007f4e <_printf_i+0x186>
 8007f48:	065f      	lsls	r7, r3, #25
 8007f4a:	bf48      	it	mi
 8007f4c:	b2ad      	uxthmi	r5, r5
 8007f4e:	6031      	str	r1, [r6, #0]
 8007f50:	07d9      	lsls	r1, r3, #31
 8007f52:	bf44      	itt	mi
 8007f54:	f043 0320 	orrmi.w	r3, r3, #32
 8007f58:	6023      	strmi	r3, [r4, #0]
 8007f5a:	b11d      	cbz	r5, 8007f64 <_printf_i+0x19c>
 8007f5c:	2310      	movs	r3, #16
 8007f5e:	e7ad      	b.n	8007ebc <_printf_i+0xf4>
 8007f60:	4826      	ldr	r0, [pc, #152]	@ (8007ffc <_printf_i+0x234>)
 8007f62:	e7e9      	b.n	8007f38 <_printf_i+0x170>
 8007f64:	6823      	ldr	r3, [r4, #0]
 8007f66:	f023 0320 	bic.w	r3, r3, #32
 8007f6a:	6023      	str	r3, [r4, #0]
 8007f6c:	e7f6      	b.n	8007f5c <_printf_i+0x194>
 8007f6e:	4616      	mov	r6, r2
 8007f70:	e7bd      	b.n	8007eee <_printf_i+0x126>
 8007f72:	6833      	ldr	r3, [r6, #0]
 8007f74:	6825      	ldr	r5, [r4, #0]
 8007f76:	6961      	ldr	r1, [r4, #20]
 8007f78:	1d18      	adds	r0, r3, #4
 8007f7a:	6030      	str	r0, [r6, #0]
 8007f7c:	062e      	lsls	r6, r5, #24
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	d501      	bpl.n	8007f86 <_printf_i+0x1be>
 8007f82:	6019      	str	r1, [r3, #0]
 8007f84:	e002      	b.n	8007f8c <_printf_i+0x1c4>
 8007f86:	0668      	lsls	r0, r5, #25
 8007f88:	d5fb      	bpl.n	8007f82 <_printf_i+0x1ba>
 8007f8a:	8019      	strh	r1, [r3, #0]
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	6123      	str	r3, [r4, #16]
 8007f90:	4616      	mov	r6, r2
 8007f92:	e7bc      	b.n	8007f0e <_printf_i+0x146>
 8007f94:	6833      	ldr	r3, [r6, #0]
 8007f96:	1d1a      	adds	r2, r3, #4
 8007f98:	6032      	str	r2, [r6, #0]
 8007f9a:	681e      	ldr	r6, [r3, #0]
 8007f9c:	6862      	ldr	r2, [r4, #4]
 8007f9e:	2100      	movs	r1, #0
 8007fa0:	4630      	mov	r0, r6
 8007fa2:	f7f8 f99d 	bl	80002e0 <memchr>
 8007fa6:	b108      	cbz	r0, 8007fac <_printf_i+0x1e4>
 8007fa8:	1b80      	subs	r0, r0, r6
 8007faa:	6060      	str	r0, [r4, #4]
 8007fac:	6863      	ldr	r3, [r4, #4]
 8007fae:	6123      	str	r3, [r4, #16]
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007fb6:	e7aa      	b.n	8007f0e <_printf_i+0x146>
 8007fb8:	6923      	ldr	r3, [r4, #16]
 8007fba:	4632      	mov	r2, r6
 8007fbc:	4649      	mov	r1, r9
 8007fbe:	4640      	mov	r0, r8
 8007fc0:	47d0      	blx	sl
 8007fc2:	3001      	adds	r0, #1
 8007fc4:	d0ad      	beq.n	8007f22 <_printf_i+0x15a>
 8007fc6:	6823      	ldr	r3, [r4, #0]
 8007fc8:	079b      	lsls	r3, r3, #30
 8007fca:	d413      	bmi.n	8007ff4 <_printf_i+0x22c>
 8007fcc:	68e0      	ldr	r0, [r4, #12]
 8007fce:	9b03      	ldr	r3, [sp, #12]
 8007fd0:	4298      	cmp	r0, r3
 8007fd2:	bfb8      	it	lt
 8007fd4:	4618      	movlt	r0, r3
 8007fd6:	e7a6      	b.n	8007f26 <_printf_i+0x15e>
 8007fd8:	2301      	movs	r3, #1
 8007fda:	4632      	mov	r2, r6
 8007fdc:	4649      	mov	r1, r9
 8007fde:	4640      	mov	r0, r8
 8007fe0:	47d0      	blx	sl
 8007fe2:	3001      	adds	r0, #1
 8007fe4:	d09d      	beq.n	8007f22 <_printf_i+0x15a>
 8007fe6:	3501      	adds	r5, #1
 8007fe8:	68e3      	ldr	r3, [r4, #12]
 8007fea:	9903      	ldr	r1, [sp, #12]
 8007fec:	1a5b      	subs	r3, r3, r1
 8007fee:	42ab      	cmp	r3, r5
 8007ff0:	dcf2      	bgt.n	8007fd8 <_printf_i+0x210>
 8007ff2:	e7eb      	b.n	8007fcc <_printf_i+0x204>
 8007ff4:	2500      	movs	r5, #0
 8007ff6:	f104 0619 	add.w	r6, r4, #25
 8007ffa:	e7f5      	b.n	8007fe8 <_printf_i+0x220>
 8007ffc:	0800a6ea 	.word	0x0800a6ea
 8008000:	0800a6fb 	.word	0x0800a6fb

08008004 <std>:
 8008004:	2300      	movs	r3, #0
 8008006:	b510      	push	{r4, lr}
 8008008:	4604      	mov	r4, r0
 800800a:	e9c0 3300 	strd	r3, r3, [r0]
 800800e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008012:	6083      	str	r3, [r0, #8]
 8008014:	8181      	strh	r1, [r0, #12]
 8008016:	6643      	str	r3, [r0, #100]	@ 0x64
 8008018:	81c2      	strh	r2, [r0, #14]
 800801a:	6183      	str	r3, [r0, #24]
 800801c:	4619      	mov	r1, r3
 800801e:	2208      	movs	r2, #8
 8008020:	305c      	adds	r0, #92	@ 0x5c
 8008022:	f000 f92a 	bl	800827a <memset>
 8008026:	4b0d      	ldr	r3, [pc, #52]	@ (800805c <std+0x58>)
 8008028:	6263      	str	r3, [r4, #36]	@ 0x24
 800802a:	4b0d      	ldr	r3, [pc, #52]	@ (8008060 <std+0x5c>)
 800802c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800802e:	4b0d      	ldr	r3, [pc, #52]	@ (8008064 <std+0x60>)
 8008030:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008032:	4b0d      	ldr	r3, [pc, #52]	@ (8008068 <std+0x64>)
 8008034:	6323      	str	r3, [r4, #48]	@ 0x30
 8008036:	4b0d      	ldr	r3, [pc, #52]	@ (800806c <std+0x68>)
 8008038:	6224      	str	r4, [r4, #32]
 800803a:	429c      	cmp	r4, r3
 800803c:	d006      	beq.n	800804c <std+0x48>
 800803e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008042:	4294      	cmp	r4, r2
 8008044:	d002      	beq.n	800804c <std+0x48>
 8008046:	33d0      	adds	r3, #208	@ 0xd0
 8008048:	429c      	cmp	r4, r3
 800804a:	d105      	bne.n	8008058 <std+0x54>
 800804c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008050:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008054:	f000 b98e 	b.w	8008374 <__retarget_lock_init_recursive>
 8008058:	bd10      	pop	{r4, pc}
 800805a:	bf00      	nop
 800805c:	080081f5 	.word	0x080081f5
 8008060:	08008217 	.word	0x08008217
 8008064:	0800824f 	.word	0x0800824f
 8008068:	08008273 	.word	0x08008273
 800806c:	240004a0 	.word	0x240004a0

08008070 <stdio_exit_handler>:
 8008070:	4a02      	ldr	r2, [pc, #8]	@ (800807c <stdio_exit_handler+0xc>)
 8008072:	4903      	ldr	r1, [pc, #12]	@ (8008080 <stdio_exit_handler+0x10>)
 8008074:	4803      	ldr	r0, [pc, #12]	@ (8008084 <stdio_exit_handler+0x14>)
 8008076:	f000 b869 	b.w	800814c <_fwalk_sglue>
 800807a:	bf00      	nop
 800807c:	24000010 	.word	0x24000010
 8008080:	08009e95 	.word	0x08009e95
 8008084:	24000020 	.word	0x24000020

08008088 <cleanup_stdio>:
 8008088:	6841      	ldr	r1, [r0, #4]
 800808a:	4b0c      	ldr	r3, [pc, #48]	@ (80080bc <cleanup_stdio+0x34>)
 800808c:	4299      	cmp	r1, r3
 800808e:	b510      	push	{r4, lr}
 8008090:	4604      	mov	r4, r0
 8008092:	d001      	beq.n	8008098 <cleanup_stdio+0x10>
 8008094:	f001 fefe 	bl	8009e94 <_fflush_r>
 8008098:	68a1      	ldr	r1, [r4, #8]
 800809a:	4b09      	ldr	r3, [pc, #36]	@ (80080c0 <cleanup_stdio+0x38>)
 800809c:	4299      	cmp	r1, r3
 800809e:	d002      	beq.n	80080a6 <cleanup_stdio+0x1e>
 80080a0:	4620      	mov	r0, r4
 80080a2:	f001 fef7 	bl	8009e94 <_fflush_r>
 80080a6:	68e1      	ldr	r1, [r4, #12]
 80080a8:	4b06      	ldr	r3, [pc, #24]	@ (80080c4 <cleanup_stdio+0x3c>)
 80080aa:	4299      	cmp	r1, r3
 80080ac:	d004      	beq.n	80080b8 <cleanup_stdio+0x30>
 80080ae:	4620      	mov	r0, r4
 80080b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080b4:	f001 beee 	b.w	8009e94 <_fflush_r>
 80080b8:	bd10      	pop	{r4, pc}
 80080ba:	bf00      	nop
 80080bc:	240004a0 	.word	0x240004a0
 80080c0:	24000508 	.word	0x24000508
 80080c4:	24000570 	.word	0x24000570

080080c8 <global_stdio_init.part.0>:
 80080c8:	b510      	push	{r4, lr}
 80080ca:	4b0b      	ldr	r3, [pc, #44]	@ (80080f8 <global_stdio_init.part.0+0x30>)
 80080cc:	4c0b      	ldr	r4, [pc, #44]	@ (80080fc <global_stdio_init.part.0+0x34>)
 80080ce:	4a0c      	ldr	r2, [pc, #48]	@ (8008100 <global_stdio_init.part.0+0x38>)
 80080d0:	601a      	str	r2, [r3, #0]
 80080d2:	4620      	mov	r0, r4
 80080d4:	2200      	movs	r2, #0
 80080d6:	2104      	movs	r1, #4
 80080d8:	f7ff ff94 	bl	8008004 <std>
 80080dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80080e0:	2201      	movs	r2, #1
 80080e2:	2109      	movs	r1, #9
 80080e4:	f7ff ff8e 	bl	8008004 <std>
 80080e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80080ec:	2202      	movs	r2, #2
 80080ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080f2:	2112      	movs	r1, #18
 80080f4:	f7ff bf86 	b.w	8008004 <std>
 80080f8:	240005d8 	.word	0x240005d8
 80080fc:	240004a0 	.word	0x240004a0
 8008100:	08008071 	.word	0x08008071

08008104 <__sfp_lock_acquire>:
 8008104:	4801      	ldr	r0, [pc, #4]	@ (800810c <__sfp_lock_acquire+0x8>)
 8008106:	f000 b936 	b.w	8008376 <__retarget_lock_acquire_recursive>
 800810a:	bf00      	nop
 800810c:	240005e1 	.word	0x240005e1

08008110 <__sfp_lock_release>:
 8008110:	4801      	ldr	r0, [pc, #4]	@ (8008118 <__sfp_lock_release+0x8>)
 8008112:	f000 b931 	b.w	8008378 <__retarget_lock_release_recursive>
 8008116:	bf00      	nop
 8008118:	240005e1 	.word	0x240005e1

0800811c <__sinit>:
 800811c:	b510      	push	{r4, lr}
 800811e:	4604      	mov	r4, r0
 8008120:	f7ff fff0 	bl	8008104 <__sfp_lock_acquire>
 8008124:	6a23      	ldr	r3, [r4, #32]
 8008126:	b11b      	cbz	r3, 8008130 <__sinit+0x14>
 8008128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800812c:	f7ff bff0 	b.w	8008110 <__sfp_lock_release>
 8008130:	4b04      	ldr	r3, [pc, #16]	@ (8008144 <__sinit+0x28>)
 8008132:	6223      	str	r3, [r4, #32]
 8008134:	4b04      	ldr	r3, [pc, #16]	@ (8008148 <__sinit+0x2c>)
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1f5      	bne.n	8008128 <__sinit+0xc>
 800813c:	f7ff ffc4 	bl	80080c8 <global_stdio_init.part.0>
 8008140:	e7f2      	b.n	8008128 <__sinit+0xc>
 8008142:	bf00      	nop
 8008144:	08008089 	.word	0x08008089
 8008148:	240005d8 	.word	0x240005d8

0800814c <_fwalk_sglue>:
 800814c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008150:	4607      	mov	r7, r0
 8008152:	4688      	mov	r8, r1
 8008154:	4614      	mov	r4, r2
 8008156:	2600      	movs	r6, #0
 8008158:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800815c:	f1b9 0901 	subs.w	r9, r9, #1
 8008160:	d505      	bpl.n	800816e <_fwalk_sglue+0x22>
 8008162:	6824      	ldr	r4, [r4, #0]
 8008164:	2c00      	cmp	r4, #0
 8008166:	d1f7      	bne.n	8008158 <_fwalk_sglue+0xc>
 8008168:	4630      	mov	r0, r6
 800816a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800816e:	89ab      	ldrh	r3, [r5, #12]
 8008170:	2b01      	cmp	r3, #1
 8008172:	d907      	bls.n	8008184 <_fwalk_sglue+0x38>
 8008174:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008178:	3301      	adds	r3, #1
 800817a:	d003      	beq.n	8008184 <_fwalk_sglue+0x38>
 800817c:	4629      	mov	r1, r5
 800817e:	4638      	mov	r0, r7
 8008180:	47c0      	blx	r8
 8008182:	4306      	orrs	r6, r0
 8008184:	3568      	adds	r5, #104	@ 0x68
 8008186:	e7e9      	b.n	800815c <_fwalk_sglue+0x10>

08008188 <sniprintf>:
 8008188:	b40c      	push	{r2, r3}
 800818a:	b530      	push	{r4, r5, lr}
 800818c:	4b18      	ldr	r3, [pc, #96]	@ (80081f0 <sniprintf+0x68>)
 800818e:	1e0c      	subs	r4, r1, #0
 8008190:	681d      	ldr	r5, [r3, #0]
 8008192:	b09d      	sub	sp, #116	@ 0x74
 8008194:	da08      	bge.n	80081a8 <sniprintf+0x20>
 8008196:	238b      	movs	r3, #139	@ 0x8b
 8008198:	602b      	str	r3, [r5, #0]
 800819a:	f04f 30ff 	mov.w	r0, #4294967295
 800819e:	b01d      	add	sp, #116	@ 0x74
 80081a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80081a4:	b002      	add	sp, #8
 80081a6:	4770      	bx	lr
 80081a8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80081ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80081b0:	f04f 0300 	mov.w	r3, #0
 80081b4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80081b6:	bf14      	ite	ne
 80081b8:	f104 33ff 	addne.w	r3, r4, #4294967295
 80081bc:	4623      	moveq	r3, r4
 80081be:	9304      	str	r3, [sp, #16]
 80081c0:	9307      	str	r3, [sp, #28]
 80081c2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80081c6:	9002      	str	r0, [sp, #8]
 80081c8:	9006      	str	r0, [sp, #24]
 80081ca:	f8ad 3016 	strh.w	r3, [sp, #22]
 80081ce:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80081d0:	ab21      	add	r3, sp, #132	@ 0x84
 80081d2:	a902      	add	r1, sp, #8
 80081d4:	4628      	mov	r0, r5
 80081d6:	9301      	str	r3, [sp, #4]
 80081d8:	f001 fb9a 	bl	8009910 <_svfiprintf_r>
 80081dc:	1c43      	adds	r3, r0, #1
 80081de:	bfbc      	itt	lt
 80081e0:	238b      	movlt	r3, #139	@ 0x8b
 80081e2:	602b      	strlt	r3, [r5, #0]
 80081e4:	2c00      	cmp	r4, #0
 80081e6:	d0da      	beq.n	800819e <sniprintf+0x16>
 80081e8:	9b02      	ldr	r3, [sp, #8]
 80081ea:	2200      	movs	r2, #0
 80081ec:	701a      	strb	r2, [r3, #0]
 80081ee:	e7d6      	b.n	800819e <sniprintf+0x16>
 80081f0:	2400001c 	.word	0x2400001c

080081f4 <__sread>:
 80081f4:	b510      	push	{r4, lr}
 80081f6:	460c      	mov	r4, r1
 80081f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081fc:	f000 f86c 	bl	80082d8 <_read_r>
 8008200:	2800      	cmp	r0, #0
 8008202:	bfab      	itete	ge
 8008204:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008206:	89a3      	ldrhlt	r3, [r4, #12]
 8008208:	181b      	addge	r3, r3, r0
 800820a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800820e:	bfac      	ite	ge
 8008210:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008212:	81a3      	strhlt	r3, [r4, #12]
 8008214:	bd10      	pop	{r4, pc}

08008216 <__swrite>:
 8008216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800821a:	461f      	mov	r7, r3
 800821c:	898b      	ldrh	r3, [r1, #12]
 800821e:	05db      	lsls	r3, r3, #23
 8008220:	4605      	mov	r5, r0
 8008222:	460c      	mov	r4, r1
 8008224:	4616      	mov	r6, r2
 8008226:	d505      	bpl.n	8008234 <__swrite+0x1e>
 8008228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800822c:	2302      	movs	r3, #2
 800822e:	2200      	movs	r2, #0
 8008230:	f000 f840 	bl	80082b4 <_lseek_r>
 8008234:	89a3      	ldrh	r3, [r4, #12]
 8008236:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800823a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800823e:	81a3      	strh	r3, [r4, #12]
 8008240:	4632      	mov	r2, r6
 8008242:	463b      	mov	r3, r7
 8008244:	4628      	mov	r0, r5
 8008246:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800824a:	f000 b857 	b.w	80082fc <_write_r>

0800824e <__sseek>:
 800824e:	b510      	push	{r4, lr}
 8008250:	460c      	mov	r4, r1
 8008252:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008256:	f000 f82d 	bl	80082b4 <_lseek_r>
 800825a:	1c43      	adds	r3, r0, #1
 800825c:	89a3      	ldrh	r3, [r4, #12]
 800825e:	bf15      	itete	ne
 8008260:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008262:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008266:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800826a:	81a3      	strheq	r3, [r4, #12]
 800826c:	bf18      	it	ne
 800826e:	81a3      	strhne	r3, [r4, #12]
 8008270:	bd10      	pop	{r4, pc}

08008272 <__sclose>:
 8008272:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008276:	f000 b80d 	b.w	8008294 <_close_r>

0800827a <memset>:
 800827a:	4402      	add	r2, r0
 800827c:	4603      	mov	r3, r0
 800827e:	4293      	cmp	r3, r2
 8008280:	d100      	bne.n	8008284 <memset+0xa>
 8008282:	4770      	bx	lr
 8008284:	f803 1b01 	strb.w	r1, [r3], #1
 8008288:	e7f9      	b.n	800827e <memset+0x4>
	...

0800828c <_localeconv_r>:
 800828c:	4800      	ldr	r0, [pc, #0]	@ (8008290 <_localeconv_r+0x4>)
 800828e:	4770      	bx	lr
 8008290:	2400015c 	.word	0x2400015c

08008294 <_close_r>:
 8008294:	b538      	push	{r3, r4, r5, lr}
 8008296:	4d06      	ldr	r5, [pc, #24]	@ (80082b0 <_close_r+0x1c>)
 8008298:	2300      	movs	r3, #0
 800829a:	4604      	mov	r4, r0
 800829c:	4608      	mov	r0, r1
 800829e:	602b      	str	r3, [r5, #0]
 80082a0:	f7f9 faa9 	bl	80017f6 <_close>
 80082a4:	1c43      	adds	r3, r0, #1
 80082a6:	d102      	bne.n	80082ae <_close_r+0x1a>
 80082a8:	682b      	ldr	r3, [r5, #0]
 80082aa:	b103      	cbz	r3, 80082ae <_close_r+0x1a>
 80082ac:	6023      	str	r3, [r4, #0]
 80082ae:	bd38      	pop	{r3, r4, r5, pc}
 80082b0:	240005dc 	.word	0x240005dc

080082b4 <_lseek_r>:
 80082b4:	b538      	push	{r3, r4, r5, lr}
 80082b6:	4d07      	ldr	r5, [pc, #28]	@ (80082d4 <_lseek_r+0x20>)
 80082b8:	4604      	mov	r4, r0
 80082ba:	4608      	mov	r0, r1
 80082bc:	4611      	mov	r1, r2
 80082be:	2200      	movs	r2, #0
 80082c0:	602a      	str	r2, [r5, #0]
 80082c2:	461a      	mov	r2, r3
 80082c4:	f7f9 fabe 	bl	8001844 <_lseek>
 80082c8:	1c43      	adds	r3, r0, #1
 80082ca:	d102      	bne.n	80082d2 <_lseek_r+0x1e>
 80082cc:	682b      	ldr	r3, [r5, #0]
 80082ce:	b103      	cbz	r3, 80082d2 <_lseek_r+0x1e>
 80082d0:	6023      	str	r3, [r4, #0]
 80082d2:	bd38      	pop	{r3, r4, r5, pc}
 80082d4:	240005dc 	.word	0x240005dc

080082d8 <_read_r>:
 80082d8:	b538      	push	{r3, r4, r5, lr}
 80082da:	4d07      	ldr	r5, [pc, #28]	@ (80082f8 <_read_r+0x20>)
 80082dc:	4604      	mov	r4, r0
 80082de:	4608      	mov	r0, r1
 80082e0:	4611      	mov	r1, r2
 80082e2:	2200      	movs	r2, #0
 80082e4:	602a      	str	r2, [r5, #0]
 80082e6:	461a      	mov	r2, r3
 80082e8:	f7f9 fa4c 	bl	8001784 <_read>
 80082ec:	1c43      	adds	r3, r0, #1
 80082ee:	d102      	bne.n	80082f6 <_read_r+0x1e>
 80082f0:	682b      	ldr	r3, [r5, #0]
 80082f2:	b103      	cbz	r3, 80082f6 <_read_r+0x1e>
 80082f4:	6023      	str	r3, [r4, #0]
 80082f6:	bd38      	pop	{r3, r4, r5, pc}
 80082f8:	240005dc 	.word	0x240005dc

080082fc <_write_r>:
 80082fc:	b538      	push	{r3, r4, r5, lr}
 80082fe:	4d07      	ldr	r5, [pc, #28]	@ (800831c <_write_r+0x20>)
 8008300:	4604      	mov	r4, r0
 8008302:	4608      	mov	r0, r1
 8008304:	4611      	mov	r1, r2
 8008306:	2200      	movs	r2, #0
 8008308:	602a      	str	r2, [r5, #0]
 800830a:	461a      	mov	r2, r3
 800830c:	f7f9 fa57 	bl	80017be <_write>
 8008310:	1c43      	adds	r3, r0, #1
 8008312:	d102      	bne.n	800831a <_write_r+0x1e>
 8008314:	682b      	ldr	r3, [r5, #0]
 8008316:	b103      	cbz	r3, 800831a <_write_r+0x1e>
 8008318:	6023      	str	r3, [r4, #0]
 800831a:	bd38      	pop	{r3, r4, r5, pc}
 800831c:	240005dc 	.word	0x240005dc

08008320 <__errno>:
 8008320:	4b01      	ldr	r3, [pc, #4]	@ (8008328 <__errno+0x8>)
 8008322:	6818      	ldr	r0, [r3, #0]
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	2400001c 	.word	0x2400001c

0800832c <__libc_init_array>:
 800832c:	b570      	push	{r4, r5, r6, lr}
 800832e:	4d0d      	ldr	r5, [pc, #52]	@ (8008364 <__libc_init_array+0x38>)
 8008330:	4c0d      	ldr	r4, [pc, #52]	@ (8008368 <__libc_init_array+0x3c>)
 8008332:	1b64      	subs	r4, r4, r5
 8008334:	10a4      	asrs	r4, r4, #2
 8008336:	2600      	movs	r6, #0
 8008338:	42a6      	cmp	r6, r4
 800833a:	d109      	bne.n	8008350 <__libc_init_array+0x24>
 800833c:	4d0b      	ldr	r5, [pc, #44]	@ (800836c <__libc_init_array+0x40>)
 800833e:	4c0c      	ldr	r4, [pc, #48]	@ (8008370 <__libc_init_array+0x44>)
 8008340:	f002 f826 	bl	800a390 <_init>
 8008344:	1b64      	subs	r4, r4, r5
 8008346:	10a4      	asrs	r4, r4, #2
 8008348:	2600      	movs	r6, #0
 800834a:	42a6      	cmp	r6, r4
 800834c:	d105      	bne.n	800835a <__libc_init_array+0x2e>
 800834e:	bd70      	pop	{r4, r5, r6, pc}
 8008350:	f855 3b04 	ldr.w	r3, [r5], #4
 8008354:	4798      	blx	r3
 8008356:	3601      	adds	r6, #1
 8008358:	e7ee      	b.n	8008338 <__libc_init_array+0xc>
 800835a:	f855 3b04 	ldr.w	r3, [r5], #4
 800835e:	4798      	blx	r3
 8008360:	3601      	adds	r6, #1
 8008362:	e7f2      	b.n	800834a <__libc_init_array+0x1e>
 8008364:	0800aa54 	.word	0x0800aa54
 8008368:	0800aa54 	.word	0x0800aa54
 800836c:	0800aa54 	.word	0x0800aa54
 8008370:	0800aa58 	.word	0x0800aa58

08008374 <__retarget_lock_init_recursive>:
 8008374:	4770      	bx	lr

08008376 <__retarget_lock_acquire_recursive>:
 8008376:	4770      	bx	lr

08008378 <__retarget_lock_release_recursive>:
 8008378:	4770      	bx	lr

0800837a <memcpy>:
 800837a:	440a      	add	r2, r1
 800837c:	4291      	cmp	r1, r2
 800837e:	f100 33ff 	add.w	r3, r0, #4294967295
 8008382:	d100      	bne.n	8008386 <memcpy+0xc>
 8008384:	4770      	bx	lr
 8008386:	b510      	push	{r4, lr}
 8008388:	f811 4b01 	ldrb.w	r4, [r1], #1
 800838c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008390:	4291      	cmp	r1, r2
 8008392:	d1f9      	bne.n	8008388 <memcpy+0xe>
 8008394:	bd10      	pop	{r4, pc}

08008396 <quorem>:
 8008396:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800839a:	6903      	ldr	r3, [r0, #16]
 800839c:	690c      	ldr	r4, [r1, #16]
 800839e:	42a3      	cmp	r3, r4
 80083a0:	4607      	mov	r7, r0
 80083a2:	db7e      	blt.n	80084a2 <quorem+0x10c>
 80083a4:	3c01      	subs	r4, #1
 80083a6:	f101 0814 	add.w	r8, r1, #20
 80083aa:	00a3      	lsls	r3, r4, #2
 80083ac:	f100 0514 	add.w	r5, r0, #20
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80083b6:	9301      	str	r3, [sp, #4]
 80083b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80083bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80083c0:	3301      	adds	r3, #1
 80083c2:	429a      	cmp	r2, r3
 80083c4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80083c8:	fbb2 f6f3 	udiv	r6, r2, r3
 80083cc:	d32e      	bcc.n	800842c <quorem+0x96>
 80083ce:	f04f 0a00 	mov.w	sl, #0
 80083d2:	46c4      	mov	ip, r8
 80083d4:	46ae      	mov	lr, r5
 80083d6:	46d3      	mov	fp, sl
 80083d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80083dc:	b298      	uxth	r0, r3
 80083de:	fb06 a000 	mla	r0, r6, r0, sl
 80083e2:	0c02      	lsrs	r2, r0, #16
 80083e4:	0c1b      	lsrs	r3, r3, #16
 80083e6:	fb06 2303 	mla	r3, r6, r3, r2
 80083ea:	f8de 2000 	ldr.w	r2, [lr]
 80083ee:	b280      	uxth	r0, r0
 80083f0:	b292      	uxth	r2, r2
 80083f2:	1a12      	subs	r2, r2, r0
 80083f4:	445a      	add	r2, fp
 80083f6:	f8de 0000 	ldr.w	r0, [lr]
 80083fa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80083fe:	b29b      	uxth	r3, r3
 8008400:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008404:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008408:	b292      	uxth	r2, r2
 800840a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800840e:	45e1      	cmp	r9, ip
 8008410:	f84e 2b04 	str.w	r2, [lr], #4
 8008414:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008418:	d2de      	bcs.n	80083d8 <quorem+0x42>
 800841a:	9b00      	ldr	r3, [sp, #0]
 800841c:	58eb      	ldr	r3, [r5, r3]
 800841e:	b92b      	cbnz	r3, 800842c <quorem+0x96>
 8008420:	9b01      	ldr	r3, [sp, #4]
 8008422:	3b04      	subs	r3, #4
 8008424:	429d      	cmp	r5, r3
 8008426:	461a      	mov	r2, r3
 8008428:	d32f      	bcc.n	800848a <quorem+0xf4>
 800842a:	613c      	str	r4, [r7, #16]
 800842c:	4638      	mov	r0, r7
 800842e:	f001 f90b 	bl	8009648 <__mcmp>
 8008432:	2800      	cmp	r0, #0
 8008434:	db25      	blt.n	8008482 <quorem+0xec>
 8008436:	4629      	mov	r1, r5
 8008438:	2000      	movs	r0, #0
 800843a:	f858 2b04 	ldr.w	r2, [r8], #4
 800843e:	f8d1 c000 	ldr.w	ip, [r1]
 8008442:	fa1f fe82 	uxth.w	lr, r2
 8008446:	fa1f f38c 	uxth.w	r3, ip
 800844a:	eba3 030e 	sub.w	r3, r3, lr
 800844e:	4403      	add	r3, r0
 8008450:	0c12      	lsrs	r2, r2, #16
 8008452:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008456:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800845a:	b29b      	uxth	r3, r3
 800845c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008460:	45c1      	cmp	r9, r8
 8008462:	f841 3b04 	str.w	r3, [r1], #4
 8008466:	ea4f 4022 	mov.w	r0, r2, asr #16
 800846a:	d2e6      	bcs.n	800843a <quorem+0xa4>
 800846c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008470:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008474:	b922      	cbnz	r2, 8008480 <quorem+0xea>
 8008476:	3b04      	subs	r3, #4
 8008478:	429d      	cmp	r5, r3
 800847a:	461a      	mov	r2, r3
 800847c:	d30b      	bcc.n	8008496 <quorem+0x100>
 800847e:	613c      	str	r4, [r7, #16]
 8008480:	3601      	adds	r6, #1
 8008482:	4630      	mov	r0, r6
 8008484:	b003      	add	sp, #12
 8008486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800848a:	6812      	ldr	r2, [r2, #0]
 800848c:	3b04      	subs	r3, #4
 800848e:	2a00      	cmp	r2, #0
 8008490:	d1cb      	bne.n	800842a <quorem+0x94>
 8008492:	3c01      	subs	r4, #1
 8008494:	e7c6      	b.n	8008424 <quorem+0x8e>
 8008496:	6812      	ldr	r2, [r2, #0]
 8008498:	3b04      	subs	r3, #4
 800849a:	2a00      	cmp	r2, #0
 800849c:	d1ef      	bne.n	800847e <quorem+0xe8>
 800849e:	3c01      	subs	r4, #1
 80084a0:	e7ea      	b.n	8008478 <quorem+0xe2>
 80084a2:	2000      	movs	r0, #0
 80084a4:	e7ee      	b.n	8008484 <quorem+0xee>
	...

080084a8 <_dtoa_r>:
 80084a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084ac:	ed2d 8b02 	vpush	{d8}
 80084b0:	69c7      	ldr	r7, [r0, #28]
 80084b2:	b091      	sub	sp, #68	@ 0x44
 80084b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80084b8:	ec55 4b10 	vmov	r4, r5, d0
 80084bc:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 80084be:	9107      	str	r1, [sp, #28]
 80084c0:	4681      	mov	r9, r0
 80084c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80084c4:	930d      	str	r3, [sp, #52]	@ 0x34
 80084c6:	b97f      	cbnz	r7, 80084e8 <_dtoa_r+0x40>
 80084c8:	2010      	movs	r0, #16
 80084ca:	f000 fd95 	bl	8008ff8 <malloc>
 80084ce:	4602      	mov	r2, r0
 80084d0:	f8c9 001c 	str.w	r0, [r9, #28]
 80084d4:	b920      	cbnz	r0, 80084e0 <_dtoa_r+0x38>
 80084d6:	4ba0      	ldr	r3, [pc, #640]	@ (8008758 <_dtoa_r+0x2b0>)
 80084d8:	21ef      	movs	r1, #239	@ 0xef
 80084da:	48a0      	ldr	r0, [pc, #640]	@ (800875c <_dtoa_r+0x2b4>)
 80084dc:	f001 fdc0 	bl	800a060 <__assert_func>
 80084e0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80084e4:	6007      	str	r7, [r0, #0]
 80084e6:	60c7      	str	r7, [r0, #12]
 80084e8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80084ec:	6819      	ldr	r1, [r3, #0]
 80084ee:	b159      	cbz	r1, 8008508 <_dtoa_r+0x60>
 80084f0:	685a      	ldr	r2, [r3, #4]
 80084f2:	604a      	str	r2, [r1, #4]
 80084f4:	2301      	movs	r3, #1
 80084f6:	4093      	lsls	r3, r2
 80084f8:	608b      	str	r3, [r1, #8]
 80084fa:	4648      	mov	r0, r9
 80084fc:	f000 fe72 	bl	80091e4 <_Bfree>
 8008500:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008504:	2200      	movs	r2, #0
 8008506:	601a      	str	r2, [r3, #0]
 8008508:	1e2b      	subs	r3, r5, #0
 800850a:	bfbb      	ittet	lt
 800850c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008510:	9303      	strlt	r3, [sp, #12]
 8008512:	2300      	movge	r3, #0
 8008514:	2201      	movlt	r2, #1
 8008516:	bfac      	ite	ge
 8008518:	6033      	strge	r3, [r6, #0]
 800851a:	6032      	strlt	r2, [r6, #0]
 800851c:	4b90      	ldr	r3, [pc, #576]	@ (8008760 <_dtoa_r+0x2b8>)
 800851e:	9e03      	ldr	r6, [sp, #12]
 8008520:	43b3      	bics	r3, r6
 8008522:	d110      	bne.n	8008546 <_dtoa_r+0x9e>
 8008524:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008526:	f242 730f 	movw	r3, #9999	@ 0x270f
 800852a:	6013      	str	r3, [r2, #0]
 800852c:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8008530:	4323      	orrs	r3, r4
 8008532:	f000 84e6 	beq.w	8008f02 <_dtoa_r+0xa5a>
 8008536:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008538:	4f8a      	ldr	r7, [pc, #552]	@ (8008764 <_dtoa_r+0x2bc>)
 800853a:	2b00      	cmp	r3, #0
 800853c:	f000 84e8 	beq.w	8008f10 <_dtoa_r+0xa68>
 8008540:	1cfb      	adds	r3, r7, #3
 8008542:	f000 bce3 	b.w	8008f0c <_dtoa_r+0xa64>
 8008546:	ed9d 8b02 	vldr	d8, [sp, #8]
 800854a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800854e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008552:	d10a      	bne.n	800856a <_dtoa_r+0xc2>
 8008554:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008556:	2301      	movs	r3, #1
 8008558:	6013      	str	r3, [r2, #0]
 800855a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800855c:	b113      	cbz	r3, 8008564 <_dtoa_r+0xbc>
 800855e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008560:	4b81      	ldr	r3, [pc, #516]	@ (8008768 <_dtoa_r+0x2c0>)
 8008562:	6013      	str	r3, [r2, #0]
 8008564:	4f81      	ldr	r7, [pc, #516]	@ (800876c <_dtoa_r+0x2c4>)
 8008566:	f000 bcd3 	b.w	8008f10 <_dtoa_r+0xa68>
 800856a:	aa0e      	add	r2, sp, #56	@ 0x38
 800856c:	a90f      	add	r1, sp, #60	@ 0x3c
 800856e:	4648      	mov	r0, r9
 8008570:	eeb0 0b48 	vmov.f64	d0, d8
 8008574:	f001 f918 	bl	80097a8 <__d2b>
 8008578:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800857c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800857e:	9001      	str	r0, [sp, #4]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d045      	beq.n	8008610 <_dtoa_r+0x168>
 8008584:	eeb0 7b48 	vmov.f64	d7, d8
 8008588:	ee18 1a90 	vmov	r1, s17
 800858c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008590:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8008594:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008598:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800859c:	2500      	movs	r5, #0
 800859e:	ee07 1a90 	vmov	s15, r1
 80085a2:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 80085a6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008740 <_dtoa_r+0x298>
 80085aa:	ee37 7b46 	vsub.f64	d7, d7, d6
 80085ae:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8008748 <_dtoa_r+0x2a0>
 80085b2:	eea7 6b05 	vfma.f64	d6, d7, d5
 80085b6:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8008750 <_dtoa_r+0x2a8>
 80085ba:	ee07 3a90 	vmov	s15, r3
 80085be:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 80085c2:	eeb0 7b46 	vmov.f64	d7, d6
 80085c6:	eea4 7b05 	vfma.f64	d7, d4, d5
 80085ca:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 80085ce:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80085d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085d6:	ee16 8a90 	vmov	r8, s13
 80085da:	d508      	bpl.n	80085ee <_dtoa_r+0x146>
 80085dc:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80085e0:	eeb4 6b47 	vcmp.f64	d6, d7
 80085e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085e8:	bf18      	it	ne
 80085ea:	f108 38ff 	addne.w	r8, r8, #4294967295
 80085ee:	f1b8 0f16 	cmp.w	r8, #22
 80085f2:	d82b      	bhi.n	800864c <_dtoa_r+0x1a4>
 80085f4:	495e      	ldr	r1, [pc, #376]	@ (8008770 <_dtoa_r+0x2c8>)
 80085f6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80085fa:	ed91 7b00 	vldr	d7, [r1]
 80085fe:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8008602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008606:	d501      	bpl.n	800860c <_dtoa_r+0x164>
 8008608:	f108 38ff 	add.w	r8, r8, #4294967295
 800860c:	2100      	movs	r1, #0
 800860e:	e01e      	b.n	800864e <_dtoa_r+0x1a6>
 8008610:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008612:	4413      	add	r3, r2
 8008614:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8008618:	2920      	cmp	r1, #32
 800861a:	bfc1      	itttt	gt
 800861c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8008620:	408e      	lslgt	r6, r1
 8008622:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8008626:	fa24 f101 	lsrgt.w	r1, r4, r1
 800862a:	bfd6      	itet	le
 800862c:	f1c1 0120 	rsble	r1, r1, #32
 8008630:	4331      	orrgt	r1, r6
 8008632:	fa04 f101 	lslle.w	r1, r4, r1
 8008636:	ee07 1a90 	vmov	s15, r1
 800863a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800863e:	3b01      	subs	r3, #1
 8008640:	ee17 1a90 	vmov	r1, s15
 8008644:	2501      	movs	r5, #1
 8008646:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800864a:	e7a8      	b.n	800859e <_dtoa_r+0xf6>
 800864c:	2101      	movs	r1, #1
 800864e:	1ad2      	subs	r2, r2, r3
 8008650:	1e53      	subs	r3, r2, #1
 8008652:	9306      	str	r3, [sp, #24]
 8008654:	bf45      	ittet	mi
 8008656:	f1c2 0301 	rsbmi	r3, r2, #1
 800865a:	9304      	strmi	r3, [sp, #16]
 800865c:	2300      	movpl	r3, #0
 800865e:	2300      	movmi	r3, #0
 8008660:	bf4c      	ite	mi
 8008662:	9306      	strmi	r3, [sp, #24]
 8008664:	9304      	strpl	r3, [sp, #16]
 8008666:	f1b8 0f00 	cmp.w	r8, #0
 800866a:	910c      	str	r1, [sp, #48]	@ 0x30
 800866c:	db18      	blt.n	80086a0 <_dtoa_r+0x1f8>
 800866e:	9b06      	ldr	r3, [sp, #24]
 8008670:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8008674:	4443      	add	r3, r8
 8008676:	9306      	str	r3, [sp, #24]
 8008678:	2300      	movs	r3, #0
 800867a:	9a07      	ldr	r2, [sp, #28]
 800867c:	2a09      	cmp	r2, #9
 800867e:	d845      	bhi.n	800870c <_dtoa_r+0x264>
 8008680:	2a05      	cmp	r2, #5
 8008682:	bfc4      	itt	gt
 8008684:	3a04      	subgt	r2, #4
 8008686:	9207      	strgt	r2, [sp, #28]
 8008688:	9a07      	ldr	r2, [sp, #28]
 800868a:	f1a2 0202 	sub.w	r2, r2, #2
 800868e:	bfcc      	ite	gt
 8008690:	2400      	movgt	r4, #0
 8008692:	2401      	movle	r4, #1
 8008694:	2a03      	cmp	r2, #3
 8008696:	d844      	bhi.n	8008722 <_dtoa_r+0x27a>
 8008698:	e8df f002 	tbb	[pc, r2]
 800869c:	0b173634 	.word	0x0b173634
 80086a0:	9b04      	ldr	r3, [sp, #16]
 80086a2:	2200      	movs	r2, #0
 80086a4:	eba3 0308 	sub.w	r3, r3, r8
 80086a8:	9304      	str	r3, [sp, #16]
 80086aa:	920a      	str	r2, [sp, #40]	@ 0x28
 80086ac:	f1c8 0300 	rsb	r3, r8, #0
 80086b0:	e7e3      	b.n	800867a <_dtoa_r+0x1d2>
 80086b2:	2201      	movs	r2, #1
 80086b4:	9208      	str	r2, [sp, #32]
 80086b6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086b8:	eb08 0b02 	add.w	fp, r8, r2
 80086bc:	f10b 0a01 	add.w	sl, fp, #1
 80086c0:	4652      	mov	r2, sl
 80086c2:	2a01      	cmp	r2, #1
 80086c4:	bfb8      	it	lt
 80086c6:	2201      	movlt	r2, #1
 80086c8:	e006      	b.n	80086d8 <_dtoa_r+0x230>
 80086ca:	2201      	movs	r2, #1
 80086cc:	9208      	str	r2, [sp, #32]
 80086ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80086d0:	2a00      	cmp	r2, #0
 80086d2:	dd29      	ble.n	8008728 <_dtoa_r+0x280>
 80086d4:	4693      	mov	fp, r2
 80086d6:	4692      	mov	sl, r2
 80086d8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 80086dc:	2100      	movs	r1, #0
 80086de:	2004      	movs	r0, #4
 80086e0:	f100 0614 	add.w	r6, r0, #20
 80086e4:	4296      	cmp	r6, r2
 80086e6:	d926      	bls.n	8008736 <_dtoa_r+0x28e>
 80086e8:	6079      	str	r1, [r7, #4]
 80086ea:	4648      	mov	r0, r9
 80086ec:	9305      	str	r3, [sp, #20]
 80086ee:	f000 fd39 	bl	8009164 <_Balloc>
 80086f2:	9b05      	ldr	r3, [sp, #20]
 80086f4:	4607      	mov	r7, r0
 80086f6:	2800      	cmp	r0, #0
 80086f8:	d13e      	bne.n	8008778 <_dtoa_r+0x2d0>
 80086fa:	4b1e      	ldr	r3, [pc, #120]	@ (8008774 <_dtoa_r+0x2cc>)
 80086fc:	4602      	mov	r2, r0
 80086fe:	f240 11af 	movw	r1, #431	@ 0x1af
 8008702:	e6ea      	b.n	80084da <_dtoa_r+0x32>
 8008704:	2200      	movs	r2, #0
 8008706:	e7e1      	b.n	80086cc <_dtoa_r+0x224>
 8008708:	2200      	movs	r2, #0
 800870a:	e7d3      	b.n	80086b4 <_dtoa_r+0x20c>
 800870c:	2401      	movs	r4, #1
 800870e:	2200      	movs	r2, #0
 8008710:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8008714:	f04f 3bff 	mov.w	fp, #4294967295
 8008718:	2100      	movs	r1, #0
 800871a:	46da      	mov	sl, fp
 800871c:	2212      	movs	r2, #18
 800871e:	9109      	str	r1, [sp, #36]	@ 0x24
 8008720:	e7da      	b.n	80086d8 <_dtoa_r+0x230>
 8008722:	2201      	movs	r2, #1
 8008724:	9208      	str	r2, [sp, #32]
 8008726:	e7f5      	b.n	8008714 <_dtoa_r+0x26c>
 8008728:	f04f 0b01 	mov.w	fp, #1
 800872c:	46da      	mov	sl, fp
 800872e:	465a      	mov	r2, fp
 8008730:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8008734:	e7d0      	b.n	80086d8 <_dtoa_r+0x230>
 8008736:	3101      	adds	r1, #1
 8008738:	0040      	lsls	r0, r0, #1
 800873a:	e7d1      	b.n	80086e0 <_dtoa_r+0x238>
 800873c:	f3af 8000 	nop.w
 8008740:	636f4361 	.word	0x636f4361
 8008744:	3fd287a7 	.word	0x3fd287a7
 8008748:	8b60c8b3 	.word	0x8b60c8b3
 800874c:	3fc68a28 	.word	0x3fc68a28
 8008750:	509f79fb 	.word	0x509f79fb
 8008754:	3fd34413 	.word	0x3fd34413
 8008758:	0800a719 	.word	0x0800a719
 800875c:	0800a730 	.word	0x0800a730
 8008760:	7ff00000 	.word	0x7ff00000
 8008764:	0800a715 	.word	0x0800a715
 8008768:	0800a6e9 	.word	0x0800a6e9
 800876c:	0800a6e8 	.word	0x0800a6e8
 8008770:	0800a880 	.word	0x0800a880
 8008774:	0800a788 	.word	0x0800a788
 8008778:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800877c:	f1ba 0f0e 	cmp.w	sl, #14
 8008780:	6010      	str	r0, [r2, #0]
 8008782:	d86e      	bhi.n	8008862 <_dtoa_r+0x3ba>
 8008784:	2c00      	cmp	r4, #0
 8008786:	d06c      	beq.n	8008862 <_dtoa_r+0x3ba>
 8008788:	f1b8 0f00 	cmp.w	r8, #0
 800878c:	f340 80b4 	ble.w	80088f8 <_dtoa_r+0x450>
 8008790:	4ac8      	ldr	r2, [pc, #800]	@ (8008ab4 <_dtoa_r+0x60c>)
 8008792:	f008 010f 	and.w	r1, r8, #15
 8008796:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800879a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800879e:	ed92 7b00 	vldr	d7, [r2]
 80087a2:	ea4f 1128 	mov.w	r1, r8, asr #4
 80087a6:	f000 809b 	beq.w	80088e0 <_dtoa_r+0x438>
 80087aa:	4ac3      	ldr	r2, [pc, #780]	@ (8008ab8 <_dtoa_r+0x610>)
 80087ac:	ed92 6b08 	vldr	d6, [r2, #32]
 80087b0:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80087b4:	ed8d 6b02 	vstr	d6, [sp, #8]
 80087b8:	f001 010f 	and.w	r1, r1, #15
 80087bc:	2203      	movs	r2, #3
 80087be:	48be      	ldr	r0, [pc, #760]	@ (8008ab8 <_dtoa_r+0x610>)
 80087c0:	2900      	cmp	r1, #0
 80087c2:	f040 808f 	bne.w	80088e4 <_dtoa_r+0x43c>
 80087c6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80087ca:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80087ce:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087d2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 80087d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80087d8:	2900      	cmp	r1, #0
 80087da:	f000 80b3 	beq.w	8008944 <_dtoa_r+0x49c>
 80087de:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80087e2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80087e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ea:	f140 80ab 	bpl.w	8008944 <_dtoa_r+0x49c>
 80087ee:	f1ba 0f00 	cmp.w	sl, #0
 80087f2:	f000 80a7 	beq.w	8008944 <_dtoa_r+0x49c>
 80087f6:	f1bb 0f00 	cmp.w	fp, #0
 80087fa:	dd30      	ble.n	800885e <_dtoa_r+0x3b6>
 80087fc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8008800:	ee27 7b06 	vmul.f64	d7, d7, d6
 8008804:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008808:	f108 31ff 	add.w	r1, r8, #4294967295
 800880c:	9105      	str	r1, [sp, #20]
 800880e:	3201      	adds	r2, #1
 8008810:	465c      	mov	r4, fp
 8008812:	ed9d 6b02 	vldr	d6, [sp, #8]
 8008816:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800881a:	ee07 2a90 	vmov	s15, r2
 800881e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8008822:	eea7 5b06 	vfma.f64	d5, d7, d6
 8008826:	ee15 2a90 	vmov	r2, s11
 800882a:	ec51 0b15 	vmov	r0, r1, d5
 800882e:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8008832:	2c00      	cmp	r4, #0
 8008834:	f040 808a 	bne.w	800894c <_dtoa_r+0x4a4>
 8008838:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800883c:	ee36 6b47 	vsub.f64	d6, d6, d7
 8008840:	ec41 0b17 	vmov	d7, r0, r1
 8008844:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800884c:	f300 826a 	bgt.w	8008d24 <_dtoa_r+0x87c>
 8008850:	eeb1 7b47 	vneg.f64	d7, d7
 8008854:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8008858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800885c:	d423      	bmi.n	80088a6 <_dtoa_r+0x3fe>
 800885e:	ed8d 8b02 	vstr	d8, [sp, #8]
 8008862:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008864:	2a00      	cmp	r2, #0
 8008866:	f2c0 8129 	blt.w	8008abc <_dtoa_r+0x614>
 800886a:	f1b8 0f0e 	cmp.w	r8, #14
 800886e:	f300 8125 	bgt.w	8008abc <_dtoa_r+0x614>
 8008872:	4b90      	ldr	r3, [pc, #576]	@ (8008ab4 <_dtoa_r+0x60c>)
 8008874:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008878:	ed93 6b00 	vldr	d6, [r3]
 800887c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800887e:	2b00      	cmp	r3, #0
 8008880:	f280 80c8 	bge.w	8008a14 <_dtoa_r+0x56c>
 8008884:	f1ba 0f00 	cmp.w	sl, #0
 8008888:	f300 80c4 	bgt.w	8008a14 <_dtoa_r+0x56c>
 800888c:	d10b      	bne.n	80088a6 <_dtoa_r+0x3fe>
 800888e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8008892:	ee26 6b07 	vmul.f64	d6, d6, d7
 8008896:	ed9d 7b02 	vldr	d7, [sp, #8]
 800889a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800889e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80088a2:	f2c0 823c 	blt.w	8008d1e <_dtoa_r+0x876>
 80088a6:	2400      	movs	r4, #0
 80088a8:	4625      	mov	r5, r4
 80088aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088ac:	43db      	mvns	r3, r3
 80088ae:	9305      	str	r3, [sp, #20]
 80088b0:	463e      	mov	r6, r7
 80088b2:	f04f 0800 	mov.w	r8, #0
 80088b6:	4621      	mov	r1, r4
 80088b8:	4648      	mov	r0, r9
 80088ba:	f000 fc93 	bl	80091e4 <_Bfree>
 80088be:	2d00      	cmp	r5, #0
 80088c0:	f000 80a2 	beq.w	8008a08 <_dtoa_r+0x560>
 80088c4:	f1b8 0f00 	cmp.w	r8, #0
 80088c8:	d005      	beq.n	80088d6 <_dtoa_r+0x42e>
 80088ca:	45a8      	cmp	r8, r5
 80088cc:	d003      	beq.n	80088d6 <_dtoa_r+0x42e>
 80088ce:	4641      	mov	r1, r8
 80088d0:	4648      	mov	r0, r9
 80088d2:	f000 fc87 	bl	80091e4 <_Bfree>
 80088d6:	4629      	mov	r1, r5
 80088d8:	4648      	mov	r0, r9
 80088da:	f000 fc83 	bl	80091e4 <_Bfree>
 80088de:	e093      	b.n	8008a08 <_dtoa_r+0x560>
 80088e0:	2202      	movs	r2, #2
 80088e2:	e76c      	b.n	80087be <_dtoa_r+0x316>
 80088e4:	07cc      	lsls	r4, r1, #31
 80088e6:	d504      	bpl.n	80088f2 <_dtoa_r+0x44a>
 80088e8:	ed90 6b00 	vldr	d6, [r0]
 80088ec:	3201      	adds	r2, #1
 80088ee:	ee27 7b06 	vmul.f64	d7, d7, d6
 80088f2:	1049      	asrs	r1, r1, #1
 80088f4:	3008      	adds	r0, #8
 80088f6:	e763      	b.n	80087c0 <_dtoa_r+0x318>
 80088f8:	d022      	beq.n	8008940 <_dtoa_r+0x498>
 80088fa:	f1c8 0100 	rsb	r1, r8, #0
 80088fe:	4a6d      	ldr	r2, [pc, #436]	@ (8008ab4 <_dtoa_r+0x60c>)
 8008900:	f001 000f 	and.w	r0, r1, #15
 8008904:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8008908:	ed92 7b00 	vldr	d7, [r2]
 800890c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8008910:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008914:	4868      	ldr	r0, [pc, #416]	@ (8008ab8 <_dtoa_r+0x610>)
 8008916:	1109      	asrs	r1, r1, #4
 8008918:	2400      	movs	r4, #0
 800891a:	2202      	movs	r2, #2
 800891c:	b929      	cbnz	r1, 800892a <_dtoa_r+0x482>
 800891e:	2c00      	cmp	r4, #0
 8008920:	f43f af57 	beq.w	80087d2 <_dtoa_r+0x32a>
 8008924:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008928:	e753      	b.n	80087d2 <_dtoa_r+0x32a>
 800892a:	07ce      	lsls	r6, r1, #31
 800892c:	d505      	bpl.n	800893a <_dtoa_r+0x492>
 800892e:	ed90 6b00 	vldr	d6, [r0]
 8008932:	3201      	adds	r2, #1
 8008934:	2401      	movs	r4, #1
 8008936:	ee27 7b06 	vmul.f64	d7, d7, d6
 800893a:	1049      	asrs	r1, r1, #1
 800893c:	3008      	adds	r0, #8
 800893e:	e7ed      	b.n	800891c <_dtoa_r+0x474>
 8008940:	2202      	movs	r2, #2
 8008942:	e746      	b.n	80087d2 <_dtoa_r+0x32a>
 8008944:	f8cd 8014 	str.w	r8, [sp, #20]
 8008948:	4654      	mov	r4, sl
 800894a:	e762      	b.n	8008812 <_dtoa_r+0x36a>
 800894c:	4a59      	ldr	r2, [pc, #356]	@ (8008ab4 <_dtoa_r+0x60c>)
 800894e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8008952:	ed12 4b02 	vldr	d4, [r2, #-8]
 8008956:	9a08      	ldr	r2, [sp, #32]
 8008958:	ec41 0b17 	vmov	d7, r0, r1
 800895c:	443c      	add	r4, r7
 800895e:	b34a      	cbz	r2, 80089b4 <_dtoa_r+0x50c>
 8008960:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8008964:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8008968:	463e      	mov	r6, r7
 800896a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800896e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8008972:	ee35 7b47 	vsub.f64	d7, d5, d7
 8008976:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800897a:	ee14 2a90 	vmov	r2, s9
 800897e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8008982:	3230      	adds	r2, #48	@ 0x30
 8008984:	ee36 6b45 	vsub.f64	d6, d6, d5
 8008988:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800898c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008990:	f806 2b01 	strb.w	r2, [r6], #1
 8008994:	d438      	bmi.n	8008a08 <_dtoa_r+0x560>
 8008996:	ee32 5b46 	vsub.f64	d5, d2, d6
 800899a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800899e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089a2:	d46e      	bmi.n	8008a82 <_dtoa_r+0x5da>
 80089a4:	42a6      	cmp	r6, r4
 80089a6:	f43f af5a 	beq.w	800885e <_dtoa_r+0x3b6>
 80089aa:	ee27 7b03 	vmul.f64	d7, d7, d3
 80089ae:	ee26 6b03 	vmul.f64	d6, d6, d3
 80089b2:	e7e0      	b.n	8008976 <_dtoa_r+0x4ce>
 80089b4:	4621      	mov	r1, r4
 80089b6:	463e      	mov	r6, r7
 80089b8:	ee27 7b04 	vmul.f64	d7, d7, d4
 80089bc:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 80089c0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80089c4:	ee14 2a90 	vmov	r2, s9
 80089c8:	3230      	adds	r2, #48	@ 0x30
 80089ca:	f806 2b01 	strb.w	r2, [r6], #1
 80089ce:	42a6      	cmp	r6, r4
 80089d0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80089d4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80089d8:	d119      	bne.n	8008a0e <_dtoa_r+0x566>
 80089da:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 80089de:	ee37 4b05 	vadd.f64	d4, d7, d5
 80089e2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80089e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ea:	dc4a      	bgt.n	8008a82 <_dtoa_r+0x5da>
 80089ec:	ee35 5b47 	vsub.f64	d5, d5, d7
 80089f0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80089f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089f8:	f57f af31 	bpl.w	800885e <_dtoa_r+0x3b6>
 80089fc:	460e      	mov	r6, r1
 80089fe:	3901      	subs	r1, #1
 8008a00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008a04:	2b30      	cmp	r3, #48	@ 0x30
 8008a06:	d0f9      	beq.n	80089fc <_dtoa_r+0x554>
 8008a08:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8008a0c:	e027      	b.n	8008a5e <_dtoa_r+0x5b6>
 8008a0e:	ee26 6b03 	vmul.f64	d6, d6, d3
 8008a12:	e7d5      	b.n	80089c0 <_dtoa_r+0x518>
 8008a14:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a18:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8008a1c:	463e      	mov	r6, r7
 8008a1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8008a22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8008a26:	ee15 3a10 	vmov	r3, s10
 8008a2a:	3330      	adds	r3, #48	@ 0x30
 8008a2c:	f806 3b01 	strb.w	r3, [r6], #1
 8008a30:	1bf3      	subs	r3, r6, r7
 8008a32:	459a      	cmp	sl, r3
 8008a34:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8008a38:	eea3 7b46 	vfms.f64	d7, d3, d6
 8008a3c:	d132      	bne.n	8008aa4 <_dtoa_r+0x5fc>
 8008a3e:	ee37 7b07 	vadd.f64	d7, d7, d7
 8008a42:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8008a46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a4a:	dc18      	bgt.n	8008a7e <_dtoa_r+0x5d6>
 8008a4c:	eeb4 7b46 	vcmp.f64	d7, d6
 8008a50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a54:	d103      	bne.n	8008a5e <_dtoa_r+0x5b6>
 8008a56:	ee15 3a10 	vmov	r3, s10
 8008a5a:	07db      	lsls	r3, r3, #31
 8008a5c:	d40f      	bmi.n	8008a7e <_dtoa_r+0x5d6>
 8008a5e:	9901      	ldr	r1, [sp, #4]
 8008a60:	4648      	mov	r0, r9
 8008a62:	f000 fbbf 	bl	80091e4 <_Bfree>
 8008a66:	2300      	movs	r3, #0
 8008a68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a6a:	7033      	strb	r3, [r6, #0]
 8008a6c:	f108 0301 	add.w	r3, r8, #1
 8008a70:	6013      	str	r3, [r2, #0]
 8008a72:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	f000 824b 	beq.w	8008f10 <_dtoa_r+0xa68>
 8008a7a:	601e      	str	r6, [r3, #0]
 8008a7c:	e248      	b.n	8008f10 <_dtoa_r+0xa68>
 8008a7e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008a82:	4633      	mov	r3, r6
 8008a84:	461e      	mov	r6, r3
 8008a86:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a8a:	2a39      	cmp	r2, #57	@ 0x39
 8008a8c:	d106      	bne.n	8008a9c <_dtoa_r+0x5f4>
 8008a8e:	429f      	cmp	r7, r3
 8008a90:	d1f8      	bne.n	8008a84 <_dtoa_r+0x5dc>
 8008a92:	9a05      	ldr	r2, [sp, #20]
 8008a94:	3201      	adds	r2, #1
 8008a96:	9205      	str	r2, [sp, #20]
 8008a98:	2230      	movs	r2, #48	@ 0x30
 8008a9a:	703a      	strb	r2, [r7, #0]
 8008a9c:	781a      	ldrb	r2, [r3, #0]
 8008a9e:	3201      	adds	r2, #1
 8008aa0:	701a      	strb	r2, [r3, #0]
 8008aa2:	e7b1      	b.n	8008a08 <_dtoa_r+0x560>
 8008aa4:	ee27 7b04 	vmul.f64	d7, d7, d4
 8008aa8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8008aac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008ab0:	d1b5      	bne.n	8008a1e <_dtoa_r+0x576>
 8008ab2:	e7d4      	b.n	8008a5e <_dtoa_r+0x5b6>
 8008ab4:	0800a880 	.word	0x0800a880
 8008ab8:	0800a858 	.word	0x0800a858
 8008abc:	9908      	ldr	r1, [sp, #32]
 8008abe:	2900      	cmp	r1, #0
 8008ac0:	f000 80e9 	beq.w	8008c96 <_dtoa_r+0x7ee>
 8008ac4:	9907      	ldr	r1, [sp, #28]
 8008ac6:	2901      	cmp	r1, #1
 8008ac8:	f300 80cb 	bgt.w	8008c62 <_dtoa_r+0x7ba>
 8008acc:	2d00      	cmp	r5, #0
 8008ace:	f000 80c4 	beq.w	8008c5a <_dtoa_r+0x7b2>
 8008ad2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008ad6:	9e04      	ldr	r6, [sp, #16]
 8008ad8:	461c      	mov	r4, r3
 8008ada:	9305      	str	r3, [sp, #20]
 8008adc:	9b04      	ldr	r3, [sp, #16]
 8008ade:	4413      	add	r3, r2
 8008ae0:	9304      	str	r3, [sp, #16]
 8008ae2:	9b06      	ldr	r3, [sp, #24]
 8008ae4:	2101      	movs	r1, #1
 8008ae6:	4413      	add	r3, r2
 8008ae8:	4648      	mov	r0, r9
 8008aea:	9306      	str	r3, [sp, #24]
 8008aec:	f000 fc2e 	bl	800934c <__i2b>
 8008af0:	9b05      	ldr	r3, [sp, #20]
 8008af2:	4605      	mov	r5, r0
 8008af4:	b166      	cbz	r6, 8008b10 <_dtoa_r+0x668>
 8008af6:	9a06      	ldr	r2, [sp, #24]
 8008af8:	2a00      	cmp	r2, #0
 8008afa:	dd09      	ble.n	8008b10 <_dtoa_r+0x668>
 8008afc:	42b2      	cmp	r2, r6
 8008afe:	9904      	ldr	r1, [sp, #16]
 8008b00:	bfa8      	it	ge
 8008b02:	4632      	movge	r2, r6
 8008b04:	1a89      	subs	r1, r1, r2
 8008b06:	9104      	str	r1, [sp, #16]
 8008b08:	9906      	ldr	r1, [sp, #24]
 8008b0a:	1ab6      	subs	r6, r6, r2
 8008b0c:	1a8a      	subs	r2, r1, r2
 8008b0e:	9206      	str	r2, [sp, #24]
 8008b10:	b30b      	cbz	r3, 8008b56 <_dtoa_r+0x6ae>
 8008b12:	9a08      	ldr	r2, [sp, #32]
 8008b14:	2a00      	cmp	r2, #0
 8008b16:	f000 80c5 	beq.w	8008ca4 <_dtoa_r+0x7fc>
 8008b1a:	2c00      	cmp	r4, #0
 8008b1c:	f000 80bf 	beq.w	8008c9e <_dtoa_r+0x7f6>
 8008b20:	4629      	mov	r1, r5
 8008b22:	4622      	mov	r2, r4
 8008b24:	4648      	mov	r0, r9
 8008b26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b28:	f000 fcc8 	bl	80094bc <__pow5mult>
 8008b2c:	9a01      	ldr	r2, [sp, #4]
 8008b2e:	4601      	mov	r1, r0
 8008b30:	4605      	mov	r5, r0
 8008b32:	4648      	mov	r0, r9
 8008b34:	f000 fc20 	bl	8009378 <__multiply>
 8008b38:	9901      	ldr	r1, [sp, #4]
 8008b3a:	9005      	str	r0, [sp, #20]
 8008b3c:	4648      	mov	r0, r9
 8008b3e:	f000 fb51 	bl	80091e4 <_Bfree>
 8008b42:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b44:	1b1b      	subs	r3, r3, r4
 8008b46:	f000 80b0 	beq.w	8008caa <_dtoa_r+0x802>
 8008b4a:	9905      	ldr	r1, [sp, #20]
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	4648      	mov	r0, r9
 8008b50:	f000 fcb4 	bl	80094bc <__pow5mult>
 8008b54:	9001      	str	r0, [sp, #4]
 8008b56:	2101      	movs	r1, #1
 8008b58:	4648      	mov	r0, r9
 8008b5a:	f000 fbf7 	bl	800934c <__i2b>
 8008b5e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b60:	4604      	mov	r4, r0
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f000 81da 	beq.w	8008f1c <_dtoa_r+0xa74>
 8008b68:	461a      	mov	r2, r3
 8008b6a:	4601      	mov	r1, r0
 8008b6c:	4648      	mov	r0, r9
 8008b6e:	f000 fca5 	bl	80094bc <__pow5mult>
 8008b72:	9b07      	ldr	r3, [sp, #28]
 8008b74:	2b01      	cmp	r3, #1
 8008b76:	4604      	mov	r4, r0
 8008b78:	f300 80a0 	bgt.w	8008cbc <_dtoa_r+0x814>
 8008b7c:	9b02      	ldr	r3, [sp, #8]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	f040 8096 	bne.w	8008cb0 <_dtoa_r+0x808>
 8008b84:	9b03      	ldr	r3, [sp, #12]
 8008b86:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8008b8a:	2a00      	cmp	r2, #0
 8008b8c:	f040 8092 	bne.w	8008cb4 <_dtoa_r+0x80c>
 8008b90:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008b94:	0d12      	lsrs	r2, r2, #20
 8008b96:	0512      	lsls	r2, r2, #20
 8008b98:	2a00      	cmp	r2, #0
 8008b9a:	f000 808d 	beq.w	8008cb8 <_dtoa_r+0x810>
 8008b9e:	9b04      	ldr	r3, [sp, #16]
 8008ba0:	3301      	adds	r3, #1
 8008ba2:	9304      	str	r3, [sp, #16]
 8008ba4:	9b06      	ldr	r3, [sp, #24]
 8008ba6:	3301      	adds	r3, #1
 8008ba8:	9306      	str	r3, [sp, #24]
 8008baa:	2301      	movs	r3, #1
 8008bac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008bae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	f000 81b9 	beq.w	8008f28 <_dtoa_r+0xa80>
 8008bb6:	6922      	ldr	r2, [r4, #16]
 8008bb8:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8008bbc:	6910      	ldr	r0, [r2, #16]
 8008bbe:	f000 fb79 	bl	80092b4 <__hi0bits>
 8008bc2:	f1c0 0020 	rsb	r0, r0, #32
 8008bc6:	9b06      	ldr	r3, [sp, #24]
 8008bc8:	4418      	add	r0, r3
 8008bca:	f010 001f 	ands.w	r0, r0, #31
 8008bce:	f000 8081 	beq.w	8008cd4 <_dtoa_r+0x82c>
 8008bd2:	f1c0 0220 	rsb	r2, r0, #32
 8008bd6:	2a04      	cmp	r2, #4
 8008bd8:	dd73      	ble.n	8008cc2 <_dtoa_r+0x81a>
 8008bda:	9b04      	ldr	r3, [sp, #16]
 8008bdc:	f1c0 001c 	rsb	r0, r0, #28
 8008be0:	4403      	add	r3, r0
 8008be2:	9304      	str	r3, [sp, #16]
 8008be4:	9b06      	ldr	r3, [sp, #24]
 8008be6:	4406      	add	r6, r0
 8008be8:	4403      	add	r3, r0
 8008bea:	9306      	str	r3, [sp, #24]
 8008bec:	9b04      	ldr	r3, [sp, #16]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	dd05      	ble.n	8008bfe <_dtoa_r+0x756>
 8008bf2:	9901      	ldr	r1, [sp, #4]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	4648      	mov	r0, r9
 8008bf8:	f000 fcba 	bl	8009570 <__lshift>
 8008bfc:	9001      	str	r0, [sp, #4]
 8008bfe:	9b06      	ldr	r3, [sp, #24]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	dd05      	ble.n	8008c10 <_dtoa_r+0x768>
 8008c04:	4621      	mov	r1, r4
 8008c06:	461a      	mov	r2, r3
 8008c08:	4648      	mov	r0, r9
 8008c0a:	f000 fcb1 	bl	8009570 <__lshift>
 8008c0e:	4604      	mov	r4, r0
 8008c10:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d060      	beq.n	8008cd8 <_dtoa_r+0x830>
 8008c16:	9801      	ldr	r0, [sp, #4]
 8008c18:	4621      	mov	r1, r4
 8008c1a:	f000 fd15 	bl	8009648 <__mcmp>
 8008c1e:	2800      	cmp	r0, #0
 8008c20:	da5a      	bge.n	8008cd8 <_dtoa_r+0x830>
 8008c22:	f108 33ff 	add.w	r3, r8, #4294967295
 8008c26:	9305      	str	r3, [sp, #20]
 8008c28:	9901      	ldr	r1, [sp, #4]
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	220a      	movs	r2, #10
 8008c2e:	4648      	mov	r0, r9
 8008c30:	f000 fafa 	bl	8009228 <__multadd>
 8008c34:	9b08      	ldr	r3, [sp, #32]
 8008c36:	9001      	str	r0, [sp, #4]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	f000 8177 	beq.w	8008f2c <_dtoa_r+0xa84>
 8008c3e:	4629      	mov	r1, r5
 8008c40:	2300      	movs	r3, #0
 8008c42:	220a      	movs	r2, #10
 8008c44:	4648      	mov	r0, r9
 8008c46:	f000 faef 	bl	8009228 <__multadd>
 8008c4a:	f1bb 0f00 	cmp.w	fp, #0
 8008c4e:	4605      	mov	r5, r0
 8008c50:	dc6e      	bgt.n	8008d30 <_dtoa_r+0x888>
 8008c52:	9b07      	ldr	r3, [sp, #28]
 8008c54:	2b02      	cmp	r3, #2
 8008c56:	dc48      	bgt.n	8008cea <_dtoa_r+0x842>
 8008c58:	e06a      	b.n	8008d30 <_dtoa_r+0x888>
 8008c5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008c5c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008c60:	e739      	b.n	8008ad6 <_dtoa_r+0x62e>
 8008c62:	f10a 34ff 	add.w	r4, sl, #4294967295
 8008c66:	42a3      	cmp	r3, r4
 8008c68:	db07      	blt.n	8008c7a <_dtoa_r+0x7d2>
 8008c6a:	f1ba 0f00 	cmp.w	sl, #0
 8008c6e:	eba3 0404 	sub.w	r4, r3, r4
 8008c72:	db0b      	blt.n	8008c8c <_dtoa_r+0x7e4>
 8008c74:	9e04      	ldr	r6, [sp, #16]
 8008c76:	4652      	mov	r2, sl
 8008c78:	e72f      	b.n	8008ada <_dtoa_r+0x632>
 8008c7a:	1ae2      	subs	r2, r4, r3
 8008c7c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c7e:	9e04      	ldr	r6, [sp, #16]
 8008c80:	4413      	add	r3, r2
 8008c82:	930a      	str	r3, [sp, #40]	@ 0x28
 8008c84:	4652      	mov	r2, sl
 8008c86:	4623      	mov	r3, r4
 8008c88:	2400      	movs	r4, #0
 8008c8a:	e726      	b.n	8008ada <_dtoa_r+0x632>
 8008c8c:	9a04      	ldr	r2, [sp, #16]
 8008c8e:	eba2 060a 	sub.w	r6, r2, sl
 8008c92:	2200      	movs	r2, #0
 8008c94:	e721      	b.n	8008ada <_dtoa_r+0x632>
 8008c96:	9e04      	ldr	r6, [sp, #16]
 8008c98:	9d08      	ldr	r5, [sp, #32]
 8008c9a:	461c      	mov	r4, r3
 8008c9c:	e72a      	b.n	8008af4 <_dtoa_r+0x64c>
 8008c9e:	9a01      	ldr	r2, [sp, #4]
 8008ca0:	9205      	str	r2, [sp, #20]
 8008ca2:	e752      	b.n	8008b4a <_dtoa_r+0x6a2>
 8008ca4:	9901      	ldr	r1, [sp, #4]
 8008ca6:	461a      	mov	r2, r3
 8008ca8:	e751      	b.n	8008b4e <_dtoa_r+0x6a6>
 8008caa:	9b05      	ldr	r3, [sp, #20]
 8008cac:	9301      	str	r3, [sp, #4]
 8008cae:	e752      	b.n	8008b56 <_dtoa_r+0x6ae>
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	e77b      	b.n	8008bac <_dtoa_r+0x704>
 8008cb4:	9b02      	ldr	r3, [sp, #8]
 8008cb6:	e779      	b.n	8008bac <_dtoa_r+0x704>
 8008cb8:	920b      	str	r2, [sp, #44]	@ 0x2c
 8008cba:	e778      	b.n	8008bae <_dtoa_r+0x706>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008cc0:	e779      	b.n	8008bb6 <_dtoa_r+0x70e>
 8008cc2:	d093      	beq.n	8008bec <_dtoa_r+0x744>
 8008cc4:	9b04      	ldr	r3, [sp, #16]
 8008cc6:	321c      	adds	r2, #28
 8008cc8:	4413      	add	r3, r2
 8008cca:	9304      	str	r3, [sp, #16]
 8008ccc:	9b06      	ldr	r3, [sp, #24]
 8008cce:	4416      	add	r6, r2
 8008cd0:	4413      	add	r3, r2
 8008cd2:	e78a      	b.n	8008bea <_dtoa_r+0x742>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	e7f5      	b.n	8008cc4 <_dtoa_r+0x81c>
 8008cd8:	f1ba 0f00 	cmp.w	sl, #0
 8008cdc:	f8cd 8014 	str.w	r8, [sp, #20]
 8008ce0:	46d3      	mov	fp, sl
 8008ce2:	dc21      	bgt.n	8008d28 <_dtoa_r+0x880>
 8008ce4:	9b07      	ldr	r3, [sp, #28]
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	dd1e      	ble.n	8008d28 <_dtoa_r+0x880>
 8008cea:	f1bb 0f00 	cmp.w	fp, #0
 8008cee:	f47f addc 	bne.w	80088aa <_dtoa_r+0x402>
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	465b      	mov	r3, fp
 8008cf6:	2205      	movs	r2, #5
 8008cf8:	4648      	mov	r0, r9
 8008cfa:	f000 fa95 	bl	8009228 <__multadd>
 8008cfe:	4601      	mov	r1, r0
 8008d00:	4604      	mov	r4, r0
 8008d02:	9801      	ldr	r0, [sp, #4]
 8008d04:	f000 fca0 	bl	8009648 <__mcmp>
 8008d08:	2800      	cmp	r0, #0
 8008d0a:	f77f adce 	ble.w	80088aa <_dtoa_r+0x402>
 8008d0e:	463e      	mov	r6, r7
 8008d10:	2331      	movs	r3, #49	@ 0x31
 8008d12:	f806 3b01 	strb.w	r3, [r6], #1
 8008d16:	9b05      	ldr	r3, [sp, #20]
 8008d18:	3301      	adds	r3, #1
 8008d1a:	9305      	str	r3, [sp, #20]
 8008d1c:	e5c9      	b.n	80088b2 <_dtoa_r+0x40a>
 8008d1e:	f8cd 8014 	str.w	r8, [sp, #20]
 8008d22:	4654      	mov	r4, sl
 8008d24:	4625      	mov	r5, r4
 8008d26:	e7f2      	b.n	8008d0e <_dtoa_r+0x866>
 8008d28:	9b08      	ldr	r3, [sp, #32]
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	f000 8102 	beq.w	8008f34 <_dtoa_r+0xa8c>
 8008d30:	2e00      	cmp	r6, #0
 8008d32:	dd05      	ble.n	8008d40 <_dtoa_r+0x898>
 8008d34:	4629      	mov	r1, r5
 8008d36:	4632      	mov	r2, r6
 8008d38:	4648      	mov	r0, r9
 8008d3a:	f000 fc19 	bl	8009570 <__lshift>
 8008d3e:	4605      	mov	r5, r0
 8008d40:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d058      	beq.n	8008df8 <_dtoa_r+0x950>
 8008d46:	6869      	ldr	r1, [r5, #4]
 8008d48:	4648      	mov	r0, r9
 8008d4a:	f000 fa0b 	bl	8009164 <_Balloc>
 8008d4e:	4606      	mov	r6, r0
 8008d50:	b928      	cbnz	r0, 8008d5e <_dtoa_r+0x8b6>
 8008d52:	4b82      	ldr	r3, [pc, #520]	@ (8008f5c <_dtoa_r+0xab4>)
 8008d54:	4602      	mov	r2, r0
 8008d56:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008d5a:	f7ff bbbe 	b.w	80084da <_dtoa_r+0x32>
 8008d5e:	692a      	ldr	r2, [r5, #16]
 8008d60:	3202      	adds	r2, #2
 8008d62:	0092      	lsls	r2, r2, #2
 8008d64:	f105 010c 	add.w	r1, r5, #12
 8008d68:	300c      	adds	r0, #12
 8008d6a:	f7ff fb06 	bl	800837a <memcpy>
 8008d6e:	2201      	movs	r2, #1
 8008d70:	4631      	mov	r1, r6
 8008d72:	4648      	mov	r0, r9
 8008d74:	f000 fbfc 	bl	8009570 <__lshift>
 8008d78:	1c7b      	adds	r3, r7, #1
 8008d7a:	9304      	str	r3, [sp, #16]
 8008d7c:	eb07 030b 	add.w	r3, r7, fp
 8008d80:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d82:	9b02      	ldr	r3, [sp, #8]
 8008d84:	f003 0301 	and.w	r3, r3, #1
 8008d88:	46a8      	mov	r8, r5
 8008d8a:	9308      	str	r3, [sp, #32]
 8008d8c:	4605      	mov	r5, r0
 8008d8e:	9b04      	ldr	r3, [sp, #16]
 8008d90:	9801      	ldr	r0, [sp, #4]
 8008d92:	4621      	mov	r1, r4
 8008d94:	f103 3bff 	add.w	fp, r3, #4294967295
 8008d98:	f7ff fafd 	bl	8008396 <quorem>
 8008d9c:	4641      	mov	r1, r8
 8008d9e:	9002      	str	r0, [sp, #8]
 8008da0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008da4:	9801      	ldr	r0, [sp, #4]
 8008da6:	f000 fc4f 	bl	8009648 <__mcmp>
 8008daa:	462a      	mov	r2, r5
 8008dac:	9006      	str	r0, [sp, #24]
 8008dae:	4621      	mov	r1, r4
 8008db0:	4648      	mov	r0, r9
 8008db2:	f000 fc65 	bl	8009680 <__mdiff>
 8008db6:	68c2      	ldr	r2, [r0, #12]
 8008db8:	4606      	mov	r6, r0
 8008dba:	b9fa      	cbnz	r2, 8008dfc <_dtoa_r+0x954>
 8008dbc:	4601      	mov	r1, r0
 8008dbe:	9801      	ldr	r0, [sp, #4]
 8008dc0:	f000 fc42 	bl	8009648 <__mcmp>
 8008dc4:	4602      	mov	r2, r0
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4648      	mov	r0, r9
 8008dca:	920a      	str	r2, [sp, #40]	@ 0x28
 8008dcc:	f000 fa0a 	bl	80091e4 <_Bfree>
 8008dd0:	9b07      	ldr	r3, [sp, #28]
 8008dd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008dd4:	9e04      	ldr	r6, [sp, #16]
 8008dd6:	ea42 0103 	orr.w	r1, r2, r3
 8008dda:	9b08      	ldr	r3, [sp, #32]
 8008ddc:	4319      	orrs	r1, r3
 8008dde:	d10f      	bne.n	8008e00 <_dtoa_r+0x958>
 8008de0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008de4:	d028      	beq.n	8008e38 <_dtoa_r+0x990>
 8008de6:	9b06      	ldr	r3, [sp, #24]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	dd02      	ble.n	8008df2 <_dtoa_r+0x94a>
 8008dec:	9b02      	ldr	r3, [sp, #8]
 8008dee:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8008df2:	f88b a000 	strb.w	sl, [fp]
 8008df6:	e55e      	b.n	80088b6 <_dtoa_r+0x40e>
 8008df8:	4628      	mov	r0, r5
 8008dfa:	e7bd      	b.n	8008d78 <_dtoa_r+0x8d0>
 8008dfc:	2201      	movs	r2, #1
 8008dfe:	e7e2      	b.n	8008dc6 <_dtoa_r+0x91e>
 8008e00:	9b06      	ldr	r3, [sp, #24]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	db04      	blt.n	8008e10 <_dtoa_r+0x968>
 8008e06:	9907      	ldr	r1, [sp, #28]
 8008e08:	430b      	orrs	r3, r1
 8008e0a:	9908      	ldr	r1, [sp, #32]
 8008e0c:	430b      	orrs	r3, r1
 8008e0e:	d120      	bne.n	8008e52 <_dtoa_r+0x9aa>
 8008e10:	2a00      	cmp	r2, #0
 8008e12:	ddee      	ble.n	8008df2 <_dtoa_r+0x94a>
 8008e14:	9901      	ldr	r1, [sp, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	4648      	mov	r0, r9
 8008e1a:	f000 fba9 	bl	8009570 <__lshift>
 8008e1e:	4621      	mov	r1, r4
 8008e20:	9001      	str	r0, [sp, #4]
 8008e22:	f000 fc11 	bl	8009648 <__mcmp>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	dc03      	bgt.n	8008e32 <_dtoa_r+0x98a>
 8008e2a:	d1e2      	bne.n	8008df2 <_dtoa_r+0x94a>
 8008e2c:	f01a 0f01 	tst.w	sl, #1
 8008e30:	d0df      	beq.n	8008df2 <_dtoa_r+0x94a>
 8008e32:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008e36:	d1d9      	bne.n	8008dec <_dtoa_r+0x944>
 8008e38:	2339      	movs	r3, #57	@ 0x39
 8008e3a:	f88b 3000 	strb.w	r3, [fp]
 8008e3e:	4633      	mov	r3, r6
 8008e40:	461e      	mov	r6, r3
 8008e42:	3b01      	subs	r3, #1
 8008e44:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008e48:	2a39      	cmp	r2, #57	@ 0x39
 8008e4a:	d052      	beq.n	8008ef2 <_dtoa_r+0xa4a>
 8008e4c:	3201      	adds	r2, #1
 8008e4e:	701a      	strb	r2, [r3, #0]
 8008e50:	e531      	b.n	80088b6 <_dtoa_r+0x40e>
 8008e52:	2a00      	cmp	r2, #0
 8008e54:	dd07      	ble.n	8008e66 <_dtoa_r+0x9be>
 8008e56:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8008e5a:	d0ed      	beq.n	8008e38 <_dtoa_r+0x990>
 8008e5c:	f10a 0301 	add.w	r3, sl, #1
 8008e60:	f88b 3000 	strb.w	r3, [fp]
 8008e64:	e527      	b.n	80088b6 <_dtoa_r+0x40e>
 8008e66:	9b04      	ldr	r3, [sp, #16]
 8008e68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008e6a:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d029      	beq.n	8008ec6 <_dtoa_r+0xa1e>
 8008e72:	9901      	ldr	r1, [sp, #4]
 8008e74:	2300      	movs	r3, #0
 8008e76:	220a      	movs	r2, #10
 8008e78:	4648      	mov	r0, r9
 8008e7a:	f000 f9d5 	bl	8009228 <__multadd>
 8008e7e:	45a8      	cmp	r8, r5
 8008e80:	9001      	str	r0, [sp, #4]
 8008e82:	f04f 0300 	mov.w	r3, #0
 8008e86:	f04f 020a 	mov.w	r2, #10
 8008e8a:	4641      	mov	r1, r8
 8008e8c:	4648      	mov	r0, r9
 8008e8e:	d107      	bne.n	8008ea0 <_dtoa_r+0x9f8>
 8008e90:	f000 f9ca 	bl	8009228 <__multadd>
 8008e94:	4680      	mov	r8, r0
 8008e96:	4605      	mov	r5, r0
 8008e98:	9b04      	ldr	r3, [sp, #16]
 8008e9a:	3301      	adds	r3, #1
 8008e9c:	9304      	str	r3, [sp, #16]
 8008e9e:	e776      	b.n	8008d8e <_dtoa_r+0x8e6>
 8008ea0:	f000 f9c2 	bl	8009228 <__multadd>
 8008ea4:	4629      	mov	r1, r5
 8008ea6:	4680      	mov	r8, r0
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	220a      	movs	r2, #10
 8008eac:	4648      	mov	r0, r9
 8008eae:	f000 f9bb 	bl	8009228 <__multadd>
 8008eb2:	4605      	mov	r5, r0
 8008eb4:	e7f0      	b.n	8008e98 <_dtoa_r+0x9f0>
 8008eb6:	f1bb 0f00 	cmp.w	fp, #0
 8008eba:	bfcc      	ite	gt
 8008ebc:	465e      	movgt	r6, fp
 8008ebe:	2601      	movle	r6, #1
 8008ec0:	443e      	add	r6, r7
 8008ec2:	f04f 0800 	mov.w	r8, #0
 8008ec6:	9901      	ldr	r1, [sp, #4]
 8008ec8:	2201      	movs	r2, #1
 8008eca:	4648      	mov	r0, r9
 8008ecc:	f000 fb50 	bl	8009570 <__lshift>
 8008ed0:	4621      	mov	r1, r4
 8008ed2:	9001      	str	r0, [sp, #4]
 8008ed4:	f000 fbb8 	bl	8009648 <__mcmp>
 8008ed8:	2800      	cmp	r0, #0
 8008eda:	dcb0      	bgt.n	8008e3e <_dtoa_r+0x996>
 8008edc:	d102      	bne.n	8008ee4 <_dtoa_r+0xa3c>
 8008ede:	f01a 0f01 	tst.w	sl, #1
 8008ee2:	d1ac      	bne.n	8008e3e <_dtoa_r+0x996>
 8008ee4:	4633      	mov	r3, r6
 8008ee6:	461e      	mov	r6, r3
 8008ee8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008eec:	2a30      	cmp	r2, #48	@ 0x30
 8008eee:	d0fa      	beq.n	8008ee6 <_dtoa_r+0xa3e>
 8008ef0:	e4e1      	b.n	80088b6 <_dtoa_r+0x40e>
 8008ef2:	429f      	cmp	r7, r3
 8008ef4:	d1a4      	bne.n	8008e40 <_dtoa_r+0x998>
 8008ef6:	9b05      	ldr	r3, [sp, #20]
 8008ef8:	3301      	adds	r3, #1
 8008efa:	9305      	str	r3, [sp, #20]
 8008efc:	2331      	movs	r3, #49	@ 0x31
 8008efe:	703b      	strb	r3, [r7, #0]
 8008f00:	e4d9      	b.n	80088b6 <_dtoa_r+0x40e>
 8008f02:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008f04:	4f16      	ldr	r7, [pc, #88]	@ (8008f60 <_dtoa_r+0xab8>)
 8008f06:	b11b      	cbz	r3, 8008f10 <_dtoa_r+0xa68>
 8008f08:	f107 0308 	add.w	r3, r7, #8
 8008f0c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8008f0e:	6013      	str	r3, [r2, #0]
 8008f10:	4638      	mov	r0, r7
 8008f12:	b011      	add	sp, #68	@ 0x44
 8008f14:	ecbd 8b02 	vpop	{d8}
 8008f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f1c:	9b07      	ldr	r3, [sp, #28]
 8008f1e:	2b01      	cmp	r3, #1
 8008f20:	f77f ae2c 	ble.w	8008b7c <_dtoa_r+0x6d4>
 8008f24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f26:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008f28:	2001      	movs	r0, #1
 8008f2a:	e64c      	b.n	8008bc6 <_dtoa_r+0x71e>
 8008f2c:	f1bb 0f00 	cmp.w	fp, #0
 8008f30:	f77f aed8 	ble.w	8008ce4 <_dtoa_r+0x83c>
 8008f34:	463e      	mov	r6, r7
 8008f36:	9801      	ldr	r0, [sp, #4]
 8008f38:	4621      	mov	r1, r4
 8008f3a:	f7ff fa2c 	bl	8008396 <quorem>
 8008f3e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8008f42:	f806 ab01 	strb.w	sl, [r6], #1
 8008f46:	1bf2      	subs	r2, r6, r7
 8008f48:	4593      	cmp	fp, r2
 8008f4a:	ddb4      	ble.n	8008eb6 <_dtoa_r+0xa0e>
 8008f4c:	9901      	ldr	r1, [sp, #4]
 8008f4e:	2300      	movs	r3, #0
 8008f50:	220a      	movs	r2, #10
 8008f52:	4648      	mov	r0, r9
 8008f54:	f000 f968 	bl	8009228 <__multadd>
 8008f58:	9001      	str	r0, [sp, #4]
 8008f5a:	e7ec      	b.n	8008f36 <_dtoa_r+0xa8e>
 8008f5c:	0800a788 	.word	0x0800a788
 8008f60:	0800a70c 	.word	0x0800a70c

08008f64 <_free_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	4605      	mov	r5, r0
 8008f68:	2900      	cmp	r1, #0
 8008f6a:	d041      	beq.n	8008ff0 <_free_r+0x8c>
 8008f6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f70:	1f0c      	subs	r4, r1, #4
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	bfb8      	it	lt
 8008f76:	18e4      	addlt	r4, r4, r3
 8008f78:	f000 f8e8 	bl	800914c <__malloc_lock>
 8008f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8008ff4 <_free_r+0x90>)
 8008f7e:	6813      	ldr	r3, [r2, #0]
 8008f80:	b933      	cbnz	r3, 8008f90 <_free_r+0x2c>
 8008f82:	6063      	str	r3, [r4, #4]
 8008f84:	6014      	str	r4, [r2, #0]
 8008f86:	4628      	mov	r0, r5
 8008f88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f8c:	f000 b8e4 	b.w	8009158 <__malloc_unlock>
 8008f90:	42a3      	cmp	r3, r4
 8008f92:	d908      	bls.n	8008fa6 <_free_r+0x42>
 8008f94:	6820      	ldr	r0, [r4, #0]
 8008f96:	1821      	adds	r1, r4, r0
 8008f98:	428b      	cmp	r3, r1
 8008f9a:	bf01      	itttt	eq
 8008f9c:	6819      	ldreq	r1, [r3, #0]
 8008f9e:	685b      	ldreq	r3, [r3, #4]
 8008fa0:	1809      	addeq	r1, r1, r0
 8008fa2:	6021      	streq	r1, [r4, #0]
 8008fa4:	e7ed      	b.n	8008f82 <_free_r+0x1e>
 8008fa6:	461a      	mov	r2, r3
 8008fa8:	685b      	ldr	r3, [r3, #4]
 8008faa:	b10b      	cbz	r3, 8008fb0 <_free_r+0x4c>
 8008fac:	42a3      	cmp	r3, r4
 8008fae:	d9fa      	bls.n	8008fa6 <_free_r+0x42>
 8008fb0:	6811      	ldr	r1, [r2, #0]
 8008fb2:	1850      	adds	r0, r2, r1
 8008fb4:	42a0      	cmp	r0, r4
 8008fb6:	d10b      	bne.n	8008fd0 <_free_r+0x6c>
 8008fb8:	6820      	ldr	r0, [r4, #0]
 8008fba:	4401      	add	r1, r0
 8008fbc:	1850      	adds	r0, r2, r1
 8008fbe:	4283      	cmp	r3, r0
 8008fc0:	6011      	str	r1, [r2, #0]
 8008fc2:	d1e0      	bne.n	8008f86 <_free_r+0x22>
 8008fc4:	6818      	ldr	r0, [r3, #0]
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	6053      	str	r3, [r2, #4]
 8008fca:	4408      	add	r0, r1
 8008fcc:	6010      	str	r0, [r2, #0]
 8008fce:	e7da      	b.n	8008f86 <_free_r+0x22>
 8008fd0:	d902      	bls.n	8008fd8 <_free_r+0x74>
 8008fd2:	230c      	movs	r3, #12
 8008fd4:	602b      	str	r3, [r5, #0]
 8008fd6:	e7d6      	b.n	8008f86 <_free_r+0x22>
 8008fd8:	6820      	ldr	r0, [r4, #0]
 8008fda:	1821      	adds	r1, r4, r0
 8008fdc:	428b      	cmp	r3, r1
 8008fde:	bf04      	itt	eq
 8008fe0:	6819      	ldreq	r1, [r3, #0]
 8008fe2:	685b      	ldreq	r3, [r3, #4]
 8008fe4:	6063      	str	r3, [r4, #4]
 8008fe6:	bf04      	itt	eq
 8008fe8:	1809      	addeq	r1, r1, r0
 8008fea:	6021      	streq	r1, [r4, #0]
 8008fec:	6054      	str	r4, [r2, #4]
 8008fee:	e7ca      	b.n	8008f86 <_free_r+0x22>
 8008ff0:	bd38      	pop	{r3, r4, r5, pc}
 8008ff2:	bf00      	nop
 8008ff4:	240005e8 	.word	0x240005e8

08008ff8 <malloc>:
 8008ff8:	4b02      	ldr	r3, [pc, #8]	@ (8009004 <malloc+0xc>)
 8008ffa:	4601      	mov	r1, r0
 8008ffc:	6818      	ldr	r0, [r3, #0]
 8008ffe:	f000 b825 	b.w	800904c <_malloc_r>
 8009002:	bf00      	nop
 8009004:	2400001c 	.word	0x2400001c

08009008 <sbrk_aligned>:
 8009008:	b570      	push	{r4, r5, r6, lr}
 800900a:	4e0f      	ldr	r6, [pc, #60]	@ (8009048 <sbrk_aligned+0x40>)
 800900c:	460c      	mov	r4, r1
 800900e:	6831      	ldr	r1, [r6, #0]
 8009010:	4605      	mov	r5, r0
 8009012:	b911      	cbnz	r1, 800901a <sbrk_aligned+0x12>
 8009014:	f001 f814 	bl	800a040 <_sbrk_r>
 8009018:	6030      	str	r0, [r6, #0]
 800901a:	4621      	mov	r1, r4
 800901c:	4628      	mov	r0, r5
 800901e:	f001 f80f 	bl	800a040 <_sbrk_r>
 8009022:	1c43      	adds	r3, r0, #1
 8009024:	d103      	bne.n	800902e <sbrk_aligned+0x26>
 8009026:	f04f 34ff 	mov.w	r4, #4294967295
 800902a:	4620      	mov	r0, r4
 800902c:	bd70      	pop	{r4, r5, r6, pc}
 800902e:	1cc4      	adds	r4, r0, #3
 8009030:	f024 0403 	bic.w	r4, r4, #3
 8009034:	42a0      	cmp	r0, r4
 8009036:	d0f8      	beq.n	800902a <sbrk_aligned+0x22>
 8009038:	1a21      	subs	r1, r4, r0
 800903a:	4628      	mov	r0, r5
 800903c:	f001 f800 	bl	800a040 <_sbrk_r>
 8009040:	3001      	adds	r0, #1
 8009042:	d1f2      	bne.n	800902a <sbrk_aligned+0x22>
 8009044:	e7ef      	b.n	8009026 <sbrk_aligned+0x1e>
 8009046:	bf00      	nop
 8009048:	240005e4 	.word	0x240005e4

0800904c <_malloc_r>:
 800904c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009050:	1ccd      	adds	r5, r1, #3
 8009052:	f025 0503 	bic.w	r5, r5, #3
 8009056:	3508      	adds	r5, #8
 8009058:	2d0c      	cmp	r5, #12
 800905a:	bf38      	it	cc
 800905c:	250c      	movcc	r5, #12
 800905e:	2d00      	cmp	r5, #0
 8009060:	4606      	mov	r6, r0
 8009062:	db01      	blt.n	8009068 <_malloc_r+0x1c>
 8009064:	42a9      	cmp	r1, r5
 8009066:	d904      	bls.n	8009072 <_malloc_r+0x26>
 8009068:	230c      	movs	r3, #12
 800906a:	6033      	str	r3, [r6, #0]
 800906c:	2000      	movs	r0, #0
 800906e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009148 <_malloc_r+0xfc>
 8009076:	f000 f869 	bl	800914c <__malloc_lock>
 800907a:	f8d8 3000 	ldr.w	r3, [r8]
 800907e:	461c      	mov	r4, r3
 8009080:	bb44      	cbnz	r4, 80090d4 <_malloc_r+0x88>
 8009082:	4629      	mov	r1, r5
 8009084:	4630      	mov	r0, r6
 8009086:	f7ff ffbf 	bl	8009008 <sbrk_aligned>
 800908a:	1c43      	adds	r3, r0, #1
 800908c:	4604      	mov	r4, r0
 800908e:	d158      	bne.n	8009142 <_malloc_r+0xf6>
 8009090:	f8d8 4000 	ldr.w	r4, [r8]
 8009094:	4627      	mov	r7, r4
 8009096:	2f00      	cmp	r7, #0
 8009098:	d143      	bne.n	8009122 <_malloc_r+0xd6>
 800909a:	2c00      	cmp	r4, #0
 800909c:	d04b      	beq.n	8009136 <_malloc_r+0xea>
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	4639      	mov	r1, r7
 80090a2:	4630      	mov	r0, r6
 80090a4:	eb04 0903 	add.w	r9, r4, r3
 80090a8:	f000 ffca 	bl	800a040 <_sbrk_r>
 80090ac:	4581      	cmp	r9, r0
 80090ae:	d142      	bne.n	8009136 <_malloc_r+0xea>
 80090b0:	6821      	ldr	r1, [r4, #0]
 80090b2:	1a6d      	subs	r5, r5, r1
 80090b4:	4629      	mov	r1, r5
 80090b6:	4630      	mov	r0, r6
 80090b8:	f7ff ffa6 	bl	8009008 <sbrk_aligned>
 80090bc:	3001      	adds	r0, #1
 80090be:	d03a      	beq.n	8009136 <_malloc_r+0xea>
 80090c0:	6823      	ldr	r3, [r4, #0]
 80090c2:	442b      	add	r3, r5
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	f8d8 3000 	ldr.w	r3, [r8]
 80090ca:	685a      	ldr	r2, [r3, #4]
 80090cc:	bb62      	cbnz	r2, 8009128 <_malloc_r+0xdc>
 80090ce:	f8c8 7000 	str.w	r7, [r8]
 80090d2:	e00f      	b.n	80090f4 <_malloc_r+0xa8>
 80090d4:	6822      	ldr	r2, [r4, #0]
 80090d6:	1b52      	subs	r2, r2, r5
 80090d8:	d420      	bmi.n	800911c <_malloc_r+0xd0>
 80090da:	2a0b      	cmp	r2, #11
 80090dc:	d917      	bls.n	800910e <_malloc_r+0xc2>
 80090de:	1961      	adds	r1, r4, r5
 80090e0:	42a3      	cmp	r3, r4
 80090e2:	6025      	str	r5, [r4, #0]
 80090e4:	bf18      	it	ne
 80090e6:	6059      	strne	r1, [r3, #4]
 80090e8:	6863      	ldr	r3, [r4, #4]
 80090ea:	bf08      	it	eq
 80090ec:	f8c8 1000 	streq.w	r1, [r8]
 80090f0:	5162      	str	r2, [r4, r5]
 80090f2:	604b      	str	r3, [r1, #4]
 80090f4:	4630      	mov	r0, r6
 80090f6:	f000 f82f 	bl	8009158 <__malloc_unlock>
 80090fa:	f104 000b 	add.w	r0, r4, #11
 80090fe:	1d23      	adds	r3, r4, #4
 8009100:	f020 0007 	bic.w	r0, r0, #7
 8009104:	1ac2      	subs	r2, r0, r3
 8009106:	bf1c      	itt	ne
 8009108:	1a1b      	subne	r3, r3, r0
 800910a:	50a3      	strne	r3, [r4, r2]
 800910c:	e7af      	b.n	800906e <_malloc_r+0x22>
 800910e:	6862      	ldr	r2, [r4, #4]
 8009110:	42a3      	cmp	r3, r4
 8009112:	bf0c      	ite	eq
 8009114:	f8c8 2000 	streq.w	r2, [r8]
 8009118:	605a      	strne	r2, [r3, #4]
 800911a:	e7eb      	b.n	80090f4 <_malloc_r+0xa8>
 800911c:	4623      	mov	r3, r4
 800911e:	6864      	ldr	r4, [r4, #4]
 8009120:	e7ae      	b.n	8009080 <_malloc_r+0x34>
 8009122:	463c      	mov	r4, r7
 8009124:	687f      	ldr	r7, [r7, #4]
 8009126:	e7b6      	b.n	8009096 <_malloc_r+0x4a>
 8009128:	461a      	mov	r2, r3
 800912a:	685b      	ldr	r3, [r3, #4]
 800912c:	42a3      	cmp	r3, r4
 800912e:	d1fb      	bne.n	8009128 <_malloc_r+0xdc>
 8009130:	2300      	movs	r3, #0
 8009132:	6053      	str	r3, [r2, #4]
 8009134:	e7de      	b.n	80090f4 <_malloc_r+0xa8>
 8009136:	230c      	movs	r3, #12
 8009138:	6033      	str	r3, [r6, #0]
 800913a:	4630      	mov	r0, r6
 800913c:	f000 f80c 	bl	8009158 <__malloc_unlock>
 8009140:	e794      	b.n	800906c <_malloc_r+0x20>
 8009142:	6005      	str	r5, [r0, #0]
 8009144:	e7d6      	b.n	80090f4 <_malloc_r+0xa8>
 8009146:	bf00      	nop
 8009148:	240005e8 	.word	0x240005e8

0800914c <__malloc_lock>:
 800914c:	4801      	ldr	r0, [pc, #4]	@ (8009154 <__malloc_lock+0x8>)
 800914e:	f7ff b912 	b.w	8008376 <__retarget_lock_acquire_recursive>
 8009152:	bf00      	nop
 8009154:	240005e0 	.word	0x240005e0

08009158 <__malloc_unlock>:
 8009158:	4801      	ldr	r0, [pc, #4]	@ (8009160 <__malloc_unlock+0x8>)
 800915a:	f7ff b90d 	b.w	8008378 <__retarget_lock_release_recursive>
 800915e:	bf00      	nop
 8009160:	240005e0 	.word	0x240005e0

08009164 <_Balloc>:
 8009164:	b570      	push	{r4, r5, r6, lr}
 8009166:	69c6      	ldr	r6, [r0, #28]
 8009168:	4604      	mov	r4, r0
 800916a:	460d      	mov	r5, r1
 800916c:	b976      	cbnz	r6, 800918c <_Balloc+0x28>
 800916e:	2010      	movs	r0, #16
 8009170:	f7ff ff42 	bl	8008ff8 <malloc>
 8009174:	4602      	mov	r2, r0
 8009176:	61e0      	str	r0, [r4, #28]
 8009178:	b920      	cbnz	r0, 8009184 <_Balloc+0x20>
 800917a:	4b18      	ldr	r3, [pc, #96]	@ (80091dc <_Balloc+0x78>)
 800917c:	4818      	ldr	r0, [pc, #96]	@ (80091e0 <_Balloc+0x7c>)
 800917e:	216b      	movs	r1, #107	@ 0x6b
 8009180:	f000 ff6e 	bl	800a060 <__assert_func>
 8009184:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009188:	6006      	str	r6, [r0, #0]
 800918a:	60c6      	str	r6, [r0, #12]
 800918c:	69e6      	ldr	r6, [r4, #28]
 800918e:	68f3      	ldr	r3, [r6, #12]
 8009190:	b183      	cbz	r3, 80091b4 <_Balloc+0x50>
 8009192:	69e3      	ldr	r3, [r4, #28]
 8009194:	68db      	ldr	r3, [r3, #12]
 8009196:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800919a:	b9b8      	cbnz	r0, 80091cc <_Balloc+0x68>
 800919c:	2101      	movs	r1, #1
 800919e:	fa01 f605 	lsl.w	r6, r1, r5
 80091a2:	1d72      	adds	r2, r6, #5
 80091a4:	0092      	lsls	r2, r2, #2
 80091a6:	4620      	mov	r0, r4
 80091a8:	f000 ff78 	bl	800a09c <_calloc_r>
 80091ac:	b160      	cbz	r0, 80091c8 <_Balloc+0x64>
 80091ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80091b2:	e00e      	b.n	80091d2 <_Balloc+0x6e>
 80091b4:	2221      	movs	r2, #33	@ 0x21
 80091b6:	2104      	movs	r1, #4
 80091b8:	4620      	mov	r0, r4
 80091ba:	f000 ff6f 	bl	800a09c <_calloc_r>
 80091be:	69e3      	ldr	r3, [r4, #28]
 80091c0:	60f0      	str	r0, [r6, #12]
 80091c2:	68db      	ldr	r3, [r3, #12]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d1e4      	bne.n	8009192 <_Balloc+0x2e>
 80091c8:	2000      	movs	r0, #0
 80091ca:	bd70      	pop	{r4, r5, r6, pc}
 80091cc:	6802      	ldr	r2, [r0, #0]
 80091ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80091d2:	2300      	movs	r3, #0
 80091d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80091d8:	e7f7      	b.n	80091ca <_Balloc+0x66>
 80091da:	bf00      	nop
 80091dc:	0800a719 	.word	0x0800a719
 80091e0:	0800a799 	.word	0x0800a799

080091e4 <_Bfree>:
 80091e4:	b570      	push	{r4, r5, r6, lr}
 80091e6:	69c6      	ldr	r6, [r0, #28]
 80091e8:	4605      	mov	r5, r0
 80091ea:	460c      	mov	r4, r1
 80091ec:	b976      	cbnz	r6, 800920c <_Bfree+0x28>
 80091ee:	2010      	movs	r0, #16
 80091f0:	f7ff ff02 	bl	8008ff8 <malloc>
 80091f4:	4602      	mov	r2, r0
 80091f6:	61e8      	str	r0, [r5, #28]
 80091f8:	b920      	cbnz	r0, 8009204 <_Bfree+0x20>
 80091fa:	4b09      	ldr	r3, [pc, #36]	@ (8009220 <_Bfree+0x3c>)
 80091fc:	4809      	ldr	r0, [pc, #36]	@ (8009224 <_Bfree+0x40>)
 80091fe:	218f      	movs	r1, #143	@ 0x8f
 8009200:	f000 ff2e 	bl	800a060 <__assert_func>
 8009204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009208:	6006      	str	r6, [r0, #0]
 800920a:	60c6      	str	r6, [r0, #12]
 800920c:	b13c      	cbz	r4, 800921e <_Bfree+0x3a>
 800920e:	69eb      	ldr	r3, [r5, #28]
 8009210:	6862      	ldr	r2, [r4, #4]
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009218:	6021      	str	r1, [r4, #0]
 800921a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800921e:	bd70      	pop	{r4, r5, r6, pc}
 8009220:	0800a719 	.word	0x0800a719
 8009224:	0800a799 	.word	0x0800a799

08009228 <__multadd>:
 8009228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800922c:	690d      	ldr	r5, [r1, #16]
 800922e:	4607      	mov	r7, r0
 8009230:	460c      	mov	r4, r1
 8009232:	461e      	mov	r6, r3
 8009234:	f101 0c14 	add.w	ip, r1, #20
 8009238:	2000      	movs	r0, #0
 800923a:	f8dc 3000 	ldr.w	r3, [ip]
 800923e:	b299      	uxth	r1, r3
 8009240:	fb02 6101 	mla	r1, r2, r1, r6
 8009244:	0c1e      	lsrs	r6, r3, #16
 8009246:	0c0b      	lsrs	r3, r1, #16
 8009248:	fb02 3306 	mla	r3, r2, r6, r3
 800924c:	b289      	uxth	r1, r1
 800924e:	3001      	adds	r0, #1
 8009250:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009254:	4285      	cmp	r5, r0
 8009256:	f84c 1b04 	str.w	r1, [ip], #4
 800925a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800925e:	dcec      	bgt.n	800923a <__multadd+0x12>
 8009260:	b30e      	cbz	r6, 80092a6 <__multadd+0x7e>
 8009262:	68a3      	ldr	r3, [r4, #8]
 8009264:	42ab      	cmp	r3, r5
 8009266:	dc19      	bgt.n	800929c <__multadd+0x74>
 8009268:	6861      	ldr	r1, [r4, #4]
 800926a:	4638      	mov	r0, r7
 800926c:	3101      	adds	r1, #1
 800926e:	f7ff ff79 	bl	8009164 <_Balloc>
 8009272:	4680      	mov	r8, r0
 8009274:	b928      	cbnz	r0, 8009282 <__multadd+0x5a>
 8009276:	4602      	mov	r2, r0
 8009278:	4b0c      	ldr	r3, [pc, #48]	@ (80092ac <__multadd+0x84>)
 800927a:	480d      	ldr	r0, [pc, #52]	@ (80092b0 <__multadd+0x88>)
 800927c:	21ba      	movs	r1, #186	@ 0xba
 800927e:	f000 feef 	bl	800a060 <__assert_func>
 8009282:	6922      	ldr	r2, [r4, #16]
 8009284:	3202      	adds	r2, #2
 8009286:	f104 010c 	add.w	r1, r4, #12
 800928a:	0092      	lsls	r2, r2, #2
 800928c:	300c      	adds	r0, #12
 800928e:	f7ff f874 	bl	800837a <memcpy>
 8009292:	4621      	mov	r1, r4
 8009294:	4638      	mov	r0, r7
 8009296:	f7ff ffa5 	bl	80091e4 <_Bfree>
 800929a:	4644      	mov	r4, r8
 800929c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80092a0:	3501      	adds	r5, #1
 80092a2:	615e      	str	r6, [r3, #20]
 80092a4:	6125      	str	r5, [r4, #16]
 80092a6:	4620      	mov	r0, r4
 80092a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092ac:	0800a788 	.word	0x0800a788
 80092b0:	0800a799 	.word	0x0800a799

080092b4 <__hi0bits>:
 80092b4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80092b8:	4603      	mov	r3, r0
 80092ba:	bf36      	itet	cc
 80092bc:	0403      	lslcc	r3, r0, #16
 80092be:	2000      	movcs	r0, #0
 80092c0:	2010      	movcc	r0, #16
 80092c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80092c6:	bf3c      	itt	cc
 80092c8:	021b      	lslcc	r3, r3, #8
 80092ca:	3008      	addcc	r0, #8
 80092cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80092d0:	bf3c      	itt	cc
 80092d2:	011b      	lslcc	r3, r3, #4
 80092d4:	3004      	addcc	r0, #4
 80092d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092da:	bf3c      	itt	cc
 80092dc:	009b      	lslcc	r3, r3, #2
 80092de:	3002      	addcc	r0, #2
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	db05      	blt.n	80092f0 <__hi0bits+0x3c>
 80092e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80092e8:	f100 0001 	add.w	r0, r0, #1
 80092ec:	bf08      	it	eq
 80092ee:	2020      	moveq	r0, #32
 80092f0:	4770      	bx	lr

080092f2 <__lo0bits>:
 80092f2:	6803      	ldr	r3, [r0, #0]
 80092f4:	4602      	mov	r2, r0
 80092f6:	f013 0007 	ands.w	r0, r3, #7
 80092fa:	d00b      	beq.n	8009314 <__lo0bits+0x22>
 80092fc:	07d9      	lsls	r1, r3, #31
 80092fe:	d421      	bmi.n	8009344 <__lo0bits+0x52>
 8009300:	0798      	lsls	r0, r3, #30
 8009302:	bf49      	itett	mi
 8009304:	085b      	lsrmi	r3, r3, #1
 8009306:	089b      	lsrpl	r3, r3, #2
 8009308:	2001      	movmi	r0, #1
 800930a:	6013      	strmi	r3, [r2, #0]
 800930c:	bf5c      	itt	pl
 800930e:	6013      	strpl	r3, [r2, #0]
 8009310:	2002      	movpl	r0, #2
 8009312:	4770      	bx	lr
 8009314:	b299      	uxth	r1, r3
 8009316:	b909      	cbnz	r1, 800931c <__lo0bits+0x2a>
 8009318:	0c1b      	lsrs	r3, r3, #16
 800931a:	2010      	movs	r0, #16
 800931c:	b2d9      	uxtb	r1, r3
 800931e:	b909      	cbnz	r1, 8009324 <__lo0bits+0x32>
 8009320:	3008      	adds	r0, #8
 8009322:	0a1b      	lsrs	r3, r3, #8
 8009324:	0719      	lsls	r1, r3, #28
 8009326:	bf04      	itt	eq
 8009328:	091b      	lsreq	r3, r3, #4
 800932a:	3004      	addeq	r0, #4
 800932c:	0799      	lsls	r1, r3, #30
 800932e:	bf04      	itt	eq
 8009330:	089b      	lsreq	r3, r3, #2
 8009332:	3002      	addeq	r0, #2
 8009334:	07d9      	lsls	r1, r3, #31
 8009336:	d403      	bmi.n	8009340 <__lo0bits+0x4e>
 8009338:	085b      	lsrs	r3, r3, #1
 800933a:	f100 0001 	add.w	r0, r0, #1
 800933e:	d003      	beq.n	8009348 <__lo0bits+0x56>
 8009340:	6013      	str	r3, [r2, #0]
 8009342:	4770      	bx	lr
 8009344:	2000      	movs	r0, #0
 8009346:	4770      	bx	lr
 8009348:	2020      	movs	r0, #32
 800934a:	4770      	bx	lr

0800934c <__i2b>:
 800934c:	b510      	push	{r4, lr}
 800934e:	460c      	mov	r4, r1
 8009350:	2101      	movs	r1, #1
 8009352:	f7ff ff07 	bl	8009164 <_Balloc>
 8009356:	4602      	mov	r2, r0
 8009358:	b928      	cbnz	r0, 8009366 <__i2b+0x1a>
 800935a:	4b05      	ldr	r3, [pc, #20]	@ (8009370 <__i2b+0x24>)
 800935c:	4805      	ldr	r0, [pc, #20]	@ (8009374 <__i2b+0x28>)
 800935e:	f240 1145 	movw	r1, #325	@ 0x145
 8009362:	f000 fe7d 	bl	800a060 <__assert_func>
 8009366:	2301      	movs	r3, #1
 8009368:	6144      	str	r4, [r0, #20]
 800936a:	6103      	str	r3, [r0, #16]
 800936c:	bd10      	pop	{r4, pc}
 800936e:	bf00      	nop
 8009370:	0800a788 	.word	0x0800a788
 8009374:	0800a799 	.word	0x0800a799

08009378 <__multiply>:
 8009378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800937c:	4617      	mov	r7, r2
 800937e:	690a      	ldr	r2, [r1, #16]
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	429a      	cmp	r2, r3
 8009384:	bfa8      	it	ge
 8009386:	463b      	movge	r3, r7
 8009388:	4689      	mov	r9, r1
 800938a:	bfa4      	itt	ge
 800938c:	460f      	movge	r7, r1
 800938e:	4699      	movge	r9, r3
 8009390:	693d      	ldr	r5, [r7, #16]
 8009392:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	6879      	ldr	r1, [r7, #4]
 800939a:	eb05 060a 	add.w	r6, r5, sl
 800939e:	42b3      	cmp	r3, r6
 80093a0:	b085      	sub	sp, #20
 80093a2:	bfb8      	it	lt
 80093a4:	3101      	addlt	r1, #1
 80093a6:	f7ff fedd 	bl	8009164 <_Balloc>
 80093aa:	b930      	cbnz	r0, 80093ba <__multiply+0x42>
 80093ac:	4602      	mov	r2, r0
 80093ae:	4b41      	ldr	r3, [pc, #260]	@ (80094b4 <__multiply+0x13c>)
 80093b0:	4841      	ldr	r0, [pc, #260]	@ (80094b8 <__multiply+0x140>)
 80093b2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80093b6:	f000 fe53 	bl	800a060 <__assert_func>
 80093ba:	f100 0414 	add.w	r4, r0, #20
 80093be:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80093c2:	4623      	mov	r3, r4
 80093c4:	2200      	movs	r2, #0
 80093c6:	4573      	cmp	r3, lr
 80093c8:	d320      	bcc.n	800940c <__multiply+0x94>
 80093ca:	f107 0814 	add.w	r8, r7, #20
 80093ce:	f109 0114 	add.w	r1, r9, #20
 80093d2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80093d6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80093da:	9302      	str	r3, [sp, #8]
 80093dc:	1beb      	subs	r3, r5, r7
 80093de:	3b15      	subs	r3, #21
 80093e0:	f023 0303 	bic.w	r3, r3, #3
 80093e4:	3304      	adds	r3, #4
 80093e6:	3715      	adds	r7, #21
 80093e8:	42bd      	cmp	r5, r7
 80093ea:	bf38      	it	cc
 80093ec:	2304      	movcc	r3, #4
 80093ee:	9301      	str	r3, [sp, #4]
 80093f0:	9b02      	ldr	r3, [sp, #8]
 80093f2:	9103      	str	r1, [sp, #12]
 80093f4:	428b      	cmp	r3, r1
 80093f6:	d80c      	bhi.n	8009412 <__multiply+0x9a>
 80093f8:	2e00      	cmp	r6, #0
 80093fa:	dd03      	ble.n	8009404 <__multiply+0x8c>
 80093fc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009400:	2b00      	cmp	r3, #0
 8009402:	d055      	beq.n	80094b0 <__multiply+0x138>
 8009404:	6106      	str	r6, [r0, #16]
 8009406:	b005      	add	sp, #20
 8009408:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800940c:	f843 2b04 	str.w	r2, [r3], #4
 8009410:	e7d9      	b.n	80093c6 <__multiply+0x4e>
 8009412:	f8b1 a000 	ldrh.w	sl, [r1]
 8009416:	f1ba 0f00 	cmp.w	sl, #0
 800941a:	d01f      	beq.n	800945c <__multiply+0xe4>
 800941c:	46c4      	mov	ip, r8
 800941e:	46a1      	mov	r9, r4
 8009420:	2700      	movs	r7, #0
 8009422:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009426:	f8d9 3000 	ldr.w	r3, [r9]
 800942a:	fa1f fb82 	uxth.w	fp, r2
 800942e:	b29b      	uxth	r3, r3
 8009430:	fb0a 330b 	mla	r3, sl, fp, r3
 8009434:	443b      	add	r3, r7
 8009436:	f8d9 7000 	ldr.w	r7, [r9]
 800943a:	0c12      	lsrs	r2, r2, #16
 800943c:	0c3f      	lsrs	r7, r7, #16
 800943e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009442:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009446:	b29b      	uxth	r3, r3
 8009448:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800944c:	4565      	cmp	r5, ip
 800944e:	f849 3b04 	str.w	r3, [r9], #4
 8009452:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009456:	d8e4      	bhi.n	8009422 <__multiply+0xaa>
 8009458:	9b01      	ldr	r3, [sp, #4]
 800945a:	50e7      	str	r7, [r4, r3]
 800945c:	9b03      	ldr	r3, [sp, #12]
 800945e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009462:	3104      	adds	r1, #4
 8009464:	f1b9 0f00 	cmp.w	r9, #0
 8009468:	d020      	beq.n	80094ac <__multiply+0x134>
 800946a:	6823      	ldr	r3, [r4, #0]
 800946c:	4647      	mov	r7, r8
 800946e:	46a4      	mov	ip, r4
 8009470:	f04f 0a00 	mov.w	sl, #0
 8009474:	f8b7 b000 	ldrh.w	fp, [r7]
 8009478:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800947c:	fb09 220b 	mla	r2, r9, fp, r2
 8009480:	4452      	add	r2, sl
 8009482:	b29b      	uxth	r3, r3
 8009484:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009488:	f84c 3b04 	str.w	r3, [ip], #4
 800948c:	f857 3b04 	ldr.w	r3, [r7], #4
 8009490:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009494:	f8bc 3000 	ldrh.w	r3, [ip]
 8009498:	fb09 330a 	mla	r3, r9, sl, r3
 800949c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80094a0:	42bd      	cmp	r5, r7
 80094a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80094a6:	d8e5      	bhi.n	8009474 <__multiply+0xfc>
 80094a8:	9a01      	ldr	r2, [sp, #4]
 80094aa:	50a3      	str	r3, [r4, r2]
 80094ac:	3404      	adds	r4, #4
 80094ae:	e79f      	b.n	80093f0 <__multiply+0x78>
 80094b0:	3e01      	subs	r6, #1
 80094b2:	e7a1      	b.n	80093f8 <__multiply+0x80>
 80094b4:	0800a788 	.word	0x0800a788
 80094b8:	0800a799 	.word	0x0800a799

080094bc <__pow5mult>:
 80094bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094c0:	4615      	mov	r5, r2
 80094c2:	f012 0203 	ands.w	r2, r2, #3
 80094c6:	4607      	mov	r7, r0
 80094c8:	460e      	mov	r6, r1
 80094ca:	d007      	beq.n	80094dc <__pow5mult+0x20>
 80094cc:	4c25      	ldr	r4, [pc, #148]	@ (8009564 <__pow5mult+0xa8>)
 80094ce:	3a01      	subs	r2, #1
 80094d0:	2300      	movs	r3, #0
 80094d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80094d6:	f7ff fea7 	bl	8009228 <__multadd>
 80094da:	4606      	mov	r6, r0
 80094dc:	10ad      	asrs	r5, r5, #2
 80094de:	d03d      	beq.n	800955c <__pow5mult+0xa0>
 80094e0:	69fc      	ldr	r4, [r7, #28]
 80094e2:	b97c      	cbnz	r4, 8009504 <__pow5mult+0x48>
 80094e4:	2010      	movs	r0, #16
 80094e6:	f7ff fd87 	bl	8008ff8 <malloc>
 80094ea:	4602      	mov	r2, r0
 80094ec:	61f8      	str	r0, [r7, #28]
 80094ee:	b928      	cbnz	r0, 80094fc <__pow5mult+0x40>
 80094f0:	4b1d      	ldr	r3, [pc, #116]	@ (8009568 <__pow5mult+0xac>)
 80094f2:	481e      	ldr	r0, [pc, #120]	@ (800956c <__pow5mult+0xb0>)
 80094f4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80094f8:	f000 fdb2 	bl	800a060 <__assert_func>
 80094fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009500:	6004      	str	r4, [r0, #0]
 8009502:	60c4      	str	r4, [r0, #12]
 8009504:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009508:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800950c:	b94c      	cbnz	r4, 8009522 <__pow5mult+0x66>
 800950e:	f240 2171 	movw	r1, #625	@ 0x271
 8009512:	4638      	mov	r0, r7
 8009514:	f7ff ff1a 	bl	800934c <__i2b>
 8009518:	2300      	movs	r3, #0
 800951a:	f8c8 0008 	str.w	r0, [r8, #8]
 800951e:	4604      	mov	r4, r0
 8009520:	6003      	str	r3, [r0, #0]
 8009522:	f04f 0900 	mov.w	r9, #0
 8009526:	07eb      	lsls	r3, r5, #31
 8009528:	d50a      	bpl.n	8009540 <__pow5mult+0x84>
 800952a:	4631      	mov	r1, r6
 800952c:	4622      	mov	r2, r4
 800952e:	4638      	mov	r0, r7
 8009530:	f7ff ff22 	bl	8009378 <__multiply>
 8009534:	4631      	mov	r1, r6
 8009536:	4680      	mov	r8, r0
 8009538:	4638      	mov	r0, r7
 800953a:	f7ff fe53 	bl	80091e4 <_Bfree>
 800953e:	4646      	mov	r6, r8
 8009540:	106d      	asrs	r5, r5, #1
 8009542:	d00b      	beq.n	800955c <__pow5mult+0xa0>
 8009544:	6820      	ldr	r0, [r4, #0]
 8009546:	b938      	cbnz	r0, 8009558 <__pow5mult+0x9c>
 8009548:	4622      	mov	r2, r4
 800954a:	4621      	mov	r1, r4
 800954c:	4638      	mov	r0, r7
 800954e:	f7ff ff13 	bl	8009378 <__multiply>
 8009552:	6020      	str	r0, [r4, #0]
 8009554:	f8c0 9000 	str.w	r9, [r0]
 8009558:	4604      	mov	r4, r0
 800955a:	e7e4      	b.n	8009526 <__pow5mult+0x6a>
 800955c:	4630      	mov	r0, r6
 800955e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009562:	bf00      	nop
 8009564:	0800a84c 	.word	0x0800a84c
 8009568:	0800a719 	.word	0x0800a719
 800956c:	0800a799 	.word	0x0800a799

08009570 <__lshift>:
 8009570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009574:	460c      	mov	r4, r1
 8009576:	6849      	ldr	r1, [r1, #4]
 8009578:	6923      	ldr	r3, [r4, #16]
 800957a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800957e:	68a3      	ldr	r3, [r4, #8]
 8009580:	4607      	mov	r7, r0
 8009582:	4691      	mov	r9, r2
 8009584:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009588:	f108 0601 	add.w	r6, r8, #1
 800958c:	42b3      	cmp	r3, r6
 800958e:	db0b      	blt.n	80095a8 <__lshift+0x38>
 8009590:	4638      	mov	r0, r7
 8009592:	f7ff fde7 	bl	8009164 <_Balloc>
 8009596:	4605      	mov	r5, r0
 8009598:	b948      	cbnz	r0, 80095ae <__lshift+0x3e>
 800959a:	4602      	mov	r2, r0
 800959c:	4b28      	ldr	r3, [pc, #160]	@ (8009640 <__lshift+0xd0>)
 800959e:	4829      	ldr	r0, [pc, #164]	@ (8009644 <__lshift+0xd4>)
 80095a0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80095a4:	f000 fd5c 	bl	800a060 <__assert_func>
 80095a8:	3101      	adds	r1, #1
 80095aa:	005b      	lsls	r3, r3, #1
 80095ac:	e7ee      	b.n	800958c <__lshift+0x1c>
 80095ae:	2300      	movs	r3, #0
 80095b0:	f100 0114 	add.w	r1, r0, #20
 80095b4:	f100 0210 	add.w	r2, r0, #16
 80095b8:	4618      	mov	r0, r3
 80095ba:	4553      	cmp	r3, sl
 80095bc:	db33      	blt.n	8009626 <__lshift+0xb6>
 80095be:	6920      	ldr	r0, [r4, #16]
 80095c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095c4:	f104 0314 	add.w	r3, r4, #20
 80095c8:	f019 091f 	ands.w	r9, r9, #31
 80095cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80095d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80095d4:	d02b      	beq.n	800962e <__lshift+0xbe>
 80095d6:	f1c9 0e20 	rsb	lr, r9, #32
 80095da:	468a      	mov	sl, r1
 80095dc:	2200      	movs	r2, #0
 80095de:	6818      	ldr	r0, [r3, #0]
 80095e0:	fa00 f009 	lsl.w	r0, r0, r9
 80095e4:	4310      	orrs	r0, r2
 80095e6:	f84a 0b04 	str.w	r0, [sl], #4
 80095ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ee:	459c      	cmp	ip, r3
 80095f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80095f4:	d8f3      	bhi.n	80095de <__lshift+0x6e>
 80095f6:	ebac 0304 	sub.w	r3, ip, r4
 80095fa:	3b15      	subs	r3, #21
 80095fc:	f023 0303 	bic.w	r3, r3, #3
 8009600:	3304      	adds	r3, #4
 8009602:	f104 0015 	add.w	r0, r4, #21
 8009606:	4560      	cmp	r0, ip
 8009608:	bf88      	it	hi
 800960a:	2304      	movhi	r3, #4
 800960c:	50ca      	str	r2, [r1, r3]
 800960e:	b10a      	cbz	r2, 8009614 <__lshift+0xa4>
 8009610:	f108 0602 	add.w	r6, r8, #2
 8009614:	3e01      	subs	r6, #1
 8009616:	4638      	mov	r0, r7
 8009618:	612e      	str	r6, [r5, #16]
 800961a:	4621      	mov	r1, r4
 800961c:	f7ff fde2 	bl	80091e4 <_Bfree>
 8009620:	4628      	mov	r0, r5
 8009622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009626:	f842 0f04 	str.w	r0, [r2, #4]!
 800962a:	3301      	adds	r3, #1
 800962c:	e7c5      	b.n	80095ba <__lshift+0x4a>
 800962e:	3904      	subs	r1, #4
 8009630:	f853 2b04 	ldr.w	r2, [r3], #4
 8009634:	f841 2f04 	str.w	r2, [r1, #4]!
 8009638:	459c      	cmp	ip, r3
 800963a:	d8f9      	bhi.n	8009630 <__lshift+0xc0>
 800963c:	e7ea      	b.n	8009614 <__lshift+0xa4>
 800963e:	bf00      	nop
 8009640:	0800a788 	.word	0x0800a788
 8009644:	0800a799 	.word	0x0800a799

08009648 <__mcmp>:
 8009648:	690a      	ldr	r2, [r1, #16]
 800964a:	4603      	mov	r3, r0
 800964c:	6900      	ldr	r0, [r0, #16]
 800964e:	1a80      	subs	r0, r0, r2
 8009650:	b530      	push	{r4, r5, lr}
 8009652:	d10e      	bne.n	8009672 <__mcmp+0x2a>
 8009654:	3314      	adds	r3, #20
 8009656:	3114      	adds	r1, #20
 8009658:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800965c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009660:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009664:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009668:	4295      	cmp	r5, r2
 800966a:	d003      	beq.n	8009674 <__mcmp+0x2c>
 800966c:	d205      	bcs.n	800967a <__mcmp+0x32>
 800966e:	f04f 30ff 	mov.w	r0, #4294967295
 8009672:	bd30      	pop	{r4, r5, pc}
 8009674:	42a3      	cmp	r3, r4
 8009676:	d3f3      	bcc.n	8009660 <__mcmp+0x18>
 8009678:	e7fb      	b.n	8009672 <__mcmp+0x2a>
 800967a:	2001      	movs	r0, #1
 800967c:	e7f9      	b.n	8009672 <__mcmp+0x2a>
	...

08009680 <__mdiff>:
 8009680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009684:	4689      	mov	r9, r1
 8009686:	4606      	mov	r6, r0
 8009688:	4611      	mov	r1, r2
 800968a:	4648      	mov	r0, r9
 800968c:	4614      	mov	r4, r2
 800968e:	f7ff ffdb 	bl	8009648 <__mcmp>
 8009692:	1e05      	subs	r5, r0, #0
 8009694:	d112      	bne.n	80096bc <__mdiff+0x3c>
 8009696:	4629      	mov	r1, r5
 8009698:	4630      	mov	r0, r6
 800969a:	f7ff fd63 	bl	8009164 <_Balloc>
 800969e:	4602      	mov	r2, r0
 80096a0:	b928      	cbnz	r0, 80096ae <__mdiff+0x2e>
 80096a2:	4b3f      	ldr	r3, [pc, #252]	@ (80097a0 <__mdiff+0x120>)
 80096a4:	f240 2137 	movw	r1, #567	@ 0x237
 80096a8:	483e      	ldr	r0, [pc, #248]	@ (80097a4 <__mdiff+0x124>)
 80096aa:	f000 fcd9 	bl	800a060 <__assert_func>
 80096ae:	2301      	movs	r3, #1
 80096b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096b4:	4610      	mov	r0, r2
 80096b6:	b003      	add	sp, #12
 80096b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096bc:	bfbc      	itt	lt
 80096be:	464b      	movlt	r3, r9
 80096c0:	46a1      	movlt	r9, r4
 80096c2:	4630      	mov	r0, r6
 80096c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80096c8:	bfba      	itte	lt
 80096ca:	461c      	movlt	r4, r3
 80096cc:	2501      	movlt	r5, #1
 80096ce:	2500      	movge	r5, #0
 80096d0:	f7ff fd48 	bl	8009164 <_Balloc>
 80096d4:	4602      	mov	r2, r0
 80096d6:	b918      	cbnz	r0, 80096e0 <__mdiff+0x60>
 80096d8:	4b31      	ldr	r3, [pc, #196]	@ (80097a0 <__mdiff+0x120>)
 80096da:	f240 2145 	movw	r1, #581	@ 0x245
 80096de:	e7e3      	b.n	80096a8 <__mdiff+0x28>
 80096e0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80096e4:	6926      	ldr	r6, [r4, #16]
 80096e6:	60c5      	str	r5, [r0, #12]
 80096e8:	f109 0310 	add.w	r3, r9, #16
 80096ec:	f109 0514 	add.w	r5, r9, #20
 80096f0:	f104 0e14 	add.w	lr, r4, #20
 80096f4:	f100 0b14 	add.w	fp, r0, #20
 80096f8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80096fc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009700:	9301      	str	r3, [sp, #4]
 8009702:	46d9      	mov	r9, fp
 8009704:	f04f 0c00 	mov.w	ip, #0
 8009708:	9b01      	ldr	r3, [sp, #4]
 800970a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800970e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009712:	9301      	str	r3, [sp, #4]
 8009714:	fa1f f38a 	uxth.w	r3, sl
 8009718:	4619      	mov	r1, r3
 800971a:	b283      	uxth	r3, r0
 800971c:	1acb      	subs	r3, r1, r3
 800971e:	0c00      	lsrs	r0, r0, #16
 8009720:	4463      	add	r3, ip
 8009722:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009726:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800972a:	b29b      	uxth	r3, r3
 800972c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009730:	4576      	cmp	r6, lr
 8009732:	f849 3b04 	str.w	r3, [r9], #4
 8009736:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800973a:	d8e5      	bhi.n	8009708 <__mdiff+0x88>
 800973c:	1b33      	subs	r3, r6, r4
 800973e:	3b15      	subs	r3, #21
 8009740:	f023 0303 	bic.w	r3, r3, #3
 8009744:	3415      	adds	r4, #21
 8009746:	3304      	adds	r3, #4
 8009748:	42a6      	cmp	r6, r4
 800974a:	bf38      	it	cc
 800974c:	2304      	movcc	r3, #4
 800974e:	441d      	add	r5, r3
 8009750:	445b      	add	r3, fp
 8009752:	461e      	mov	r6, r3
 8009754:	462c      	mov	r4, r5
 8009756:	4544      	cmp	r4, r8
 8009758:	d30e      	bcc.n	8009778 <__mdiff+0xf8>
 800975a:	f108 0103 	add.w	r1, r8, #3
 800975e:	1b49      	subs	r1, r1, r5
 8009760:	f021 0103 	bic.w	r1, r1, #3
 8009764:	3d03      	subs	r5, #3
 8009766:	45a8      	cmp	r8, r5
 8009768:	bf38      	it	cc
 800976a:	2100      	movcc	r1, #0
 800976c:	440b      	add	r3, r1
 800976e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009772:	b191      	cbz	r1, 800979a <__mdiff+0x11a>
 8009774:	6117      	str	r7, [r2, #16]
 8009776:	e79d      	b.n	80096b4 <__mdiff+0x34>
 8009778:	f854 1b04 	ldr.w	r1, [r4], #4
 800977c:	46e6      	mov	lr, ip
 800977e:	0c08      	lsrs	r0, r1, #16
 8009780:	fa1c fc81 	uxtah	ip, ip, r1
 8009784:	4471      	add	r1, lr
 8009786:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800978a:	b289      	uxth	r1, r1
 800978c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009790:	f846 1b04 	str.w	r1, [r6], #4
 8009794:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009798:	e7dd      	b.n	8009756 <__mdiff+0xd6>
 800979a:	3f01      	subs	r7, #1
 800979c:	e7e7      	b.n	800976e <__mdiff+0xee>
 800979e:	bf00      	nop
 80097a0:	0800a788 	.word	0x0800a788
 80097a4:	0800a799 	.word	0x0800a799

080097a8 <__d2b>:
 80097a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80097ac:	460f      	mov	r7, r1
 80097ae:	2101      	movs	r1, #1
 80097b0:	ec59 8b10 	vmov	r8, r9, d0
 80097b4:	4616      	mov	r6, r2
 80097b6:	f7ff fcd5 	bl	8009164 <_Balloc>
 80097ba:	4604      	mov	r4, r0
 80097bc:	b930      	cbnz	r0, 80097cc <__d2b+0x24>
 80097be:	4602      	mov	r2, r0
 80097c0:	4b23      	ldr	r3, [pc, #140]	@ (8009850 <__d2b+0xa8>)
 80097c2:	4824      	ldr	r0, [pc, #144]	@ (8009854 <__d2b+0xac>)
 80097c4:	f240 310f 	movw	r1, #783	@ 0x30f
 80097c8:	f000 fc4a 	bl	800a060 <__assert_func>
 80097cc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80097d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80097d4:	b10d      	cbz	r5, 80097da <__d2b+0x32>
 80097d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80097da:	9301      	str	r3, [sp, #4]
 80097dc:	f1b8 0300 	subs.w	r3, r8, #0
 80097e0:	d023      	beq.n	800982a <__d2b+0x82>
 80097e2:	4668      	mov	r0, sp
 80097e4:	9300      	str	r3, [sp, #0]
 80097e6:	f7ff fd84 	bl	80092f2 <__lo0bits>
 80097ea:	e9dd 1200 	ldrd	r1, r2, [sp]
 80097ee:	b1d0      	cbz	r0, 8009826 <__d2b+0x7e>
 80097f0:	f1c0 0320 	rsb	r3, r0, #32
 80097f4:	fa02 f303 	lsl.w	r3, r2, r3
 80097f8:	430b      	orrs	r3, r1
 80097fa:	40c2      	lsrs	r2, r0
 80097fc:	6163      	str	r3, [r4, #20]
 80097fe:	9201      	str	r2, [sp, #4]
 8009800:	9b01      	ldr	r3, [sp, #4]
 8009802:	61a3      	str	r3, [r4, #24]
 8009804:	2b00      	cmp	r3, #0
 8009806:	bf0c      	ite	eq
 8009808:	2201      	moveq	r2, #1
 800980a:	2202      	movne	r2, #2
 800980c:	6122      	str	r2, [r4, #16]
 800980e:	b1a5      	cbz	r5, 800983a <__d2b+0x92>
 8009810:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009814:	4405      	add	r5, r0
 8009816:	603d      	str	r5, [r7, #0]
 8009818:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800981c:	6030      	str	r0, [r6, #0]
 800981e:	4620      	mov	r0, r4
 8009820:	b003      	add	sp, #12
 8009822:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009826:	6161      	str	r1, [r4, #20]
 8009828:	e7ea      	b.n	8009800 <__d2b+0x58>
 800982a:	a801      	add	r0, sp, #4
 800982c:	f7ff fd61 	bl	80092f2 <__lo0bits>
 8009830:	9b01      	ldr	r3, [sp, #4]
 8009832:	6163      	str	r3, [r4, #20]
 8009834:	3020      	adds	r0, #32
 8009836:	2201      	movs	r2, #1
 8009838:	e7e8      	b.n	800980c <__d2b+0x64>
 800983a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800983e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009842:	6038      	str	r0, [r7, #0]
 8009844:	6918      	ldr	r0, [r3, #16]
 8009846:	f7ff fd35 	bl	80092b4 <__hi0bits>
 800984a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800984e:	e7e5      	b.n	800981c <__d2b+0x74>
 8009850:	0800a788 	.word	0x0800a788
 8009854:	0800a799 	.word	0x0800a799

08009858 <__ssputs_r>:
 8009858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800985c:	688e      	ldr	r6, [r1, #8]
 800985e:	461f      	mov	r7, r3
 8009860:	42be      	cmp	r6, r7
 8009862:	680b      	ldr	r3, [r1, #0]
 8009864:	4682      	mov	sl, r0
 8009866:	460c      	mov	r4, r1
 8009868:	4690      	mov	r8, r2
 800986a:	d82d      	bhi.n	80098c8 <__ssputs_r+0x70>
 800986c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009870:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009874:	d026      	beq.n	80098c4 <__ssputs_r+0x6c>
 8009876:	6965      	ldr	r5, [r4, #20]
 8009878:	6909      	ldr	r1, [r1, #16]
 800987a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800987e:	eba3 0901 	sub.w	r9, r3, r1
 8009882:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009886:	1c7b      	adds	r3, r7, #1
 8009888:	444b      	add	r3, r9
 800988a:	106d      	asrs	r5, r5, #1
 800988c:	429d      	cmp	r5, r3
 800988e:	bf38      	it	cc
 8009890:	461d      	movcc	r5, r3
 8009892:	0553      	lsls	r3, r2, #21
 8009894:	d527      	bpl.n	80098e6 <__ssputs_r+0x8e>
 8009896:	4629      	mov	r1, r5
 8009898:	f7ff fbd8 	bl	800904c <_malloc_r>
 800989c:	4606      	mov	r6, r0
 800989e:	b360      	cbz	r0, 80098fa <__ssputs_r+0xa2>
 80098a0:	6921      	ldr	r1, [r4, #16]
 80098a2:	464a      	mov	r2, r9
 80098a4:	f7fe fd69 	bl	800837a <memcpy>
 80098a8:	89a3      	ldrh	r3, [r4, #12]
 80098aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80098ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098b2:	81a3      	strh	r3, [r4, #12]
 80098b4:	6126      	str	r6, [r4, #16]
 80098b6:	6165      	str	r5, [r4, #20]
 80098b8:	444e      	add	r6, r9
 80098ba:	eba5 0509 	sub.w	r5, r5, r9
 80098be:	6026      	str	r6, [r4, #0]
 80098c0:	60a5      	str	r5, [r4, #8]
 80098c2:	463e      	mov	r6, r7
 80098c4:	42be      	cmp	r6, r7
 80098c6:	d900      	bls.n	80098ca <__ssputs_r+0x72>
 80098c8:	463e      	mov	r6, r7
 80098ca:	6820      	ldr	r0, [r4, #0]
 80098cc:	4632      	mov	r2, r6
 80098ce:	4641      	mov	r1, r8
 80098d0:	f000 fb9c 	bl	800a00c <memmove>
 80098d4:	68a3      	ldr	r3, [r4, #8]
 80098d6:	1b9b      	subs	r3, r3, r6
 80098d8:	60a3      	str	r3, [r4, #8]
 80098da:	6823      	ldr	r3, [r4, #0]
 80098dc:	4433      	add	r3, r6
 80098de:	6023      	str	r3, [r4, #0]
 80098e0:	2000      	movs	r0, #0
 80098e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80098e6:	462a      	mov	r2, r5
 80098e8:	f000 fbfe 	bl	800a0e8 <_realloc_r>
 80098ec:	4606      	mov	r6, r0
 80098ee:	2800      	cmp	r0, #0
 80098f0:	d1e0      	bne.n	80098b4 <__ssputs_r+0x5c>
 80098f2:	6921      	ldr	r1, [r4, #16]
 80098f4:	4650      	mov	r0, sl
 80098f6:	f7ff fb35 	bl	8008f64 <_free_r>
 80098fa:	230c      	movs	r3, #12
 80098fc:	f8ca 3000 	str.w	r3, [sl]
 8009900:	89a3      	ldrh	r3, [r4, #12]
 8009902:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009906:	81a3      	strh	r3, [r4, #12]
 8009908:	f04f 30ff 	mov.w	r0, #4294967295
 800990c:	e7e9      	b.n	80098e2 <__ssputs_r+0x8a>
	...

08009910 <_svfiprintf_r>:
 8009910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009914:	4698      	mov	r8, r3
 8009916:	898b      	ldrh	r3, [r1, #12]
 8009918:	061b      	lsls	r3, r3, #24
 800991a:	b09d      	sub	sp, #116	@ 0x74
 800991c:	4607      	mov	r7, r0
 800991e:	460d      	mov	r5, r1
 8009920:	4614      	mov	r4, r2
 8009922:	d510      	bpl.n	8009946 <_svfiprintf_r+0x36>
 8009924:	690b      	ldr	r3, [r1, #16]
 8009926:	b973      	cbnz	r3, 8009946 <_svfiprintf_r+0x36>
 8009928:	2140      	movs	r1, #64	@ 0x40
 800992a:	f7ff fb8f 	bl	800904c <_malloc_r>
 800992e:	6028      	str	r0, [r5, #0]
 8009930:	6128      	str	r0, [r5, #16]
 8009932:	b930      	cbnz	r0, 8009942 <_svfiprintf_r+0x32>
 8009934:	230c      	movs	r3, #12
 8009936:	603b      	str	r3, [r7, #0]
 8009938:	f04f 30ff 	mov.w	r0, #4294967295
 800993c:	b01d      	add	sp, #116	@ 0x74
 800993e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009942:	2340      	movs	r3, #64	@ 0x40
 8009944:	616b      	str	r3, [r5, #20]
 8009946:	2300      	movs	r3, #0
 8009948:	9309      	str	r3, [sp, #36]	@ 0x24
 800994a:	2320      	movs	r3, #32
 800994c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009950:	f8cd 800c 	str.w	r8, [sp, #12]
 8009954:	2330      	movs	r3, #48	@ 0x30
 8009956:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009af4 <_svfiprintf_r+0x1e4>
 800995a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800995e:	f04f 0901 	mov.w	r9, #1
 8009962:	4623      	mov	r3, r4
 8009964:	469a      	mov	sl, r3
 8009966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800996a:	b10a      	cbz	r2, 8009970 <_svfiprintf_r+0x60>
 800996c:	2a25      	cmp	r2, #37	@ 0x25
 800996e:	d1f9      	bne.n	8009964 <_svfiprintf_r+0x54>
 8009970:	ebba 0b04 	subs.w	fp, sl, r4
 8009974:	d00b      	beq.n	800998e <_svfiprintf_r+0x7e>
 8009976:	465b      	mov	r3, fp
 8009978:	4622      	mov	r2, r4
 800997a:	4629      	mov	r1, r5
 800997c:	4638      	mov	r0, r7
 800997e:	f7ff ff6b 	bl	8009858 <__ssputs_r>
 8009982:	3001      	adds	r0, #1
 8009984:	f000 80a7 	beq.w	8009ad6 <_svfiprintf_r+0x1c6>
 8009988:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800998a:	445a      	add	r2, fp
 800998c:	9209      	str	r2, [sp, #36]	@ 0x24
 800998e:	f89a 3000 	ldrb.w	r3, [sl]
 8009992:	2b00      	cmp	r3, #0
 8009994:	f000 809f 	beq.w	8009ad6 <_svfiprintf_r+0x1c6>
 8009998:	2300      	movs	r3, #0
 800999a:	f04f 32ff 	mov.w	r2, #4294967295
 800999e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099a2:	f10a 0a01 	add.w	sl, sl, #1
 80099a6:	9304      	str	r3, [sp, #16]
 80099a8:	9307      	str	r3, [sp, #28]
 80099aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80099ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80099b0:	4654      	mov	r4, sl
 80099b2:	2205      	movs	r2, #5
 80099b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099b8:	484e      	ldr	r0, [pc, #312]	@ (8009af4 <_svfiprintf_r+0x1e4>)
 80099ba:	f7f6 fc91 	bl	80002e0 <memchr>
 80099be:	9a04      	ldr	r2, [sp, #16]
 80099c0:	b9d8      	cbnz	r0, 80099fa <_svfiprintf_r+0xea>
 80099c2:	06d0      	lsls	r0, r2, #27
 80099c4:	bf44      	itt	mi
 80099c6:	2320      	movmi	r3, #32
 80099c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099cc:	0711      	lsls	r1, r2, #28
 80099ce:	bf44      	itt	mi
 80099d0:	232b      	movmi	r3, #43	@ 0x2b
 80099d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80099d6:	f89a 3000 	ldrb.w	r3, [sl]
 80099da:	2b2a      	cmp	r3, #42	@ 0x2a
 80099dc:	d015      	beq.n	8009a0a <_svfiprintf_r+0xfa>
 80099de:	9a07      	ldr	r2, [sp, #28]
 80099e0:	4654      	mov	r4, sl
 80099e2:	2000      	movs	r0, #0
 80099e4:	f04f 0c0a 	mov.w	ip, #10
 80099e8:	4621      	mov	r1, r4
 80099ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099ee:	3b30      	subs	r3, #48	@ 0x30
 80099f0:	2b09      	cmp	r3, #9
 80099f2:	d94b      	bls.n	8009a8c <_svfiprintf_r+0x17c>
 80099f4:	b1b0      	cbz	r0, 8009a24 <_svfiprintf_r+0x114>
 80099f6:	9207      	str	r2, [sp, #28]
 80099f8:	e014      	b.n	8009a24 <_svfiprintf_r+0x114>
 80099fa:	eba0 0308 	sub.w	r3, r0, r8
 80099fe:	fa09 f303 	lsl.w	r3, r9, r3
 8009a02:	4313      	orrs	r3, r2
 8009a04:	9304      	str	r3, [sp, #16]
 8009a06:	46a2      	mov	sl, r4
 8009a08:	e7d2      	b.n	80099b0 <_svfiprintf_r+0xa0>
 8009a0a:	9b03      	ldr	r3, [sp, #12]
 8009a0c:	1d19      	adds	r1, r3, #4
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	9103      	str	r1, [sp, #12]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	bfbb      	ittet	lt
 8009a16:	425b      	neglt	r3, r3
 8009a18:	f042 0202 	orrlt.w	r2, r2, #2
 8009a1c:	9307      	strge	r3, [sp, #28]
 8009a1e:	9307      	strlt	r3, [sp, #28]
 8009a20:	bfb8      	it	lt
 8009a22:	9204      	strlt	r2, [sp, #16]
 8009a24:	7823      	ldrb	r3, [r4, #0]
 8009a26:	2b2e      	cmp	r3, #46	@ 0x2e
 8009a28:	d10a      	bne.n	8009a40 <_svfiprintf_r+0x130>
 8009a2a:	7863      	ldrb	r3, [r4, #1]
 8009a2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009a2e:	d132      	bne.n	8009a96 <_svfiprintf_r+0x186>
 8009a30:	9b03      	ldr	r3, [sp, #12]
 8009a32:	1d1a      	adds	r2, r3, #4
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	9203      	str	r2, [sp, #12]
 8009a38:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009a3c:	3402      	adds	r4, #2
 8009a3e:	9305      	str	r3, [sp, #20]
 8009a40:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009b04 <_svfiprintf_r+0x1f4>
 8009a44:	7821      	ldrb	r1, [r4, #0]
 8009a46:	2203      	movs	r2, #3
 8009a48:	4650      	mov	r0, sl
 8009a4a:	f7f6 fc49 	bl	80002e0 <memchr>
 8009a4e:	b138      	cbz	r0, 8009a60 <_svfiprintf_r+0x150>
 8009a50:	9b04      	ldr	r3, [sp, #16]
 8009a52:	eba0 000a 	sub.w	r0, r0, sl
 8009a56:	2240      	movs	r2, #64	@ 0x40
 8009a58:	4082      	lsls	r2, r0
 8009a5a:	4313      	orrs	r3, r2
 8009a5c:	3401      	adds	r4, #1
 8009a5e:	9304      	str	r3, [sp, #16]
 8009a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a64:	4824      	ldr	r0, [pc, #144]	@ (8009af8 <_svfiprintf_r+0x1e8>)
 8009a66:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009a6a:	2206      	movs	r2, #6
 8009a6c:	f7f6 fc38 	bl	80002e0 <memchr>
 8009a70:	2800      	cmp	r0, #0
 8009a72:	d036      	beq.n	8009ae2 <_svfiprintf_r+0x1d2>
 8009a74:	4b21      	ldr	r3, [pc, #132]	@ (8009afc <_svfiprintf_r+0x1ec>)
 8009a76:	bb1b      	cbnz	r3, 8009ac0 <_svfiprintf_r+0x1b0>
 8009a78:	9b03      	ldr	r3, [sp, #12]
 8009a7a:	3307      	adds	r3, #7
 8009a7c:	f023 0307 	bic.w	r3, r3, #7
 8009a80:	3308      	adds	r3, #8
 8009a82:	9303      	str	r3, [sp, #12]
 8009a84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009a86:	4433      	add	r3, r6
 8009a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8009a8a:	e76a      	b.n	8009962 <_svfiprintf_r+0x52>
 8009a8c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a90:	460c      	mov	r4, r1
 8009a92:	2001      	movs	r0, #1
 8009a94:	e7a8      	b.n	80099e8 <_svfiprintf_r+0xd8>
 8009a96:	2300      	movs	r3, #0
 8009a98:	3401      	adds	r4, #1
 8009a9a:	9305      	str	r3, [sp, #20]
 8009a9c:	4619      	mov	r1, r3
 8009a9e:	f04f 0c0a 	mov.w	ip, #10
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009aa8:	3a30      	subs	r2, #48	@ 0x30
 8009aaa:	2a09      	cmp	r2, #9
 8009aac:	d903      	bls.n	8009ab6 <_svfiprintf_r+0x1a6>
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d0c6      	beq.n	8009a40 <_svfiprintf_r+0x130>
 8009ab2:	9105      	str	r1, [sp, #20]
 8009ab4:	e7c4      	b.n	8009a40 <_svfiprintf_r+0x130>
 8009ab6:	fb0c 2101 	mla	r1, ip, r1, r2
 8009aba:	4604      	mov	r4, r0
 8009abc:	2301      	movs	r3, #1
 8009abe:	e7f0      	b.n	8009aa2 <_svfiprintf_r+0x192>
 8009ac0:	ab03      	add	r3, sp, #12
 8009ac2:	9300      	str	r3, [sp, #0]
 8009ac4:	462a      	mov	r2, r5
 8009ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8009b00 <_svfiprintf_r+0x1f0>)
 8009ac8:	a904      	add	r1, sp, #16
 8009aca:	4638      	mov	r0, r7
 8009acc:	f7fd fef4 	bl	80078b8 <_printf_float>
 8009ad0:	1c42      	adds	r2, r0, #1
 8009ad2:	4606      	mov	r6, r0
 8009ad4:	d1d6      	bne.n	8009a84 <_svfiprintf_r+0x174>
 8009ad6:	89ab      	ldrh	r3, [r5, #12]
 8009ad8:	065b      	lsls	r3, r3, #25
 8009ada:	f53f af2d 	bmi.w	8009938 <_svfiprintf_r+0x28>
 8009ade:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009ae0:	e72c      	b.n	800993c <_svfiprintf_r+0x2c>
 8009ae2:	ab03      	add	r3, sp, #12
 8009ae4:	9300      	str	r3, [sp, #0]
 8009ae6:	462a      	mov	r2, r5
 8009ae8:	4b05      	ldr	r3, [pc, #20]	@ (8009b00 <_svfiprintf_r+0x1f0>)
 8009aea:	a904      	add	r1, sp, #16
 8009aec:	4638      	mov	r0, r7
 8009aee:	f7fe f96b 	bl	8007dc8 <_printf_i>
 8009af2:	e7ed      	b.n	8009ad0 <_svfiprintf_r+0x1c0>
 8009af4:	0800a7f2 	.word	0x0800a7f2
 8009af8:	0800a7fc 	.word	0x0800a7fc
 8009afc:	080078b9 	.word	0x080078b9
 8009b00:	08009859 	.word	0x08009859
 8009b04:	0800a7f8 	.word	0x0800a7f8

08009b08 <__sfputc_r>:
 8009b08:	6893      	ldr	r3, [r2, #8]
 8009b0a:	3b01      	subs	r3, #1
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	b410      	push	{r4}
 8009b10:	6093      	str	r3, [r2, #8]
 8009b12:	da08      	bge.n	8009b26 <__sfputc_r+0x1e>
 8009b14:	6994      	ldr	r4, [r2, #24]
 8009b16:	42a3      	cmp	r3, r4
 8009b18:	db01      	blt.n	8009b1e <__sfputc_r+0x16>
 8009b1a:	290a      	cmp	r1, #10
 8009b1c:	d103      	bne.n	8009b26 <__sfputc_r+0x1e>
 8009b1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b22:	f000 b9df 	b.w	8009ee4 <__swbuf_r>
 8009b26:	6813      	ldr	r3, [r2, #0]
 8009b28:	1c58      	adds	r0, r3, #1
 8009b2a:	6010      	str	r0, [r2, #0]
 8009b2c:	7019      	strb	r1, [r3, #0]
 8009b2e:	4608      	mov	r0, r1
 8009b30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <__sfputs_r>:
 8009b36:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b38:	4606      	mov	r6, r0
 8009b3a:	460f      	mov	r7, r1
 8009b3c:	4614      	mov	r4, r2
 8009b3e:	18d5      	adds	r5, r2, r3
 8009b40:	42ac      	cmp	r4, r5
 8009b42:	d101      	bne.n	8009b48 <__sfputs_r+0x12>
 8009b44:	2000      	movs	r0, #0
 8009b46:	e007      	b.n	8009b58 <__sfputs_r+0x22>
 8009b48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b4c:	463a      	mov	r2, r7
 8009b4e:	4630      	mov	r0, r6
 8009b50:	f7ff ffda 	bl	8009b08 <__sfputc_r>
 8009b54:	1c43      	adds	r3, r0, #1
 8009b56:	d1f3      	bne.n	8009b40 <__sfputs_r+0xa>
 8009b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b5c <_vfiprintf_r>:
 8009b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b60:	460d      	mov	r5, r1
 8009b62:	b09d      	sub	sp, #116	@ 0x74
 8009b64:	4614      	mov	r4, r2
 8009b66:	4698      	mov	r8, r3
 8009b68:	4606      	mov	r6, r0
 8009b6a:	b118      	cbz	r0, 8009b74 <_vfiprintf_r+0x18>
 8009b6c:	6a03      	ldr	r3, [r0, #32]
 8009b6e:	b90b      	cbnz	r3, 8009b74 <_vfiprintf_r+0x18>
 8009b70:	f7fe fad4 	bl	800811c <__sinit>
 8009b74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b76:	07d9      	lsls	r1, r3, #31
 8009b78:	d405      	bmi.n	8009b86 <_vfiprintf_r+0x2a>
 8009b7a:	89ab      	ldrh	r3, [r5, #12]
 8009b7c:	059a      	lsls	r2, r3, #22
 8009b7e:	d402      	bmi.n	8009b86 <_vfiprintf_r+0x2a>
 8009b80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009b82:	f7fe fbf8 	bl	8008376 <__retarget_lock_acquire_recursive>
 8009b86:	89ab      	ldrh	r3, [r5, #12]
 8009b88:	071b      	lsls	r3, r3, #28
 8009b8a:	d501      	bpl.n	8009b90 <_vfiprintf_r+0x34>
 8009b8c:	692b      	ldr	r3, [r5, #16]
 8009b8e:	b99b      	cbnz	r3, 8009bb8 <_vfiprintf_r+0x5c>
 8009b90:	4629      	mov	r1, r5
 8009b92:	4630      	mov	r0, r6
 8009b94:	f000 f9e4 	bl	8009f60 <__swsetup_r>
 8009b98:	b170      	cbz	r0, 8009bb8 <_vfiprintf_r+0x5c>
 8009b9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009b9c:	07dc      	lsls	r4, r3, #31
 8009b9e:	d504      	bpl.n	8009baa <_vfiprintf_r+0x4e>
 8009ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8009ba4:	b01d      	add	sp, #116	@ 0x74
 8009ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009baa:	89ab      	ldrh	r3, [r5, #12]
 8009bac:	0598      	lsls	r0, r3, #22
 8009bae:	d4f7      	bmi.n	8009ba0 <_vfiprintf_r+0x44>
 8009bb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009bb2:	f7fe fbe1 	bl	8008378 <__retarget_lock_release_recursive>
 8009bb6:	e7f3      	b.n	8009ba0 <_vfiprintf_r+0x44>
 8009bb8:	2300      	movs	r3, #0
 8009bba:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bbc:	2320      	movs	r3, #32
 8009bbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009bc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bc6:	2330      	movs	r3, #48	@ 0x30
 8009bc8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009d78 <_vfiprintf_r+0x21c>
 8009bcc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009bd0:	f04f 0901 	mov.w	r9, #1
 8009bd4:	4623      	mov	r3, r4
 8009bd6:	469a      	mov	sl, r3
 8009bd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bdc:	b10a      	cbz	r2, 8009be2 <_vfiprintf_r+0x86>
 8009bde:	2a25      	cmp	r2, #37	@ 0x25
 8009be0:	d1f9      	bne.n	8009bd6 <_vfiprintf_r+0x7a>
 8009be2:	ebba 0b04 	subs.w	fp, sl, r4
 8009be6:	d00b      	beq.n	8009c00 <_vfiprintf_r+0xa4>
 8009be8:	465b      	mov	r3, fp
 8009bea:	4622      	mov	r2, r4
 8009bec:	4629      	mov	r1, r5
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f7ff ffa1 	bl	8009b36 <__sfputs_r>
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	f000 80a7 	beq.w	8009d48 <_vfiprintf_r+0x1ec>
 8009bfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009bfc:	445a      	add	r2, fp
 8009bfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c00:	f89a 3000 	ldrb.w	r3, [sl]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	f000 809f 	beq.w	8009d48 <_vfiprintf_r+0x1ec>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c14:	f10a 0a01 	add.w	sl, sl, #1
 8009c18:	9304      	str	r3, [sp, #16]
 8009c1a:	9307      	str	r3, [sp, #28]
 8009c1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c20:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c22:	4654      	mov	r4, sl
 8009c24:	2205      	movs	r2, #5
 8009c26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c2a:	4853      	ldr	r0, [pc, #332]	@ (8009d78 <_vfiprintf_r+0x21c>)
 8009c2c:	f7f6 fb58 	bl	80002e0 <memchr>
 8009c30:	9a04      	ldr	r2, [sp, #16]
 8009c32:	b9d8      	cbnz	r0, 8009c6c <_vfiprintf_r+0x110>
 8009c34:	06d1      	lsls	r1, r2, #27
 8009c36:	bf44      	itt	mi
 8009c38:	2320      	movmi	r3, #32
 8009c3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c3e:	0713      	lsls	r3, r2, #28
 8009c40:	bf44      	itt	mi
 8009c42:	232b      	movmi	r3, #43	@ 0x2b
 8009c44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c48:	f89a 3000 	ldrb.w	r3, [sl]
 8009c4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c4e:	d015      	beq.n	8009c7c <_vfiprintf_r+0x120>
 8009c50:	9a07      	ldr	r2, [sp, #28]
 8009c52:	4654      	mov	r4, sl
 8009c54:	2000      	movs	r0, #0
 8009c56:	f04f 0c0a 	mov.w	ip, #10
 8009c5a:	4621      	mov	r1, r4
 8009c5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c60:	3b30      	subs	r3, #48	@ 0x30
 8009c62:	2b09      	cmp	r3, #9
 8009c64:	d94b      	bls.n	8009cfe <_vfiprintf_r+0x1a2>
 8009c66:	b1b0      	cbz	r0, 8009c96 <_vfiprintf_r+0x13a>
 8009c68:	9207      	str	r2, [sp, #28]
 8009c6a:	e014      	b.n	8009c96 <_vfiprintf_r+0x13a>
 8009c6c:	eba0 0308 	sub.w	r3, r0, r8
 8009c70:	fa09 f303 	lsl.w	r3, r9, r3
 8009c74:	4313      	orrs	r3, r2
 8009c76:	9304      	str	r3, [sp, #16]
 8009c78:	46a2      	mov	sl, r4
 8009c7a:	e7d2      	b.n	8009c22 <_vfiprintf_r+0xc6>
 8009c7c:	9b03      	ldr	r3, [sp, #12]
 8009c7e:	1d19      	adds	r1, r3, #4
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	9103      	str	r1, [sp, #12]
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	bfbb      	ittet	lt
 8009c88:	425b      	neglt	r3, r3
 8009c8a:	f042 0202 	orrlt.w	r2, r2, #2
 8009c8e:	9307      	strge	r3, [sp, #28]
 8009c90:	9307      	strlt	r3, [sp, #28]
 8009c92:	bfb8      	it	lt
 8009c94:	9204      	strlt	r2, [sp, #16]
 8009c96:	7823      	ldrb	r3, [r4, #0]
 8009c98:	2b2e      	cmp	r3, #46	@ 0x2e
 8009c9a:	d10a      	bne.n	8009cb2 <_vfiprintf_r+0x156>
 8009c9c:	7863      	ldrb	r3, [r4, #1]
 8009c9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ca0:	d132      	bne.n	8009d08 <_vfiprintf_r+0x1ac>
 8009ca2:	9b03      	ldr	r3, [sp, #12]
 8009ca4:	1d1a      	adds	r2, r3, #4
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	9203      	str	r2, [sp, #12]
 8009caa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009cae:	3402      	adds	r4, #2
 8009cb0:	9305      	str	r3, [sp, #20]
 8009cb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009d88 <_vfiprintf_r+0x22c>
 8009cb6:	7821      	ldrb	r1, [r4, #0]
 8009cb8:	2203      	movs	r2, #3
 8009cba:	4650      	mov	r0, sl
 8009cbc:	f7f6 fb10 	bl	80002e0 <memchr>
 8009cc0:	b138      	cbz	r0, 8009cd2 <_vfiprintf_r+0x176>
 8009cc2:	9b04      	ldr	r3, [sp, #16]
 8009cc4:	eba0 000a 	sub.w	r0, r0, sl
 8009cc8:	2240      	movs	r2, #64	@ 0x40
 8009cca:	4082      	lsls	r2, r0
 8009ccc:	4313      	orrs	r3, r2
 8009cce:	3401      	adds	r4, #1
 8009cd0:	9304      	str	r3, [sp, #16]
 8009cd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cd6:	4829      	ldr	r0, [pc, #164]	@ (8009d7c <_vfiprintf_r+0x220>)
 8009cd8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009cdc:	2206      	movs	r2, #6
 8009cde:	f7f6 faff 	bl	80002e0 <memchr>
 8009ce2:	2800      	cmp	r0, #0
 8009ce4:	d03f      	beq.n	8009d66 <_vfiprintf_r+0x20a>
 8009ce6:	4b26      	ldr	r3, [pc, #152]	@ (8009d80 <_vfiprintf_r+0x224>)
 8009ce8:	bb1b      	cbnz	r3, 8009d32 <_vfiprintf_r+0x1d6>
 8009cea:	9b03      	ldr	r3, [sp, #12]
 8009cec:	3307      	adds	r3, #7
 8009cee:	f023 0307 	bic.w	r3, r3, #7
 8009cf2:	3308      	adds	r3, #8
 8009cf4:	9303      	str	r3, [sp, #12]
 8009cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cf8:	443b      	add	r3, r7
 8009cfa:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cfc:	e76a      	b.n	8009bd4 <_vfiprintf_r+0x78>
 8009cfe:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d02:	460c      	mov	r4, r1
 8009d04:	2001      	movs	r0, #1
 8009d06:	e7a8      	b.n	8009c5a <_vfiprintf_r+0xfe>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	3401      	adds	r4, #1
 8009d0c:	9305      	str	r3, [sp, #20]
 8009d0e:	4619      	mov	r1, r3
 8009d10:	f04f 0c0a 	mov.w	ip, #10
 8009d14:	4620      	mov	r0, r4
 8009d16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d1a:	3a30      	subs	r2, #48	@ 0x30
 8009d1c:	2a09      	cmp	r2, #9
 8009d1e:	d903      	bls.n	8009d28 <_vfiprintf_r+0x1cc>
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d0c6      	beq.n	8009cb2 <_vfiprintf_r+0x156>
 8009d24:	9105      	str	r1, [sp, #20]
 8009d26:	e7c4      	b.n	8009cb2 <_vfiprintf_r+0x156>
 8009d28:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d2c:	4604      	mov	r4, r0
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e7f0      	b.n	8009d14 <_vfiprintf_r+0x1b8>
 8009d32:	ab03      	add	r3, sp, #12
 8009d34:	9300      	str	r3, [sp, #0]
 8009d36:	462a      	mov	r2, r5
 8009d38:	4b12      	ldr	r3, [pc, #72]	@ (8009d84 <_vfiprintf_r+0x228>)
 8009d3a:	a904      	add	r1, sp, #16
 8009d3c:	4630      	mov	r0, r6
 8009d3e:	f7fd fdbb 	bl	80078b8 <_printf_float>
 8009d42:	4607      	mov	r7, r0
 8009d44:	1c78      	adds	r0, r7, #1
 8009d46:	d1d6      	bne.n	8009cf6 <_vfiprintf_r+0x19a>
 8009d48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009d4a:	07d9      	lsls	r1, r3, #31
 8009d4c:	d405      	bmi.n	8009d5a <_vfiprintf_r+0x1fe>
 8009d4e:	89ab      	ldrh	r3, [r5, #12]
 8009d50:	059a      	lsls	r2, r3, #22
 8009d52:	d402      	bmi.n	8009d5a <_vfiprintf_r+0x1fe>
 8009d54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009d56:	f7fe fb0f 	bl	8008378 <__retarget_lock_release_recursive>
 8009d5a:	89ab      	ldrh	r3, [r5, #12]
 8009d5c:	065b      	lsls	r3, r3, #25
 8009d5e:	f53f af1f 	bmi.w	8009ba0 <_vfiprintf_r+0x44>
 8009d62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d64:	e71e      	b.n	8009ba4 <_vfiprintf_r+0x48>
 8009d66:	ab03      	add	r3, sp, #12
 8009d68:	9300      	str	r3, [sp, #0]
 8009d6a:	462a      	mov	r2, r5
 8009d6c:	4b05      	ldr	r3, [pc, #20]	@ (8009d84 <_vfiprintf_r+0x228>)
 8009d6e:	a904      	add	r1, sp, #16
 8009d70:	4630      	mov	r0, r6
 8009d72:	f7fe f829 	bl	8007dc8 <_printf_i>
 8009d76:	e7e4      	b.n	8009d42 <_vfiprintf_r+0x1e6>
 8009d78:	0800a7f2 	.word	0x0800a7f2
 8009d7c:	0800a7fc 	.word	0x0800a7fc
 8009d80:	080078b9 	.word	0x080078b9
 8009d84:	08009b37 	.word	0x08009b37
 8009d88:	0800a7f8 	.word	0x0800a7f8

08009d8c <__sflush_r>:
 8009d8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d94:	0716      	lsls	r6, r2, #28
 8009d96:	4605      	mov	r5, r0
 8009d98:	460c      	mov	r4, r1
 8009d9a:	d454      	bmi.n	8009e46 <__sflush_r+0xba>
 8009d9c:	684b      	ldr	r3, [r1, #4]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	dc02      	bgt.n	8009da8 <__sflush_r+0x1c>
 8009da2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	dd48      	ble.n	8009e3a <__sflush_r+0xae>
 8009da8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009daa:	2e00      	cmp	r6, #0
 8009dac:	d045      	beq.n	8009e3a <__sflush_r+0xae>
 8009dae:	2300      	movs	r3, #0
 8009db0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009db4:	682f      	ldr	r7, [r5, #0]
 8009db6:	6a21      	ldr	r1, [r4, #32]
 8009db8:	602b      	str	r3, [r5, #0]
 8009dba:	d030      	beq.n	8009e1e <__sflush_r+0x92>
 8009dbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009dbe:	89a3      	ldrh	r3, [r4, #12]
 8009dc0:	0759      	lsls	r1, r3, #29
 8009dc2:	d505      	bpl.n	8009dd0 <__sflush_r+0x44>
 8009dc4:	6863      	ldr	r3, [r4, #4]
 8009dc6:	1ad2      	subs	r2, r2, r3
 8009dc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009dca:	b10b      	cbz	r3, 8009dd0 <__sflush_r+0x44>
 8009dcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009dce:	1ad2      	subs	r2, r2, r3
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009dd4:	6a21      	ldr	r1, [r4, #32]
 8009dd6:	4628      	mov	r0, r5
 8009dd8:	47b0      	blx	r6
 8009dda:	1c43      	adds	r3, r0, #1
 8009ddc:	89a3      	ldrh	r3, [r4, #12]
 8009dde:	d106      	bne.n	8009dee <__sflush_r+0x62>
 8009de0:	6829      	ldr	r1, [r5, #0]
 8009de2:	291d      	cmp	r1, #29
 8009de4:	d82b      	bhi.n	8009e3e <__sflush_r+0xb2>
 8009de6:	4a2a      	ldr	r2, [pc, #168]	@ (8009e90 <__sflush_r+0x104>)
 8009de8:	40ca      	lsrs	r2, r1
 8009dea:	07d6      	lsls	r6, r2, #31
 8009dec:	d527      	bpl.n	8009e3e <__sflush_r+0xb2>
 8009dee:	2200      	movs	r2, #0
 8009df0:	6062      	str	r2, [r4, #4]
 8009df2:	04d9      	lsls	r1, r3, #19
 8009df4:	6922      	ldr	r2, [r4, #16]
 8009df6:	6022      	str	r2, [r4, #0]
 8009df8:	d504      	bpl.n	8009e04 <__sflush_r+0x78>
 8009dfa:	1c42      	adds	r2, r0, #1
 8009dfc:	d101      	bne.n	8009e02 <__sflush_r+0x76>
 8009dfe:	682b      	ldr	r3, [r5, #0]
 8009e00:	b903      	cbnz	r3, 8009e04 <__sflush_r+0x78>
 8009e02:	6560      	str	r0, [r4, #84]	@ 0x54
 8009e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009e06:	602f      	str	r7, [r5, #0]
 8009e08:	b1b9      	cbz	r1, 8009e3a <__sflush_r+0xae>
 8009e0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e0e:	4299      	cmp	r1, r3
 8009e10:	d002      	beq.n	8009e18 <__sflush_r+0x8c>
 8009e12:	4628      	mov	r0, r5
 8009e14:	f7ff f8a6 	bl	8008f64 <_free_r>
 8009e18:	2300      	movs	r3, #0
 8009e1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e1c:	e00d      	b.n	8009e3a <__sflush_r+0xae>
 8009e1e:	2301      	movs	r3, #1
 8009e20:	4628      	mov	r0, r5
 8009e22:	47b0      	blx	r6
 8009e24:	4602      	mov	r2, r0
 8009e26:	1c50      	adds	r0, r2, #1
 8009e28:	d1c9      	bne.n	8009dbe <__sflush_r+0x32>
 8009e2a:	682b      	ldr	r3, [r5, #0]
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d0c6      	beq.n	8009dbe <__sflush_r+0x32>
 8009e30:	2b1d      	cmp	r3, #29
 8009e32:	d001      	beq.n	8009e38 <__sflush_r+0xac>
 8009e34:	2b16      	cmp	r3, #22
 8009e36:	d11e      	bne.n	8009e76 <__sflush_r+0xea>
 8009e38:	602f      	str	r7, [r5, #0]
 8009e3a:	2000      	movs	r0, #0
 8009e3c:	e022      	b.n	8009e84 <__sflush_r+0xf8>
 8009e3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e42:	b21b      	sxth	r3, r3
 8009e44:	e01b      	b.n	8009e7e <__sflush_r+0xf2>
 8009e46:	690f      	ldr	r7, [r1, #16]
 8009e48:	2f00      	cmp	r7, #0
 8009e4a:	d0f6      	beq.n	8009e3a <__sflush_r+0xae>
 8009e4c:	0793      	lsls	r3, r2, #30
 8009e4e:	680e      	ldr	r6, [r1, #0]
 8009e50:	bf08      	it	eq
 8009e52:	694b      	ldreq	r3, [r1, #20]
 8009e54:	600f      	str	r7, [r1, #0]
 8009e56:	bf18      	it	ne
 8009e58:	2300      	movne	r3, #0
 8009e5a:	eba6 0807 	sub.w	r8, r6, r7
 8009e5e:	608b      	str	r3, [r1, #8]
 8009e60:	f1b8 0f00 	cmp.w	r8, #0
 8009e64:	dde9      	ble.n	8009e3a <__sflush_r+0xae>
 8009e66:	6a21      	ldr	r1, [r4, #32]
 8009e68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8009e6a:	4643      	mov	r3, r8
 8009e6c:	463a      	mov	r2, r7
 8009e6e:	4628      	mov	r0, r5
 8009e70:	47b0      	blx	r6
 8009e72:	2800      	cmp	r0, #0
 8009e74:	dc08      	bgt.n	8009e88 <__sflush_r+0xfc>
 8009e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009e7e:	81a3      	strh	r3, [r4, #12]
 8009e80:	f04f 30ff 	mov.w	r0, #4294967295
 8009e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e88:	4407      	add	r7, r0
 8009e8a:	eba8 0800 	sub.w	r8, r8, r0
 8009e8e:	e7e7      	b.n	8009e60 <__sflush_r+0xd4>
 8009e90:	20400001 	.word	0x20400001

08009e94 <_fflush_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	690b      	ldr	r3, [r1, #16]
 8009e98:	4605      	mov	r5, r0
 8009e9a:	460c      	mov	r4, r1
 8009e9c:	b913      	cbnz	r3, 8009ea4 <_fflush_r+0x10>
 8009e9e:	2500      	movs	r5, #0
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	bd38      	pop	{r3, r4, r5, pc}
 8009ea4:	b118      	cbz	r0, 8009eae <_fflush_r+0x1a>
 8009ea6:	6a03      	ldr	r3, [r0, #32]
 8009ea8:	b90b      	cbnz	r3, 8009eae <_fflush_r+0x1a>
 8009eaa:	f7fe f937 	bl	800811c <__sinit>
 8009eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d0f3      	beq.n	8009e9e <_fflush_r+0xa>
 8009eb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009eb8:	07d0      	lsls	r0, r2, #31
 8009eba:	d404      	bmi.n	8009ec6 <_fflush_r+0x32>
 8009ebc:	0599      	lsls	r1, r3, #22
 8009ebe:	d402      	bmi.n	8009ec6 <_fflush_r+0x32>
 8009ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ec2:	f7fe fa58 	bl	8008376 <__retarget_lock_acquire_recursive>
 8009ec6:	4628      	mov	r0, r5
 8009ec8:	4621      	mov	r1, r4
 8009eca:	f7ff ff5f 	bl	8009d8c <__sflush_r>
 8009ece:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009ed0:	07da      	lsls	r2, r3, #31
 8009ed2:	4605      	mov	r5, r0
 8009ed4:	d4e4      	bmi.n	8009ea0 <_fflush_r+0xc>
 8009ed6:	89a3      	ldrh	r3, [r4, #12]
 8009ed8:	059b      	lsls	r3, r3, #22
 8009eda:	d4e1      	bmi.n	8009ea0 <_fflush_r+0xc>
 8009edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009ede:	f7fe fa4b 	bl	8008378 <__retarget_lock_release_recursive>
 8009ee2:	e7dd      	b.n	8009ea0 <_fflush_r+0xc>

08009ee4 <__swbuf_r>:
 8009ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ee6:	460e      	mov	r6, r1
 8009ee8:	4614      	mov	r4, r2
 8009eea:	4605      	mov	r5, r0
 8009eec:	b118      	cbz	r0, 8009ef6 <__swbuf_r+0x12>
 8009eee:	6a03      	ldr	r3, [r0, #32]
 8009ef0:	b90b      	cbnz	r3, 8009ef6 <__swbuf_r+0x12>
 8009ef2:	f7fe f913 	bl	800811c <__sinit>
 8009ef6:	69a3      	ldr	r3, [r4, #24]
 8009ef8:	60a3      	str	r3, [r4, #8]
 8009efa:	89a3      	ldrh	r3, [r4, #12]
 8009efc:	071a      	lsls	r2, r3, #28
 8009efe:	d501      	bpl.n	8009f04 <__swbuf_r+0x20>
 8009f00:	6923      	ldr	r3, [r4, #16]
 8009f02:	b943      	cbnz	r3, 8009f16 <__swbuf_r+0x32>
 8009f04:	4621      	mov	r1, r4
 8009f06:	4628      	mov	r0, r5
 8009f08:	f000 f82a 	bl	8009f60 <__swsetup_r>
 8009f0c:	b118      	cbz	r0, 8009f16 <__swbuf_r+0x32>
 8009f0e:	f04f 37ff 	mov.w	r7, #4294967295
 8009f12:	4638      	mov	r0, r7
 8009f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f16:	6823      	ldr	r3, [r4, #0]
 8009f18:	6922      	ldr	r2, [r4, #16]
 8009f1a:	1a98      	subs	r0, r3, r2
 8009f1c:	6963      	ldr	r3, [r4, #20]
 8009f1e:	b2f6      	uxtb	r6, r6
 8009f20:	4283      	cmp	r3, r0
 8009f22:	4637      	mov	r7, r6
 8009f24:	dc05      	bgt.n	8009f32 <__swbuf_r+0x4e>
 8009f26:	4621      	mov	r1, r4
 8009f28:	4628      	mov	r0, r5
 8009f2a:	f7ff ffb3 	bl	8009e94 <_fflush_r>
 8009f2e:	2800      	cmp	r0, #0
 8009f30:	d1ed      	bne.n	8009f0e <__swbuf_r+0x2a>
 8009f32:	68a3      	ldr	r3, [r4, #8]
 8009f34:	3b01      	subs	r3, #1
 8009f36:	60a3      	str	r3, [r4, #8]
 8009f38:	6823      	ldr	r3, [r4, #0]
 8009f3a:	1c5a      	adds	r2, r3, #1
 8009f3c:	6022      	str	r2, [r4, #0]
 8009f3e:	701e      	strb	r6, [r3, #0]
 8009f40:	6962      	ldr	r2, [r4, #20]
 8009f42:	1c43      	adds	r3, r0, #1
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d004      	beq.n	8009f52 <__swbuf_r+0x6e>
 8009f48:	89a3      	ldrh	r3, [r4, #12]
 8009f4a:	07db      	lsls	r3, r3, #31
 8009f4c:	d5e1      	bpl.n	8009f12 <__swbuf_r+0x2e>
 8009f4e:	2e0a      	cmp	r6, #10
 8009f50:	d1df      	bne.n	8009f12 <__swbuf_r+0x2e>
 8009f52:	4621      	mov	r1, r4
 8009f54:	4628      	mov	r0, r5
 8009f56:	f7ff ff9d 	bl	8009e94 <_fflush_r>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	d0d9      	beq.n	8009f12 <__swbuf_r+0x2e>
 8009f5e:	e7d6      	b.n	8009f0e <__swbuf_r+0x2a>

08009f60 <__swsetup_r>:
 8009f60:	b538      	push	{r3, r4, r5, lr}
 8009f62:	4b29      	ldr	r3, [pc, #164]	@ (800a008 <__swsetup_r+0xa8>)
 8009f64:	4605      	mov	r5, r0
 8009f66:	6818      	ldr	r0, [r3, #0]
 8009f68:	460c      	mov	r4, r1
 8009f6a:	b118      	cbz	r0, 8009f74 <__swsetup_r+0x14>
 8009f6c:	6a03      	ldr	r3, [r0, #32]
 8009f6e:	b90b      	cbnz	r3, 8009f74 <__swsetup_r+0x14>
 8009f70:	f7fe f8d4 	bl	800811c <__sinit>
 8009f74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f78:	0719      	lsls	r1, r3, #28
 8009f7a:	d422      	bmi.n	8009fc2 <__swsetup_r+0x62>
 8009f7c:	06da      	lsls	r2, r3, #27
 8009f7e:	d407      	bmi.n	8009f90 <__swsetup_r+0x30>
 8009f80:	2209      	movs	r2, #9
 8009f82:	602a      	str	r2, [r5, #0]
 8009f84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f88:	81a3      	strh	r3, [r4, #12]
 8009f8a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f8e:	e033      	b.n	8009ff8 <__swsetup_r+0x98>
 8009f90:	0758      	lsls	r0, r3, #29
 8009f92:	d512      	bpl.n	8009fba <__swsetup_r+0x5a>
 8009f94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f96:	b141      	cbz	r1, 8009faa <__swsetup_r+0x4a>
 8009f98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f9c:	4299      	cmp	r1, r3
 8009f9e:	d002      	beq.n	8009fa6 <__swsetup_r+0x46>
 8009fa0:	4628      	mov	r0, r5
 8009fa2:	f7fe ffdf 	bl	8008f64 <_free_r>
 8009fa6:	2300      	movs	r3, #0
 8009fa8:	6363      	str	r3, [r4, #52]	@ 0x34
 8009faa:	89a3      	ldrh	r3, [r4, #12]
 8009fac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009fb0:	81a3      	strh	r3, [r4, #12]
 8009fb2:	2300      	movs	r3, #0
 8009fb4:	6063      	str	r3, [r4, #4]
 8009fb6:	6923      	ldr	r3, [r4, #16]
 8009fb8:	6023      	str	r3, [r4, #0]
 8009fba:	89a3      	ldrh	r3, [r4, #12]
 8009fbc:	f043 0308 	orr.w	r3, r3, #8
 8009fc0:	81a3      	strh	r3, [r4, #12]
 8009fc2:	6923      	ldr	r3, [r4, #16]
 8009fc4:	b94b      	cbnz	r3, 8009fda <__swsetup_r+0x7a>
 8009fc6:	89a3      	ldrh	r3, [r4, #12]
 8009fc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009fcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fd0:	d003      	beq.n	8009fda <__swsetup_r+0x7a>
 8009fd2:	4621      	mov	r1, r4
 8009fd4:	4628      	mov	r0, r5
 8009fd6:	f000 f8fb 	bl	800a1d0 <__smakebuf_r>
 8009fda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fde:	f013 0201 	ands.w	r2, r3, #1
 8009fe2:	d00a      	beq.n	8009ffa <__swsetup_r+0x9a>
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	60a2      	str	r2, [r4, #8]
 8009fe8:	6962      	ldr	r2, [r4, #20]
 8009fea:	4252      	negs	r2, r2
 8009fec:	61a2      	str	r2, [r4, #24]
 8009fee:	6922      	ldr	r2, [r4, #16]
 8009ff0:	b942      	cbnz	r2, 800a004 <__swsetup_r+0xa4>
 8009ff2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ff6:	d1c5      	bne.n	8009f84 <__swsetup_r+0x24>
 8009ff8:	bd38      	pop	{r3, r4, r5, pc}
 8009ffa:	0799      	lsls	r1, r3, #30
 8009ffc:	bf58      	it	pl
 8009ffe:	6962      	ldrpl	r2, [r4, #20]
 800a000:	60a2      	str	r2, [r4, #8]
 800a002:	e7f4      	b.n	8009fee <__swsetup_r+0x8e>
 800a004:	2000      	movs	r0, #0
 800a006:	e7f7      	b.n	8009ff8 <__swsetup_r+0x98>
 800a008:	2400001c 	.word	0x2400001c

0800a00c <memmove>:
 800a00c:	4288      	cmp	r0, r1
 800a00e:	b510      	push	{r4, lr}
 800a010:	eb01 0402 	add.w	r4, r1, r2
 800a014:	d902      	bls.n	800a01c <memmove+0x10>
 800a016:	4284      	cmp	r4, r0
 800a018:	4623      	mov	r3, r4
 800a01a:	d807      	bhi.n	800a02c <memmove+0x20>
 800a01c:	1e43      	subs	r3, r0, #1
 800a01e:	42a1      	cmp	r1, r4
 800a020:	d008      	beq.n	800a034 <memmove+0x28>
 800a022:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a026:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a02a:	e7f8      	b.n	800a01e <memmove+0x12>
 800a02c:	4402      	add	r2, r0
 800a02e:	4601      	mov	r1, r0
 800a030:	428a      	cmp	r2, r1
 800a032:	d100      	bne.n	800a036 <memmove+0x2a>
 800a034:	bd10      	pop	{r4, pc}
 800a036:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a03a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a03e:	e7f7      	b.n	800a030 <memmove+0x24>

0800a040 <_sbrk_r>:
 800a040:	b538      	push	{r3, r4, r5, lr}
 800a042:	4d06      	ldr	r5, [pc, #24]	@ (800a05c <_sbrk_r+0x1c>)
 800a044:	2300      	movs	r3, #0
 800a046:	4604      	mov	r4, r0
 800a048:	4608      	mov	r0, r1
 800a04a:	602b      	str	r3, [r5, #0]
 800a04c:	f7f7 fc08 	bl	8001860 <_sbrk>
 800a050:	1c43      	adds	r3, r0, #1
 800a052:	d102      	bne.n	800a05a <_sbrk_r+0x1a>
 800a054:	682b      	ldr	r3, [r5, #0]
 800a056:	b103      	cbz	r3, 800a05a <_sbrk_r+0x1a>
 800a058:	6023      	str	r3, [r4, #0]
 800a05a:	bd38      	pop	{r3, r4, r5, pc}
 800a05c:	240005dc 	.word	0x240005dc

0800a060 <__assert_func>:
 800a060:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a062:	4614      	mov	r4, r2
 800a064:	461a      	mov	r2, r3
 800a066:	4b09      	ldr	r3, [pc, #36]	@ (800a08c <__assert_func+0x2c>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4605      	mov	r5, r0
 800a06c:	68d8      	ldr	r0, [r3, #12]
 800a06e:	b14c      	cbz	r4, 800a084 <__assert_func+0x24>
 800a070:	4b07      	ldr	r3, [pc, #28]	@ (800a090 <__assert_func+0x30>)
 800a072:	9100      	str	r1, [sp, #0]
 800a074:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a078:	4906      	ldr	r1, [pc, #24]	@ (800a094 <__assert_func+0x34>)
 800a07a:	462b      	mov	r3, r5
 800a07c:	f000 f870 	bl	800a160 <fiprintf>
 800a080:	f000 f904 	bl	800a28c <abort>
 800a084:	4b04      	ldr	r3, [pc, #16]	@ (800a098 <__assert_func+0x38>)
 800a086:	461c      	mov	r4, r3
 800a088:	e7f3      	b.n	800a072 <__assert_func+0x12>
 800a08a:	bf00      	nop
 800a08c:	2400001c 	.word	0x2400001c
 800a090:	0800a80d 	.word	0x0800a80d
 800a094:	0800a81a 	.word	0x0800a81a
 800a098:	0800a848 	.word	0x0800a848

0800a09c <_calloc_r>:
 800a09c:	b570      	push	{r4, r5, r6, lr}
 800a09e:	fba1 5402 	umull	r5, r4, r1, r2
 800a0a2:	b934      	cbnz	r4, 800a0b2 <_calloc_r+0x16>
 800a0a4:	4629      	mov	r1, r5
 800a0a6:	f7fe ffd1 	bl	800904c <_malloc_r>
 800a0aa:	4606      	mov	r6, r0
 800a0ac:	b928      	cbnz	r0, 800a0ba <_calloc_r+0x1e>
 800a0ae:	4630      	mov	r0, r6
 800a0b0:	bd70      	pop	{r4, r5, r6, pc}
 800a0b2:	220c      	movs	r2, #12
 800a0b4:	6002      	str	r2, [r0, #0]
 800a0b6:	2600      	movs	r6, #0
 800a0b8:	e7f9      	b.n	800a0ae <_calloc_r+0x12>
 800a0ba:	462a      	mov	r2, r5
 800a0bc:	4621      	mov	r1, r4
 800a0be:	f7fe f8dc 	bl	800827a <memset>
 800a0c2:	e7f4      	b.n	800a0ae <_calloc_r+0x12>

0800a0c4 <__ascii_mbtowc>:
 800a0c4:	b082      	sub	sp, #8
 800a0c6:	b901      	cbnz	r1, 800a0ca <__ascii_mbtowc+0x6>
 800a0c8:	a901      	add	r1, sp, #4
 800a0ca:	b142      	cbz	r2, 800a0de <__ascii_mbtowc+0x1a>
 800a0cc:	b14b      	cbz	r3, 800a0e2 <__ascii_mbtowc+0x1e>
 800a0ce:	7813      	ldrb	r3, [r2, #0]
 800a0d0:	600b      	str	r3, [r1, #0]
 800a0d2:	7812      	ldrb	r2, [r2, #0]
 800a0d4:	1e10      	subs	r0, r2, #0
 800a0d6:	bf18      	it	ne
 800a0d8:	2001      	movne	r0, #1
 800a0da:	b002      	add	sp, #8
 800a0dc:	4770      	bx	lr
 800a0de:	4610      	mov	r0, r2
 800a0e0:	e7fb      	b.n	800a0da <__ascii_mbtowc+0x16>
 800a0e2:	f06f 0001 	mvn.w	r0, #1
 800a0e6:	e7f8      	b.n	800a0da <__ascii_mbtowc+0x16>

0800a0e8 <_realloc_r>:
 800a0e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0ec:	4607      	mov	r7, r0
 800a0ee:	4614      	mov	r4, r2
 800a0f0:	460d      	mov	r5, r1
 800a0f2:	b921      	cbnz	r1, 800a0fe <_realloc_r+0x16>
 800a0f4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a0f8:	4611      	mov	r1, r2
 800a0fa:	f7fe bfa7 	b.w	800904c <_malloc_r>
 800a0fe:	b92a      	cbnz	r2, 800a10c <_realloc_r+0x24>
 800a100:	f7fe ff30 	bl	8008f64 <_free_r>
 800a104:	4625      	mov	r5, r4
 800a106:	4628      	mov	r0, r5
 800a108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a10c:	f000 f8c5 	bl	800a29a <_malloc_usable_size_r>
 800a110:	4284      	cmp	r4, r0
 800a112:	4606      	mov	r6, r0
 800a114:	d802      	bhi.n	800a11c <_realloc_r+0x34>
 800a116:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a11a:	d8f4      	bhi.n	800a106 <_realloc_r+0x1e>
 800a11c:	4621      	mov	r1, r4
 800a11e:	4638      	mov	r0, r7
 800a120:	f7fe ff94 	bl	800904c <_malloc_r>
 800a124:	4680      	mov	r8, r0
 800a126:	b908      	cbnz	r0, 800a12c <_realloc_r+0x44>
 800a128:	4645      	mov	r5, r8
 800a12a:	e7ec      	b.n	800a106 <_realloc_r+0x1e>
 800a12c:	42b4      	cmp	r4, r6
 800a12e:	4622      	mov	r2, r4
 800a130:	4629      	mov	r1, r5
 800a132:	bf28      	it	cs
 800a134:	4632      	movcs	r2, r6
 800a136:	f7fe f920 	bl	800837a <memcpy>
 800a13a:	4629      	mov	r1, r5
 800a13c:	4638      	mov	r0, r7
 800a13e:	f7fe ff11 	bl	8008f64 <_free_r>
 800a142:	e7f1      	b.n	800a128 <_realloc_r+0x40>

0800a144 <__ascii_wctomb>:
 800a144:	4603      	mov	r3, r0
 800a146:	4608      	mov	r0, r1
 800a148:	b141      	cbz	r1, 800a15c <__ascii_wctomb+0x18>
 800a14a:	2aff      	cmp	r2, #255	@ 0xff
 800a14c:	d904      	bls.n	800a158 <__ascii_wctomb+0x14>
 800a14e:	228a      	movs	r2, #138	@ 0x8a
 800a150:	601a      	str	r2, [r3, #0]
 800a152:	f04f 30ff 	mov.w	r0, #4294967295
 800a156:	4770      	bx	lr
 800a158:	700a      	strb	r2, [r1, #0]
 800a15a:	2001      	movs	r0, #1
 800a15c:	4770      	bx	lr
	...

0800a160 <fiprintf>:
 800a160:	b40e      	push	{r1, r2, r3}
 800a162:	b503      	push	{r0, r1, lr}
 800a164:	4601      	mov	r1, r0
 800a166:	ab03      	add	r3, sp, #12
 800a168:	4805      	ldr	r0, [pc, #20]	@ (800a180 <fiprintf+0x20>)
 800a16a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a16e:	6800      	ldr	r0, [r0, #0]
 800a170:	9301      	str	r3, [sp, #4]
 800a172:	f7ff fcf3 	bl	8009b5c <_vfiprintf_r>
 800a176:	b002      	add	sp, #8
 800a178:	f85d eb04 	ldr.w	lr, [sp], #4
 800a17c:	b003      	add	sp, #12
 800a17e:	4770      	bx	lr
 800a180:	2400001c 	.word	0x2400001c

0800a184 <__swhatbuf_r>:
 800a184:	b570      	push	{r4, r5, r6, lr}
 800a186:	460c      	mov	r4, r1
 800a188:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a18c:	2900      	cmp	r1, #0
 800a18e:	b096      	sub	sp, #88	@ 0x58
 800a190:	4615      	mov	r5, r2
 800a192:	461e      	mov	r6, r3
 800a194:	da0d      	bge.n	800a1b2 <__swhatbuf_r+0x2e>
 800a196:	89a3      	ldrh	r3, [r4, #12]
 800a198:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a19c:	f04f 0100 	mov.w	r1, #0
 800a1a0:	bf14      	ite	ne
 800a1a2:	2340      	movne	r3, #64	@ 0x40
 800a1a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a1a8:	2000      	movs	r0, #0
 800a1aa:	6031      	str	r1, [r6, #0]
 800a1ac:	602b      	str	r3, [r5, #0]
 800a1ae:	b016      	add	sp, #88	@ 0x58
 800a1b0:	bd70      	pop	{r4, r5, r6, pc}
 800a1b2:	466a      	mov	r2, sp
 800a1b4:	f000 f848 	bl	800a248 <_fstat_r>
 800a1b8:	2800      	cmp	r0, #0
 800a1ba:	dbec      	blt.n	800a196 <__swhatbuf_r+0x12>
 800a1bc:	9901      	ldr	r1, [sp, #4]
 800a1be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a1c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a1c6:	4259      	negs	r1, r3
 800a1c8:	4159      	adcs	r1, r3
 800a1ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a1ce:	e7eb      	b.n	800a1a8 <__swhatbuf_r+0x24>

0800a1d0 <__smakebuf_r>:
 800a1d0:	898b      	ldrh	r3, [r1, #12]
 800a1d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1d4:	079d      	lsls	r5, r3, #30
 800a1d6:	4606      	mov	r6, r0
 800a1d8:	460c      	mov	r4, r1
 800a1da:	d507      	bpl.n	800a1ec <__smakebuf_r+0x1c>
 800a1dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a1e0:	6023      	str	r3, [r4, #0]
 800a1e2:	6123      	str	r3, [r4, #16]
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	6163      	str	r3, [r4, #20]
 800a1e8:	b003      	add	sp, #12
 800a1ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1ec:	ab01      	add	r3, sp, #4
 800a1ee:	466a      	mov	r2, sp
 800a1f0:	f7ff ffc8 	bl	800a184 <__swhatbuf_r>
 800a1f4:	9f00      	ldr	r7, [sp, #0]
 800a1f6:	4605      	mov	r5, r0
 800a1f8:	4639      	mov	r1, r7
 800a1fa:	4630      	mov	r0, r6
 800a1fc:	f7fe ff26 	bl	800904c <_malloc_r>
 800a200:	b948      	cbnz	r0, 800a216 <__smakebuf_r+0x46>
 800a202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a206:	059a      	lsls	r2, r3, #22
 800a208:	d4ee      	bmi.n	800a1e8 <__smakebuf_r+0x18>
 800a20a:	f023 0303 	bic.w	r3, r3, #3
 800a20e:	f043 0302 	orr.w	r3, r3, #2
 800a212:	81a3      	strh	r3, [r4, #12]
 800a214:	e7e2      	b.n	800a1dc <__smakebuf_r+0xc>
 800a216:	89a3      	ldrh	r3, [r4, #12]
 800a218:	6020      	str	r0, [r4, #0]
 800a21a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	9b01      	ldr	r3, [sp, #4]
 800a222:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a226:	b15b      	cbz	r3, 800a240 <__smakebuf_r+0x70>
 800a228:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a22c:	4630      	mov	r0, r6
 800a22e:	f000 f81d 	bl	800a26c <_isatty_r>
 800a232:	b128      	cbz	r0, 800a240 <__smakebuf_r+0x70>
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f023 0303 	bic.w	r3, r3, #3
 800a23a:	f043 0301 	orr.w	r3, r3, #1
 800a23e:	81a3      	strh	r3, [r4, #12]
 800a240:	89a3      	ldrh	r3, [r4, #12]
 800a242:	431d      	orrs	r5, r3
 800a244:	81a5      	strh	r5, [r4, #12]
 800a246:	e7cf      	b.n	800a1e8 <__smakebuf_r+0x18>

0800a248 <_fstat_r>:
 800a248:	b538      	push	{r3, r4, r5, lr}
 800a24a:	4d07      	ldr	r5, [pc, #28]	@ (800a268 <_fstat_r+0x20>)
 800a24c:	2300      	movs	r3, #0
 800a24e:	4604      	mov	r4, r0
 800a250:	4608      	mov	r0, r1
 800a252:	4611      	mov	r1, r2
 800a254:	602b      	str	r3, [r5, #0]
 800a256:	f7f7 fada 	bl	800180e <_fstat>
 800a25a:	1c43      	adds	r3, r0, #1
 800a25c:	d102      	bne.n	800a264 <_fstat_r+0x1c>
 800a25e:	682b      	ldr	r3, [r5, #0]
 800a260:	b103      	cbz	r3, 800a264 <_fstat_r+0x1c>
 800a262:	6023      	str	r3, [r4, #0]
 800a264:	bd38      	pop	{r3, r4, r5, pc}
 800a266:	bf00      	nop
 800a268:	240005dc 	.word	0x240005dc

0800a26c <_isatty_r>:
 800a26c:	b538      	push	{r3, r4, r5, lr}
 800a26e:	4d06      	ldr	r5, [pc, #24]	@ (800a288 <_isatty_r+0x1c>)
 800a270:	2300      	movs	r3, #0
 800a272:	4604      	mov	r4, r0
 800a274:	4608      	mov	r0, r1
 800a276:	602b      	str	r3, [r5, #0]
 800a278:	f7f7 fad9 	bl	800182e <_isatty>
 800a27c:	1c43      	adds	r3, r0, #1
 800a27e:	d102      	bne.n	800a286 <_isatty_r+0x1a>
 800a280:	682b      	ldr	r3, [r5, #0]
 800a282:	b103      	cbz	r3, 800a286 <_isatty_r+0x1a>
 800a284:	6023      	str	r3, [r4, #0]
 800a286:	bd38      	pop	{r3, r4, r5, pc}
 800a288:	240005dc 	.word	0x240005dc

0800a28c <abort>:
 800a28c:	b508      	push	{r3, lr}
 800a28e:	2006      	movs	r0, #6
 800a290:	f000 f834 	bl	800a2fc <raise>
 800a294:	2001      	movs	r0, #1
 800a296:	f7f7 fa6a 	bl	800176e <_exit>

0800a29a <_malloc_usable_size_r>:
 800a29a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a29e:	1f18      	subs	r0, r3, #4
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	bfbc      	itt	lt
 800a2a4:	580b      	ldrlt	r3, [r1, r0]
 800a2a6:	18c0      	addlt	r0, r0, r3
 800a2a8:	4770      	bx	lr

0800a2aa <_raise_r>:
 800a2aa:	291f      	cmp	r1, #31
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4605      	mov	r5, r0
 800a2b0:	460c      	mov	r4, r1
 800a2b2:	d904      	bls.n	800a2be <_raise_r+0x14>
 800a2b4:	2316      	movs	r3, #22
 800a2b6:	6003      	str	r3, [r0, #0]
 800a2b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2bc:	bd38      	pop	{r3, r4, r5, pc}
 800a2be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a2c0:	b112      	cbz	r2, 800a2c8 <_raise_r+0x1e>
 800a2c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a2c6:	b94b      	cbnz	r3, 800a2dc <_raise_r+0x32>
 800a2c8:	4628      	mov	r0, r5
 800a2ca:	f000 f831 	bl	800a330 <_getpid_r>
 800a2ce:	4622      	mov	r2, r4
 800a2d0:	4601      	mov	r1, r0
 800a2d2:	4628      	mov	r0, r5
 800a2d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a2d8:	f000 b818 	b.w	800a30c <_kill_r>
 800a2dc:	2b01      	cmp	r3, #1
 800a2de:	d00a      	beq.n	800a2f6 <_raise_r+0x4c>
 800a2e0:	1c59      	adds	r1, r3, #1
 800a2e2:	d103      	bne.n	800a2ec <_raise_r+0x42>
 800a2e4:	2316      	movs	r3, #22
 800a2e6:	6003      	str	r3, [r0, #0]
 800a2e8:	2001      	movs	r0, #1
 800a2ea:	e7e7      	b.n	800a2bc <_raise_r+0x12>
 800a2ec:	2100      	movs	r1, #0
 800a2ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a2f2:	4620      	mov	r0, r4
 800a2f4:	4798      	blx	r3
 800a2f6:	2000      	movs	r0, #0
 800a2f8:	e7e0      	b.n	800a2bc <_raise_r+0x12>
	...

0800a2fc <raise>:
 800a2fc:	4b02      	ldr	r3, [pc, #8]	@ (800a308 <raise+0xc>)
 800a2fe:	4601      	mov	r1, r0
 800a300:	6818      	ldr	r0, [r3, #0]
 800a302:	f7ff bfd2 	b.w	800a2aa <_raise_r>
 800a306:	bf00      	nop
 800a308:	2400001c 	.word	0x2400001c

0800a30c <_kill_r>:
 800a30c:	b538      	push	{r3, r4, r5, lr}
 800a30e:	4d07      	ldr	r5, [pc, #28]	@ (800a32c <_kill_r+0x20>)
 800a310:	2300      	movs	r3, #0
 800a312:	4604      	mov	r4, r0
 800a314:	4608      	mov	r0, r1
 800a316:	4611      	mov	r1, r2
 800a318:	602b      	str	r3, [r5, #0]
 800a31a:	f7f7 fa18 	bl	800174e <_kill>
 800a31e:	1c43      	adds	r3, r0, #1
 800a320:	d102      	bne.n	800a328 <_kill_r+0x1c>
 800a322:	682b      	ldr	r3, [r5, #0]
 800a324:	b103      	cbz	r3, 800a328 <_kill_r+0x1c>
 800a326:	6023      	str	r3, [r4, #0]
 800a328:	bd38      	pop	{r3, r4, r5, pc}
 800a32a:	bf00      	nop
 800a32c:	240005dc 	.word	0x240005dc

0800a330 <_getpid_r>:
 800a330:	f7f7 ba05 	b.w	800173e <_getpid>

0800a334 <lroundf>:
 800a334:	ee10 1a10 	vmov	r1, s0
 800a338:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800a33c:	2900      	cmp	r1, #0
 800a33e:	f1a3 027f 	sub.w	r2, r3, #127	@ 0x7f
 800a342:	bfac      	ite	ge
 800a344:	2001      	movge	r0, #1
 800a346:	f04f 30ff 	movlt.w	r0, #4294967295
 800a34a:	2a1e      	cmp	r2, #30
 800a34c:	dc1a      	bgt.n	800a384 <lroundf+0x50>
 800a34e:	2a00      	cmp	r2, #0
 800a350:	da03      	bge.n	800a35a <lroundf+0x26>
 800a352:	3201      	adds	r2, #1
 800a354:	bf18      	it	ne
 800a356:	2000      	movne	r0, #0
 800a358:	4770      	bx	lr
 800a35a:	2a16      	cmp	r2, #22
 800a35c:	bfd8      	it	le
 800a35e:	f44f 0380 	movle.w	r3, #4194304	@ 0x400000
 800a362:	f3c1 0116 	ubfx	r1, r1, #0, #23
 800a366:	bfd8      	it	le
 800a368:	4113      	asrle	r3, r2
 800a36a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 800a36e:	bfcd      	iteet	gt
 800a370:	3b96      	subgt	r3, #150	@ 0x96
 800a372:	185b      	addle	r3, r3, r1
 800a374:	f1c2 0217 	rsble	r2, r2, #23
 800a378:	fa01 f303 	lslgt.w	r3, r1, r3
 800a37c:	bfd8      	it	le
 800a37e:	40d3      	lsrle	r3, r2
 800a380:	4358      	muls	r0, r3
 800a382:	4770      	bx	lr
 800a384:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a388:	ee17 0a90 	vmov	r0, s15
 800a38c:	4770      	bx	lr
	...

0800a390 <_init>:
 800a390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a392:	bf00      	nop
 800a394:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a396:	bc08      	pop	{r3}
 800a398:	469e      	mov	lr, r3
 800a39a:	4770      	bx	lr

0800a39c <_fini>:
 800a39c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a39e:	bf00      	nop
 800a3a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a3a2:	bc08      	pop	{r3}
 800a3a4:	469e      	mov	lr, r3
 800a3a6:	4770      	bx	lr
