0.7
2020.2
Oct 14 2022
05:07:14
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top.autotb.v,1679996448,systemVerilog,,,/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/fifo_para.vh,apatb_add_top_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top.v,1679996441,systemVerilog,,,,add_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top_adjust_9_Pipeline_VITIS_LOOP_2139_1.v,1679996440,systemVerilog,,,,add_top_adjust_9_Pipeline_VITIS_LOOP_2139_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top_adjust_9_s.v,1679996440,systemVerilog,,,,add_top_adjust_9_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top_adjust_9_s_tab_ROM_AUTO_1R.v,1679996440,systemVerilog,,,,add_top_adjust_9_s_tab_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top_flow_control_loop_pipe_sequential_init.v,1679996441,systemVerilog,,,,add_top_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top_plus_minus_25_2_8_0_25_2_8_0_s.v,1679996440,systemVerilog,,,,add_top_plus_minus_25_2_8_0_25_2_8_0_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/add_top_set.v,1679996440,systemVerilog,,,,add_top_set,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/csv_file_dump.svh,1679996448,verilog,,,,,,,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/dataflow_monitor.sv,1679996448,systemVerilog,/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/nodf_module_interface.svh,,/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/dump_file_agent.svh;/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/csv_file_dump.svh;/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/sample_agent.svh;/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/sample_manager.svh;/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/nodf_module_interface.svh;/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/nodf_module_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_20;floating_point_v7_1_15;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/dump_file_agent.svh,1679996448,verilog,,,,,,,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/fifo_para.vh,1679996448,verilog,,,,,,,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/nodf_module_interface.svh,1679996448,verilog,,,,nodf_module_intf,,,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/nodf_module_monitor.svh,1679996448,verilog,,,,,,,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/sample_agent.svh,1679996448,verilog,,,,,,,,,,,,
/home/nghielme/PycharmProjects/thesis-project/addmul/add/add/add_solution/sim/verilog/sample_manager.svh,1679996448,verilog,,,,,,,,,,,,
