Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.1 (win64) Build 5094488 Fri Jun 14 08:59:21 MDT 2024
| Date         : Mon Dec  2 19:38:37 2024
| Host         : sgk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatchE1_timing_summary_routed.rpt -pb stopwatchE1_timing_summary_routed.pb -rpx stopwatchE1_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatchE1
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  40          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (94)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clock_div_inst/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (94)
-------------------------------------------------
 There are 94 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  105          inf        0.000                      0                  105           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.690ns  (logic 5.486ns (51.315%)  route 5.204ns (48.685%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.768     4.351    digit_selector/rst_IBUF
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     4.503 r  digit_selector/seg_an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.436     6.939    seg_an_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.751    10.690 r  seg_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.690    seg_an[0]
    K19                                                               r  seg_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.641ns  (logic 5.526ns (51.933%)  route 5.115ns (48.067%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.766     4.349    digit_selector/rst_IBUF
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.152     4.501 r  digit_selector/seg_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.349     6.850    seg_an_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.791    10.641 r  seg_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.641    seg_an[2]
    M18                                                               r  seg_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.495ns  (logic 5.492ns (52.335%)  route 5.002ns (47.665%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.943     4.526    stopwatch_counter_inst/rst_IBUF
    SLICE_X42Y61         LUT5 (Prop_lut5_I1_O)        0.152     4.678 r  stopwatch_counter_inst/seg_cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.059     6.737    seg_cat_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.758    10.495 r  seg_cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.495    seg_cat[2]
    J18                                                               r  seg_cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.190ns  (logic 5.303ns (52.035%)  route 4.888ns (47.965%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.544     4.127    stopwatch_counter_inst/rst_IBUF
    SLICE_X42Y61         LUT5 (Prop_lut5_I2_O)        0.124     4.251 r  stopwatch_counter_inst/seg_cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.344     6.595    seg_cat_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    10.190 r  seg_cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.190    seg_cat[4]
    M17                                                               r  seg_cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.156ns  (logic 5.253ns (51.725%)  route 4.903ns (48.275%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.768     4.351    digit_selector/rst_IBUF
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.475 r  digit_selector/seg_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.135     6.609    seg_an_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    10.156 r  seg_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.156    seg_an[3]
    L16                                                               r  seg_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.042ns  (logic 5.220ns (51.983%)  route 4.822ns (48.017%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.766     4.349    digit_selector/rst_IBUF
    SLICE_X43Y61         LUT3 (Prop_lut3_I2_O)        0.124     4.473 r  digit_selector/seg_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     6.529    seg_an_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    10.042 r  seg_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.042    seg_an[1]
    H17                                                               r  seg_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.972ns  (logic 5.504ns (55.190%)  route 4.469ns (44.810%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.800     4.383    stopwatch_counter_inst/rst_IBUF
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.153     4.536 r  stopwatch_counter_inst/seg_cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.669     6.204    seg_cat_OBUF[0]
    K14                  OBUF (Prop_obuf_I_O)         3.768     9.972 r  seg_cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.972    seg_cat[0]
    K14                                                               r  seg_cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 5.220ns (52.522%)  route 4.719ns (47.478%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.800     4.383    stopwatch_counter_inst/rst_IBUF
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.124     4.507 r  stopwatch_counter_inst/seg_cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.919     6.425    seg_cat_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.513     9.939 r  seg_cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.939    seg_cat[3]
    J15                                                               r  seg_cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.930ns  (logic 5.464ns (55.027%)  route 4.466ns (44.973%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.544     4.127    stopwatch_counter_inst/rst_IBUF
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.153     4.280 r  stopwatch_counter_inst/seg_cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.922     6.201    seg_cat_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.728     9.930 r  seg_cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.930    seg_cat[5]
    J16                                                               r  seg_cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            seg_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.908ns  (logic 5.237ns (52.854%)  route 4.671ns (47.146%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W14                  IBUF (Prop_ibuf_I_O)         1.583     1.583 r  rst_IBUF_inst/O
                         net (fo=49, routed)          2.558     4.141    stopwatch_counter_inst/rst_IBUF
    SLICE_X42Y61         LUT5 (Prop_lut5_I0_O)        0.124     4.265 r  stopwatch_counter_inst/seg_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.113     6.378    seg_cat_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530     9.908 r  seg_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.908    seg_cat[6]
    H18                                                               r  seg_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 statemachine/increment_latched_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            statemachine/FSM_onehot_Cen_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE                         0.000     0.000 r  statemachine/increment_latched_reg/C
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  statemachine/increment_latched_reg/Q
                         net (fo=3, routed)           0.082     0.210    statemachine/increment_latched
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.099     0.309 r  statemachine/FSM_onehot_Cen[0]_i_1/O
                         net (fo=1, routed)           0.000     0.309    statemachine/FSM_onehot_Cen[0]_i_1_n_0
    SLICE_X43Y46         FDPE                                         r  statemachine/FSM_onehot_Cen_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit1_reg[2]/C
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit1_reg[2]/Q
                         net (fo=5, routed)           0.156     0.297    stopwatch_counter_inst/digit1_reg_n_0_[2]
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.045     0.342 r  stopwatch_counter_inst/digit1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    stopwatch_counter_inst/digit1[1]_i_1_n_0
    SLICE_X43Y61         FDCE                                         r  stopwatch_counter_inst/digit1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 statemachine/FSM_onehot_Cen_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            statemachine/FSM_onehot_Cen_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.159%)  route 0.157ns (45.841%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y46         FDCE                         0.000     0.000 r  statemachine/FSM_onehot_Cen_reg[1]/C
    SLICE_X43Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  statemachine/FSM_onehot_Cen_reg[1]/Q
                         net (fo=8, routed)           0.157     0.298    statemachine/Cen[0]
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.343 r  statemachine/FSM_onehot_Cen[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    statemachine/FSM_onehot_Cen[1]_i_1_n_0
    SLICE_X43Y46         FDCE                                         r  statemachine/FSM_onehot_Cen_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit1_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.192ns (55.155%)  route 0.156ns (44.845%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit1_reg[2]/C
    SLICE_X43Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit1_reg[2]/Q
                         net (fo=5, routed)           0.156     0.297    stopwatch_counter_inst/digit1_reg_n_0_[2]
    SLICE_X43Y61         LUT4 (Prop_lut4_I2_O)        0.051     0.348 r  stopwatch_counter_inst/digit1[3]_i_2/O
                         net (fo=1, routed)           0.000     0.348    stopwatch_counter_inst/digit1[3]_i_2_n_0
    SLICE_X43Y61         FDCE                                         r  stopwatch_counter_inst/digit1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit0_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit0_reg[1]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit0_reg[1]/Q
                         net (fo=6, routed)           0.168     0.309    stopwatch_counter_inst/digit0_reg_n_0_[1]
    SLICE_X43Y59         LUT4 (Prop_lut4_I1_O)        0.042     0.351 r  stopwatch_counter_inst/digit0[3]_i_2/O
                         net (fo=1, routed)           0.000     0.351    stopwatch_counter_inst/digit0[3]_i_2_n_0
    SLICE_X43Y59         FDCE                                         r  stopwatch_counter_inst/digit0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit0_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit0_reg[1]/C
    SLICE_X43Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit0_reg[1]/Q
                         net (fo=6, routed)           0.168     0.309    stopwatch_counter_inst/digit0_reg_n_0_[1]
    SLICE_X43Y59         LUT4 (Prop_lut4_I0_O)        0.045     0.354 r  stopwatch_counter_inst/digit0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    stopwatch_counter_inst/digit0[1]_i_1_n_0
    SLICE_X43Y59         FDCE                                         r  stopwatch_counter_inst/digit0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_selector/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_selector/Y_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE                         0.000     0.000 r  digit_selector/Y_reg[0]/C
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  digit_selector/Y_reg[0]/Q
                         net (fo=10, routed)          0.179     0.320    digit_selector/Q[0]
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.042     0.362 r  digit_selector/Y[1]_i_1/O
                         net (fo=1, routed)           0.000     0.362    digit_selector/Y[1]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  digit_selector/Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit3_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  stopwatch_counter_inst/digit3_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    stopwatch_counter_inst/digit3[0]
    SLICE_X43Y60         LUT3 (Prop_lut3_I1_O)        0.042     0.362 r  stopwatch_counter_inst/digit3[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    stopwatch_counter_inst/digit3[2]_i_1_n_0
    SLICE_X43Y60         FDCE                                         r  stopwatch_counter_inst/digit3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_selector/Y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_selector/Y_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE                         0.000     0.000 r  digit_selector/Y_reg[0]/C
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  digit_selector/Y_reg[0]/Q
                         net (fo=10, routed)          0.179     0.320    digit_selector/Q[0]
    SLICE_X41Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  digit_selector/Y[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    digit_selector/Y[0]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  digit_selector/Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch_counter_inst/digit3_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            stopwatch_counter_inst/digit3_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDCE                         0.000     0.000 r  stopwatch_counter_inst/digit3_reg[0]/C
    SLICE_X43Y60         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  stopwatch_counter_inst/digit3_reg[0]/Q
                         net (fo=5, routed)           0.179     0.320    stopwatch_counter_inst/digit3[0]
    SLICE_X43Y60         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  stopwatch_counter_inst/digit3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.365    stopwatch_counter_inst/digit3[0]_i_1_n_0
    SLICE_X43Y60         FDCE                                         r  stopwatch_counter_inst/digit3_reg[0]/D
  -------------------------------------------------------------------    -------------------





