{"Source Block": ["hdl/projects/fmcjesdadc1/kc705/system_top.v@192:202@HdlIdDef", "  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/vc707/system_top.v@184:194", "  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n  wire    [31:0]  mb_intrs;\n\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@159:169", "  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@182:192", "  wire            rx_ref_clk;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@189:199", "  wire            rx_ref_clk;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@191:201", "  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign ddr3_1_p = 2'b11;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@193:203", "  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@183:193", "  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n  wire    [31:0]  mb_intrs;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@181:191", "  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@187:197", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@162:172", "  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n  assign spi_mosi = spi0_mosi;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@180:190", "  wire            spi_mosi;\n  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@188:198", "  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n  wire    [31:0]  mb_intrs;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign iic_rstn = 1'b1;\n  assign fan_pwm = 1'b1;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@185:195", "  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n  wire    [31:0]  mb_intrs;\n\n  assign ddr3_1_p = 2'b11;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@160:170", "  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign spi_csn = spi0_csn[0];\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@194:204", "  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign fan_pwm = 1'b1;\n  assign iic_rstn = 1'b1;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@158:168", "  wire            spi1_miso;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@156:166", "  wire            spi1_clk;\n  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@186:196", "  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n  wire    [31:0]  mb_intrs;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@157:167", "  wire            spi1_mosi;\n  wire            spi1_miso;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@188:198", "  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n"], ["hdl/projects/fmcjesdadc1/kc705/system_top.v@190:200", "  wire            adc_clk;\n  wire   [127:0]  rx_gt_data;\n  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n"], ["hdl/projects/fmcjesdadc1/vc707/system_top.v@187:197", "  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n  wire    [31:0]  mb_intrs;\n\n  assign ddr3_1_p = 2'b11;\n  assign ddr3_1_n = 3'b000;\n  assign iic_rstn = 1'b1;\n"], ["hdl/projects/fmcjesdadc1/zc706/system_top.v@161:171", "  wire            adc_0_enable_a;\n  wire    [31:0]  adc_0_data_a;\n  wire            adc_0_enable_b;\n  wire    [31:0]  adc_0_data_b;\n  wire            adc_1_enable_a;\n  wire    [31:0]  adc_1_data_a;\n  wire            adc_1_enable_b;\n  wire    [31:0]  adc_1_data_b;\n\n  assign spi_csn = spi0_csn[0];\n  assign spi_clk = spi0_clk;\n"]], "Diff Content": {"Delete": [[197, "  wire    [31:0]  adc_1_data_a;\n"]], "Add": []}}