// Seed: 2593098403
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    output supply0 id_2,
    output wor id_3,
    input wire id_4,
    input supply1 id_5,
    input wor id_6,
    input supply1 id_7,
    output wire id_8
);
  assign id_3 = id_6;
  assign module_1.id_2 = 0;
  id_10(
      id_5 ^ id_0, id_5, 1'b0
  );
endmodule
macromodule module_1 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    input wire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input wire id_6
);
  assign id_4 = id_6 && id_3;
  wire id_8, id_9, id_10, id_11;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_4,
      id_6,
      id_1,
      id_5,
      id_5,
      id_4
  );
  wire id_12, id_13;
  wire id_14, id_15, id_16, id_17;
endmodule
