$date
	Wed Nov 09 21:59:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Main_tb $end
$scope module uut $end
$var reg 1 ! hitmiss $end
$var reg 5 " hittag [4:0] $end
$var reg 12 # memoryAddress [11:0] $end
$var reg 1 $ readEnable $end
$var reg 5 % tagNumber [4:0] $end
$var reg 7 & temp [6:0] $end
$var reg 1 ' writeEnable $end
$var integer 32 ( addressToMemory [31:0] $end
$var integer 32 ) blockNumberInMemory [31:0] $end
$var integer 32 * data [31:0] $end
$var integer 32 + empty [31:0] $end
$var integer 32 , missmaxcount [31:0] $end
$var integer 32 - offset [31:0] $end
$var integer 32 . readhit [31:0] $end
$var integer 32 / readmiss [31:0] $end
$var integer 32 0 set_number [31:0] $end
$var integer 32 1 way_number [31:0] $end
$var integer 32 2 writeData [31:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 3 i [31:0] $end
$scope begin $ivl_for_loop1 $end
$var integer 32 4 j [31:0] $end
$scope begin $ivl_for_loop2 $end
$var integer 32 5 k [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop3 $end
$var integer 32 6 i [31:0] $end
$scope begin $ivl_for_loop4 $end
$var integer 32 7 j [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop5 $end
$var integer 32 8 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop6 $end
$var integer 32 9 i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop7 $end
$var integer 32 : i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop8 $end
$var integer 32 ; i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop9 $end
$var integer 32 < i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10000 <
bx ;
b100 :
b100 9
b11111111111111111111111111111111 8
b10000 7
b100000000 6
b10000 5
b100 4
b1000 3
bx 2
b0 1
b10 0
b10 /
b0 .
b10 -
b11111111111111111111111111111111 ,
b0 +
b1110 *
b10 )
bx (
0'
bx &
b0 %
1$
b100010 #
bx "
0!
$end
#20
