/* structural Verilog generated by lepton-netlist */
/* WARNING: This is a generated file, edits       */
/*          made here will be lost next time      */
/*          you run netlister!                    */

module \not found  (

      );

/* Port directions begin here */


/* Wires from the design */
wire GND ;
wire VColl2 ;
wire Vbase1 ;
wire Vbase2 ;
wire Vcc ;
wire Vcoll1 ;
wire Vem1 ;
wire Vem2 ;
wire Vin ;
wire Vout ;
wire unnamed_net1 ;
wire unnamed_net2 ;

/* continuous assignments */

/* Package instantiations */
model A1 (    );

include A2 (    );

directive A3 (    );

CAPACITOR C1 (
    .\1  ( unnamed_net1 ),
    .\2  ( Vbase1 )
    );

CAPACITOR C2 (
    .\1  ( unnamed_net2 ),
    .\2  ( Vbase2 )
    );

CAPACITOR CE1 (
    .\1  ( GND ),
    .\2  ( Vem1 )
    );

CAPACITOR CE2 (
    .\1  ( GND ),
    .\2  ( Vem2 )
    );

CAPACITOR Cout (
    .\1  ( VColl2 ),
    .\2  ( Vout )
    );

NPN_TRANSISTOR Q1 (
    .\1  ( Vem1 ),
    .\2  ( Vbase1 ),
    .\3  ( Vcoll1 )
    );

NPN_TRANSISTOR Q2 (
    .\1  ( Vem2 ),
    .\2  ( Vbase2 ),
    .\3  ( VColl2 )
    );

RESISTOR R1 (
    .\1  ( Vbase1 ),
    .\2  ( Vcc )
    );

RESISTOR R2 (
    .\1  ( GND ),
    .\2  ( Vbase1 )
    );

RESISTOR R3 (
    .\1  ( Vbase2 ),
    .\2  ( Vcc )
    );

RESISTOR R4 (
    .\1  ( GND ),
    .\2  ( Vbase2 )
    );

RESISTOR R5 (
    .\1  ( Vin ),
    .\2  ( unnamed_net1 )
    );

RESISTOR R8 (
    .\1  ( Vcoll1 ),
    .\2  ( unnamed_net2 )
    );

RESISTOR RC1 (
    .\1  ( Vcoll1 ),
    .\2  ( Vcc )
    );

RESISTOR RC2 (
    .\1  ( VColl2 ),
    .\2  ( Vcc )
    );

RESISTOR RE1 (
    .\1  ( GND ),
    .\2  ( Vem1 )
    );

RESISTOR RE2 (
    .\1  ( GND ),
    .\2  ( Vem2 )
    );

RESISTOR RL (
    .\1  ( GND ),
    .\2  ( Vout )
    );

VOLTAGE_SOURCE VCC (
    .\1  ( Vcc ),
    .\2  ( GND )
    );

vsin Vinput (
    .\1  ( Vin ),
    .\2  ( GND )
    );

endmodule
