--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
config_2.twr -v 30 -l 30 config_2_routed.ncd config_2.pcf

Design file:              config_2_routed.ncd
Physical constraint file: config_2.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.118ns (data path - clock path skew + uncertainty)
  Source:               axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.AQ     Tcko                  0.518   axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X32Y111.BX     net (fanout=1)        0.520   axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X32Y111.CLK    Tdick                 0.045   axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.563ns logic, 0.520ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y111.BQ     Tcko                  0.518   axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X32Y111.CX     net (fanout=1)        0.519   axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X32Y111.CLK    Tdick                 0.028   axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.187ns (data path - clock path skew + uncertainty)
  Source:               axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.152ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.AQ      Tcko                  0.456   axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X51Y90.BX      net (fanout=1)        0.615   axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X51Y90.CLK     Tdick                 0.081   axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.152ns (0.537ns logic, 0.615ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Delay:                  1.182ns (data path - clock path skew + uncertainty)
  Source:               axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y90.BQ      Tcko                  0.456   axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X51Y90.CX      net (fanout=1)        0.630   axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X51Y90.CLK     Tdick                 0.061   axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.517ns logic, 0.630ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 69839 paths analyzed, 12161 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------
Slack:                  0.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.519ns (Levels of Logic = 8)
  Clock Path Skew:      -0.269ns (1.424 - 1.693)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X36Y100.DQ       Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.D3       net (fanout=5)        0.672   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.DMUX     Tilo                  0.357   axi4lite_0_M_RDATA[11]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6        net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3        net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.519ns (3.255ns logic, 6.264ns route)
                                                         (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  0.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.466ns (Levels of Logic = 8)
  Clock Path Skew:      -0.269ns (1.424 - 1.693)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X36Y100.DQ       Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.C3       net (fanout=5)        0.679   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.CMUX     Tilo                  0.356   axi4lite_0_M_RDATA[11]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>1
    SLICE_X37Y99.C6        net (fanout=1)        0.607   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]
    SLICE_X37Y99.C         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0))
    SLICE_X37Y98.D4        net (fanout=98)       0.651   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.466ns (3.254ns logic, 6.212ns route)
                                                         (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.252ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.444ns (Levels of Logic = 8)
  Clock Path Skew:      -0.269ns (1.424 - 1.693)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X36Y100.DQ       Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.B5       net (fanout=5)        0.572   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.BMUX     Tilo                  0.327   axi4lite_0_M_BVALID[2]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6        net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5        net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.444ns (3.225ns logic, 6.219ns route)
                                                         (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack:                  0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.345ns (Levels of Logic = 8)
  Clock Path Skew:      -0.269ns (1.424 - 1.693)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X38Y100.BQ       Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.B4       net (fanout=2)        0.442   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.BMUX     Tilo                  0.358   axi4lite_0_M_BVALID[2]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6        net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5        net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.345ns (3.256ns logic, 6.089ns route)
                                                         (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  0.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.228ns (Levels of Logic = 8)
  Clock Path Skew:      -0.268ns (1.424 - 1.692)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X41Y100.BQ       Tcko                  0.456   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X40Y100.D5       net (fanout=2)        0.475   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X40Y100.DMUX     Tilo                  0.325   axi4lite_0_M_RDATA[11]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6        net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3        net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.228ns (3.161ns logic, 6.067ns route)
                                                         (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  0.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.155ns (Levels of Logic = 8)
  Clock Path Skew:      -0.269ns (1.424 - 1.693)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X38Y100.DQ       Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X39Y100.A4       net (fanout=2)        0.586   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X39Y100.AMUX     Tilo                  0.352   axi4lite_0_M_BVALID[2]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1
    SLICE_X45Y99.A6        net (fanout=1)        0.465   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]
    SLICE_X45Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2))
    SLICE_X37Y98.D6        net (fanout=98)       0.579   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.155ns (3.250ns logic, 5.905ns route)
                                                         (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  0.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      9.105ns (Levels of Logic = 8)
  Clock Path Skew:      -0.269ns (1.424 - 1.693)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X36Y100.DQ       Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.A5       net (fanout=5)        0.568   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.AMUX     Tilo                  0.320   axi4lite_0_M_BVALID[2]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1
    SLICE_X45Y99.A6        net (fanout=1)        0.465   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]
    SLICE_X45Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2))
    SLICE_X37Y98.D6        net (fanout=98)       0.579   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        9.105ns (3.218ns logic, 5.887ns route)
                                                         (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  0.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination:          processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.983ns (Levels of Logic = 8)
  Clock Path Skew:      -0.268ns (1.424 - 1.692)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 to processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
                                                         (Partition Pin)
    ---------------------------------------------------  -------------------
    SLICE_X41Y100.DQ       Tcko                  0.456   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X40Y100.C5       net (fanout=2)        0.291   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X40Y100.CMUX     Tilo                  0.323   axi4lite_0_M_RDATA[11]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>1
    SLICE_X37Y99.C6        net (fanout=1)        0.607   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]
    SLICE_X37Y99.C         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0))
    SLICE_X37Y98.D4        net (fanout=98)       0.651   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]
    SLICE_X37Y98.D         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6        net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A         Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                         partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                         (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5       net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX     Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5       net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A        Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6       net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX     Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X29Y102.D4       net (fanout=3)        0.981   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X29Y102.D        Tilo                  0.124   axi4lite_0_M_RDATA[20]
                                                         axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/si_wready1
    PS7_X0Y0.MAXIGP0WREADY net (fanout=1)        0.826   axi4lite_0_S_WREADY
    PS7_X0Y0.MAXIGP0ACLK   Tpssdck_MAXIGP0WREADY  0.883   processing_system7_0/processing_system7_0/PS7_i
                                                         processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        8.983ns (3.159ns logic, 5.824ns route)
                                                         (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack:                  0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.111ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.D3     net (fanout=5)        0.672   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.DMUX   Tilo                  0.357   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6      net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3      net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      9.111ns (2.543ns logic, 6.568ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.058ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.C3     net (fanout=5)        0.679   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.CMUX   Tilo                  0.356   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>1
    SLICE_X37Y99.C6      net (fanout=1)        0.607   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]
    SLICE_X37Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0))
    SLICE_X37Y98.D4      net (fanout=98)       0.651   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      9.058ns (2.542ns logic, 6.516ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  0.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.036ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.B5     net (fanout=5)        0.572   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.BMUX   Tilo                  0.327   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6      net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5      net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      9.036ns (2.513ns logic, 6.523ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.937ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.BQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.B4     net (fanout=2)        0.442   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.BMUX   Tilo                  0.358   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6      net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5      net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.937ns (2.544ns logic, 6.393ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  1.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.829ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.D3     net (fanout=5)        0.672   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.DMUX   Tilo                  0.357   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6      net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3      net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X33Y108.B1     net (fanout=3)        0.838   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X33Y108.B      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X33Y108.A4     net (fanout=1)        0.433   axi4lite_0/N101
    SLICE_X33Y108.CLK    Tas                   0.095   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.829ns (2.591ns logic, 6.238ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  1.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.820ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X41Y100.BQ     Tcko                  0.456   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X40Y100.D5     net (fanout=2)        0.475   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X40Y100.DMUX   Tilo                  0.325   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6      net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3      net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (2.449ns logic, 6.371ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  1.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.776ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.C3     net (fanout=5)        0.679   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.CMUX   Tilo                  0.356   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>1
    SLICE_X37Y99.C6      net (fanout=1)        0.607   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]
    SLICE_X37Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0))
    SLICE_X37Y98.D4      net (fanout=98)       0.651   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X33Y108.B1     net (fanout=3)        0.838   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X33Y108.B      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X33Y108.A4     net (fanout=1)        0.433   axi4lite_0/N101
    SLICE_X33Y108.CLK    Tas                   0.095   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.776ns (2.590ns logic, 6.186ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  1.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.754ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.B5     net (fanout=5)        0.572   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.BMUX   Tilo                  0.327   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6      net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5      net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X33Y108.B1     net (fanout=3)        0.838   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X33Y108.B      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X33Y108.A4     net (fanout=1)        0.433   axi4lite_0/N101
    SLICE_X33Y108.CLK    Tas                   0.095   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.754ns (2.561ns logic, 6.193ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  1.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.747ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X39Y100.A4     net (fanout=2)        0.586   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X39Y100.AMUX   Tilo                  0.352   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1
    SLICE_X45Y99.A6      net (fanout=1)        0.465   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]
    SLICE_X45Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2))
    SLICE_X37Y98.D6      net (fanout=98)       0.579   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.747ns (2.538ns logic, 6.209ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  1.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.697ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.771 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.A5     net (fanout=5)        0.568   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.AMUX   Tilo                  0.320   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1
    SLICE_X45Y99.A6      net (fanout=1)        0.465   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]
    SLICE_X45Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2))
    SLICE_X37Y98.D6      net (fanout=98)       0.579   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.697ns (2.506ns logic, 6.191ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.656ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.D3     net (fanout=5)        0.672   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.DMUX   Tilo                  0.357   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6      net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3      net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y108.B5     net (fanout=2)        0.299   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y108.CLK    Tas                   0.043   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.656ns (2.539ns logic, 6.117ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  1.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.655ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.BQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.B4     net (fanout=2)        0.442   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.BMUX   Tilo                  0.358   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6      net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5      net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X33Y108.B1     net (fanout=3)        0.838   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X33Y108.B      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X33Y108.A4     net (fanout=1)        0.433   axi4lite_0/N101
    SLICE_X33Y108.CLK    Tas                   0.095   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.655ns (2.592ns logic, 6.063ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  1.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.603ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.C3     net (fanout=5)        0.679   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.CMUX   Tilo                  0.356   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>1
    SLICE_X37Y99.C6      net (fanout=1)        0.607   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]
    SLICE_X37Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0))
    SLICE_X37Y98.D4      net (fanout=98)       0.651   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y108.B5     net (fanout=2)        0.299   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y108.CLK    Tas                   0.043   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.603ns (2.538ns logic, 6.065ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  1.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.581ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.B5     net (fanout=5)        0.572   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.BMUX   Tilo                  0.327   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6      net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5      net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y108.B5     net (fanout=2)        0.299   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y108.CLK    Tas                   0.043   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.581ns (2.509ns logic, 6.072ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.575ns (Levels of Logic = 10)
  Clock Path Skew:      -0.059ns (0.771 - 0.830)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X41Y100.DQ     Tcko                  0.456   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X40Y100.C5     net (fanout=2)        0.291   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
    SLICE_X40Y100.CMUX   Tilo                  0.323   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>1
    SLICE_X37Y99.C6      net (fanout=1)        0.607   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]
    SLICE_X37Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0))
    SLICE_X37Y98.D4      net (fanout=98)       0.651   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y105.A4     net (fanout=2)        0.750   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y105.CLK    Tas                   0.047   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    -------------------------------------------------  ---------------------------
    Total                                      8.575ns (2.447ns logic, 6.128ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  1.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.570ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.D3     net (fanout=5)        0.672   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.DMUX   Tilo                  0.357   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6      net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3      net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X32Y108.C1     net (fanout=3)        0.992   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X32Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0
    SLICE_X33Y108.C2     net (fanout=1)        0.656   axi4lite_0/N59
    SLICE_X33Y108.CLK    Tas                   0.093   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.570ns (2.465ns logic, 6.105ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  1.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out (FF)
  Destination:          zycap_0/zycap_0/ictrl/ICAPE2_inst (OTHER)
  Requirement:          10.000ns
  Data Path Delay:      8.594ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.862 - 0.872)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out to zycap_0/zycap_0/ictrl/ICAPE2_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y77.AMUX    Tshcko                0.594   zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out
                                                       zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out
    SLICE_X66Y75.A6      net (fanout=1)        0.636   zycap_0/zycap_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_m_valid_out
    SLICE_X66Y75.A       Tilo                  0.124   zycap_0/zycap_0/ictrl/S_AXIS_TVALID_INV_250_o
                                                       zycap_0/zycap_0/ictrl/S_AXIS_TVALID_INV_250_o1_INV_0
    ICAP_X0Y0.RDWRB      net (fanout=2)        0.813   zycap_0/zycap_0/ictrl/S_AXIS_TVALID_INV_250_o
    ICAP_X0Y0.CLK        Tcapcck_RDWR          6.427   zycap_0/zycap_0/ictrl/ICAPE2_inst
                                                       zycap_0/zycap_0/ictrl/ICAPE2_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.594ns (7.145ns logic, 1.449ns route)
                                                       (83.1% logic, 16.9% route)

--------------------------------------------------------------------------------
Slack:                  1.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.538ns (Levels of Logic = 10)
  Clock Path Skew:      -0.060ns (0.770 - 0.830)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X41Y100.BQ     Tcko                  0.456   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X40Y100.D5     net (fanout=2)        0.475   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X40Y100.DMUX   Tilo                  0.325   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<2>1
    SLICE_X41Y99.D6      net (fanout=1)        0.448   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[1]
    SLICE_X41Y99.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_RdAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(1)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(1))
    SLICE_X37Y98.D3      net (fanout=98)       0.869   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[1]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X33Y108.B1     net (fanout=3)        0.838   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X33Y108.B      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X33Y108.A4     net (fanout=1)        0.433   axi4lite_0/N101
    SLICE_X33Y108.CLK    Tas                   0.095   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.538ns (2.497ns logic, 6.041ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  1.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.517ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.C3     net (fanout=5)        0.679   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X40Y100.CMUX   Tilo                  0.356   axi4lite_0_M_RDATA[11]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>1
    SLICE_X37Y99.C6      net (fanout=1)        0.607   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[0]
    SLICE_X37Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_RdCE[3]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(0)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(0))
    SLICE_X37Y98.D4      net (fanout=98)       0.651   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[0]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X32Y108.C1     net (fanout=3)        0.992   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X32Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0
    SLICE_X33Y108.C2     net (fanout=1)        0.656   axi4lite_0/N59
    SLICE_X33Y108.CLK    Tas                   0.093   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.517ns (2.464ns logic, 6.053ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  1.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.495ns (Levels of Logic = 9)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X36Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.B5     net (fanout=5)        0.572   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg
    SLICE_X39Y100.BMUX   Tilo                  0.327   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6      net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5      net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X32Y108.C1     net (fanout=3)        0.992   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X32Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot_SW0
    SLICE_X33Y108.C2     net (fanout=1)        0.656   axi4lite_0/N59
    SLICE_X33Y108.CLK    Tas                   0.093   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.495ns (2.435ns logic, 6.060ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  1.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.482ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.BQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.B4     net (fanout=2)        0.442   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_0
    SLICE_X39Y100.BMUX   Tilo                  0.358   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<0>1
    SLICE_X44Y99.C6      net (fanout=1)        0.659   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[3]
    SLICE_X44Y99.C       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[25]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(3)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(3))
    SLICE_X37Y98.D5      net (fanout=98)       0.713   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[3]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X32Y108.A1     net (fanout=3)        0.851   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X32Y108.A      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1
    SLICE_X32Y108.B5     net (fanout=2)        0.299   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/aa_awready
    SLICE_X32Y108.CLK    Tas                   0.043   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0_glue_set
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_grant_hot_i_0
    -------------------------------------------------  ---------------------------
    Total                                      8.482ns (2.540ns logic, 5.942ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  1.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 (FF)
  Destination:          axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.465ns (Levels of Logic = 10)
  Clock Path Skew:      -0.061ns (0.770 - 0.831)
  Source Clock:         processing_system7_0_FCLK_CLK0 rising at 0.000ns
  Destination Clock:    processing_system7_0_FCLK_CLK0 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
                                                       (Partition Pin)
    -------------------------------------------------  -------------------
    SLICE_X38Y100.DQ     Tcko                  0.518   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X39Y100.A4     net (fanout=2)        0.586   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_1
    SLICE_X39Y100.AMUX   Tilo                  0.352   axi4lite_0_M_BVALID[2]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<1>1
    SLICE_X45Y99.A6      net (fanout=1)        0.465   partial_led_test_0/partial_led_test_0/ipif_Bus2IP_WrCE[2]
    SLICE_X45Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_Data[24]
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE(2)_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.Bus2IP_WrCE(2))
    SLICE_X37Y98.D6      net (fanout=98)       0.579   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/Bus2IP_WrCE[2]
    SLICE_X37Y98.D       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/out11
    SLICE_X36Y99.A6      net (fanout=35)       0.320   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck
    SLICE_X36Y99.A       Tilo                  0.124   partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_Data(17)_PROXY
                                                       partial_led_test_0/partial_led_test_0/USER_LOGIC_I/IP2Bus_WrAck_PROXY
                                                       (partial_led_test_0/partial_led_test_0/USER_LOGIC_I.IP2Bus_WrAck)
    SLICE_X38Y103.B5     net (fanout=4)        0.887   partial_led_test_0/partial_led_test_0/user_IP2Bus_WrAck
    SLICE_X38Y103.BMUX   Tilo                  0.341   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1
    SLICE_X38Y103.A5     net (fanout=3)        0.642   axi4lite_0_M_AWREADY[3]
    SLICE_X38Y103.A      Tilo                  0.124   partial_led_test_0/partial_led_test_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4_SW2
    SLICE_X33Y104.D6     net (fanout=1)        0.619   axi4lite_0/N81
    SLICE_X33Y104.CMUX   Topdc                 0.536   axi_timer_0/axi_timer_0/TC_CORE_I/tCSR1_Reg[24]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l4
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_5_8[0].mux_s2_inst
    SLICE_X35Y108.C6     net (fanout=3)        0.510   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i
    SLICE_X35Y108.C      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/s_ready_i
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux1
    SLICE_X33Y108.B1     net (fanout=3)        0.838   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/w_complete_mux
    SLICE_X33Y108.B      Tilo                  0.124   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/out1_SW1
    SLICE_X33Y108.A4     net (fanout=1)        0.433   axi4lite_0/N101
    SLICE_X33Y108.CLK    Tas                   0.095   axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d[1]
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0_rstpot
                                                       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_aw/m_ready_d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.465ns (2.586ns logic, 5.879ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 10.000ns (100.000MHz) (Tcapper)
  Physical resource: zycap_0/zycap_0/ictrl/ICAPE2_inst/CLK
  Logical resource: zycap_0/zycap_0/ictrl/ICAPE2_inst/CLK
  Location pin: ICAP_X0Y0.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y16.CLKARDCLKU
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y16.CLKBWRCLKL
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.056ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: axi_interconnect_1/axi_interconnect_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y16.CLKBWRCLKU
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/DP/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/SP/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM/SP/CLK
  Location pin: SLICE_X26Y91.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMC/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1/CLK
  Location pin: SLICE_X26Y111.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X32Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA/CLK
  Location pin: SLICE_X32Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X32Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMA_D1/CLK
  Location pin: SLICE_X32Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X32Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB/CLK
  Location pin: SLICE_X32Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[4]/CLK
  Logical resource: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMB_D1/CLK
  Location pin: SLICE_X32Y98.CLK
  Clock network: processing_system7_0_FCLK_CLK0
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 69843 paths, 0 nets, and 12268 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 19 16:08:13 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 653 MB



