;redcode
;assert 1
	SPL 0, <-722
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, -120
	SUB @-127, -120
	SUB 82, @40
	JMZ @270, @1
	SUB 12, @10
	SUB 12, @10
	SUB 3, @20
	SPL 1, <0
	SPL 82, -72
	SUB @-127, -120
	SUB <302, <99
	SUB @-127, 100
	SPL 82, -72
	SUB @-907, <-120
	SUB 820, -720
	SPL <-907, @-120
	SUB -7, <-160
	ADD <302, <99
	SUB @127, 100
	SUB @-907, <-120
	SUB -7, <-120
	SUB @-127, -120
	SUB 3, @20
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	CMP -207, <-120
	ADD @-127, 100
	DAT #17, #30
	DAT #17, #30
	JMP -28, 990
	ADD 17, 30
	SUB <306, <99
	SUB 12, @10
	SUB <7, @0
	SPL 17, 30
	SUB -7, <-120
	SPL 0, <310
	DAT #17, #30
	SUB <7, @0
	SUB #72, @200
	DAT #12, <10
	SUB @-127, -120
	SUB #72, @200
	SUB 12, @10
	JMN <127, 106
	MOV -1, <-20
	SUB #72, @200
	MOV -7, <-20
