INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/squid/OneDrive/Documents/Vivado/2023/UARTFirstProject/UARTFirstProject.srcs/sim_1/new/RURxClk_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RURxClk_tb'
