<dec f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='354' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getMinimalPhysRegClass(unsigned int Reg, llvm::MVT VT = MVT::Other) const'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='630' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker25FindSuitableFreeRegistersEjRSt3mapIPKNS_19TargetRegisterClassEjSt4lessIS4_ESaISt4pairIKS4_jEEERS1_IjjS5_IjESaIS7_IKjjEEE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='350'>/// Returns the Register Class of a physical register of the given type,
  /// picking the most sub register class of the right type that contains this
  /// physreg.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/DwarfExpression.cpp' l='135' u='c' c='_ZN4llvm15DwarfExpression13addMachineRegERKNS_18TargetRegisterInfoEjj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='105' u='c' c='_ZNK4llvm16RegisterBankInfo22getMinimalPhysRegClassEjRKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCopyPropagation.cpp' l='338' u='c' c='_ZN12_GLOBAL__N_122MachineCopyPropagation25isForwardableRegClassCopyERKN4llvm12MachineInstrES4_j'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='417' u='c' c='_ZL27assignCalleeSavedSpillSlotsRN4llvm15MachineFunctionERKNS_9BitVectorERjS5_'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='544' u='c' c='_ZL14insertCSRSavesRN4llvm17MachineBasicBlockENS_8ArrayRefINS_15CalleeSavedInfoEEE'/>
<use f='llvm/llvm/lib/CodeGen/PrologEpilogInserter.cpp' l='566' u='c' c='_ZL17insertCSRRestoresRN4llvm17MachineBasicBlockERSt6vectorINS_15CalleeSavedInfoESaIS3_EE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='157' u='c' c='_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbjRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGFast.cpp' l='574' u='c' c='_ZN12_GLOBAL__N_115ScheduleDAGFast20ListScheduleBottomUpEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='1554' u='c' c='_ZN12_GLOBAL__N_117ScheduleDAGRRList26PickNodeToScheduleBottomUpEv'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp' l='134' u='c' c='_ZL25CheckForPhysRegDependencyPN4llvm6SDNodeES1_jPKNS_18TargetRegisterInfoEPKNS_15TargetInstrInfoERjRi'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='153' u='c' c='_ZNK4llvm9StackMaps12parseOperandEPKNS_14MachineOperandES3_RNS_11SmallVectorINS0_8LocationELj8EEERNS4_INS0_10LiveOutRegELj8EEE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='249' u='c' c='_ZNK4llvm9StackMaps16createLiveOutRegEjPKNS_18TargetRegisterInfoE'/>
<def f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='190' ll='205' type='const llvm::TargetRegisterClass * llvm::TargetRegisterInfo::getMinimalPhysRegClass(unsigned int reg, llvm::MVT VT = MVT::Other) const'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='473' u='c' c='_ZNK4llvm18TargetRegisterInfo16getRegSizeInBitsEjRKNS_19MachineRegisterInfoE'/>
<doc f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='187'>/// getMinimalPhysRegClass - Returns the Register Class of a physical
/// register of the given type, picking the most sub register class of
/// the right type that contains this physreg.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='3122' u='c' c='_ZNK4llvm16AArch64InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEi14474806'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='715' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='125' u='c' c='_ZNK4llvm16HexagonEvaluator18getPhysRegBitWidthEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='593' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets16getCondTfrOpcodeERKN4llvm14MachineOperandEb'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1516' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='1528' u='c' c='_ZNK4llvm20HexagonFrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='51' u='c' c='_ZN4llvm3rdf15CopyPropagation15interpretAsCopyEPKNS_12MachineInstrERSt3mapINS0_11RegisterRefES6_St4lessIS6_ESaISt4pairIKS6_S6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='52' u='c' c='_ZN4llvm3rdf15CopyPropagation15interpretAsCopyEPKNS_12MachineInstrERSt3mapINS0_11RegisterRefES6_St4lessIS6_ESaISt4pairIKS6_S6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFCopy.cpp' l='123' u='c' c='_ZN4llvm3rdf15CopyPropagation3runEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEFrameLowering.cpp' l='906' u='c' c='_ZNK4llvm19MipsSEFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorI1491517'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2221' u='c' c='_ZNK4llvm16PPCFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_11669985'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFrameLowering.cpp' l='2374' u='c' c='_ZNK4llvm16PPCFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS16606522'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp' l='65' u='c' c='_ZNK4llvm20WebAssemblyInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2025' u='c' c='_ZNK4llvm16X86FrameLowering27assignCalleeSavedSpillSlotsERNS_15MachineFunctionEPKNS_18TargetRegisterInfoERSt6vectorINS_15CalleeSavedInfoESaIS7_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2100' u='c' c='_ZNK4llvm16X86FrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorINS_12489553'/>
<use f='llvm/llvm/lib/Target/X86/X86FrameLowering.cpp' l='2179' u='c' c='_ZNK4llvm16X86FrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorINS2899932'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='440' u='c' c='_ZNK4llvm18XCoreFrameLowering25spillCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKSt6vectorIN3847673'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreFrameLowering.cpp' l='468' u='c' c='_ZNK4llvm18XCoreFrameLowering27restoreCalleeSavedRegistersERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERSt6vectorI6751630'/>
