#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Feb 21 16:06:53 2018
# Process ID: 5124
# Current directory: C:/Users/fpga/FPGA/lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6064 C:\Users\fpga\FPGA\lab1\lab1.xpr
# Log file: C:/Users/fpga/FPGA/lab1/vivado.log
# Journal file: C:/Users/fpga/FPGA/lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/fpga/FPGA/lab1/lab1.xpr
INFO: [Project 1-313] Project file moved from '/home/demian/UPM/ISPR/Labs/lab1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/fpga/FPGA/lab1/lab1.ip_user_files', nor could it be found using path 'C:/home/demian/UPM/ISPR/Labs/lab1/lab1.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_auto_pc_0' generated file not found 'c:/Users/fpga/FPGA/lab1/lab1.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:02:21 . Memory (MB): peak = 777.273 ; gain = 110.574
update_compile_order -fileset sources_1
save_project_as lab2 C:/Users/fpga/FPGA/lab2 -force
CRITICAL WARNING: [IP_Flow 19-4299] Failed to copy 'c:/Users/fpga/FPGA/lab1/lab1.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt' to 'c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/stats.txt'
save_project_as: Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 799.738 ; gain = 0.000
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  C:/Users/fpga/Downloads/Sources-20180221/lab2/lab2 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fpga/Downloads/Sources-20180221/lab2/lab2'.
open_bd_design {C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - leds
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 907.809 ; gain = 56.191
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:math_ip:1.0 math_ip_0
endgroup
set_property location {2 251 -463} [get_bd_cells math_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "/ps7_0_axi_periph" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins math_ip_0/S_AXI]
</math_ip_0/S_AXI/reg0> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property location {1 456 -420} [get_bd_cells math_ip_0]
startgroup
set_property -dict [list CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells leds]
endgroup
delete_bd_objs [get_bd_intf_nets leds_GPIO] [get_bd_intf_ports leds_4bits]
startgroup
make_bd_pins_external  [get_bd_cells leds]
make_bd_intf_pins_external  [get_bd_cells leds]
endgroup
set_property name leds [get_bd_intf_ports GPIO]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_USE_CROSS_TRIGGER {1} CONFIG.PCW_FTM_CTI_IN0 {CPU0 DBG_REQ} CONFIG.PCW_FTM_CTI_OUT0 {CPU0 DBG_ACK}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list CONFIG.C_PROBE0_WIDTH {4} CONFIG.C_TRIGOUT_EN {true} CONFIG.C_TRIGIN_EN {true} CONFIG.C_MONITOR_TYPE {Native} CONFIG.C_NUM_OF_PROBES {1} CONFIG.C_ENABLE_ILA_AXI_MON {false}] [get_bd_cells ila_0]
endgroup
set_property location {4 1099 -725} [get_bd_cells ila_0]
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins leds/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /leds/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins ila_0/TRIG_IN] [get_bd_intf_pins processing_system7_0/TRIGGER_OUT_0]
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/TRIGGER_IN_0] [get_bd_intf_pins ila_0/TRIG_OUT]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:vio:3.0 vio_0
endgroup
startgroup
set_property -dict [list CONFIG.C_PROBE_OUT2_WIDTH {8} CONFIG.C_PROBE_OUT1_WIDTH {8} CONFIG.C_PROBE_IN0_WIDTH {9} CONFIG.C_NUM_PROBE_OUT {3}] [get_bd_cells vio_0]
endgroup
set_property location {2 373 -586} [get_bd_cells vio_0]
set_property location {1 387 -578} [get_bd_cells vio_0]
connect_bd_net [get_bd_pins vio_0/probe_in0] [get_bd_pins math_ip_0/sel]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins vio_0/probe_in0] [get_bd_pins math_ip_0/sel]'
connect_bd_net [get_bd_pins math_ip_0/result] [get_bd_pins vio_0/probe_in0]
connect_bd_net [get_bd_pins vio_0/probe_out0] [get_bd_pins math_ip_0/sel]
connect_bd_net [get_bd_pins vio_0/probe_out1] [get_bd_pins math_ip_0/ain_vio]
startgroup
connect_bd_net [get_bd_pins vio_0/probe_out2] [get_bd_pins math_ip_0/bin_vio]
endgroup
connect_bd_net [get_bd_pins vio_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
set_property location {1353 -571} [get_bd_intf_ports leds]
set_property location {1370 -609} [get_bd_intf_ports leds]
set_property location {1395 -577} [get_bd_intf_ports leds]
delete_bd_objs [get_bd_intf_nets leds_GPIO] [get_bd_intf_ports leds]
startgroup
make_bd_pins_external  [get_bd_cells leds]
make_bd_intf_pins_external  [get_bd_cells leds]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'make_bd_intf_pins_external  [get_bd_cells leds]'
INFO: [Common 17-17] undo 'make_bd_pins_external  [get_bd_cells leds]'
INFO: [Common 17-17] undo 'startgroup'
delete_bd_objs [get_bd_nets leds_gpio_io_o]
startgroup
make_bd_pins_external  [get_bd_pins leds/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin /leds/gpio_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
endgroup
connect_bd_net [get_bd_pins ila_0/probe0] [get_bd_pins leds/gpio_io_o]
save_bd_design
Wrote  : <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_intf_nets {ps7_0_axi_periph_M02_AXI }]
true
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 1 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK0 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_ps7_0_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /ps7_0_axi_periph_M02_AXI, to System ILA slot interface pin /system_ila_0/SLOT_0_AXI for debug.
apply_bd_automation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1243.039 ; gain = 24.715
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data" AXI_R_DATA "Data and Trigger" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:debug -dict [list \
                                                          [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] {AXI_R_ADDRESS "Data" AXI_R_DATA "Data" AXI_W_ADDRESS "Data and Trigger" AXI_W_DATA "Data and Trigger" AXI_W_RESPONSE "Data and Trigger" CLK_SRC "/processing_system7_0/FCLK_CLK0" SYSTEM_ILA "Auto" APC_EN "0" } \
                                                         ]
Debug Automation : Instantiating new System ILA block '/system_ila_0' with mode INTERFACE, 1 slot interface pins and 0 probe pins. Also setting parameters on this block, corresponding to newly enabled interface pins and probe pins as specified via Debug Automation.
Debug Automation : Connecting source clock pin /processing_system7_0/FCLK_CLK0 to the following sink clock pins :
/system_ila_0/clk
Debug Automation : Connecting source reset pin /rst_ps7_0_100M/peripheral_aresetn to the following sink reset pins :
/system_ila_0/resetn
Debug Automation : Connecting interface connection /ps7_0_axi_periph_M02_AXI, to System ILA slot interface pin /system_ila_0/SLOT_0_AXI for debug.
endgroup
validate_bd_design
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1314.266 ; gain = 32.238
add_files -fileset constrs_1 -norecurse C:/Users/fpga/Downloads/Sources-20180221/lab2/lab2/lab2_zybo.xdc
import_files -fileset constrs_1 C:/Users/fpga/Downloads/Sources-20180221/lab2/lab2/lab2_zybo.xdc
save_bd_design
Wrote  : <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_4
reset_run system_xbar_0_synth_1
reset_run system_axi_gpio_0_1_synth_1
reset_run system_rst_ps7_0_100M_0_synth_1
reset_run system_axi_gpio_0_0_synth_1
reset_run system_processing_system7_0_0_synth_1
launch_runs impl_4 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block math_ip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_ila_0_0/system_ila_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hw_handoff/system_system_ila_0_1.hwh
Generated Block Design Tcl file c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hw_handoff/system_system_ila_0_1_bd.tcl
Generated Hardware Definition File c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hdl/system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hdl/system.hwdef
[Wed Feb 21 16:41:17 2018] Launched system_xbar_0_synth_1, system_axi_gpio_0_1_synth_1, system_rst_ps7_0_100M_0_synth_1, system_axi_gpio_0_0_synth_1, system_processing_system7_0_0_synth_1, system_ila_0_0_synth_1, system_vio_0_0_synth_1, system_math_ip_0_0_synth_1, system_system_ila_0_1_synth_1, system_auto_pc_0_synth_1, synth_4...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_xbar_0_synth_1/runme.log
system_axi_gpio_0_1_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_axi_gpio_0_1_synth_1/runme.log
system_rst_ps7_0_100M_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_axi_gpio_0_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_processing_system7_0_0_synth_1/runme.log
system_ila_0_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_ila_0_0_synth_1/runme.log
system_vio_0_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_vio_0_0_synth_1/runme.log
system_math_ip_0_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_math_ip_0_0_synth_1/runme.log
system_system_ila_0_1_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_system_ila_0_1_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/fpga/FPGA/lab2/lab2.runs/system_auto_pc_0_synth_1/runme.log
synth_4: C:/Users/fpga/FPGA/lab2/lab2.runs/synth_4/runme.log
[Wed Feb 21 16:41:17 2018] Launched impl_4...
Run output will be captured here: C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 1456.527 ; gain = 80.578
set_property name leds [get_bd_ports gpio_io_o]
save_bd_design
Wrote  : <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
Wrote  : <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_4
launch_runs impl_4 -to_step write_bitstream -jobs 4
WARNING: [BD 41-1781] Updates have been made to one or more nets/interface connections marked for debug.
Debug nets, which are already connected to System ILA IP core in the block-design, will be automatically available for debug in Hardware Manager.
For unconnected Debug nets, please open synthesized design and use 'Set Up Debug' wizard to insert, modify or delete Debug Cores. Failure to do so could result in critical warnings and errors in the implementation flow.
Wrote  : <C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/system.bd> 
Verilog Output written to : C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block leds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block math_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block vio_0 .
Exporting to file c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hw_handoff/system_system_ila_0_1.hwh
Generated Block Design Tcl file c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hw_handoff/system_system_ila_0_1_bd.tcl
Generated Hardware Definition File c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_system_ila_0_1/bd_0/hdl/system_system_ila_0_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/fpga/FPGA/lab2/lab2.srcs/sources_1/bd/system/hdl/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 9b323f393e9fa1eb; cache size = 16.466 MB.
[Wed Feb 21 17:11:24 2018] Launched synth_4...
Run output will be captured here: C:/Users/fpga/FPGA/lab2/lab2.runs/synth_4/runme.log
[Wed Feb 21 17:11:24 2018] Launched impl_4...
Run output will be captured here: C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 1561.309 ; gain = 28.895
file copy -force C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.sysdef C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.sysdef C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.sysdef C:/Users/fpga/Downloads/Sources-20180221/lab2/lab2/system_wrapper.hdf

launch_sdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.sysdef C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/fpga/FPGA/lab2/lab2.sdk -hwspec C:/Users/fpga/FPGA/lab2/lab2.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279787350A
set_property PROGRAM.FILE {C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
INFO: [Labtools 27-1889] Uploading output probe values for VIO core [hw_vio_1]
refresh_hw_device: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1772.059 ; gain = 31.695
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
Processing Interface ps7_0_axi_periph_M02_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]\
   [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-21 17:53:39
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Feb-21 17:53:39
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]\
  [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-21 17:53:39
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2018-Feb-21 17:53:39
Processed interface ps7_0_axi_periph_M02_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279787350A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo-210279787350A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo-210279787350A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Zybo-210279787350A" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279787097A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 2 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) C:/Users/fpga/FPGA/lab2/lab2.runs/impl_4/system_wrapper.ltx.
The device design has 0 ILA core(s) and 0 VIO core(s). The probes file(s) have 2 ILA core(s) and 1 VIO core(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 2 ILA core(s).
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 VIO core(s).
refresh_hw_device: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1811.227 ; gain = 7.563
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
Processed interface ps7_0_axi_periph_M02_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
set_property TRIGGER_COMPARE_VALUE {eq32'hXXXX_XXXX eq32'hXXXX_XX12} [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wdata -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE {eq4'hX eq4'bXXXX} [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wstrb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE {eq4'hX eq4'bXXX1} [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wstrb -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE {eq1'bX eq1'b1} [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property TRIGGER_COMPARE_VALUE {eq1'bX eq1'b1} [get_hw_probes system_i/system_ila_0/inst/net_slot_0_axi_wvalid -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
set_property CONTROL.TRIGGER_POSITION 512 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
set_property CONTROL.TRIGGER_POSITION 512 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Feb-21 18:43:45
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_2' trigger was stopped by user at 2018-Feb-21 18:49:26
WARNING: [Labtools 27-157] hw_ila [hw_ila_2] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Feb-21 18:49:30
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2018-Feb-21 18:50:16
Processed interface ps7_0_axi_periph_M02_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
reset_hw_vio_outputs [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]
set_property OUTPUT_VALUE 1 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 55 [get_hw_probes system_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 44 [get_hw_probes system_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 15 [get_hw_probes system_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 15 [get_hw_probes system_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 01 [get_hw_probes system_i/vio_0_probe_out2 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out2} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 0 [get_hw_probes system_i/vio_0_probe_out0 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out0} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property OUTPUT_VALUE 10 [get_hw_probes system_i/vio_0_probe_out1 -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
commit_hw_vio [get_hw_probes {system_i/vio_0_probe_out1} -of_objects [get_hw_vios -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/vio_0"}]]
set_property TRIGGER_COMPARE_VALUE eq4'h5 [get_hw_probes system_i/leds_gpio_io_o -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-21 19:07:59
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Feb-21 19:08:54
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-21 19:08:55
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
INFO: [Labtools 27-1965] The ILA core 'hw_ila_1' trigger was stopped by user at 2018-Feb-21 19:12:53
WARNING: [Labtools 27-157] hw_ila [hw_ila_1] stopped. No data to upload.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-21 19:12:56
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-21 19:12:56
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}] -trigger_now
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2018-Feb-21 19:13:06
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2018-Feb-21 19:13:06
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_1.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2018-Feb-21 19:17:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"system_i/system_ila_0/inst/ila_lib"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2018-Feb-21 19:17:55
Processed interface ps7_0_axi_periph_M02_AXI_ila2_slot0
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Users/fpga/FPGA/lab2/lab2.hw/backup/hw_ila_data_2.ila. Use Tcl command 'import_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279787097A
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 21 19:20:35 2018...
