ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f10x_rcc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.RCC_DeInit,"ax",%progbits
  20              		.align	2
  21              		.global	RCC_DeInit
  22              		.thumb
  23              		.thumb_func
  25              	RCC_DeInit:
  26              	.LFB27:
  27              		.file 1 "STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c"
   1:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
   2:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @version V3.1.2
   6:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @date    09/28/2009
   7:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @copy
  10:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  11:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  18:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
  19:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  20:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  21:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  22:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  23:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  24:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  25:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  26:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  27:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  28:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  29:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  30:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  31:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 2


  32:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  33:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  34:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  35:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  36:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  37:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
  38:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
  39:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  40:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  41:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  42:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  43:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  44:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  45:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  46:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  47:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  48:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  49:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  50:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  51:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  52:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  53:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  54:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  55:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  56:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  57:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  58:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  59:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  60:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  61:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  62:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  63:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  64:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  65:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  66:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  67:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  68:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  69:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  70:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  71:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  72:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  73:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  74:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  75:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  76:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  77:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  78:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  79:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  80:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  81:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
  82:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  83:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  84:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  85:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  86:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  87:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  88:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 3


  89:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  90:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  91:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  92:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  93:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  94:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  95:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  96:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  97:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  98:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  99:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 100:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 101:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 102:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 103:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 104:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 105:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 106:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 107:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 108:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 109:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 110:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 111:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 112:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 113:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 114:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 115:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 116:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 117:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 118:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 119:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CR register bit mask */
 120:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 121:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 122:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 123:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 124:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 125:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 126:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 127:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 128:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 129:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 130:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask           ((uint32_t)0xFFC2FFFF)
 131:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 132:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 133:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 134:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 135:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 136:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 137:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 138:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 139:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 140:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 141:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 142:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 143:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 144:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 145:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 4


 146:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 147:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 148:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 149:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 150:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 151:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 152:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 153:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 154:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 155:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 156:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 157:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 158:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 159:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 160:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 161:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 162:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSI_Value
 163:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Typical Value of the HSI in Hz */
 164:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define HSI_Value                 ((uint32_t)8000000)
 165:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSI_Value */
 166:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 167:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 168:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 169:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 170:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 171:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 172:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 173:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 174:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 175:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 176:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* BDCR register base address */
 177:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 178:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 179:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSEStartUp_TimeOut
 180:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Time out for HSE start up */
 181:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define HSEStartUp_TimeOut        ((uint16_t)0x0500)
 182:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSEStartUp_TimeOut */
 183:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 184:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 185:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 186:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 187:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 188:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 189:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 190:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 191:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 192:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 193:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 194:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 195:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 196:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 197:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 198:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 199:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 200:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 201:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 202:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 5


 203:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 204:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 205:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 206:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 207:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 208:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 209:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 210:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 211:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 212:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 213:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 214:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 215:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 216:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 217:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 218:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 219:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 220:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 221:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 222:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 223:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 224:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 225:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
  28              		.loc 1 225 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 226:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 227:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  33              		.loc 1 227 0
  34 0000 0D4B     		ldr	r3, .L2
  35 0002 1A68     		ldr	r2, [r3]
  36 0004 42F00102 		orr	r2, r2, #1
  37 0008 1A60     		str	r2, [r3]
 228:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 229:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 230:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 231:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  38              		.loc 1 231 0
  39 000a 5968     		ldr	r1, [r3, #4]
  40 000c 0B4A     		ldr	r2, .L2+4
  41 000e 0A40     		ands	r2, r2, r1
  42 0010 5A60     		str	r2, [r3, #4]
 232:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 233:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 234:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 235:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 236:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 237:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  43              		.loc 1 237 0
  44 0012 1A68     		ldr	r2, [r3]
  45 0014 22F08472 		bic	r2, r2, #17301504
  46 0018 22F48032 		bic	r2, r2, #65536
  47 001c 1A60     		str	r2, [r3]
 238:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 239:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 6


 240:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  48              		.loc 1 240 0
  49 001e 1A68     		ldr	r2, [r3]
  50 0020 22F48022 		bic	r2, r2, #262144
  51 0024 1A60     		str	r2, [r3]
 241:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 242:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 243:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  52              		.loc 1 243 0
  53 0026 5A68     		ldr	r2, [r3, #4]
  54 0028 22F4FE02 		bic	r2, r2, #8323072
  55 002c 5A60     		str	r2, [r3, #4]
 244:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 245:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 246:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 247:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
  56              		.loc 1 247 0
  57 002e 4FF41F02 		mov	r2, #10420224
  58 0032 9A60     		str	r2, [r3, #8]
  59 0034 7047     		bx	lr
  60              	.L3:
  61 0036 00BF     		.align	2
  62              	.L2:
  63 0038 00100240 		.word	1073876992
  64 003c 0000FFF8 		.word	-117506048
  65              		.cfi_endproc
  66              	.LFE27:
  68              		.section	.text.RCC_HSEConfig,"ax",%progbits
  69              		.align	2
  70              		.global	RCC_HSEConfig
  71              		.thumb
  72              		.thumb_func
  74              	RCC_HSEConfig:
  75              	.LFB28:
 248:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 249:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 250:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 251:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 252:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 253:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 254:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 255:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 256:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 257:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 258:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 259:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 260:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 261:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 269:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 270:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 7


 271:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
  76              		.loc 1 271 0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              	.LVL0:
  81 0000 10B5     		push	{r4, lr}
  82              	.LCFI0:
  83              		.cfi_def_cfa_offset 8
  84              		.cfi_offset 4, -8
  85              		.cfi_offset 14, -4
 272:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
  86              		.loc 1 273 0
  87 0002 0446     		mov	r4, r0
  88 0004 50B1     		cbz	r0, .L5
  89              		.loc 1 273 0 is_stmt 0 discriminator 1
  90 0006 B0F5803F 		cmp	r0, #65536
  91 000a 07D0     		beq	.L5
  92              		.loc 1 273 0 discriminator 2
  93 000c B0F5802F 		cmp	r0, #262144
  94 0010 04D0     		beq	.L5
  95              		.loc 1 273 0 discriminator 3
  96 0012 40F21111 		movw	r1, #273
  97 0016 0F48     		ldr	r0, .L10
  98              	.LVL1:
  99 0018 FFF7FEFF 		bl	assert_failed
 100              	.LVL2:
 101              	.L5:
 274:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 102              		.loc 1 276 0 is_stmt 1
 103 001c 0E4B     		ldr	r3, .L10+4
 104 001e 1A68     		ldr	r2, [r3]
 105 0020 22F48032 		bic	r2, r2, #65536
 106 0024 1A60     		str	r2, [r3]
 277:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 107              		.loc 1 278 0
 108 0026 1A68     		ldr	r2, [r3]
 109 0028 22F48022 		bic	r2, r2, #262144
 110 002c 1A60     		str	r2, [r3]
 279:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 111              		.loc 1 280 0
 112 002e B4F5803F 		cmp	r4, #65536
 113 0032 03D0     		beq	.L7
 114 0034 B4F5802F 		cmp	r4, #262144
 115 0038 06D0     		beq	.L8
 116 003a 10BD     		pop	{r4, pc}
 117              	.LVL3:
 118              	.L7:
 281:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 282:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 8


 119              		.loc 1 284 0
 120 003c 064A     		ldr	r2, .L10+4
 121 003e 1368     		ldr	r3, [r2]
 122 0040 43F48033 		orr	r3, r3, #65536
 123 0044 1360     		str	r3, [r2]
 285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 124              		.loc 1 285 0
 125 0046 10BD     		pop	{r4, pc}
 126              	.LVL4:
 127              	.L8:
 286:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 287:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 128              		.loc 1 289 0
 129 0048 034A     		ldr	r2, .L10+4
 130 004a 1368     		ldr	r3, [r2]
 131 004c 43F4A023 		orr	r3, r3, #327680
 132 0050 1360     		str	r3, [r2]
 133 0052 10BD     		pop	{r4, pc}
 134              	.LVL5:
 135              	.L11:
 136              		.align	2
 137              	.L10:
 138 0054 00000000 		.word	.LC0
 139 0058 00100240 		.word	1073876992
 140              		.cfi_endproc
 141              	.LFE28:
 143              		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 144              		.align	2
 145              		.global	RCC_AdjustHSICalibrationValue
 146              		.thumb
 147              		.thumb_func
 149              	RCC_AdjustHSICalibrationValue:
 150              	.LFB30:
 290:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 291:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 292:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 293:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 294:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 295:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 296:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 297:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 298:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 300:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 304:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 306:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 307:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 308:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 309:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 310:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   do
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 9


 312:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 313:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 314:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
 316:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 318:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 319:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = SUCCESS;
 320:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 321:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 322:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 323:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = ERROR;
 324:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 325:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return (status);
 326:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 327:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 328:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 329:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 333:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 334:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 151              		.loc 1 335 0
 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 0
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155              	.LVL6:
 156 0000 10B5     		push	{r4, lr}
 157              	.LCFI1:
 158              		.cfi_def_cfa_offset 8
 159              		.cfi_offset 4, -8
 160              		.cfi_offset 14, -4
 161 0002 0446     		mov	r4, r0
 162              	.LVL7:
 336:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 337:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 163              		.loc 1 338 0
 164 0004 1F28     		cmp	r0, #31
 165 0006 04D9     		bls	.L13
 166              		.loc 1 338 0 is_stmt 0 discriminator 1
 167 0008 4FF4A971 		mov	r1, #338
 168 000c 0548     		ldr	r0, .L15
 169              	.LVL8:
 170 000e FFF7FEFF 		bl	assert_failed
 171              	.LVL9:
 172              	.L13:
 339:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 173              		.loc 1 339 0 is_stmt 1
 174 0012 054B     		ldr	r3, .L15+4
 175 0014 1868     		ldr	r0, [r3]
 176              	.LVL10:
 340:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 177              		.loc 1 341 0
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 10


 178 0016 20F0F800 		bic	r0, r0, #248
 179              	.LVL11:
 342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 180              		.loc 1 343 0
 181 001a 40EAC400 		orr	r0, r0, r4, lsl #3
 182              	.LVL12:
 344:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 183              		.loc 1 345 0
 184 001e 1860     		str	r0, [r3]
 185 0020 10BD     		pop	{r4, pc}
 186              	.L16:
 187 0022 00BF     		.align	2
 188              	.L15:
 189 0024 00000000 		.word	.LC0
 190 0028 00100240 		.word	1073876992
 191              		.cfi_endproc
 192              	.LFE30:
 194              		.section	.text.RCC_HSICmd,"ax",%progbits
 195              		.align	2
 196              		.global	RCC_HSICmd
 197              		.thumb
 198              		.thumb_func
 200              	RCC_HSICmd:
 201              	.LFB31:
 346:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 347:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 348:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 349:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 353:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 354:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 202              		.loc 1 355 0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              	.LVL13:
 207 0000 10B5     		push	{r4, lr}
 208              	.LCFI2:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 4, -8
 211              		.cfi_offset 14, -4
 212 0002 0446     		mov	r4, r0
 356:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 213              		.loc 1 357 0
 214 0004 0128     		cmp	r0, #1
 215 0006 04D9     		bls	.L18
 216              		.loc 1 357 0 is_stmt 0 discriminator 1
 217 0008 40F26511 		movw	r1, #357
 218 000c 0248     		ldr	r0, .L20
 219              	.LVL14:
 220 000e FFF7FEFF 		bl	assert_failed
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 11


 221              	.LVL15:
 222              	.L18:
 358:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 223              		.loc 1 358 0 is_stmt 1
 224 0012 024B     		ldr	r3, .L20+4
 225 0014 1C60     		str	r4, [r3]
 226 0016 10BD     		pop	{r4, pc}
 227              	.L21:
 228              		.align	2
 229              	.L20:
 230 0018 00000000 		.word	.LC0
 231 001c 00004242 		.word	1111621632
 232              		.cfi_endproc
 233              	.LFE31:
 235              		.section	.text.RCC_PLLConfig,"ax",%progbits
 236              		.align	2
 237              		.global	RCC_PLLConfig
 238              		.thumb
 239              		.thumb_func
 241              	RCC_PLLConfig:
 242              	.LFB32:
 359:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 360:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 361:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 362:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
 366:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
 367:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 377:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 378:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 243              		.loc 1 379 0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              	.LVL16:
 248 0000 38B5     		push	{r3, r4, r5, lr}
 249              	.LCFI3:
 250              		.cfi_def_cfa_offset 16
 251              		.cfi_offset 3, -16
 252              		.cfi_offset 4, -12
 253              		.cfi_offset 5, -8
 254              		.cfi_offset 14, -4
 255 0002 0C46     		mov	r4, r1
 256              	.LVL17:
 380:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 12


 381:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 382:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 257              		.loc 1 383 0
 258 0004 0546     		mov	r5, r0
 259 0006 50B1     		cbz	r0, .L23
 260              		.loc 1 383 0 is_stmt 0 discriminator 1
 261 0008 B0F5803F 		cmp	r0, #65536
 262 000c 07D0     		beq	.L23
 263              		.loc 1 383 0 discriminator 2
 264 000e B0F5403F 		cmp	r0, #196608
 265 0012 04D0     		beq	.L23
 266              		.loc 1 383 0 discriminator 3
 267 0014 40F27F11 		movw	r1, #383
 268              	.LVL18:
 269 0018 1D48     		ldr	r0, .L26
 270              	.LVL19:
 271 001a FFF7FEFF 		bl	assert_failed
 272              	.LVL20:
 273              	.L23:
 384:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 274              		.loc 1 384 0 is_stmt 1
 275 001e 74B3     		cbz	r4, .L24
 276              		.loc 1 384 0 is_stmt 0 discriminator 1
 277 0020 B4F5802F 		cmp	r4, #262144
 278 0024 2BD0     		beq	.L24
 279              		.loc 1 384 0 discriminator 2
 280 0026 B4F5002F 		cmp	r4, #524288
 281 002a 28D0     		beq	.L24
 282              		.loc 1 384 0 discriminator 3
 283 002c B4F5402F 		cmp	r4, #786432
 284 0030 25D0     		beq	.L24
 285              		.loc 1 384 0 discriminator 4
 286 0032 B4F5801F 		cmp	r4, #1048576
 287 0036 22D0     		beq	.L24
 288              		.loc 1 384 0 discriminator 5
 289 0038 B4F5A01F 		cmp	r4, #1310720
 290 003c 1FD0     		beq	.L24
 291              		.loc 1 384 0 discriminator 6
 292 003e B4F5C01F 		cmp	r4, #1572864
 293 0042 1CD0     		beq	.L24
 294              		.loc 1 384 0 discriminator 7
 295 0044 B4F5E01F 		cmp	r4, #1835008
 296 0048 19D0     		beq	.L24
 297              		.loc 1 384 0 discriminator 8
 298 004a B4F5001F 		cmp	r4, #2097152
 299 004e 16D0     		beq	.L24
 300              		.loc 1 384 0 discriminator 9
 301 0050 B4F5101F 		cmp	r4, #2359296
 302 0054 13D0     		beq	.L24
 303              		.loc 1 384 0 discriminator 10
 304 0056 B4F5201F 		cmp	r4, #2621440
 305 005a 10D0     		beq	.L24
 306              		.loc 1 384 0 discriminator 11
 307 005c B4F5301F 		cmp	r4, #2883584
 308 0060 0DD0     		beq	.L24
 309              		.loc 1 384 0 discriminator 12
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 13


 310 0062 B4F5401F 		cmp	r4, #3145728
 311 0066 0AD0     		beq	.L24
 312              		.loc 1 384 0 discriminator 13
 313 0068 B4F5501F 		cmp	r4, #3407872
 314 006c 07D0     		beq	.L24
 315              		.loc 1 384 0 discriminator 14
 316 006e B4F5601F 		cmp	r4, #3670016
 317 0072 04D0     		beq	.L24
 318              		.loc 1 384 0 discriminator 15
 319 0074 4FF4C071 		mov	r1, #384
 320 0078 0548     		ldr	r0, .L26
 321 007a FFF7FEFF 		bl	assert_failed
 322              	.LVL21:
 323              	.L24:
 385:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 386:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 324              		.loc 1 386 0 is_stmt 1
 325 007e 054A     		ldr	r2, .L26+4
 326 0080 5368     		ldr	r3, [r2, #4]
 327              	.LVL22:
 387:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 328              		.loc 1 388 0
 329 0082 23F47C13 		bic	r3, r3, #4128768
 330              	.LVL23:
 389:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 331              		.loc 1 390 0
 332 0086 2C43     		orrs	r4, r4, r5
 333              	.LVL24:
 334 0088 1C43     		orrs	r4, r4, r3
 335              	.LVL25:
 391:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 336              		.loc 1 392 0
 337 008a 5460     		str	r4, [r2, #4]
 338 008c 38BD     		pop	{r3, r4, r5, pc}
 339              	.LVL26:
 340              	.L27:
 341 008e 00BF     		.align	2
 342              	.L26:
 343 0090 00000000 		.word	.LC0
 344 0094 00100240 		.word	1073876992
 345              		.cfi_endproc
 346              	.LFE32:
 348              		.section	.text.RCC_PLLCmd,"ax",%progbits
 349              		.align	2
 350              		.global	RCC_PLLCmd
 351              		.thumb
 352              		.thumb_func
 354              	RCC_PLLCmd:
 355              	.LFB33:
 393:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 394:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 395:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 396:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 14


 398:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 400:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 401:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 356              		.loc 1 402 0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              	.LVL27:
 361 0000 10B5     		push	{r4, lr}
 362              	.LCFI4:
 363              		.cfi_def_cfa_offset 8
 364              		.cfi_offset 4, -8
 365              		.cfi_offset 14, -4
 366 0002 0446     		mov	r4, r0
 403:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 367              		.loc 1 404 0
 368 0004 0128     		cmp	r0, #1
 369 0006 04D9     		bls	.L29
 370              		.loc 1 404 0 is_stmt 0 discriminator 1
 371 0008 4FF4CA71 		mov	r1, #404
 372 000c 0248     		ldr	r0, .L31
 373              	.LVL28:
 374 000e FFF7FEFF 		bl	assert_failed
 375              	.LVL29:
 376              	.L29:
 405:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 377              		.loc 1 406 0 is_stmt 1
 378 0012 024B     		ldr	r3, .L31+4
 379 0014 1C60     		str	r4, [r3]
 380 0016 10BD     		pop	{r4, pc}
 381              	.L32:
 382              		.align	2
 383              	.L31:
 384 0018 00000000 		.word	.LC0
 385 001c 60004242 		.word	1111621728
 386              		.cfi_endproc
 387              	.LFE33:
 389              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 390              		.align	2
 391              		.global	RCC_SYSCLKConfig
 392              		.thumb
 393              		.thumb_func
 395              	RCC_SYSCLKConfig:
 396              	.LFB34:
 407:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 408:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 409:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 410:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 411:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 413:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 415:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 15


 416:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 417:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 418:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 419:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 420:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 421:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 422:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 423:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 424:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 425:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 426:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 427:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 428:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 429:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 430:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 431:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 432:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 433:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 434:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 435:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 436:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 437:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 438:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 439:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 440:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 441:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 442:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 443:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 444:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 445:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 446:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 447:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 448:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 449:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 450:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 451:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 452:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 453:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 454:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 455:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 456:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 457:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 458:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 459:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 460:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 461:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 462:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 463:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 464:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 465:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 466:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 467:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 468:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 469:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 470:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 471:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 472:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 16


 473:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 474:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 475:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 476:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 477:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 478:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 479:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 480:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 481:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 482:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 483:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 484:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 485:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 486:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 487:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 488:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 489:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 490:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 491:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 492:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 493:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 494:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 495:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 496:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 497:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 498:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 499:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 500:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 501:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 502:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 503:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 504:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 505:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 506:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 507:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 508:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 509:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 510:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 511:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 512:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 513:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 514:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 515:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 516:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 517:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 518:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 519:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 520:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 521:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 522:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 523:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 524:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 525:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 526:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 527:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 528:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 529:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 17


 530:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 531:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 532:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 533:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 534:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 535:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 536:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 537:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 538:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 539:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 540:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 541:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 542:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 543:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 544:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 545:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 546:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 547:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 548:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 549:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 550:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 551:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 552:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 553:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 554:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 555:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 556:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 557:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 558:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 559:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 560:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 561:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 397              		.loc 1 561 0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              	.LVL30:
 402 0000 10B5     		push	{r4, lr}
 403              	.LCFI5:
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 4, -8
 406              		.cfi_offset 14, -4
 407 0002 0446     		mov	r4, r0
 408              	.LVL31:
 562:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 563:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 564:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 409              		.loc 1 564 0
 410 0004 0228     		cmp	r0, #2
 411 0006 04D9     		bls	.L34
 412              		.loc 1 564 0 is_stmt 0 discriminator 1
 413 0008 4FF40D71 		mov	r1, #564
 414 000c 0448     		ldr	r0, .L36
 415              	.LVL32:
 416 000e FFF7FEFF 		bl	assert_failed
 417              	.LVL33:
 418              	.L34:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 18


 565:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 419              		.loc 1 565 0 is_stmt 1
 420 0012 044B     		ldr	r3, .L36+4
 421 0014 5868     		ldr	r0, [r3, #4]
 422              	.LVL34:
 566:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 567:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 423              		.loc 1 567 0
 424 0016 20F00300 		bic	r0, r0, #3
 425              	.LVL35:
 568:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 569:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 426              		.loc 1 569 0
 427 001a 2043     		orrs	r0, r0, r4
 428              	.LVL36:
 570:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 571:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 429              		.loc 1 571 0
 430 001c 5860     		str	r0, [r3, #4]
 431 001e 10BD     		pop	{r4, pc}
 432              	.LVL37:
 433              	.L37:
 434              		.align	2
 435              	.L36:
 436 0020 00000000 		.word	.LC0
 437 0024 00100240 		.word	1073876992
 438              		.cfi_endproc
 439              	.LFE34:
 441              		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 442              		.align	2
 443              		.global	RCC_GetSYSCLKSource
 444              		.thumb
 445              		.thumb_func
 447              	RCC_GetSYSCLKSource:
 448              	.LFB35:
 572:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 573:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 574:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 575:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 576:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 577:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 578:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   be one of the following:
 579:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 580:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 581:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 582:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 583:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 584:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 449              		.loc 1 584 0
 450              		.cfi_startproc
 451              		@ args = 0, pretend = 0, frame = 0
 452              		@ frame_needed = 0, uses_anonymous_args = 0
 453              		@ link register save eliminated.
 585:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 454              		.loc 1 585 0
 455 0000 024B     		ldr	r3, .L39
 456 0002 5868     		ldr	r0, [r3, #4]
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 19


 586:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 457              		.loc 1 586 0
 458 0004 00F00C00 		and	r0, r0, #12
 459 0008 7047     		bx	lr
 460              	.L40:
 461 000a 00BF     		.align	2
 462              	.L39:
 463 000c 00100240 		.word	1073876992
 464              		.cfi_endproc
 465              	.LFE35:
 467              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 468              		.align	2
 469              		.global	RCC_HCLKConfig
 470              		.thumb
 471              		.thumb_func
 473              	RCC_HCLKConfig:
 474              	.LFB36:
 587:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 588:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 589:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 590:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 591:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 592:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 593:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 594:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 595:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 596:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 597:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 598:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 599:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 600:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 601:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 602:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 603:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 604:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 605:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 475              		.loc 1 605 0
 476              		.cfi_startproc
 477              		@ args = 0, pretend = 0, frame = 0
 478              		@ frame_needed = 0, uses_anonymous_args = 0
 479              	.LVL38:
 480 0000 10B5     		push	{r4, lr}
 481              	.LCFI6:
 482              		.cfi_def_cfa_offset 8
 483              		.cfi_offset 4, -8
 484              		.cfi_offset 14, -4
 485              	.LVL39:
 606:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 607:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 608:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 486              		.loc 1 608 0
 487 0002 0446     		mov	r4, r0
 488 0004 A0B1     		cbz	r0, .L42
 489              		.loc 1 608 0 is_stmt 0 discriminator 1
 490 0006 8028     		cmp	r0, #128
 491 0008 12D0     		beq	.L42
 492              		.loc 1 608 0 discriminator 2
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 20


 493 000a 9028     		cmp	r0, #144
 494 000c 10D0     		beq	.L42
 495              		.loc 1 608 0 discriminator 3
 496 000e A028     		cmp	r0, #160
 497 0010 0ED0     		beq	.L42
 498              		.loc 1 608 0 discriminator 4
 499 0012 B028     		cmp	r0, #176
 500 0014 0CD0     		beq	.L42
 501              		.loc 1 608 0 discriminator 5
 502 0016 C028     		cmp	r0, #192
 503 0018 0AD0     		beq	.L42
 504              		.loc 1 608 0 discriminator 6
 505 001a D028     		cmp	r0, #208
 506 001c 08D0     		beq	.L42
 507              		.loc 1 608 0 discriminator 7
 508 001e E028     		cmp	r0, #224
 509 0020 06D0     		beq	.L42
 510              		.loc 1 608 0 discriminator 8
 511 0022 F028     		cmp	r0, #240
 512 0024 04D0     		beq	.L42
 513              		.loc 1 608 0 discriminator 9
 514 0026 4FF41871 		mov	r1, #608
 515 002a 0548     		ldr	r0, .L44
 516              	.LVL40:
 517 002c FFF7FEFF 		bl	assert_failed
 518              	.LVL41:
 519              	.L42:
 609:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 520              		.loc 1 609 0 is_stmt 1
 521 0030 044B     		ldr	r3, .L44+4
 522 0032 5868     		ldr	r0, [r3, #4]
 523              	.LVL42:
 610:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 611:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 524              		.loc 1 611 0
 525 0034 20F0F000 		bic	r0, r0, #240
 526              	.LVL43:
 612:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 613:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 527              		.loc 1 613 0
 528 0038 2043     		orrs	r0, r0, r4
 529              	.LVL44:
 614:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 615:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 530              		.loc 1 615 0
 531 003a 5860     		str	r0, [r3, #4]
 532 003c 10BD     		pop	{r4, pc}
 533              	.LVL45:
 534              	.L45:
 535 003e 00BF     		.align	2
 536              	.L44:
 537 0040 00000000 		.word	.LC0
 538 0044 00100240 		.word	1073876992
 539              		.cfi_endproc
 540              	.LFE36:
 542              		.section	.text.RCC_PCLK1Config,"ax",%progbits
 543              		.align	2
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 21


 544              		.global	RCC_PCLK1Config
 545              		.thumb
 546              		.thumb_func
 548              	RCC_PCLK1Config:
 549              	.LFB37:
 616:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 617:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 618:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 619:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 620:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 621:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 622:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 623:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 624:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 625:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 626:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 627:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 628:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 629:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 630:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 631:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 550              		.loc 1 631 0
 551              		.cfi_startproc
 552              		@ args = 0, pretend = 0, frame = 0
 553              		@ frame_needed = 0, uses_anonymous_args = 0
 554              	.LVL46:
 555 0000 10B5     		push	{r4, lr}
 556              	.LCFI7:
 557              		.cfi_def_cfa_offset 8
 558              		.cfi_offset 4, -8
 559              		.cfi_offset 14, -4
 560              	.LVL47:
 632:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 633:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 634:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 561              		.loc 1 634 0
 562 0002 0446     		mov	r4, r0
 563 0004 80B1     		cbz	r0, .L47
 564              		.loc 1 634 0 is_stmt 0 discriminator 1
 565 0006 B0F5806F 		cmp	r0, #1024
 566 000a 0DD0     		beq	.L47
 567              		.loc 1 634 0 discriminator 2
 568 000c B0F5A06F 		cmp	r0, #1280
 569 0010 0AD0     		beq	.L47
 570              		.loc 1 634 0 discriminator 3
 571 0012 B0F5C06F 		cmp	r0, #1536
 572 0016 07D0     		beq	.L47
 573              		.loc 1 634 0 discriminator 4
 574 0018 B0F5E06F 		cmp	r0, #1792
 575 001c 04D0     		beq	.L47
 576              		.loc 1 634 0 discriminator 5
 577 001e 40F27A21 		movw	r1, #634
 578 0022 0548     		ldr	r0, .L49
 579              	.LVL48:
 580 0024 FFF7FEFF 		bl	assert_failed
 581              	.LVL49:
 582              	.L47:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 22


 635:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 583              		.loc 1 635 0 is_stmt 1
 584 0028 044B     		ldr	r3, .L49+4
 585 002a 5868     		ldr	r0, [r3, #4]
 586              	.LVL50:
 636:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 637:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 587              		.loc 1 637 0
 588 002c 20F4E060 		bic	r0, r0, #1792
 589              	.LVL51:
 638:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 639:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 590              		.loc 1 639 0
 591 0030 2043     		orrs	r0, r0, r4
 592              	.LVL52:
 640:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 641:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 593              		.loc 1 641 0
 594 0032 5860     		str	r0, [r3, #4]
 595 0034 10BD     		pop	{r4, pc}
 596              	.LVL53:
 597              	.L50:
 598 0036 00BF     		.align	2
 599              	.L49:
 600 0038 00000000 		.word	.LC0
 601 003c 00100240 		.word	1073876992
 602              		.cfi_endproc
 603              	.LFE37:
 605              		.section	.text.RCC_PCLK2Config,"ax",%progbits
 606              		.align	2
 607              		.global	RCC_PCLK2Config
 608              		.thumb
 609              		.thumb_func
 611              	RCC_PCLK2Config:
 612              	.LFB38:
 642:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 643:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 644:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 645:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 646:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 647:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 648:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 649:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 650:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 651:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 652:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 653:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 654:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 655:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 656:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 657:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 613              		.loc 1 657 0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617              	.LVL54:
 618 0000 10B5     		push	{r4, lr}
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 23


 619              	.LCFI8:
 620              		.cfi_def_cfa_offset 8
 621              		.cfi_offset 4, -8
 622              		.cfi_offset 14, -4
 623              	.LVL55:
 658:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 659:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 660:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 624              		.loc 1 660 0
 625 0002 0446     		mov	r4, r0
 626 0004 80B1     		cbz	r0, .L52
 627              		.loc 1 660 0 is_stmt 0 discriminator 1
 628 0006 B0F5806F 		cmp	r0, #1024
 629 000a 0DD0     		beq	.L52
 630              		.loc 1 660 0 discriminator 2
 631 000c B0F5A06F 		cmp	r0, #1280
 632 0010 0AD0     		beq	.L52
 633              		.loc 1 660 0 discriminator 3
 634 0012 B0F5C06F 		cmp	r0, #1536
 635 0016 07D0     		beq	.L52
 636              		.loc 1 660 0 discriminator 4
 637 0018 B0F5E06F 		cmp	r0, #1792
 638 001c 04D0     		beq	.L52
 639              		.loc 1 660 0 discriminator 5
 640 001e 4FF42571 		mov	r1, #660
 641 0022 0548     		ldr	r0, .L54
 642              	.LVL56:
 643 0024 FFF7FEFF 		bl	assert_failed
 644              	.LVL57:
 645              	.L52:
 661:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 646              		.loc 1 661 0 is_stmt 1
 647 0028 044B     		ldr	r3, .L54+4
 648 002a 5868     		ldr	r0, [r3, #4]
 649              	.LVL58:
 662:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 663:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 650              		.loc 1 663 0
 651 002c 20F46050 		bic	r0, r0, #14336
 652              	.LVL59:
 664:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 665:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 653              		.loc 1 665 0
 654 0030 40EAC400 		orr	r0, r0, r4, lsl #3
 655              	.LVL60:
 666:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 667:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 656              		.loc 1 667 0
 657 0034 5860     		str	r0, [r3, #4]
 658 0036 10BD     		pop	{r4, pc}
 659              	.LVL61:
 660              	.L55:
 661              		.align	2
 662              	.L54:
 663 0038 00000000 		.word	.LC0
 664 003c 00100240 		.word	1073876992
 665              		.cfi_endproc
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 24


 666              	.LFE38:
 668              		.section	.text.RCC_ITConfig,"ax",%progbits
 669              		.align	2
 670              		.global	RCC_ITConfig
 671              		.thumb
 672              		.thumb_func
 674              	RCC_ITConfig:
 675              	.LFB39:
 668:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 669:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 670:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 671:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 672:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 673:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 674:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 675:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values        
 676:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 677:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 678:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 679:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 680:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 681:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 682:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 683:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 684:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 685:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values        
 686:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 687:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 688:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 689:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 690:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 691:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *       
 692:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 693:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 694:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 695:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 696:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 697:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 676              		.loc 1 697 0
 677              		.cfi_startproc
 678              		@ args = 0, pretend = 0, frame = 0
 679              		@ frame_needed = 0, uses_anonymous_args = 0
 680              	.LVL62:
 681 0000 38B5     		push	{r3, r4, r5, lr}
 682              	.LCFI9:
 683              		.cfi_def_cfa_offset 16
 684              		.cfi_offset 3, -16
 685              		.cfi_offset 4, -12
 686              		.cfi_offset 5, -8
 687              		.cfi_offset 14, -4
 688 0002 0446     		mov	r4, r0
 689 0004 0D46     		mov	r5, r1
 698:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 699:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 690              		.loc 1 699 0
 691 0006 10F0E00F 		tst	r0, #224
 692 000a 00D1     		bne	.L57
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 25


 693              		.loc 1 699 0 is_stmt 0 discriminator 2
 694 000c 20B9     		cbnz	r0, .L58
 695              	.L57:
 696              		.loc 1 699 0 discriminator 3
 697 000e 40F2BB21 		movw	r1, #699
 698              	.LVL63:
 699 0012 0B48     		ldr	r0, .L63
 700              	.LVL64:
 701 0014 FFF7FEFF 		bl	assert_failed
 702              	.LVL65:
 703              	.L58:
 700:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 704              		.loc 1 700 0 is_stmt 1
 705 0018 012D     		cmp	r5, #1
 706 001a 04D9     		bls	.L59
 707              		.loc 1 700 0 is_stmt 0 discriminator 1
 708 001c 4FF42F71 		mov	r1, #700
 709 0020 0748     		ldr	r0, .L63
 710 0022 FFF7FEFF 		bl	assert_failed
 711              	.LVL66:
 712              	.L59:
 701:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 713              		.loc 1 701 0 is_stmt 1
 714 0026 25B1     		cbz	r5, .L60
 702:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 703:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 704:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 715              		.loc 1 704 0
 716 0028 064B     		ldr	r3, .L63+4
 717 002a 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 718 002c 1443     		orrs	r4, r4, r2
 719 002e 1C70     		strb	r4, [r3]
 720 0030 38BD     		pop	{r3, r4, r5, pc}
 721              	.L60:
 705:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 706:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 707:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 708:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 709:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 722              		.loc 1 709 0
 723 0032 044A     		ldr	r2, .L63+4
 724 0034 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 725 0036 23EA0404 		bic	r4, r3, r4
 726 003a 1470     		strb	r4, [r2]
 727 003c 38BD     		pop	{r3, r4, r5, pc}
 728              	.L64:
 729 003e 00BF     		.align	2
 730              	.L63:
 731 0040 00000000 		.word	.LC0
 732 0044 09100240 		.word	1073877001
 733              		.cfi_endproc
 734              	.LFE39:
 736              		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 737              		.align	2
 738              		.global	RCC_USBCLKConfig
 739              		.thumb
 740              		.thumb_func
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 26


 742              	RCC_USBCLKConfig:
 743              	.LFB40:
 710:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 711:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 712:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 713:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 714:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 715:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 716:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 717:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 718:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 719:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 720:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *                                     clock source
 721:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 722:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 723:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 724:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 725:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 744              		.loc 1 725 0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748              	.LVL67:
 749 0000 10B5     		push	{r4, lr}
 750              	.LCFI10:
 751              		.cfi_def_cfa_offset 8
 752              		.cfi_offset 4, -8
 753              		.cfi_offset 14, -4
 754 0002 0446     		mov	r4, r0
 726:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 727:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 755              		.loc 1 727 0
 756 0004 0128     		cmp	r0, #1
 757 0006 04D9     		bls	.L66
 758              		.loc 1 727 0 is_stmt 0 discriminator 1
 759 0008 40F2D721 		movw	r1, #727
 760 000c 0248     		ldr	r0, .L68
 761              	.LVL68:
 762 000e FFF7FEFF 		bl	assert_failed
 763              	.LVL69:
 764              	.L66:
 728:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 729:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 765              		.loc 1 729 0 is_stmt 1
 766 0012 024B     		ldr	r3, .L68+4
 767 0014 1C60     		str	r4, [r3]
 768 0016 10BD     		pop	{r4, pc}
 769              	.LVL70:
 770              	.L69:
 771              		.align	2
 772              	.L68:
 773 0018 00000000 		.word	.LC0
 774 001c D8004242 		.word	1111621848
 775              		.cfi_endproc
 776              	.LFE40:
 778              		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 779              		.align	2
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 27


 780              		.global	RCC_ADCCLKConfig
 781              		.thumb
 782              		.thumb_func
 784              	RCC_ADCCLKConfig:
 785              	.LFB41:
 730:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 731:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 732:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 733:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 734:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 735:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 736:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 737:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 738:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 739:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 740:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 741:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 742:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 743:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 744:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 745:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 746:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 747:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 748:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 749:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 750:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 751:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 752:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 753:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 754:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 755:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 756:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 757:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 758:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 759:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 760:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 761:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 762:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 763:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 786              		.loc 1 763 0
 787              		.cfi_startproc
 788              		@ args = 0, pretend = 0, frame = 0
 789              		@ frame_needed = 0, uses_anonymous_args = 0
 790              	.LVL71:
 791 0000 10B5     		push	{r4, lr}
 792              	.LCFI11:
 793              		.cfi_def_cfa_offset 8
 794              		.cfi_offset 4, -8
 795              		.cfi_offset 14, -4
 796              	.LVL72:
 764:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 765:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 766:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 797              		.loc 1 766 0
 798 0002 0446     		mov	r4, r0
 799 0004 68B1     		cbz	r0, .L71
 800              		.loc 1 766 0 is_stmt 0 discriminator 1
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 28


 801 0006 B0F5804F 		cmp	r0, #16384
 802 000a 0AD0     		beq	.L71
 803              		.loc 1 766 0 discriminator 2
 804 000c B0F5004F 		cmp	r0, #32768
 805 0010 07D0     		beq	.L71
 806              		.loc 1 766 0 discriminator 3
 807 0012 B0F5404F 		cmp	r0, #49152
 808 0016 04D0     		beq	.L71
 809              		.loc 1 766 0 discriminator 4
 810 0018 40F2FE21 		movw	r1, #766
 811 001c 0448     		ldr	r0, .L73
 812              	.LVL73:
 813 001e FFF7FEFF 		bl	assert_failed
 814              	.LVL74:
 815              	.L71:
 767:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 816              		.loc 1 767 0 is_stmt 1
 817 0022 044B     		ldr	r3, .L73+4
 818 0024 5868     		ldr	r0, [r3, #4]
 819              	.LVL75:
 768:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 769:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 820              		.loc 1 769 0
 821 0026 20F44040 		bic	r0, r0, #49152
 822              	.LVL76:
 770:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 771:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 823              		.loc 1 771 0
 824 002a 2043     		orrs	r0, r0, r4
 825              	.LVL77:
 772:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 773:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 826              		.loc 1 773 0
 827 002c 5860     		str	r0, [r3, #4]
 828 002e 10BD     		pop	{r4, pc}
 829              	.LVL78:
 830              	.L74:
 831              		.align	2
 832              	.L73:
 833 0030 00000000 		.word	.LC0
 834 0034 00100240 		.word	1073876992
 835              		.cfi_endproc
 836              	.LFE41:
 838              		.section	.text.RCC_LSEConfig,"ax",%progbits
 839              		.align	2
 840              		.global	RCC_LSEConfig
 841              		.thumb
 842              		.thumb_func
 844              	RCC_LSEConfig:
 845              	.LFB42:
 774:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 775:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 776:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 777:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 778:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 779:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 780:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 29


 781:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 782:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 783:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 784:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 785:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 786:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 787:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 788:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 789:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 790:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 791:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 792:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 793:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 794:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 795:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 796:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 797:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 798:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 799:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 800:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 801:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 802:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 803:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 804:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 805:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 806:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 807:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 808:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 809:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 810:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 811:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 812:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 813:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 814:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 815:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 816:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 817:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 818:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 819:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 820:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 821:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 822:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 823:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 824:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 825:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 826:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 846              		.loc 1 826 0
 847              		.cfi_startproc
 848              		@ args = 0, pretend = 0, frame = 0
 849              		@ frame_needed = 0, uses_anonymous_args = 0
 850              	.LVL79:
 851 0000 10B5     		push	{r4, lr}
 852              	.LCFI12:
 853              		.cfi_def_cfa_offset 8
 854              		.cfi_offset 4, -8
 855              		.cfi_offset 14, -4
 856 0002 0446     		mov	r4, r0
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 30


 827:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 828:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 857              		.loc 1 828 0
 858 0004 0128     		cmp	r0, #1
 859 0006 06D9     		bls	.L76
 860              		.loc 1 828 0 is_stmt 0 discriminator 1
 861 0008 0428     		cmp	r0, #4
 862 000a 04D0     		beq	.L76
 863              		.loc 1 828 0 discriminator 2
 864 000c 4FF44F71 		mov	r1, #828
 865 0010 0948     		ldr	r0, .L81
 866              	.LVL80:
 867 0012 FFF7FEFF 		bl	assert_failed
 868              	.LVL81:
 869              	.L76:
 829:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 830:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 831:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 870              		.loc 1 831 0 is_stmt 1
 871 0016 094B     		ldr	r3, .L81+4
 872 0018 0022     		movs	r2, #0
 873 001a 1A70     		strb	r2, [r3]
 832:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 833:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 874              		.loc 1 833 0
 875 001c 1A70     		strb	r2, [r3]
 834:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 835:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 876              		.loc 1 835 0
 877 001e 012C     		cmp	r4, #1
 878 0020 02D0     		beq	.L78
 879 0022 042C     		cmp	r4, #4
 880 0024 04D0     		beq	.L79
 881 0026 10BD     		pop	{r4, pc}
 882              	.L78:
 836:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 837:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 838:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 839:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 883              		.loc 1 839 0
 884 0028 0122     		movs	r2, #1
 885 002a 044B     		ldr	r3, .L81+4
 886 002c 1A70     		strb	r2, [r3]
 840:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 887              		.loc 1 840 0
 888 002e 10BD     		pop	{r4, pc}
 889              	.L79:
 841:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 842:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 843:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 844:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 890              		.loc 1 844 0
 891 0030 0522     		movs	r2, #5
 892 0032 024B     		ldr	r3, .L81+4
 893 0034 1A70     		strb	r2, [r3]
 894 0036 10BD     		pop	{r4, pc}
 895              	.L82:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 31


 896              		.align	2
 897              	.L81:
 898 0038 00000000 		.word	.LC0
 899 003c 20100240 		.word	1073877024
 900              		.cfi_endproc
 901              	.LFE42:
 903              		.section	.text.RCC_LSICmd,"ax",%progbits
 904              		.align	2
 905              		.global	RCC_LSICmd
 906              		.thumb
 907              		.thumb_func
 909              	RCC_LSICmd:
 910              	.LFB43:
 845:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 846:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 847:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 848:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;      
 849:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 850:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 851:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 852:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 853:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 854:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 855:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 856:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 857:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 858:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 859:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 911              		.loc 1 859 0
 912              		.cfi_startproc
 913              		@ args = 0, pretend = 0, frame = 0
 914              		@ frame_needed = 0, uses_anonymous_args = 0
 915              	.LVL82:
 916 0000 10B5     		push	{r4, lr}
 917              	.LCFI13:
 918              		.cfi_def_cfa_offset 8
 919              		.cfi_offset 4, -8
 920              		.cfi_offset 14, -4
 921 0002 0446     		mov	r4, r0
 860:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 861:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 922              		.loc 1 861 0
 923 0004 0128     		cmp	r0, #1
 924 0006 04D9     		bls	.L84
 925              		.loc 1 861 0 is_stmt 0 discriminator 1
 926 0008 40F25D31 		movw	r1, #861
 927 000c 0248     		ldr	r0, .L86
 928              	.LVL83:
 929 000e FFF7FEFF 		bl	assert_failed
 930              	.LVL84:
 931              	.L84:
 862:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 932              		.loc 1 862 0 is_stmt 1
 933 0012 024B     		ldr	r3, .L86+4
 934 0014 1C60     		str	r4, [r3]
 935 0016 10BD     		pop	{r4, pc}
 936              	.L87:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 32


 937              		.align	2
 938              	.L86:
 939 0018 00000000 		.word	.LC0
 940 001c 80044242 		.word	1111622784
 941              		.cfi_endproc
 942              	.LFE43:
 944              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 945              		.align	2
 946              		.global	RCC_RTCCLKConfig
 947              		.thumb
 948              		.thumb_func
 950              	RCC_RTCCLKConfig:
 951              	.LFB44:
 863:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 864:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 865:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 866:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 867:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it cant be changed unless the Backup domain is reset.
 868:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 869:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 870:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 871:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 872:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 873:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 874:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 875:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 876:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 952              		.loc 1 876 0
 953              		.cfi_startproc
 954              		@ args = 0, pretend = 0, frame = 0
 955              		@ frame_needed = 0, uses_anonymous_args = 0
 956              	.LVL85:
 957 0000 10B5     		push	{r4, lr}
 958              	.LCFI14:
 959              		.cfi_def_cfa_offset 8
 960              		.cfi_offset 4, -8
 961              		.cfi_offset 14, -4
 962 0002 0446     		mov	r4, r0
 877:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 878:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 963              		.loc 1 878 0
 964 0004 B0F5807F 		cmp	r0, #256
 965 0008 0AD0     		beq	.L89
 966              		.loc 1 878 0 is_stmt 0 discriminator 1
 967 000a B0F5007F 		cmp	r0, #512
 968 000e 07D0     		beq	.L89
 969              		.loc 1 878 0 discriminator 2
 970 0010 B0F5407F 		cmp	r0, #768
 971 0014 04D0     		beq	.L89
 972              		.loc 1 878 0 discriminator 3
 973 0016 40F26E31 		movw	r1, #878
 974 001a 0448     		ldr	r0, .L91
 975              	.LVL86:
 976 001c FFF7FEFF 		bl	assert_failed
 977              	.LVL87:
 978              	.L89:
 879:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 33


 880:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 979              		.loc 1 880 0 is_stmt 1
 980 0020 034A     		ldr	r2, .L91+4
 981 0022 136A     		ldr	r3, [r2, #32]
 982 0024 1C43     		orrs	r4, r4, r3
 983              	.LVL88:
 984 0026 1462     		str	r4, [r2, #32]
 985 0028 10BD     		pop	{r4, pc}
 986              	.L92:
 987 002a 00BF     		.align	2
 988              	.L91:
 989 002c 00000000 		.word	.LC0
 990 0030 00100240 		.word	1073876992
 991              		.cfi_endproc
 992              	.LFE44:
 994              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 995              		.align	2
 996              		.global	RCC_RTCCLKCmd
 997              		.thumb
 998              		.thumb_func
 1000              	RCC_RTCCLKCmd:
 1001              	.LFB45:
 881:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 882:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 883:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 884:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 885:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 886:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 887:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 888:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 889:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 890:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1002              		.loc 1 890 0
 1003              		.cfi_startproc
 1004              		@ args = 0, pretend = 0, frame = 0
 1005              		@ frame_needed = 0, uses_anonymous_args = 0
 1006              	.LVL89:
 1007 0000 10B5     		push	{r4, lr}
 1008              	.LCFI15:
 1009              		.cfi_def_cfa_offset 8
 1010              		.cfi_offset 4, -8
 1011              		.cfi_offset 14, -4
 1012 0002 0446     		mov	r4, r0
 891:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 892:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1013              		.loc 1 892 0
 1014 0004 0128     		cmp	r0, #1
 1015 0006 04D9     		bls	.L94
 1016              		.loc 1 892 0 is_stmt 0 discriminator 1
 1017 0008 4FF45F71 		mov	r1, #892
 1018 000c 0248     		ldr	r0, .L96
 1019              	.LVL90:
 1020 000e FFF7FEFF 		bl	assert_failed
 1021              	.LVL91:
 1022              	.L94:
 893:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1023              		.loc 1 893 0 is_stmt 1
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 34


 1024 0012 024B     		ldr	r3, .L96+4
 1025 0014 1C60     		str	r4, [r3]
 1026 0016 10BD     		pop	{r4, pc}
 1027              	.L97:
 1028              		.align	2
 1029              	.L96:
 1030 0018 00000000 		.word	.LC0
 1031 001c 3C044242 		.word	1111622716
 1032              		.cfi_endproc
 1033              	.LFE45:
 1035              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1036              		.align	2
 1037              		.global	RCC_GetClocksFreq
 1038              		.thumb
 1039              		.thumb_func
 1041              	RCC_GetClocksFreq:
 1042              	.LFB46:
 894:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 895:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 896:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 897:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 898:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 899:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the clocks frequencies.
 900:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 901:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 902:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 903:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1043              		.loc 1 903 0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 0
 1046              		@ frame_needed = 0, uses_anonymous_args = 0
 1047              		@ link register save eliminated.
 1048              	.LVL92:
 1049 0000 10B4     		push	{r4}
 1050              	.LCFI16:
 1051              		.cfi_def_cfa_offset 4
 1052              		.cfi_offset 4, -4
 1053              	.LVL93:
 904:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 905:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 906:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 907:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 908:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 909:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     
 910:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 911:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1054              		.loc 1 911 0
 1055 0002 294B     		ldr	r3, .L108
 1056 0004 5B68     		ldr	r3, [r3, #4]
 1057 0006 03F00C03 		and	r3, r3, #12
 1058              	.LVL94:
 912:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 913:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch (tmp)
 1059              		.loc 1 913 0
 1060 000a 042B     		cmp	r3, #4
 1061 000c 05D0     		beq	.L100
 1062 000e 082B     		cmp	r3, #8
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 35


 1063 0010 06D0     		beq	.L101
 1064 0012 13BB     		cbnz	r3, .L106
 914:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 915:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 916:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 1065              		.loc 1 916 0
 1066 0014 254B     		ldr	r3, .L108+4
 1067              	.LVL95:
 1068 0016 0360     		str	r3, [r0]
 917:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1069              		.loc 1 917 0
 1070 0018 21E0     		b	.L103
 1071              	.LVL96:
 1072              	.L100:
 918:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 919:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 1073              		.loc 1 919 0
 1074 001a 254B     		ldr	r3, .L108+8
 1075              	.LVL97:
 1076 001c 0360     		str	r3, [r0]
 920:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1077              		.loc 1 920 0
 1078 001e 1EE0     		b	.L103
 1079              	.LVL98:
 1080              	.L101:
 921:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 922:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 923:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 924:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 1081              		.loc 1 924 0
 1082 0020 214A     		ldr	r2, .L108
 1083 0022 5368     		ldr	r3, [r2, #4]
 1084              	.LVL99:
 925:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1085              		.loc 1 925 0
 1086 0024 5268     		ldr	r2, [r2, #4]
 1087              	.LVL100:
 926:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 927:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 928:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 1088              		.loc 1 928 0
 1089 0026 C3F38343 		ubfx	r3, r3, #18, #4
 1090              	.LVL101:
 1091 002a 0233     		adds	r3, r3, #2
 1092              	.LVL102:
 929:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 930:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 1093              		.loc 1 930 0
 1094 002c 12F4803F 		tst	r2, #65536
 1095 0030 04D1     		bne	.L104
 931:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 932:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 1096              		.loc 1 932 0
 1097 0032 204A     		ldr	r2, .L108+12
 1098              	.LVL103:
 1099 0034 02FB03F3 		mul	r3, r2, r3
 1100              	.LVL104:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 36


 1101 0038 0360     		str	r3, [r0]
 1102 003a 10E0     		b	.L103
 1103              	.LVL105:
 1104              	.L104:
 933:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 934:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 935:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSE selected as PLL clock entry */
 936:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 1105              		.loc 1 936 0
 1106 003c 1A4A     		ldr	r2, .L108
 1107              	.LVL106:
 1108 003e 5268     		ldr	r2, [r2, #4]
 1109 0040 12F4003F 		tst	r2, #131072
 1110 0044 04D0     		beq	.L105
 937:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 938:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 1111              		.loc 1 938 0
 1112 0046 1C4A     		ldr	r2, .L108+16
 1113 0048 02FB03F3 		mul	r3, r2, r3
 1114              	.LVL107:
 1115 004c 0360     		str	r3, [r0]
 1116 004e 06E0     		b	.L103
 1117              	.LVL108:
 1118              	.L105:
 939:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 940:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 941:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {
 942:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 1119              		.loc 1 942 0
 1120 0050 174A     		ldr	r2, .L108+8
 1121 0052 02FB03F3 		mul	r3, r2, r3
 1122              	.LVL109:
 1123 0056 0360     		str	r3, [r0]
 1124 0058 01E0     		b	.L103
 1125              	.LVL110:
 1126              	.L106:
 943:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 944:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 945:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 946:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 947:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 948:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 949:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 950:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****          pllmull += 2;
 951:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 952:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 953:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 954:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 955:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 956:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****             
 957:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 958:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 959:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 960:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 961:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 962:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 963:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 37


 964:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 965:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 966:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 967:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 968:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 969:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 970:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull;          
 971:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 972:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 973:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 974:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           
 975:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 976:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 977:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 978:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor)
 979:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 980:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 981:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 982:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 983:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 984:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 985:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 1127              		.loc 1 985 0
 1128 005a 144B     		ldr	r3, .L108+4
 1129              	.LVL111:
 1130 005c 0360     		str	r3, [r0]
 1131              	.LVL112:
 1132              	.L103:
 986:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 987:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 988:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 989:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
 990:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
 991:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1133              		.loc 1 991 0
 1134 005e 1249     		ldr	r1, .L108
 1135 0060 4B68     		ldr	r3, [r1, #4]
 1136              	.LVL113:
 992:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1137              		.loc 1 992 0
 1138 0062 C3F30313 		ubfx	r3, r3, #4, #4
 1139              	.LVL114:
 993:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1140              		.loc 1 993 0
 1141 0066 154C     		ldr	r4, .L108+20
 1142 0068 E35C     		ldrb	r3, [r4, r3]	@ zero_extendqisi2
 1143              	.LVL115:
 1144 006a DAB2     		uxtb	r2, r3
 1145              	.LVL116:
 994:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
 995:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1146              		.loc 1 995 0
 1147 006c 0368     		ldr	r3, [r0]
 1148 006e D340     		lsrs	r3, r3, r2
 1149 0070 4360     		str	r3, [r0, #4]
 996:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
 997:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 38


 1150              		.loc 1 997 0
 1151 0072 4A68     		ldr	r2, [r1, #4]
 1152              	.LVL117:
 998:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1153              		.loc 1 998 0
 1154 0074 C2F30222 		ubfx	r2, r2, #8, #3
 1155              	.LVL118:
 999:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1156              		.loc 1 999 0
 1157 0078 A25C     		ldrb	r2, [r4, r2]	@ zero_extendqisi2
 1158              	.LVL119:
 1159 007a D2B2     		uxtb	r2, r2
 1160              	.LVL120:
1000:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1001:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1161              		.loc 1 1001 0
 1162 007c 23FA02F2 		lsr	r2, r3, r2
 1163              	.LVL121:
 1164 0080 8260     		str	r2, [r0, #8]
1002:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1003:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1165              		.loc 1 1003 0
 1166 0082 4A68     		ldr	r2, [r1, #4]
 1167              	.LVL122:
1004:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1168              		.loc 1 1004 0
 1169 0084 C2F3C222 		ubfx	r2, r2, #11, #3
 1170              	.LVL123:
1005:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1171              		.loc 1 1005 0
 1172 0088 A25C     		ldrb	r2, [r4, r2]	@ zero_extendqisi2
 1173              	.LVL124:
 1174 008a D2B2     		uxtb	r2, r2
 1175              	.LVL125:
1006:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1007:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1176              		.loc 1 1007 0
 1177 008c D340     		lsrs	r3, r3, r2
 1178 008e C360     		str	r3, [r0, #12]
1008:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1009:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1179              		.loc 1 1009 0
 1180 0090 4A68     		ldr	r2, [r1, #4]
 1181              	.LVL126:
1010:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1182              		.loc 1 1010 0
 1183 0092 C2F38132 		ubfx	r2, r2, #14, #2
 1184              	.LVL127:
1011:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1185              		.loc 1 1011 0
 1186 0096 0A49     		ldr	r1, .L108+24
 1187 0098 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1188              	.LVL128:
 1189 009a D2B2     		uxtb	r2, r2
 1190              	.LVL129:
1012:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1013:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 39


 1191              		.loc 1 1013 0
 1192 009c B3FBF2F3 		udiv	r3, r3, r2
 1193 00a0 0361     		str	r3, [r0, #16]
1014:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1194              		.loc 1 1014 0
 1195 00a2 10BC     		pop	{r4}
 1196              	.LCFI17:
 1197              		.cfi_restore 4
 1198              		.cfi_def_cfa_offset 0
 1199 00a4 7047     		bx	lr
 1200              	.L109:
 1201 00a6 00BF     		.align	2
 1202              	.L108:
 1203 00a8 00100240 		.word	1073876992
 1204 00ac 00127A00 		.word	8000000
 1205 00b0 001BB700 		.word	12000000
 1206 00b4 00093D00 		.word	4000000
 1207 00b8 808D5B00 		.word	6000000
 1208 00bc 00000000 		.word	.LANCHOR0
 1209 00c0 00000000 		.word	.LANCHOR1
 1210              		.cfi_endproc
 1211              	.LFE46:
 1213              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 1214              		.align	2
 1215              		.global	RCC_AHBPeriphClockCmd
 1216              		.thumb
 1217              		.thumb_func
 1219              	RCC_AHBPeriphClockCmd:
 1220              	.LFB47:
1015:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1016:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1017:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1018:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1019:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1020:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1021:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:        
1022:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1023:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1024:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1025:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1026:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1027:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1028:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1029:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1030:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1031:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1032:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1033:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1034:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1035:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1036:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1037:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1038:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1039:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1040:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1041:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1042:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 40


1043:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1044:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1045:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1046:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1047:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1048:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1221              		.loc 1 1048 0
 1222              		.cfi_startproc
 1223              		@ args = 0, pretend = 0, frame = 0
 1224              		@ frame_needed = 0, uses_anonymous_args = 0
 1225              	.LVL130:
 1226 0000 38B5     		push	{r3, r4, r5, lr}
 1227              	.LCFI18:
 1228              		.cfi_def_cfa_offset 16
 1229              		.cfi_offset 3, -16
 1230              		.cfi_offset 4, -12
 1231              		.cfi_offset 5, -8
 1232              		.cfi_offset 14, -4
 1233 0002 0446     		mov	r4, r0
 1234 0004 0D46     		mov	r5, r1
1049:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1050:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
 1235              		.loc 1 1050 0
 1236 0006 20F4AA63 		bic	r3, r0, #1360
 1237 000a 23F00703 		bic	r3, r3, #7
 1238 000e 03B9     		cbnz	r3, .L111
 1239              		.loc 1 1050 0 is_stmt 0 discriminator 2
 1240 0010 20B9     		cbnz	r0, .L112
 1241              	.L111:
 1242              		.loc 1 1050 0 discriminator 3
 1243 0012 40F21A41 		movw	r1, #1050
 1244              	.LVL131:
 1245 0016 0B48     		ldr	r0, .L117
 1246              	.LVL132:
 1247 0018 FFF7FEFF 		bl	assert_failed
 1248              	.LVL133:
 1249              	.L112:
1051:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1250              		.loc 1 1051 0 is_stmt 1
 1251 001c 012D     		cmp	r5, #1
 1252 001e 04D9     		bls	.L113
 1253              		.loc 1 1051 0 is_stmt 0 discriminator 1
 1254 0020 40F21B41 		movw	r1, #1051
 1255 0024 0748     		ldr	r0, .L117
 1256 0026 FFF7FEFF 		bl	assert_failed
 1257              	.LVL134:
 1258              	.L113:
1052:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1053:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1259              		.loc 1 1053 0 is_stmt 1
 1260 002a 25B1     		cbz	r5, .L114
1054:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1055:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1261              		.loc 1 1055 0
 1262 002c 064A     		ldr	r2, .L117+4
 1263 002e 5369     		ldr	r3, [r2, #20]
 1264 0030 1C43     		orrs	r4, r4, r3
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 41


 1265              	.LVL135:
 1266 0032 5461     		str	r4, [r2, #20]
 1267 0034 38BD     		pop	{r3, r4, r5, pc}
 1268              	.LVL136:
 1269              	.L114:
1056:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1057:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1058:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1059:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 1270              		.loc 1 1059 0
 1271 0036 044A     		ldr	r2, .L117+4
 1272 0038 5369     		ldr	r3, [r2, #20]
 1273 003a 23EA0404 		bic	r4, r3, r4
 1274              	.LVL137:
 1275 003e 5461     		str	r4, [r2, #20]
 1276 0040 38BD     		pop	{r3, r4, r5, pc}
 1277              	.L118:
 1278 0042 00BF     		.align	2
 1279              	.L117:
 1280 0044 00000000 		.word	.LC0
 1281 0048 00100240 		.word	1073876992
 1282              		.cfi_endproc
 1283              	.LFE47:
 1285              		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1286              		.align	2
 1287              		.global	RCC_APB2PeriphClockCmd
 1288              		.thumb
 1289              		.thumb_func
 1291              	RCC_APB2PeriphClockCmd:
 1292              	.LFB48:
1060:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1061:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1062:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1063:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1064:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1065:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1066:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1067:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1068:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1069:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1070:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1071:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3
1072:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1073:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1074:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1075:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1076:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1077:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1293              		.loc 1 1077 0
 1294              		.cfi_startproc
 1295              		@ args = 0, pretend = 0, frame = 0
 1296              		@ frame_needed = 0, uses_anonymous_args = 0
 1297              	.LVL138:
 1298 0000 38B5     		push	{r3, r4, r5, lr}
 1299              	.LCFI19:
 1300              		.cfi_def_cfa_offset 16
 1301              		.cfi_offset 3, -16
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 42


 1302              		.cfi_offset 4, -12
 1303              		.cfi_offset 5, -8
 1304              		.cfi_offset 14, -4
 1305 0002 0446     		mov	r4, r0
 1306 0004 0D46     		mov	r5, r1
1078:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1079:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1307              		.loc 1 1079 0
 1308 0006 20F47F43 		bic	r3, r0, #65280
 1309 000a 23F0FD03 		bic	r3, r3, #253
 1310 000e 03B9     		cbnz	r3, .L120
 1311              		.loc 1 1079 0 is_stmt 0 discriminator 2
 1312 0010 20B9     		cbnz	r0, .L121
 1313              	.L120:
 1314              		.loc 1 1079 0 discriminator 3
 1315 0012 40F23741 		movw	r1, #1079
 1316              	.LVL139:
 1317 0016 0B48     		ldr	r0, .L126
 1318              	.LVL140:
 1319 0018 FFF7FEFF 		bl	assert_failed
 1320              	.LVL141:
 1321              	.L121:
1080:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1322              		.loc 1 1080 0 is_stmt 1
 1323 001c 012D     		cmp	r5, #1
 1324 001e 04D9     		bls	.L122
 1325              		.loc 1 1080 0 is_stmt 0 discriminator 1
 1326 0020 4FF48761 		mov	r1, #1080
 1327 0024 0748     		ldr	r0, .L126
 1328 0026 FFF7FEFF 		bl	assert_failed
 1329              	.LVL142:
 1330              	.L122:
1081:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1331              		.loc 1 1081 0 is_stmt 1
 1332 002a 25B1     		cbz	r5, .L123
1082:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1083:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1333              		.loc 1 1083 0
 1334 002c 064A     		ldr	r2, .L126+4
 1335 002e 9369     		ldr	r3, [r2, #24]
 1336 0030 1C43     		orrs	r4, r4, r3
 1337              	.LVL143:
 1338 0032 9461     		str	r4, [r2, #24]
 1339 0034 38BD     		pop	{r3, r4, r5, pc}
 1340              	.LVL144:
 1341              	.L123:
1084:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1085:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1086:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1087:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1342              		.loc 1 1087 0
 1343 0036 044A     		ldr	r2, .L126+4
 1344 0038 9369     		ldr	r3, [r2, #24]
 1345 003a 23EA0404 		bic	r4, r3, r4
 1346              	.LVL145:
 1347 003e 9461     		str	r4, [r2, #24]
 1348 0040 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 43


 1349              	.L127:
 1350 0042 00BF     		.align	2
 1351              	.L126:
 1352 0044 00000000 		.word	.LC0
 1353 0048 00100240 		.word	1073876992
 1354              		.cfi_endproc
 1355              	.LFE48:
 1357              		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1358              		.align	2
 1359              		.global	RCC_APB1PeriphClockCmd
 1360              		.thumb
 1361              		.thumb_func
 1363              	RCC_APB1PeriphClockCmd:
 1364              	.LFB49:
1088:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1089:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1090:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1091:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1092:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1093:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1094:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1095:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1096:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1097:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1098:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1099:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1100:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1101:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC
1102:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1103:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1104:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1105:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1106:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1107:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1365              		.loc 1 1107 0
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
 1368              		@ frame_needed = 0, uses_anonymous_args = 0
 1369              	.LVL146:
 1370 0000 38B5     		push	{r3, r4, r5, lr}
 1371              	.LCFI20:
 1372              		.cfi_def_cfa_offset 16
 1373              		.cfi_offset 3, -16
 1374              		.cfi_offset 4, -12
 1375              		.cfi_offset 5, -8
 1376              		.cfi_offset 14, -4
 1377 0002 0446     		mov	r4, r0
 1378 0004 0D46     		mov	r5, r1
1108:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1109:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1379              		.loc 1 1109 0
 1380 0006 0E4B     		ldr	r3, .L135
 1381 0008 0340     		ands	r3, r3, r0
 1382 000a 03B9     		cbnz	r3, .L129
 1383              		.loc 1 1109 0 is_stmt 0 discriminator 2
 1384 000c 20B9     		cbnz	r0, .L130
 1385              	.L129:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 44


 1386              		.loc 1 1109 0 discriminator 3
 1387 000e 40F25541 		movw	r1, #1109
 1388              	.LVL147:
 1389 0012 0C48     		ldr	r0, .L135+4
 1390              	.LVL148:
 1391 0014 FFF7FEFF 		bl	assert_failed
 1392              	.LVL149:
 1393              	.L130:
1110:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1394              		.loc 1 1110 0 is_stmt 1
 1395 0018 012D     		cmp	r5, #1
 1396 001a 04D9     		bls	.L131
 1397              		.loc 1 1110 0 is_stmt 0 discriminator 1
 1398 001c 40F25641 		movw	r1, #1110
 1399 0020 0848     		ldr	r0, .L135+4
 1400 0022 FFF7FEFF 		bl	assert_failed
 1401              	.LVL150:
 1402              	.L131:
1111:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1403              		.loc 1 1111 0 is_stmt 1
 1404 0026 25B1     		cbz	r5, .L132
1112:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1113:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1405              		.loc 1 1113 0
 1406 0028 074A     		ldr	r2, .L135+8
 1407 002a D369     		ldr	r3, [r2, #28]
 1408 002c 1C43     		orrs	r4, r4, r3
 1409              	.LVL151:
 1410 002e D461     		str	r4, [r2, #28]
 1411 0030 38BD     		pop	{r3, r4, r5, pc}
 1412              	.LVL152:
 1413              	.L132:
1114:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1115:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1116:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1117:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1414              		.loc 1 1117 0
 1415 0032 054A     		ldr	r2, .L135+8
 1416 0034 D369     		ldr	r3, [r2, #28]
 1417 0036 23EA0404 		bic	r4, r3, r4
 1418              	.LVL153:
 1419 003a D461     		str	r4, [r2, #28]
 1420 003c 38BD     		pop	{r3, r4, r5, pc}
 1421              	.L136:
 1422 003e 00BF     		.align	2
 1423              	.L135:
 1424 0040 C03701C1 		.word	-1056884800
 1425 0044 00000000 		.word	.LC0
 1426 0048 00100240 		.word	1073876992
 1427              		.cfi_endproc
 1428              	.LFE49:
 1430              		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1431              		.align	2
 1432              		.global	RCC_APB2PeriphResetCmd
 1433              		.thumb
 1434              		.thumb_func
 1436              	RCC_APB2PeriphResetCmd:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 45


 1437              	.LFB50:
1118:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1119:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1120:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1121:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1122:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1123:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1124:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1125:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1126:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1127:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1128:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1129:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1130:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1131:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1132:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1133:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1134:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
1135:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1136:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1137:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1138:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1139:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1140:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1141:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1142:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1143:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1144:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1145:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1146:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1147:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1148:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1149:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1150:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1151:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1152:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1153:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1154:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1155:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1156:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1157:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1158:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3
1159:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1160:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1161:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1162:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1163:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1164:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1438              		.loc 1 1164 0
 1439              		.cfi_startproc
 1440              		@ args = 0, pretend = 0, frame = 0
 1441              		@ frame_needed = 0, uses_anonymous_args = 0
 1442              	.LVL154:
 1443 0000 38B5     		push	{r3, r4, r5, lr}
 1444              	.LCFI21:
 1445              		.cfi_def_cfa_offset 16
 1446              		.cfi_offset 3, -16
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 46


 1447              		.cfi_offset 4, -12
 1448              		.cfi_offset 5, -8
 1449              		.cfi_offset 14, -4
 1450 0002 0446     		mov	r4, r0
 1451 0004 0D46     		mov	r5, r1
1165:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1166:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
 1452              		.loc 1 1166 0
 1453 0006 20F47F43 		bic	r3, r0, #65280
 1454 000a 23F0FD03 		bic	r3, r3, #253
 1455 000e 03B9     		cbnz	r3, .L138
 1456              		.loc 1 1166 0 is_stmt 0 discriminator 2
 1457 0010 20B9     		cbnz	r0, .L139
 1458              	.L138:
 1459              		.loc 1 1166 0 discriminator 3
 1460 0012 40F28E41 		movw	r1, #1166
 1461              	.LVL155:
 1462 0016 0B48     		ldr	r0, .L144
 1463              	.LVL156:
 1464 0018 FFF7FEFF 		bl	assert_failed
 1465              	.LVL157:
 1466              	.L139:
1167:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1467              		.loc 1 1167 0 is_stmt 1
 1468 001c 012D     		cmp	r5, #1
 1469 001e 04D9     		bls	.L140
 1470              		.loc 1 1167 0 is_stmt 0 discriminator 1
 1471 0020 40F28F41 		movw	r1, #1167
 1472 0024 0748     		ldr	r0, .L144
 1473 0026 FFF7FEFF 		bl	assert_failed
 1474              	.LVL158:
 1475              	.L140:
1168:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1476              		.loc 1 1168 0 is_stmt 1
 1477 002a 25B1     		cbz	r5, .L141
1169:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1170:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1478              		.loc 1 1170 0
 1479 002c 064A     		ldr	r2, .L144+4
 1480 002e D368     		ldr	r3, [r2, #12]
 1481 0030 1C43     		orrs	r4, r4, r3
 1482              	.LVL159:
 1483 0032 D460     		str	r4, [r2, #12]
 1484 0034 38BD     		pop	{r3, r4, r5, pc}
 1485              	.LVL160:
 1486              	.L141:
1171:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1172:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1173:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1174:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1487              		.loc 1 1174 0
 1488 0036 044A     		ldr	r2, .L144+4
 1489 0038 D368     		ldr	r3, [r2, #12]
 1490 003a 23EA0404 		bic	r4, r3, r4
 1491              	.LVL161:
 1492 003e D460     		str	r4, [r2, #12]
 1493 0040 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 47


 1494              	.L145:
 1495 0042 00BF     		.align	2
 1496              	.L144:
 1497 0044 00000000 		.word	.LC0
 1498 0048 00100240 		.word	1073876992
 1499              		.cfi_endproc
 1500              	.LFE50:
 1502              		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1503              		.align	2
 1504              		.global	RCC_APB1PeriphResetCmd
 1505              		.thumb
 1506              		.thumb_func
 1508              	RCC_APB1PeriphResetCmd:
 1509              	.LFB51:
1175:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1176:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1177:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1178:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1179:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1180:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1181:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1182:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1183:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1184:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1185:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1186:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1187:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1188:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC
1189:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1190:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1191:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1192:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1193:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1194:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1510              		.loc 1 1194 0
 1511              		.cfi_startproc
 1512              		@ args = 0, pretend = 0, frame = 0
 1513              		@ frame_needed = 0, uses_anonymous_args = 0
 1514              	.LVL162:
 1515 0000 38B5     		push	{r3, r4, r5, lr}
 1516              	.LCFI22:
 1517              		.cfi_def_cfa_offset 16
 1518              		.cfi_offset 3, -16
 1519              		.cfi_offset 4, -12
 1520              		.cfi_offset 5, -8
 1521              		.cfi_offset 14, -4
 1522 0002 0446     		mov	r4, r0
 1523 0004 0D46     		mov	r5, r1
1195:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1196:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
 1524              		.loc 1 1196 0
 1525 0006 0E4B     		ldr	r3, .L153
 1526 0008 0340     		ands	r3, r3, r0
 1527 000a 03B9     		cbnz	r3, .L147
 1528              		.loc 1 1196 0 is_stmt 0 discriminator 2
 1529 000c 20B9     		cbnz	r0, .L148
 1530              	.L147:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 48


 1531              		.loc 1 1196 0 discriminator 3
 1532 000e 40F2AC41 		movw	r1, #1196
 1533              	.LVL163:
 1534 0012 0C48     		ldr	r0, .L153+4
 1535              	.LVL164:
 1536 0014 FFF7FEFF 		bl	assert_failed
 1537              	.LVL165:
 1538              	.L148:
1197:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1539              		.loc 1 1197 0 is_stmt 1
 1540 0018 012D     		cmp	r5, #1
 1541 001a 04D9     		bls	.L149
 1542              		.loc 1 1197 0 is_stmt 0 discriminator 1
 1543 001c 40F2AD41 		movw	r1, #1197
 1544 0020 0848     		ldr	r0, .L153+4
 1545 0022 FFF7FEFF 		bl	assert_failed
 1546              	.LVL166:
 1547              	.L149:
1198:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1548              		.loc 1 1198 0 is_stmt 1
 1549 0026 25B1     		cbz	r5, .L150
1199:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1200:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1550              		.loc 1 1200 0
 1551 0028 074A     		ldr	r2, .L153+8
 1552 002a 1369     		ldr	r3, [r2, #16]
 1553 002c 1C43     		orrs	r4, r4, r3
 1554              	.LVL167:
 1555 002e 1461     		str	r4, [r2, #16]
 1556 0030 38BD     		pop	{r3, r4, r5, pc}
 1557              	.LVL168:
 1558              	.L150:
1201:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1202:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1203:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1204:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1559              		.loc 1 1204 0
 1560 0032 054A     		ldr	r2, .L153+8
 1561 0034 1369     		ldr	r3, [r2, #16]
 1562 0036 23EA0404 		bic	r4, r3, r4
 1563              	.LVL169:
 1564 003a 1461     		str	r4, [r2, #16]
 1565 003c 38BD     		pop	{r3, r4, r5, pc}
 1566              	.L154:
 1567 003e 00BF     		.align	2
 1568              	.L153:
 1569 0040 C03701C1 		.word	-1056884800
 1570 0044 00000000 		.word	.LC0
 1571 0048 00100240 		.word	1073876992
 1572              		.cfi_endproc
 1573              	.LFE51:
 1575              		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1576              		.align	2
 1577              		.global	RCC_BackupResetCmd
 1578              		.thumb
 1579              		.thumb_func
 1581              	RCC_BackupResetCmd:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 49


 1582              	.LFB52:
1205:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1206:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1207:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1208:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1209:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1210:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1211:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1212:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1213:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1214:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1215:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1583              		.loc 1 1215 0
 1584              		.cfi_startproc
 1585              		@ args = 0, pretend = 0, frame = 0
 1586              		@ frame_needed = 0, uses_anonymous_args = 0
 1587              	.LVL170:
 1588 0000 10B5     		push	{r4, lr}
 1589              	.LCFI23:
 1590              		.cfi_def_cfa_offset 8
 1591              		.cfi_offset 4, -8
 1592              		.cfi_offset 14, -4
 1593 0002 0446     		mov	r4, r0
1216:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1217:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1594              		.loc 1 1217 0
 1595 0004 0128     		cmp	r0, #1
 1596 0006 04D9     		bls	.L156
 1597              		.loc 1 1217 0 is_stmt 0 discriminator 1
 1598 0008 40F2C141 		movw	r1, #1217
 1599 000c 0248     		ldr	r0, .L158
 1600              	.LVL171:
 1601 000e FFF7FEFF 		bl	assert_failed
 1602              	.LVL172:
 1603              	.L156:
1218:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1604              		.loc 1 1218 0 is_stmt 1
 1605 0012 024B     		ldr	r3, .L158+4
 1606 0014 1C60     		str	r4, [r3]
 1607 0016 10BD     		pop	{r4, pc}
 1608              	.L159:
 1609              		.align	2
 1610              	.L158:
 1611 0018 00000000 		.word	.LC0
 1612 001c 40044242 		.word	1111622720
 1613              		.cfi_endproc
 1614              	.LFE52:
 1616              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 1617              		.align	2
 1618              		.global	RCC_ClockSecuritySystemCmd
 1619              		.thumb
 1620              		.thumb_func
 1622              	RCC_ClockSecuritySystemCmd:
 1623              	.LFB53:
1219:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1220:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1221:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 50


1222:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1223:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1224:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1225:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1226:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1227:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1228:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1624              		.loc 1 1228 0
 1625              		.cfi_startproc
 1626              		@ args = 0, pretend = 0, frame = 0
 1627              		@ frame_needed = 0, uses_anonymous_args = 0
 1628              	.LVL173:
 1629 0000 10B5     		push	{r4, lr}
 1630              	.LCFI24:
 1631              		.cfi_def_cfa_offset 8
 1632              		.cfi_offset 4, -8
 1633              		.cfi_offset 14, -4
 1634 0002 0446     		mov	r4, r0
1229:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1230:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1635              		.loc 1 1230 0
 1636 0004 0128     		cmp	r0, #1
 1637 0006 04D9     		bls	.L161
 1638              		.loc 1 1230 0 is_stmt 0 discriminator 1
 1639 0008 40F2CE41 		movw	r1, #1230
 1640 000c 0248     		ldr	r0, .L163
 1641              	.LVL174:
 1642 000e FFF7FEFF 		bl	assert_failed
 1643              	.LVL175:
 1644              	.L161:
1231:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 1645              		.loc 1 1231 0 is_stmt 1
 1646 0012 024B     		ldr	r3, .L163+4
 1647 0014 1C60     		str	r4, [r3]
 1648 0016 10BD     		pop	{r4, pc}
 1649              	.L164:
 1650              		.align	2
 1651              	.L163:
 1652 0018 00000000 		.word	.LC0
 1653 001c 4C004242 		.word	1111621708
 1654              		.cfi_endproc
 1655              	.LFE53:
 1657              		.section	.text.RCC_MCOConfig,"ax",%progbits
 1658              		.align	2
 1659              		.global	RCC_MCOConfig
 1660              		.thumb
 1661              		.thumb_func
 1663              	RCC_MCOConfig:
 1664              	.LFB54:
1232:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1233:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1234:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1235:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1236:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1237:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1238:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1239:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:       
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 51


1240:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1241:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1242:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1243:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1244:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1245:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1246:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1247:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1248:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1249:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1250:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1251:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1252:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1253:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1254:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1255:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1256:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1257:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1258:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1259:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1260:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1665              		.loc 1 1260 0
 1666              		.cfi_startproc
 1667              		@ args = 0, pretend = 0, frame = 0
 1668              		@ frame_needed = 0, uses_anonymous_args = 0
 1669              	.LVL176:
 1670 0000 10B5     		push	{r4, lr}
 1671              	.LCFI25:
 1672              		.cfi_def_cfa_offset 8
 1673              		.cfi_offset 4, -8
 1674              		.cfi_offset 14, -4
1261:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1262:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
 1675              		.loc 1 1262 0
 1676 0002 0446     		mov	r4, r0
 1677 0004 60B1     		cbz	r0, .L166
 1678              		.loc 1 1262 0 is_stmt 0 discriminator 1
 1679 0006 0528     		cmp	r0, #5
 1680 0008 0AD0     		beq	.L166
 1681              		.loc 1 1262 0 discriminator 2
 1682 000a 0428     		cmp	r0, #4
 1683 000c 08D0     		beq	.L166
 1684              		.loc 1 1262 0 discriminator 3
 1685 000e 0628     		cmp	r0, #6
 1686 0010 06D0     		beq	.L166
 1687              		.loc 1 1262 0 discriminator 4
 1688 0012 0728     		cmp	r0, #7
 1689 0014 04D0     		beq	.L166
 1690              		.loc 1 1262 0 discriminator 5
 1691 0016 40F2EE41 		movw	r1, #1262
 1692 001a 0348     		ldr	r0, .L168
 1693              	.LVL177:
 1694 001c FFF7FEFF 		bl	assert_failed
 1695              	.LVL178:
 1696              	.L166:
1263:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1264:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 52


1265:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 1697              		.loc 1 1265 0 is_stmt 1
 1698 0020 024B     		ldr	r3, .L168+4
 1699 0022 1C70     		strb	r4, [r3]
 1700 0024 10BD     		pop	{r4, pc}
 1701              	.L169:
 1702 0026 00BF     		.align	2
 1703              	.L168:
 1704 0028 00000000 		.word	.LC0
 1705 002c 07100240 		.word	1073876999
 1706              		.cfi_endproc
 1707              	.LFE54:
 1709              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1710              		.align	2
 1711              		.global	RCC_GetFlagStatus
 1712              		.thumb
 1713              		.thumb_func
 1715              	RCC_GetFlagStatus:
 1716              	.LFB55:
1266:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1267:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1268:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1269:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1270:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1271:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1272:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1273:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1274:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1275:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1276:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1277:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1278:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1279:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1280:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1281:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1282:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1283:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1284:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1285:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1286:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1287:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1288:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1289:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1290:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1291:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1292:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1293:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1294:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1295:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1296:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1297:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1298:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1299:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1300:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1301:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1302:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1303:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 53


1304:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1717              		.loc 1 1304 0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 0
 1720              		@ frame_needed = 0, uses_anonymous_args = 0
 1721              	.LVL179:
 1722 0000 10B5     		push	{r4, lr}
 1723              	.LCFI26:
 1724              		.cfi_def_cfa_offset 8
 1725              		.cfi_offset 4, -8
 1726              		.cfi_offset 14, -4
 1727 0002 0446     		mov	r4, r0
 1728              	.LVL180:
1305:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
1306:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
1307:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
1308:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1309:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
 1729              		.loc 1 1309 0
 1730 0004 2128     		cmp	r0, #33
 1731 0006 18D0     		beq	.L171
 1732              		.loc 1 1309 0 is_stmt 0 discriminator 1
 1733 0008 3128     		cmp	r0, #49
 1734 000a 16D0     		beq	.L171
 1735              		.loc 1 1309 0 discriminator 2
 1736 000c 3928     		cmp	r0, #57
 1737 000e 14D0     		beq	.L171
 1738              		.loc 1 1309 0 discriminator 3
 1739 0010 4128     		cmp	r0, #65
 1740 0012 12D0     		beq	.L171
 1741              		.loc 1 1309 0 discriminator 4
 1742 0014 6128     		cmp	r0, #97
 1743 0016 10D0     		beq	.L171
 1744              		.loc 1 1309 0 discriminator 5
 1745 0018 7A28     		cmp	r0, #122
 1746 001a 0ED0     		beq	.L171
 1747              		.loc 1 1309 0 discriminator 6
 1748 001c 7B28     		cmp	r0, #123
 1749 001e 0CD0     		beq	.L171
 1750              		.loc 1 1309 0 discriminator 7
 1751 0020 7C28     		cmp	r0, #124
 1752 0022 0AD0     		beq	.L171
 1753              		.loc 1 1309 0 discriminator 8
 1754 0024 7D28     		cmp	r0, #125
 1755 0026 08D0     		beq	.L171
 1756              		.loc 1 1309 0 discriminator 9
 1757 0028 7E28     		cmp	r0, #126
 1758 002a 06D0     		beq	.L171
 1759              		.loc 1 1309 0 discriminator 10
 1760 002c 7F28     		cmp	r0, #127
 1761 002e 04D0     		beq	.L171
 1762              		.loc 1 1309 0 discriminator 11
 1763 0030 40F21D51 		movw	r1, #1309
 1764 0034 0D48     		ldr	r0, .L178
 1765              	.LVL181:
 1766 0036 FFF7FEFF 		bl	assert_failed
 1767              	.LVL182:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 54


 1768              	.L171:
1310:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1311:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1312:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 1769              		.loc 1 1312 0 is_stmt 1
 1770 003a 6309     		lsrs	r3, r4, #5
 1771              	.LVL183:
1313:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1772              		.loc 1 1313 0
 1773 003c 012B     		cmp	r3, #1
 1774 003e 02D1     		bne	.L172
1314:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 1775              		.loc 1 1315 0
 1776 0040 0B4B     		ldr	r3, .L178+4
 1777              	.LVL184:
 1778 0042 1B68     		ldr	r3, [r3]
 1779              	.LVL185:
 1780 0044 06E0     		b	.L173
 1781              	.LVL186:
 1782              	.L172:
1316:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1783              		.loc 1 1317 0
 1784 0046 022B     		cmp	r3, #2
 1785 0048 02D1     		bne	.L174
1318:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1319:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 1786              		.loc 1 1319 0
 1787 004a 094B     		ldr	r3, .L178+4
 1788              	.LVL187:
 1789 004c 1B6A     		ldr	r3, [r3, #32]
 1790              	.LVL188:
 1791 004e 01E0     		b	.L173
 1792              	.LVL189:
 1793              	.L174:
1320:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1321:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1322:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1323:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 1794              		.loc 1 1323 0
 1795 0050 074B     		ldr	r3, .L178+4
 1796              	.LVL190:
 1797 0052 5B6A     		ldr	r3, [r3, #36]
 1798              	.LVL191:
 1799              	.L173:
1324:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1325:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1326:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the flag position */
1327:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 1800              		.loc 1 1327 0
 1801 0054 04F01F04 		and	r4, r4, #31
 1802              	.LVL192:
1328:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1803              		.loc 1 1328 0
 1804 0058 23FA04F4 		lsr	r4, r3, r4
 1805              	.LVL193:
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 55


 1806 005c 14F0010F 		tst	r4, #1
 1807 0060 01D0     		beq	.L176
1329:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1330:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1808              		.loc 1 1330 0
 1809 0062 0120     		movs	r0, #1
 1810 0064 10BD     		pop	{r4, pc}
 1811              	.L176:
1331:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1332:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1333:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1334:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1812              		.loc 1 1334 0
 1813 0066 0020     		movs	r0, #0
 1814              	.LVL194:
1335:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1336:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1337:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the flag status */
1338:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return bitstatus;
1339:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1815              		.loc 1 1339 0
 1816 0068 10BD     		pop	{r4, pc}
 1817              	.L179:
 1818 006a 00BF     		.align	2
 1819              	.L178:
 1820 006c 00000000 		.word	.LC0
 1821 0070 00100240 		.word	1073876992
 1822              		.cfi_endproc
 1823              	.LFE55:
 1825              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 1826              		.align	2
 1827              		.global	RCC_WaitForHSEStartUp
 1828              		.thumb
 1829              		.thumb_func
 1831              	RCC_WaitForHSEStartUp:
 1832              	.LFB29:
 305:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 1833              		.loc 1 305 0
 1834              		.cfi_startproc
 1835              		@ args = 0, pretend = 0, frame = 8
 1836              		@ frame_needed = 0, uses_anonymous_args = 0
 1837 0000 00B5     		push	{lr}
 1838              	.LCFI27:
 1839              		.cfi_def_cfa_offset 4
 1840              		.cfi_offset 14, -4
 1841 0002 83B0     		sub	sp, sp, #12
 1842              	.LCFI28:
 1843              		.cfi_def_cfa_offset 16
 306:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 1844              		.loc 1 306 0
 1845 0004 0023     		movs	r3, #0
 1846 0006 0193     		str	r3, [sp, #4]
 1847              	.LVL195:
 1848              	.L182:
 313:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 1849              		.loc 1 313 0 discriminator 2
 1850 0008 3120     		movs	r0, #49
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 56


 1851 000a FFF7FEFF 		bl	RCC_GetFlagStatus
 1852              	.LVL196:
 314:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
 1853              		.loc 1 314 0 discriminator 2
 1854 000e 019B     		ldr	r3, [sp, #4]
 1855 0010 0133     		adds	r3, r3, #1
 1856 0012 0193     		str	r3, [sp, #4]
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 1857              		.loc 1 315 0 discriminator 2
 1858 0014 019B     		ldr	r3, [sp, #4]
 1859 0016 B3F5A06F 		cmp	r3, #1280
 1860 001a 01D0     		beq	.L181
 315:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 1861              		.loc 1 315 0 is_stmt 0 discriminator 1
 1862 001c 0028     		cmp	r0, #0
 1863 001e F3D0     		beq	.L182
 1864              	.L181:
 317:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 1865              		.loc 1 317 0 is_stmt 1
 1866 0020 3120     		movs	r0, #49
 1867              	.LVL197:
 1868 0022 FFF7FEFF 		bl	RCC_GetFlagStatus
 1869              	.LVL198:
 1870 0026 08B1     		cbz	r0, .L184
 319:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 1871              		.loc 1 319 0
 1872 0028 0120     		movs	r0, #1
 1873 002a 00E0     		b	.L183
 1874              	.L184:
 323:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 1875              		.loc 1 323 0
 1876 002c 0020     		movs	r0, #0
 1877              	.L183:
 1878              	.LVL199:
 326:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 1879              		.loc 1 326 0
 1880 002e 03B0     		add	sp, sp, #12
 1881              	.LCFI29:
 1882              		.cfi_def_cfa_offset 4
 1883              		@ sp needed
 1884 0030 5DF804FB 		ldr	pc, [sp], #4
 1885              		.cfi_endproc
 1886              	.LFE29:
 1888              		.section	.text.RCC_ClearFlag,"ax",%progbits
 1889              		.align	2
 1890              		.global	RCC_ClearFlag
 1891              		.thumb
 1892              		.thumb_func
 1894              	RCC_ClearFlag:
 1895              	.LFB56:
1340:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1341:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1342:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1343:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1344:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1345:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
1346:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 57


1347:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1348:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1349:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1896              		.loc 1 1349 0
 1897              		.cfi_startproc
 1898              		@ args = 0, pretend = 0, frame = 0
 1899              		@ frame_needed = 0, uses_anonymous_args = 0
 1900              		@ link register save eliminated.
1350:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1351:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 1901              		.loc 1 1351 0
 1902 0000 024A     		ldr	r2, .L187
 1903 0002 536A     		ldr	r3, [r2, #36]
 1904 0004 43F08073 		orr	r3, r3, #16777216
 1905 0008 5362     		str	r3, [r2, #36]
 1906 000a 7047     		bx	lr
 1907              	.L188:
 1908              		.align	2
 1909              	.L187:
 1910 000c 00100240 		.word	1073876992
 1911              		.cfi_endproc
 1912              	.LFE56:
 1914              		.section	.text.RCC_GetITStatus,"ax",%progbits
 1915              		.align	2
 1916              		.global	RCC_GetITStatus
 1917              		.thumb
 1918              		.thumb_func
 1920              	RCC_GetITStatus:
 1921              	.LFB57:
1352:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1353:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1354:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1355:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1356:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1357:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1358:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1359:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1360:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1361:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1362:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1363:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1364:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1365:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1366:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1367:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1368:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1369:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1370:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1371:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1372:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1373:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1374:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1375:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1376:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1377:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1378:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1379:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 58


1380:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1922              		.loc 1 1380 0
 1923              		.cfi_startproc
 1924              		@ args = 0, pretend = 0, frame = 0
 1925              		@ frame_needed = 0, uses_anonymous_args = 0
 1926              	.LVL200:
 1927 0000 10B5     		push	{r4, lr}
 1928              	.LCFI30:
 1929              		.cfi_def_cfa_offset 8
 1930              		.cfi_offset 4, -8
 1931              		.cfi_offset 14, -4
 1932 0002 0446     		mov	r4, r0
 1933              	.LVL201:
1381:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
1382:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1383:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
 1934              		.loc 1 1383 0
 1935 0004 431E     		subs	r3, r0, #1
 1936 0006 DBB2     		uxtb	r3, r3
 1937 0008 012B     		cmp	r3, #1
 1938 000a 0CD9     		bls	.L190
 1939              		.loc 1 1383 0 is_stmt 0 discriminator 1
 1940 000c 0428     		cmp	r0, #4
 1941 000e 0AD0     		beq	.L190
 1942              		.loc 1 1383 0 discriminator 2
 1943 0010 0828     		cmp	r0, #8
 1944 0012 08D0     		beq	.L190
 1945              		.loc 1 1383 0 discriminator 3
 1946 0014 1028     		cmp	r0, #16
 1947 0016 06D0     		beq	.L190
 1948              		.loc 1 1383 0 discriminator 4
 1949 0018 8028     		cmp	r0, #128
 1950 001a 04D0     		beq	.L190
 1951              		.loc 1 1383 0 discriminator 5
 1952 001c 40F26751 		movw	r1, #1383
 1953 0020 0548     		ldr	r0, .L194
 1954              	.LVL202:
 1955 0022 FFF7FEFF 		bl	assert_failed
 1956              	.LVL203:
 1957              	.L190:
1384:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1385:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1386:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1958              		.loc 1 1386 0 is_stmt 1
 1959 0026 054B     		ldr	r3, .L194+4
 1960 0028 9B68     		ldr	r3, [r3, #8]
 1961 002a 1C42     		tst	r4, r3
 1962 002c 01D0     		beq	.L192
1387:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1388:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1963              		.loc 1 1388 0
 1964 002e 0120     		movs	r0, #1
 1965 0030 10BD     		pop	{r4, pc}
 1966              	.L192:
1389:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1390:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1391:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 59


1392:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1967              		.loc 1 1392 0
 1968 0032 0020     		movs	r0, #0
 1969              	.LVL204:
1393:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1394:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1395:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1396:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return  bitstatus;
1397:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1970              		.loc 1 1397 0
 1971 0034 10BD     		pop	{r4, pc}
 1972              	.L195:
 1973 0036 00BF     		.align	2
 1974              	.L194:
 1975 0038 00000000 		.word	.LC0
 1976 003c 00100240 		.word	1073876992
 1977              		.cfi_endproc
 1978              	.LFE57:
 1980              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 1981              		.align	2
 1982              		.global	RCC_ClearITPendingBit
 1983              		.thumb
 1984              		.thumb_func
 1986              	RCC_ClearITPendingBit:
 1987              	.LFB58:
1398:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1399:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1400:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCCs interrupt pending bits.
1401:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1402:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1403:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1404:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:
1405:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1406:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1407:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1408:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1409:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1410:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1411:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1412:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1413:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1414:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1415:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1416:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1417:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1418:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1419:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1420:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1421:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1422:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1423:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1424:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1425:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1426:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1988              		.loc 1 1426 0
 1989              		.cfi_startproc
 1990              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 60


 1991              		@ frame_needed = 0, uses_anonymous_args = 0
 1992              	.LVL205:
 1993 0000 10B5     		push	{r4, lr}
 1994              	.LCFI31:
 1995              		.cfi_def_cfa_offset 8
 1996              		.cfi_offset 4, -8
 1997              		.cfi_offset 14, -4
 1998 0002 0446     		mov	r4, r0
1427:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1428:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
 1999              		.loc 1 1428 0
 2000 0004 10F0600F 		tst	r0, #96
 2001 0008 00D1     		bne	.L197
 2002              		.loc 1 1428 0 is_stmt 0 discriminator 2
 2003 000a 20B9     		cbnz	r0, .L198
 2004              	.L197:
 2005              		.loc 1 1428 0 discriminator 3
 2006 000c 40F29451 		movw	r1, #1428
 2007 0010 0248     		ldr	r0, .L200
 2008              	.LVL206:
 2009 0012 FFF7FEFF 		bl	assert_failed
 2010              	.LVL207:
 2011              	.L198:
1429:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1430:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1431:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****      pending bits */
1432:STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 2012              		.loc 1 1432 0 is_stmt 1
 2013 0016 024B     		ldr	r3, .L200+4
 2014 0018 1C70     		strb	r4, [r3]
 2015 001a 10BD     		pop	{r4, pc}
 2016              	.L201:
 2017              		.align	2
 2018              	.L200:
 2019 001c 00000000 		.word	.LC0
 2020 0020 0A100240 		.word	1073877002
 2021              		.cfi_endproc
 2022              	.LFE58:
 2024              		.section	.data.ADCPrescTable,"aw",%progbits
 2025              		.align	2
 2026              		.set	.LANCHOR1,. + 0
 2029              	ADCPrescTable:
 2030 0000 02       		.byte	2
 2031 0001 04       		.byte	4
 2032 0002 06       		.byte	6
 2033 0003 08       		.byte	8
 2034              		.section	.rodata.str1.4,"aMS",%progbits,1
 2035              		.align	2
 2036              	.LC0:
 2037 0000 53544D33 		.ascii	"STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c\000"
 2037      32463130 
 2037      785F5374 
 2037      64506572 
 2037      6970685F 
 2038              		.section	.data.APBAHBPrescTable,"aw",%progbits
 2039              		.align	2
 2040              		.set	.LANCHOR0,. + 0
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 61


 2043              	APBAHBPrescTable:
 2044 0000 00       		.byte	0
 2045 0001 00       		.byte	0
 2046 0002 00       		.byte	0
 2047 0003 00       		.byte	0
 2048 0004 01       		.byte	1
 2049 0005 02       		.byte	2
 2050 0006 03       		.byte	3
 2051 0007 04       		.byte	4
 2052 0008 01       		.byte	1
 2053 0009 02       		.byte	2
 2054 000a 03       		.byte	3
 2055 000b 04       		.byte	4
 2056 000c 06       		.byte	6
 2057 000d 07       		.byte	7
 2058 000e 08       		.byte	8
 2059 000f 09       		.byte	9
 2060              		.text
 2061              	.Letext0:
 2062              		.file 2 "/usr/local/Cellar/gcc-arm-none-eabi/20160926/arm-none-eabi/include/machine/_default_types
 2063              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20160926/arm-none-eabi/include/sys/_stdint.h"
 2064              		.file 4 "CMSIS/Core/CM3/stm32f10x.h"
 2065              		.file 5 "STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
 2066              		.file 6 "Inc/stm32f10x_conf.h"
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 62


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f10x_rcc.c
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:20     .text.RCC_DeInit:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:25     .text.RCC_DeInit:0000000000000000 RCC_DeInit
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:63     .text.RCC_DeInit:0000000000000038 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:69     .text.RCC_HSEConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:74     .text.RCC_HSEConfig:0000000000000000 RCC_HSEConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:138    .text.RCC_HSEConfig:0000000000000054 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:144    .text.RCC_AdjustHSICalibrationValue:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:149    .text.RCC_AdjustHSICalibrationValue:0000000000000000 RCC_AdjustHSICalibrationValue
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:189    .text.RCC_AdjustHSICalibrationValue:0000000000000024 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:195    .text.RCC_HSICmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:200    .text.RCC_HSICmd:0000000000000000 RCC_HSICmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:230    .text.RCC_HSICmd:0000000000000018 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:236    .text.RCC_PLLConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:241    .text.RCC_PLLConfig:0000000000000000 RCC_PLLConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:343    .text.RCC_PLLConfig:0000000000000090 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:349    .text.RCC_PLLCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:354    .text.RCC_PLLCmd:0000000000000000 RCC_PLLCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:384    .text.RCC_PLLCmd:0000000000000018 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:390    .text.RCC_SYSCLKConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:395    .text.RCC_SYSCLKConfig:0000000000000000 RCC_SYSCLKConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:436    .text.RCC_SYSCLKConfig:0000000000000020 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:442    .text.RCC_GetSYSCLKSource:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:447    .text.RCC_GetSYSCLKSource:0000000000000000 RCC_GetSYSCLKSource
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:463    .text.RCC_GetSYSCLKSource:000000000000000c $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:468    .text.RCC_HCLKConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:473    .text.RCC_HCLKConfig:0000000000000000 RCC_HCLKConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:537    .text.RCC_HCLKConfig:0000000000000040 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:543    .text.RCC_PCLK1Config:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:548    .text.RCC_PCLK1Config:0000000000000000 RCC_PCLK1Config
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:600    .text.RCC_PCLK1Config:0000000000000038 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:606    .text.RCC_PCLK2Config:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:611    .text.RCC_PCLK2Config:0000000000000000 RCC_PCLK2Config
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:663    .text.RCC_PCLK2Config:0000000000000038 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:669    .text.RCC_ITConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:674    .text.RCC_ITConfig:0000000000000000 RCC_ITConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:731    .text.RCC_ITConfig:0000000000000040 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:737    .text.RCC_USBCLKConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:742    .text.RCC_USBCLKConfig:0000000000000000 RCC_USBCLKConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:773    .text.RCC_USBCLKConfig:0000000000000018 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:779    .text.RCC_ADCCLKConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:784    .text.RCC_ADCCLKConfig:0000000000000000 RCC_ADCCLKConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:833    .text.RCC_ADCCLKConfig:0000000000000030 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:839    .text.RCC_LSEConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:844    .text.RCC_LSEConfig:0000000000000000 RCC_LSEConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:898    .text.RCC_LSEConfig:0000000000000038 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:904    .text.RCC_LSICmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:909    .text.RCC_LSICmd:0000000000000000 RCC_LSICmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:939    .text.RCC_LSICmd:0000000000000018 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:945    .text.RCC_RTCCLKConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:950    .text.RCC_RTCCLKConfig:0000000000000000 RCC_RTCCLKConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:989    .text.RCC_RTCCLKConfig:000000000000002c $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:995    .text.RCC_RTCCLKCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1000   .text.RCC_RTCCLKCmd:0000000000000000 RCC_RTCCLKCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1030   .text.RCC_RTCCLKCmd:0000000000000018 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1036   .text.RCC_GetClocksFreq:0000000000000000 $t
ARM GAS  /var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s 			page 63


/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1041   .text.RCC_GetClocksFreq:0000000000000000 RCC_GetClocksFreq
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1203   .text.RCC_GetClocksFreq:00000000000000a8 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1214   .text.RCC_AHBPeriphClockCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1219   .text.RCC_AHBPeriphClockCmd:0000000000000000 RCC_AHBPeriphClockCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1280   .text.RCC_AHBPeriphClockCmd:0000000000000044 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1286   .text.RCC_APB2PeriphClockCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1291   .text.RCC_APB2PeriphClockCmd:0000000000000000 RCC_APB2PeriphClockCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1352   .text.RCC_APB2PeriphClockCmd:0000000000000044 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1358   .text.RCC_APB1PeriphClockCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1363   .text.RCC_APB1PeriphClockCmd:0000000000000000 RCC_APB1PeriphClockCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1424   .text.RCC_APB1PeriphClockCmd:0000000000000040 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1431   .text.RCC_APB2PeriphResetCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1436   .text.RCC_APB2PeriphResetCmd:0000000000000000 RCC_APB2PeriphResetCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1497   .text.RCC_APB2PeriphResetCmd:0000000000000044 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1503   .text.RCC_APB1PeriphResetCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1508   .text.RCC_APB1PeriphResetCmd:0000000000000000 RCC_APB1PeriphResetCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1569   .text.RCC_APB1PeriphResetCmd:0000000000000040 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1576   .text.RCC_BackupResetCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1581   .text.RCC_BackupResetCmd:0000000000000000 RCC_BackupResetCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1611   .text.RCC_BackupResetCmd:0000000000000018 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1617   .text.RCC_ClockSecuritySystemCmd:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1622   .text.RCC_ClockSecuritySystemCmd:0000000000000000 RCC_ClockSecuritySystemCmd
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1652   .text.RCC_ClockSecuritySystemCmd:0000000000000018 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1658   .text.RCC_MCOConfig:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1663   .text.RCC_MCOConfig:0000000000000000 RCC_MCOConfig
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1704   .text.RCC_MCOConfig:0000000000000028 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1710   .text.RCC_GetFlagStatus:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1715   .text.RCC_GetFlagStatus:0000000000000000 RCC_GetFlagStatus
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1820   .text.RCC_GetFlagStatus:000000000000006c $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1826   .text.RCC_WaitForHSEStartUp:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1831   .text.RCC_WaitForHSEStartUp:0000000000000000 RCC_WaitForHSEStartUp
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1889   .text.RCC_ClearFlag:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1894   .text.RCC_ClearFlag:0000000000000000 RCC_ClearFlag
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1910   .text.RCC_ClearFlag:000000000000000c $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1915   .text.RCC_GetITStatus:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1920   .text.RCC_GetITStatus:0000000000000000 RCC_GetITStatus
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1975   .text.RCC_GetITStatus:0000000000000038 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1981   .text.RCC_ClearITPendingBit:0000000000000000 $t
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:1986   .text.RCC_ClearITPendingBit:0000000000000000 RCC_ClearITPendingBit
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:2019   .text.RCC_ClearITPendingBit:000000000000001c $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:2025   .data.ADCPrescTable:0000000000000000 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:2029   .data.ADCPrescTable:0000000000000000 ADCPrescTable
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:2035   .rodata.str1.4:0000000000000000 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:2039   .data.APBAHBPrescTable:0000000000000000 $d
/var/folders/g9/bbpj86ld7fx45vd1b3pqxmp00000gn/T//ccnZfL64.s:2043   .data.APBAHBPrescTable:0000000000000000 APBAHBPrescTable
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
assert_failed
