LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY dec2to4 IS
PORT ( w : IN STD_LOGIC_VECTOR(1 DOWNTO 0) ;
En : IN STD_LOGIC ;
y : OUT STD_LOGIC_VECTOR(0 TO 3) ) ;
END dec2to4 ;

ARCHITECTURE Behavior OF dec2to4 IS
SIGNAL Enw : STD_LOGIC_VECTOR(2 DOWNTO 0) ;
BEGIN
Enw <= En & w ;
WITH Enw SELECT
y <= "1000" WHEN "10000",
     "0100" WHEN "10001",
     "0010" WHEN "10010",
     "0001" WHEN "10011",
	  "1000" WHEN "10100",
     "0100" WHEN "10101",
     "0010" WHEN "10110",
     "0001" WHEN "10111",
	  "1000" WHEN "11000",
     "0100" WHEN "11001",
     "0010" WHEN "11010",
     "0001" WHEN "11011",
	  "1000" WHEN "11100",
     "0100" WHEN "11101",
     "0010" WHEN "11110",
     "0001" WHEN "11111",
     "0000" WHEN OTHERS ;
END Behavior ;
