[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PackedArrayEnum/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 74
LIB: work
FILE: ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv
n<> u<73> t<Top_level_rule> c<1> l<1:1> el<12:1>
  n<> u<1> t<Null_rule> p<73> s<72> l<1:1>
  n<> u<72> t<Source_text> p<73> c<71> l<1:1> el<11:10>
    n<> u<71> t<Description> p<72> c<70> l<1:1> el<11:10>
      n<> u<70> t<Module_declaration> p<71> c<5> l<1:1> el<11:10>
        n<> u<5> t<Module_nonansi_header> p<70> c<2> s<39> l<1:1> el<1:14>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:11>
          n<> u<4> t<List_of_ports> p<5> l<1:11> el<1:13>
        n<> u<39> t<Module_item> p<70> c<38> s<60> l<4:3> el<7:20>
          n<> u<38> t<Non_port_module_item> p<39> c<37> l<4:3> el<7:20>
            n<> u<37> t<Module_or_generate_item> p<38> c<36> l<4:3> el<7:20>
              n<> u<36> t<Module_common_item> p<37> c<35> l<4:3> el<7:20>
                n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<4:3> el<7:20>
                  n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<4:3> el<7:20>
                    n<> u<33> t<Data_declaration> p<34> c<32> l<4:3> el<7:20>
                      n<> u<32> t<Type_declaration> p<33> c<30> l<4:3> el<7:20>
                        n<> u<30> t<Data_type> p<32> c<17> s<31> l<4:11> el<7:4>
                          n<> u<17> t<Enum_base_type> p<30> c<6> s<23> l<4:16> el<4:28>
                            n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<4:16> el<4:21>
                            n<> u<16> t<Packed_dimension> p<17> c<15> l<4:22> el<4:28>
                              n<> u<15> t<Constant_range> p<16> c<10> l<4:23> el<4:27>
                                n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<4:23> el<4:25>
                                  n<> u<9> t<Constant_primary> p<10> c<8> l<4:23> el<4:25>
                                    n<> u<8> t<Primary_literal> p<9> c<7> l<4:23> el<4:25>
                                      n<13> u<7> t<INT_CONST> p<8> l<4:23> el<4:25>
                                n<> u<14> t<Constant_expression> p<15> c<13> l<4:26> el<4:27>
                                  n<> u<13> t<Constant_primary> p<14> c<12> l<4:26> el<4:27>
                                    n<> u<12> t<Primary_literal> p<13> c<11> l<4:26> el<4:27>
                                      n<0> u<11> t<INT_CONST> p<12> l<4:26> el<4:27>
                          n<> u<23> t<Enum_name_declaration> p<30> c<18> s<29> l<5:5> el<5:29>
                            n<DecLcStTestUnlocked0> u<18> t<STRING_CONST> p<23> s<22> l<5:5> el<5:25>
                            n<> u<22> t<Constant_expression> p<23> c<21> l<5:28> el<5:29>
                              n<> u<21> t<Constant_primary> p<22> c<20> l<5:28> el<5:29>
                                n<> u<20> t<Primary_literal> p<21> c<19> l<5:28> el<5:29>
                                  n<1> u<19> t<INT_CONST> p<20> l<5:28> el<5:29>
                          n<> u<29> t<Enum_name_declaration> p<30> c<24> l<6:5> el<6:27>
                            n<DecLcStTestLocked0> u<24> t<STRING_CONST> p<29> s<28> l<6:5> el<6:23>
                            n<> u<28> t<Constant_expression> p<29> c<27> l<6:26> el<6:27>
                              n<> u<27> t<Constant_primary> p<28> c<26> l<6:26> el<6:27>
                                n<> u<26> t<Primary_literal> p<27> c<25> l<6:26> el<6:27>
                                  n<2> u<25> t<INT_CONST> p<26> l<6:26> el<6:27>
                        n<dec_lc_state_e> u<31> t<STRING_CONST> p<32> l<7:5> el<7:19>
        n<> u<60> t<Module_item> p<70> c<59> s<68> l<8:3> el<8:52>
          n<> u<59> t<Non_port_module_item> p<60> c<58> l<8:3> el<8:52>
            n<> u<58> t<Module_or_generate_item> p<59> c<57> l<8:3> el<8:52>
              n<> u<57> t<Module_common_item> p<58> c<56> l<8:3> el<8:52>
                n<> u<56> t<Module_or_generate_item_declaration> p<57> c<55> l<8:3> el<8:52>
                  n<> u<55> t<Package_or_generate_item_declaration> p<56> c<54> l<8:3> el<8:52>
                    n<> u<54> t<Data_declaration> p<55> c<53> l<8:3> el<8:52>
                      n<> u<53> t<Type_declaration> p<54> c<51> l<8:3> el<8:52>
                        n<dec_lc_state_e> u<51> t<Data_type> p<53> c<40> s<52> l<8:11> el<8:32>
                          n<dec_lc_state_e> u<40> t<STRING_CONST> p<51> s<50> l<8:11> el<8:25>
                          n<> u<50> t<Packed_dimension> p<51> c<49> l<8:26> el<8:32>
                            n<> u<49> t<Constant_range> p<50> c<44> l<8:27> el<8:31>
                              n<> u<44> t<Constant_expression> p<49> c<43> s<48> l<8:27> el<8:29>
                                n<> u<43> t<Constant_primary> p<44> c<42> l<8:27> el<8:29>
                                  n<> u<42> t<Primary_literal> p<43> c<41> l<8:27> el<8:29>
                                    n<17> u<41> t<INT_CONST> p<42> l<8:27> el<8:29>
                              n<> u<48> t<Constant_expression> p<49> c<47> l<8:30> el<8:31>
                                n<> u<47> t<Constant_primary> p<48> c<46> l<8:30> el<8:31>
                                  n<> u<46> t<Primary_literal> p<47> c<45> l<8:30> el<8:31>
                                    n<0> u<45> t<INT_CONST> p<46> l<8:30> el<8:31>
                        n<ext_dec_lc_state_t> u<52> t<STRING_CONST> p<53> l<8:33> el<8:51>
        n<> u<68> t<Module_item> p<70> c<67> s<69> l<9:3> el<9:42>
          n<> u<67> t<Port_declaration> p<68> c<66> l<9:3> el<9:41>
            n<> u<66> t<Interface_port_declaration> p<67> c<62> l<9:3> el<9:41>
              n<ext_dec_lc_state_t> u<62> t<Interface_identifier> p<66> c<61> s<65> l<9:3> el<9:21>
                n<ext_dec_lc_state_t> u<61> t<STRING_CONST> p<62> l<9:3> el<9:21>
              n<> u<65> t<List_of_interface_identifiers> p<66> c<64> l<9:22> el<9:41>
                n<transition_target_d> u<64> t<Interface_identifier> p<65> c<63> l<9:22> el<9:41>
                  n<transition_target_d> u<63> t<STRING_CONST> p<64> l<9:22> el<9:41>
        n<> u<69> t<ENDMODULE> p<70> l<11:1> el<11:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               8
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
LogicNet                                               1
LogicTypespec                                          1
Module                                                 2
PackedArrayTypespec                                    1
Range                                                  2
RefTypespec                                            2
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PackedArrayEnum/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiTypedef:
  \_LogicTypespec: , line:4:16, endln:4:28
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:4:22, endln:4:28
      |vpiParent:
      \_LogicTypespec: , line:4:16, endln:4:28
      |vpiLeftRange:
      \_Constant: , line:4:23, endln:4:25
        |vpiParent:
        \_Range: , line:4:22, endln:4:28
        |vpiDecompile:13
        |vpiSize:64
        |UINT:13
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:26, endln:4:27
        |vpiParent:
        \_Range: , line:4:22, endln:4:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_EnumTypespec: (dec_lc_state_e), line:4:11, endln:7:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiName:dec_lc_state_e
    |vpiBaseTypespec:
    \_RefTypespec: (work@top.dec_lc_state_e), line:4:16, endln:4:28
      |vpiParent:
      \_EnumTypespec: (dec_lc_state_e), line:4:11, endln:7:19
      |vpiFullName:work@top.dec_lc_state_e
      |vpiActual:
      \_LogicTypespec: , line:4:16, endln:4:28
    |vpiEnumConst:
    \_EnumConst: (DecLcStTestUnlocked0), line:5:5, endln:5:29
      |vpiParent:
      \_EnumTypespec: (dec_lc_state_e), line:4:11, endln:7:19
      |vpiName:DecLcStTestUnlocked0
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_EnumConst: (DecLcStTestLocked0), line:6:5, endln:6:27
      |vpiParent:
      \_EnumTypespec: (dec_lc_state_e), line:4:11, endln:7:19
      |vpiName:DecLcStTestLocked0
      |UINT:2
      |vpiDecompile:2
      |vpiSize:64
  |vpiTypedef:
  \_PackedArrayTypespec: , line:8:11, endln:8:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiRange:
    \_Range: , line:8:26, endln:8:32
      |vpiParent:
      \_PackedArrayTypespec: , line:8:11, endln:8:32
      |vpiLeftRange:
      \_Constant: , line:8:27, endln:8:29
        |vpiParent:
        \_Range: , line:8:26, endln:8:32
        |vpiDecompile:17
        |vpiSize:64
        |UINT:17
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:30, endln:8:31
        |vpiParent:
        \_Range: , line:8:26, endln:8:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_UnsupportedTypespec: (ext_dec_lc_state_t), line:9:3, endln:9:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiName:ext_dec_lc_state_t
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:16, endln:4:28
  |vpiImportTypespec:
  \_EnumTypespec: (dec_lc_state_e), line:4:11, endln:7:19
  |vpiImportTypespec:
  \_PackedArrayTypespec: , line:8:11, endln:8:32
  |vpiImportTypespec:
  \_UnsupportedTypespec: (ext_dec_lc_state_t), line:9:3, endln:9:21
  |vpiImportTypespec:
  \_LogicNet: (work@top.transition_target_d), line:9:22, endln:9:41
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PackedArrayEnum/dut.sv, line:1:1, endln:11:10
    |vpiTypespec:
    \_RefTypespec: (work@top.transition_target_d.ext_dec_lc_state_t), line:9:3, endln:9:21
      |vpiParent:
      \_LogicNet: (work@top.transition_target_d), line:9:22, endln:9:41
      |vpiName:ext_dec_lc_state_t
      |vpiFullName:work@top.transition_target_d.ext_dec_lc_state_t
      |vpiActual:
      \_UnsupportedTypespec: (ext_dec_lc_state_t), line:9:3, endln:9:21
    |vpiName:transition_target_d
    |vpiFullName:work@top.transition_target_d
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.transition_target_d), line:9:22, endln:9:41
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
