library ieee;
use ieee.std_logic_1164.all;
use work.gates.all;

entity Figura is
port(
		a, b: in std_logic_vector (0 to 3); 
		F: out std_logic);
end Figura;

architecture arq_estructurall of Figura is
signal x: std_logic_vector(0 to 3);
begin
		U0: or2 port map (a(0),b(0), x(0));

		U1: or2 port map (a(1),b(1), x(1));

		U2: or2 port map (a(2),b(2), x(2));

		U3: and3 port map (x(0), x(1), x(2), x(3) F);

end arq_estructurall;

