/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Dec 15 16:21:03 2010
 *                 MD5 Checksum         99b11b12c7837aac6658e74626434b1f
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_DS_WFE_ADC_H__
#define BCHP_DS_WFE_ADC_H__

/***************************************************************************
 *DS_WFE_ADC - WFE WBADC Control Registers
 ***************************************************************************/
#define BCHP_DS_WFE_ADC_ADC_CNTL0                0x0009e000 /* adc_cntl0 */
#define BCHP_DS_WFE_ADC_ADC_CNTL1                0x0009e004 /* adc_cntl1 */
#define BCHP_DS_WFE_ADC_ADC_CNTL2                0x0009e008 /* adc_cntl2 */
#define BCHP_DS_WFE_ADC_ADC_CNTL3                0x0009e00c /* adc_cntl3 */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL           0x0009e010 /* wbadc_sys_cntl */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL           0x0009e014 /* wbadc_top_cntl */

/***************************************************************************
 *ADC_CNTL0 - adc_cntl0
 ***************************************************************************/
/* DS_WFE_ADC :: ADC_CNTL0 :: Full_Scale_Control [31:30] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Full_Scale_Control_MASK          0xc0000000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Full_Scale_Control_SHIFT         30

/* DS_WFE_ADC :: ADC_CNTL0 :: ADC_MDAC3_Cap_Calibration [29:24] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_ADC_MDAC3_Cap_Calibration_MASK   0x3f000000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_ADC_MDAC3_Cap_Calibration_SHIFT  24

/* DS_WFE_ADC :: ADC_CNTL0 :: Digisum1_Output_Format_MSB_bit [23:23] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_MASK 0x00800000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Digisum1_Output_Format_MSB_bit_SHIFT 23

/* DS_WFE_ADC :: ADC_CNTL0 :: Flash_input_timing_adjust_control [22:22] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Flash_input_timing_adjust_control_MASK 0x00400000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Flash_input_timing_adjust_control_SHIFT 22

/* DS_WFE_ADC :: ADC_CNTL0 :: MDAC3_input_timing_adjust_control [21:21] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC3_input_timing_adjust_control_MASK 0x00200000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC3_input_timing_adjust_control_SHIFT 21

/* DS_WFE_ADC :: ADC_CNTL0 :: MDAC2_input_timing_adjust_control [20:20] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC2_input_timing_adjust_control_MASK 0x00100000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC2_input_timing_adjust_control_SHIFT 20

/* DS_WFE_ADC :: ADC_CNTL0 :: MDAC1_input_timing_adjust_control [19:19] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC1_input_timing_adjust_control_MASK 0x00080000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC1_input_timing_adjust_control_SHIFT 19

/* DS_WFE_ADC :: ADC_CNTL0 :: Flash_input_sampling_edge_selection [18:18] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Flash_input_sampling_edge_selection_MASK 0x00040000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Flash_input_sampling_edge_selection_SHIFT 18

/* DS_WFE_ADC :: ADC_CNTL0 :: MDAC3_input_sampling_edge_selection [17:17] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC3_input_sampling_edge_selection_MASK 0x00020000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC3_input_sampling_edge_selection_SHIFT 17

/* DS_WFE_ADC :: ADC_CNTL0 :: MDAC2_input_sampling_edge_selection [16:16] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC2_input_sampling_edge_selection_MASK 0x00010000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC2_input_sampling_edge_selection_SHIFT 16

/* DS_WFE_ADC :: ADC_CNTL0 :: MDAC1_input_sampling_edge_selection [15:15] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC1_input_sampling_edge_selection_MASK 0x00008000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_MDAC1_input_sampling_edge_selection_SHIFT 15

/* DS_WFE_ADC :: ADC_CNTL0 :: Saturation_bypass [14:14] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Saturation_bypass_MASK           0x00004000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Saturation_bypass_SHIFT          14

/* DS_WFE_ADC :: ADC_CNTL0 :: Digisum1_Output_Format_LSB_bit [13:13] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_MASK 0x00002000
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Digisum1_Output_Format_LSB_bit_SHIFT 13

/* DS_WFE_ADC :: ADC_CNTL0 :: Sub_sampling_ratio_control [12:11] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Sub_sampling_ratio_control_MASK  0x00001800
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Sub_sampling_ratio_control_SHIFT 11

/* DS_WFE_ADC :: ADC_CNTL0 :: Invert_internal_fast_clock_phase [10:10] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Invert_internal_fast_clock_phase_MASK 0x00000400
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Invert_internal_fast_clock_phase_SHIFT 10

/* DS_WFE_ADC :: ADC_CNTL0 :: Invert_dmux_output_clock_phase [09:09] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Invert_dmux_output_clock_phase_MASK 0x00000200
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Invert_dmux_output_clock_phase_SHIFT 9

/* DS_WFE_ADC :: ADC_CNTL0 :: Disable_dmux_clock [08:08] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Disable_dmux_clock_MASK          0x00000100
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Disable_dmux_clock_SHIFT         8

/* DS_WFE_ADC :: ADC_CNTL0 :: Reset_noise_cancellation_subsamping [07:07] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Reset_noise_cancellation_subsamping_MASK 0x00000080
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Reset_noise_cancellation_subsamping_SHIFT 7

/* DS_WFE_ADC :: ADC_CNTL0 :: Noise_cancellation_control_bits [06:04] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Noise_cancellation_control_bits_MASK 0x00000070
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Noise_cancellation_control_bits_SHIFT 4

/* DS_WFE_ADC :: ADC_CNTL0 :: Data_mask_control [03:02] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Data_mask_control_MASK           0x0000000c
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Data_mask_control_SHIFT          2

/* DS_WFE_ADC :: ADC_CNTL0 :: Output_data_format [01:01] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Output_data_format_MASK          0x00000002
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Output_data_format_SHIFT         1

/* DS_WFE_ADC :: ADC_CNTL0 :: Invert_output_clock_phase [00:00] */
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Invert_output_clock_phase_MASK   0x00000001
#define BCHP_DS_WFE_ADC_ADC_CNTL0_Invert_output_clock_phase_SHIFT  0

/***************************************************************************
 *ADC_CNTL1 - adc_cntl1
 ***************************************************************************/
/* DS_WFE_ADC :: ADC_CNTL1 :: AMP_cm_cntl [31:30] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_AMP_cm_cntl_MASK                 0xc0000000
#define BCHP_DS_WFE_ADC_ADC_CNTL1_AMP_cm_cntl_SHIFT                30

/* DS_WFE_ADC :: ADC_CNTL1 :: MDAC3_AMP_Power_Control [29:27] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_MDAC3_AMP_Power_Control_MASK     0x38000000
#define BCHP_DS_WFE_ADC_ADC_CNTL1_MDAC3_AMP_Power_Control_SHIFT    27

/* DS_WFE_ADC :: ADC_CNTL1 :: Vcmi_Control [26:24] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Vcmi_Control_MASK                0x07000000
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Vcmi_Control_SHIFT               24

/* DS_WFE_ADC :: ADC_CNTL1 :: MDAC2_AMP_Power [23:21] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_MDAC2_AMP_Power_MASK             0x00e00000
#define BCHP_DS_WFE_ADC_ADC_CNTL1_MDAC2_AMP_Power_SHIFT            21

/* DS_WFE_ADC :: ADC_CNTL1 :: MDAC1_AMP_Power [20:18] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_MDAC1_AMP_Power_MASK             0x001c0000
#define BCHP_DS_WFE_ADC_ADC_CNTL1_MDAC1_AMP_Power_SHIFT            18

/* DS_WFE_ADC :: ADC_CNTL1 :: SHA_Power [17:15] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_SHA_Power_MASK                   0x00038000
#define BCHP_DS_WFE_ADC_ADC_CNTL1_SHA_Power_SHIFT                  15

/* DS_WFE_ADC :: ADC_CNTL1 :: BUF_Power [14:12] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_BUF_Power_MASK                   0x00007000
#define BCHP_DS_WFE_ADC_ADC_CNTL1_BUF_Power_SHIFT                  12

/* DS_WFE_ADC :: ADC_CNTL1 :: VCOM_Buffer_Power [11:10] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_VCOM_Buffer_Power_MASK           0x00000c00
#define BCHP_DS_WFE_ADC_ADC_CNTL1_VCOM_Buffer_Power_SHIFT          10

/* DS_WFE_ADC :: ADC_CNTL1 :: REFGEN_refb_block [09:08] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_REFGEN_refb_block_MASK           0x00000300
#define BCHP_DS_WFE_ADC_ADC_CNTL1_REFGEN_refb_block_SHIFT          8

/* DS_WFE_ADC :: ADC_CNTL1 :: REFGEN_reft_block [07:06] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_REFGEN_reft_block_MASK           0x000000c0
#define BCHP_DS_WFE_ADC_ADC_CNTL1_REFGEN_reft_block_SHIFT          6

/* DS_WFE_ADC :: ADC_CNTL1 :: Iref_for_MDAC_flash3 [05:04] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Iref_for_MDAC_flash3_MASK        0x00000030
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Iref_for_MDAC_flash3_SHIFT       4

/* DS_WFE_ADC :: ADC_CNTL1 :: Iref_MDAC1_flash3 [03:02] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Iref_MDAC1_flash3_MASK           0x0000000c
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Iref_MDAC1_flash3_SHIFT          2

/* DS_WFE_ADC :: ADC_CNTL1 :: Iref_for_FLASH6 [01:00] */
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Iref_for_FLASH6_MASK             0x00000003
#define BCHP_DS_WFE_ADC_ADC_CNTL1_Iref_for_FLASH6_SHIFT            0

/***************************************************************************
 *ADC_CNTL2 - adc_cntl2
 ***************************************************************************/
/* DS_WFE_ADC :: ADC_CNTL2 :: FLASH6_Tcntl [31:30] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_FLASH6_Tcntl_MASK                0xc0000000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_FLASH6_Tcntl_SHIFT               30

/* DS_WFE_ADC :: ADC_CNTL2 :: MDAC23_Tcntl [29:28] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_MDAC23_Tcntl_MASK                0x30000000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_MDAC23_Tcntl_SHIFT               28

/* DS_WFE_ADC :: ADC_CNTL2 :: Vcom_ext_voltage [27:26] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Vcom_ext_voltage_MASK            0x0c000000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Vcom_ext_voltage_SHIFT           26

/* DS_WFE_ADC :: ADC_CNTL2 :: Dvdd15_common_control [25:24] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Dvdd15_common_control_MASK       0x03000000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Dvdd15_common_control_SHIFT      24

/* DS_WFE_ADC :: ADC_CNTL2 :: LDO_DVDD15_DVSS_VOLTAGE [23:22] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_LDO_DVDD15_DVSS_VOLTAGE_MASK     0x00c00000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_LDO_DVDD15_DVSS_VOLTAGE_SHIFT    22

/* DS_WFE_ADC :: ADC_CNTL2 :: Test_port_selection [21:19] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Test_port_selection_MASK         0x00380000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Test_port_selection_SHIFT        19

/* DS_WFE_ADC :: ADC_CNTL2 :: Clock_level_shifter_bias_control [18:18] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Clock_level_shifter_bias_control_MASK 0x00040000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Clock_level_shifter_bias_control_SHIFT 18

/* DS_WFE_ADC :: ADC_CNTL2 :: MDAC1_Tcntl [17:16] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_MDAC1_Tcntl_MASK                 0x00030000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_MDAC1_Tcntl_SHIFT                16

/* DS_WFE_ADC :: ADC_CNTL2 :: Non_overlap_timing_control [15:13] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Non_overlap_timing_control_MASK  0x0000e000
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Non_overlap_timing_control_SHIFT 13

/* DS_WFE_ADC :: ADC_CNTL2 :: Increas_pcasc_voltage [12:11] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Increas_pcasc_voltage_MASK       0x00001800
#define BCHP_DS_WFE_ADC_ADC_CNTL2_Increas_pcasc_voltage_SHIFT      11

/* DS_WFE_ADC :: ADC_CNTL2 :: increase_cmi_voltage [10:09] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_increase_cmi_voltage_MASK        0x00000600
#define BCHP_DS_WFE_ADC_ADC_CNTL2_increase_cmi_voltage_SHIFT       9

/* DS_WFE_ADC :: ADC_CNTL2 :: LDO_DVDD_refernce_current [08:06] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_LDO_DVDD_refernce_current_MASK   0x000001c0
#define BCHP_DS_WFE_ADC_ADC_CNTL2_LDO_DVDD_refernce_current_SHIFT  6

/* DS_WFE_ADC :: ADC_CNTL2 :: AMP_BIAS_VCM_current [05:03] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_AMP_BIAS_VCM_current_MASK        0x00000038
#define BCHP_DS_WFE_ADC_ADC_CNTL2_AMP_BIAS_VCM_current_SHIFT       3

/* DS_WFE_ADC :: ADC_CNTL2 :: I_Ambias_Cmi [02:00] */
#define BCHP_DS_WFE_ADC_ADC_CNTL2_I_Ambias_Cmi_MASK                0x00000007
#define BCHP_DS_WFE_ADC_ADC_CNTL2_I_Ambias_Cmi_SHIFT               0

/***************************************************************************
 *ADC_CNTL3 - adc_cntl3
 ***************************************************************************/
/* DS_WFE_ADC :: ADC_CNTL3 :: ADC3_reserved [31:18] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_ADC3_reserved_MASK               0xfffc0000
#define BCHP_DS_WFE_ADC_ADC_CNTL3_ADC3_reserved_SHIFT              18

/* DS_WFE_ADC :: ADC_CNTL3 :: 0 [17:17] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_0_MASK                           0x00020000
#define BCHP_DS_WFE_ADC_ADC_CNTL3_0_SHIFT                          17

/* DS_WFE_ADC :: ADC_CNTL3 :: Clock_rate_control [16:16] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Clock_rate_control_MASK          0x00010000
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Clock_rate_control_SHIFT         16

/* DS_WFE_ADC :: ADC_CNTL3 :: Clock_Presentation_Detection [15:15] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Clock_Presentation_Detection_MASK 0x00008000
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Clock_Presentation_Detection_SHIFT 15

/* DS_WFE_ADC :: ADC_CNTL3 :: Gain_Calibration_MDAC3 [14:14] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Gain_Calibration_MDAC3_MASK      0x00004000
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Gain_Calibration_MDAC3_SHIFT     14

/* DS_WFE_ADC :: ADC_CNTL3 :: Calibration_MDAC2 [13:13] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Calibration_MDAC2_MASK           0x00002000
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Calibration_MDAC2_SHIFT          13

/* DS_WFE_ADC :: ADC_CNTL3 :: Calibration_MDAC1 [12:12] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Calibration_MDAC1_MASK           0x00001000
#define BCHP_DS_WFE_ADC_ADC_CNTL3_Calibration_MDAC1_SHIFT          12

/* DS_WFE_ADC :: ADC_CNTL3 :: MDAC2_swap_value [11:06] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_MDAC2_swap_value_MASK            0x00000fc0
#define BCHP_DS_WFE_ADC_ADC_CNTL3_MDAC2_swap_value_SHIFT           6

/* DS_WFE_ADC :: ADC_CNTL3 :: MDAC1_swap_value [05:00] */
#define BCHP_DS_WFE_ADC_ADC_CNTL3_MDAC1_swap_value_MASK            0x0000003f
#define BCHP_DS_WFE_ADC_ADC_CNTL3_MDAC1_swap_value_SHIFT           0

/***************************************************************************
 *WBADC_SYS_CNTL - wbadc_sys_cntl
 ***************************************************************************/
/* DS_WFE_ADC :: WBADC_SYS_CNTL :: i_wbadc_sys_cntl_reserved [31:18] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_i_wbadc_sys_cntl_reserved_MASK 0xfffc0000
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_i_wbadc_sys_cntl_reserved_SHIFT 18

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC2_TestPort_Enable [17:17] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC2_TestPort_Enable_MASK   0x00020000
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC2_TestPort_Enable_SHIFT  17

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC1_TestPort_Enable [16:16] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC1_TestPort_Enable_MASK   0x00010000
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC1_TestPort_Enable_SHIFT  16

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC0_TestPort_Enable [15:15] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC0_TestPort_Enable_MASK   0x00008000
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC0_TestPort_Enable_SHIFT  15

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC2_Digisum_Ping_Data_Skip_1_Latency [14:14] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC2_Digisum_Ping_Data_Skip_1_Latency_MASK 0x00004000
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC2_Digisum_Ping_Data_Skip_1_Latency_SHIFT 14

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC1_Digisum_Ping_Data_Skip_1_Latency [13:13] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC1_Digisum_Ping_Data_Skip_1_Latency_MASK 0x00002000
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC1_Digisum_Ping_Data_Skip_1_Latency_SHIFT 13

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC0_Digisum_Ping_Data_Skip_1_Latency [12:12] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC0_Digisum_Ping_Data_Skip_1_Latency_MASK 0x00001000
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC0_Digisum_Ping_Data_Skip_1_Latency_SHIFT 12

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: WBADC_TestPOrt_Enable [11:11] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_WBADC_TestPOrt_Enable_MASK  0x00000800
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_WBADC_TestPOrt_Enable_SHIFT 11

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: WBADC_clock_gen_resetb [10:10] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_WBADC_clock_gen_resetb_MASK 0x00000400
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_WBADC_clock_gen_resetb_SHIFT 10

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC2_Phase_Control [09:08] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC2_Phase_Control_MASK     0x00000300
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC2_Phase_Control_SHIFT    8

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC1_Phase_Control [07:06] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC1_Phase_Control_MASK     0x000000c0
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC1_Phase_Control_SHIFT    6

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC0_Phase_Control [05:04] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC0_Phase_Control_MASK     0x00000030
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC0_Phase_Control_SHIFT    4

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: Sleep_mode_ADC2 [03:03] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_Sleep_mode_ADC2_MASK        0x00000008
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_Sleep_mode_ADC2_SHIFT       3

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: Sleep_mode_ADC1 [02:02] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_Sleep_mode_ADC1_MASK        0x00000004
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_Sleep_mode_ADC1_SHIFT       2

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: Sleep_mode_ADC0 [01:01] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_Sleep_mode_ADC0_MASK        0x00000002
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_Sleep_mode_ADC0_SHIFT       1

/* DS_WFE_ADC :: WBADC_SYS_CNTL :: ADC_Power_Up [00:00] */
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC_Power_Up_MASK           0x00000001
#define BCHP_DS_WFE_ADC_WBADC_SYS_CNTL_ADC_Power_Up_SHIFT          0

/***************************************************************************
 *WBADC_TOP_CNTL - wbadc_top_cntl
 ***************************************************************************/
/* DS_WFE_ADC :: WBADC_TOP_CNTL :: ADC2_averaging_enable [31:31] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_ADC2_averaging_enable_MASK  0x80000000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_ADC2_averaging_enable_SHIFT 31

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: ADC1_averaging_enable [30:30] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_ADC1_averaging_enable_MASK  0x40000000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_ADC1_averaging_enable_SHIFT 30

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: ADC0_averaging_enable [29:29] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_ADC0_averaging_enable_MASK  0x20000000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_ADC0_averaging_enable_SHIFT 29

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: Rterm_Control [28:28] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Rterm_Control_MASK          0x10000000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Rterm_Control_SHIFT         28

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: i_wbadc_top_reserved [27:27] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_i_wbadc_top_reserved_MASK   0x08000000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_i_wbadc_top_reserved_SHIFT  27

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: Cal_Dac_Shuffling_Clock_Freq_Cntl [26:25] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_Shuffling_Clock_Freq_Cntl_MASK 0x06000000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_Shuffling_Clock_Freq_Cntl_SHIFT 25

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: Cal_Dac_LSB_Size_Cntl [24:22] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_LSB_Size_Cntl_MASK  0x01c00000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_LSB_Size_Cntl_SHIFT 22

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: Cal_Dac_MSB_input [21:17] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_MSB_input_MASK      0x003e0000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_MSB_input_SHIFT     17

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: CAL_Dac_LSB_input [16:12] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CAL_Dac_LSB_input_MASK      0x0001f000
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CAL_Dac_LSB_input_SHIFT     12

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: Cal_Dac_shuffling_enable [11:11] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_shuffling_enable_MASK 0x00000800
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_shuffling_enable_SHIFT 11

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: Cal_Dac_shuffle_clk_enable [10:10] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_shuffle_clk_enable_MASK 0x00000400
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_Dac_shuffle_clk_enable_SHIFT 10

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: Cal_dac_Power_Down [09:09] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_dac_Power_Down_MASK     0x00000200
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_Cal_dac_Power_Down_SHIFT    9

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: adc_top_8_reserved [08:08] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_adc_top_8_reserved_MASK     0x00000100
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_adc_top_8_reserved_SHIFT    8

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: CLK_MUX_LDO_reserved [07:05] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_MUX_LDO_reserved_MASK   0x000000e0
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_MUX_LDO_reserved_SHIFT  5

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: CLK_LOad_Control [04:02] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_LOad_Control_MASK       0x0000001c
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_LOad_Control_SHIFT      2

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: CLK_CML_SEL [01:01] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_CML_SEL_MASK            0x00000002
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_CML_SEL_SHIFT           1

/* DS_WFE_ADC :: WBADC_TOP_CNTL :: CLK_MUX_LDO_Input_Clock_Selection [00:00] */
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_MUX_LDO_Input_Clock_Selection_MASK 0x00000001
#define BCHP_DS_WFE_ADC_WBADC_TOP_CNTL_CLK_MUX_LDO_Input_Clock_Selection_SHIFT 0

#endif /* #ifndef BCHP_DS_WFE_ADC_H__ */

/* End of File */
